

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-192e696560217fbde0ca32c0b7f1cb04a8d61fd3_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          1 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            1 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
7b44d1ccc49d57d1fbcc81944a1144b2  /home/gpuser/Desktop/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_eXSbvF
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ELNKeK"
Running: cat _ptx_ELNKeK | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_kaxkYO
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_kaxkYO --output-file  /dev/null 2> _ptx_ELNKeKinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ELNKeK _ptx2_kaxkYO _ptx_ELNKeKinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 17861
gpu_sim_insn = 1245376
gpu_ipc =      69.7260
gpu_tot_sim_cycle = 240265
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       5.1833
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 35
gpu_stall_icnt2sh    = 2814
partiton_reqs_in_parallel = 392907
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9980
partiton_level_parallism_total  =       1.6353
partiton_reqs_in_parallel_util = 392907
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 17861
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9980
partiton_level_parallism_util_total  =      21.9980
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =      11.7810 GB/Sec
L2_BW_total  =       0.8758 GB/Sec
gpu_total_sim_rate=88955

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2671
	L1I_total_cache_miss_rate = 0.1180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19961
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2671
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
46, 46, 45, 46, 45, 46, 45, 46, 46, 46, 46, 46, 46, 46, 46, 46, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5400
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 514
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16064	W0_Idle:28012	W0_Scoreboard:357647	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 85 
maxdqlatency = 0 
maxmflatency = 6496 
averagemflatency = 5233 
max_icnt2mem_latency = 6171 
max_icnt2sh_latency = 240264 
mrq_lat_table:178 	49 	61 	81 	42 	82 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64 	23 	248 	13 	9 	1778 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	110 	22 	17 	0 	9 	49 	121 	100 	6 	9 	1777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	580 	932 	586 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	4 	5 	5 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      6217      6219      7212      7216         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      6221      6226      7214      7214         0         0         0     11430      5957      9868         0         0         0         0 
dram[2]:         0         0      1403      1909      7213      7215     16355         0     17328         0         0         0         0         0         0         0 
dram[3]:         0         0      2415      3680      7211      7212         0     12217     13554         0         0         0     17848         0         0         0 
dram[4]:         0         0      5199      6217      7212      7215     10744         0         0         0         0     10121         0         0       228       789 
dram[5]:         0         0      3933      4692      7213      7218     14665         0     15820         0         0         0     16341         0      6222      1662 
dram[6]:         0         0      6217      6219      7212      7215         0         0         0     11683     13020     16574         0         0         0     15567 
dram[7]:         0         0      6219      6217      7213      7218         0         0      8093         0         0         0         0         0         0         0 
dram[8]:         0         0      7319      6223      7212      7215         0         0         0         0     14130         0         0         0         0         0 
dram[9]:         0         0      6217      6219      7211      7215         0         0      8713         0         0         0         0         0         0         0 
dram[10]:         0         0      6221      6224      7212      7215     17760         0         0         0     12203         0         0         0         0     17094 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 15.000000  8.500000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000      -nan  4.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan  2.000000 
dram[7]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 14.000000 14.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 560/74 = 7.567567
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        15        15         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         8         8        15        15         0         0         0         1         2         1         0         0         0         0 
dram[2]:         0         0         8         8        15        16         1         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         9         9        15        15         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         9         9        15        15         1         0         0         0         0         1         0         0         1         1 
dram[5]:         0         0         9         9        15        15         1         0         1         0         0         0         1         0         1         1 
dram[6]:         0         0         9         9        14        14         0         0         0         1         1         1         0         0         0         1 
dram[7]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0        10         9        14        14         0         0         0         0         1         0         0         0         0         0 
dram[9]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         9         9        14        14         1         0         0         0         1         0         0         0         0         1 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/47 = 1.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none       23237     23270     20754     20880    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none       23582     23617     20743     20969    none      none      none         558      3724       560    none      none      none      none  
dram[2]:     none      none       21626     22455     20773     18615       170    none         250    none      none      none      none      none      none      none  
dram[3]:     none      none       21724     22661     20786     20939    none         144       170    none      none      none         170    none      none      none  
dram[4]:     none      none       23138     23392     20767     20937       991    none      none      none      none        1048    none      none           0         0
dram[5]:     none      none       23064     23081     20775     20926       170    none        1186    none      none      none         170    none           0         0
dram[6]:     none      none       23353     23379     22063     22234    none      none      none        1058       833       250    none      none      none         629
dram[7]:     none      none       23354     23388     20488     20668    none      none         606    none      none      none      none      none      none      none  
dram[8]:     none      none       19261     23517     20515     20646    none      none      none      none         606    none      none      none      none      none  
dram[9]:     none      none       23487     23535     20466     20597    none      none        1516    none      none      none      none      none      none      none  
dram[10]:     none      none       23489     23511     20458     20560       119    none      none      none         170    none      none      none      none         170
maximum mf latency per bank:
dram[0]:        252         0      6367      6372      6406      6449         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0      6382      6403      6404      6473         0         0         0      1116      3253      1120         0         0         0         0
dram[2]:          0         0      6396      6402      6438      6496       341         0       250         0         0         0         0         0         0         0
dram[3]:          0         0      6381      6390      6445      6481         0       341       341         0         0         0       341         0         0         0
dram[4]:          0         0      6380      6393      6430      6477      1982         0         0         0         0      1048         0         0         0         0
dram[5]:          0         0      6374      6387      6422      6476       341         0      1186         0         0         0       341         0         0         0
dram[6]:          0         0      6379      6385      6407      6463         0         0         0      1058       833       250         0         0         0      1258
dram[7]:          0         0      6373      6384      6407      6452         0         0       606         0         0         0         0         0         0         0
dram[8]:          0         0      6375      6382      6402      6457         0         0         0         0       606         0         0         0         0         0
dram[9]:          0         0      6370      6382      6417      6460         0         0       606         0         0         0         0         0         0         0
dram[10]:          0         0      6371      6379      6402      6453       239         0         0         0       341         0         0         0         0       341
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33164 n_nop=32971 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.01134
n_activity=458 dram_eff=0.821
bk0: 4a 33146i bk1: 0a 33165i bk2: 32a 33092i bk3: 32a 33043i bk4: 60a 33017i bk5: 60a 32902i bk6: 0a 33162i bk7: 0a 33163i bk8: 0a 33163i bk9: 0a 33163i bk10: 0a 33164i bk11: 0a 33164i bk12: 0a 33164i bk13: 0a 33164i bk14: 0a 33164i bk15: 0a 33164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0547883
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33164 n_nop=32953 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.01218
n_activity=592 dram_eff=0.6824
bk0: 0a 33165i bk1: 0a 33166i bk2: 32a 33091i bk3: 32a 33043i bk4: 60a 32994i bk5: 60a 32882i bk6: 0a 33164i bk7: 0a 33165i bk8: 0a 33165i bk9: 4a 33139i bk10: 8a 33112i bk11: 4a 33136i bk12: 0a 33162i bk13: 0a 33162i bk14: 0a 33163i bk15: 0a 33164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.065945
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33164 n_nop=32958 n_act=7 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.01194
n_activity=594 dram_eff=0.6667
bk0: 0a 33165i bk1: 0a 33166i bk2: 32a 33093i bk3: 32a 33043i bk4: 60a 32993i bk5: 64a 32847i bk6: 4a 33137i bk7: 0a 33162i bk8: 4a 33144i bk9: 0a 33163i bk10: 0a 33163i bk11: 0a 33164i bk12: 0a 33164i bk13: 0a 33164i bk14: 0a 33164i bk15: 0a 33165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0601254
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0xc02c4400, atomic=0 1 entries : 0x7f66f6fc56b0 :  mf: uid= 50823, sid01:w00, part=3, addr=0xc02c4440, load , size=32, unknown  status = IN_PARTITION_DRAM (240264), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33164 n_nop=32946 n_act=7 n_pre=0 n_req=56 n_rd=207 n_write=4 bw_util=0.01272
n_activity=634 dram_eff=0.6656
bk0: 0a 33165i bk1: 0a 33166i bk2: 36a 33086i bk3: 36a 33048i bk4: 60a 32990i bk5: 60a 32874i bk6: 0a 33162i bk7: 8a 33121i bk8: 4a 33138i bk9: 0a 33162i bk10: 0a 33163i bk11: 0a 33163i bk12: 3a 33141i bk13: 0a 33164i bk14: 0a 33165i bk15: 0a 33165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.054336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33164 n_nop=32947 n_act=8 n_pre=0 n_req=53 n_rd=208 n_write=1 bw_util=0.0126
n_activity=612 dram_eff=0.683
bk0: 0a 33163i bk1: 0a 33167i bk2: 36a 33086i bk3: 36a 33035i bk4: 60a 33000i bk5: 60a 32885i bk6: 4a 33137i bk7: 0a 33163i bk8: 0a 33163i bk9: 0a 33163i bk10: 0a 33164i bk11: 4a 33144i bk12: 0a 33162i bk13: 0a 33164i bk14: 4a 33144i bk15: 4a 33143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0613919
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33164 n_nop=32941 n_act=9 n_pre=0 n_req=55 n_rd=212 n_write=2 bw_util=0.01291
n_activity=654 dram_eff=0.6544
bk0: 0a 33163i bk1: 0a 33165i bk2: 36a 33075i bk3: 36a 33036i bk4: 60a 32991i bk5: 60a 32889i bk6: 4a 33137i bk7: 0a 33161i bk8: 4a 33145i bk9: 0a 33164i bk10: 0a 33166i bk11: 0a 33166i bk12: 4a 33140i bk13: 0a 33164i bk14: 4a 33139i bk15: 4a 33143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0651309
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33164 n_nop=32955 n_act=8 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.01212
n_activity=570 dram_eff=0.7053
bk0: 0a 33163i bk1: 0a 33164i bk2: 36a 33082i bk3: 36a 33028i bk4: 56a 32999i bk5: 56a 32901i bk6: 0a 33164i bk7: 0a 33165i bk8: 0a 33165i bk9: 4a 33145i bk10: 4a 33145i bk11: 4a 33144i bk12: 0a 33163i bk13: 0a 33163i bk14: 0a 33163i bk15: 4a 33138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0571101
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33164 n_nop=32971 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.01134
n_activity=450 dram_eff=0.8356
bk0: 0a 33165i bk1: 0a 33167i bk2: 36a 33078i bk3: 36a 33025i bk4: 56a 33009i bk5: 56a 32905i bk6: 0a 33162i bk7: 0a 33163i bk8: 4a 33144i bk9: 0a 33162i bk10: 0a 33162i bk11: 0a 33163i bk12: 0a 33163i bk13: 0a 33163i bk14: 0a 33164i bk15: 0a 33165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0537028
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33164 n_nop=32964 n_act=6 n_pre=1 n_req=49 n_rd=192 n_write=1 bw_util=0.01164
n_activity=510 dram_eff=0.7569
bk0: 0a 33164i bk1: 0a 33167i bk2: 40a 33046i bk3: 36a 33037i bk4: 56a 33007i bk5: 56a 32901i bk6: 0a 33163i bk7: 0a 33164i bk8: 0a 33164i bk9: 0a 33164i bk10: 4a 33145i bk11: 0a 33163i bk12: 0a 33163i bk13: 0a 33163i bk14: 0a 33163i bk15: 0a 33163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0500543
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33164 n_nop=32971 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.01134
n_activity=460 dram_eff=0.8174
bk0: 0a 33165i bk1: 0a 33166i bk2: 36a 33084i bk3: 36a 33027i bk4: 56a 33000i bk5: 56a 32899i bk6: 0a 33163i bk7: 0a 33163i bk8: 4a 33144i bk9: 0a 33162i bk10: 0a 33162i bk11: 0a 33163i bk12: 0a 33163i bk13: 0a 33164i bk14: 0a 33164i bk15: 0a 33165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0457122
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33164 n_nop=32958 n_act=7 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.012
n_activity=538 dram_eff=0.7398
bk0: 0a 33163i bk1: 0a 33165i bk2: 36a 33083i bk3: 36a 33039i bk4: 56a 33007i bk5: 56a 32902i bk6: 4a 33138i bk7: 0a 33163i bk8: 0a 33163i bk9: 0a 33163i bk10: 4a 33138i bk11: 0a 33162i bk12: 0a 33163i bk13: 0a 33164i bk14: 0a 33164i bk15: 4a 33138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0510795

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[5]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[6]: Access = 99, Miss = 26, Miss_rate = 0.263, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[7]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[9]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 28, Miss_rate = 0.280, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[11]: Access = 124, Miss = 25, Miss_rate = 0.202, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[12]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1590
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 54
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.1232
	minimum = 6
	maximum = 98
Network latency average = 19.1486
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 16.8854
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.002486
	minimum = 0.0019037 (at node 13)
	maximum = 0.00403135 (at node 1)
Accepted packet rate average = 0.002486
	minimum = 0.0019037 (at node 13)
	maximum = 0.00403135 (at node 1)
Injected flit rate average = 0.00388746
	minimum = 0.0019037 (at node 13)
	maximum = 0.0093505 (at node 37)
Accepted flit rate average= 0.00388746
	minimum = 0.00257559 (at node 29)
	maximum = 0.00795073 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.1232 (1 samples)
	minimum = 6 (1 samples)
	maximum = 98 (1 samples)
Network latency average = 19.1486 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 16.8854 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.002486 (1 samples)
	minimum = 0.0019037 (1 samples)
	maximum = 0.00403135 (1 samples)
Accepted packet rate average = 0.002486 (1 samples)
	minimum = 0.0019037 (1 samples)
	maximum = 0.00403135 (1 samples)
Injected flit rate average = 0.00388746 (1 samples)
	minimum = 0.0019037 (1 samples)
	maximum = 0.0093505 (1 samples)
Accepted flit rate average = 0.00388746 (1 samples)
	minimum = 0.00257559 (1 samples)
	maximum = 0.00795073 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 88955 (inst/sec)
gpgpu_simulation_rate = 17161 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2597
gpu_sim_insn = 1114192
gpu_ipc =     429.0304
gpu_tot_sim_cycle = 465012
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       5.0742
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 262
gpu_stall_icnt2sh    = 7698
partiton_reqs_in_parallel = 56907
partiton_reqs_in_parallel_total    = 392907
partiton_level_parallism =      21.9126
partiton_level_parallism_total  =       0.9673
partiton_reqs_in_parallel_util = 56907
partiton_reqs_in_parallel_util_total    = 392907
gpu_sim_cycle_parition_util = 2597
gpu_tot_sim_cycle_parition_util    = 17861
partiton_level_parallism_util =      21.9126
partiton_level_parallism_util_total  =      21.9872
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =      77.9587 GB/Sec
L2_BW_total  =       0.8879 GB/Sec
gpu_total_sim_rate=131087

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5359
	L1I_total_cache_miss_rate = 0.1242
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37793
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5359
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5400
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 514
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20493	W0_Idle:59196	W0_Scoreboard:385130	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 6496 
averagemflatency = 2820 
max_icnt2mem_latency = 6171 
max_icnt2sh_latency = 465011 
mrq_lat_table:406 	77 	103 	134 	59 	198 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	326 	1823 	262 	17 	9 	1778 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	519 	128 	90 	2 	1529 	67 	123 	102 	10 	9 	1777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	957 	1457 	1625 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	6 	5 	5 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      6217      6219      7212      7216       969       971      1037      1046         0         0         0         0         0         0 
dram[1]:         0         0      6221      6226      7214      7214       975       980       983     11430      5957      9868         0         0         0         0 
dram[2]:         0         0      1403      1909      7213      7215     16355       985     17328      1001         0         0         0         0         0         0 
dram[3]:         0         0      2415      3680      7211      7212       968     12217     13554       980         0         0     17848         0         0         0 
dram[4]:         0         0      5199      6217      7212      7215     10744       982       987      1046         0     10121         0         0       228       789 
dram[5]:         0         0      3933      4692      7213      7218     14665       955     15820      1035         0         0     16341         0      6222      1662 
dram[6]:         0         0      6217      6219      7212      7215       960       964      1043     11683     13020     16574         0         0       292     15567 
dram[7]:         0         0      6219      6217      7213      7218       973       976      8093      1035         0         0         0         0         0         0 
dram[8]:         0         0      7319      6223      7212      7215       981       973      1042      1045     14130         0      1571         0         0         0 
dram[9]:         0         0      6217      6219      7211      7215       996       988      8713      1039         0         0         0         0         0         0 
dram[10]:         0         0      6221      6224      7212      7215     17760      1004      1025      1032     12203         0         0         0         0     17094 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 16.000000  6.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 18.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  1.000000      -nan      -nan  1.000000  1.500000 
dram[7]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000  1.000000      -nan  7.000000      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  3.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  5.000000  5.000000  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 1073/111 = 9.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        16        16        16        16         6         6         0         0         0         0         0         0 
dram[1]:         0         0         8         8        16        16        16        16         6         6         2         1         0         0         0         0 
dram[2]:         0         0         8         8        16        17        16        16         7         6         0         0         0         0         0         0 
dram[3]:         0         0         9         9        16        16        16        16         6         6         0         0         1         0         0         0 
dram[4]:         0         0         9         9        16        16        16        16         6         6         0         1         0         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         7         6         0         0         1         0         1         1 
dram[6]:         0         0         9         9        16        16        16        16         6         7         1         1         0         0         1         2 
dram[7]:         0         0         9         9        16        16        16        16         7         6         0         0         0         0         0         0 
dram[8]:         0         0        10         9        16        16        16        16         6         6         1         0         1         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         6         5         0         0         0         0         0         0 
dram[10]:         0         0         9         9        16        16        16        16         5         5         1         0         0         0         0         1 
total reads: 1051
min_bank_accesses = 0!
chip skew: 100/93 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none       23237     23299     19558     19670      1373      1549      1339      1380    none      none      none      none      none      none  
dram[1]:     none      none       23611     23617     19527     19734      1366      1510      1256      1241      3724       560    none      none      none      none  
dram[2]:     none      none       21626     22455     19571     17656      1204      1440      1384      1304    none      none      none      none      none      none  
dram[3]:     none      none       21724     22661     19569     19711      1398      1242      1114      1296    none      none         170    none      none      none  
dram[4]:     none      none       23138     23392     19553     19710      1384      1456      1206      1370    none        1830    none      none           0         0
dram[5]:     none      none       23064     23081     19559     19694      1299      1386      1492      1345    none      none         170    none           0         0
dram[6]:     none      none       23353     23379     19459     19607      1295      1370      1426      1458      1735      1482    none      none           0       419
dram[7]:     none      none       23380     23388     18092     18243      1321      1437      1389      1395    none      none      none      none      none      none  
dram[8]:     none      none       19261     23517     18129     18232      1407      1447      1456      1413      1819    none         243    none      none      none  
dram[9]:     none      none       23487     23535     18095     18200      1490      1502      1454      1369    none      none      none      none      none      none  
dram[10]:     none      none       23515     23511     18079     18154      1285      1655      1326      1320       170    none      none      none      none         170
maximum mf latency per bank:
dram[0]:        252         0      6367      6372      6406      6449       432       489       489       535         0         0         0         0         0         0
dram[1]:          0         0      6382      6403      6404      6473       430       497       454      1116      3253      1120         0         0         0         0
dram[2]:          0         0      6396      6402      6438      6496       394       445      1229       445         0         0         0         0         0         0
dram[3]:          0         0      6381      6390      6445      6481       425       445       451       440         0         0       341         0         0         0
dram[4]:          0         0      6380      6393      6430      6477      1982       485       450       527         0      1048         0         0         0         0
dram[5]:          0         0      6374      6387      6422      6476       420       450      1238       497         0         0       341         0         0         0
dram[6]:          0         0      6379      6385      6407      6463       413       453       476      1058       902      1232         0         0         0      1258
dram[7]:          0         0      6373      6384      6407      6452       423       460       606       500         0         0         0         0         0         0
dram[8]:          0         0      6375      6382      6402      6457       455       470       502       515      1213         0       252         0         0         0
dram[9]:          0         0      6370      6382      6417      6460       455       466       606       495         0         0         0         0         0         0
dram[10]:          0         0      6371      6379      6402      6453       424       490       479       523       341         0         0         0         0       341
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37985 n_nop=37604 n_act=9 n_pre=0 n_req=93 n_rd=372 n_write=0 bw_util=0.01959
n_activity=901 dram_eff=0.8257
bk0: 4a 37967i bk1: 0a 37986i bk2: 32a 37913i bk3: 32a 37865i bk4: 64a 37831i bk5: 64a 37718i bk6: 64a 37832i bk7: 64a 37710i bk8: 24a 37745i bk9: 24a 37745i bk10: 0a 37983i bk11: 0a 37983i bk12: 0a 37984i bk13: 0a 37984i bk14: 0a 37984i bk15: 0a 37985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.102672
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37985 n_nop=37591 n_act=11 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.02011
n_activity=1004 dram_eff=0.761
bk0: 0a 37986i bk1: 0a 37987i bk2: 32a 37913i bk3: 32a 37865i bk4: 64a 37809i bk5: 64a 37697i bk6: 64a 37825i bk7: 64a 37699i bk8: 24a 37775i bk9: 24a 37669i bk10: 8a 37932i bk11: 4a 37956i bk12: 0a 37983i bk13: 0a 37983i bk14: 0a 37984i bk15: 0a 37985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0992497
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37985 n_nop=37595 n_act=10 n_pre=2 n_req=96 n_rd=376 n_write=2 bw_util=0.0199
n_activity=1007 dram_eff=0.7507
bk0: 0a 37987i bk1: 0a 37988i bk2: 32a 37915i bk3: 32a 37865i bk4: 64a 37808i bk5: 68a 37626i bk6: 64a 37815i bk7: 64a 37694i bk8: 28a 37663i bk9: 24a 37673i bk10: 0a 37981i bk11: 0a 37983i bk12: 0a 37984i bk13: 0a 37984i bk14: 0a 37985i bk15: 0a 37986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0950638
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37985 n_nop=37592 n_act=9 n_pre=0 n_req=99 n_rd=380 n_write=4 bw_util=0.02022
n_activity=1061 dram_eff=0.7238
bk0: 0a 37987i bk1: 0a 37988i bk2: 36a 37908i bk3: 36a 37870i bk4: 64a 37804i bk5: 64a 37687i bk6: 64a 37825i bk7: 64a 37687i bk8: 24a 37786i bk9: 24a 37769i bk10: 0a 37983i bk11: 0a 37983i bk12: 4a 37959i bk13: 0a 37984i bk14: 0a 37985i bk15: 0a 37987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0692905
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37985 n_nop=37585 n_act=11 n_pre=0 n_req=98 n_rd=388 n_write=1 bw_util=0.02048
n_activity=1016 dram_eff=0.7657
bk0: 0a 37984i bk1: 0a 37988i bk2: 36a 37907i bk3: 36a 37856i bk4: 64a 37814i bk5: 64a 37698i bk6: 64a 37814i bk7: 64a 37714i bk8: 24a 37728i bk9: 24a 37764i bk10: 0a 37984i bk11: 4a 37964i bk12: 0a 37983i bk13: 0a 37985i bk14: 4a 37965i bk15: 4a 37964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0802422
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37985 n_nop=37580 n_act=11 n_pre=0 n_req=100 n_rd=392 n_write=2 bw_util=0.02075
n_activity=1107 dram_eff=0.7118
bk0: 0a 37985i bk1: 0a 37987i bk2: 36a 37897i bk3: 36a 37858i bk4: 64a 37805i bk5: 64a 37704i bk6: 64a 37810i bk7: 64a 37718i bk8: 28a 37737i bk9: 24a 37741i bk10: 0a 37985i bk11: 0a 37985i bk12: 4a 37959i bk13: 0a 37983i bk14: 4a 37958i bk15: 4a 37963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0862182
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37985 n_nop=37570 n_act=13 n_pre=1 n_req=101 n_rd=400 n_write=1 bw_util=0.02111
n_activity=1060 dram_eff=0.7566
bk0: 0a 37982i bk1: 0a 37984i bk2: 36a 37903i bk3: 36a 37849i bk4: 64a 37807i bk5: 64a 37708i bk6: 64a 37821i bk7: 64a 37689i bk8: 24a 37766i bk9: 28a 37724i bk10: 4a 37965i bk11: 4a 37964i bk12: 0a 37984i bk13: 0a 37985i bk14: 4a 37967i bk15: 8a 37882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0924575
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37985 n_nop=37597 n_act=8 n_pre=0 n_req=95 n_rd=380 n_write=0 bw_util=0.02001
n_activity=890 dram_eff=0.8539
bk0: 0a 37986i bk1: 0a 37988i bk2: 36a 37899i bk3: 36a 37846i bk4: 64a 37816i bk5: 64a 37713i bk6: 64a 37804i bk7: 64a 37693i bk8: 28a 37721i bk9: 24a 37723i bk10: 0a 37982i bk11: 0a 37983i bk12: 0a 37983i bk13: 0a 37983i bk14: 0a 37985i bk15: 0a 37986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0847177
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37985 n_nop=37578 n_act=11 n_pre=1 n_req=104 n_rd=388 n_write=7 bw_util=0.0208
n_activity=1016 dram_eff=0.7776
bk0: 0a 37984i bk1: 0a 37987i bk2: 40a 37866i bk3: 36a 37857i bk4: 64a 37815i bk5: 64a 37710i bk6: 64a 37827i bk7: 64a 37688i bk8: 24a 37738i bk9: 24a 37733i bk10: 4a 37964i bk11: 0a 37983i bk12: 4a 37939i bk13: 0a 37982i bk14: 0a 37983i bk15: 0a 37983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0835593
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37985 n_nop=37603 n_act=9 n_pre=1 n_req=93 n_rd=372 n_write=0 bw_util=0.01959
n_activity=870 dram_eff=0.8552
bk0: 0a 37986i bk1: 0a 37987i bk2: 36a 37906i bk3: 36a 37849i bk4: 64a 37807i bk5: 64a 37698i bk6: 64a 37803i bk7: 64a 37679i bk8: 24a 37699i bk9: 20a 37711i bk10: 0a 37980i bk11: 0a 37983i bk12: 0a 37983i bk13: 0a 37984i bk14: 0a 37984i bk15: 0a 37985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0900619
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37985 n_nop=37596 n_act=10 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.01996
n_activity=950 dram_eff=0.7979
bk0: 0a 37984i bk1: 0a 37986i bk2: 36a 37904i bk3: 36a 37861i bk4: 64a 37813i bk5: 64a 37706i bk6: 64a 37802i bk7: 64a 37692i bk8: 20a 37701i bk9: 20a 37702i bk10: 4a 37957i bk11: 0a 37982i bk12: 0a 37983i bk13: 0a 37984i bk14: 0a 37984i bk15: 4a 37959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.108438

========= L2 cache stats =========
L2_cache_bank[0]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[1]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[5]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 48, Miss_rate = 0.250, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[8]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[9]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 194, Miss = 50, Miss_rate = 0.258, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[12]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 221, Miss = 51, Miss_rate = 0.231, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 191, Miss = 48, Miss_rate = 0.251, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 199, Miss = 50, Miss_rate = 0.251, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3108
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.2573
	minimum = 6
	maximum = 85
Network latency average = 16.0049
	minimum = 6
	maximum = 64
Slowest packet = 4441
Flit latency average = 16.5062
	minimum = 6
	maximum = 63
Slowest flit = 13195
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0164561
	minimum = 0.0127119 (at node 0)
	maximum = 0.0242681 (at node 41)
Accepted packet rate average = 0.0164561
	minimum = 0.0127119 (at node 0)
	maximum = 0.0242681 (at node 41)
Injected flit rate average = 0.0253313
	minimum = 0.0127119 (at node 0)
	maximum = 0.0643297 (at node 41)
Accepted flit rate average= 0.0253313
	minimum = 0.0177196 (at node 33)
	maximum = 0.0458398 (at node 2)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.6902 (2 samples)
	minimum = 6 (2 samples)
	maximum = 91.5 (2 samples)
Network latency average = 17.5768 (2 samples)
	minimum = 6 (2 samples)
	maximum = 62 (2 samples)
Flit latency average = 16.6958 (2 samples)
	minimum = 6 (2 samples)
	maximum = 61.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00947104 (2 samples)
	minimum = 0.00730778 (2 samples)
	maximum = 0.0141497 (2 samples)
Accepted packet rate average = 0.00947104 (2 samples)
	minimum = 0.00730778 (2 samples)
	maximum = 0.0141497 (2 samples)
Injected flit rate average = 0.0146094 (2 samples)
	minimum = 0.00730778 (2 samples)
	maximum = 0.0368401 (2 samples)
Accepted flit rate average = 0.0146094 (2 samples)
	minimum = 0.0101476 (2 samples)
	maximum = 0.0268952 (2 samples)
Injected packet size average = 1.54253 (2 samples)
Accepted packet size average = 1.54253 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 131087 (inst/sec)
gpgpu_simulation_rate = 25834 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 12455
gpu_sim_insn = 1246472
gpu_ipc =     100.0780
gpu_tot_sim_cycle = 700125
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       5.1506
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 262
gpu_stall_icnt2sh    = 7698
partiton_reqs_in_parallel = 274010
partiton_reqs_in_parallel_total    = 449814
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.0338
partiton_reqs_in_parallel_util = 274010
partiton_reqs_in_parallel_util_total    = 449814
gpu_sim_cycle_parition_util = 12455
gpu_tot_sim_cycle_parition_util    = 20458
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9920
partiton_replys_in_parallel = 2432
partiton_replys_in_parallel_total    = 4356
L2_BW  =      18.5078 GB/Sec
L2_BW_total  =       0.9190 GB/Sec
gpu_total_sim_rate=150251

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5367
	L1I_total_cache_miss_rate = 0.0808
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61017
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5367
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
113, 113, 112, 113, 112, 113, 112, 113, 113, 113, 113, 113, 113, 113, 113, 113, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5400
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 514
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26496	W0_Idle:133131	W0_Scoreboard:461931	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 6496 
averagemflatency = 1861 
max_icnt2mem_latency = 6171 
max_icnt2sh_latency = 700124 
mrq_lat_table:521 	81 	115 	159 	59 	198 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2646 	1911 	264 	31 	9 	1778 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1735 	141 	90 	2 	2716 	67 	124 	104 	23 	9 	1777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3139 	1595 	1625 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	104 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	8 	9 	7 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        15         0        16         7         0         2         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         4         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         2 
maximum service time to same row:
dram[0]:         0         0      6217      8769      7212      7216       969       971      1037      1046         0      6681         0         0      5502         0 
dram[1]:      9881     11256      6221      6226      7214      7214       975       980       983     11430      5957      9868         0         0         0         0 
dram[2]:      9649         0      5116      1909      7213      7215     16355      2162     17328      1001      4137      4638         0         0         0         0 
dram[3]:      7235      9407      8729      3680      7211      7212       968     12217     13554       980      4975      3400     17848      6528      1123         0 
dram[4]:         0         0      5199      6217      7212      7215     10744       982      4714      1046      9084     10121      5999         0       228       789 
dram[5]:         0         0      3933      4692      7213      7218     14665       955     15820      9222      5034      6865     16341         0      6222      1662 
dram[6]:         0         0      6217      6219      7212      7215       960       964      1043     11683     13020     16574         0         0       292     15567 
dram[7]:     10617         0      6219      6217      7213      7218       973      1412      8093      1035     10735      7083         0         0         0      4918 
dram[8]:      6276      1376      7319      6223      7212      7215       981       973      1042      5339     14130      4906      3924         0      8985      8898 
dram[9]:         0      7201      6217      6219      7211      7215       996       988      8713      1039      8036      7571      4665      8234         0         0 
dram[10]:      2642      3653      6221      6224      7212      7215     17760      1004      1025      1032     12203      7186         0         0         0     17094 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  3.333333  7.000000  1.750000  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/186 = 6.607527
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none       24049     17876     19154     18083      1431      1592      1339      1380    none         352    none      none         900    none  
dram[1]:        170       170     24449     17964     20172     20378      1380      1539      1256      1056      2035       787    none      none      none      none  
dram[2]:        170    none       18004     23230     20255     18277      1211      1510      1085      1200       254       169    none      none      none      none  
dram[3]:        170       170     18432     19183     18020     20373      1427      1242       972      1058       465      1426       871       169      2297    none  
dram[4]:     none      none       23879     16755     20261     19321      1411      1485      1131      1130       233      1830       170    none           0         0
dram[5]:     none      none       23866     23831     20240     20344      1313      1386      1238      1081       352       349       416    none           0         0
dram[6]:     none      none       19803     24136     20081     20219      1295      1370      1290      1239       851       609    none      none           0       497
dram[7]:        170    none       19848     24157     18717     18848      1344      1563      1288      1245       352       235    none      none      none        2241
dram[8]:        170      2516     20017     19895     18767     18845      1407      1447      1297      1132      1819       352       227    none         380       170
dram[9]:     none         170     19923     19919     18752     18874      1505      1518      1517      1369       250       313      2494       186    none      none  
dram[10]:       3705      3008     18566     24245     18702     18772      1298      1670      1284      1157       482       170    none      none      none         480
maximum mf latency per bank:
dram[0]:        252         0      6367      6372      6406      6449       432       489       489       535         0       352         0         0       250         0
dram[1]:        341       341      6382      6403      6404      6473       430       497       454      1116      3253      1120         0         0         0         0
dram[2]:        341         0      6396      6402      6438      6496       394      1720      1229       445       359       341         0         0         0         0
dram[3]:        341       341      6381      6390      6445      6481       425       445       451       440       352      1714       341       341       606         0
dram[4]:          0         0      6380      6393      6430      6477      1982       485      1420       527       359      1048       341         0         0         0
dram[5]:          0         0      6374      6387      6422      6476       420       450      1238       497       352       352       341         0         0         0
dram[6]:          0         0      6379      6385      6407      6463       413       453       476      1058       902      1232         0         0         0      1258
dram[7]:        341         0      6373      6384      6407      6452       423      1658       606       500       352       347         0         0         0      1721
dram[8]:        341       824      6375      6382      6402      6457       455       470       502       515      1213       352       347         0       250       341
dram[9]:          0       341      6370      6382      6417      6460       455       466       606       495       250       352      1714       341         0         0
dram[10]:       1752      1708      6371      6379      6402      6453       424       490       479       523       359       341         0         0         0      1713
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61111 n_nop=60694 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.01303
n_activity=1189 dram_eff=0.6695
bk0: 4a 61095i bk1: 0a 61114i bk2: 32a 61041i bk3: 40a 60923i bk4: 68a 60924i bk5: 68a 60804i bk6: 64a 60955i bk7: 64a 60833i bk8: 24a 60871i bk9: 24a 60872i bk10: 0a 61110i bk11: 4a 61090i bk12: 0a 61109i bk13: 0a 61110i bk14: 4a 61090i bk15: 0a 61111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0644074
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61111 n_nop=60670 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.01378
n_activity=1312 dram_eff=0.6418
bk0: 4a 61087i bk1: 4a 61087i bk2: 32a 61038i bk3: 40a 60922i bk4: 64a 60932i bk5: 64a 60822i bk6: 64a 60951i bk7: 64a 60825i bk8: 24a 60902i bk9: 32a 60782i bk10: 16a 61045i bk11: 8a 61051i bk12: 0a 61108i bk13: 0a 61109i bk14: 0a 61110i bk15: 0a 61111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0621983
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61111 n_nop=60645 n_act=20 n_pre=9 n_req=116 n_rd=428 n_write=9 bw_util=0.0143
n_activity=1556 dram_eff=0.5617
bk0: 4a 61087i bk1: 0a 61113i bk2: 36a 61002i bk3: 32a 60990i bk4: 64a 60935i bk5: 68a 60755i bk6: 64a 60945i bk7: 68a 60792i bk8: 36a 60721i bk9: 28a 60792i bk10: 20a 60973i bk11: 8a 61060i bk12: 0a 61105i bk13: 0a 61109i bk14: 0a 61111i bk15: 0a 61112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0602674
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61111 n_nop=60633 n_act=19 n_pre=4 n_req=122 n_rd=444 n_write=11 bw_util=0.01489
n_activity=1628 dram_eff=0.559
bk0: 4a 61089i bk1: 4a 61089i bk2: 40a 60997i bk3: 40a 60958i bk4: 68a 60891i bk5: 64a 60810i bk6: 64a 60949i bk7: 64a 60812i bk8: 32a 60898i bk9: 32a 60882i bk10: 8a 61083i bk11: 8a 61059i bk12: 4a 61084i bk13: 8a 61069i bk14: 4a 61092i bk15: 0a 61112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0442474
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61111 n_nop=60654 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.0142
n_activity=1421 dram_eff=0.6108
bk0: 0a 61110i bk1: 0a 61114i bk2: 36a 61035i bk3: 44a 60929i bk4: 64a 60940i bk5: 68a 60793i bk6: 64a 60940i bk7: 64a 60841i bk8: 32a 60786i bk9: 32a 60875i bk10: 8a 61053i bk11: 4a 61088i bk12: 4a 61082i bk13: 0a 61109i bk14: 4a 61090i bk15: 4a 61089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0506619
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61111 n_nop=60677 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.01371
n_activity=1293 dram_eff=0.6481
bk0: 0a 61111i bk1: 0a 61113i bk2: 36a 61023i bk3: 36a 60984i bk4: 64a 60931i bk5: 64a 60830i bk6: 64a 60937i bk7: 64a 60845i bk8: 36a 60850i bk9: 28a 60831i bk10: 4a 61091i bk11: 8a 61083i bk12: 4a 61082i bk13: 0a 61108i bk14: 4a 61084i bk15: 4a 61089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0538856
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc02d0280, atomic=0 1 entries : 0x7f66f49c3a80 :  mf: uid=133004, sid23:w24, part=6, addr=0xc02d02e0, load , size=32, unknown  status = IN_PARTITION_DRAM (700124), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61111 n_nop=60657 n_act=17 n_pre=5 n_req=112 n_rd=427 n_write=5 bw_util=0.01414
n_activity=1305 dram_eff=0.6621
bk0: 0a 61108i bk1: 0a 61110i bk2: 40a 60991i bk3: 36a 60973i bk4: 64a 60931i bk5: 64a 60832i bk6: 64a 60946i bk7: 64a 60815i bk8: 28a 60885i bk9: 32a 60814i bk10: 12a 61077i bk11: 8a 61053i bk12: 0a 61109i bk13: 0a 61112i bk14: 4a 61095i bk15: 11a 60974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0586637
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61111 n_nop=60670 n_act=15 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.01384
n_activity=1260 dram_eff=0.6714
bk0: 4a 61084i bk1: 0a 61111i bk2: 40a 60985i bk3: 36a 60970i bk4: 64a 60941i bk5: 64a 60840i bk6: 64a 60933i bk7: 68a 60790i bk8: 32a 60841i bk9: 28a 60843i bk10: 4a 61091i bk11: 12a 61046i bk12: 0a 61107i bk13: 0a 61107i bk14: 0a 61111i bk15: 4a 61092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0533455
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61111 n_nop=60652 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.01427
n_activity=1390 dram_eff=0.6273
bk0: 4a 61083i bk1: 4a 61091i bk2: 40a 60989i bk3: 40a 60945i bk4: 64a 60939i bk5: 64a 60835i bk6: 64a 60953i bk7: 64a 60814i bk8: 28a 60857i bk9: 28a 60821i bk10: 4a 61091i bk11: 4a 61090i bk12: 8a 61030i bk13: 0a 61109i bk14: 4a 61091i bk15: 4a 61084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0530183
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61111 n_nop=60665 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.01391
n_activity=1309 dram_eff=0.6494
bk0: 0a 61111i bk1: 4a 61087i bk2: 40a 60993i bk3: 40a 60935i bk4: 64a 60931i bk5: 64a 60823i bk6: 64a 60930i bk7: 64a 60806i bk8: 28a 60820i bk9: 20a 60840i bk10: 4a 61089i bk11: 12a 61077i bk12: 4a 61090i bk13: 12a 61035i bk14: 0a 61107i bk15: 0a 61109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0567656
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61111 n_nop=60659 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.01411
n_activity=1368 dram_eff=0.6301
bk0: 4a 61088i bk1: 4a 61090i bk2: 44a 60983i bk3: 36a 60985i bk4: 64a 60938i bk5: 64a 60832i bk6: 64a 60929i bk7: 64a 60819i bk8: 24a 60821i bk9: 24a 60823i bk10: 12a 61046i bk11: 4a 61082i bk12: 0a 61107i bk13: 0a 61111i bk14: 0a 61111i bk15: 16a 61000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0681056

========= L2 cache stats =========
L2_cache_bank[0]: Access = 321, Miss = 49, Miss_rate = 0.153, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[1]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[5]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[6]: Access = 324, Miss = 56, Miss_rate = 0.173, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[7]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[8]: Access = 330, Miss = 53, Miss_rate = 0.161, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[9]: Access = 330, Miss = 54, Miss_rate = 0.164, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 305, Miss = 53, Miss_rate = 0.174, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[11]: Access = 316, Miss = 51, Miss_rate = 0.161, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[12]: Access = 316, Miss = 53, Miss_rate = 0.168, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 325, Miss = 54, Miss_rate = 0.166, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 291, Miss = 52, Miss_rate = 0.179, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 303, Miss = 54, Miss_rate = 0.178, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 303, Miss = 51, Miss_rate = 0.168, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 290, Miss = 54, Miss_rate = 0.186, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 6788
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 3108
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=13898
icnt_total_pkts_simt_to_mem=6941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.67496
	minimum = 6
	maximum = 25
Network latency average = 7.63877
	minimum = 6
	maximum = 23
Slowest packet = 9573
Flit latency average = 7.21571
	minimum = 6
	maximum = 22
Slowest flit = 14549
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00390542
	minimum = 0.00256935 (at node 4)
	maximum = 0.0062628 (at node 23)
Accepted packet rate average = 0.00390542
	minimum = 0.00256935 (at node 4)
	maximum = 0.0062628 (at node 23)
Injected flit rate average = 0.00587739
	minimum = 0.00256935 (at node 4)
	maximum = 0.0107993 (at node 48)
Accepted flit rate average= 0.00587739
	minimum = 0.00401461 (at node 30)
	maximum = 0.011803 (at node 23)
Injected packet length average = 1.50493
Accepted packet length average = 1.50493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6851 (3 samples)
	minimum = 6 (3 samples)
	maximum = 69.3333 (3 samples)
Network latency average = 14.2641 (3 samples)
	minimum = 6 (3 samples)
	maximum = 49 (3 samples)
Flit latency average = 13.5358 (3 samples)
	minimum = 6 (3 samples)
	maximum = 48.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00761583 (3 samples)
	minimum = 0.0057283 (3 samples)
	maximum = 0.0115208 (3 samples)
Accepted packet rate average = 0.00761583 (3 samples)
	minimum = 0.0057283 (3 samples)
	maximum = 0.0115208 (3 samples)
Injected flit rate average = 0.0116987 (3 samples)
	minimum = 0.0057283 (3 samples)
	maximum = 0.0281599 (3 samples)
Accepted flit rate average = 0.0116987 (3 samples)
	minimum = 0.00810326 (3 samples)
	maximum = 0.0218645 (3 samples)
Injected packet size average = 1.5361 (3 samples)
Accepted packet size average = 1.5361 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 150251 (inst/sec)
gpgpu_simulation_rate = 29171 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1306
gpu_sim_insn = 1114592
gpu_ipc =     853.4395
gpu_tot_sim_cycle = 923581
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       5.1112
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 262
gpu_stall_icnt2sh    = 7741
partiton_reqs_in_parallel = 28732
partiton_reqs_in_parallel_total    = 723824
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.8148
partiton_reqs_in_parallel_util = 28732
partiton_reqs_in_parallel_util_total    = 723824
gpu_sim_cycle_parition_util = 1306
gpu_tot_sim_cycle_parition_util    = 32913
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9923
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6788
L2_BW  =     161.9892 GB/Sec
L2_BW_total  =       0.9257 GB/Sec
gpu_total_sim_rate=168594

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5367
	L1I_total_cache_miss_rate = 0.0616
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81727
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5367
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
134, 134, 133, 134, 133, 134, 133, 134, 149, 134, 134, 134, 134, 134, 134, 134, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5400
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 514
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31118	W0_Idle:140530	W0_Scoreboard:476214	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 6496 
averagemflatency = 1453 
max_icnt2mem_latency = 6171 
max_icnt2sh_latency = 923580 
mrq_lat_table:521 	81 	115 	159 	59 	198 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4873 	1916 	264 	31 	9 	1778 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2790 	257 	90 	2 	3777 	67 	124 	104 	23 	9 	1777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4691 	2042 	1674 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	8 	9 	7 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        15         0        16         7         0         2         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         4         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         2 
maximum service time to same row:
dram[0]:         0         0      6217      8769      7212      7216       969       971      1037      1046         0      6681         0         0      5502         0 
dram[1]:      9881     11256      6221      6226      7214      7214       975       980       983     11430      5957      9868         0         0         0         0 
dram[2]:      9649         0      5116      1909      7213      7215     16355      2162     17328      1001      4137      4638         0         0         0         0 
dram[3]:      7235      9407      8729      3680      7211      7212       968     12217     13554       980      4975      3400     17848      6528      1123         0 
dram[4]:         0         0      5199      6217      7212      7215     10744       982      4714      1046      9084     10121      5999         0       228       789 
dram[5]:         0         0      3933      4692      7213      7218     14665       955     15820      9222      5034      6865     16341         0      6222      1662 
dram[6]:         0         0      6217      6219      7212      7215       960       964      1043     11683     13020     16574         0         0       292     15567 
dram[7]:     10617         0      6219      6217      7213      7218       973      1412      8093      1035     10735      7083         0         0         0      4918 
dram[8]:      6276      1376      7319      6223      7212      7215       981       973      1042      5339     14130      4906      3924         0      8985      8898 
dram[9]:         0      7201      6217      6219      7211      7215       996       988      8713      1039      8036      7571      4665      8234         0         0 
dram[10]:      2642      3653      6221      6224      7212      7215     17760      1004      1025      1032     12203      7186         0         0         0     17094 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  3.333333  7.000000  1.750000  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/186 = 6.607527
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none       24049     17876     19243     18125      2201      2338      2082      2106    none         584    none      none         900    none  
dram[1]:        170       170     24478     17964     20233     20468      2159      2310      2089      1649      2151       831    none      none      none      none  
dram[2]:        170    none       18027     23230     20312     18332      1909      2179      1661      1981       339       169    none      none      none      none  
dram[3]:        170       170     18432     19183     18075     20458      2183      1889      1627      1752       813      1491       871       169      2297    none  
dram[4]:     none      none       23879     16773     20345     19364      2110      2206      1730      1866       311      1830       170    none           0         0
dram[5]:     none      none       23866     23831     20288     20399      1990      2082      1866      1733       584       583       416    none           0         0
dram[6]:     none      none       19803     24176     20187     20307      2003      2068      2053      1835      1083       609    none      none           0       497
dram[7]:        170    none       19860     24172     18828     18927      2085      2249      1853      1857       584       351    none      none      none        2241
dram[8]:        170      2516     20059     19918     18892     18946      2094      2116      1982      1670      1819       584       893    none         380       170
dram[9]:     none         170     19923     19943     18859     18975      2181      2180      2084      2100       482       511      2494       186    none      none  
dram[10]:       3705      3008     18605     24245     18805     18888      1958      2358      1994      1751       598       170    none      none      none         480
maximum mf latency per bank:
dram[0]:        252         0      6367      6372      6406      6449       432       489       489       535         0       352         0         0       250         0
dram[1]:        341       341      6382      6403      6404      6473       430       497       454      1116      3253      1120         0         0         0         0
dram[2]:        341         0      6396      6402      6438      6496       394      1720      1229       445       359       341         0         0         0         0
dram[3]:        341       341      6381      6390      6445      6481       425       445       451       440       352      1714       341       341       606         0
dram[4]:          0         0      6380      6393      6430      6477      1982       485      1420       527       359      1048       341         0         0         0
dram[5]:          0         0      6374      6387      6422      6476       420       450      1238       497       352       352       341         0         0         0
dram[6]:          0         0      6379      6385      6407      6463       413       453       476      1058       902      1232         0         0         0      1258
dram[7]:        341         0      6373      6384      6407      6452       423      1658       606       500       352       347         0         0         0      1721
dram[8]:        341       824      6375      6382      6402      6457       455       470       502       515      1213       352       347         0       250       341
dram[9]:          0       341      6370      6382      6417      6460       455       466       606       495       250       352      1714       341         0         0
dram[10]:       1752      1708      6371      6379      6402      6453       424       490       479       523       359       341         0         0         0      1713
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63535 n_nop=63118 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.01253
n_activity=1189 dram_eff=0.6695
bk0: 4a 63519i bk1: 0a 63538i bk2: 32a 63465i bk3: 40a 63347i bk4: 68a 63348i bk5: 68a 63228i bk6: 64a 63379i bk7: 64a 63257i bk8: 24a 63295i bk9: 24a 63296i bk10: 0a 63534i bk11: 4a 63514i bk12: 0a 63533i bk13: 0a 63534i bk14: 4a 63514i bk15: 0a 63535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0619501
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63535 n_nop=63094 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.01325
n_activity=1312 dram_eff=0.6418
bk0: 4a 63511i bk1: 4a 63511i bk2: 32a 63462i bk3: 40a 63346i bk4: 64a 63356i bk5: 64a 63246i bk6: 64a 63375i bk7: 64a 63249i bk8: 24a 63326i bk9: 32a 63206i bk10: 16a 63469i bk11: 8a 63475i bk12: 0a 63532i bk13: 0a 63533i bk14: 0a 63534i bk15: 0a 63535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0598253
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63535 n_nop=63069 n_act=20 n_pre=9 n_req=116 n_rd=428 n_write=9 bw_util=0.01376
n_activity=1556 dram_eff=0.5617
bk0: 4a 63511i bk1: 0a 63537i bk2: 36a 63426i bk3: 32a 63414i bk4: 64a 63359i bk5: 68a 63179i bk6: 64a 63369i bk7: 68a 63216i bk8: 36a 63145i bk9: 28a 63216i bk10: 20a 63397i bk11: 8a 63484i bk12: 0a 63529i bk13: 0a 63533i bk14: 0a 63535i bk15: 0a 63536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0579681
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63535 n_nop=63057 n_act=19 n_pre=4 n_req=122 n_rd=444 n_write=11 bw_util=0.01432
n_activity=1628 dram_eff=0.559
bk0: 4a 63513i bk1: 4a 63513i bk2: 40a 63421i bk3: 40a 63382i bk4: 68a 63315i bk5: 64a 63234i bk6: 64a 63373i bk7: 64a 63236i bk8: 32a 63322i bk9: 32a 63306i bk10: 8a 63507i bk11: 8a 63483i bk12: 4a 63508i bk13: 8a 63493i bk14: 4a 63516i bk15: 0a 63536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0425592
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63535 n_nop=63078 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.01366
n_activity=1421 dram_eff=0.6108
bk0: 0a 63534i bk1: 0a 63538i bk2: 36a 63459i bk3: 44a 63353i bk4: 64a 63364i bk5: 68a 63217i bk6: 64a 63364i bk7: 64a 63265i bk8: 32a 63210i bk9: 32a 63299i bk10: 8a 63477i bk11: 4a 63512i bk12: 4a 63506i bk13: 0a 63533i bk14: 4a 63514i bk15: 4a 63513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.048729
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63535 n_nop=63101 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.01319
n_activity=1293 dram_eff=0.6481
bk0: 0a 63535i bk1: 0a 63537i bk2: 36a 63447i bk3: 36a 63408i bk4: 64a 63355i bk5: 64a 63254i bk6: 64a 63361i bk7: 64a 63269i bk8: 36a 63274i bk9: 28a 63255i bk10: 4a 63515i bk11: 8a 63507i bk12: 4a 63506i bk13: 0a 63532i bk14: 4a 63508i bk15: 4a 63513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0518297
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63535 n_nop=63080 n_act=17 n_pre=5 n_req=112 n_rd=428 n_write=5 bw_util=0.01363
n_activity=1322 dram_eff=0.6551
bk0: 0a 63532i bk1: 0a 63534i bk2: 40a 63415i bk3: 36a 63397i bk4: 64a 63355i bk5: 64a 63256i bk6: 64a 63370i bk7: 64a 63239i bk8: 28a 63309i bk9: 32a 63238i bk10: 12a 63501i bk11: 8a 63477i bk12: 0a 63533i bk13: 0a 63536i bk14: 4a 63519i bk15: 12a 63396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0564256
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63535 n_nop=63094 n_act=15 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.01332
n_activity=1260 dram_eff=0.6714
bk0: 4a 63508i bk1: 0a 63535i bk2: 40a 63409i bk3: 36a 63394i bk4: 64a 63365i bk5: 64a 63264i bk6: 64a 63357i bk7: 68a 63214i bk8: 32a 63265i bk9: 28a 63267i bk10: 4a 63515i bk11: 12a 63470i bk12: 0a 63531i bk13: 0a 63531i bk14: 0a 63535i bk15: 4a 63516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0513103
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63535 n_nop=63076 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.01372
n_activity=1390 dram_eff=0.6273
bk0: 4a 63507i bk1: 4a 63515i bk2: 40a 63413i bk3: 40a 63369i bk4: 64a 63363i bk5: 64a 63259i bk6: 64a 63377i bk7: 64a 63238i bk8: 28a 63281i bk9: 28a 63245i bk10: 4a 63515i bk11: 4a 63514i bk12: 8a 63454i bk13: 0a 63533i bk14: 4a 63515i bk15: 4a 63508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0509955
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63535 n_nop=63089 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.01338
n_activity=1309 dram_eff=0.6494
bk0: 0a 63535i bk1: 4a 63511i bk2: 40a 63417i bk3: 40a 63359i bk4: 64a 63355i bk5: 64a 63247i bk6: 64a 63354i bk7: 64a 63230i bk8: 28a 63244i bk9: 20a 63264i bk10: 4a 63513i bk11: 12a 63501i bk12: 4a 63514i bk13: 12a 63459i bk14: 0a 63531i bk15: 0a 63533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0545998
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63535 n_nop=63083 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.01357
n_activity=1368 dram_eff=0.6301
bk0: 4a 63512i bk1: 4a 63514i bk2: 44a 63407i bk3: 36a 63409i bk4: 64a 63362i bk5: 64a 63256i bk6: 64a 63353i bk7: 64a 63243i bk8: 24a 63245i bk9: 24a 63247i bk10: 12a 63470i bk11: 4a 63506i bk12: 0a 63531i bk13: 0a 63535i bk14: 0a 63535i bk15: 16a 63424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0655072

========= L2 cache stats =========
L2_cache_bank[0]: Access = 422, Miss = 49, Miss_rate = 0.116, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[1]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[5]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[6]: Access = 426, Miss = 56, Miss_rate = 0.131, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[7]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[8]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[9]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 401, Miss = 53, Miss_rate = 0.132, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[11]: Access = 412, Miss = 51, Miss_rate = 0.124, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[12]: Access = 419, Miss = 53, Miss_rate = 0.126, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 427, Miss = 54, Miss_rate = 0.126, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 396, Miss = 52, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 451, Miss = 54, Miss_rate = 0.120, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 399, Miss = 51, Miss_rate = 0.128, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 390, Miss = 54, Miss_rate = 0.138, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 9020
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3108
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=18178
icnt_total_pkts_simt_to_mem=9357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.38127
	minimum = 6
	maximum = 47
Network latency average = 9.01187
	minimum = 6
	maximum = 40
Slowest packet = 15250
Flit latency average = 8.8057
	minimum = 6
	maximum = 39
Slowest flit = 22972
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0342069
	minimum = 0.0245211 (at node 25)
	maximum = 0.056705 (at node 44)
Accepted packet rate average = 0.0342069
	minimum = 0.0245211 (at node 25)
	maximum = 0.056705 (at node 44)
Injected flit rate average = 0.0513103
	minimum = 0.0245211 (at node 25)
	maximum = 0.0934866 (at node 44)
Accepted flit rate average= 0.0513103
	minimum = 0.0383142 (at node 29)
	maximum = 0.0766284 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1092 (4 samples)
	minimum = 6 (4 samples)
	maximum = 63.75 (4 samples)
Network latency average = 12.9511 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46.75 (4 samples)
Flit latency average = 12.3533 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0142636 (4 samples)
	minimum = 0.0104265 (4 samples)
	maximum = 0.0228168 (4 samples)
Accepted packet rate average = 0.0142636 (4 samples)
	minimum = 0.0104265 (4 samples)
	maximum = 0.0228168 (4 samples)
Injected flit rate average = 0.0216016 (4 samples)
	minimum = 0.0104265 (4 samples)
	maximum = 0.0444915 (4 samples)
Accepted flit rate average = 0.0216016 (4 samples)
	minimum = 0.015656 (4 samples)
	maximum = 0.0355554 (4 samples)
Injected packet size average = 1.51446 (4 samples)
Accepted packet size average = 1.51446 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 168594 (inst/sec)
gpgpu_simulation_rate = 32985 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 32689
gpu_sim_insn = 1253132
gpu_ipc =      38.3350
gpu_tot_sim_cycle = 1178928
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       5.0671
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 262
gpu_stall_icnt2sh    = 7741
partiton_reqs_in_parallel = 719158
partiton_reqs_in_parallel_total    = 752556
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.2483
partiton_reqs_in_parallel_util = 719158
partiton_reqs_in_parallel_util_total    = 752556
gpu_sim_cycle_parition_util = 32689
gpu_tot_sim_cycle_parition_util    = 34219
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9961
partiton_replys_in_parallel = 4375
partiton_replys_in_parallel_total    = 9020
L2_BW  =      12.6856 GB/Sec
L2_BW_total  =       1.0769 GB/Sec
gpu_total_sim_rate=124453

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5381
	L1I_total_cache_miss_rate = 0.0473
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108485
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5381
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
180, 180, 179, 180, 179, 180, 179, 180, 195, 180, 180, 180, 180, 180, 180, 180, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5434
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 514
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37109	W0_Idle:507577	W0_Scoreboard:1264258	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1304 {8:163,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22168 {136:163,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 11974 
averagemflatency = 1081 
max_icnt2mem_latency = 11721 
max_icnt2sh_latency = 1178927 
mrq_lat_table:1222 	82 	129 	264 	59 	198 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8779 	2275 	266 	36 	18 	1795 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6196 	265 	90 	2 	4642 	67 	125 	106 	28 	18 	1794 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8372 	2080 	1674 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	642 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	21 	18 	12 	17 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         1         9         8        16        16         0         0         7         6         2         6         2         4         1         1 
dram[1]:         2         0         8         8        16        16        16         0         9        10         3         8         0         0         0         0 
dram[2]:         0         0         8         8        16        15        17        16         7         0         4         4         2         0         1         0 
dram[3]:         0         2         9         9        16         0         0        18        12         8         4         3         4         0         1         1 
dram[4]:         1         0         9         9        16        16        17         0         6         8         2         6         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0         9         6         6         4         0         1         1         1 
dram[6]:         0         0         9        10         0        16        16         0         8         7         4         2         6         4         2         2 
dram[7]:         2         2         9         9         0        16         0        16         8         9         4         4         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16        11         6         2         4         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         6         0         6         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0         6         9         4         4         1         0         0         2 
maximum service time to same row:
dram[0]:     11395      9876     16133      8769      7212      7351       969       971     22754      5795     17174     12657     13924     15965     11711     20756 
dram[1]:      9881     11256     14070      6226      7214      7214     13962       980     22342     11430      7209     15668     17629         0     18633     16327 
dram[2]:      9649      1527      7152     17974      7213      7215     16355      2162     20056      1001      8191     11602     10372     24372     10129     18205 
dram[3]:      7235      9407     16026     10784      7211      7212       968     12217     13554     14488     16217     20016     17848      6528     11789     13394 
dram[4]:     14665     14162     18117      6217      9495      7215     14312       982     10111      7613     10281     12658      8178     18913     23383     12376 
dram[5]:     22764     24197     15051     12514     10253      7218     14665       955     15820      9222     14989     11503     16341     12144     10544     15532 
dram[6]:     17547     26277      6217      8211      7212     18986     21061       964     17500     11683     13020     16574     14663     18043      9712     15567 
dram[7]:     10617     19194      6219     11478      7213     18324       973      1412      8093     17824     11286     11183      7824     21115     19961     19106 
dram[8]:      6707     19904     10159      6223      7212      7215     20533     23103     23823      8928     14130     15597      3924     15941      8985      8898 
dram[9]:     10888      7201      6217      6219     11591      7215     15206       988      8713     17353      8036     17982     15058      8234     20493     19481 
dram[10]:     13206     20771      6221      8958     12784     19194     17760      1004     18774     18945     14690     12115     15189         0         0     17094 
average row accesses per activate:
dram[0]:  1.750000  2.000000  6.500000  5.000000  8.500000  6.333333 16.000000 16.000000  3.333333  3.500000  2.666667  2.500000  2.000000  2.000000  1.333333  3.500000 
dram[1]:  5.333333  4.000000  8.000000  5.000000  8.500000  8.500000  8.500000 16.000000  6.500000  4.000000  1.625000  4.666667  8.000000      -nan  4.000000  4.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  4.250000 10.000000  2.000000  2.666667  1.666667  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  2.333333  1.500000  3.666667  8.000000  3.333333  1.500000 
dram[4]:  4.500000  6.000000  5.500000  9.500000  8.500000  8.500000  9.500000 16.000000  3.800000  3.333333  2.400000  2.666667  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  2.833333  2.333333  2.285714  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  5.000000 16.000000  9.000000  8.500000 16.000000  4.666667  3.750000  2.666667  1.833333  5.000000  2.500000  3.666667  3.666667 
dram[7]:  2.333333  1.666667  9.500000  4.000000 16.000000  9.000000 16.000000  9.000000  5.333333  2.833333  3.000000  2.666667  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  4.500000  9.500000 16.000000 16.000000  8.500000  8.500000  6.500000  3.333333  2.000000  1.833333  7.500000  6.000000  1.000000 10.000000 
dram[9]:  1.500000  1.500000  8.500000  8.500000  9.000000 16.000000  8.500000 16.000000  4.500000  3.333333  3.000000  3.333333  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  4.000000  2.250000  2.400000  5.500000      -nan      -nan  2.333333 
average row locality = 2050/454 = 4.515419
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         7         2         4         3         0         0         0         0         2         3         2         3         4         0         2         2 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         4         4         1 
dram[4]:         4         3         1         5         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         3         2         5         3         0         1         0         0         0         3         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         1         1         4         4         1         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 330
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:       4789      3844     16238     13512     19807     18379      2295      2402      2713      2846       328       907      3221       907      3570      2024
dram[1]:       1927       332     12639     13556     19868     20080      2848      2400      1185      1085      1511       398       198    none         144       227
dram[2]:        610      3324     13296     17418     19852     17541      2543      2331      1246      1599      1129       313      4218       170      5908       199
dram[3]:        383      4088     13788     10521     18660     21049      2256      3004      1184      1828      1250      2720      1440       402      1537      3041
dram[4]:        834       171     20028     11881     20404     19901      2244      2261      1675      1364      1308      2199      4356       770       136      2130
dram[5]:        169       169     23185     11639     18206     20936      2091      2127      2337      1728      1243       315       267      2954       115       139
dram[6]:        143       169     20334     16647     20727     18526      2656      2123      1217      1400      1252      1726       966       213      1706       469
dram[7]:       1377      2720     11932     14758     19375     17318      2206      2803      1955       970       336       423      1796       227      1432       862
dram[8]:       4188       599     12702     11984     19441     19462      2755      2066      1250      1638      1462       815       664       169       380       205
dram[9]:       3965      1846     13353     13343     17314     19538      2874      2273      1767      1267       478       344      1091      1707      4133      2896
dram[10]:       1478      2660     14388     11844     16945     17286      2232      2491      1189       857       538       895      1360    none      none         802
maximum mf latency per bank:
dram[0]:      11973     11707     11336      6372      6406     11708       432       489     11961      6143       359      4436     11708      2744     11708     11587
dram[1]:      11084       341      6382      6403      6404      6473     11588       497       454      1116      7598      1120       341         0       337       341
dram[2]:        341      1108     11588      6402      6438      6496     11582      1720      1229       445     11708       347     11833       341     11582       341
dram[3]:        341     10622      9394     11587      6445      6481       425     11709       451     11708     11715     11973     11709       341     11326      7346
dram[4]:       3443       352      6380      6393     11708      6477      3311       485     11709      7843      8554     11962     11587       250       347     11578
dram[5]:        341       342     11709      6387     11720      6476       420       450     11974     11711     11960       359       341     11715       347       347
dram[6]:        341       341      6379     11714      6407      6463     11715       453       476      1058     11708     11708     11841       341      8780      1258
dram[7]:       5651     11848      6373     11707      6407      6452       423      8084     11588       500       352       347      6865       341      1995      1721
dram[8]:      11579       824      6375      6382      6402      6457     11594       470       502       515      7114      5146       347       341       250       341
dram[9]:       9883      1550      6370      6382      6417      6460     11708       466       606       495       346       352      1714      4675     11704     11956
dram[10]:       5902      6638      6371      6379     11714      6453      3939       490       479       523       359      5398     11714         0         0      1713
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124232 n_nop=123540 n_act=45 n_pre=29 n_req=171 n_rd=596 n_write=22 bw_util=0.009949
n_activity=3131 dram_eff=0.3948
bk0: 20a 124070i bk1: 16a 124120i bk2: 44a 124091i bk3: 48a 124004i bk4: 68a 124043i bk5: 72a 123893i bk6: 64a 124080i bk7: 64a 123962i bk8: 40a 123923i bk9: 28a 123970i bk10: 28a 124120i bk11: 36a 124080i bk12: 20a 124088i bk13: 20a 124084i bk14: 12a 124135i bk15: 16a 124135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0334294
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124232 n_nop=123517 n_act=36 n_pre=21 n_req=190 n_rd=624 n_write=34 bw_util=0.01059
n_activity=3047 dram_eff=0.4319
bk0: 36a 124044i bk1: 8a 124186i bk2: 48a 124066i bk3: 48a 124009i bk4: 68a 124024i bk5: 68a 123913i bk6: 68a 124044i bk7: 64a 123950i bk8: 44a 123939i bk9: 52a 123789i bk10: 44a 123959i bk11: 44a 124061i bk12: 16a 124148i bk13: 0a 124226i bk14: 8a 124186i bk15: 8a 124185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0319161
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124232 n_nop=123473 n_act=50 n_pre=34 n_req=192 n_rd=644 n_write=31 bw_util=0.01087
n_activity=3598 dram_eff=0.3752
bk0: 8a 124189i bk1: 4a 124215i bk2: 48a 124038i bk3: 40a 124041i bk4: 68a 124022i bk5: 76a 123834i bk6: 68a 124035i bk7: 68a 123915i bk8: 56a 123774i bk9: 40a 123901i bk10: 52a 123902i bk11: 48a 123976i bk12: 28a 124015i bk13: 4a 124192i bk14: 12a 124136i bk15: 24a 124113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0311997
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124232 n_nop=123473 n_act=44 n_pre=28 n_req=198 n_rd=652 n_write=35 bw_util=0.01106
n_activity=3556 dram_eff=0.3864
bk0: 8a 124191i bk1: 8a 124177i bk2: 52a 124032i bk3: 64a 123939i bk4: 68a 124010i bk5: 64a 123933i bk6: 64a 124073i bk7: 72a 123901i bk8: 52a 123934i bk9: 60a 123851i bk10: 44a 123993i bk11: 24a 124096i bk12: 24a 124081i bk13: 16a 124153i bk14: 24a 124092i bk15: 8a 124174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0230697
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124232 n_nop=123498 n_act=41 n_pre=25 n_req=188 n_rd=640 n_write=28 bw_util=0.01075
n_activity=3239 dram_eff=0.4125
bk0: 20a 124118i bk1: 12a 124151i bk2: 40a 124115i bk3: 56a 123996i bk4: 68a 124031i bk5: 68a 123916i bk6: 72a 124029i bk7: 64a 123969i bk8: 64a 123789i bk9: 64a 123790i bk10: 40a 124037i bk11: 32a 124107i bk12: 8a 124168i bk13: 4a 124207i bk14: 12a 124153i bk15: 16a 124119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0261366
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124232 n_nop=123487 n_act=43 n_pre=27 n_req=192 n_rd=644 n_write=31 bw_util=0.01087
n_activity=3350 dram_eff=0.403
bk0: 12a 124170i bk1: 12a 124173i bk2: 40a 124112i bk3: 56a 123992i bk4: 72a 123985i bk5: 64a 123951i bk6: 64a 124062i bk7: 64a 123976i bk8: 52a 123875i bk9: 60a 123793i bk10: 48a 124001i bk11: 48a 123953i bk12: 8a 124173i bk13: 16a 124114i bk14: 8a 124161i bk15: 20a 124116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0283985
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124232 n_nop=123461 n_act=43 n_pre=27 n_req=203 n_rd=664 n_write=37 bw_util=0.01129
n_activity=3393 dram_eff=0.4132
bk0: 16a 124148i bk1: 8a 124185i bk2: 40a 124112i bk3: 52a 124002i bk4: 64a 124053i bk5: 68a 123919i bk6: 68a 124041i bk7: 64a 123940i bk8: 48a 123913i bk9: 52a 123851i bk10: 52a 123985i bk11: 36a 124008i bk12: 32a 124042i bk13: 12a 124153i bk14: 28a 124080i bk15: 24a 124035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0303545
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124232 n_nop=123526 n_act=40 n_pre=24 n_req=180 n_rd=616 n_write=26 bw_util=0.01034
n_activity=3028 dram_eff=0.424
bk0: 16a 124120i bk1: 12a 124138i bk2: 56a 124027i bk3: 52a 123969i bk4: 64a 124060i bk5: 68a 123924i bk6: 64a 124053i bk7: 72a 123906i bk8: 64a 123861i bk9: 56a 123775i bk10: 32a 124105i bk11: 24a 124108i bk12: 12a 124153i bk13: 8a 124184i bk14: 8a 124173i bk15: 8a 124173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.028157
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124232 n_nop=123520 n_act=38 n_pre=22 n_req=190 n_rd=616 n_write=36 bw_util=0.0105
n_activity=3059 dram_eff=0.4263
bk0: 16a 124127i bk1: 12a 124154i bk2: 56a 124005i bk3: 56a 123995i bk4: 64a 124060i bk5: 64a 123958i bk6: 68a 124050i bk7: 68a 123909i bk8: 48a 123917i bk9: 36a 123908i bk10: 36a 124055i bk11: 36a 124016i bk12: 20a 124090i bk13: 12a 124165i bk14: 4a 124207i bk15: 20a 124134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0271589
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124232 n_nop=123593 n_act=36 n_pre=20 n_req=160 n_rd=564 n_write=19 bw_util=0.009386
n_activity=2644 dram_eff=0.441
bk0: 8a 124172i bk1: 8a 124174i bk2: 52a 124060i bk3: 52a 124004i bk4: 68a 124016i bk5: 64a 123945i bk6: 68a 124021i bk7: 64a 123928i bk8: 36a 123929i bk9: 36a 123879i bk10: 12a 124196i bk11: 36a 124102i bk12: 12a 124140i bk13: 20a 124090i bk14: 12a 124138i bk15: 16a 124125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0289378
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124232 n_nop=123517 n_act=39 n_pre=25 n_req=186 n_rd=620 n_write=31 bw_util=0.01048
n_activity=3019 dram_eff=0.4313
bk0: 20a 124097i bk1: 12a 124143i bk2: 52a 124072i bk3: 56a 124005i bk4: 72a 123991i bk5: 68a 123917i bk6: 68a 124020i bk7: 64a 123941i bk8: 48a 123840i bk9: 52a 123800i bk10: 28a 124082i bk11: 40a 124031i bk12: 24a 124084i bk13: 0a 124224i bk14: 0a 124228i bk15: 16a 124120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0351117

========= L2 cache stats =========
L2_cache_bank[0]: Access = 635, Miss = 74, Miss_rate = 0.117, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[1]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[6]: Access = 620, Miss = 84, Miss_rate = 0.135, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[7]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[8]: Access = 653, Miss = 81, Miss_rate = 0.124, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[9]: Access = 607, Miss = 79, Miss_rate = 0.130, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 587, Miss = 76, Miss_rate = 0.129, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[11]: Access = 578, Miss = 85, Miss_rate = 0.147, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[12]: Access = 606, Miss = 87, Miss_rate = 0.144, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 636, Miss = 79, Miss_rate = 0.124, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 609, Miss = 79, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 583, Miss = 75, Miss_rate = 0.129, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 648, Miss = 78, Miss_rate = 0.120, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 566, Miss = 76, Miss_rate = 0.134, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 588, Miss = 67, Miss_rate = 0.114, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 618, Miss = 74, Miss_rate = 0.120, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 13395
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3110
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2986
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 649
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 65
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 163
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=26357
icnt_total_pkts_simt_to_mem=14374
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.97406
	minimum = 6
	maximum = 19
Network latency average = 6.97303
	minimum = 6
	maximum = 18
Slowest packet = 19302
Flit latency average = 6.50432
	minimum = 6
	maximum = 17
Slowest flit = 29236
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00267682
	minimum = 0.000978953 (at node 17)
	maximum = 0.00518539 (at node 15)
Accepted packet rate average = 0.00267682
	minimum = 0.000978953 (at node 17)
	maximum = 0.00518539 (at node 15)
Injected flit rate average = 0.00403696
	minimum = 0.000978953 (at node 17)
	maximum = 0.00853524 (at node 32)
Accepted flit rate average= 0.00403696
	minimum = 0.00195791 (at node 17)
	maximum = 0.00931535 (at node 15)
Injected packet length average = 1.50811
Accepted packet length average = 1.50811
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0821 (5 samples)
	minimum = 6 (5 samples)
	maximum = 54.8 (5 samples)
Network latency average = 11.7554 (5 samples)
	minimum = 6 (5 samples)
	maximum = 41 (5 samples)
Flit latency average = 11.1835 (5 samples)
	minimum = 6 (5 samples)
	maximum = 40.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0119462 (5 samples)
	minimum = 0.00853699 (5 samples)
	maximum = 0.0192905 (5 samples)
Accepted packet rate average = 0.0119462 (5 samples)
	minimum = 0.00853699 (5 samples)
	maximum = 0.0192905 (5 samples)
Injected flit rate average = 0.0180887 (5 samples)
	minimum = 0.00853699 (5 samples)
	maximum = 0.0373003 (5 samples)
Accepted flit rate average = 0.0180887 (5 samples)
	minimum = 0.0129164 (5 samples)
	maximum = 0.0303074 (5 samples)
Injected packet size average = 1.51417 (5 samples)
Accepted packet size average = 1.51417 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 124453 (inst/sec)
gpgpu_simulation_rate = 24561 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1439
gpu_sim_insn = 1117092
gpu_ipc =     776.2974
gpu_tot_sim_cycle = 1402517
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       5.0558
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 262
gpu_stall_icnt2sh    = 7758
partiton_reqs_in_parallel = 31658
partiton_reqs_in_parallel_total    = 1471714
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.0719
partiton_reqs_in_parallel_util = 31658
partiton_reqs_in_parallel_util_total    = 1471714
gpu_sim_cycle_parition_util = 1439
gpu_tot_sim_cycle_parition_util    = 66908
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9962
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13395
L2_BW  =     205.5080 GB/Sec
L2_BW_total  =       1.1161 GB/Sec
gpu_total_sim_rate=136362

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5381
	L1I_total_cache_miss_rate = 0.0397
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130305
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5381
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
201, 201, 200, 201, 200, 201, 215, 201, 216, 201, 201, 201, 201, 201, 201, 201, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 147, 147, 132, 147, 147, 132, 147, 147, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8564
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2881
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 797
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43428	W0_Idle:519625	W0_Scoreboard:1278947	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1304 {8:163,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22168 {136:163,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 11974 
averagemflatency = 928 
max_icnt2mem_latency = 11721 
max_icnt2sh_latency = 1402516 
mrq_lat_table:1222 	82 	129 	264 	59 	198 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11772 	2402 	266 	36 	18 	1795 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7876 	385 	286 	323 	5314 	173 	150 	106 	28 	18 	1794 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10180 	2301 	1693 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	1714 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	21 	18 	12 	17 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         1         9         8        16        16         0         0         7         6         2         6         2         4         1         1 
dram[1]:         2         0         8         8        16        16        16         0         9        10         3         8         0         0         0         0 
dram[2]:         0         0         8         8        16        15        17        16         7         0         4         4         2         0         1         0 
dram[3]:         0         2         9         9        16         0         0        18        12         8         4         3         4         0         1         1 
dram[4]:         1         0         9         9        16        16        17         0         6         8         2         6         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0         9         6         6         4         0         1         1         1 
dram[6]:         0         0         9        10         0        16        16         0         8         7         4         2         6         4         2         2 
dram[7]:         2         2         9         9         0        16         0        16         8         9         4         4         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16        11         6         2         4         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         6         0         6         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0         6         9         4         4         1         0         0         2 
maximum service time to same row:
dram[0]:     11395      9876     16133      8769      7212      7351       969       971     22754      5795     17174     12657     13924     15965     11711     20756 
dram[1]:      9881     11256     14070      6226      7214      7214     13962       980     22342     11430      7209     15668     17629         0     18633     16327 
dram[2]:      9649      1527      7152     17974      7213      7215     16355      2162     20056      1001      8191     11602     10372     24372     10129     18205 
dram[3]:      7235      9407     16026     10784      7211      7212       968     12217     13554     14488     16217     20016     17848      6528     11789     13394 
dram[4]:     14665     14162     18117      6217      9495      7215     14312       982     10111      7613     10281     12658      8178     18913     23383     12376 
dram[5]:     22764     24197     15051     12514     10253      7218     14665       955     15820      9222     14989     11503     16341     12144     10544     15532 
dram[6]:     17547     26277      6217      8211      7212     18986     21061       964     17500     11683     13020     16574     14663     18043      9712     15567 
dram[7]:     10617     19194      6219     11478      7213     18324       973      1412      8093     17824     11286     11183      7824     21115     19961     19106 
dram[8]:      6707     19904     10159      6223      7212      7215     20533     23103     23823      8928     14130     15597      3924     15941      8985      8898 
dram[9]:     10888      7201      6217      6219     11591      7215     15206       988      8713     17353      8036     17982     15058      8234     20493     19481 
dram[10]:     13206     20771      6221      8958     12784     19194     17760      1004     18774     18945     14690     12115     15189         0         0     17094 
average row accesses per activate:
dram[0]:  1.750000  2.000000  6.500000  5.000000  8.500000  6.333333 16.000000 16.000000  3.333333  3.500000  2.666667  2.500000  2.000000  2.000000  1.333333  3.500000 
dram[1]:  5.333333  4.000000  8.000000  5.000000  8.500000  8.500000  8.500000 16.000000  6.500000  4.000000  1.625000  4.666667  8.000000      -nan  4.000000  4.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  4.250000 10.000000  2.000000  2.666667  1.666667  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  2.333333  1.500000  3.666667  8.000000  3.333333  1.500000 
dram[4]:  4.500000  6.000000  5.500000  9.500000  8.500000  8.500000  9.500000 16.000000  3.800000  3.333333  2.400000  2.666667  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  2.833333  2.333333  2.285714  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  5.000000 16.000000  9.000000  8.500000 16.000000  4.666667  3.750000  2.666667  1.833333  5.000000  2.500000  3.666667  3.666667 
dram[7]:  2.333333  1.666667  9.500000  4.000000 16.000000  9.000000 16.000000  9.000000  5.333333  2.833333  3.000000  2.666667  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  4.500000  9.500000 16.000000 16.000000  8.500000  8.500000  6.500000  3.333333  2.000000  1.833333  7.500000  6.000000  1.000000 10.000000 
dram[9]:  1.500000  1.500000  8.500000  8.500000  9.000000 16.000000  8.500000 16.000000  4.500000  3.333333  3.000000  3.333333  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  4.000000  2.250000  2.400000  5.500000      -nan      -nan  2.333333 
average row locality = 2050/454 = 4.515419
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         7         2         4         3         0         0         0         0         2         3         2         3         4         0         2         2 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         4         4         1 
dram[4]:         4         3         1         5         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         3         2         5         3         0         1         0         0         0         3         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         1         1         4         4         1         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 330
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:       4789      3844     16273     13546     19942     18516      2988      3045      3310      3489       511      1078      3221       907      3570      2024
dram[1]:       1927       332     12681     13603     20002     20189      3520      3087      1639      1460      1619       502       198    none         144       227
dram[2]:        610      3324     13335     17445     20011     17624      3166      3034      1503      2115      1216       423      4218       170      5908       199
dram[3]:        383      4088     13811     10533     18743     21164      2925      3554      1558      2191      1368      2864      1440       402      1537      3041
dram[4]:        834       171     20120     11913     20512     20024      2853      2940      1988      1673      1456      2353      4356       770       136      2130
dram[5]:        169       169     23250     11639     18305     21052      2769      2808      2774      2106      1370       425       267      2954       115       139
dram[6]:        143       169     20375     16693     20885     18655      3240      2787      1677      1812      1376      1925       966       213      1706       469
dram[7]:       1377      2720     11949     14816     19554     17487      2945      3397      2419      1380       514       546      1796       227      1432       862
dram[8]:       4188       599     12749     12016     19633     19610      3429      2699      1829      2286      1633       916      3771       169       380       205
dram[9]:       3965      1846     13395     13381     17464     19716      3513      2955      2274      1726       696       458      1091      1707      4133      2896
dram[10]:       1478      2660     14427     11901     17083     17420      2820      3208      1625      1165       684      1007      1360    none      none         802
maximum mf latency per bank:
dram[0]:      11973     11707     11336      6372      6406     11708       432       489     11961      6143       359      4436     11708      2744     11708     11587
dram[1]:      11084       341      6382      6403      6404      6473     11588       497       454      1116      7598      1120       341         0       337       341
dram[2]:        341      1108     11588      6402      6438      6496     11582      1720      1229       445     11708       347     11833       341     11582       341
dram[3]:        341     10622      9394     11587      6445      6481       425     11709       451     11708     11715     11973     11709       341     11326      7346
dram[4]:       3443       352      6380      6393     11708      6477      3311       485     11709      7843      8554     11962     11587       250       347     11578
dram[5]:        341       342     11709      6387     11720      6476       420       450     11974     11711     11960       359       341     11715       347       347
dram[6]:        341       341      6379     11714      6407      6463     11715       453       476      1058     11708     11708     11841       341      8780      1258
dram[7]:       5651     11848      6373     11707      6407      6452       423      8084     11588       500       407       347      6865       341      1995      1721
dram[8]:      11579       824      6375      6382      6402      6457     11594       470       502       515      7114      5146       347       341       250       341
dram[9]:       9883      1550      6370      6382      6417      6460     11708       466       606       495       346       352      1714      4675     11704     11956
dram[10]:       5902      6638      6371      6379     11714      6453      3939       490       479       523       359      5398     11714         0         0      1713
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126903 n_nop=126211 n_act=45 n_pre=29 n_req=171 n_rd=596 n_write=22 bw_util=0.00974
n_activity=3131 dram_eff=0.3948
bk0: 20a 126741i bk1: 16a 126791i bk2: 44a 126762i bk3: 48a 126675i bk4: 68a 126714i bk5: 72a 126564i bk6: 64a 126751i bk7: 64a 126633i bk8: 40a 126594i bk9: 28a 126641i bk10: 28a 126791i bk11: 36a 126751i bk12: 20a 126759i bk13: 20a 126755i bk14: 12a 126806i bk15: 16a 126806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0327258
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126903 n_nop=126188 n_act=36 n_pre=21 n_req=190 n_rd=624 n_write=34 bw_util=0.01037
n_activity=3047 dram_eff=0.4319
bk0: 36a 126715i bk1: 8a 126857i bk2: 48a 126737i bk3: 48a 126680i bk4: 68a 126695i bk5: 68a 126584i bk6: 68a 126715i bk7: 64a 126621i bk8: 44a 126610i bk9: 52a 126460i bk10: 44a 126630i bk11: 44a 126732i bk12: 16a 126819i bk13: 0a 126897i bk14: 8a 126857i bk15: 8a 126856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0312443
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126903 n_nop=126144 n_act=50 n_pre=34 n_req=192 n_rd=644 n_write=31 bw_util=0.01064
n_activity=3598 dram_eff=0.3752
bk0: 8a 126860i bk1: 4a 126886i bk2: 48a 126709i bk3: 40a 126712i bk4: 68a 126693i bk5: 76a 126505i bk6: 68a 126706i bk7: 68a 126586i bk8: 56a 126445i bk9: 40a 126572i bk10: 52a 126573i bk11: 48a 126647i bk12: 28a 126686i bk13: 4a 126863i bk14: 12a 126807i bk15: 24a 126784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.030543
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126903 n_nop=126144 n_act=44 n_pre=28 n_req=198 n_rd=652 n_write=35 bw_util=0.01083
n_activity=3556 dram_eff=0.3864
bk0: 8a 126862i bk1: 8a 126848i bk2: 52a 126703i bk3: 64a 126610i bk4: 68a 126681i bk5: 64a 126604i bk6: 64a 126744i bk7: 72a 126572i bk8: 52a 126605i bk9: 60a 126522i bk10: 44a 126664i bk11: 24a 126767i bk12: 24a 126752i bk13: 16a 126824i bk14: 24a 126763i bk15: 8a 126845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0225842
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126903 n_nop=126169 n_act=41 n_pre=25 n_req=188 n_rd=640 n_write=28 bw_util=0.01053
n_activity=3239 dram_eff=0.4125
bk0: 20a 126789i bk1: 12a 126822i bk2: 40a 126786i bk3: 56a 126667i bk4: 68a 126702i bk5: 68a 126587i bk6: 72a 126700i bk7: 64a 126640i bk8: 64a 126460i bk9: 64a 126461i bk10: 40a 126708i bk11: 32a 126778i bk12: 8a 126839i bk13: 4a 126878i bk14: 12a 126824i bk15: 16a 126790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0255865
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126903 n_nop=126158 n_act=43 n_pre=27 n_req=192 n_rd=644 n_write=31 bw_util=0.01064
n_activity=3350 dram_eff=0.403
bk0: 12a 126841i bk1: 12a 126844i bk2: 40a 126783i bk3: 56a 126663i bk4: 72a 126656i bk5: 64a 126622i bk6: 64a 126733i bk7: 64a 126647i bk8: 52a 126546i bk9: 60a 126464i bk10: 48a 126672i bk11: 48a 126624i bk12: 8a 126844i bk13: 16a 126785i bk14: 8a 126832i bk15: 20a 126787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0278008
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126903 n_nop=126132 n_act=43 n_pre=27 n_req=203 n_rd=664 n_write=37 bw_util=0.01105
n_activity=3393 dram_eff=0.4132
bk0: 16a 126819i bk1: 8a 126856i bk2: 40a 126783i bk3: 52a 126673i bk4: 64a 126724i bk5: 68a 126590i bk6: 68a 126712i bk7: 64a 126611i bk8: 48a 126584i bk9: 52a 126522i bk10: 52a 126656i bk11: 36a 126679i bk12: 32a 126713i bk13: 12a 126824i bk14: 28a 126751i bk15: 24a 126706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0297156
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126903 n_nop=126197 n_act=40 n_pre=24 n_req=180 n_rd=616 n_write=26 bw_util=0.01012
n_activity=3028 dram_eff=0.424
bk0: 16a 126791i bk1: 12a 126809i bk2: 56a 126698i bk3: 52a 126640i bk4: 64a 126731i bk5: 68a 126595i bk6: 64a 126724i bk7: 72a 126577i bk8: 64a 126532i bk9: 56a 126446i bk10: 32a 126776i bk11: 24a 126779i bk12: 12a 126824i bk13: 8a 126855i bk14: 8a 126844i bk15: 8a 126844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0275644
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126903 n_nop=126191 n_act=38 n_pre=22 n_req=190 n_rd=616 n_write=36 bw_util=0.01028
n_activity=3059 dram_eff=0.4263
bk0: 16a 126798i bk1: 12a 126825i bk2: 56a 126676i bk3: 56a 126666i bk4: 64a 126731i bk5: 64a 126629i bk6: 68a 126721i bk7: 68a 126580i bk8: 48a 126588i bk9: 36a 126579i bk10: 36a 126726i bk11: 36a 126687i bk12: 20a 126761i bk13: 12a 126836i bk14: 4a 126878i bk15: 20a 126805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0265872
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126903 n_nop=126264 n_act=36 n_pre=20 n_req=160 n_rd=564 n_write=19 bw_util=0.009188
n_activity=2644 dram_eff=0.441
bk0: 8a 126843i bk1: 8a 126845i bk2: 52a 126731i bk3: 52a 126675i bk4: 68a 126687i bk5: 64a 126616i bk6: 68a 126692i bk7: 64a 126599i bk8: 36a 126600i bk9: 36a 126550i bk10: 12a 126867i bk11: 36a 126773i bk12: 12a 126811i bk13: 20a 126761i bk14: 12a 126809i bk15: 16a 126796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0283287
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126903 n_nop=126188 n_act=39 n_pre=25 n_req=186 n_rd=620 n_write=31 bw_util=0.01026
n_activity=3019 dram_eff=0.4313
bk0: 20a 126768i bk1: 12a 126814i bk2: 52a 126743i bk3: 56a 126676i bk4: 72a 126662i bk5: 68a 126588i bk6: 68a 126691i bk7: 64a 126612i bk8: 48a 126511i bk9: 52a 126471i bk10: 28a 126753i bk11: 40a 126702i bk12: 24a 126755i bk13: 0a 126895i bk14: 0a 126899i bk15: 16a 126791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0343727

========= L2 cache stats =========
L2_cache_bank[0]: Access = 767, Miss = 74, Miss_rate = 0.096, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[1]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[6]: Access = 746, Miss = 84, Miss_rate = 0.113, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[7]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[8]: Access = 786, Miss = 81, Miss_rate = 0.103, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[9]: Access = 733, Miss = 79, Miss_rate = 0.108, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 719, Miss = 76, Miss_rate = 0.106, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[11]: Access = 701, Miss = 85, Miss_rate = 0.121, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[12]: Access = 734, Miss = 87, Miss_rate = 0.119, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 770, Miss = 79, Miss_rate = 0.103, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 745, Miss = 79, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 75, Miss_rate = 0.104, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 1052, Miss = 78, Miss_rate = 0.074, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 688, Miss = 76, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 711, Miss = 67, Miss_rate = 0.094, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 745, Miss = 74, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 16515
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3110
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9899
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2986
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 65
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 163
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=31525
icnt_total_pkts_simt_to_mem=18566
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.9713
	minimum = 6
	maximum = 339
Network latency average = 17.0662
	minimum = 6
	maximum = 243
Slowest packet = 29490
Flit latency average = 17.7338
	minimum = 6
	maximum = 242
Slowest flit = 46945
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0433936
	minimum = 0.0305981 (at node 10)
	maximum = 0.140473 (at node 44)
Accepted packet rate average = 0.0433936
	minimum = 0.0305981 (at node 10)
	maximum = 0.140473 (at node 44)
Injected flit rate average = 0.0650904
	minimum = 0.038943 (at node 10)
	maximum = 0.173853 (at node 44)
Accepted flit rate average= 0.0650904
	minimum = 0.0514604 (at node 45)
	maximum = 0.247566 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5637 (6 samples)
	minimum = 6 (6 samples)
	maximum = 102.167 (6 samples)
Network latency average = 12.6406 (6 samples)
	minimum = 6 (6 samples)
	maximum = 74.6667 (6 samples)
Flit latency average = 12.2752 (6 samples)
	minimum = 6 (6 samples)
	maximum = 73.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0171875 (6 samples)
	minimum = 0.0122138 (6 samples)
	maximum = 0.0394876 (6 samples)
Accepted packet rate average = 0.0171875 (6 samples)
	minimum = 0.0122138 (6 samples)
	maximum = 0.0394876 (6 samples)
Injected flit rate average = 0.0259223 (6 samples)
	minimum = 0.0136047 (6 samples)
	maximum = 0.060059 (6 samples)
Accepted flit rate average = 0.0259223 (6 samples)
	minimum = 0.0193404 (6 samples)
	maximum = 0.0665172 (6 samples)
Injected packet size average = 1.50821 (6 samples)
Accepted packet size average = 1.50821 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 52 sec (52 sec)
gpgpu_simulation_rate = 136362 (inst/sec)
gpgpu_simulation_rate = 26971 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 152373
gpu_sim_insn = 1294722
gpu_ipc =       8.4971
gpu_tot_sim_cycle = 1777548
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       4.7175
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 262
gpu_stall_icnt2sh    = 7758
partiton_reqs_in_parallel = 3352206
partiton_reqs_in_parallel_total    = 1503372
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.7316
partiton_reqs_in_parallel_util = 3352206
partiton_reqs_in_parallel_util_total    = 1503372
gpu_sim_cycle_parition_util = 152373
gpu_tot_sim_cycle_parition_util    = 68347
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9988
partiton_replys_in_parallel = 16223
partiton_replys_in_parallel_total    = 16515
L2_BW  =      10.0916 GB/Sec
L2_BW_total  =       1.7457 GB/Sec
gpu_total_sim_rate=32502

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5386
	L1I_total_cache_miss_rate = 0.0294
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177928
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
224, 447, 223, 224, 223, 224, 238, 447, 239, 224, 224, 395, 224, 224, 224, 224, 170, 155, 534, 155, 300, 456, 300, 155, 155, 155, 155, 155, 326, 155, 170, 155, 155, 155, 155, 170, 404, 155, 155, 155, 155, 419, 155, 155, 155, 155, 170, 170, 155, 170, 170, 155, 170, 170, 155, 155, 155, 170, 155, 155, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 9243
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3560
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 797
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49599	W0_Idle:895006	W0_Scoreboard:8613852	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 73454 
averagemflatency = 1495 
max_icnt2mem_latency = 73201 
max_icnt2sh_latency = 1777547 
mrq_lat_table:3742 	86 	134 	633 	65 	198 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26684 	3132 	268 	40 	27 	1811 	95 	66 	131 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21399 	390 	286 	323 	7433 	173 	151 	108 	32 	27 	1810 	94 	66 	131 	315 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22314 	2411 	1693 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	5688 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	66 	21 	25 	127 	52 	31 	34 	64 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10         6         9         8        16        16        16        16         7         6         5         6        12         4         8        12 
dram[1]:        12         8         8         8        16        16        16        16         9        10         6         8         8         8        16         8 
dram[2]:         6         2         8        12        16        15        17        16         8        10         4        10         8         6        10        20 
dram[3]:        10        10         9        10        16        16        16        18        12         8         6         5        10         8        10         4 
dram[4]:         8         6         9        10        16        16        17        16         7         8         6         8         8         6        10        10 
dram[5]:        18         6         9        10        16        16        17        16         9         6         8        12        12        22        12         8 
dram[6]:        12         8         9        10        16        16        16        16         8         7         8         6         8         4         8         8 
dram[7]:        12         8        10        12        16        16        16        16         8         9         8        10        10         4         4         2 
dram[8]:         2         8         9        10        16        16        16        16        11         6        10         8         8        14         1        12 
dram[9]:        16         6         9        16        16        16        16        16        12         6         8         6        10         8         3        22 
dram[10]:         6        14        12        10        16        16        17        16         6         9         6         4        18        22         2         8 
maximum service time to same row:
dram[0]:     59708     44022     51612      8769     46805     57079     52680     63757     46826     71329     41120     35211     66684     15965     37235     84416 
dram[1]:     53074     52766     48032     32384     72899     73121     38202     81871     46065     58309     53321     54187     33560     56161     47356     47111 
dram[2]:     60445     66290     52073     64806    100698    123468     47564     53286     55166     40477     41492     63270     58164     38203    102817     98188 
dram[3]:     95749     67588     77898     67298     78936     61786    102270     47311     36221     69949     69976     37697     47058     45603     41692     51654 
dram[4]:     55452     42251     47031     66715      9495     72260     14312     78473     62549     45166     43975     50942     42754     41492     31809     55154 
dram[5]:     58949     66033     53640     45792     75066    116574     33672     55730     38907     42400     42189     28792     62356     65247     46805     37312 
dram[6]:     71269     40275     65032     58838     89056     55448     51613     57998     53030     26900     40688     48492     49335     36432     51865     56065 
dram[7]:     59748     49082     62491     71528     53783     40226     51664    100211     66016     47434     48905     40959     49587     40480     37191     36683 
dram[8]:     46175     46046     77479     62274     86816     72934     70338     43263     58415     32857     44802     46398     41351     74140     50854     50786 
dram[9]:     59778     65025     55047     37191     66983     52877     15206    130080     83466     47166     42791     42786     64259     72405     81212     63355 
dram[10]:     44735     36664     56159     56254     57431    109719     72362     77439     29466     37309     50422     32180    100883     76802     63504     40251 
average row accesses per activate:
dram[0]:  3.777778  2.700000  4.250000 10.333333  4.333333  5.200000  5.250000  5.250000  2.666667  2.916667  2.545455  2.571429  2.875000  6.750000  2.818182  3.571429 
dram[1]:  4.142857  3.166667  8.000000  3.500000  5.500000  4.666667  4.750000  4.750000  2.428571  2.818182  1.900000  3.181818  4.400000  3.000000  4.500000  3.222222 
dram[2]:  3.000000  4.000000  3.555556  3.666667  5.250000  4.000000  5.000000  4.000000  3.555556  2.846154  1.913043  2.562500  2.300000  4.833333  4.200000  5.600000 
dram[3]:  7.666667  4.333333  5.666667  4.333333  4.800000  4.600000  9.000000  4.600000  2.769231  2.700000  2.250000  2.117647  3.444444  3.111111  3.625000  1.900000 
dram[4]:  2.363636  4.000000  6.600000  4.750000  9.000000  3.857143  9.500000  8.500000  2.384615  3.000000  2.400000  2.750000  2.125000  2.600000  3.375000  3.000000 
dram[5]:  5.000000  2.000000  3.400000  4.333333  4.166667  5.500000  9.000000  4.750000  2.636364  2.916667  2.333333  2.437500  5.250000  4.428571  2.875000  4.428571 
dram[6]:  4.800000  3.571429  3.300000  6.200000  5.500000  5.200000  4.200000  4.000000  2.333333  2.333333  2.263158  2.375000  2.500000  4.800000  3.222222  2.818182 
dram[7]:  3.857143  2.900000  4.300000  4.625000  4.600000  4.800000  5.000000  5.500000  3.714286  2.333333  2.818182  3.400000  2.777778  5.400000  2.333333  5.200000 
dram[8]:  4.000000  2.666667  4.222222  5.500000 10.000000  5.000000  6.333333  4.000000  3.750000  2.600000  3.000000  2.222222  5.600000  7.000000  5.750000  5.166667 
dram[9]:  3.666667  2.333333  4.000000  4.200000  3.428571  4.500000  8.500000  8.500000  2.666667  2.545455  2.411765  2.785714  2.571429  2.750000  5.400000  4.714286 
dram[10]:  5.400000  3.857143  5.666667  6.000000  4.000000  7.000000  6.333333  4.200000  3.500000  2.692308  2.105263  2.307692  5.000000  4.857143  6.666667  3.125000 
average row locality = 4954/1424 = 3.478933
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        11         2         3         0         0         6         7         6        10         9        13        11        10 
dram[1]:        12         8        11         8         1         2         0         0         7         7        10        10        10         6        11        12 
dram[2]:         9        12        10        10         1         2         1         0         7         9        13        13         8        12         9        13 
dram[3]:        11        11        11        13         3         2         0         2         9         4        10         8        12        11        11         5 
dram[4]:        10        10        11        13         0         3         1         0         5         7         8        10         6        10        11        11 
dram[5]:        12         5        10        13         3         1         1         0         6         7         7        12         9        13         9        12 
dram[6]:        11        11         9         9         1         3         0         0         6         5        12        10        10        10         9        12 
dram[7]:        12        12        12        12         2         3         0         0         4         8         9        10         9        10         9        11 
dram[8]:        10         8        12        11         2         1         0         0         7         4         8         9        15        13        10        14 
dram[9]:        14         8        13        14         2         1         0         0         3         5        11        12        13        12        11        13 
dram[10]:        11        11        10        12         1         2         1         0         8         7        13         7        11        15         8        10 
total reads: 1348
min_bank_accesses = 0!
chip skew: 132/115 = 1.15
average mf latency per bank:
dram[0]:       6680     11055     14127      6892     24828     17177     14905     15102      7048      7417      5304      2743      4102       523     14876      6902
dram[1]:       8692     11408     11187     14126     24930     28394      9625     10763      8476      8247      6711      4774      6129      9279     11553     10842
dram[2]:      10655     10445     13512     12235     20277     21377      8471     13212      3516      5826      4189      4371      5956      8386      4849      5622
dram[3]:       3503      8884      7378     10046     20680     20232     11278     11909      6294      4641      3259      8644      8991     14839     12637     18244
dram[4]:       9908      7342     11411     12110     24095     21939      3241      7372     10979      3671      8082       840      9459     10788      7684     13390
dram[5]:      11218     17207     15788     12443     17854     21676      5697     13546      2985      7776     14567      5741     10699      5316      6218     10512
dram[6]:       3431      8723     13731      9754     22431     19189     13585     13028      9283      3124      7598      6794      9633      7593      8915      7005
dram[7]:       4080      6066     17382     10772     21661     18299     15478     11249      4719      3420      1630      1793     11366     11912     16028      4770
dram[8]:       6998     18916     10335     10142     16304     21336     11074     12625      1190      8757      1997     12710      4854      5564      3301      3772
dram[9]:       7654     10697     12709     13653     23336     30080      4002      7576      1274      3941      5554      3275     13393      3989      2185      7665
dram[10]:       8410      8164     12283     10289     23913     19059      6877     20146      5917      7786      2340      6097      6852      6794      9051      6149
maximum mf latency per bank:
dram[0]:      72946     72175     72189      6372     72682     36508     72682     72948     73441     73440     71922     41042     52370      2744     73440     73440
dram[1]:      73187     73441     70196     72693     73194     73199     71919     73453     72947     73440     72694     72693     72682     73199     72693     72681
dram[2]:      72693     71932     72694     73199     72680     73187     72172     72682     72174     72694     73186     72946     50845     72427     72935     73186
dram[3]:      72682     72935      9394     72680     72946     72429     72681     72934     72693     73199     72424     72439     73440     73201     73440     72934
dram[4]:      72681     72172     71680     73199     72668     73199      3311     71665     72695     37503     72677     11962     73454     73440     73440     73440
dram[5]:      73452     72681     72932     72694     73452     73201     47587     72428     35266     73440     73453     72694     73440     73440     72428     71934
dram[6]:      72428     72694     72692     23209     72441     72933     72694     72694     72567     48846     73440     72690     73453     71921     73453     71923
dram[7]:      72681     72188     72681     72933     72668     71921     72681     72935     72428     50094     31258     40543     72934     71801     72693     61874
dram[8]:      71923     73175     72941     72946      6402     72942     72693     72428       502     72428     31495     73440     43053     73440     59137     72933
dram[9]:      73188     73201     72681     72944     72947     73182     11708     73188       606     46565     72933     72428     73452     73439     27488     73440
dram[10]:      70435     72681     73184     72694     72428     73447     71921     72681     72188     49086     73440     73438     73187     73453     71909     72694
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=409836 n_nop=408129 n_act=129 n_pre=113 n_req=457 n_rd=1344 n_write=121 bw_util=0.007149
n_activity=9986 dram_eff=0.2934
bk0: 84a 409333i bk1: 68a 409374i bk2: 96a 409376i bk3: 80a 409468i bk4: 96a 409487i bk5: 92a 409399i bk6: 84a 409583i bk7: 84a 409470i bk8: 104a 409151i bk9: 112a 409130i bk10: 88a 409383i bk11: 104a 409238i bk12: 56a 409462i bk13: 56a 409520i bk14: 80a 409334i bk15: 60a 409470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0116583
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=409836 n_nop=408241 n_act=124 n_pre=108 n_req=427 n_rd=1248 n_write=115 bw_util=0.006651
n_activity=9278 dram_eff=0.2938
bk0: 68a 409434i bk1: 44a 409539i bk2: 84a 409483i bk3: 80a 409395i bk4: 84a 409534i bk5: 104a 409346i bk6: 76a 409595i bk7: 76a 409475i bk8: 108a 409115i bk9: 96a 409118i bk10: 112a 409090i bk11: 100a 409298i bk12: 48a 409531i bk13: 36a 409597i bk14: 64a 409481i bk15: 68a 409392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0111776
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=409836 n_nop=408147 n_act=138 n_pre=122 n_req=454 n_rd=1300 n_write=129 bw_util=0.006974
n_activity=10176 dram_eff=0.2809
bk0: 48a 409522i bk1: 64a 409464i bk2: 88a 409380i bk3: 92a 409321i bk4: 80a 409540i bk5: 88a 409362i bk6: 76a 409584i bk7: 80a 409433i bk8: 100a 409155i bk9: 112a 409028i bk10: 124a 408977i bk11: 112a 409130i bk12: 60a 409400i bk13: 68a 409444i bk14: 48a 409540i bk15: 60a 409498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0110776
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=409836 n_nop=408147 n_act=133 n_pre=117 n_req=452 n_rd=1316 n_write=123 bw_util=0.007022
n_activity=9988 dram_eff=0.2881
bk0: 48a 409572i bk1: 60a 409479i bk2: 92a 409434i bk3: 104a 409294i bk4: 84a 409494i bk5: 84a 409391i bk6: 72a 409651i bk7: 84a 409427i bk8: 108a 409147i bk9: 92a 409258i bk10: 104a 409196i bk11: 112a 409148i bk12: 76a 409352i bk13: 68a 409392i bk14: 72a 409396i bk15: 56a 409450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00858636
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=409836 n_nop=408186 n_act=131 n_pre=115 n_req=438 n_rd=1288 n_write=116 bw_util=0.006852
n_activity=9661 dram_eff=0.2907
bk0: 64a 409367i bk1: 56a 409481i bk2: 88a 409459i bk3: 100a 409297i bk4: 72a 409627i bk5: 96a 409334i bk6: 72a 409639i bk7: 68a 409556i bk8: 104a 409130i bk9: 104a 409182i bk10: 112a 409214i bk11: 92a 409297i bk12: 44a 409511i bk13: 64a 409391i bk14: 64a 409421i bk15: 88a 409301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00948672
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=409836 n_nop=408176 n_act=128 n_pre=112 n_req=445 n_rd=1300 n_write=120 bw_util=0.00693
n_activity=9738 dram_eff=0.2916
bk0: 72a 409458i bk1: 36a 409576i bk2: 96a 409334i bk3: 104a 409258i bk4: 88a 409457i bk5: 84a 409431i bk6: 68a 409637i bk7: 76a 409498i bk8: 92a 409212i bk9: 112a 409125i bk10: 112a 409234i bk11: 108a 409139i bk12: 48a 409553i bk13: 72a 409405i bk14: 56a 409457i bk15: 76a 409422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00985028
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=409836 n_nop=408100 n_act=143 n_pre=127 n_req=455 n_rd=1348 n_write=118 bw_util=0.007154
n_activity=10206 dram_eff=0.2873
bk0: 52a 409525i bk1: 56a 409480i bk2: 96a 409353i bk3: 88a 409419i bk4: 84a 409536i bk5: 92a 409397i bk6: 84a 409554i bk7: 80a 409422i bk8: 116a 409073i bk9: 92a 409164i bk10: 124a 409058i bk11: 112a 409151i bk12: 60a 409392i bk13: 56a 409515i bk14: 80a 409400i bk15: 76a 409263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0108702
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0xc02d5b00, atomic=0 1 entries : 0x7f66f53dbc40 :  mf: uid=326294, sid09:w21, part=7, addr=0xc02d5b40, load , size=32, unknown  status = IN_PARTITION_DRAM (1777547), 

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=409836 n_nop=408140 n_act=127 n_pre=111 n_req=457 n_rd=1335 n_write=123 bw_util=0.007115
n_activity=9802 dram_eff=0.2975
bk0: 60a 409443i bk1: 68a 409379i bk2: 124a 409251i bk3: 100a 409305i bk4: 84a 409517i bk5: 84a 409407i bk6: 80a 409555i bk7: 88a 409440i bk8: 88a 409304i bk9: 108a 409033i bk10: 88a 409346i bk11: 96a 409325i bk12: 64a 409424i bk13: 68a 409496i bk14: 75a 409338i bk15: 60a 409501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00998204
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=409836 n_nop=408270 n_act=109 n_pre=93 n_req=434 n_rd=1240 n_write=124 bw_util=0.006656
n_activity=8860 dram_eff=0.3079
bk0: 56a 409508i bk1: 64a 409445i bk2: 104a 409306i bk3: 88a 409385i bk4: 72a 409603i bk5: 76a 409463i bk6: 76a 409618i bk7: 80a 409425i bk8: 92a 409255i bk9: 88a 409229i bk10: 88a 409378i bk11: 124a 409115i bk12: 52a 409505i bk13: 60a 409506i bk14: 52a 409554i bk15: 68a 409446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00940376
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=409836 n_nop=408032 n_act=144 n_pre=128 n_req=482 n_rd=1400 n_write=132 bw_util=0.007476
n_activity=10519 dram_eff=0.2913
bk0: 76a 409355i bk1: 52a 409470i bk2: 108a 409284i bk3: 112a 409201i bk4: 88a 409447i bk5: 104a 409343i bk6: 68a 409625i bk7: 68a 409513i bk8: 84a 409275i bk9: 92a 409178i bk10: 120a 409066i bk11: 108a 409178i bk12: 92a 409209i bk13: 84a 409257i bk14: 64a 409481i bk15: 80a 409408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0110776
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=409836 n_nop=408183 n_act=119 n_pre=103 n_req=453 n_rd=1304 n_write=127 bw_util=0.006983
n_activity=9459 dram_eff=0.3026
bk0: 64a 409489i bk1: 64a 409457i bk2: 96a 409417i bk3: 96a 409381i bk4: 92a 409494i bk5: 76a 409482i bk6: 72a 409607i bk7: 84a 409431i bk8: 108a 409123i bk9: 112a 409064i bk10: 108a 409096i bk11: 92a 409292i bk12: 56a 409478i bk13: 76a 409378i bk14: 48a 409593i bk15: 60a 409449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0120682

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1516, Miss = 172, Miss_rate = 0.113, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[1]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[6]: Access = 1484, Miss = 164, Miss_rate = 0.111, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[7]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[8]: Access = 1397, Miss = 155, Miss_rate = 0.111, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[9]: Access = 1464, Miss = 167, Miss_rate = 0.114, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 1361, Miss = 158, Miss_rate = 0.116, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[11]: Access = 1535, Miss = 167, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[12]: Access = 1698, Miss = 174, Miss_rate = 0.102, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 1492, Miss = 163, Miss_rate = 0.109, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 1548, Miss = 166, Miss_rate = 0.107, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 1471, Miss = 168, Miss_rate = 0.114, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 1600, Miss = 148, Miss_rate = 0.092, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 1503, Miss = 162, Miss_rate = 0.108, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 1446, Miss = 175, Miss_rate = 0.121, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 1549, Miss = 175, Miss_rate = 0.113, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3113
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2987
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4677
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.86405
	minimum = 6
	maximum = 26
Network latency average = 6.86075
	minimum = 6
	maximum = 23
Slowest packet = 33252
Flit latency average = 6.34086
	minimum = 6
	maximum = 22
Slowest flit = 54435
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00212939
	minimum = 0.00110913 (at node 25)
	maximum = 0.00316331 (at node 40)
Accepted packet rate average = 0.00212939
	minimum = 0.00110913 (at node 25)
	maximum = 0.00316331 (at node 40)
Injected flit rate average = 0.00323019
	minimum = 0.00134539 (at node 25)
	maximum = 0.00578847 (at node 40)
Accepted flit rate average= 0.00323019
	minimum = 0.00198199 (at node 25)
	maximum = 0.00526672 (at node 20)
Injected packet length average = 1.51695
Accepted packet length average = 1.51695
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.178 (7 samples)
	minimum = 6 (7 samples)
	maximum = 91.2857 (7 samples)
Network latency average = 11.8149 (7 samples)
	minimum = 6 (7 samples)
	maximum = 67.2857 (7 samples)
Flit latency average = 11.4274 (7 samples)
	minimum = 6 (7 samples)
	maximum = 66.4286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0150363 (7 samples)
	minimum = 0.0106274 (7 samples)
	maximum = 0.0342984 (7 samples)
Accepted packet rate average = 0.0150363 (7 samples)
	minimum = 0.0106274 (7 samples)
	maximum = 0.0342984 (7 samples)
Injected flit rate average = 0.0226806 (7 samples)
	minimum = 0.0118533 (7 samples)
	maximum = 0.0523061 (7 samples)
Accepted flit rate average = 0.0226806 (7 samples)
	minimum = 0.0168606 (7 samples)
	maximum = 0.0577671 (7 samples)
Injected packet size average = 1.50839 (7 samples)
Accepted packet size average = 1.50839 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 18 sec (258 sec)
gpgpu_simulation_rate = 32502 (inst/sec)
gpgpu_simulation_rate = 6889 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2739
gpu_sim_insn = 1132352
gpu_ipc =     413.4180
gpu_tot_sim_cycle = 2002437
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       4.7532
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 262
gpu_stall_icnt2sh    = 7792
partiton_reqs_in_parallel = 60258
partiton_reqs_in_parallel_total    = 4855578
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.4549
partiton_reqs_in_parallel_util = 60258
partiton_reqs_in_parallel_util_total    = 4855578
gpu_sim_cycle_parition_util = 2739
gpu_tot_sim_cycle_parition_util    = 220720
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9988
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     236.1468 GB/Sec
L2_BW_total  =       1.8726 GB/Sec
gpu_total_sim_rate=35382

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5386
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204378
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
281, 504, 280, 281, 280, 281, 295, 519, 311, 266, 266, 467, 296, 281, 266, 296, 191, 191, 570, 191, 321, 492, 336, 176, 176, 191, 191, 191, 362, 191, 191, 191, 191, 191, 176, 206, 425, 191, 191, 191, 191, 440, 176, 191, 191, 191, 191, 191, 191, 191, 191, 191, 206, 206, 176, 176, 191, 191, 191, 176, 191, 191, 191, 176, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 50956
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 44848
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1222
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108558	W0_Idle:932360	W0_Scoreboard:8625945	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 73454 
averagemflatency = 1283 
max_icnt2mem_latency = 73201 
max_icnt2sh_latency = 2002436 
mrq_lat_table:3742 	86 	134 	633 	65 	198 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32833 	3754 	292 	69 	27 	1811 	95 	66 	131 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23149 	780 	546 	1442 	9931 	915 	172 	127 	57 	27 	1810 	94 	66 	131 	315 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23944 	2814 	1708 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	72 	21 	25 	127 	52 	31 	34 	64 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10         6         9         8        16        16        16        16         7         6         5         6        12         4         8        12 
dram[1]:        12         8         8         8        16        16        16        16         9        10         6         8         8         8        16         8 
dram[2]:         6         2         8        12        16        15        17        16         8        10         4        10         8         6        10        20 
dram[3]:        10        10         9        10        16        16        16        18        12         8         6         5        10         8        10         4 
dram[4]:         8         6         9        10        16        16        17        16         7         8         6         8         8         6        10        10 
dram[5]:        18         6         9        10        16        16        17        16         9         6         8        12        12        22        12         8 
dram[6]:        12         8         9        10        16        16        16        16         8         7         8         6         8         4         8         8 
dram[7]:        12         8        10        12        16        16        16        16         8         9         8        10        10         4         4         2 
dram[8]:         2         8         9        10        16        16        16        16        11         6        10         8         8        14         1        12 
dram[9]:        16         6         9        16        16        16        16        16        12         6         8         6        10         8         3        22 
dram[10]:         6        14        12        10        16        16        17        16         6         9         6         4        18        22         2         8 
maximum service time to same row:
dram[0]:     59708     44022     51612      8769     46805     57079     52680     63757     46826     71329     41120     35211     66684     15965     37235     84416 
dram[1]:     53074     52766     48032     32384     72899     73121     38202     81871     46065     58309     53321     54187     33560     56161     47356     47111 
dram[2]:     60445     66290     52073     64806    100698    123468     47564     53286     55166     40477     41492     63270     58164     38203    102817     98188 
dram[3]:     95749     67588     77898     67298     78936     61786    102270     47311     36221     69949     69976     37697     47058     45603     41692     51654 
dram[4]:     55452     42251     47031     66715      9495     72260     14312     78473     62549     45166     43975     50942     42754     41492     31809     55154 
dram[5]:     58949     66033     53640     45792     75066    116574     33672     55730     38907     42400     42189     28792     62356     65247     46805     37312 
dram[6]:     71269     40275     65032     58838     89056     55448     51613     57998     53030     26900     40688     48492     49335     36432     51865     56065 
dram[7]:     59748     49082     62491     71528     53783     40226     51664    100211     66016     47434     48905     40959     49587     40480     37191     36683 
dram[8]:     46175     46046     77479     62274     86816     72934     70338     43263     58415     32857     44802     46398     41351     74140     50854     50786 
dram[9]:     59778     65025     55047     37191     66983     52877     15206    130080     83466     47166     42791     42786     64259     72405     81212     63355 
dram[10]:     44735     36664     56159     56254     57431    109719     72362     77439     29466     37309     50422     32180    100883     76802     63504     40251 
average row accesses per activate:
dram[0]:  3.777778  2.700000  4.250000 10.333333  4.333333  5.200000  5.250000  5.250000  2.666667  2.916667  2.545455  2.571429  2.875000  6.750000  2.818182  3.571429 
dram[1]:  4.142857  3.166667  8.000000  3.500000  5.500000  4.666667  4.750000  4.750000  2.428571  2.818182  1.900000  3.181818  4.400000  3.000000  4.500000  3.222222 
dram[2]:  3.000000  4.000000  3.555556  3.666667  5.250000  4.000000  5.000000  4.000000  3.555556  2.846154  1.913043  2.562500  2.300000  4.833333  4.200000  5.600000 
dram[3]:  7.666667  4.333333  5.666667  4.333333  4.800000  4.600000  9.000000  4.600000  2.769231  2.700000  2.250000  2.117647  3.444444  3.111111  3.625000  1.900000 
dram[4]:  2.363636  4.000000  6.600000  4.750000  9.000000  3.857143  9.500000  8.500000  2.384615  3.000000  2.400000  2.750000  2.125000  2.600000  3.375000  3.000000 
dram[5]:  5.000000  2.000000  3.400000  4.333333  4.166667  5.500000  9.000000  4.750000  2.636364  2.916667  2.333333  2.437500  5.250000  4.428571  2.875000  4.428571 
dram[6]:  4.800000  3.571429  3.300000  6.200000  5.500000  5.200000  4.200000  4.000000  2.333333  2.333333  2.263158  2.375000  2.500000  4.800000  3.222222  2.818182 
dram[7]:  3.857143  2.900000  4.300000  4.625000  4.600000  4.800000  5.000000  5.500000  3.714286  2.333333  2.818182  3.400000  2.777778  5.400000  2.333333  5.200000 
dram[8]:  4.000000  2.666667  4.222222  5.500000 10.000000  5.000000  6.333333  4.000000  3.750000  2.600000  3.000000  2.222222  5.600000  7.000000  5.750000  5.166667 
dram[9]:  3.666667  2.333333  4.000000  4.200000  3.428571  4.500000  8.500000  8.500000  2.666667  2.545455  2.411765  2.785714  2.571429  2.750000  5.400000  4.714286 
dram[10]:  5.400000  3.857143  5.666667  6.000000  4.000000  7.000000  6.333333  4.200000  3.500000  2.692308  2.105263  2.307692  5.000000  4.857143  6.666667  3.125000 
average row locality = 4954/1424 = 3.478933
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        11         2         3         0         0         6         7         6        10         9        13        11        10 
dram[1]:        12         8        11         8         1         2         0         0         7         7        10        10        10         6        11        12 
dram[2]:         9        12        10        10         1         2         1         0         7         9        13        13         8        12         9        13 
dram[3]:        11        11        11        13         3         2         0         2         9         4        10         8        12        11        11         5 
dram[4]:        10        10        11        13         0         3         1         0         5         7         8        10         6        10        11        11 
dram[5]:        12         5        10        13         3         1         1         0         6         7         7        12         9        13         9        12 
dram[6]:        11        11         9         9         1         3         0         0         6         5        12        10        10        10         9        12 
dram[7]:        12        12        12        12         2         3         0         0         4         8         9        10         9        10         9        11 
dram[8]:        10         8        12        11         2         1         0         0         7         4         8         9        15        13        10        14 
dram[9]:        14         8        13        14         2         1         0         0         3         5        11        12        13        12        11        13 
dram[10]:        11        11        10        12         1         2         1         0         8         7        13         7        11        15         8        10 
total reads: 1348
min_bank_accesses = 0!
chip skew: 132/115 = 1.15
average mf latency per bank:
dram[0]:       6680     11055     14189      7000     25178     17557     15741     15981      7413      7789      5534      2926      4102       523     14876      6902
dram[1]:       8692     11408     11286     14245     25295     28735     10478     11642      8866      8569      6872      4945      6129      9279     11553     10842
dram[2]:      10655     10445     13608     12357     20711     21901      9209     14069      3849      6111      4319      4514      5956      8386      4849      5622
dram[3]:       3503      8884      7557     10201     21024     20605     12233     12650      6587      5119      3475      8848      8991     14839     12637     18244
dram[4]:       9908      7342     11624     12313     24556     22266      4162      8348     11344      4078      8249       967      9459     10788      7684     13390
dram[5]:      11218     17207     15923     12608     18230     22042      6625     14512      3343      8089     14683      5875     10699      5316      6218     10512
dram[6]:       3431      8723     13858      9852     22848     19564     14455     13838      9550      3491      7736      6970      9633      7593      8915      7005
dram[7]:       4080      6066     17455     10864     22186     18672     16334     12092      5160      3742      1818      1975     11366     11912     16028      4770
dram[8]:       6998     18916     10426     10271     16992     22017     12006     13545      1619      9225      2193     12870     14417      5564      3301      3772
dram[9]:       7654     10697     12845     13813     23759     30374      5022      8573      1792      4336      5686      3398     13393      3989      2185      7665
dram[10]:       8410      8164     12392     10431     24204     19486      7765     20930      6236      8136      2493      6318      6852      6794      9051      6149
maximum mf latency per bank:
dram[0]:      72946     72175     72189      6372     72682     36508     72682     72948     73441     73440     71922     41042     52370      2744     73440     73440
dram[1]:      73187     73441     70196     72693     73194     73199     71919     73453     72947     73440     72694     72693     72682     73199     72693     72681
dram[2]:      72693     71932     72694     73199     72680     73187     72172     72682     72174     72694     73186     72946     50845     72427     72935     73186
dram[3]:      72682     72935      9394     72680     72946     72429     72681     72934     72693     73199     72424     72439     73440     73201     73440     72934
dram[4]:      72681     72172     71680     73199     72668     73199      3311     71665     72695     37503     72677     11962     73454     73440     73440     73440
dram[5]:      73452     72681     72932     72694     73452     73201     47587     72428     35266     73440     73453     72694     73440     73440     72428     71934
dram[6]:      72428     72694     72692     23209     72441     72933     72694     72694     72567     48846     73440     72690     73453     71921     73453     71923
dram[7]:      72681     72188     72681     72933     72668     71921     72681     72935     72428     50094     31258     40543     72934     71801     72693     61874
dram[8]:      71923     73175     72941     72946      6402     72942     72693     72428       502     72428     31495     73440     43053     73440     59137     72933
dram[9]:      73188     73201     72681     72944     72947     73182     11708     73188       606     46565     72933     72428     73452     73439     27488     73440
dram[10]:      70435     72681     73184     72694     72428     73447     71921     72681     72188     49086     73440     73438     73187     73453     71909     72694
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414921 n_nop=413214 n_act=129 n_pre=113 n_req=457 n_rd=1344 n_write=121 bw_util=0.007062
n_activity=9986 dram_eff=0.2934
bk0: 84a 414418i bk1: 68a 414459i bk2: 96a 414461i bk3: 80a 414553i bk4: 96a 414572i bk5: 92a 414484i bk6: 84a 414668i bk7: 84a 414555i bk8: 104a 414236i bk9: 112a 414215i bk10: 88a 414468i bk11: 104a 414323i bk12: 56a 414547i bk13: 56a 414605i bk14: 80a 414419i bk15: 60a 414555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0115154
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414921 n_nop=413326 n_act=124 n_pre=108 n_req=427 n_rd=1248 n_write=115 bw_util=0.00657
n_activity=9278 dram_eff=0.2938
bk0: 68a 414519i bk1: 44a 414624i bk2: 84a 414568i bk3: 80a 414480i bk4: 84a 414619i bk5: 104a 414431i bk6: 76a 414680i bk7: 76a 414560i bk8: 108a 414200i bk9: 96a 414203i bk10: 112a 414175i bk11: 100a 414383i bk12: 48a 414616i bk13: 36a 414682i bk14: 64a 414566i bk15: 68a 414477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0110407
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414921 n_nop=413232 n_act=138 n_pre=122 n_req=454 n_rd=1300 n_write=129 bw_util=0.006888
n_activity=10176 dram_eff=0.2809
bk0: 48a 414607i bk1: 64a 414549i bk2: 88a 414465i bk3: 92a 414406i bk4: 80a 414625i bk5: 88a 414447i bk6: 76a 414669i bk7: 80a 414518i bk8: 100a 414240i bk9: 112a 414113i bk10: 124a 414062i bk11: 112a 414215i bk12: 60a 414485i bk13: 68a 414529i bk14: 48a 414625i bk15: 60a 414583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0109418
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414921 n_nop=413232 n_act=133 n_pre=117 n_req=452 n_rd=1316 n_write=123 bw_util=0.006936
n_activity=9988 dram_eff=0.2881
bk0: 48a 414657i bk1: 60a 414564i bk2: 92a 414519i bk3: 104a 414379i bk4: 84a 414579i bk5: 84a 414476i bk6: 72a 414736i bk7: 84a 414512i bk8: 108a 414232i bk9: 92a 414343i bk10: 104a 414281i bk11: 112a 414233i bk12: 76a 414437i bk13: 68a 414477i bk14: 72a 414481i bk15: 56a 414535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00848113
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414921 n_nop=413271 n_act=131 n_pre=115 n_req=438 n_rd=1288 n_write=116 bw_util=0.006768
n_activity=9661 dram_eff=0.2907
bk0: 64a 414452i bk1: 56a 414566i bk2: 88a 414544i bk3: 100a 414382i bk4: 72a 414712i bk5: 96a 414419i bk6: 72a 414724i bk7: 68a 414641i bk8: 104a 414215i bk9: 104a 414267i bk10: 112a 414299i bk11: 92a 414382i bk12: 44a 414596i bk13: 64a 414476i bk14: 64a 414506i bk15: 88a 414386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00937046
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414921 n_nop=413261 n_act=128 n_pre=112 n_req=445 n_rd=1300 n_write=120 bw_util=0.006845
n_activity=9738 dram_eff=0.2916
bk0: 72a 414543i bk1: 36a 414661i bk2: 96a 414419i bk3: 104a 414343i bk4: 88a 414542i bk5: 84a 414516i bk6: 68a 414722i bk7: 76a 414583i bk8: 92a 414297i bk9: 112a 414210i bk10: 112a 414319i bk11: 108a 414224i bk12: 48a 414638i bk13: 72a 414490i bk14: 56a 414542i bk15: 76a 414507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00972956
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414921 n_nop=413185 n_act=143 n_pre=127 n_req=455 n_rd=1348 n_write=118 bw_util=0.007066
n_activity=10206 dram_eff=0.2873
bk0: 52a 414610i bk1: 56a 414565i bk2: 96a 414438i bk3: 88a 414504i bk4: 84a 414621i bk5: 92a 414482i bk6: 84a 414639i bk7: 80a 414507i bk8: 116a 414158i bk9: 92a 414249i bk10: 124a 414143i bk11: 112a 414236i bk12: 60a 414477i bk13: 56a 414600i bk14: 80a 414485i bk15: 76a 414348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.010737
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414921 n_nop=413224 n_act=127 n_pre=111 n_req=457 n_rd=1336 n_write=123 bw_util=0.007033
n_activity=9815 dram_eff=0.2973
bk0: 60a 414528i bk1: 68a 414464i bk2: 124a 414336i bk3: 100a 414390i bk4: 84a 414602i bk5: 84a 414492i bk6: 80a 414640i bk7: 88a 414525i bk8: 88a 414389i bk9: 108a 414118i bk10: 88a 414431i bk11: 96a 414410i bk12: 64a 414509i bk13: 68a 414581i bk14: 76a 414421i bk15: 60a 414586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00985971
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414921 n_nop=413355 n_act=109 n_pre=93 n_req=434 n_rd=1240 n_write=124 bw_util=0.006575
n_activity=8860 dram_eff=0.3079
bk0: 56a 414593i bk1: 64a 414530i bk2: 104a 414391i bk3: 88a 414470i bk4: 72a 414688i bk5: 76a 414548i bk6: 76a 414703i bk7: 80a 414510i bk8: 92a 414340i bk9: 88a 414314i bk10: 88a 414463i bk11: 124a 414200i bk12: 52a 414590i bk13: 60a 414591i bk14: 52a 414639i bk15: 68a 414531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00928851
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414921 n_nop=413117 n_act=144 n_pre=128 n_req=482 n_rd=1400 n_write=132 bw_util=0.007385
n_activity=10519 dram_eff=0.2913
bk0: 76a 414440i bk1: 52a 414555i bk2: 108a 414369i bk3: 112a 414286i bk4: 88a 414532i bk5: 104a 414428i bk6: 68a 414710i bk7: 68a 414598i bk8: 84a 414360i bk9: 92a 414263i bk10: 120a 414151i bk11: 108a 414263i bk12: 92a 414294i bk13: 84a 414342i bk14: 64a 414566i bk15: 80a 414493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0109418
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414921 n_nop=413268 n_act=119 n_pre=103 n_req=453 n_rd=1304 n_write=127 bw_util=0.006898
n_activity=9459 dram_eff=0.3026
bk0: 64a 414574i bk1: 64a 414542i bk2: 96a 414502i bk3: 96a 414466i bk4: 92a 414579i bk5: 76a 414567i bk6: 72a 414692i bk7: 84a 414516i bk8: 108a 414208i bk9: 112a 414149i bk10: 108a 414181i bk11: 92a 414377i bk12: 56a 414563i bk13: 76a 414463i bk14: 48a 414678i bk15: 60a 414534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0119203

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 172, Miss_rate = 0.097, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[1]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[6]: Access = 1741, Miss = 164, Miss_rate = 0.094, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[7]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[8]: Access = 1656, Miss = 155, Miss_rate = 0.094, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[9]: Access = 1725, Miss = 167, Miss_rate = 0.097, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 1597, Miss = 158, Miss_rate = 0.099, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[11]: Access = 1796, Miss = 167, Miss_rate = 0.093, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[12]: Access = 1958, Miss = 174, Miss_rate = 0.089, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 1750, Miss = 163, Miss_rate = 0.093, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 1807, Miss = 166, Miss_rate = 0.092, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 1739, Miss = 168, Miss_rate = 0.097, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 3047, Miss = 148, Miss_rate = 0.049, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 1774, Miss = 162, Miss_rate = 0.091, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 1707, Miss = 175, Miss_rate = 0.103, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 1793, Miss = 175, Miss_rate = 0.098, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3113
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2987
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9453
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.9985
	minimum = 6
	maximum = 498
Network latency average = 35.9897
	minimum = 6
	maximum = 332
Slowest packet = 68285
Flit latency average = 43.7521
	minimum = 6
	maximum = 331
Slowest flit = 110997
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0498466
	minimum = 0.0379839 (at node 12)
	maximum = 0.264244 (at node 44)
Accepted packet rate average = 0.0498466
	minimum = 0.0379839 (at node 12)
	maximum = 0.264244 (at node 44)
Injected flit rate average = 0.0747699
	minimum = 0.0591673 (at node 32)
	maximum = 0.281775 (at node 44)
Accepted flit rate average= 0.0747699
	minimum = 0.0496713 (at node 12)
	maximum = 0.510957 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4056 (8 samples)
	minimum = 6 (8 samples)
	maximum = 142.125 (8 samples)
Network latency average = 14.8367 (8 samples)
	minimum = 6 (8 samples)
	maximum = 100.375 (8 samples)
Flit latency average = 15.468 (8 samples)
	minimum = 6 (8 samples)
	maximum = 99.5 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0193876 (8 samples)
	minimum = 0.014047 (8 samples)
	maximum = 0.0630416 (8 samples)
Accepted packet rate average = 0.0193876 (8 samples)
	minimum = 0.014047 (8 samples)
	maximum = 0.0630416 (8 samples)
Injected flit rate average = 0.0291917 (8 samples)
	minimum = 0.0177676 (8 samples)
	maximum = 0.0809897 (8 samples)
Accepted flit rate average = 0.0291917 (8 samples)
	minimum = 0.0209619 (8 samples)
	maximum = 0.114416 (8 samples)
Injected packet size average = 1.50569 (8 samples)
Accepted packet size average = 1.50569 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 29 sec (269 sec)
gpgpu_simulation_rate = 35382 (inst/sec)
gpgpu_simulation_rate = 7444 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 384090
gpu_sim_insn = 1536501
gpu_ipc =       4.0004
gpu_tot_sim_cycle = 2609185
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       4.2367
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 262
gpu_stall_icnt2sh    = 7811
partiton_reqs_in_parallel = 8449980
partiton_reqs_in_parallel_total    = 4915836
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.1226
partiton_reqs_in_parallel_util = 8449980
partiton_reqs_in_parallel_util_total    = 4915836
gpu_sim_cycle_parition_util = 384090
gpu_tot_sim_cycle_parition_util    = 223459
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9996
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      19.3803 GB/Sec
L2_BW_total  =       4.2901 GB/Sec
gpu_total_sim_rate=9637

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5386
	L1I_total_cache_miss_rate = 0.0155
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342554
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
498, 1155, 508, 669, 797, 550, 575, 855, 739, 597, 668, 683, 814, 854, 628, 684, 448, 214, 593, 463, 344, 723, 570, 396, 344, 214, 214, 214, 607, 422, 489, 358, 359, 384, 199, 478, 448, 214, 567, 411, 448, 712, 526, 214, 333, 421, 214, 358, 214, 500, 280, 214, 229, 426, 199, 407, 214, 214, 384, 199, 604, 214, 463, 199, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 64974
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 58865
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1223
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:115506	W0_Idle:1156209	W0_Scoreboard:29160667	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 219 
maxdqlatency = 0 
maxmflatency = 269121 
averagemflatency = 3129 
max_icnt2mem_latency = 268869 
max_icnt2sh_latency = 2608816 
mrq_lat_table:7088 	105 	155 	1116 	307 	423 	314 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	108056 	4151 	295 	79 	58 	1880 	229 	311 	634 	1332 	902 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	97678 	1197 	587 	1442 	10564 	915 	173 	131 	67 	59 	1881 	227 	310 	633 	1330 	901 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	79387 	3394 	1725 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	22494 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	147 	96 	147 	364 	208 	69 	66 	91 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         8        14        22        16        16        16        16         7         6        14         8        12        21         8        12 
dram[1]:        12         8        14         8        16        16        16        16         9        10         8        12        10        12        16         8 
dram[2]:         6        19        12        12        16        15        17        16         8        10         6        10        12        16        10        20 
dram[3]:        12        10        16        10        16        16        16        18        12         8         8        22        10         8        10         6 
dram[4]:         8        10        20        10        16        16        17        16        10         8         6         8        18         8        10        10 
dram[5]:        18         7         9        10        16        16        17        16         9         6         8        12        12        22        14        12 
dram[6]:        12         8         9        28        16        16        16        16         8        12         8         6        10        16         8         8 
dram[7]:        12        10        12        12        16        16        16        16        10         9         8        10        10        16         8        20 
dram[8]:        16         8         9        10        16        16        16        16        11         6        10        10        12        14        20        12 
dram[9]:        16         7         9        16        16        16        16        16        12         7         8         6        10         8        20        22 
dram[10]:        24        14        12        10        16        16        17        16        14         9         6        10        18        22        16         8 
maximum service time to same row:
dram[0]:     92881     92061     97609     55660     83440     95590    126218     93356     91586     82731     84247     73370     95887     59201     54832     84416 
dram[1]:    109548     60973     74669     73052     72899     73121     99905     81871     60481    104505     60150    113822     88577    116143    114102    106394 
dram[2]:     60467     90827    151800    131384    195450    123468    116101    143204    114333    115852     56668    121640     68816     98823    102817     98448 
dram[3]:     95749     67588     90827    122705     78936    111569    102270     73249     62491    110258    103444     77414     76026     85714    103224     90227 
dram[4]:     91638     87472     61933     74638    118638    151260    141120     88045     89028     96124     91590    102975     55657     56921     61480     93104 
dram[5]:     74688     66033     94115     45792     75066    116574    136638     63503     72986    137816    110033     68848     67802     72815     66193     76857 
dram[6]:     82224     70273     65032     58838     97152    103224    104994    131628     72132     93077    106005     74380     61176     94370     88715     97620 
dram[7]:     72642     50337     93357     71528    129002    168218     90321    100211     82984     69575    123030    100476     65733     76030    147995     74479 
dram[8]:     74631     47276    114847     88803    170686    170687    144919     84502     70081     37076     91823     52925    103482     74140     63757     60720 
dram[9]:     61928    113850     55047    112540     85768    113850    104182    130080     96070    107750     51932     92600     94161     90622     81212    109549 
dram[10]:     96140     95887     78603    108938     96899    130925    126981     84429     88371    143633     62753     74635    102971     99426    100191     76658 
average row accesses per activate:
dram[0]:  2.666667  2.571429  3.529412  3.500000  3.153846  3.909091  3.400000  3.545455  2.280000  2.440000  2.958333  2.777778  2.636364  3.222222  2.500000  2.461539 
dram[1]:  3.470588  3.105263  3.105263  3.150000  3.307692  3.538461  3.444444  3.400000  2.285714  2.217391  2.193548  3.555556  3.166667  2.904762  2.826087  3.533333 
dram[2]:  2.458333  3.500000  3.000000  3.117647  3.083333  3.000000  3.166667  3.666667  3.277778  2.650000  2.258065  2.583333  2.565217  2.909091  2.416667  3.111111 
dram[3]:  2.894737  3.562500  4.000000  3.473684  4.000000  2.692308  3.300000  3.545455  2.333333  2.500000  2.423077  2.739130  2.636364  2.137931  2.904762  2.000000 
dram[4]:  2.178571  2.947368  3.333333  3.333333  4.000000  3.307692  5.200000  3.888889  2.545455  3.000000  2.448276  2.560000  3.173913  2.760000  2.480000  2.461539 
dram[5]:  3.105263  2.407408  3.047619  3.263158  3.000000  3.384615  5.000000  3.090909  2.409091  2.944444  2.653846  2.275862  2.761905  3.166667  3.150000  2.560000 
dram[6]:  3.500000  2.789474  2.695652  5.250000  3.230769  3.900000  3.000000  3.000000  2.360000  2.941176  2.058824  2.444444  2.681818  3.750000  2.840000  2.307692 
dram[7]:  2.850000  2.520000  3.136364  3.157895  3.090909  3.545455  3.300000  4.000000  3.800000  2.500000  2.727273  2.952381  2.541667  3.294118  2.192308  3.058824 
dram[8]:  2.772727  2.615385  2.714286  3.750000  3.300000  3.166667  5.000000  3.363636  3.312500  2.888889  2.869565  2.428571  4.357143  3.647059  3.062500  2.700000 
dram[9]:  2.818182  2.521739  3.666667  3.333333  2.647059  3.000000  3.363636  3.250000  2.944444  3.055556  2.629630  2.625000  2.565217  2.307692  3.277778  2.520000 
dram[10]:  4.500000  3.666667  3.823529  3.647059  3.076923  3.875000  3.500000  3.272727  3.000000  2.650000  2.200000  2.739130  3.095238  3.937500  2.826087  2.571429 
average row locality = 9625/3315 = 2.903469
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        10        10        17        16        16        17        16        16 
dram[1]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[2]:        16        17        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[3]:        16        16        16        16         3         3         0         2        11         9        16        16        16        16        16        16 
dram[4]:        16        16        16        16         2         3         1         0        10        10        16        16        16        16        16        16 
dram[5]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[6]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[7]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        15 
dram[8]:        16        15        16        16         3         3         0         0        10        10        16        16        22        16        16        16 
dram[9]:        16        16        16        16         3         3         0         0        10        12        16        16        16        16        16        16 
dram[10]:        16        15        16        16         2         2         1         0        11        11        16        16        17        16        16        16 
total reads: 2061
min_bank_accesses = 0!
chip skew: 191/185 = 1.03
average mf latency per bank:
dram[0]:      28633     24757     30191     28686     41154     32972     55462     54458     32637     37292     41712     32665     36963     48595     38532     43858
dram[1]:      40703     32432     26958     29131     37538     45339     59929     39732     20714     27889     35388     38221     47460     46337     44762     41913
dram[2]:      34329     33019     27534     19943     36605     39935     41161     51702     48552     43486     39593     32398     46828     55198     46657     39980
dram[3]:      28478     39551     28757     29834     40419     29639     54889     47865     36453     12095     39830     31534     43695     44694     44231     41961
dram[4]:      30270     30209     29690     33508     49353     37595     39787     63872     28229     41124     43139     30847     65450     52145     49508     47032
dram[5]:      39829     36712     29303     29496     48158     32638     44856     64244     32435     30553     36759     29102     40257     43730     50262     52834
dram[6]:      24810     20452     22773     24947     37535     48261     39063     34233     35221     37321     43931     30214     53673     55659     40975     44156
dram[7]:      31275     35130     30544     22537     36188     44410     51012     48489     39475     43098     30832     29306     34473     46877     35472     33341
dram[8]:      29817     38167     24854     26412     30747     38200     58522     60467     30840     43473     29094     33718     48902     45980     28653     36243
dram[9]:      36907     31815     32306     26947     44308     44062     62491     42807     37604     39394     47627     33231     35263     39684     50721     39108
dram[10]:      40282     35985     23839     23738     41668     37419     48095     63613     44258     28883     40482     41312     42873     52200     47318     36373
maximum mf latency per bank:
dram[0]:     122980    144399    165496    165554    146914    124470    197000    196838    199390    197054    240277    199539    199421    240316    199416    199407
dram[1]:     156264    156528    129365    130490    124474    168369    197068    197042    197009    196983    199482    199513    240337    240265    240264    240250
dram[2]:     157538    122728    165497    124483    168367    168332    196886    196874    197065    197097    199521    199548    269121    240324    240269    199470
dram[3]:     150716    122926    157276    133268    124496    124386    197009    197006    197029     93609    240293    240280    240298    239958    199503    240298
dram[4]:     174762    154241    124474    169056    168369    168375    168430    196990    199371    199252    240305    240306    240324    240342    240294    199576
dram[5]:     158537    141605    125690    124433    168380    168387    196730    197023    199470    197002    199453    240298    240308    240287    199519    240302
dram[6]:     147926    122987    124450    124344    168369    168381    196814    197067    239102    197015    240286    240293    199498    240310    199514    199609
dram[7]:     148683    149190    124359    124484    168388    168392    196849    197009    199385    197088    239103    199475    199421    240284    199419    199431
dram[8]:     174765    137069    165550    154748    168400    168407    197031    197057    199308    197065    199456    240285    240301    199509    199499    240272
dram[9]:     123008    134292    155759    151967    168366    168400    197005    196910    197054    199392    199527    240283    199398    240295    199512    240278
dram[10]:     174753    157034    124490    153750    145650    124496    197014    197042    239099    199192    240299    240268    240298    240309    199547    199436
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1128118 n_nop=1124456 n_act=317 n_pre=301 n_req=902 n_rd=2856 n_write=188 bw_util=0.005397
n_activity=20926 dram_eff=0.2909
bk0: 192a 1126720i bk1: 152a 1126864i bk2: 176a 1127036i bk3: 188a 1126913i bk4: 152a 1127407i bk5: 160a 1127320i bk6: 136a 1127510i bk7: 156a 1127345i bk8: 188a 1126928i bk9: 204a 1126840i bk10: 216a 1126966i bk11: 236a 1126799i bk12: 168a 1127015i bk13: 164a 1126926i bk14: 176a 1126852i bk15: 192a 1126634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0119048
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1128118 n_nop=1124671 n_act=290 n_pre=274 n_req=861 n_rd=2696 n_write=187 bw_util=0.005111
n_activity=19637 dram_eff=0.2936
bk0: 172a 1126915i bk1: 172a 1126810i bk2: 172a 1127083i bk3: 188a 1126846i bk4: 160a 1127370i bk5: 172a 1127237i bk6: 124a 1127503i bk7: 136a 1127371i bk8: 152a 1127103i bk9: 160a 1126915i bk10: 208a 1126861i bk11: 192a 1126982i bk12: 164a 1127019i bk13: 180a 1126824i bk14: 196a 1126765i bk15: 148a 1127021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0135775
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1128118 n_nop=1124580 n_act=309 n_pre=293 n_req=875 n_rd=2748 n_write=188 bw_util=0.005205
n_activity=20138 dram_eff=0.2916
bk0: 172a 1126899i bk1: 184a 1126938i bk2: 200a 1127060i bk3: 148a 1127186i bk4: 136a 1127421i bk5: 168a 1127158i bk6: 148a 1127380i bk7: 132a 1127283i bk8: 196a 1126918i bk9: 172a 1126850i bk10: 216a 1126798i bk11: 184a 1126860i bk12: 172a 1126808i bk13: 192a 1126732i bk14: 168a 1126831i bk15: 160a 1126950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0125537
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1128118 n_nop=1124594 n_act=312 n_pre=296 n_req=870 n_rd=2728 n_write=188 bw_util=0.00517
n_activity=20420 dram_eff=0.2856
bk0: 156a 1126932i bk1: 164a 1126910i bk2: 192a 1126934i bk3: 200a 1126926i bk4: 164a 1127396i bk5: 128a 1127285i bk6: 132a 1127508i bk7: 148a 1127271i bk8: 180a 1126957i bk9: 164a 1127138i bk10: 188a 1126954i bk11: 188a 1126973i bk12: 168a 1126917i bk13: 184a 1126693i bk14: 180a 1126808i bk15: 192a 1126570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0112178
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1128118 n_nop=1124476 n_act=314 n_pre=298 n_req=897 n_rd=2844 n_write=186 bw_util=0.005372
n_activity=20189 dram_eff=0.3002
bk0: 180a 1126600i bk1: 160a 1126787i bk2: 176a 1126944i bk3: 176a 1126983i bk4: 152a 1127455i bk5: 160a 1127080i bk6: 100a 1127576i bk7: 140a 1127336i bk8: 184a 1126895i bk9: 188a 1126992i bk10: 220a 1126842i bk11: 192a 1126836i bk12: 228a 1126770i bk13: 212a 1126552i bk14: 184a 1126645i bk15: 192a 1126591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0165018
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1128118 n_nop=1124523 n_act=310 n_pre=294 n_req=888 n_rd=2804 n_write=187 bw_util=0.005303
n_activity=20399 dram_eff=0.2932
bk0: 172a 1126927i bk1: 196a 1126642i bk2: 192a 1126786i bk3: 184a 1126743i bk4: 156a 1127322i bk5: 164a 1127192i bk6: 136a 1127546i bk7: 136a 1127328i bk8: 172a 1127025i bk9: 172a 1127093i bk10: 212a 1126939i bk11: 200a 1126821i bk12: 168a 1127000i bk13: 164a 1126975i bk14: 188a 1126930i bk15: 192a 1126760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0122815
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1128118 n_nop=1124574 n_act=307 n_pre=291 n_req=876 n_rd=2760 n_write=186 bw_util=0.005223
n_activity=19819 dram_eff=0.2973
bk0: 160a 1126965i bk1: 148a 1126900i bk2: 184a 1127064i bk3: 188a 1127095i bk4: 156a 1127383i bk5: 144a 1127368i bk6: 132a 1127478i bk7: 132a 1127345i bk8: 196a 1126940i bk9: 160a 1127104i bk10: 216a 1126690i bk11: 200a 1126854i bk12: 172a 1126871i bk13: 176a 1126890i bk14: 220a 1126676i bk15: 176a 1126632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0121831
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1128118 n_nop=1124685 n_act=292 n_pre=276 n_req=855 n_rd=2680 n_write=185 bw_util=0.005079
n_activity=19437 dram_eff=0.2948
bk0: 164a 1126978i bk1: 188a 1126757i bk2: 212a 1126768i bk3: 176a 1126992i bk4: 124a 1127532i bk5: 144a 1127372i bk6: 132a 1127504i bk7: 160a 1127341i bk8: 188a 1127138i bk9: 180a 1126893i bk10: 176a 1127085i bk11: 184a 1127025i bk12: 180a 1126964i bk13: 160a 1127041i bk14: 164a 1126844i bk15: 148a 1127056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00993779
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1128118 n_nop=1124759 n_act=276 n_pre=260 n_req=849 n_rd=2632 n_write=191 bw_util=0.005005
n_activity=18740 dram_eff=0.3013
bk0: 180a 1126917i bk1: 212a 1126735i bk2: 164a 1126882i bk3: 176a 1126922i bk4: 120a 1127532i bk5: 140a 1127321i bk6: 120a 1127659i bk7: 148a 1127264i bk8: 172a 1127051i bk9: 168a 1126985i bk10: 200a 1126969i bk11: 208a 1126795i bk12: 156a 1127209i bk13: 184a 1127008i bk14: 132a 1127106i bk15: 152a 1127088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00964881
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1128118 n_nop=1124520 n_act=313 n_pre=297 n_req=888 n_rd=2800 n_write=188 bw_util=0.005297
n_activity=20194 dram_eff=0.2959
bk0: 184a 1126848i bk1: 168a 1126787i bk2: 200a 1126871i bk3: 176a 1127009i bk4: 168a 1127287i bk5: 192a 1127056i bk6: 148a 1127334i bk7: 104a 1127347i bk8: 172a 1127016i bk9: 172a 1126929i bk10: 220a 1126742i bk11: 188a 1126805i bk12: 172a 1126981i bk13: 176a 1126839i bk14: 172a 1126991i bk15: 188a 1126751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0122797
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1128118 n_nop=1124687 n_act=276 n_pre=260 n_req=864 n_rd=2708 n_write=187 bw_util=0.005132
n_activity=18966 dram_eff=0.3053
bk0: 152a 1127028i bk1: 160a 1126918i bk2: 196a 1126897i bk3: 184a 1126841i bk4: 152a 1127389i bk5: 116a 1127447i bk6: 136a 1127437i bk7: 144a 1127235i bk8: 184a 1126964i bk9: 168a 1127002i bk10: 200a 1126852i bk11: 188a 1126921i bk12: 192a 1126865i bk13: 188a 1126902i bk14: 196a 1126747i bk15: 152a 1126823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0162607

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5342, Miss = 351, Miss_rate = 0.066, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[1]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[6]: Access = 5374, Miss = 340, Miss_rate = 0.063, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[8]: Access = 5348, Miss = 356, Miss_rate = 0.067, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[9]: Access = 5322, Miss = 355, Miss_rate = 0.067, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 5194, Miss = 349, Miss_rate = 0.067, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[11]: Access = 5547, Miss = 352, Miss_rate = 0.063, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[12]: Access = 5525, Miss = 359, Miss_rate = 0.065, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 5168, Miss = 331, Miss_rate = 0.064, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 5291, Miss = 335, Miss_rate = 0.063, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 5229, Miss = 335, Miss_rate = 0.064, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 6308, Miss = 311, Miss_rate = 0.049, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 5449, Miss = 347, Miss_rate = 0.064, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 5419, Miss = 359, Miss_rate = 0.066, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 5304, Miss = 341, Miss_rate = 0.064, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3116
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2987
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31234
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.16995
	minimum = 6
	maximum = 46
Network latency average = 7.15281
	minimum = 6
	maximum = 44
Slowest packet = 155240
Flit latency average = 6.56742
	minimum = 6
	maximum = 44
Slowest flit = 238808
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00408936
	minimum = 0.00248901 (at node 9)
	maximum = 0.00488298 (at node 39)
Accepted packet rate average = 0.00408936
	minimum = 0.00248901 (at node 9)
	maximum = 0.00488298 (at node 39)
Injected flit rate average = 0.006427
	minimum = 0.00317895 (at node 9)
	maximum = 0.00917496 (at node 39)
Accepted flit rate average= 0.006427
	minimum = 0.00450416 (at node 9)
	maximum = 0.00858916 (at node 21)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.8238 (9 samples)
	minimum = 6 (9 samples)
	maximum = 131.444 (9 samples)
Network latency average = 13.983 (9 samples)
	minimum = 6 (9 samples)
	maximum = 94.1111 (9 samples)
Flit latency average = 14.4791 (9 samples)
	minimum = 6 (9 samples)
	maximum = 93.3333 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0176878 (9 samples)
	minimum = 0.0127628 (9 samples)
	maximum = 0.0565795 (9 samples)
Accepted packet rate average = 0.0176878 (9 samples)
	minimum = 0.0127628 (9 samples)
	maximum = 0.0565795 (9 samples)
Injected flit rate average = 0.0266623 (9 samples)
	minimum = 0.0161466 (9 samples)
	maximum = 0.0730103 (9 samples)
Accepted flit rate average = 0.0266623 (9 samples)
	minimum = 0.0191333 (9 samples)
	maximum = 0.102657 (9 samples)
Injected packet size average = 1.50739 (9 samples)
Accepted packet size average = 1.50739 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 7 sec (1147 sec)
gpgpu_simulation_rate = 9637 (inst/sec)
gpgpu_simulation_rate = 2274 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4224
gpu_sim_insn = 1211812
gpu_ipc =     286.8873
gpu_tot_sim_cycle = 2835559
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       4.3259
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 262
gpu_stall_icnt2sh    = 7815
partiton_reqs_in_parallel = 92928
partiton_reqs_in_parallel_total    = 13365816
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7464
partiton_reqs_in_parallel_util = 92928
partiton_reqs_in_parallel_util_total    = 13365816
gpu_sim_cycle_parition_util = 4224
gpu_tot_sim_cycle_parition_util    = 607549
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9996
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     228.1638 GB/Sec
L2_BW_total  =       4.2875 GB/Sec
gpu_total_sim_rate=10547

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5386
	L1I_total_cache_miss_rate = 0.0142
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
570, 1227, 580, 741, 869, 622, 647, 927, 811, 669, 740, 755, 886, 926, 700, 756, 484, 250, 629, 499, 380, 759, 606, 432, 380, 250, 250, 250, 643, 458, 525, 394, 395, 420, 235, 514, 484, 250, 603, 447, 484, 748, 562, 250, 369, 457, 250, 394, 250, 536, 316, 250, 265, 462, 235, 443, 250, 250, 420, 235, 640, 250, 499, 235, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 142507
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 136369
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1252
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:232070	W0_Idle:1207655	W0_Scoreboard:29172505	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 219 
maxdqlatency = 0 
maxmflatency = 269121 
averagemflatency = 2904 
max_icnt2mem_latency = 268869 
max_icnt2sh_latency = 2835558 
mrq_lat_table:7088 	105 	155 	1116 	307 	423 	314 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	117144 	5224 	301 	80 	58 	1880 	229 	311 	634 	1332 	902 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	99462 	1651 	901 	3158 	15179 	2191 	175 	138 	67 	59 	1881 	227 	310 	633 	1330 	901 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	81100 	3726 	1728 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	30614 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	156 	96 	147 	364 	208 	69 	66 	91 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         8        14        22        16        16        16        16         7         6        14         8        12        21         8        12 
dram[1]:        12         8        14         8        16        16        16        16         9        10         8        12        10        12        16         8 
dram[2]:         6        19        12        12        16        15        17        16         8        10         6        10        12        16        10        20 
dram[3]:        12        10        16        10        16        16        16        18        12         8         8        22        10         8        10         6 
dram[4]:         8        10        20        10        16        16        17        16        10         8         6         8        18         8        10        10 
dram[5]:        18         7         9        10        16        16        17        16         9         6         8        12        12        22        14        12 
dram[6]:        12         8         9        28        16        16        16        16         8        12         8         6        10        16         8         8 
dram[7]:        12        10        12        12        16        16        16        16        10         9         8        10        10        16         8        20 
dram[8]:        16         8         9        10        16        16        16        16        11         6        10        10        12        14        20        12 
dram[9]:        16         7         9        16        16        16        16        16        12         7         8         6        10         8        20        22 
dram[10]:        24        14        12        10        16        16        17        16        14         9         6        10        18        22        16         8 
maximum service time to same row:
dram[0]:     92881     92061     97609     55660     83440     95590    126218     93356     91586     82731     84247     73370     95887     59201     54832     84416 
dram[1]:    109548     60973     74669     73052     72899     73121     99905     81871     60481    104505     60150    113822     88577    116143    114102    106394 
dram[2]:     60467     90827    151800    131384    195450    123468    116101    143204    114333    115852     56668    121640     68816     98823    102817     98448 
dram[3]:     95749     67588     90827    122705     78936    111569    102270     73249     62491    110258    103444     77414     76026     85714    103224     90227 
dram[4]:     91638     87472     61933     74638    118638    151260    141120     88045     89028     96124     91590    102975     55657     56921     61480     93104 
dram[5]:     74688     66033     94115     45792     75066    116574    136638     63503     72986    137816    110033     68848     67802     72815     66193     76857 
dram[6]:     82224     70273     65032     58838     97152    103224    104994    131628     72132     93077    106005     74380     61176     94370     88715     97620 
dram[7]:     72642     50337     93357     71528    129002    168218     90321    100211     82984     69575    123030    100476     65733     76030    147995     74479 
dram[8]:     74631     47276    114847     88803    170686    170687    144919     84502     70081     37076     91823     52925    103482     74140     63757     60720 
dram[9]:     61928    113850     55047    112540     85768    113850    104182    130080     96070    107750     51932     92600     94161     90622     81212    109549 
dram[10]:     96140     95887     78603    108938     96899    130925    126981     84429     88371    143633     62753     74635    102971     99426    100191     76658 
average row accesses per activate:
dram[0]:  2.666667  2.571429  3.529412  3.500000  3.153846  3.909091  3.400000  3.545455  2.280000  2.440000  2.958333  2.777778  2.636364  3.222222  2.500000  2.461539 
dram[1]:  3.470588  3.105263  3.105263  3.150000  3.307692  3.538461  3.444444  3.400000  2.285714  2.217391  2.193548  3.555556  3.166667  2.904762  2.826087  3.533333 
dram[2]:  2.458333  3.500000  3.000000  3.117647  3.083333  3.000000  3.166667  3.666667  3.277778  2.650000  2.258065  2.583333  2.565217  2.909091  2.416667  3.111111 
dram[3]:  2.894737  3.562500  4.000000  3.473684  4.000000  2.692308  3.300000  3.545455  2.333333  2.500000  2.423077  2.739130  2.636364  2.137931  2.904762  2.000000 
dram[4]:  2.178571  2.947368  3.333333  3.333333  4.000000  3.307692  5.200000  3.888889  2.545455  3.000000  2.448276  2.560000  3.173913  2.760000  2.480000  2.461539 
dram[5]:  3.105263  2.407408  3.047619  3.263158  3.000000  3.384615  5.000000  3.090909  2.409091  2.944444  2.653846  2.275862  2.761905  3.166667  3.150000  2.560000 
dram[6]:  3.500000  2.789474  2.695652  5.250000  3.230769  3.900000  3.000000  3.000000  2.360000  2.941176  2.058824  2.444444  2.681818  3.750000  2.840000  2.307692 
dram[7]:  2.850000  2.520000  3.136364  3.157895  3.090909  3.545455  3.300000  4.000000  3.800000  2.500000  2.727273  2.952381  2.541667  3.294118  2.192308  3.058824 
dram[8]:  2.772727  2.615385  2.714286  3.750000  3.300000  3.166667  5.000000  3.363636  3.312500  2.888889  2.869565  2.428571  4.357143  3.647059  3.062500  2.700000 
dram[9]:  2.818182  2.521739  3.666667  3.333333  2.647059  3.000000  3.363636  3.250000  2.944444  3.055556  2.629630  2.625000  2.565217  2.307692  3.277778  2.520000 
dram[10]:  4.500000  3.666667  3.823529  3.647059  3.076923  3.875000  3.500000  3.272727  3.000000  2.650000  2.200000  2.739130  3.095238  3.937500  2.826087  2.571429 
average row locality = 9625/3315 = 2.903469
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        10        10        17        16        16        17        16        16 
dram[1]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[2]:        16        17        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[3]:        16        16        16        16         3         3         0         2        11         9        16        16        16        16        16        16 
dram[4]:        16        16        16        16         2         3         1         0        10        10        16        16        16        16        16        16 
dram[5]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[6]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[7]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        15 
dram[8]:        16        15        16        16         3         3         0         0        10        10        16        16        22        16        16        16 
dram[9]:        16        16        16        16         3         3         0         0        10        12        16        16        16        16        16        16 
dram[10]:        16        15        16        16         2         2         1         0        11        11        16        16        17        16        16        16 
total reads: 2061
min_bank_accesses = 0!
chip skew: 191/185 = 1.03
average mf latency per bank:
dram[0]:      28633     24757     30282     28771     41467     33266     56146     55045     32961     37594     41874     32825     36963     48595     38532     43858
dram[1]:      40703     32432     27051     29221     37832     45622     60676     40391     21071     28232     35538     38372     47460     46337     44762     41913
dram[2]:      34329     33019     27622     20063     36950     40253     41755     52379     48841     43811     39737     32567     46828     55198     46657     39980
dram[3]:      28478     39551     28857     29929     40710     30000     55558     48433     36787     12446     40011     31698     43695     44694     44231     41961
dram[4]:      30270     30209     29792     33617     49694     37914     40652     64529     28540     41424     43279     30999     65450     52145     49508     47032
dram[5]:      39829     36712     29407     29610     48488     32959     45575     64931     32772     30881     36902     29252     40257     43730     50262     52834
dram[6]:      24810     20452     22874     25054     37864     48604     39736     34907     35515     37657     44067     30370     53673     55659     40975     44156
dram[7]:      31275     35130     30630     22647     36573     44752     51705     49048     39786     43422     31000     29471     34473     46877     35472     33341
dram[8]:      29817     38167     24984     26526     31235     38595     59387     61144     31236     43857     29269     33888     56631     45980     28653     36243
dram[9]:      36907     31815     32399     27055     44635     44364     63133     43696     37933     39690     47758     33379     35263     39684     50721     39108
dram[10]:      40282     35985     23935     23846     41992     37880     48741     64252     44562     29196     40631     41467     42873     52200     47318     36373
maximum mf latency per bank:
dram[0]:     122980    144399    165496    165554    146914    124470    197000    196838    199390    197054    240277    199539    199421    240316    199416    199407
dram[1]:     156264    156528    129365    130490    124474    168369    197068    197042    197009    196983    199482    199513    240337    240265    240264    240250
dram[2]:     157538    122728    165497    124483    168367    168332    196886    196874    197065    197097    199521    199548    269121    240324    240269    199470
dram[3]:     150716    122926    157276    133268    124496    124386    197009    197006    197029     93609    240293    240280    240298    239958    199503    240298
dram[4]:     174762    154241    124474    169056    168369    168375    168430    196990    199371    199252    240305    240306    240324    240342    240294    199576
dram[5]:     158537    141605    125690    124433    168380    168387    196730    197023    199470    197002    199453    240298    240308    240287    199519    240302
dram[6]:     147926    122987    124450    124344    168369    168381    196814    197067    239102    197015    240286    240293    199498    240310    199514    199609
dram[7]:     148683    149190    124359    124484    168388    168392    196849    197009    199385    197088    239103    199475    199421    240284    199419    199431
dram[8]:     174765    137069    165550    154748    168400    168407    197031    197057    199308    197065    199456    240285    240301    199509    199499    240272
dram[9]:     123008    134292    155759    151967    168366    168400    197005    196910    197054    199392    199527    240283    199398    240295    199512    240278
dram[10]:     174753    157034    124490    153750    145650    124496    197014    197042    239099    199192    240299    240268    240298    240309    199547    199436
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135960 n_nop=1132298 n_act=317 n_pre=301 n_req=902 n_rd=2856 n_write=188 bw_util=0.005359
n_activity=20926 dram_eff=0.2909
bk0: 192a 1134562i bk1: 152a 1134706i bk2: 176a 1134878i bk3: 188a 1134755i bk4: 152a 1135249i bk5: 160a 1135162i bk6: 136a 1135352i bk7: 156a 1135187i bk8: 188a 1134770i bk9: 204a 1134682i bk10: 216a 1134808i bk11: 236a 1134641i bk12: 168a 1134857i bk13: 164a 1134768i bk14: 176a 1134694i bk15: 192a 1134476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0118226
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135960 n_nop=1132513 n_act=290 n_pre=274 n_req=861 n_rd=2696 n_write=187 bw_util=0.005076
n_activity=19637 dram_eff=0.2936
bk0: 172a 1134757i bk1: 172a 1134652i bk2: 172a 1134925i bk3: 188a 1134688i bk4: 160a 1135212i bk5: 172a 1135079i bk6: 124a 1135345i bk7: 136a 1135213i bk8: 152a 1134945i bk9: 160a 1134757i bk10: 208a 1134703i bk11: 192a 1134824i bk12: 164a 1134861i bk13: 180a 1134666i bk14: 196a 1134607i bk15: 148a 1134863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0134837
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135960 n_nop=1132422 n_act=309 n_pre=293 n_req=875 n_rd=2748 n_write=188 bw_util=0.005169
n_activity=20138 dram_eff=0.2916
bk0: 172a 1134741i bk1: 184a 1134780i bk2: 200a 1134902i bk3: 148a 1135028i bk4: 136a 1135263i bk5: 168a 1135000i bk6: 148a 1135222i bk7: 132a 1135125i bk8: 196a 1134760i bk9: 172a 1134692i bk10: 216a 1134640i bk11: 184a 1134702i bk12: 172a 1134650i bk13: 192a 1134574i bk14: 168a 1134673i bk15: 160a 1134792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.012467
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135960 n_nop=1132436 n_act=312 n_pre=296 n_req=870 n_rd=2728 n_write=188 bw_util=0.005134
n_activity=20420 dram_eff=0.2856
bk0: 156a 1134774i bk1: 164a 1134752i bk2: 192a 1134776i bk3: 200a 1134768i bk4: 164a 1135238i bk5: 128a 1135127i bk6: 132a 1135350i bk7: 148a 1135113i bk8: 180a 1134799i bk9: 164a 1134980i bk10: 188a 1134796i bk11: 188a 1134815i bk12: 168a 1134759i bk13: 184a 1134535i bk14: 180a 1134650i bk15: 192a 1134412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0111404
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135960 n_nop=1132318 n_act=314 n_pre=298 n_req=897 n_rd=2844 n_write=186 bw_util=0.005335
n_activity=20189 dram_eff=0.3002
bk0: 180a 1134442i bk1: 160a 1134629i bk2: 176a 1134786i bk3: 176a 1134825i bk4: 152a 1135297i bk5: 160a 1134922i bk6: 100a 1135418i bk7: 140a 1135178i bk8: 184a 1134737i bk9: 188a 1134834i bk10: 220a 1134684i bk11: 192a 1134678i bk12: 228a 1134612i bk13: 212a 1134394i bk14: 184a 1134487i bk15: 192a 1134433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0163879
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135960 n_nop=1132365 n_act=310 n_pre=294 n_req=888 n_rd=2804 n_write=187 bw_util=0.005266
n_activity=20399 dram_eff=0.2932
bk0: 172a 1134769i bk1: 196a 1134484i bk2: 192a 1134628i bk3: 184a 1134585i bk4: 156a 1135164i bk5: 164a 1135034i bk6: 136a 1135388i bk7: 136a 1135170i bk8: 172a 1134867i bk9: 172a 1134935i bk10: 212a 1134781i bk11: 200a 1134663i bk12: 168a 1134842i bk13: 164a 1134817i bk14: 188a 1134772i bk15: 192a 1134602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0121967
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135960 n_nop=1132416 n_act=307 n_pre=291 n_req=876 n_rd=2760 n_write=186 bw_util=0.005187
n_activity=19819 dram_eff=0.2973
bk0: 160a 1134807i bk1: 148a 1134742i bk2: 184a 1134906i bk3: 188a 1134937i bk4: 156a 1135225i bk5: 144a 1135210i bk6: 132a 1135320i bk7: 132a 1135187i bk8: 196a 1134782i bk9: 160a 1134946i bk10: 216a 1134532i bk11: 200a 1134696i bk12: 172a 1134713i bk13: 176a 1134732i bk14: 220a 1134518i bk15: 176a 1134474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.012099
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135960 n_nop=1132527 n_act=292 n_pre=276 n_req=855 n_rd=2680 n_write=185 bw_util=0.005044
n_activity=19437 dram_eff=0.2948
bk0: 164a 1134820i bk1: 188a 1134599i bk2: 212a 1134610i bk3: 176a 1134834i bk4: 124a 1135374i bk5: 144a 1135214i bk6: 132a 1135346i bk7: 160a 1135183i bk8: 188a 1134980i bk9: 180a 1134735i bk10: 176a 1134927i bk11: 184a 1134867i bk12: 180a 1134806i bk13: 160a 1134883i bk14: 164a 1134686i bk15: 148a 1134898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00986919
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135960 n_nop=1132601 n_act=276 n_pre=260 n_req=849 n_rd=2632 n_write=191 bw_util=0.00497
n_activity=18740 dram_eff=0.3013
bk0: 180a 1134759i bk1: 212a 1134577i bk2: 164a 1134724i bk3: 176a 1134764i bk4: 120a 1135374i bk5: 140a 1135163i bk6: 120a 1135501i bk7: 148a 1135106i bk8: 172a 1134893i bk9: 168a 1134827i bk10: 200a 1134811i bk11: 208a 1134637i bk12: 156a 1135051i bk13: 184a 1134850i bk14: 132a 1134948i bk15: 152a 1134930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0095822
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135960 n_nop=1132362 n_act=313 n_pre=297 n_req=888 n_rd=2800 n_write=188 bw_util=0.005261
n_activity=20194 dram_eff=0.2959
bk0: 184a 1134690i bk1: 168a 1134629i bk2: 200a 1134713i bk3: 176a 1134851i bk4: 168a 1135129i bk5: 192a 1134898i bk6: 148a 1135176i bk7: 104a 1135189i bk8: 172a 1134858i bk9: 172a 1134771i bk10: 220a 1134584i bk11: 188a 1134647i bk12: 172a 1134823i bk13: 176a 1134681i bk14: 172a 1134833i bk15: 188a 1134593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.012195
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1135960 n_nop=1132529 n_act=276 n_pre=260 n_req=864 n_rd=2708 n_write=187 bw_util=0.005097
n_activity=18966 dram_eff=0.3053
bk0: 152a 1134870i bk1: 160a 1134760i bk2: 196a 1134739i bk3: 184a 1134683i bk4: 152a 1135231i bk5: 116a 1135289i bk6: 136a 1135279i bk7: 144a 1135077i bk8: 184a 1134806i bk9: 168a 1134844i bk10: 200a 1134694i bk11: 188a 1134763i bk12: 192a 1134707i bk13: 188a 1134744i bk14: 196a 1134589i bk15: 152a 1134665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0161485

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5712, Miss = 351, Miss_rate = 0.061, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[1]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[6]: Access = 5744, Miss = 340, Miss_rate = 0.059, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[7]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[8]: Access = 5719, Miss = 356, Miss_rate = 0.062, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[9]: Access = 5694, Miss = 355, Miss_rate = 0.062, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 5562, Miss = 349, Miss_rate = 0.063, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[11]: Access = 5918, Miss = 352, Miss_rate = 0.059, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[12]: Access = 5899, Miss = 359, Miss_rate = 0.061, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 5539, Miss = 331, Miss_rate = 0.060, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 5664, Miss = 335, Miss_rate = 0.059, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 5605, Miss = 335, Miss_rate = 0.060, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 8711, Miss = 311, Miss_rate = 0.036, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 5822, Miss = 347, Miss_rate = 0.060, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 5789, Miss = 359, Miss_rate = 0.062, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[19]: Access = 5673, Miss = 341, Miss_rate = 0.060, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3116
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2987
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39354
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.9577
	minimum = 6
	maximum = 582
Network latency average = 41.0553
	minimum = 6
	maximum = 360
Slowest packet = 239137
Flit latency average = 51.0042
	minimum = 6
	maximum = 359
Slowest flit = 371034
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0481553
	minimum = 0.0369406 (at node 14)
	maximum = 0.284513 (at node 44)
Accepted packet rate average = 0.0481553
	minimum = 0.0369406 (at node 14)
	maximum = 0.284513 (at node 44)
Injected flit rate average = 0.072233
	minimum = 0.0538717 (at node 32)
	maximum = 0.29588 (at node 44)
Accepted flit rate average= 0.072233
	minimum = 0.0445181 (at node 14)
	maximum = 0.55766 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.4372 (10 samples)
	minimum = 6 (10 samples)
	maximum = 176.5 (10 samples)
Network latency average = 16.6902 (10 samples)
	minimum = 6 (10 samples)
	maximum = 120.7 (10 samples)
Flit latency average = 18.1316 (10 samples)
	minimum = 6 (10 samples)
	maximum = 119.9 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0207346 (10 samples)
	minimum = 0.0151806 (10 samples)
	maximum = 0.0793729 (10 samples)
Accepted packet rate average = 0.0207346 (10 samples)
	minimum = 0.0151806 (10 samples)
	maximum = 0.0793729 (10 samples)
Injected flit rate average = 0.0312194 (10 samples)
	minimum = 0.0199191 (10 samples)
	maximum = 0.0952972 (10 samples)
Accepted flit rate average = 0.0312194 (10 samples)
	minimum = 0.0216718 (10 samples)
	maximum = 0.148158 (10 samples)
Injected packet size average = 1.50567 (10 samples)
Accepted packet size average = 1.50567 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 23 sec (1163 sec)
gpgpu_simulation_rate = 10547 (inst/sec)
gpgpu_simulation_rate = 2438 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 52823
gpu_sim_insn = 2703696
gpu_ipc =      51.1841
gpu_tot_sim_cycle = 3111040
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       4.8119
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 172608
gpu_stall_icnt2sh    = 775347
partiton_reqs_in_parallel = 989760
partiton_reqs_in_parallel_total    = 13458744
partiton_level_parallism =      18.7373
partiton_level_parallism_total  =       4.6443
partiton_reqs_in_parallel_util = 989760
partiton_reqs_in_parallel_util_total    = 13458744
gpu_sim_cycle_parition_util = 52662
gpu_tot_sim_cycle_parition_util    = 611773
partiton_level_parallism_util =      18.7946
partiton_level_parallism_util_total  =      21.7456
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     539.8057 GB/Sec
L2_BW_total  =      13.0733 GB/Sec
gpu_total_sim_rate=10918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5386
	L1I_total_cache_miss_rate = 0.0083
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642112
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
812, 1499, 797, 1014, 1187, 887, 923, 1178, 1137, 893, 1131, 1034, 1212, 1279, 964, 1056, 851, 438, 945, 800, 630, 1061, 935, 879, 630, 634, 593, 555, 971, 697, 961, 785, 713, 610, 502, 791, 828, 455, 869, 700, 765, 1030, 708, 497, 510, 789, 492, 612, 900, 1111, 785, 797, 803, 934, 786, 1027, 929, 834, 955, 821, 1173, 781, 1093, 923, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 861384
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 851610
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 4888
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1054839	W0_Idle:1256537	W0_Scoreboard:30538912	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 466 
maxdqlatency = 0 
maxmflatency = 269121 
averagemflatency = 1232 
max_icnt2mem_latency = 268869 
max_icnt2sh_latency = 3110671 
mrq_lat_table:13206 	271 	354 	1481 	782 	991 	874 	465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	367492 	50114 	1987 	233 	63 	1894 	464 	3019 	1428 	1332 	902 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	140400 	21547 	139713 	47269 	39357 	29030 	2115 	485 	83 	64 	1895 	659 	2860 	1388 	1330 	901 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	112702 	52464 	109702 	14589 	483 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	128188 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	213 	119 	165 	368 	212 	69 	66 	91 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        11        14        22        16        16        16        16         7         9        14         9        12        21         8        12 
dram[1]:        12        11        14         9        16        16        16        16        11        12         9        12        12        14        16        10 
dram[2]:         8        19        12        12        16        15        17        16         8        10         7        10        15        16        11        20 
dram[3]:        12        10        16        10        16        16        16        18        12        11         8        22        10        12        11         8 
dram[4]:        10        11        20        11        16        16        17        16        11        10         8        12        18        12        12        11 
dram[5]:        18        10        10        12        16        16        17        16        10         8         8        12        12        22        14        12 
dram[6]:        12        11        10        28        16        16        16        16        10        12        10         9        10        16         8         8 
dram[7]:        12        10        12        12        16        16        16        16        10         9        10        11        10        16        10        20 
dram[8]:        16         8        12        10        16        16        16        16        11         9        10        10        12        14        20        12 
dram[9]:        16         9        11        16        16        16        16        16        12         9         8        11        10         8        20        22 
dram[10]:        24        14        12        10        16        16        17        16        14         9         9        10        18        22        16         9 
maximum service time to same row:
dram[0]:     92881     92061     97609     55660     83440     95590    126218     93356     91586     82731     84247     73370     95887     59201     54832     84416 
dram[1]:    109548     60973     74669     73052     72899     73121     99905     81871     60481    104505     60150    113822     88577    116143    114102    106394 
dram[2]:     60467     90827    151800    131384    195450    123468    116101    143204    114333    115852     56668    121640     68816     98823    102817     98448 
dram[3]:     95749     67588     90827    122705     78936    111569    102270     73249     62491    110258    103444     77414     76026     85714    103224     90227 
dram[4]:     91638     87472     61933     74638    118638    151260    141120     88045     89028     96124     91590    102975     55657     56921     61480     93104 
dram[5]:     74688     66033     94115     45792     75066    116574    136638     63503     72986    137816    110033     68848     67802     72815     66193     76857 
dram[6]:     82224     70273     65032     58838     97152    103224    104994    131628     72132     93077    106005     74380     61176     94370     88715     97620 
dram[7]:     72642     50337     93357     71528    129002    168218     90321    100211     82984     69575    123030    100476     65733     76030    147995     74479 
dram[8]:     74631     47276    114847     88803    170686    170687    144919     84502     70081     37076     91823     52925    103482     74140     63757     60720 
dram[9]:     61928    113850     55047    112540     85768    113850    104182    130080     96070    107750     51932     92600     94161     90622     81212    109549 
dram[10]:     96140     95887     78603    108938     96899    130925    126981     84429     88371    143633     62753     74635    102971     99426    100191     76658 
average row accesses per activate:
dram[0]:  3.051282  3.184211  4.076923  3.862069  3.000000  3.208333  3.681818  3.080000  2.588235  2.800000  2.800000  2.800000  2.333333  3.205128  2.738095  2.780488 
dram[1]:  3.806452  3.424242  3.121212  3.057143  3.416667  3.636364  3.217391  3.000000  2.705882  2.771429  2.200000  3.057143  3.210526  3.184211  3.105263  3.228571 
dram[2]:  2.897436  3.529412  3.424242  3.258065  3.863636  3.321429  3.148148  3.750000  3.156250  2.722222  2.391304  2.651163  3.315789  2.883721  2.608696  2.974359 
dram[3]:  3.342857  3.484848  3.689655  3.294118  3.307692  3.038461  2.928571  2.857143  2.500000  2.837838  2.800000  3.078947  2.975000  2.744186  3.184211  2.431373 
dram[4]:  2.878049  3.083333  3.147059  3.586207  4.368421  3.291667  4.388889  4.105263  2.852941  3.100000  2.674419  2.850000  3.100000  2.930233  2.904762  2.760870 
dram[5]:  3.906250  2.595745  3.562500  3.194444  3.818182  3.625000  3.761905  3.454545  2.794118  2.939394  2.636364  2.413043  3.153846  2.674419  3.571429  2.760870 
dram[6]:  3.696970  3.277778  3.111111  4.708333  2.821429  3.809524  3.250000  2.888889  2.805556  3.300000  2.543478  2.804878  3.157895  3.157895  2.904762  2.875000 
dram[7]:  3.076923  2.926829  3.142857  3.656250  3.869565  3.772727  3.761905  3.192308  3.225806  2.685714  2.837838  3.055556  2.711111  3.542857  2.469388  3.718750 
dram[8]:  3.314286  2.928571  3.437500  3.419355  4.150000  4.000000  3.086957  3.120000  3.166667  2.909091  3.027027  2.675000  3.965517  3.645161  3.866667  3.102564 
dram[9]:  3.189189  2.707317  3.800000  3.548387  2.900000  3.153846  3.809524  3.761905  3.032258  3.266667  2.756098  3.000000  3.024390  2.673913  3.371428  3.071429 
dram[10]:  4.370370  3.323529  3.962963  3.766667  3.153846  4.157895  3.521739  3.333333  3.281250  2.394737  2.240000  2.523809  2.953488  3.636364  3.179487  2.947368 
average row locality = 18466/5943 = 3.107185
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        10        10        17        16        16        17        16        16 
dram[1]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[2]:        16        17        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[3]:        16        16        16        16         3         3         0         2        11        10        16        16        16        16        16        16 
dram[4]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[5]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[6]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[7]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         3         0         0        10        10        16        16        22        16        16        16 
dram[9]:        16        16        16        16         3         3         0         0        10        12        16        16        16        16        16        16 
dram[10]:        16        16        16        16         2         2         1         0        11        11        16        16        17        16        16        16 
total reads: 2066
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:      23182     20330     25472     25206     30226     27908     35990     41308     31500     34419     33615     30122     22014     26937     27602     32448
dram[1]:      28686     24744     22561     26569     29040     36910     39675     31016     21169     23810     29582     30066     26064     27758     33827     27033
dram[2]:      25302     24621     24055     18311     27347     29056     32191     37396     37705     33948     32759     25162     26854     32871     31275     28477
dram[3]:      20710     27594     26080     25730     31328     22741     34891     36399     29060     15880     30518     24732     26647     29195     30297     30336
dram[4]:      23780     22925     25465     28175     33647     29697     27731     42745     26742     34642     33729     24453     43483     33856     33610     31878
dram[5]:      27673     26681     24316     23313     33943     25998     33460     42690     28090     27536     28589     24362     24249     26509     33655     36107
dram[6]:      19665     17768     21181     22510     29644     33633     29955     28255     29726     29162     33779     24937     31125     32035     33192     33465
dram[7]:      23095     24957     27366     20770     24622     31936     34510     36289     32330     34816     24745     23966     22126     26331     26662     24970
dram[8]:      24392     28884     22149     22467     22974     27488     38460     42153     26434     33369     25154     29075     34927     29279     22077     25219
dram[9]:      26693     23285     27572     23862     32348     34835     44638     28863     31519     31629     37475     26552     22157     24488     36006     27693
dram[10]:      27056     25203     22968     23424     31677     24733     34092     42376     34512     25960     31530     31414     26537     32101     33377     25896
maximum mf latency per bank:
dram[0]:     122980    144399    165496    165554    146914    124470    197000    196838    199390    197054    240277    199539    199421    240316    199416    199407
dram[1]:     156264    156528    129365    130490    124474    168369    197068    197042    197009    196983    199482    199513    240337    240265    240264    240250
dram[2]:     157538    122728    165497    124483    168367    168332    196886    196874    197065    197097    199521    199548    269121    240324    240269    199470
dram[3]:     150716    122926    157276    133268    124496    124386    197009    197006    197029     93609    240293    240280    240298    239958    199503    240298
dram[4]:     174762    154241    124474    169056    168369    168375    168430    196990    199371    199252    240305    240306    240324    240342    240294    199576
dram[5]:     158537    141605    125690    124433    168380    168387    196730    197023    199470    197002    199453    240298    240308    240287    199519    240302
dram[6]:     147926    122987    124450    124344    168369    168381    196814    197067    239102    197015    240286    240293    199498    240310    199514    199609
dram[7]:     148683    149190    124359    124484    168388    168392    196849    197009    199385    197088    239103    199475    199421    240284    199419    199431
dram[8]:     174765    137069    165550    154748    168400    168407    197031    197057    199308    197065    199456    240285    240301    199509    199499    240272
dram[9]:     123008    134292    155759    151967    168366    168400    197005    196910    197054    199392    199527    240283    199398    240295    199512    240278
dram[10]:     174753    157034    124490    153750    145650    124496    197014    197042    239099    199192    240299    240268    240298    240309    199547    199436
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1234043 n_nop=1226889 n_act=553 n_pre=537 n_req=1657 n_rd=5876 n_write=188 bw_util=0.009828
n_activity=33044 dram_eff=0.367
bk0: 412a 1231084i bk1: 420a 1230827i bk2: 360a 1231499i bk3: 384a 1231482i bk4: 312a 1231710i bk5: 296a 1232108i bk6: 324a 1232393i bk7: 308a 1232075i bk8: 312a 1231969i bk9: 352a 1231340i bk10: 380a 1231446i bk11: 384a 1231614i bk12: 412a 1230978i bk13: 432a 1230764i bk14: 396a 1231368i bk15: 392a 1231091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0242439
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1234043 n_nop=1227006 n_act=531 n_pre=515 n_req=1638 n_rd=5804 n_write=187 bw_util=0.00971
n_activity=31573 dram_eff=0.3795
bk0: 408a 1231343i bk1: 388a 1231035i bk2: 348a 1231602i bk3: 364a 1231130i bk4: 316a 1231599i bk5: 308a 1231864i bk6: 296a 1231983i bk7: 324a 1231543i bk8: 328a 1231479i bk9: 344a 1231055i bk10: 376a 1231004i bk11: 364a 1231190i bk12: 424a 1231054i bk13: 420a 1230575i bk14: 408a 1231275i bk15: 388a 1231106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0343254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1234043 n_nop=1226733 n_act=557 n_pre=541 n_req=1694 n_rd=6024 n_write=188 bw_util=0.01007
n_activity=32628 dram_eff=0.3808
bk0: 388a 1231203i bk1: 412a 1231070i bk2: 388a 1231622i bk3: 340a 1231324i bk4: 328a 1231649i bk5: 360a 1231136i bk6: 336a 1231187i bk7: 300a 1231231i bk8: 364a 1231268i bk9: 352a 1231115i bk10: 376a 1230860i bk11: 392a 1230919i bk12: 440a 1230870i bk13: 432a 1230546i bk14: 416a 1230805i bk15: 400a 1230723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0329535
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1234043 n_nop=1226718 n_act=566 n_pre=550 n_req=1694 n_rd=6020 n_write=189 bw_util=0.01006
n_activity=33569 dram_eff=0.3699
bk0: 404a 1230979i bk1: 396a 1231056i bk2: 364a 1231600i bk3: 384a 1231357i bk4: 332a 1231369i bk5: 304a 1231068i bk6: 328a 1231719i bk7: 312a 1231248i bk8: 356a 1231114i bk9: 380a 1230941i bk10: 384a 1230621i bk11: 404a 1230836i bk12: 412a 1230825i bk13: 408a 1230615i bk14: 420a 1230608i bk15: 432a 1230205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0367759
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1234043 n_nop=1226836 n_act=538 n_pre=522 n_req=1677 n_rd=5960 n_write=187 bw_util=0.009962
n_activity=31874 dram_eff=0.3857
bk0: 408a 1230669i bk1: 380a 1230756i bk2: 364a 1231262i bk3: 352a 1231469i bk4: 320a 1231809i bk5: 304a 1231189i bk6: 312a 1231616i bk7: 312a 1231654i bk8: 348a 1231367i bk9: 332a 1231578i bk10: 396a 1231167i bk11: 392a 1231268i bk12: 432a 1231089i bk13: 440a 1230631i bk14: 424a 1230667i bk15: 444a 1230439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0407773
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1234043 n_nop=1226664 n_act=556 n_pre=540 n_req=1711 n_rd=6096 n_write=187 bw_util=0.01018
n_activity=32783 dram_eff=0.3833
bk0: 436a 1231201i bk1: 424a 1230452i bk2: 392a 1231320i bk3: 396a 1230625i bk4: 324a 1231749i bk5: 336a 1231122i bk6: 312a 1231485i bk7: 304a 1231604i bk8: 340a 1231321i bk9: 348a 1231319i bk10: 400a 1231288i bk11: 380a 1231180i bk12: 428a 1231010i bk13: 396a 1230899i bk14: 436a 1230999i bk15: 444a 1230785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0384573
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1234043 n_nop=1226781 n_act=540 n_pre=524 n_req=1689 n_rd=6012 n_write=186 bw_util=0.01005
n_activity=32703 dram_eff=0.379
bk0: 424a 1231208i bk1: 408a 1230972i bk2: 384a 1231621i bk3: 388a 1231355i bk4: 304a 1231884i bk5: 308a 1231916i bk6: 312a 1232033i bk7: 312a 1231650i bk8: 364a 1231523i bk9: 356a 1231714i bk10: 404a 1231055i bk11: 396a 1231189i bk12: 416a 1231089i bk13: 416a 1230737i bk14: 424a 1231113i bk15: 396a 1230991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0251126
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1234043 n_nop=1226755 n_act=539 n_pre=523 n_req=1696 n_rd=6040 n_write=186 bw_util=0.01009
n_activity=32090 dram_eff=0.388
bk0: 416a 1231272i bk1: 416a 1231165i bk2: 376a 1231357i bk3: 404a 1231513i bk4: 344a 1231978i bk5: 320a 1231660i bk6: 316a 1231848i bk7: 332a 1231912i bk8: 360a 1231488i bk9: 336a 1231135i bk10: 356a 1231204i bk11: 376a 1231228i bk12: 424a 1230668i bk13: 432a 1230707i bk14: 420a 1231147i bk15: 412a 1231424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0274107
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1234043 n_nop=1227055 n_act=498 n_pre=482 n_req=1646 n_rd=5816 n_write=192 bw_util=0.009737
n_activity=30709 dram_eff=0.3913
bk0: 400a 1231072i bk1: 428a 1230794i bk2: 376a 1231200i bk3: 360a 1231464i bk4: 320a 1231774i bk5: 324a 1231698i bk6: 284a 1231982i bk7: 312a 1231595i bk8: 340a 1230927i bk9: 344a 1230829i bk10: 384a 1231112i bk11: 364a 1230794i bk12: 372a 1231235i bk13: 388a 1230912i bk14: 400a 1231055i bk15: 420a 1230597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0411371
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1234043 n_nop=1226765 n_act=541 n_pre=525 n_req=1694 n_rd=6024 n_write=188 bw_util=0.01007
n_activity=31837 dram_eff=0.3902
bk0: 408a 1230747i bk1: 380a 1231086i bk2: 392a 1231500i bk3: 376a 1231731i bk4: 336a 1231663i bk5: 316a 1231738i bk6: 320a 1231584i bk7: 316a 1231490i bk8: 336a 1231293i bk9: 344a 1231008i bk10: 388a 1231255i bk11: 392a 1230992i bk12: 432a 1230945i bk13: 428a 1230381i bk14: 408a 1231025i bk15: 452a 1230592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0324008
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1234043 n_nop=1226893 n_act=525 n_pre=509 n_req=1670 n_rd=5928 n_write=188 bw_util=0.009912
n_activity=30991 dram_eff=0.3947
bk0: 408a 1231155i bk1: 388a 1230696i bk2: 364a 1231641i bk3: 388a 1231150i bk4: 320a 1231619i bk5: 308a 1231281i bk6: 320a 1231149i bk7: 320a 1230895i bk8: 376a 1230611i bk9: 320a 1231238i bk10: 384a 1230934i bk11: 360a 1230979i bk12: 440a 1230529i bk13: 416a 1230600i bk14: 432a 1230928i bk15: 384a 1230780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0409897

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19299, Miss = 727, Miss_rate = 0.038, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 19366, Miss = 750, Miss_rate = 0.039, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 19382, Miss = 751, Miss_rate = 0.039, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 19259, Miss = 739, Miss_rate = 0.038, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 19204, Miss = 767, Miss_rate = 0.040, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 19555, Miss = 757, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[12]: Access = 19672, Miss = 758, Miss_rate = 0.039, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 19357, Miss = 745, Miss_rate = 0.038, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 19191, Miss = 753, Miss_rate = 0.039, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 19411, Miss = 757, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 22310, Miss = 719, Miss_rate = 0.032, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 19267, Miss = 735, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 19640, Miss = 755, Miss_rate = 0.038, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[19]: Access = 19372, Miss = 751, Miss_rate = 0.039, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[20]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3214
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272490
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3085
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136923
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.4528
	minimum = 6
	maximum = 804
Network latency average = 31.3075
	minimum = 6
	maximum = 751
Slowest packet = 269769
Flit latency average = 27.1596
	minimum = 6
	maximum = 751
Slowest flit = 421950
Fragmentation average = 0.0553713
	minimum = 0
	maximum = 592
Injected packet rate average = 0.113903
	minimum = 0.0868191 (at node 10)
	maximum = 0.132491 (at node 29)
Accepted packet rate average = 0.113903
	minimum = 0.0868191 (at node 10)
	maximum = 0.132491 (at node 29)
Injected flit rate average = 0.194834
	minimum = 0.114364 (at node 10)
	maximum = 0.282976 (at node 29)
Accepted flit rate average= 0.194834
	minimum = 0.168479 (at node 30)
	maximum = 0.251929 (at node 1)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.075 (11 samples)
	minimum = 6 (11 samples)
	maximum = 233.545 (11 samples)
Network latency average = 18.019 (11 samples)
	minimum = 6 (11 samples)
	maximum = 178 (11 samples)
Flit latency average = 18.9523 (11 samples)
	minimum = 6 (11 samples)
	maximum = 177.273 (11 samples)
Fragmentation average = 0.00503375 (11 samples)
	minimum = 0 (11 samples)
	maximum = 53.8182 (11 samples)
Injected packet rate average = 0.0292044 (11 samples)
	minimum = 0.0216932 (11 samples)
	maximum = 0.0842018 (11 samples)
Accepted packet rate average = 0.0292044 (11 samples)
	minimum = 0.0216932 (11 samples)
	maximum = 0.0842018 (11 samples)
Injected flit rate average = 0.0460935 (11 samples)
	minimum = 0.028505 (11 samples)
	maximum = 0.112359 (11 samples)
Accepted flit rate average = 0.0460935 (11 samples)
	minimum = 0.0350179 (11 samples)
	maximum = 0.157591 (11 samples)
Injected packet size average = 1.5783 (11 samples)
Accepted packet size average = 1.5783 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 51 sec (1371 sec)
gpgpu_simulation_rate = 10918 (inst/sec)
gpgpu_simulation_rate = 2269 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4357
gpu_sim_insn = 1431682
gpu_ipc =     328.5935
gpu_tot_sim_cycle = 3337547
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       4.9143
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 172608
gpu_stall_icnt2sh    = 775390
partiton_reqs_in_parallel = 95854
partiton_reqs_in_parallel_total    = 14448504
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3578
partiton_reqs_in_parallel_util = 95854
partiton_reqs_in_parallel_util_total    = 14448504
gpu_sim_cycle_parition_util = 4357
gpu_tot_sim_cycle_parition_util    = 664435
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7472
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     222.7652 GB/Sec
L2_BW_total  =      12.4769 GB/Sec
gpu_total_sim_rate=11808

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5386
	L1I_total_cache_miss_rate = 0.0079
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672832
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
848, 1535, 833, 1050, 1223, 923, 959, 1214, 1173, 929, 1167, 1070, 1248, 1315, 1000, 1092, 887, 474, 981, 836, 666, 1097, 971, 915, 666, 670, 629, 591, 1007, 733, 997, 821, 749, 646, 538, 827, 864, 491, 905, 736, 801, 1066, 744, 533, 546, 825, 528, 648, 936, 1147, 821, 833, 839, 970, 822, 1063, 965, 870, 991, 857, 1209, 817, 1129, 959, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 939540
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 929766
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 4888
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1172827	W0_Idle:1307911	W0_Scoreboard:30550530	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 466 
maxdqlatency = 0 
maxmflatency = 269121 
averagemflatency = 1209 
max_icnt2mem_latency = 268869 
max_icnt2sh_latency = 3337546 
mrq_lat_table:13206 	271 	354 	1481 	782 	991 	874 	465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	376598 	51248 	1987 	233 	63 	1894 	464 	3019 	1428 	1332 	902 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	141876 	22268 	140135 	48927 	44013 	30325 	2127 	485 	83 	64 	1895 	659 	2860 	1388 	1330 	901 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	114286 	52904 	109726 	14589 	483 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	136380 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	222 	119 	165 	368 	212 	69 	66 	91 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        11        14        22        16        16        16        16         7         9        14         9        12        21         8        12 
dram[1]:        12        11        14         9        16        16        16        16        11        12         9        12        12        14        16        10 
dram[2]:         8        19        12        12        16        15        17        16         8        10         7        10        15        16        11        20 
dram[3]:        12        10        16        10        16        16        16        18        12        11         8        22        10        12        11         8 
dram[4]:        10        11        20        11        16        16        17        16        11        10         8        12        18        12        12        11 
dram[5]:        18        10        10        12        16        16        17        16        10         8         8        12        12        22        14        12 
dram[6]:        12        11        10        28        16        16        16        16        10        12        10         9        10        16         8         8 
dram[7]:        12        10        12        12        16        16        16        16        10         9        10        11        10        16        10        20 
dram[8]:        16         8        12        10        16        16        16        16        11         9        10        10        12        14        20        12 
dram[9]:        16         9        11        16        16        16        16        16        12         9         8        11        10         8        20        22 
dram[10]:        24        14        12        10        16        16        17        16        14         9         9        10        18        22        16         9 
maximum service time to same row:
dram[0]:     92881     92061     97609     55660     83440     95590    126218     93356     91586     82731     84247     73370     95887     59201     54832     84416 
dram[1]:    109548     60973     74669     73052     72899     73121     99905     81871     60481    104505     60150    113822     88577    116143    114102    106394 
dram[2]:     60467     90827    151800    131384    195450    123468    116101    143204    114333    115852     56668    121640     68816     98823    102817     98448 
dram[3]:     95749     67588     90827    122705     78936    111569    102270     73249     62491    110258    103444     77414     76026     85714    103224     90227 
dram[4]:     91638     87472     61933     74638    118638    151260    141120     88045     89028     96124     91590    102975     55657     56921     61480     93104 
dram[5]:     74688     66033     94115     45792     75066    116574    136638     63503     72986    137816    110033     68848     67802     72815     66193     76857 
dram[6]:     82224     70273     65032     58838     97152    103224    104994    131628     72132     93077    106005     74380     61176     94370     88715     97620 
dram[7]:     72642     50337     93357     71528    129002    168218     90321    100211     82984     69575    123030    100476     65733     76030    147995     74479 
dram[8]:     74631     47276    114847     88803    170686    170687    144919     84502     70081     37076     91823     52925    103482     74140     63757     60720 
dram[9]:     61928    113850     55047    112540     85768    113850    104182    130080     96070    107750     51932     92600     94161     90622     81212    109549 
dram[10]:     96140     95887     78603    108938     96899    130925    126981     84429     88371    143633     62753     74635    102971     99426    100191     76658 
average row accesses per activate:
dram[0]:  3.051282  3.184211  4.076923  3.862069  3.000000  3.208333  3.681818  3.080000  2.588235  2.800000  2.800000  2.800000  2.333333  3.205128  2.738095  2.780488 
dram[1]:  3.806452  3.424242  3.121212  3.057143  3.416667  3.636364  3.217391  3.000000  2.705882  2.771429  2.200000  3.057143  3.210526  3.184211  3.105263  3.228571 
dram[2]:  2.897436  3.529412  3.424242  3.258065  3.863636  3.321429  3.148148  3.750000  3.156250  2.722222  2.391304  2.651163  3.315789  2.883721  2.608696  2.974359 
dram[3]:  3.342857  3.484848  3.689655  3.294118  3.307692  3.038461  2.928571  2.857143  2.500000  2.837838  2.800000  3.078947  2.975000  2.744186  3.184211  2.431373 
dram[4]:  2.878049  3.083333  3.147059  3.586207  4.368421  3.291667  4.388889  4.105263  2.852941  3.100000  2.674419  2.850000  3.100000  2.930233  2.904762  2.760870 
dram[5]:  3.906250  2.595745  3.562500  3.194444  3.818182  3.625000  3.761905  3.454545  2.794118  2.939394  2.636364  2.413043  3.153846  2.674419  3.571429  2.760870 
dram[6]:  3.696970  3.277778  3.111111  4.708333  2.821429  3.809524  3.250000  2.888889  2.805556  3.300000  2.543478  2.804878  3.157895  3.157895  2.904762  2.875000 
dram[7]:  3.076923  2.926829  3.142857  3.656250  3.869565  3.772727  3.761905  3.192308  3.225806  2.685714  2.837838  3.055556  2.711111  3.542857  2.469388  3.718750 
dram[8]:  3.314286  2.928571  3.437500  3.419355  4.150000  4.000000  3.086957  3.120000  3.166667  2.909091  3.027027  2.675000  3.965517  3.645161  3.866667  3.102564 
dram[9]:  3.189189  2.707317  3.800000  3.548387  2.900000  3.153846  3.809524  3.761905  3.032258  3.266667  2.756098  3.000000  3.024390  2.673913  3.371428  3.071429 
dram[10]:  4.370370  3.323529  3.962963  3.766667  3.153846  4.157895  3.521739  3.333333  3.281250  2.394737  2.240000  2.523809  2.953488  3.636364  3.179487  2.947368 
average row locality = 18466/5943 = 3.107185
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        10        10        17        16        16        17        16        16 
dram[1]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[2]:        16        17        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[3]:        16        16        16        16         3         3         0         2        11        10        16        16        16        16        16        16 
dram[4]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[5]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[6]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[7]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         3         0         0        10        10        16        16        22        16        16        16 
dram[9]:        16        16        16        16         3         3         0         0        10        12        16        16        16        16        16        16 
dram[10]:        16        16        16        16         2         2         1         0        11        11        16        16        17        16        16        16 
total reads: 2066
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:      23182     20330     25527     25259     30385     28074     36283     41612     31707     34610     33720     30228     22014     26937     27602     32448
dram[1]:      28686     24744     22615     26621     29195     37069     39982     31291     21362     23991     29676     30160     26064     27758     33827     27033
dram[2]:      25302     24621     24108     18378     27499     29201     32459     37697     37876     34122     32848     25251     26854     32871     31275     28477
dram[3]:      20710     27594     26142     25789     31482     22902     35167     36681     29245     16051     30621     24824     26647     29195     30297     30336
dram[4]:      23780     22925     25525     28239     33794     29847     28020     43046     26923     34824     33819     24539     43483     33856     33610     31878
dram[5]:      27673     26681     24375     23375     34112     26167     33779     42992     28289     27721     28671     24453     24249     26509     33655     36107
dram[6]:      19665     17768     21239     22568     29825     33807     30246     28541     29891     29336     33866     25022     31125     32035     33192     33465
dram[7]:      23095     24957     27422     20826     24771     32094     34792     36566     32507     34996     24838     24057     22126     26331     26662     24970
dram[8]:      24392     28884     22212     22533     23168     27670     38838     42481     26667     33578     25266     29179     39063     29279     22077     25219
dram[9]:      26693     23285     27626     23923     32512     35006     44929     29149     31709     31798     37561     26638     22157     24488     36006     27693
dram[10]:      27056     25203     23027     23482     31843     24906     34375     42664     34674     26145     31618     31506     26537     32101     33377     25896
maximum mf latency per bank:
dram[0]:     122980    144399    165496    165554    146914    124470    197000    196838    199390    197054    240277    199539    199421    240316    199416    199407
dram[1]:     156264    156528    129365    130490    124474    168369    197068    197042    197009    196983    199482    199513    240337    240265    240264    240250
dram[2]:     157538    122728    165497    124483    168367    168332    196886    196874    197065    197097    199521    199548    269121    240324    240269    199470
dram[3]:     150716    122926    157276    133268    124496    124386    197009    197006    197029     93609    240293    240280    240298    239958    199503    240298
dram[4]:     174762    154241    124474    169056    168369    168375    168430    196990    199371    199252    240305    240306    240324    240342    240294    199576
dram[5]:     158537    141605    125690    124433    168380    168387    196730    197023    199470    197002    199453    240298    240308    240287    199519    240302
dram[6]:     147926    122987    124450    124344    168369    168381    196814    197067    239102    197015    240286    240293    199498    240310    199514    199609
dram[7]:     148683    149190    124359    124484    168388    168392    196849    197009    199385    197088    239103    199475    199421    240284    199419    199431
dram[8]:     174765    137069    165550    154748    168400    168407    197031    197057    199308    197065    199456    240285    240301    199509    199499    240272
dram[9]:     123008    134292    155759    151967    168366    168400    197005    196910    197054    199392    199527    240283    199398    240295    199512    240278
dram[10]:     174753    157034    124490    153750    145650    124496    197014    197042    239099    199192    240299    240268    240298    240309    199547    199436
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1242132 n_nop=1234978 n_act=553 n_pre=537 n_req=1657 n_rd=5876 n_write=188 bw_util=0.009764
n_activity=33044 dram_eff=0.367
bk0: 412a 1239173i bk1: 420a 1238916i bk2: 360a 1239588i bk3: 384a 1239571i bk4: 312a 1239799i bk5: 296a 1240197i bk6: 324a 1240482i bk7: 308a 1240164i bk8: 312a 1240058i bk9: 352a 1239429i bk10: 380a 1239535i bk11: 384a 1239703i bk12: 412a 1239067i bk13: 432a 1238853i bk14: 396a 1239457i bk15: 392a 1239180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.024086
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1242132 n_nop=1235095 n_act=531 n_pre=515 n_req=1638 n_rd=5804 n_write=187 bw_util=0.009646
n_activity=31573 dram_eff=0.3795
bk0: 408a 1239432i bk1: 388a 1239124i bk2: 348a 1239691i bk3: 364a 1239219i bk4: 316a 1239688i bk5: 308a 1239953i bk6: 296a 1240072i bk7: 324a 1239632i bk8: 328a 1239568i bk9: 344a 1239144i bk10: 376a 1239093i bk11: 364a 1239279i bk12: 424a 1239143i bk13: 420a 1238664i bk14: 408a 1239364i bk15: 388a 1239195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0341019
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1242132 n_nop=1234822 n_act=557 n_pre=541 n_req=1694 n_rd=6024 n_write=188 bw_util=0.01
n_activity=32628 dram_eff=0.3808
bk0: 388a 1239292i bk1: 412a 1239159i bk2: 388a 1239711i bk3: 340a 1239413i bk4: 328a 1239738i bk5: 360a 1239225i bk6: 336a 1239276i bk7: 300a 1239320i bk8: 364a 1239357i bk9: 352a 1239204i bk10: 376a 1238949i bk11: 392a 1239008i bk12: 440a 1238959i bk13: 432a 1238635i bk14: 416a 1238894i bk15: 400a 1238812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0327389
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1242132 n_nop=1234807 n_act=566 n_pre=550 n_req=1694 n_rd=6020 n_write=189 bw_util=0.009997
n_activity=33569 dram_eff=0.3699
bk0: 404a 1239068i bk1: 396a 1239145i bk2: 364a 1239689i bk3: 384a 1239446i bk4: 332a 1239458i bk5: 304a 1239157i bk6: 328a 1239808i bk7: 312a 1239337i bk8: 356a 1239203i bk9: 380a 1239030i bk10: 384a 1238710i bk11: 404a 1238925i bk12: 412a 1238914i bk13: 408a 1238704i bk14: 420a 1238697i bk15: 432a 1238294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0365364
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1242132 n_nop=1234925 n_act=538 n_pre=522 n_req=1677 n_rd=5960 n_write=187 bw_util=0.009897
n_activity=31874 dram_eff=0.3857
bk0: 408a 1238758i bk1: 380a 1238845i bk2: 364a 1239351i bk3: 352a 1239558i bk4: 320a 1239898i bk5: 304a 1239278i bk6: 312a 1239705i bk7: 312a 1239743i bk8: 348a 1239456i bk9: 332a 1239667i bk10: 396a 1239256i bk11: 392a 1239357i bk12: 432a 1239178i bk13: 440a 1238720i bk14: 424a 1238756i bk15: 444a 1238528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0405118
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1242132 n_nop=1234753 n_act=556 n_pre=540 n_req=1711 n_rd=6096 n_write=187 bw_util=0.01012
n_activity=32783 dram_eff=0.3833
bk0: 436a 1239290i bk1: 424a 1238541i bk2: 392a 1239409i bk3: 396a 1238714i bk4: 324a 1239838i bk5: 336a 1239211i bk6: 312a 1239574i bk7: 304a 1239693i bk8: 340a 1239410i bk9: 348a 1239408i bk10: 400a 1239377i bk11: 380a 1239269i bk12: 428a 1239099i bk13: 396a 1238988i bk14: 436a 1239088i bk15: 444a 1238874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0382069
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1242132 n_nop=1234870 n_act=540 n_pre=524 n_req=1689 n_rd=6012 n_write=186 bw_util=0.00998
n_activity=32703 dram_eff=0.379
bk0: 424a 1239297i bk1: 408a 1239061i bk2: 384a 1239710i bk3: 388a 1239444i bk4: 304a 1239973i bk5: 308a 1240005i bk6: 312a 1240122i bk7: 312a 1239739i bk8: 364a 1239612i bk9: 356a 1239803i bk10: 404a 1239144i bk11: 396a 1239278i bk12: 416a 1239178i bk13: 416a 1238826i bk14: 424a 1239202i bk15: 396a 1239080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.024949
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1242132 n_nop=1234844 n_act=539 n_pre=523 n_req=1696 n_rd=6040 n_write=186 bw_util=0.01002
n_activity=32090 dram_eff=0.388
bk0: 416a 1239361i bk1: 416a 1239254i bk2: 376a 1239446i bk3: 404a 1239602i bk4: 344a 1240067i bk5: 320a 1239749i bk6: 316a 1239937i bk7: 332a 1240001i bk8: 360a 1239577i bk9: 336a 1239224i bk10: 356a 1239293i bk11: 376a 1239317i bk12: 424a 1238757i bk13: 432a 1238796i bk14: 420a 1239236i bk15: 412a 1239513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0272322
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1242132 n_nop=1235144 n_act=498 n_pre=482 n_req=1646 n_rd=5816 n_write=192 bw_util=0.009674
n_activity=30709 dram_eff=0.3913
bk0: 400a 1239161i bk1: 428a 1238883i bk2: 376a 1239289i bk3: 360a 1239553i bk4: 320a 1239863i bk5: 324a 1239787i bk6: 284a 1240071i bk7: 312a 1239684i bk8: 340a 1239016i bk9: 344a 1238918i bk10: 384a 1239201i bk11: 364a 1238883i bk12: 372a 1239324i bk13: 388a 1239001i bk14: 400a 1239144i bk15: 420a 1238686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0408692
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1242132 n_nop=1234854 n_act=541 n_pre=525 n_req=1694 n_rd=6024 n_write=188 bw_util=0.01
n_activity=31837 dram_eff=0.3902
bk0: 408a 1238836i bk1: 380a 1239175i bk2: 392a 1239589i bk3: 376a 1239820i bk4: 336a 1239752i bk5: 316a 1239827i bk6: 320a 1239673i bk7: 316a 1239579i bk8: 336a 1239382i bk9: 344a 1239097i bk10: 388a 1239344i bk11: 392a 1239081i bk12: 432a 1239034i bk13: 428a 1238470i bk14: 408a 1239114i bk15: 452a 1238681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0321898
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1242132 n_nop=1234982 n_act=525 n_pre=509 n_req=1670 n_rd=5928 n_write=188 bw_util=0.009848
n_activity=30991 dram_eff=0.3947
bk0: 408a 1239244i bk1: 388a 1238785i bk2: 364a 1239730i bk3: 388a 1239239i bk4: 320a 1239708i bk5: 308a 1239370i bk6: 320a 1239238i bk7: 320a 1238984i bk8: 376a 1238700i bk9: 320a 1239327i bk10: 384a 1239023i bk11: 360a 1239068i bk12: 440a 1238618i bk13: 416a 1238689i bk14: 432a 1239017i bk15: 384a 1238869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0407227

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19671, Miss = 727, Miss_rate = 0.037, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 19738, Miss = 750, Miss_rate = 0.038, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 19754, Miss = 751, Miss_rate = 0.038, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 19631, Miss = 739, Miss_rate = 0.038, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 19576, Miss = 767, Miss_rate = 0.039, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 19927, Miss = 757, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[12]: Access = 20048, Miss = 758, Miss_rate = 0.038, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 19733, Miss = 745, Miss_rate = 0.038, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 19567, Miss = 753, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 19787, Miss = 757, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 24734, Miss = 719, Miss_rate = 0.029, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 19643, Miss = 735, Miss_rate = 0.037, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 20012, Miss = 755, Miss_rate = 0.038, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[19]: Access = 19744, Miss = 751, Miss_rate = 0.038, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[20]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3214
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274538
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3085
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.3286
	minimum = 6
	maximum = 673
Network latency average = 41.3542
	minimum = 6
	maximum = 385
Slowest packet = 861187
Flit latency average = 51.3757
	minimum = 6
	maximum = 384
Slowest flit = 1430792
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0470156
	minimum = 0.0367309 (at node 0)
	maximum = 0.278237 (at node 44)
Accepted packet rate average = 0.0470156
	minimum = 0.0367309 (at node 0)
	maximum = 0.278237 (at node 44)
Injected flit rate average = 0.0705234
	minimum = 0.0528007 (at node 30)
	maximum = 0.289256 (at node 44)
Accepted flit rate average= 0.0705234
	minimum = 0.0440771 (at node 0)
	maximum = 0.545455 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.0961 (12 samples)
	minimum = 6 (12 samples)
	maximum = 270.167 (12 samples)
Network latency average = 19.9636 (12 samples)
	minimum = 6 (12 samples)
	maximum = 195.25 (12 samples)
Flit latency average = 21.6542 (12 samples)
	minimum = 6 (12 samples)
	maximum = 194.5 (12 samples)
Fragmentation average = 0.00461427 (12 samples)
	minimum = 0 (12 samples)
	maximum = 49.3333 (12 samples)
Injected packet rate average = 0.0306887 (12 samples)
	minimum = 0.0229463 (12 samples)
	maximum = 0.100371 (12 samples)
Accepted packet rate average = 0.0306887 (12 samples)
	minimum = 0.0229463 (12 samples)
	maximum = 0.100371 (12 samples)
Injected flit rate average = 0.0481293 (12 samples)
	minimum = 0.0305297 (12 samples)
	maximum = 0.1271 (12 samples)
Accepted flit rate average = 0.0481293 (12 samples)
	minimum = 0.0357729 (12 samples)
	maximum = 0.189913 (12 samples)
Injected packet size average = 1.56831 (12 samples)
Accepted packet size average = 1.56831 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 9 sec (1389 sec)
gpgpu_simulation_rate = 11808 (inst/sec)
gpgpu_simulation_rate = 2402 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 88650
gpu_sim_insn = 4962251
gpu_ipc =      55.9758
gpu_tot_sim_cycle = 3648855
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       5.8550
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 724900
gpu_stall_icnt2sh    = 2362207
partiton_reqs_in_parallel = 1398008
partiton_reqs_in_parallel_total    = 14544358
partiton_level_parallism =      15.7700
partiton_level_parallism_total  =       4.3691
partiton_reqs_in_parallel_util = 1398008
partiton_reqs_in_parallel_util_total    = 14544358
gpu_sim_cycle_parition_util = 88201
gpu_tot_sim_cycle_parition_util    = 668792
partiton_level_parallism_util =      15.8503
partiton_level_parallism_util_total  =      21.0601
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     559.9131 GB/Sec
L2_BW_total  =      25.0156 GB/Sec
gpu_total_sim_rate=12029

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5386
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966836
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1427, 2196, 1458, 1734, 1982, 1529, 1668, 1872, 1808, 1485, 1731, 1714, 1832, 1974, 1602, 1690, 1219, 930, 1249, 1152, 959, 1463, 1339, 1194, 971, 935, 905, 844, 1311, 1059, 1302, 1179, 1049, 907, 795, 1054, 1168, 771, 1183, 1038, 1115, 1362, 1027, 847, 840, 1104, 901, 966, 1217, 1463, 1113, 1178, 1062, 1208, 1137, 1286, 1296, 1216, 1292, 1164, 1539, 1170, 1493, 1360, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 2876703
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2850887
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 20930
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3483766	W0_Idle:1409866	W0_Scoreboard:32233969	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 466 
maxdqlatency = 0 
maxmflatency = 269121 
averagemflatency = 985 
max_icnt2mem_latency = 268869 
max_icnt2sh_latency = 3647824 
mrq_lat_table:16683 	300 	363 	1520 	798 	991 	874 	465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	733489 	204299 	3067 	2418 	1149 	2696 	1445 	6327 	5715 	1339 	902 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	159461 	34159 	352819 	182442 	85633 	115624 	9923 	1722 	1852 	1014 	2670 	1638 	6161 	5659 	1336 	901 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	157586 	164225 	330658 	32359 	848 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	266370 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	257 	163 	223 	404 	217 	69 	66 	91 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        11        14        22        16        16        16        16         7         9        14         9        12        21         8        12 
dram[1]:        12        11        14         9        16        16        16        16        11        12         9        12        12        14        16        10 
dram[2]:         8        19        12        12        16        15        17        16         8        10         7        10        15        16        11        20 
dram[3]:        12        10        16        10        16        16        16        18        12        11        11        22        10        12        11        11 
dram[4]:        10        11        20        11        16        16        17        16        11        10         8        12        18        12        12        11 
dram[5]:        18        10        10        12        16        16        17        16        10         8         9        12        12        22        14        12 
dram[6]:        12        11        10        28        16        16        16        16        10        12        10         9        10        16         8         8 
dram[7]:        12        10        12        12        16        16        16        16        10         9        10        11        10        16        10        20 
dram[8]:        16         8        12        10        16        16        16        16        11         9        11        10        12        14        20        12 
dram[9]:        16         9        11        16        16        16        16        16        12         9         8        11        11         8        20        22 
dram[10]:        24        14        12        10        16        16        17        16        14         9         9        10        18        22        16         9 
maximum service time to same row:
dram[0]:     92881     92061     97609     55660     83440     95590    126218     93356     91586     82731     84247     73370     95887     59201     54832     84416 
dram[1]:    109548     60973     74669     73052     72899     73121     99905     81871     60481    104505     60150    113822     88577    116143    114102    106394 
dram[2]:     60467     90827    151800    131384    195450    123468    116101    143204    114333    115852     56668    121640     68816     98823    102817     98448 
dram[3]:     95749     67588     90827    122705     78936    111569    102270     73249     62491    110258    103444     77414     76026     85714    103224     90227 
dram[4]:     91638     87472     61933     74638    118638    151260    141120     88045     89028     96124     91590    102975     55657     56921     61480     93104 
dram[5]:     74688     66033     94115     45792     75066    116574    136638     63503     72986    137816    110033     68848     67802     72815     66193     76857 
dram[6]:     82224     70273     65032     58838     97152    103224    104994    131628     72132     93077    106005     74380     61176     94370     88715     97620 
dram[7]:     72642     50337     93357     71528    129002    168218     90321    100211     82984     69575    123030    100476     65733     76030    147995     74479 
dram[8]:     74631     47276    114847     88803    170686    170687    144919     84502     70081     37076     91823     52925    103482     74140     63757     60720 
dram[9]:     61928    113850     55047    112540     85768    113850    104182    130080     96070    107750     51932     92600     94161     90622     81212    109549 
dram[10]:     96140     95887     78603    108938     96899    130925    126981     84429     88371    143633     62753     74635    102971     99426    100191     76658 
average row accesses per activate:
dram[0]:  2.820000  3.111111  3.764706  3.657143  2.756757  2.684211  3.310345  2.909091  2.521739  2.577778  2.519231  2.826087  2.181818  2.788461  2.440678  2.440678 
dram[1]:  3.181818  3.043478  2.723404  2.666667  3.187500  3.090909  2.594594  3.000000  2.577778  2.489362  2.220339  2.787234  3.200000  3.000000  2.823529  3.000000 
dram[2]:  2.800000  3.181818  3.200000  2.509804  3.290323  3.090909  2.939394  3.096774  3.052632  2.367347  2.339286  2.729167  3.063830  2.571429  2.250000  2.716981 
dram[3]:  2.916667  3.043478  3.047619  3.023809  3.000000  3.000000  2.666667  2.512820  2.294118  2.577778  2.847826  3.119048  2.880000  2.823529  2.880000  2.285714 
dram[4]:  2.592592  2.800000  2.560000  3.368421  3.607143  2.833333  3.880000  3.555556  2.697675  3.052632  2.620000  2.729167  2.938776  2.823529  2.685185  2.543860 
dram[5]:  3.500000  2.500000  3.121951  2.782609  2.914286  3.000000  3.031250  3.000000  2.697675  2.636364  2.568627  2.339286  2.666667  2.440678  3.295455  2.500000 
dram[6]:  3.181818  2.916667  2.666667  3.878788  2.684211  3.517241  2.742857  2.341463  2.697675  2.974359  2.471698  2.673469  2.769231  3.063830  3.020833  2.900000 
dram[7]:  3.088889  2.760000  2.844445  3.368421  3.400000  2.914286  2.823529  3.000000  3.052632  2.697675  2.847826  3.046512  2.482759  3.272727  2.482759  3.063830 
dram[8]:  2.836735  2.895833  3.121951  2.976744  3.517241  3.290323  2.400000  2.742857  2.636364  2.697675  2.787234  2.519231  3.282609  2.918367  3.200000  2.666667 
dram[9]:  3.021739  2.673077  3.121951  3.047619  2.684211  2.833333  3.200000  3.096774  2.720930  2.975000  2.568627  2.977273  3.000000  2.571429  3.000000  2.666667 
dram[10]:  3.159091  2.725490  3.764706  3.200000  2.941176  3.448276  2.939394  3.310345  3.105263  2.360000  2.166667  2.519231  2.735849  3.348837  2.880000  2.666667 
average row locality = 22036/7774 = 2.834577
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        10        10        17        16        16        17        16        16 
dram[1]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[2]:        16        17        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[3]:        16        16        16        16         3         3         0         2        11        10        16        16        16        16        16        16 
dram[4]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[5]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[6]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[7]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         3         0         0        10        10        16        16        22        16        16        16 
dram[9]:        16        16        16        16         3         3         0         0        10        12        16        16        16        16        16        16 
dram[10]:        16        16        16        16         2         2         1         0        11        11        16        16        17        16        16        16 
total reads: 2066
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:      37531     35515     38306     38078     42676     38400     56080     57847     48345     52528     54643     51376     33855     38125     36958     41332
dram[1]:      40740     38151     33760     38229     41047     48251     54445     50916     38624     41221     49391     49095     36565     38464     42920     35757
dram[2]:      38085     37587     37788     31667     40396     45792     51688     52730     57228     51995     51879     46869     38538     43235     41069     37971
dram[3]:      34008     39201     37034     39021     44124     34953     53699     54004     47396     35599     51742     46454     36801     38978     40298     40800
dram[4]:      37283     36469     38187     39716     45446     40646     47029     59489     45703     51177     55122     46807     51121     44692     42414     43062
dram[5]:      41453     40290     39857     38006     45702     38541     49562     56878     46584     47254     49564     45525     36450     36505     43465     46112
dram[6]:      35587     33099     35052     37259     41579     44481     48231     47440     48341     49257     53856     47778     41323     42861     42832     41302
dram[7]:      37811     39135     40621     36066     38985     43129     52118     55472     51836     50626     44292     45309     34440     38341     37125     36429
dram[8]:      38401     43044     35621     36155     36044     40999     53639     58159     44823     51037     45120     48362     45591     38051     31633     36905
dram[9]:      40259     36620     41878     39424     44925     44774     62623     48057     48860     50337     57204     48834     34279     36200     44478     40253
dram[10]:      39997     38084     36265     37961     43886     39234     52320     60393     54238     43603     52309     51322     38323     42082     44245     35084
maximum mf latency per bank:
dram[0]:     122980    144399    165496    165554    146914    124470    197000    196838    199390    197054    240277    199539    199421    240316    199416    199407
dram[1]:     156264    156528    129365    130490    124474    168369    197068    197042    197009    196983    199482    199513    240337    240265    240264    240250
dram[2]:     157538    122728    165497    124483    168367    168332    196886    196874    197065    197097    199521    199548    269121    240324    240269    199470
dram[3]:     150716    122926    157276    133268    124496    124386    197009    197006    197029     93609    240293    240280    240298    239958    199503    240298
dram[4]:     174762    154241    124474    169056    168369    168375    168430    196990    199371    199252    240305    240306    240324    240342    240294    199576
dram[5]:     158537    141605    125690    124433    168380    168387    196730    197023    199470    197002    199453    240298    240308    240287    199519    240302
dram[6]:     147926    122987    124450    124344    168369    168381    196814    197067    239102    197015    240286    240293    199498    240310    199514    199609
dram[7]:     148683    149190    124359    124484    168388    168392    196849    197009    199385    197088    239103    199475    199421    240284    199419    199431
dram[8]:     174765    137069    165550    154748    168400    168407    197031    197057    199308    197065    199456    240285    240301    199509    199499    240272
dram[9]:     123008    134292    155759    151967    168366    168400    197005    196910    197054    199392    199527    240283    199398    240295    199512    240278
dram[10]:     174753    157034    124490    153750    145650    124496    197014    197042    239099    199192    240299    240268    240298    240309    199547    199436
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1406741 n_nop=1397855 n_act=727 n_pre=711 n_req=2003 n_rd=7260 n_write=188 bw_util=0.01059
n_activity=43291 dram_eff=0.3441
bk0: 500a 1403318i bk1: 496a 1403192i bk2: 448a 1403838i bk3: 448a 1403914i bk4: 396a 1404019i bk5: 396a 1404278i bk6: 384a 1404806i bk7: 384a 1404408i bk8: 424a 1404179i bk9: 424a 1403660i bk10: 456a 1403706i bk11: 456a 1404039i bk12: 512a 1403117i bk13: 512a 1402977i bk14: 512a 1403415i bk15: 512a 1403103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0214041
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1406741 n_nop=1397888 n_act=709 n_pre=693 n_req=2003 n_rd=7264 n_write=187 bw_util=0.01059
n_activity=42081 dram_eff=0.3541
bk0: 496a 1403545i bk1: 496a 1403183i bk2: 448a 1403767i bk3: 448a 1403343i bk4: 396a 1403926i bk5: 396a 1404104i bk6: 384a 1404128i bk7: 384a 1403995i bk8: 424a 1403721i bk9: 424a 1403296i bk10: 460a 1403319i bk11: 460a 1403400i bk12: 512a 1403394i bk13: 512a 1402846i bk14: 512a 1403454i bk15: 512a 1403268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0301726
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1406741 n_nop=1397861 n_act=724 n_pre=708 n_req=2003 n_rd=7260 n_write=188 bw_util=0.01059
n_activity=42020 dram_eff=0.3545
bk0: 496a 1403424i bk1: 492a 1403360i bk2: 448a 1403999i bk3: 448a 1403323i bk4: 396a 1403969i bk5: 396a 1403639i bk6: 384a 1403645i bk7: 384a 1403498i bk8: 424a 1403710i bk9: 424a 1403351i bk10: 460a 1403147i bk11: 460a 1403375i bk12: 512a 1403211i bk13: 512a 1402776i bk14: 512a 1402857i bk15: 512a 1402848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0289911
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1406741 n_nop=1397870 n_act=719 n_pre=703 n_req=2004 n_rd=7260 n_write=189 bw_util=0.01059
n_activity=42783 dram_eff=0.3482
bk0: 496a 1403171i bk1: 496a 1403240i bk2: 448a 1403819i bk3: 444a 1403734i bk4: 396a 1403740i bk5: 396a 1403390i bk6: 384a 1404114i bk7: 384a 1403535i bk8: 424a 1403390i bk9: 424a 1403348i bk10: 460a 1403032i bk11: 460a 1403336i bk12: 512a 1403087i bk13: 512a 1402916i bk14: 512a 1402843i bk15: 512a 1402464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0323542
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1406741 n_nop=1397906 n_act=698 n_pre=682 n_req=2004 n_rd=7268 n_write=187 bw_util=0.0106
n_activity=41263 dram_eff=0.3613
bk0: 496a 1402893i bk1: 496a 1402892i bk2: 448a 1403408i bk3: 448a 1403730i bk4: 392a 1404131i bk5: 396a 1403394i bk6: 384a 1403988i bk7: 384a 1403999i bk8: 424a 1403667i bk9: 424a 1403872i bk10: 460a 1403571i bk11: 460a 1403653i bk12: 512a 1403423i bk13: 512a 1402997i bk14: 516a 1402889i bk15: 516a 1402741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0359789
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1406741 n_nop=1397848 n_act=725 n_pre=709 n_req=2005 n_rd=7272 n_write=187 bw_util=0.0106
n_activity=41987 dram_eff=0.3553
bk0: 496a 1403589i bk1: 496a 1402796i bk2: 448a 1403693i bk3: 448a 1402979i bk4: 396a 1403988i bk5: 396a 1403459i bk6: 384a 1403780i bk7: 384a 1403885i bk8: 424a 1403643i bk9: 424a 1403577i bk10: 460a 1403700i bk11: 460a 1403477i bk12: 512a 1403169i bk13: 512a 1402973i bk14: 516a 1403300i bk15: 516a 1403041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0338563
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1406741 n_nop=1397905 n_act=697 n_pre=681 n_req=2004 n_rd=7272 n_write=186 bw_util=0.0106
n_activity=42582 dram_eff=0.3503
bk0: 496a 1403510i bk1: 496a 1403210i bk2: 448a 1403903i bk3: 448a 1403719i bk4: 396a 1404160i bk5: 396a 1404260i bk6: 384a 1404317i bk7: 384a 1403869i bk8: 424a 1403934i bk9: 424a 1404070i bk10: 460a 1403482i bk11: 460a 1403561i bk12: 512a 1403260i bk13: 512a 1403020i bk14: 516a 1403489i bk15: 516a 1403211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0220766
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1406741 n_nop=1397947 n_act=686 n_pre=670 n_req=1999 n_rd=7252 n_write=186 bw_util=0.01057
n_activity=40884 dram_eff=0.3639
bk0: 492a 1403664i bk1: 488a 1403505i bk2: 448a 1403665i bk3: 448a 1403974i bk4: 396a 1404406i bk5: 396a 1403884i bk6: 384a 1404081i bk7: 384a 1404362i bk8: 424a 1403902i bk9: 424a 1403482i bk10: 460a 1403483i bk11: 460a 1403586i bk12: 512a 1402865i bk13: 512a 1403016i bk14: 512a 1403441i bk15: 512a 1403561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0241423
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1406741 n_nop=1397917 n_act=696 n_pre=680 n_req=2006 n_rd=7256 n_write=192 bw_util=0.01059
n_activity=41660 dram_eff=0.3576
bk0: 492a 1403205i bk1: 492a 1403216i bk2: 448a 1403536i bk3: 448a 1403696i bk4: 396a 1404098i bk5: 396a 1404025i bk6: 384a 1404050i bk7: 384a 1403908i bk8: 424a 1403094i bk9: 424a 1403133i bk10: 460a 1403394i bk11: 460a 1403022i bk12: 516a 1403238i bk13: 508a 1402870i bk14: 512a 1403165i bk15: 512a 1402739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0362
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1406741 n_nop=1397905 n_act=700 n_pre=684 n_req=2004 n_rd=7264 n_write=188 bw_util=0.01059
n_activity=41451 dram_eff=0.3596
bk0: 492a 1403069i bk1: 492a 1403301i bk2: 448a 1403828i bk3: 448a 1404024i bk4: 396a 1404055i bk5: 396a 1404026i bk6: 384a 1403935i bk7: 384a 1403805i bk8: 428a 1403519i bk9: 428a 1403300i bk10: 460a 1403564i bk11: 460a 1403399i bk12: 512a 1403320i bk13: 512a 1402680i bk14: 512a 1403206i bk15: 512a 1402859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0285283
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1406741 n_nop=1397929 n_act=694 n_pre=678 n_req=2001 n_rd=7252 n_write=188 bw_util=0.01058
n_activity=41291 dram_eff=0.3604
bk0: 492a 1403266i bk1: 492a 1402765i bk2: 448a 1403979i bk3: 448a 1403471i bk4: 392a 1403951i bk5: 392a 1403568i bk6: 384a 1403468i bk7: 384a 1403352i bk8: 428a 1403073i bk9: 428a 1403443i bk10: 456a 1403260i bk11: 460a 1403262i bk12: 512a 1402868i bk13: 512a 1402873i bk14: 512a 1403211i bk15: 512a 1402815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0360315

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43728, Miss = 908, Miss_rate = 0.021, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 43586, Miss = 908, Miss_rate = 0.021, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[7]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 43404, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 43269, Miss = 909, Miss_rate = 0.021, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 43340, Miss = 909, Miss_rate = 0.021, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 43434, Miss = 909, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[12]: Access = 43762, Miss = 909, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 43628, Miss = 909, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 43102, Miss = 907, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 43682, Miss = 906, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 48324, Miss = 908, Miss_rate = 0.019, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 43634, Miss = 906, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 44452, Miss = 908, Miss_rate = 0.020, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 43947, Miss = 908, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3226
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.7648
	minimum = 6
	maximum = 802
Network latency average = 40.1721
	minimum = 6
	maximum = 660
Slowest packet = 884323
Flit latency average = 31.7846
	minimum = 6
	maximum = 660
Slowest flit = 1473750
Fragmentation average = 0.0721283
	minimum = 0
	maximum = 485
Injected packet rate average = 0.118146
	minimum = 0.0878234 (at node 2)
	maximum = 0.137846 (at node 46)
Accepted packet rate average = 0.118146
	minimum = 0.0878234 (at node 2)
	maximum = 0.137846 (at node 46)
Injected flit rate average = 0.210338
	minimum = 0.108918 (at node 2)
	maximum = 0.317904 (at node 46)
Accepted flit rate average= 0.210338
	minimum = 0.163001 (at node 30)
	maximum = 0.278654 (at node 14)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.3014 (13 samples)
	minimum = 6 (13 samples)
	maximum = 311.077 (13 samples)
Network latency average = 21.5181 (13 samples)
	minimum = 6 (13 samples)
	maximum = 231 (13 samples)
Flit latency average = 22.4335 (13 samples)
	minimum = 6 (13 samples)
	maximum = 230.308 (13 samples)
Fragmentation average = 0.00980766 (13 samples)
	minimum = 0 (13 samples)
	maximum = 82.8462 (13 samples)
Injected packet rate average = 0.0374162 (13 samples)
	minimum = 0.0279368 (13 samples)
	maximum = 0.103254 (13 samples)
Accepted packet rate average = 0.0374162 (13 samples)
	minimum = 0.0279368 (13 samples)
	maximum = 0.103254 (13 samples)
Injected flit rate average = 0.0606069 (13 samples)
	minimum = 0.0365595 (13 samples)
	maximum = 0.141778 (13 samples)
Accepted flit rate average = 0.0606069 (13 samples)
	minimum = 0.0455597 (13 samples)
	maximum = 0.196739 (13 samples)
Injected packet size average = 1.61981 (13 samples)
Accepted packet size average = 1.61981 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 36 sec (1776 sec)
gpgpu_simulation_rate = 12029 (inst/sec)
gpgpu_simulation_rate = 2054 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4190
gpu_sim_insn = 1323702
gpu_ipc =     315.9193
gpu_tot_sim_cycle = 3875195
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       5.8546
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 724900
gpu_stall_icnt2sh    = 2362211
partiton_reqs_in_parallel = 92180
partiton_reqs_in_parallel_total    = 15942366
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1377
partiton_reqs_in_parallel_util = 92180
partiton_reqs_in_parallel_util_total    = 15942366
gpu_sim_cycle_parition_util = 4190
gpu_tot_sim_cycle_parition_util    = 756993
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.0653
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     231.6440 GB/Sec
L2_BW_total  =      23.8050 GB/Sec
gpu_total_sim_rate=12646

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5386
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997556
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1499, 2268, 1530, 1806, 2054, 1601, 1740, 1944, 1880, 1557, 1803, 1786, 1904, 2046, 1674, 1762, 1255, 966, 1285, 1188, 995, 1499, 1375, 1230, 1007, 971, 941, 880, 1347, 1095, 1338, 1215, 1085, 943, 831, 1090, 1204, 807, 1219, 1074, 1151, 1398, 1063, 883, 876, 1140, 937, 1002, 1253, 1499, 1149, 1214, 1098, 1244, 1173, 1322, 1332, 1252, 1328, 1200, 1575, 1206, 1529, 1396, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 2955191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2929375
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 20930
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3601550	W0_Idle:1461179	W0_Scoreboard:32246012	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 466 
maxdqlatency = 0 
maxmflatency = 269121 
averagemflatency = 977 
max_icnt2mem_latency = 268869 
max_icnt2sh_latency = 3875194 
mrq_lat_table:16683 	300 	363 	1520 	798 	991 	874 	465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	742604 	205424 	3067 	2418 	1149 	2696 	1445 	6327 	5715 	1339 	902 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	161194 	34626 	353127 	184226 	90286 	116915 	9927 	1722 	1852 	1014 	2670 	1638 	6161 	5659 	1336 	901 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	159299 	164556 	330662 	32359 	848 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	274562 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	266 	163 	223 	404 	217 	69 	66 	91 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        11        14        22        16        16        16        16         7         9        14         9        12        21         8        12 
dram[1]:        12        11        14         9        16        16        16        16        11        12         9        12        12        14        16        10 
dram[2]:         8        19        12        12        16        15        17        16         8        10         7        10        15        16        11        20 
dram[3]:        12        10        16        10        16        16        16        18        12        11        11        22        10        12        11        11 
dram[4]:        10        11        20        11        16        16        17        16        11        10         8        12        18        12        12        11 
dram[5]:        18        10        10        12        16        16        17        16        10         8         9        12        12        22        14        12 
dram[6]:        12        11        10        28        16        16        16        16        10        12        10         9        10        16         8         8 
dram[7]:        12        10        12        12        16        16        16        16        10         9        10        11        10        16        10        20 
dram[8]:        16         8        12        10        16        16        16        16        11         9        11        10        12        14        20        12 
dram[9]:        16         9        11        16        16        16        16        16        12         9         8        11        11         8        20        22 
dram[10]:        24        14        12        10        16        16        17        16        14         9         9        10        18        22        16         9 
maximum service time to same row:
dram[0]:     92881     92061     97609     55660     83440     95590    126218     93356     91586     82731     84247     73370     95887     59201     54832     84416 
dram[1]:    109548     60973     74669     73052     72899     73121     99905     81871     60481    104505     60150    113822     88577    116143    114102    106394 
dram[2]:     60467     90827    151800    131384    195450    123468    116101    143204    114333    115852     56668    121640     68816     98823    102817     98448 
dram[3]:     95749     67588     90827    122705     78936    111569    102270     73249     62491    110258    103444     77414     76026     85714    103224     90227 
dram[4]:     91638     87472     61933     74638    118638    151260    141120     88045     89028     96124     91590    102975     55657     56921     61480     93104 
dram[5]:     74688     66033     94115     45792     75066    116574    136638     63503     72986    137816    110033     68848     67802     72815     66193     76857 
dram[6]:     82224     70273     65032     58838     97152    103224    104994    131628     72132     93077    106005     74380     61176     94370     88715     97620 
dram[7]:     72642     50337     93357     71528    129002    168218     90321    100211     82984     69575    123030    100476     65733     76030    147995     74479 
dram[8]:     74631     47276    114847     88803    170686    170687    144919     84502     70081     37076     91823     52925    103482     74140     63757     60720 
dram[9]:     61928    113850     55047    112540     85768    113850    104182    130080     96070    107750     51932     92600     94161     90622     81212    109549 
dram[10]:     96140     95887     78603    108938     96899    130925    126981     84429     88371    143633     62753     74635    102971     99426    100191     76658 
average row accesses per activate:
dram[0]:  2.820000  3.111111  3.764706  3.657143  2.756757  2.684211  3.310345  2.909091  2.521739  2.577778  2.519231  2.826087  2.181818  2.788461  2.440678  2.440678 
dram[1]:  3.181818  3.043478  2.723404  2.666667  3.187500  3.090909  2.594594  3.000000  2.577778  2.489362  2.220339  2.787234  3.200000  3.000000  2.823529  3.000000 
dram[2]:  2.800000  3.181818  3.200000  2.509804  3.290323  3.090909  2.939394  3.096774  3.052632  2.367347  2.339286  2.729167  3.063830  2.571429  2.250000  2.716981 
dram[3]:  2.916667  3.043478  3.047619  3.023809  3.000000  3.000000  2.666667  2.512820  2.294118  2.577778  2.847826  3.119048  2.880000  2.823529  2.880000  2.285714 
dram[4]:  2.592592  2.800000  2.560000  3.368421  3.607143  2.833333  3.880000  3.555556  2.697675  3.052632  2.620000  2.729167  2.938776  2.823529  2.685185  2.543860 
dram[5]:  3.500000  2.500000  3.121951  2.782609  2.914286  3.000000  3.031250  3.000000  2.697675  2.636364  2.568627  2.339286  2.666667  2.440678  3.295455  2.500000 
dram[6]:  3.181818  2.916667  2.666667  3.878788  2.684211  3.517241  2.742857  2.341463  2.697675  2.974359  2.471698  2.673469  2.769231  3.063830  3.020833  2.900000 
dram[7]:  3.088889  2.760000  2.844445  3.368421  3.400000  2.914286  2.823529  3.000000  3.052632  2.697675  2.847826  3.046512  2.482759  3.272727  2.482759  3.063830 
dram[8]:  2.836735  2.895833  3.121951  2.976744  3.517241  3.290323  2.400000  2.742857  2.636364  2.697675  2.787234  2.519231  3.282609  2.918367  3.200000  2.666667 
dram[9]:  3.021739  2.673077  3.121951  3.047619  2.684211  2.833333  3.200000  3.096774  2.720930  2.975000  2.568627  2.977273  3.000000  2.571429  3.000000  2.666667 
dram[10]:  3.159091  2.725490  3.764706  3.200000  2.941176  3.448276  2.939394  3.310345  3.105263  2.360000  2.166667  2.519231  2.735849  3.348837  2.880000  2.666667 
average row locality = 22036/7774 = 2.834577
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        10        10        17        16        16        17        16        16 
dram[1]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[2]:        16        17        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[3]:        16        16        16        16         3         3         0         2        11        10        16        16        16        16        16        16 
dram[4]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[5]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[6]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[7]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         3         0         0        10        10        16        16        22        16        16        16 
dram[9]:        16        16        16        16         3         3         0         0        10        12        16        16        16        16        16        16 
dram[10]:        16        16        16        16         2         2         1         0        11        11        16        16        17        16        16        16 
total reads: 2066
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:      37531     35515     38350     38124     42800     38533     56325     58088     48507     52694     54727     51469     33855     38125     36958     41332
dram[1]:      40740     38151     33804     38273     41172     48378     54681     51151     38775     41375     49470     49170     36565     38464     42920     35757
dram[2]:      38085     37587     37832     31719     40524     45935     51926     52963     57376     52141     51958     46949     38538     43235     41069     37971
dram[3]:      34008     39201     37082     39071     44256     35074     53937     54241     47547     35752     51829     46535     36801     38978     40298     40800
dram[4]:      37283     36469     38236     39767     45571     40772     47269     59738     45851     51325     55198     46883     51121     44692     42414     43062
dram[5]:      41453     40290     39905     38060     45840     38682     49830     57126     46744     47403     49640     45600     36450     36505     43465     46112
dram[6]:      35587     33099     35102     37309     41725     44617     48466     47678     48489     49401     53932     47853     41323     42861     42832     41302
dram[7]:      37811     39135     40670     36118     39118     43260     52354     55708     51989     50778     44369     45387     34440     38341     37125     36429
dram[8]:      38401     43044     35677     36210     36203     41147     53916     58416     45015     51212     45218     48442     48730     38051     31633     36905
dram[9]:      40259     36620     41929     39474     45062     44905     62866     48301     49004     50475     57279     48911     34279     36200     44478     40253
dram[10]:      39997     38084     36314     38013     44021     39365     52555     60638     54382     43743     52386     51400     38323     42082     44245     35084
maximum mf latency per bank:
dram[0]:     122980    144399    165496    165554    146914    124470    197000    196838    199390    197054    240277    199539    199421    240316    199416    199407
dram[1]:     156264    156528    129365    130490    124474    168369    197068    197042    197009    196983    199482    199513    240337    240265    240264    240250
dram[2]:     157538    122728    165497    124483    168367    168332    196886    196874    197065    197097    199521    199548    269121    240324    240269    199470
dram[3]:     150716    122926    157276    133268    124496    124386    197009    197006    197029     93609    240293    240280    240298    239958    199503    240298
dram[4]:     174762    154241    124474    169056    168369    168375    168430    196990    199371    199252    240305    240306    240324    240342    240294    199576
dram[5]:     158537    141605    125690    124433    168380    168387    196730    197023    199470    197002    199453    240298    240308    240287    199519    240302
dram[6]:     147926    122987    124450    124344    168369    168381    196814    197067    239102    197015    240286    240293    199498    240310    199514    199609
dram[7]:     148683    149190    124359    124484    168388    168392    196849    197009    199385    197088    239103    199475    199421    240284    199419    199431
dram[8]:     174765    137069    165550    154748    168400    168407    197031    197057    199308    197065    199456    240285    240301    199509    199499    240272
dram[9]:     123008    134292    155759    151967    168366    168400    197005    196910    197054    199392    199527    240283    199398    240295    199512    240278
dram[10]:     174753    157034    124490    153750    145650    124496    197014    197042    239099    199192    240299    240268    240298    240309    199547    199436
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414520 n_nop=1405634 n_act=727 n_pre=711 n_req=2003 n_rd=7260 n_write=188 bw_util=0.01053
n_activity=43291 dram_eff=0.3441
bk0: 500a 1411097i bk1: 496a 1410971i bk2: 448a 1411617i bk3: 448a 1411693i bk4: 396a 1411798i bk5: 396a 1412057i bk6: 384a 1412585i bk7: 384a 1412187i bk8: 424a 1411958i bk9: 424a 1411439i bk10: 456a 1411485i bk11: 456a 1411818i bk12: 512a 1410896i bk13: 512a 1410756i bk14: 512a 1411194i bk15: 512a 1410882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0212864
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414520 n_nop=1405667 n_act=709 n_pre=693 n_req=2003 n_rd=7264 n_write=187 bw_util=0.01054
n_activity=42081 dram_eff=0.3541
bk0: 496a 1411324i bk1: 496a 1410962i bk2: 448a 1411546i bk3: 448a 1411122i bk4: 396a 1411705i bk5: 396a 1411883i bk6: 384a 1411907i bk7: 384a 1411774i bk8: 424a 1411500i bk9: 424a 1411075i bk10: 460a 1411098i bk11: 460a 1411179i bk12: 512a 1411173i bk13: 512a 1410625i bk14: 512a 1411233i bk15: 512a 1411047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0300066
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414520 n_nop=1405640 n_act=724 n_pre=708 n_req=2003 n_rd=7260 n_write=188 bw_util=0.01053
n_activity=42020 dram_eff=0.3545
bk0: 496a 1411203i bk1: 492a 1411139i bk2: 448a 1411778i bk3: 448a 1411102i bk4: 396a 1411748i bk5: 396a 1411418i bk6: 384a 1411424i bk7: 384a 1411277i bk8: 424a 1411489i bk9: 424a 1411130i bk10: 460a 1410926i bk11: 460a 1411154i bk12: 512a 1410990i bk13: 512a 1410555i bk14: 512a 1410636i bk15: 512a 1410627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0288317
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414520 n_nop=1405649 n_act=719 n_pre=703 n_req=2004 n_rd=7260 n_write=189 bw_util=0.01053
n_activity=42783 dram_eff=0.3482
bk0: 496a 1410950i bk1: 496a 1411019i bk2: 448a 1411598i bk3: 444a 1411513i bk4: 396a 1411519i bk5: 396a 1411169i bk6: 384a 1411893i bk7: 384a 1411314i bk8: 424a 1411169i bk9: 424a 1411127i bk10: 460a 1410811i bk11: 460a 1411115i bk12: 512a 1410866i bk13: 512a 1410695i bk14: 512a 1410622i bk15: 512a 1410243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0321763
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414520 n_nop=1405685 n_act=698 n_pre=682 n_req=2004 n_rd=7268 n_write=187 bw_util=0.01054
n_activity=41263 dram_eff=0.3613
bk0: 496a 1410672i bk1: 496a 1410671i bk2: 448a 1411187i bk3: 448a 1411509i bk4: 392a 1411910i bk5: 396a 1411173i bk6: 384a 1411767i bk7: 384a 1411778i bk8: 424a 1411446i bk9: 424a 1411651i bk10: 460a 1411350i bk11: 460a 1411432i bk12: 512a 1411202i bk13: 512a 1410776i bk14: 516a 1410668i bk15: 516a 1410520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.035781
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414520 n_nop=1405627 n_act=725 n_pre=709 n_req=2005 n_rd=7272 n_write=187 bw_util=0.01055
n_activity=41987 dram_eff=0.3553
bk0: 496a 1411368i bk1: 496a 1410575i bk2: 448a 1411472i bk3: 448a 1410758i bk4: 396a 1411767i bk5: 396a 1411238i bk6: 384a 1411559i bk7: 384a 1411664i bk8: 424a 1411422i bk9: 424a 1411356i bk10: 460a 1411479i bk11: 460a 1411256i bk12: 512a 1410948i bk13: 512a 1410752i bk14: 516a 1411079i bk15: 516a 1410820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0336701
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414520 n_nop=1405684 n_act=697 n_pre=681 n_req=2004 n_rd=7272 n_write=186 bw_util=0.01054
n_activity=42582 dram_eff=0.3503
bk0: 496a 1411289i bk1: 496a 1410989i bk2: 448a 1411682i bk3: 448a 1411498i bk4: 396a 1411939i bk5: 396a 1412039i bk6: 384a 1412096i bk7: 384a 1411648i bk8: 424a 1411713i bk9: 424a 1411849i bk10: 460a 1411261i bk11: 460a 1411340i bk12: 512a 1411039i bk13: 512a 1410799i bk14: 516a 1411268i bk15: 516a 1410990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0219552
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414520 n_nop=1405726 n_act=686 n_pre=670 n_req=1999 n_rd=7252 n_write=186 bw_util=0.01052
n_activity=40884 dram_eff=0.3639
bk0: 492a 1411443i bk1: 488a 1411284i bk2: 448a 1411444i bk3: 448a 1411753i bk4: 396a 1412185i bk5: 396a 1411663i bk6: 384a 1411860i bk7: 384a 1412141i bk8: 424a 1411681i bk9: 424a 1411261i bk10: 460a 1411262i bk11: 460a 1411365i bk12: 512a 1410644i bk13: 512a 1410795i bk14: 512a 1411220i bk15: 512a 1411340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0240096
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414520 n_nop=1405696 n_act=696 n_pre=680 n_req=2006 n_rd=7256 n_write=192 bw_util=0.01053
n_activity=41660 dram_eff=0.3576
bk0: 492a 1410984i bk1: 492a 1410995i bk2: 448a 1411315i bk3: 448a 1411475i bk4: 396a 1411877i bk5: 396a 1411804i bk6: 384a 1411829i bk7: 384a 1411687i bk8: 424a 1410873i bk9: 424a 1410912i bk10: 460a 1411173i bk11: 460a 1410801i bk12: 516a 1411017i bk13: 508a 1410649i bk14: 512a 1410944i bk15: 512a 1410518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0360009
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414520 n_nop=1405684 n_act=700 n_pre=684 n_req=2004 n_rd=7264 n_write=188 bw_util=0.01054
n_activity=41451 dram_eff=0.3596
bk0: 492a 1410848i bk1: 492a 1411080i bk2: 448a 1411607i bk3: 448a 1411803i bk4: 396a 1411834i bk5: 396a 1411805i bk6: 384a 1411714i bk7: 384a 1411584i bk8: 428a 1411298i bk9: 428a 1411079i bk10: 460a 1411343i bk11: 460a 1411178i bk12: 512a 1411099i bk13: 512a 1410459i bk14: 512a 1410985i bk15: 512a 1410638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0283715
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414520 n_nop=1405708 n_act=694 n_pre=678 n_req=2001 n_rd=7252 n_write=188 bw_util=0.01052
n_activity=41291 dram_eff=0.3604
bk0: 492a 1411045i bk1: 492a 1410544i bk2: 448a 1411758i bk3: 448a 1411250i bk4: 392a 1411730i bk5: 392a 1411347i bk6: 384a 1411247i bk7: 384a 1411131i bk8: 428a 1410852i bk9: 428a 1411222i bk10: 456a 1411039i bk11: 460a 1411041i bk12: 512a 1410647i bk13: 512a 1410652i bk14: 512a 1410990i bk15: 512a 1410594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0358334

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44100, Miss = 908, Miss_rate = 0.021, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 43958, Miss = 908, Miss_rate = 0.021, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[7]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 43776, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 43641, Miss = 909, Miss_rate = 0.021, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 43712, Miss = 909, Miss_rate = 0.021, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 43806, Miss = 909, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[12]: Access = 44138, Miss = 909, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 44004, Miss = 909, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 43478, Miss = 907, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 44058, Miss = 906, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 50748, Miss = 908, Miss_rate = 0.018, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 44010, Miss = 906, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 44824, Miss = 908, Miss_rate = 0.020, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 44319, Miss = 908, Miss_rate = 0.020, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3226
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283297
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.5881
	minimum = 6
	maximum = 588
Network latency average = 41.3313
	minimum = 6
	maximum = 338
Slowest packet = 1928952
Flit latency average = 51.3232
	minimum = 6
	maximum = 337
Slowest flit = 3336010
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0488899
	minimum = 0.0381953 (at node 1)
	maximum = 0.289329 (at node 44)
Accepted packet rate average = 0.0488899
	minimum = 0.0381953 (at node 1)
	maximum = 0.289329 (at node 44)
Injected flit rate average = 0.0733349
	minimum = 0.0549057 (at node 30)
	maximum = 0.300788 (at node 44)
Accepted flit rate average= 0.0733349
	minimum = 0.0458343 (at node 1)
	maximum = 0.5672 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.2505 (14 samples)
	minimum = 6 (14 samples)
	maximum = 330.857 (14 samples)
Network latency average = 22.9334 (14 samples)
	minimum = 6 (14 samples)
	maximum = 238.643 (14 samples)
Flit latency average = 24.4971 (14 samples)
	minimum = 6 (14 samples)
	maximum = 237.929 (14 samples)
Fragmentation average = 0.00910711 (14 samples)
	minimum = 0 (14 samples)
	maximum = 76.9286 (14 samples)
Injected packet rate average = 0.0382357 (14 samples)
	minimum = 0.0286696 (14 samples)
	maximum = 0.116545 (14 samples)
Accepted packet rate average = 0.0382357 (14 samples)
	minimum = 0.0286696 (14 samples)
	maximum = 0.116545 (14 samples)
Injected flit rate average = 0.061516 (14 samples)
	minimum = 0.03787 (14 samples)
	maximum = 0.153135 (14 samples)
Accepted flit rate average = 0.061516 (14 samples)
	minimum = 0.0455793 (14 samples)
	maximum = 0.223201 (14 samples)
Injected packet size average = 1.60886 (14 samples)
Accepted packet size average = 1.60886 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 54 sec (1794 sec)
gpgpu_simulation_rate = 12646 (inst/sec)
gpgpu_simulation_rate = 2160 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 33880
gpu_sim_insn = 2978170
gpu_ipc =      87.9035
gpu_tot_sim_cycle = 4131733
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       6.2119
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 983310
gpu_stall_icnt2sh    = 3007484
partiton_reqs_in_parallel = 486950
partiton_reqs_in_parallel_total    = 16034546
partiton_level_parallism =      14.3728
partiton_level_parallism_total  =       3.9987
partiton_reqs_in_parallel_util = 486950
partiton_reqs_in_parallel_util_total    = 16034546
gpu_sim_cycle_parition_util = 32324
gpu_tot_sim_cycle_parition_util    = 761183
partiton_level_parallism_util =      15.0647
partiton_level_parallism_util_total  =      20.8209
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     543.2175 GB/Sec
L2_BW_total  =      26.7813 GB/Sec
gpu_total_sim_rate=13188

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5386
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1851, 2679, 1909, 2120, 2458, 1971, 2134, 2300, 2240, 1950, 2167, 2197, 2262, 2422, 2002, 2130, 1462, 1176, 1493, 1363, 1214, 1621, 1527, 1437, 1181, 1207, 1124, 1031, 1535, 1242, 1527, 1366, 1263, 1140, 1009, 1302, 1372, 983, 1398, 1225, 1304, 1580, 1271, 1077, 1054, 1287, 1105, 1169, 1406, 1651, 1317, 1436, 1265, 1418, 1360, 1489, 1539, 1430, 1547, 1338, 1723, 1369, 1692, 1604, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3644999
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3605729
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34384
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4169407	W0_Idle:1495874	W0_Scoreboard:33128076	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 466 
maxdqlatency = 0 
maxmflatency = 269121 
averagemflatency = 929 
max_icnt2mem_latency = 268869 
max_icnt2sh_latency = 4130371 
mrq_lat_table:16689 	300 	363 	1520 	798 	991 	874 	465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	842742 	287876 	4572 	4845 	2428 	3994 	5306 	7537 	5715 	1339 	902 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	172104 	36621 	409766 	238813 	109133 	148436 	18778 	3088 	3897 	2088 	3951 	5550 	7303 	5659 	1336 	901 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	177343 	217419 	439848 	39781 	1136 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	280920 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	279 	183 	244 	418 	217 	69 	66 	91 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        11        14        22        16        16        16        16         7         9        14         9        12        21         8        12 
dram[1]:        12        11        14         9        16        16        16        16        11        12         9        12        12        14        16        10 
dram[2]:         8        19        12        12        16        15        17        16         8        10         7        10        15        16        11        20 
dram[3]:        12        10        16        10        16        16        16        18        12        11        11        22        10        12        11        11 
dram[4]:        10        11        20        11        16        16        17        16        11        10         8        12        18        12        12        11 
dram[5]:        18        10        10        12        16        16        17        16        10         8         9        12        12        22        14        12 
dram[6]:        12        11        10        28        16        16        16        16        10        12        10         9        10        16         8         8 
dram[7]:        12        10        12        12        16        16        16        16        10         9        10        11        10        16        10        20 
dram[8]:        16         8        12        10        16        16        16        16        11         9        11        10        12        14        20        12 
dram[9]:        16         9        11        16        16        16        16        16        12         9         8        11        11         8        20        22 
dram[10]:        24        14        12        10        16        16        17        16        14         9         9        10        18        22        16         9 
maximum service time to same row:
dram[0]:     92881     92061     97609     55660     83440     95590    126218     93356     91586     82731     84247     73370     95887     59201     54832     84416 
dram[1]:    109548     60973     74669     73052     72899     73121     99905     81871     60481    104505     60150    113822     88577    116143    114102    106394 
dram[2]:     60467     90827    151800    131384    195450    123468    116101    143204    114333    115852     56668    121640     68816     98823    102817     98448 
dram[3]:     95749     67588     90827    122705     78936    111569    102270     73249     62491    110258    103444     77414     76026     85714    103224     90227 
dram[4]:     91638     87472     61933     74638    118638    151260    141120     88045     89028     96124     91590    102975     55657     56921     61480     93104 
dram[5]:     74688     66033     94115     45792     75066    116574    136638     63503     72986    137816    110033     68848     67802     72815     66193     76857 
dram[6]:     82224     70273     65032     58838     97152    103224    104994    131628     72132     93077    106005     74380     61176     94370     88715     97620 
dram[7]:     72642     50337     93357     71528    129002    168218     90321    100211     82984     69575    123030    100476     65733     76030    147995     74479 
dram[8]:     74631     47276    114847     88803    170686    170687    144919     84502     70081     37076     91823     52925    103482     74140     63757     60720 
dram[9]:     61928    113850     55047    112540     85768    113850    104182    130080     96070    107750     51932     92600     94161     90622     81212    109549 
dram[10]:     96140     95887     78603    108938     96899    130925    126981     84429     88371    143633     62753     74635    102971     99426    100191     76658 
average row accesses per activate:
dram[0]:  2.820000  3.111111  3.764706  3.657143  2.756757  2.684211  3.310345  2.909091  2.521739  2.577778  2.519231  2.826087  2.181818  2.788461  2.440678  2.440678 
dram[1]:  3.181818  3.043478  2.723404  2.666667  3.187500  3.090909  2.594594  3.000000  2.577778  2.489362  2.220339  2.787234  3.200000  3.000000  2.823529  3.000000 
dram[2]:  2.800000  3.133333  3.200000  2.509804  3.290323  3.090909  2.939394  3.096774  3.052632  2.367347  2.339286  2.729167  3.063830  2.571429  2.250000  2.716981 
dram[3]:  2.916667  3.043478  3.047619  2.976744  3.000000  3.000000  2.666667  2.512820  2.294118  2.577778  2.847826  3.119048  2.880000  2.823529  2.880000  2.285714 
dram[4]:  2.592592  2.800000  2.560000  3.368421  3.517241  2.833333  3.880000  3.555556  2.697675  3.052632  2.620000  2.729167  2.938776  2.823529  2.685185  2.543860 
dram[5]:  3.500000  2.500000  3.121951  2.782609  2.914286  3.000000  3.031250  3.000000  2.697675  2.636364  2.568627  2.339286  2.666667  2.440678  3.295455  2.500000 
dram[6]:  3.181818  2.916667  2.666667  3.878788  2.684211  3.517241  2.742857  2.341463  2.697675  2.974359  2.471698  2.673469  2.769231  3.063830  3.020833  2.900000 
dram[7]:  3.088889  2.725490  2.844445  3.368421  3.400000  2.914286  2.823529  3.000000  3.052632  2.697675  2.847826  3.046512  2.482759  3.272727  2.482759  3.063830 
dram[8]:  2.836735  2.895833  3.121951  2.976744  3.517241  3.290323  2.400000  2.742857  2.636364  2.697675  2.787234  2.519231  3.282609  2.880000  3.200000  2.666667 
dram[9]:  3.021739  2.673077  3.121951  3.047619  2.684211  2.833333  3.200000  3.096774  2.720930  2.975000  2.568627  2.977273  3.000000  2.571429  3.000000  2.666667 
dram[10]:  3.159091  2.725490  3.764706  3.200000  2.941176  3.448276  2.939394  3.310345  3.105263  2.360000  2.147541  2.519231  2.735849  3.348837  2.880000  2.666667 
average row locality = 22042/7780 = 2.833162
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        10        10        17        16        16        17        16        16 
dram[1]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[2]:        16        17        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[3]:        16        16        16        16         3         3         0         2        11        10        16        16        16        16        16        16 
dram[4]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[5]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[6]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[7]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         3         0         0        10        10        16        16        22        16        16        16 
dram[9]:        16        16        16        16         3         3         0         0        10        12        16        16        16        16        16        16 
dram[10]:        16        16        16        16         2         2         1         0        11        11        16        16        17        16        16        16 
total reads: 2066
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:      42531     40436     43082     42989     48995     45269     62263     64691     57455     61723     64599     61680     38881     41987     41527     45709
dram[1]:      45527     42716     38522     42865     47078     54821     60883     57666     47646     49903     58893     58556     40997     42775     47477     39985
dram[2]:      42019     42202     42686     36849     46852     51283     57890     59539     65765     61835     60863     56740     42942     47466     45556     42982
dram[3]:      38516     43535     42343     43741     50475     41200     60255     60563     56232     43541     61574     56052     41666     43436     44696     45110
dram[4]:      41924     41291     42606     44683     51862     46828     54192     66487     54130     60708     64619     56386     55219     49430     47010     47218
dram[5]:      45744     44772     45070     43331     52749     45342     56106     63514     55406     56765     59481     55344     41267     41078     47699     50155
dram[6]:      39713     37582     40304     42066     47943     50870     55167     54251     57192     58071     63071     55986     46255     47202     46764     45633
dram[7]:      43020     43909     45866     40822     45250     49561     58524     61756     60979     59764     53840     54825     39156     43059     41800     41079
dram[8]:      43165     47300     40512     40979     42191     47149     60464     65104     54432     59878     55560     57913     52753     42090     36502     41555
dram[9]:      44861     41398     47015     44306     51447     51433     69232     54313     57770     59211     67522     58137     38556     40558     49150     44273
dram[10]:      44692     42649     41387     42544     50517     45524     58712     66591     63635     52234     62092     60678     42820     46594     48801     39387
maximum mf latency per bank:
dram[0]:     122980    144399    165496    165554    146914    124470    197000    196838    199390    197054    240277    199539    199421    240316    199416    199407
dram[1]:     156264    156528    129365    130490    124474    168369    197068    197042    197009    196983    199482    199513    240337    240265    240264    240250
dram[2]:     157538    122728    165497    124483    168367    168332    196886    196874    197065    197097    199521    199548    269121    240324    240269    199470
dram[3]:     150716    122926    157276    133268    124496    124386    197009    197006    197029     93609    240293    240280    240298    239958    199503    240298
dram[4]:     174762    154241    124474    169056    168369    168375    168430    196990    199371    199252    240305    240306    240324    240342    240294    199576
dram[5]:     158537    141605    125690    124433    168380    168387    196730    197023    199470    197002    199453    240298    240308    240287    199519    240302
dram[6]:     147926    122987    124450    124344    168369    168381    196814    197067    239102    197015    240286    240293    199498    240310    199514    199609
dram[7]:     148683    149190    124359    124484    168388    168392    196849    197009    199385    197088    239103    199475    199421    240284    199419    199431
dram[8]:     174765    137069    165550    154748    168400    168407    197031    197057    199308    197065    199456    240285    240301    199509    199499    240272
dram[9]:     123008    134292    155759    151967    168366    168400    197005    196910    197054    199392    199527    240283    199398    240295    199512    240278
dram[10]:     174753    157034    124490    153750    145650    124496    197014    197042    239099    199192    240299    240268    240298    240309    199547    199436
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477429 n_nop=1468543 n_act=727 n_pre=711 n_req=2003 n_rd=7260 n_write=188 bw_util=0.01008
n_activity=43291 dram_eff=0.3441
bk0: 500a 1474006i bk1: 496a 1473880i bk2: 448a 1474526i bk3: 448a 1474602i bk4: 396a 1474707i bk5: 396a 1474966i bk6: 384a 1475494i bk7: 384a 1475096i bk8: 424a 1474867i bk9: 424a 1474348i bk10: 456a 1474394i bk11: 456a 1474727i bk12: 512a 1473805i bk13: 512a 1473665i bk14: 512a 1474103i bk15: 512a 1473791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.02038
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477429 n_nop=1468576 n_act=709 n_pre=693 n_req=2003 n_rd=7264 n_write=187 bw_util=0.01009
n_activity=42081 dram_eff=0.3541
bk0: 496a 1474233i bk1: 496a 1473871i bk2: 448a 1474455i bk3: 448a 1474031i bk4: 396a 1474614i bk5: 396a 1474792i bk6: 384a 1474816i bk7: 384a 1474683i bk8: 424a 1474409i bk9: 424a 1473984i bk10: 460a 1474007i bk11: 460a 1474088i bk12: 512a 1474082i bk13: 512a 1473534i bk14: 512a 1474142i bk15: 512a 1473956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.028729
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477429 n_nop=1468543 n_act=725 n_pre=709 n_req=2004 n_rd=7264 n_write=188 bw_util=0.01009
n_activity=42072 dram_eff=0.3542
bk0: 496a 1474113i bk1: 496a 1474017i bk2: 448a 1474686i bk3: 448a 1474010i bk4: 396a 1474656i bk5: 396a 1474326i bk6: 384a 1474332i bk7: 384a 1474185i bk8: 424a 1474398i bk9: 424a 1474039i bk10: 460a 1473835i bk11: 460a 1474063i bk12: 512a 1473900i bk13: 512a 1473465i bk14: 512a 1473546i bk15: 512a 1473537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.027604
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477429 n_nop=1468552 n_act=720 n_pre=704 n_req=2005 n_rd=7264 n_write=189 bw_util=0.01009
n_activity=42835 dram_eff=0.348
bk0: 496a 1473859i bk1: 496a 1473928i bk2: 448a 1474508i bk3: 448a 1474391i bk4: 396a 1474427i bk5: 396a 1474077i bk6: 384a 1474802i bk7: 384a 1474223i bk8: 424a 1474078i bk9: 424a 1474036i bk10: 460a 1473720i bk11: 460a 1474024i bk12: 512a 1473775i bk13: 512a 1473604i bk14: 512a 1473531i bk15: 512a 1473152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0308062
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477429 n_nop=1468588 n_act=699 n_pre=683 n_req=2005 n_rd=7272 n_write=187 bw_util=0.0101
n_activity=41315 dram_eff=0.3611
bk0: 496a 1473581i bk1: 496a 1473580i bk2: 448a 1474096i bk3: 448a 1474418i bk4: 396a 1474788i bk5: 396a 1474081i bk6: 384a 1474676i bk7: 384a 1474687i bk8: 424a 1474355i bk9: 424a 1474560i bk10: 460a 1474259i bk11: 460a 1474341i bk12: 512a 1474111i bk13: 512a 1473685i bk14: 516a 1473577i bk15: 516a 1473429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0342575
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477429 n_nop=1468536 n_act=725 n_pre=709 n_req=2005 n_rd=7272 n_write=187 bw_util=0.0101
n_activity=41987 dram_eff=0.3553
bk0: 496a 1474277i bk1: 496a 1473484i bk2: 448a 1474381i bk3: 448a 1473667i bk4: 396a 1474676i bk5: 396a 1474147i bk6: 384a 1474468i bk7: 384a 1474573i bk8: 424a 1474331i bk9: 424a 1474265i bk10: 460a 1474388i bk11: 460a 1474165i bk12: 512a 1473857i bk13: 512a 1473661i bk14: 516a 1473988i bk15: 516a 1473729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0322364
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477429 n_nop=1468593 n_act=697 n_pre=681 n_req=2004 n_rd=7272 n_write=186 bw_util=0.0101
n_activity=42582 dram_eff=0.3503
bk0: 496a 1474198i bk1: 496a 1473898i bk2: 448a 1474591i bk3: 448a 1474407i bk4: 396a 1474848i bk5: 396a 1474948i bk6: 384a 1475005i bk7: 384a 1474557i bk8: 424a 1474622i bk9: 424a 1474758i bk10: 460a 1474170i bk11: 460a 1474249i bk12: 512a 1473948i bk13: 512a 1473708i bk14: 516a 1474177i bk15: 516a 1473899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0210203
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477429 n_nop=1468629 n_act=687 n_pre=671 n_req=2000 n_rd=7256 n_write=186 bw_util=0.01007
n_activity=40936 dram_eff=0.3636
bk0: 492a 1474353i bk1: 492a 1474162i bk2: 448a 1474352i bk3: 448a 1474661i bk4: 396a 1475093i bk5: 396a 1474572i bk6: 384a 1474769i bk7: 384a 1475050i bk8: 424a 1474590i bk9: 424a 1474170i bk10: 460a 1474171i bk11: 460a 1474274i bk12: 512a 1473553i bk13: 512a 1473704i bk14: 512a 1474129i bk15: 512a 1474250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0229872
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477429 n_nop=1468599 n_act=697 n_pre=681 n_req=2007 n_rd=7260 n_write=192 bw_util=0.01009
n_activity=41712 dram_eff=0.3573
bk0: 492a 1473892i bk1: 492a 1473903i bk2: 448a 1474224i bk3: 448a 1474384i bk4: 396a 1474786i bk5: 396a 1474713i bk6: 384a 1474738i bk7: 384a 1474596i bk8: 424a 1473782i bk9: 424a 1473821i bk10: 460a 1474083i bk11: 460a 1473711i bk12: 516a 1473927i bk13: 512a 1473527i bk14: 512a 1473852i bk15: 512a 1473426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.034468
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477429 n_nop=1468593 n_act=700 n_pre=684 n_req=2004 n_rd=7264 n_write=188 bw_util=0.01009
n_activity=41451 dram_eff=0.3596
bk0: 492a 1473757i bk1: 492a 1473989i bk2: 448a 1474516i bk3: 448a 1474712i bk4: 396a 1474743i bk5: 396a 1474714i bk6: 384a 1474623i bk7: 384a 1474493i bk8: 428a 1474207i bk9: 428a 1473988i bk10: 460a 1474252i bk11: 460a 1474087i bk12: 512a 1474008i bk13: 512a 1473368i bk14: 512a 1473894i bk15: 512a 1473547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0271634
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477429 n_nop=1468611 n_act=695 n_pre=679 n_req=2002 n_rd=7256 n_write=188 bw_util=0.01008
n_activity=41343 dram_eff=0.3601
bk0: 492a 1473954i bk1: 492a 1473453i bk2: 448a 1474667i bk3: 448a 1474159i bk4: 392a 1474639i bk5: 392a 1474256i bk6: 384a 1474156i bk7: 384a 1474041i bk8: 428a 1473762i bk9: 428a 1474132i bk10: 460a 1473917i bk11: 460a 1473949i bk12: 512a 1473555i bk13: 512a 1473560i bk14: 512a 1473898i bk15: 512a 1473503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0343076

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53071, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 52795, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[7]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 52566, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 52529, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 52491, Miss = 909, Miss_rate = 0.017, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 52590, Miss = 909, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[12]: Access = 52868, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 52624, Miss = 909, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 52325, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 59628, Miss = 908, Miss_rate = 0.015, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 52732, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 53745, Miss = 908, Miss_rate = 0.017, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3226
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289655
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.8539
	minimum = 6
	maximum = 980
Network latency average = 44.1184
	minimum = 6
	maximum = 719
Slowest packet = 1955419
Flit latency average = 32.8902
	minimum = 6
	maximum = 719
Slowest flit = 3369408
Fragmentation average = 0.0125122
	minimum = 0
	maximum = 385
Injected packet rate average = 0.114626
	minimum = 0.0855987 (at node 20)
	maximum = 0.132545 (at node 48)
Accepted packet rate average = 0.114626
	minimum = 0.0855987 (at node 20)
	maximum = 0.132545 (at node 48)
Injected flit rate average = 0.19723
	minimum = 0.088698 (at node 20)
	maximum = 0.32042 (at node 44)
Accepted flit rate average= 0.19723
	minimum = 0.130907 (at node 41)
	maximum = 0.2819 (at node 3)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 41.224 (15 samples)
	minimum = 6 (15 samples)
	maximum = 374.133 (15 samples)
Network latency average = 24.3457 (15 samples)
	minimum = 6 (15 samples)
	maximum = 270.667 (15 samples)
Flit latency average = 25.0566 (15 samples)
	minimum = 6 (15 samples)
	maximum = 270 (15 samples)
Fragmentation average = 0.00933412 (15 samples)
	minimum = 0 (15 samples)
	maximum = 97.4667 (15 samples)
Injected packet rate average = 0.0433284 (15 samples)
	minimum = 0.0324649 (15 samples)
	maximum = 0.117612 (15 samples)
Accepted packet rate average = 0.0433284 (15 samples)
	minimum = 0.0324649 (15 samples)
	maximum = 0.117612 (15 samples)
Injected flit rate average = 0.0705636 (15 samples)
	minimum = 0.0412585 (15 samples)
	maximum = 0.164288 (15 samples)
Accepted flit rate average = 0.0705636 (15 samples)
	minimum = 0.0512678 (15 samples)
	maximum = 0.227114 (15 samples)
Injected packet size average = 1.62858 (15 samples)
Accepted packet size average = 1.62858 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 26 sec (1946 sec)
gpgpu_simulation_rate = 13188 (inst/sec)
gpgpu_simulation_rate = 2123 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2081
gpu_sim_insn = 1122762
gpu_ipc =     539.5300
gpu_tot_sim_cycle = 4355964
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       6.1498
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 983310
gpu_stall_icnt2sh    = 3007504
partiton_reqs_in_parallel = 45782
partiton_reqs_in_parallel_total    = 16521496
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8034
partiton_reqs_in_parallel_util = 45782
partiton_reqs_in_parallel_util_total    = 16521496
gpu_sim_cycle_parition_util = 2081
gpu_tot_sim_cycle_parition_util    = 793507
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.8239
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =     222.4532 GB/Sec
L2_BW_total  =      25.5090 GB/Sec
gpu_total_sim_rate=13695

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5386
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208321
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1872, 2700, 1930, 2141, 2479, 1992, 2155, 2321, 2261, 1986, 2188, 2218, 2298, 2458, 2023, 2151, 1498, 1212, 1529, 1399, 1235, 1657, 1548, 1458, 1202, 1228, 1145, 1052, 1556, 1263, 1548, 1402, 1299, 1176, 1030, 1338, 1393, 1004, 1434, 1246, 1340, 1601, 1292, 1098, 1090, 1323, 1126, 1205, 1427, 1687, 1353, 1472, 1301, 1439, 1381, 1525, 1560, 1451, 1568, 1374, 1744, 1405, 1728, 1625, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3665589
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3626319
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34384
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4199214	W0_Idle:1519825	W0_Scoreboard:33141007	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 466 
maxdqlatency = 0 
maxmflatency = 269121 
averagemflatency = 926 
max_icnt2mem_latency = 268869 
max_icnt2sh_latency = 4355963 
mrq_lat_table:16689 	300 	363 	1520 	798 	991 	874 	465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	847309 	288193 	4572 	4845 	2428 	3994 	5306 	7537 	5715 	1339 	902 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	173984 	36985 	409961 	239618 	110402 	148804 	18781 	3088 	3897 	2088 	3951 	5550 	7303 	5659 	1336 	901 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	179106 	217693 	439859 	39781 	1136 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	280920 	2836 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	284 	183 	244 	418 	217 	69 	66 	91 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        11        14        22        16        16        16        16         7         9        14         9        12        21         8        12 
dram[1]:        12        11        14         9        16        16        16        16        11        12         9        12        12        14        16        10 
dram[2]:         8        19        12        12        16        15        17        16         8        10         7        10        15        16        11        20 
dram[3]:        12        10        16        10        16        16        16        18        12        11        11        22        10        12        11        11 
dram[4]:        10        11        20        11        16        16        17        16        11        10         8        12        18        12        12        11 
dram[5]:        18        10        10        12        16        16        17        16        10         8         9        12        12        22        14        12 
dram[6]:        12        11        10        28        16        16        16        16        10        12        10         9        10        16         8         8 
dram[7]:        12        10        12        12        16        16        16        16        10         9        10        11        10        16        10        20 
dram[8]:        16         8        12        10        16        16        16        16        11         9        11        10        12        14        20        12 
dram[9]:        16         9        11        16        16        16        16        16        12         9         8        11        11         8        20        22 
dram[10]:        24        14        12        10        16        16        17        16        14         9         9        10        18        22        16         9 
maximum service time to same row:
dram[0]:     92881     92061     97609     55660     83440     95590    126218     93356     91586     82731     84247     73370     95887     59201     54832     84416 
dram[1]:    109548     60973     74669     73052     72899     73121     99905     81871     60481    104505     60150    113822     88577    116143    114102    106394 
dram[2]:     60467     90827    151800    131384    195450    123468    116101    143204    114333    115852     56668    121640     68816     98823    102817     98448 
dram[3]:     95749     67588     90827    122705     78936    111569    102270     73249     62491    110258    103444     77414     76026     85714    103224     90227 
dram[4]:     91638     87472     61933     74638    118638    151260    141120     88045     89028     96124     91590    102975     55657     56921     61480     93104 
dram[5]:     74688     66033     94115     45792     75066    116574    136638     63503     72986    137816    110033     68848     67802     72815     66193     76857 
dram[6]:     82224     70273     65032     58838     97152    103224    104994    131628     72132     93077    106005     74380     61176     94370     88715     97620 
dram[7]:     72642     50337     93357     71528    129002    168218     90321    100211     82984     69575    123030    100476     65733     76030    147995     74479 
dram[8]:     74631     47276    114847     88803    170686    170687    144919     84502     70081     37076     91823     52925    103482     74140     63757     60720 
dram[9]:     61928    113850     55047    112540     85768    113850    104182    130080     96070    107750     51932     92600     94161     90622     81212    109549 
dram[10]:     96140     95887     78603    108938     96899    130925    126981     84429     88371    143633     62753     74635    102971     99426    100191     76658 
average row accesses per activate:
dram[0]:  2.820000  3.111111  3.764706  3.657143  2.756757  2.684211  3.310345  2.909091  2.521739  2.577778  2.519231  2.826087  2.181818  2.788461  2.440678  2.440678 
dram[1]:  3.181818  3.043478  2.723404  2.666667  3.187500  3.090909  2.594594  3.000000  2.577778  2.489362  2.220339  2.787234  3.200000  3.000000  2.823529  3.000000 
dram[2]:  2.800000  3.133333  3.200000  2.509804  3.290323  3.090909  2.939394  3.096774  3.052632  2.367347  2.339286  2.729167  3.063830  2.571429  2.250000  2.716981 
dram[3]:  2.916667  3.043478  3.047619  2.976744  3.000000  3.000000  2.666667  2.512820  2.294118  2.577778  2.847826  3.119048  2.880000  2.823529  2.880000  2.285714 
dram[4]:  2.592592  2.800000  2.560000  3.368421  3.517241  2.833333  3.880000  3.555556  2.697675  3.052632  2.620000  2.729167  2.938776  2.823529  2.685185  2.543860 
dram[5]:  3.500000  2.500000  3.121951  2.782609  2.914286  3.000000  3.031250  3.000000  2.697675  2.636364  2.568627  2.339286  2.666667  2.440678  3.295455  2.500000 
dram[6]:  3.181818  2.916667  2.666667  3.878788  2.684211  3.517241  2.742857  2.341463  2.697675  2.974359  2.471698  2.673469  2.769231  3.063830  3.020833  2.900000 
dram[7]:  3.088889  2.725490  2.844445  3.368421  3.400000  2.914286  2.823529  3.000000  3.052632  2.697675  2.847826  3.046512  2.482759  3.272727  2.482759  3.063830 
dram[8]:  2.836735  2.895833  3.121951  2.976744  3.517241  3.290323  2.400000  2.742857  2.636364  2.697675  2.787234  2.519231  3.282609  2.880000  3.200000  2.666667 
dram[9]:  3.021739  2.673077  3.121951  3.047619  2.684211  2.833333  3.200000  3.096774  2.720930  2.975000  2.568627  2.977273  3.000000  2.571429  3.000000  2.666667 
dram[10]:  3.159091  2.725490  3.764706  3.200000  2.941176  3.448276  2.939394  3.310345  3.105263  2.360000  2.147541  2.519231  2.735849  3.348837  2.880000  2.666667 
average row locality = 22042/7780 = 2.833162
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        10        10        17        16        16        17        16        16 
dram[1]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[2]:        16        17        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[3]:        16        16        16        16         3         3         0         2        11        10        16        16        16        16        16        16 
dram[4]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[5]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[6]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[7]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         3         0         0        10        10        16        16        22        16        16        16 
dram[9]:        16        16        16        16         3         3         0         0        10        12        16        16        16        16        16        16 
dram[10]:        16        16        16        16         2         2         1         0        11        11        16        16        17        16        16        16 
total reads: 2066
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:      42531     40436     43092     43008     49027     45311     62411     64822     57524     61795     64627     61711     38881     41987     41527     45709
dram[1]:      45527     42716     38531     42878     47126     54867     61039     57806     47712     49974     58922     58584     40997     42775     47477     39985
dram[2]:      42019     42202     42699     36865     46888     51321     58027     59683     65826     61906     60892     56759     42942     47466     45556     42982
dram[3]:      38516     43535     42358     43755     50524     41238     60392     60715     56300     43600     61606     56066     41666     43436     44696     45110
dram[4]:      41924     41291     42618     44703     51915     46872     54334     66636     54200     60775     64644     56411     55219     49430     47010     47218
dram[5]:      45744     44772     45079     43354     52797     45393     56240     63661     55474     56825     59503     55369     41267     41078     47699     50155
dram[6]:      39713     37582     40321     42088     47997     50922     55319     54391     57260     58141     63089     56009     46255     47202     46764     45633
dram[7]:      43020     43909     45878     40841     45314     49610     58663     61904     61046     59828     53869     54849     39156     43059     41800     41079
dram[8]:      43165     47300     40539     40992     42247     47190     60608     65260     54511     59954     55586     57938     53735     42090     36502     41555
dram[9]:      44861     41398     47033     44318     51499     51486     69387     54457     57835     59280     67553     58148     38556     40558     49150     44273
dram[10]:      44692     42649     41401     42564     50566     45574     58857     66733     63695     52298     62125     60706     42820     46594     48801     39387
maximum mf latency per bank:
dram[0]:     122980    144399    165496    165554    146914    124470    197000    196838    199390    197054    240277    199539    199421    240316    199416    199407
dram[1]:     156264    156528    129365    130490    124474    168369    197068    197042    197009    196983    199482    199513    240337    240265    240264    240250
dram[2]:     157538    122728    165497    124483    168367    168332    196886    196874    197065    197097    199521    199548    269121    240324    240269    199470
dram[3]:     150716    122926    157276    133268    124496    124386    197009    197006    197029     93609    240293    240280    240298    239958    199503    240298
dram[4]:     174762    154241    124474    169056    168369    168375    168430    196990    199371    199252    240305    240306    240324    240342    240294    199576
dram[5]:     158537    141605    125690    124433    168380    168387    196730    197023    199470    197002    199453    240298    240308    240287    199519    240302
dram[6]:     147926    122987    124450    124344    168369    168381    196814    197067    239102    197015    240286    240293    199498    240310    199514    199609
dram[7]:     148683    149190    124359    124484    168388    168392    196849    197009    199385    197088    239103    199475    199421    240284    199419    199431
dram[8]:     174765    137069    165550    154748    168400    168407    197031    197057    199308    197065    199456    240285    240301    199509    199499    240272
dram[9]:     123008    134292    155759    151967    168366    168400    197005    196910    197054    199392    199527    240283    199398    240295    199512    240278
dram[10]:     174753    157034    124490    153750    145650    124496    197014    197042    239099    199192    240299    240268    240298    240309    199547    199436
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1481292 n_nop=1472406 n_act=727 n_pre=711 n_req=2003 n_rd=7260 n_write=188 bw_util=0.01006
n_activity=43291 dram_eff=0.3441
bk0: 500a 1477869i bk1: 496a 1477743i bk2: 448a 1478389i bk3: 448a 1478465i bk4: 396a 1478570i bk5: 396a 1478829i bk6: 384a 1479357i bk7: 384a 1478959i bk8: 424a 1478730i bk9: 424a 1478211i bk10: 456a 1478257i bk11: 456a 1478590i bk12: 512a 1477668i bk13: 512a 1477528i bk14: 512a 1477966i bk15: 512a 1477654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0203268
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1481292 n_nop=1472439 n_act=709 n_pre=693 n_req=2003 n_rd=7264 n_write=187 bw_util=0.01006
n_activity=42081 dram_eff=0.3541
bk0: 496a 1478096i bk1: 496a 1477734i bk2: 448a 1478318i bk3: 448a 1477894i bk4: 396a 1478477i bk5: 396a 1478655i bk6: 384a 1478679i bk7: 384a 1478546i bk8: 424a 1478272i bk9: 424a 1477847i bk10: 460a 1477870i bk11: 460a 1477951i bk12: 512a 1477945i bk13: 512a 1477397i bk14: 512a 1478005i bk15: 512a 1477819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.028654
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1481292 n_nop=1472406 n_act=725 n_pre=709 n_req=2004 n_rd=7264 n_write=188 bw_util=0.01006
n_activity=42072 dram_eff=0.3542
bk0: 496a 1477976i bk1: 496a 1477880i bk2: 448a 1478549i bk3: 448a 1477873i bk4: 396a 1478519i bk5: 396a 1478189i bk6: 384a 1478195i bk7: 384a 1478048i bk8: 424a 1478261i bk9: 424a 1477902i bk10: 460a 1477698i bk11: 460a 1477926i bk12: 512a 1477763i bk13: 512a 1477328i bk14: 512a 1477409i bk15: 512a 1477400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.027532
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1481292 n_nop=1472415 n_act=720 n_pre=704 n_req=2005 n_rd=7264 n_write=189 bw_util=0.01006
n_activity=42835 dram_eff=0.348
bk0: 496a 1477722i bk1: 496a 1477791i bk2: 448a 1478371i bk3: 448a 1478254i bk4: 396a 1478290i bk5: 396a 1477940i bk6: 384a 1478665i bk7: 384a 1478086i bk8: 424a 1477941i bk9: 424a 1477899i bk10: 460a 1477583i bk11: 460a 1477887i bk12: 512a 1477638i bk13: 512a 1477467i bk14: 512a 1477394i bk15: 512a 1477015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0307259
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1481292 n_nop=1472451 n_act=699 n_pre=683 n_req=2005 n_rd=7272 n_write=187 bw_util=0.01007
n_activity=41315 dram_eff=0.3611
bk0: 496a 1477444i bk1: 496a 1477443i bk2: 448a 1477959i bk3: 448a 1478281i bk4: 396a 1478651i bk5: 396a 1477944i bk6: 384a 1478539i bk7: 384a 1478550i bk8: 424a 1478218i bk9: 424a 1478423i bk10: 460a 1478122i bk11: 460a 1478204i bk12: 512a 1477974i bk13: 512a 1477548i bk14: 516a 1477440i bk15: 516a 1477292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0341681
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1481292 n_nop=1472399 n_act=725 n_pre=709 n_req=2005 n_rd=7272 n_write=187 bw_util=0.01007
n_activity=41987 dram_eff=0.3553
bk0: 496a 1478140i bk1: 496a 1477347i bk2: 448a 1478244i bk3: 448a 1477530i bk4: 396a 1478539i bk5: 396a 1478010i bk6: 384a 1478331i bk7: 384a 1478436i bk8: 424a 1478194i bk9: 424a 1478128i bk10: 460a 1478251i bk11: 460a 1478028i bk12: 512a 1477720i bk13: 512a 1477524i bk14: 516a 1477851i bk15: 516a 1477592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0321523
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1481292 n_nop=1472456 n_act=697 n_pre=681 n_req=2004 n_rd=7272 n_write=186 bw_util=0.01007
n_activity=42582 dram_eff=0.3503
bk0: 496a 1478061i bk1: 496a 1477761i bk2: 448a 1478454i bk3: 448a 1478270i bk4: 396a 1478711i bk5: 396a 1478811i bk6: 384a 1478868i bk7: 384a 1478420i bk8: 424a 1478485i bk9: 424a 1478621i bk10: 460a 1478033i bk11: 460a 1478112i bk12: 512a 1477811i bk13: 512a 1477571i bk14: 516a 1478040i bk15: 516a 1477762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0209655
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1481292 n_nop=1472492 n_act=687 n_pre=671 n_req=2000 n_rd=7256 n_write=186 bw_util=0.01005
n_activity=40936 dram_eff=0.3636
bk0: 492a 1478216i bk1: 492a 1478025i bk2: 448a 1478215i bk3: 448a 1478524i bk4: 396a 1478956i bk5: 396a 1478435i bk6: 384a 1478632i bk7: 384a 1478913i bk8: 424a 1478453i bk9: 424a 1478033i bk10: 460a 1478034i bk11: 460a 1478137i bk12: 512a 1477416i bk13: 512a 1477567i bk14: 512a 1477992i bk15: 512a 1478113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0229273
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1481292 n_nop=1472462 n_act=697 n_pre=681 n_req=2007 n_rd=7260 n_write=192 bw_util=0.01006
n_activity=41712 dram_eff=0.3573
bk0: 492a 1477755i bk1: 492a 1477766i bk2: 448a 1478087i bk3: 448a 1478247i bk4: 396a 1478649i bk5: 396a 1478576i bk6: 384a 1478601i bk7: 384a 1478459i bk8: 424a 1477645i bk9: 424a 1477684i bk10: 460a 1477946i bk11: 460a 1477574i bk12: 516a 1477790i bk13: 512a 1477390i bk14: 512a 1477715i bk15: 512a 1477289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0343781
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1481292 n_nop=1472456 n_act=700 n_pre=684 n_req=2004 n_rd=7264 n_write=188 bw_util=0.01006
n_activity=41451 dram_eff=0.3596
bk0: 492a 1477620i bk1: 492a 1477852i bk2: 448a 1478379i bk3: 448a 1478575i bk4: 396a 1478606i bk5: 396a 1478577i bk6: 384a 1478486i bk7: 384a 1478356i bk8: 428a 1478070i bk9: 428a 1477851i bk10: 460a 1478115i bk11: 460a 1477950i bk12: 512a 1477871i bk13: 512a 1477231i bk14: 512a 1477757i bk15: 512a 1477410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0270926
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1481292 n_nop=1472474 n_act=695 n_pre=679 n_req=2002 n_rd=7256 n_write=188 bw_util=0.01005
n_activity=41343 dram_eff=0.3601
bk0: 492a 1477817i bk1: 492a 1477316i bk2: 448a 1478530i bk3: 448a 1478022i bk4: 392a 1478502i bk5: 392a 1478119i bk6: 384a 1478019i bk7: 384a 1477904i bk8: 428a 1477625i bk9: 428a 1477995i bk10: 460a 1477780i bk11: 460a 1477812i bk12: 512a 1477418i bk13: 512a 1477423i bk14: 512a 1477761i bk15: 512a 1477366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0342181

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53254, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 52985, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[7]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 52760, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 52722, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 52671, Miss = 909, Miss_rate = 0.017, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 52786, Miss = 909, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[12]: Access = 53061, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 52814, Miss = 909, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 52526, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 53124, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 60528, Miss = 908, Miss_rate = 0.015, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 52920, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 53942, Miss = 908, Miss_rate = 0.017, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 53387, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3226
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292491
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.3911
	minimum = 6
	maximum = 582
Network latency average = 28.7865
	minimum = 6
	maximum = 417
Slowest packet = 2337753
Flit latency average = 33.7829
	minimum = 6
	maximum = 416
Slowest flit = 4024861
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0469615
	minimum = 0.0317308 (at node 17)
	maximum = 0.216346 (at node 44)
Accepted packet rate average = 0.0469615
	minimum = 0.0317308 (at node 17)
	maximum = 0.216346 (at node 44)
Injected flit rate average = 0.0704423
	minimum = 0.0480769 (at node 17)
	maximum = 0.239423 (at node 44)
Accepted flit rate average= 0.0704423
	minimum = 0.0471154 (at node 17)
	maximum = 0.409615 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 41.797 (16 samples)
	minimum = 6 (16 samples)
	maximum = 387.125 (16 samples)
Network latency average = 24.6233 (16 samples)
	minimum = 6 (16 samples)
	maximum = 279.812 (16 samples)
Flit latency average = 25.602 (16 samples)
	minimum = 6 (16 samples)
	maximum = 279.125 (16 samples)
Fragmentation average = 0.00875074 (16 samples)
	minimum = 0 (16 samples)
	maximum = 91.375 (16 samples)
Injected packet rate average = 0.0435555 (16 samples)
	minimum = 0.032419 (16 samples)
	maximum = 0.123783 (16 samples)
Accepted packet rate average = 0.0435555 (16 samples)
	minimum = 0.032419 (16 samples)
	maximum = 0.123783 (16 samples)
Injected flit rate average = 0.0705561 (16 samples)
	minimum = 0.0416847 (16 samples)
	maximum = 0.168984 (16 samples)
Accepted flit rate average = 0.0705561 (16 samples)
	minimum = 0.0510083 (16 samples)
	maximum = 0.238521 (16 samples)
Injected packet size average = 1.61991 (16 samples)
Accepted packet size average = 1.61991 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 36 sec (1956 sec)
gpgpu_simulation_rate = 13695 (inst/sec)
gpgpu_simulation_rate = 2226 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 5345
gpu_sim_insn = 1288129
gpu_ipc =     240.9970
gpu_tot_sim_cycle = 4583967
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       6.1250
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 983310
gpu_stall_icnt2sh    = 3007504
partiton_reqs_in_parallel = 117590
partiton_reqs_in_parallel_total    = 16567278
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6398
partiton_reqs_in_parallel_util = 117590
partiton_reqs_in_parallel_util_total    = 16567278
gpu_sim_cycle_parition_util = 5345
gpu_tot_sim_cycle_parition_util    = 795588
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.8318
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =     155.5380 GB/Sec
L2_BW_total  =      24.4215 GB/Sec
gpu_total_sim_rate=14252

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5386
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1252037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1895, 2723, 1953, 2164, 2502, 2070, 2218, 2344, 2354, 2009, 2211, 2341, 2321, 2481, 2086, 2174, 1521, 1235, 1637, 1422, 1313, 1680, 1571, 1481, 1295, 1251, 1168, 1075, 1579, 1286, 1571, 1495, 1407, 1239, 1053, 1416, 1416, 1027, 1457, 1324, 1363, 1624, 1315, 1121, 1113, 1446, 1149, 1228, 1450, 1710, 1376, 1535, 1324, 1462, 1404, 1548, 1583, 1529, 1721, 1512, 1767, 1428, 1751, 1718, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3666278
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3627008
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34384
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4205740	W0_Idle:1534457	W0_Scoreboard:33260370	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 466 
maxdqlatency = 0 
maxmflatency = 269121 
averagemflatency = 920 
max_icnt2mem_latency = 268869 
max_icnt2sh_latency = 4582936 
mrq_lat_table:16689 	300 	363 	1520 	798 	991 	874 	465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	856080 	288193 	4572 	4845 	2428 	3994 	5306 	7537 	5715 	1339 	902 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	181432 	37022 	409961 	239618 	111688 	148804 	18781 	3088 	3897 	2088 	3951 	5550 	7303 	5659 	1336 	901 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	186889 	217958 	439859 	39781 	1136 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	280920 	3559 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	295 	183 	244 	418 	217 	69 	66 	91 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        11        14        22        16        16        16        16         7         9        14         9        12        21         8        12 
dram[1]:        12        11        14         9        16        16        16        16        11        12         9        12        12        14        16        10 
dram[2]:         8        19        12        12        16        15        17        16         8        10         7        10        15        16        11        20 
dram[3]:        12        10        16        10        16        16        16        18        12        11        11        22        10        12        11        11 
dram[4]:        10        11        20        11        16        16        17        16        11        10         8        12        18        12        12        11 
dram[5]:        18        10        10        12        16        16        17        16        10         8         9        12        12        22        14        12 
dram[6]:        12        11        10        28        16        16        16        16        10        12        10         9        10        16         8         8 
dram[7]:        12        10        12        12        16        16        16        16        10         9        10        11        10        16        10        20 
dram[8]:        16         8        12        10        16        16        16        16        11         9        11        10        12        14        20        12 
dram[9]:        16         9        11        16        16        16        16        16        12         9         8        11        11         8        20        22 
dram[10]:        24        14        12        10        16        16        17        16        14         9         9        10        18        22        16         9 
maximum service time to same row:
dram[0]:     92881     92061     97609     55660     83440     95590    126218     93356     91586     82731     84247     73370     95887     59201     54832     84416 
dram[1]:    109548     60973     74669     73052     72899     73121     99905     81871     60481    104505     60150    113822     88577    116143    114102    106394 
dram[2]:     60467     90827    151800    131384    195450    123468    116101    143204    114333    115852     56668    121640     68816     98823    102817     98448 
dram[3]:     95749     67588     90827    122705     78936    111569    102270     73249     62491    110258    103444     77414     76026     85714    103224     90227 
dram[4]:     91638     87472     61933     74638    118638    151260    141120     88045     89028     96124     91590    102975     55657     56921     61480     93104 
dram[5]:     74688     66033     94115     45792     75066    116574    136638     63503     72986    137816    110033     68848     67802     72815     66193     76857 
dram[6]:     82224     70273     65032     58838     97152    103224    104994    131628     72132     93077    106005     74380     61176     94370     88715     97620 
dram[7]:     72642     50337     93357     71528    129002    168218     90321    100211     82984     69575    123030    100476     65733     76030    147995     74479 
dram[8]:     74631     47276    114847     88803    170686    170687    144919     84502     70081     37076     91823     52925    103482     74140     63757     60720 
dram[9]:     61928    113850     55047    112540     85768    113850    104182    130080     96070    107750     51932     92600     94161     90622     81212    109549 
dram[10]:     96140     95887     78603    108938     96899    130925    126981     84429     88371    143633     62753     74635    102971     99426    100191     76658 
average row accesses per activate:
dram[0]:  2.820000  3.111111  3.764706  3.657143  2.756757  2.684211  3.310345  2.909091  2.521739  2.577778  2.519231  2.826087  2.181818  2.788461  2.440678  2.440678 
dram[1]:  3.181818  3.043478  2.723404  2.666667  3.187500  3.090909  2.594594  3.000000  2.577778  2.489362  2.220339  2.787234  3.200000  3.000000  2.823529  3.000000 
dram[2]:  2.800000  3.133333  3.200000  2.509804  3.290323  3.090909  2.939394  3.096774  3.052632  2.367347  2.339286  2.729167  3.063830  2.571429  2.250000  2.716981 
dram[3]:  2.916667  3.043478  3.047619  2.976744  3.000000  3.000000  2.666667  2.512820  2.294118  2.577778  2.847826  3.119048  2.880000  2.823529  2.880000  2.285714 
dram[4]:  2.592592  2.800000  2.560000  3.368421  3.517241  2.833333  3.880000  3.555556  2.697675  3.052632  2.620000  2.729167  2.938776  2.823529  2.685185  2.543860 
dram[5]:  3.500000  2.500000  3.121951  2.782609  2.914286  3.000000  3.031250  3.000000  2.697675  2.636364  2.568627  2.339286  2.666667  2.440678  3.295455  2.500000 
dram[6]:  3.181818  2.916667  2.666667  3.878788  2.684211  3.517241  2.742857  2.341463  2.697675  2.974359  2.471698  2.673469  2.769231  3.063830  3.020833  2.900000 
dram[7]:  3.088889  2.725490  2.844445  3.368421  3.400000  2.914286  2.823529  3.000000  3.052632  2.697675  2.847826  3.046512  2.482759  3.272727  2.482759  3.063830 
dram[8]:  2.836735  2.895833  3.121951  2.976744  3.517241  3.290323  2.400000  2.742857  2.636364  2.697675  2.787234  2.519231  3.282609  2.880000  3.200000  2.666667 
dram[9]:  3.021739  2.673077  3.121951  3.047619  2.684211  2.833333  3.200000  3.096774  2.720930  2.975000  2.568627  2.977273  3.000000  2.571429  3.000000  2.666667 
dram[10]:  3.159091  2.725490  3.764706  3.200000  2.941176  3.448276  2.939394  3.310345  3.105263  2.360000  2.147541  2.519231  2.735849  3.348837  2.880000  2.666667 
average row locality = 22042/7780 = 2.833162
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        10        10        17        16        16        17        16        16 
dram[1]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[2]:        16        17        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[3]:        16        16        16        16         3         3         0         2        11        10        16        16        16        16        16        16 
dram[4]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[5]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[6]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[7]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         3         0         0        10        10        16        16        22        16        16        16 
dram[9]:        16        16        16        16         3         3         0         0        10        12        16        16        16        16        16        16 
dram[10]:        16        16        16        16         2         2         1         0        11        11        16        16        17        16        16        16 
total reads: 2066
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:      42575     40466     43164     43083     49154     45448     62459     64867     57583     61872     64697     61791     38913     42016     41552     45749
dram[1]:      45550     42750     38603     42949     47263     55014     61074     57837     47792     50035     59004     58670     41021     42804     47499     40020
dram[2]:      42047     42238     42777     36938     47019     51447     58057     59699     65895     61982     60982     56840     42963     47487     45584     43012
dram[3]:      38542     43558     42444     43831     50651     41365     60420     60732     56374     43704     61679     56145     41702     43477     44718     45140
dram[4]:      41962     41335     42689     44780     52063     47007     54353     66656     54267     60864     64728     56486     55236     49463     47035     47244
dram[5]:      45764     44796     45151     43432     52931     45532     56261     63694     55556     56899     59580     55437     41299     41110     47719     50187
dram[6]:      39743     37608     40397     42166     48112     51050     55357     54410     57321     58215     63168     56099     46299     47243     46803     45663
dram[7]:      43059     43948     45946     40936     45447     49733     58693     61937     61106     59900     53947     54913     39183     43082     41838     41113
dram[8]:      43208     47354     40625     41084     42372     47311     60677     65280     54603     60031     55665     58017     53766     42108     36536     41596
dram[9]:      44878     41421     47096     44391     51641     51635     69416     54484     57917     59363     67619     58219     38599     40592     49184     44313
dram[10]:      44716     42682     41474     42645     50680     45684     58881     66753     63759     52371     62199     60800     42846     46619     48834     39412
maximum mf latency per bank:
dram[0]:     122980    144399    165496    165554    146914    124470    197000    196838    199390    197054    240277    199539    199421    240316    199416    199407
dram[1]:     156264    156528    129365    130490    124474    168369    197068    197042    197009    196983    199482    199513    240337    240265    240264    240250
dram[2]:     157538    122728    165497    124483    168367    168332    196886    196874    197065    197097    199521    199548    269121    240324    240269    199470
dram[3]:     150716    122926    157276    133268    124496    124386    197009    197006    197029     93609    240293    240280    240298    239958    199503    240298
dram[4]:     174762    154241    124474    169056    168369    168375    168430    196990    199371    199252    240305    240306    240324    240342    240294    199576
dram[5]:     158537    141605    125690    124433    168380    168387    196730    197023    199470    197002    199453    240298    240308    240287    199519    240302
dram[6]:     147926    122987    124450    124344    168369    168381    196814    197067    239102    197015    240286    240293    199498    240310    199514    199609
dram[7]:     148683    149190    124359    124484    168388    168392    196849    197009    199385    197088    239103    199475    199421    240284    199419    199431
dram[8]:     174765    137069    165550    154748    168400    168407    197031    197057    199308    197065    199456    240285    240301    199509    199499    240272
dram[9]:     123008    134292    155759    151967    168366    168400    197005    196910    197054    199392    199527    240283    199398    240295    199512    240278
dram[10]:     174753    157034    124490    153750    145650    124496    197014    197042    239099    199192    240299    240268    240298    240309    199547    199436
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1491216 n_nop=1482330 n_act=727 n_pre=711 n_req=2003 n_rd=7260 n_write=188 bw_util=0.009989
n_activity=43291 dram_eff=0.3441
bk0: 500a 1487793i bk1: 496a 1487667i bk2: 448a 1488313i bk3: 448a 1488389i bk4: 396a 1488494i bk5: 396a 1488753i bk6: 384a 1489281i bk7: 384a 1488883i bk8: 424a 1488654i bk9: 424a 1488135i bk10: 456a 1488181i bk11: 456a 1488514i bk12: 512a 1487592i bk13: 512a 1487452i bk14: 512a 1487890i bk15: 512a 1487578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0201916
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1491216 n_nop=1482363 n_act=709 n_pre=693 n_req=2003 n_rd=7264 n_write=187 bw_util=0.009993
n_activity=42081 dram_eff=0.3541
bk0: 496a 1488020i bk1: 496a 1487658i bk2: 448a 1488242i bk3: 448a 1487818i bk4: 396a 1488401i bk5: 396a 1488579i bk6: 384a 1488603i bk7: 384a 1488470i bk8: 424a 1488196i bk9: 424a 1487771i bk10: 460a 1487794i bk11: 460a 1487875i bk12: 512a 1487869i bk13: 512a 1487321i bk14: 512a 1487929i bk15: 512a 1487743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0284633
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1491216 n_nop=1482330 n_act=725 n_pre=709 n_req=2004 n_rd=7264 n_write=188 bw_util=0.009995
n_activity=42072 dram_eff=0.3542
bk0: 496a 1487900i bk1: 496a 1487804i bk2: 448a 1488473i bk3: 448a 1487797i bk4: 396a 1488443i bk5: 396a 1488113i bk6: 384a 1488119i bk7: 384a 1487972i bk8: 424a 1488185i bk9: 424a 1487826i bk10: 460a 1487622i bk11: 460a 1487850i bk12: 512a 1487687i bk13: 512a 1487252i bk14: 512a 1487333i bk15: 512a 1487324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0273488
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1491216 n_nop=1482339 n_act=720 n_pre=704 n_req=2005 n_rd=7264 n_write=189 bw_util=0.009996
n_activity=42835 dram_eff=0.348
bk0: 496a 1487646i bk1: 496a 1487715i bk2: 448a 1488295i bk3: 448a 1488178i bk4: 396a 1488214i bk5: 396a 1487864i bk6: 384a 1488589i bk7: 384a 1488010i bk8: 424a 1487865i bk9: 424a 1487823i bk10: 460a 1487507i bk11: 460a 1487811i bk12: 512a 1487562i bk13: 512a 1487391i bk14: 512a 1487318i bk15: 512a 1486939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0305214
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1491216 n_nop=1482375 n_act=699 n_pre=683 n_req=2005 n_rd=7272 n_write=187 bw_util=0.01
n_activity=41315 dram_eff=0.3611
bk0: 496a 1487368i bk1: 496a 1487367i bk2: 448a 1487883i bk3: 448a 1488205i bk4: 396a 1488575i bk5: 396a 1487868i bk6: 384a 1488463i bk7: 384a 1488474i bk8: 424a 1488142i bk9: 424a 1488347i bk10: 460a 1488046i bk11: 460a 1488128i bk12: 512a 1487898i bk13: 512a 1487472i bk14: 516a 1487364i bk15: 516a 1487216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0339408
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1491216 n_nop=1482323 n_act=725 n_pre=709 n_req=2005 n_rd=7272 n_write=187 bw_util=0.01
n_activity=41987 dram_eff=0.3553
bk0: 496a 1488064i bk1: 496a 1487271i bk2: 448a 1488168i bk3: 448a 1487454i bk4: 396a 1488463i bk5: 396a 1487934i bk6: 384a 1488255i bk7: 384a 1488360i bk8: 424a 1488118i bk9: 424a 1488052i bk10: 460a 1488175i bk11: 460a 1487952i bk12: 512a 1487644i bk13: 512a 1487448i bk14: 516a 1487775i bk15: 516a 1487516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0319384
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1491216 n_nop=1482380 n_act=697 n_pre=681 n_req=2004 n_rd=7272 n_write=186 bw_util=0.01
n_activity=42582 dram_eff=0.3503
bk0: 496a 1487985i bk1: 496a 1487685i bk2: 448a 1488378i bk3: 448a 1488194i bk4: 396a 1488635i bk5: 396a 1488735i bk6: 384a 1488792i bk7: 384a 1488344i bk8: 424a 1488409i bk9: 424a 1488545i bk10: 460a 1487957i bk11: 460a 1488036i bk12: 512a 1487735i bk13: 512a 1487495i bk14: 516a 1487964i bk15: 516a 1487686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.020826
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1491216 n_nop=1482416 n_act=687 n_pre=671 n_req=2000 n_rd=7256 n_write=186 bw_util=0.009981
n_activity=40936 dram_eff=0.3636
bk0: 492a 1488140i bk1: 492a 1487949i bk2: 448a 1488139i bk3: 448a 1488448i bk4: 396a 1488880i bk5: 396a 1488359i bk6: 384a 1488556i bk7: 384a 1488837i bk8: 424a 1488377i bk9: 424a 1487957i bk10: 460a 1487958i bk11: 460a 1488061i bk12: 512a 1487340i bk13: 512a 1487491i bk14: 512a 1487916i bk15: 512a 1488037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0227747
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1491216 n_nop=1482386 n_act=697 n_pre=681 n_req=2007 n_rd=7260 n_write=192 bw_util=0.009995
n_activity=41712 dram_eff=0.3573
bk0: 492a 1487679i bk1: 492a 1487690i bk2: 448a 1488011i bk3: 448a 1488171i bk4: 396a 1488573i bk5: 396a 1488500i bk6: 384a 1488525i bk7: 384a 1488383i bk8: 424a 1487569i bk9: 424a 1487608i bk10: 460a 1487870i bk11: 460a 1487498i bk12: 516a 1487714i bk13: 512a 1487314i bk14: 512a 1487639i bk15: 512a 1487213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0341493
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1491216 n_nop=1482380 n_act=700 n_pre=684 n_req=2004 n_rd=7264 n_write=188 bw_util=0.009995
n_activity=41451 dram_eff=0.3596
bk0: 492a 1487544i bk1: 492a 1487776i bk2: 448a 1488303i bk3: 448a 1488499i bk4: 396a 1488530i bk5: 396a 1488501i bk6: 384a 1488410i bk7: 384a 1488280i bk8: 428a 1487994i bk9: 428a 1487775i bk10: 460a 1488039i bk11: 460a 1487874i bk12: 512a 1487795i bk13: 512a 1487155i bk14: 512a 1487681i bk15: 512a 1487334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0269123
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1491216 n_nop=1482398 n_act=695 n_pre=679 n_req=2002 n_rd=7256 n_write=188 bw_util=0.009984
n_activity=41343 dram_eff=0.3601
bk0: 492a 1487741i bk1: 492a 1487240i bk2: 448a 1488454i bk3: 448a 1487946i bk4: 392a 1488426i bk5: 392a 1488043i bk6: 384a 1487943i bk7: 384a 1487828i bk8: 428a 1487549i bk9: 428a 1487919i bk10: 460a 1487704i bk11: 460a 1487736i bk12: 512a 1487342i bk13: 512a 1487347i bk14: 512a 1487685i bk15: 512a 1487290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0339904

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53639, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 53374, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[7]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 53147, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 53137, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 53050, Miss = 909, Miss_rate = 0.017, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 53180, Miss = 909, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[12]: Access = 53465, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 53225, Miss = 909, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 52918, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 53520, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 60980, Miss = 908, Miss_rate = 0.015, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 53334, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 54332, Miss = 908, Miss_rate = 0.017, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 53797, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3226
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293214
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35349
	minimum = 6
	maximum = 29
Network latency average = 7.34363
	minimum = 6
	maximum = 26
Slowest packet = 2348349
Flit latency average = 6.92265
	minimum = 6
	maximum = 25
Slowest flit = 4040609
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0328256
	minimum = 0.0223615 (at node 0)
	maximum = 0.0422904 (at node 44)
Accepted packet rate average = 0.0328256
	minimum = 0.0223615 (at node 0)
	maximum = 0.0422904 (at node 44)
Injected flit rate average = 0.0500524
	minimum = 0.0241392 (at node 0)
	maximum = 0.082616 (at node 44)
Accepted flit rate average= 0.0500524
	minimum = 0.0366766 (at node 48)
	maximum = 0.0734469 (at node 18)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.7709 (17 samples)
	minimum = 6 (17 samples)
	maximum = 366.059 (17 samples)
Network latency average = 23.6068 (17 samples)
	minimum = 6 (17 samples)
	maximum = 264.882 (17 samples)
Flit latency average = 24.5032 (17 samples)
	minimum = 6 (17 samples)
	maximum = 264.176 (17 samples)
Fragmentation average = 0.00823599 (17 samples)
	minimum = 0 (17 samples)
	maximum = 86 (17 samples)
Injected packet rate average = 0.0429243 (17 samples)
	minimum = 0.0318274 (17 samples)
	maximum = 0.118989 (17 samples)
Accepted packet rate average = 0.0429243 (17 samples)
	minimum = 0.0318274 (17 samples)
	maximum = 0.118989 (17 samples)
Injected flit rate average = 0.06935 (17 samples)
	minimum = 0.0406526 (17 samples)
	maximum = 0.163903 (17 samples)
Accepted flit rate average = 0.06935 (17 samples)
	minimum = 0.0501652 (17 samples)
	maximum = 0.22881 (17 samples)
Injected packet size average = 1.61563 (17 samples)
Accepted packet size average = 1.61563 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 50 sec (1970 sec)
gpgpu_simulation_rate = 14252 (inst/sec)
gpgpu_simulation_rate = 2326 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1097
gpu_sim_insn = 1114172
gpu_ipc =    1015.6536
gpu_tot_sim_cycle = 4807214
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       6.0723
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 983310
gpu_stall_icnt2sh    = 3007511
partiton_reqs_in_parallel = 24134
partiton_reqs_in_parallel_total    = 16684868
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4758
partiton_reqs_in_parallel_util = 24134
partiton_reqs_in_parallel_util_total    = 16684868
gpu_sim_cycle_parition_util = 1097
gpu_tot_sim_cycle_parition_util    = 800933
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.8334
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     179.0268 GB/Sec
L2_BW_total  =      23.3282 GB/Sec
gpu_total_sim_rate=14765

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5386
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272547
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1937, 2765, 1995, 2206, 2544, 2112, 2260, 2386, 2396, 2051, 2253, 2383, 2363, 2523, 2128, 2216, 1542, 1256, 1658, 1443, 1334, 1701, 1592, 1502, 1316, 1272, 1189, 1096, 1600, 1307, 1592, 1516, 1428, 1260, 1074, 1437, 1437, 1048, 1478, 1345, 1384, 1645, 1336, 1142, 1134, 1467, 1170, 1249, 1471, 1731, 1397, 1556, 1345, 1483, 1425, 1569, 1604, 1550, 1742, 1533, 1788, 1449, 1772, 1739, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3666278
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3627008
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34384
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4210081	W0_Idle:1538415	W0_Scoreboard:33271949	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 466 
maxdqlatency = 0 
maxmflatency = 269121 
averagemflatency = 919 
max_icnt2mem_latency = 268869 
max_icnt2sh_latency = 4807213 
mrq_lat_table:16689 	300 	363 	1520 	798 	991 	874 	465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	858152 	288193 	4572 	4845 	2428 	3994 	5306 	7537 	5715 	1339 	902 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	183409 	37117 	409961 	239618 	111688 	148804 	18781 	3088 	3897 	2088 	3951 	5550 	7303 	5659 	1336 	901 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	188579 	218301 	439874 	39781 	1136 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	280920 	3583 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	298 	183 	244 	418 	217 	69 	66 	91 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        11        14        22        16        16        16        16         7         9        14         9        12        21         8        12 
dram[1]:        12        11        14         9        16        16        16        16        11        12         9        12        12        14        16        10 
dram[2]:         8        19        12        12        16        15        17        16         8        10         7        10        15        16        11        20 
dram[3]:        12        10        16        10        16        16        16        18        12        11        11        22        10        12        11        11 
dram[4]:        10        11        20        11        16        16        17        16        11        10         8        12        18        12        12        11 
dram[5]:        18        10        10        12        16        16        17        16        10         8         9        12        12        22        14        12 
dram[6]:        12        11        10        28        16        16        16        16        10        12        10         9        10        16         8         8 
dram[7]:        12        10        12        12        16        16        16        16        10         9        10        11        10        16        10        20 
dram[8]:        16         8        12        10        16        16        16        16        11         9        11        10        12        14        20        12 
dram[9]:        16         9        11        16        16        16        16        16        12         9         8        11        11         8        20        22 
dram[10]:        24        14        12        10        16        16        17        16        14         9         9        10        18        22        16         9 
maximum service time to same row:
dram[0]:     92881     92061     97609     55660     83440     95590    126218     93356     91586     82731     84247     73370     95887     59201     54832     84416 
dram[1]:    109548     60973     74669     73052     72899     73121     99905     81871     60481    104505     60150    113822     88577    116143    114102    106394 
dram[2]:     60467     90827    151800    131384    195450    123468    116101    143204    114333    115852     56668    121640     68816     98823    102817     98448 
dram[3]:     95749     67588     90827    122705     78936    111569    102270     73249     62491    110258    103444     77414     76026     85714    103224     90227 
dram[4]:     91638     87472     61933     74638    118638    151260    141120     88045     89028     96124     91590    102975     55657     56921     61480     93104 
dram[5]:     74688     66033     94115     45792     75066    116574    136638     63503     72986    137816    110033     68848     67802     72815     66193     76857 
dram[6]:     82224     70273     65032     58838     97152    103224    104994    131628     72132     93077    106005     74380     61176     94370     88715     97620 
dram[7]:     72642     50337     93357     71528    129002    168218     90321    100211     82984     69575    123030    100476     65733     76030    147995     74479 
dram[8]:     74631     47276    114847     88803    170686    170687    144919     84502     70081     37076     91823     52925    103482     74140     63757     60720 
dram[9]:     61928    113850     55047    112540     85768    113850    104182    130080     96070    107750     51932     92600     94161     90622     81212    109549 
dram[10]:     96140     95887     78603    108938     96899    130925    126981     84429     88371    143633     62753     74635    102971     99426    100191     76658 
average row accesses per activate:
dram[0]:  2.820000  3.111111  3.764706  3.657143  2.756757  2.684211  3.310345  2.909091  2.521739  2.577778  2.519231  2.826087  2.181818  2.788461  2.440678  2.440678 
dram[1]:  3.181818  3.043478  2.723404  2.666667  3.187500  3.090909  2.594594  3.000000  2.577778  2.489362  2.220339  2.787234  3.200000  3.000000  2.823529  3.000000 
dram[2]:  2.800000  3.133333  3.200000  2.509804  3.290323  3.090909  2.939394  3.096774  3.052632  2.367347  2.339286  2.729167  3.063830  2.571429  2.250000  2.716981 
dram[3]:  2.916667  3.043478  3.047619  2.976744  3.000000  3.000000  2.666667  2.512820  2.294118  2.577778  2.847826  3.119048  2.880000  2.823529  2.880000  2.285714 
dram[4]:  2.592592  2.800000  2.560000  3.368421  3.517241  2.833333  3.880000  3.555556  2.697675  3.052632  2.620000  2.729167  2.938776  2.823529  2.685185  2.543860 
dram[5]:  3.500000  2.500000  3.121951  2.782609  2.914286  3.000000  3.031250  3.000000  2.697675  2.636364  2.568627  2.339286  2.666667  2.440678  3.295455  2.500000 
dram[6]:  3.181818  2.916667  2.666667  3.878788  2.684211  3.517241  2.742857  2.341463  2.697675  2.974359  2.471698  2.673469  2.769231  3.063830  3.020833  2.900000 
dram[7]:  3.088889  2.725490  2.844445  3.368421  3.400000  2.914286  2.823529  3.000000  3.052632  2.697675  2.847826  3.046512  2.482759  3.272727  2.482759  3.063830 
dram[8]:  2.836735  2.895833  3.121951  2.976744  3.517241  3.290323  2.400000  2.742857  2.636364  2.697675  2.787234  2.519231  3.282609  2.880000  3.200000  2.666667 
dram[9]:  3.021739  2.673077  3.121951  3.047619  2.684211  2.833333  3.200000  3.096774  2.720930  2.975000  2.568627  2.977273  3.000000  2.571429  3.000000  2.666667 
dram[10]:  3.159091  2.725490  3.764706  3.200000  2.941176  3.448276  2.939394  3.310345  3.105263  2.360000  2.147541  2.519231  2.735849  3.348837  2.880000  2.666667 
average row locality = 22042/7780 = 2.833162
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        10        10        17        16        16        17        16        16 
dram[1]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[2]:        16        17        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[3]:        16        16        16        16         3         3         0         2        11        10        16        16        16        16        16        16 
dram[4]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[5]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[6]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[7]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         3         0         0        10        10        16        16        22        16        16        16 
dram[9]:        16        16        16        16         3         3         0         0        10        12        16        16        16        16        16        16 
dram[10]:        16        16        16        16         2         2         1         0        11        11        16        16        17        16        16        16 
total reads: 2066
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:      42575     40466     43164     43083     49159     45453     62547     64956     57610     61899     64697     61791     38913     42016     41552     45749
dram[1]:      45550     42750     38603     42949     47268     55019     61162     57925     47820     50062     59004     58670     41021     42804     47499     40020
dram[2]:      42047     42238     42777     36938     47024     51452     58144     59787     65923     62010     60982     56840     42963     47487     45584     43012
dram[3]:      38542     43558     42445     43832     50656     41370     60508     60817     56401     43733     61679     56145     41702     43477     44718     45140
dram[4]:      41962     41335     42689     44780     52068     47013     54440     66744     54294     60891     64729     56486     55236     49463     47035     47244
dram[5]:      45764     44796     45151     43432     52936     45537     56348     63782     55583     56926     59581     55438     41299     41110     47719     50187
dram[6]:      39743     37608     40397     42166     48122     51061     55448     54501     57348     58243     63168     56099     46299     47243     46803     45663
dram[7]:      43059     43948     45946     40936     45457     49743     58782     62026     61133     59927     53947     54913     39183     43082     41838     41113
dram[8]:      43208     47354     40625     41085     42383     47322     60766     65368     54630     60058     55665     58017     53771     42108     36536     41596
dram[9]:      44878     41421     47096     44391     51653     51646     69505     54573     57941     59386     67619     58219     38599     40592     49184     44313
dram[10]:      44716     42682     41474     42645     50692     45696     58969     66842     63781     52394     62199     60800     42846     46619     48834     39412
maximum mf latency per bank:
dram[0]:     122980    144399    165496    165554    146914    124470    197000    196838    199390    197054    240277    199539    199421    240316    199416    199407
dram[1]:     156264    156528    129365    130490    124474    168369    197068    197042    197009    196983    199482    199513    240337    240265    240264    240250
dram[2]:     157538    122728    165497    124483    168367    168332    196886    196874    197065    197097    199521    199548    269121    240324    240269    199470
dram[3]:     150716    122926    157276    133268    124496    124386    197009    197006    197029     93609    240293    240280    240298    239958    199503    240298
dram[4]:     174762    154241    124474    169056    168369    168375    168430    196990    199371    199252    240305    240306    240324    240342    240294    199576
dram[5]:     158537    141605    125690    124433    168380    168387    196730    197023    199470    197002    199453    240298    240308    240287    199519    240302
dram[6]:     147926    122987    124450    124344    168369    168381    196814    197067    239102    197015    240286    240293    199498    240310    199514    199609
dram[7]:     148683    149190    124359    124484    168388    168392    196849    197009    199385    197088    239103    199475    199421    240284    199419    199431
dram[8]:     174765    137069    165550    154748    168400    168407    197031    197057    199308    197065    199456    240285    240301    199509    199499    240272
dram[9]:     123008    134292    155759    151967    168366    168400    197005    196910    197054    199392    199527    240283    199398    240295    199512    240278
dram[10]:     174753    157034    124490    153750    145650    124496    197014    197042    239099    199192    240299    240268    240298    240309    199547    199436
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1493252 n_nop=1484366 n_act=727 n_pre=711 n_req=2003 n_rd=7260 n_write=188 bw_util=0.009976
n_activity=43291 dram_eff=0.3441
bk0: 500a 1489829i bk1: 496a 1489703i bk2: 448a 1490349i bk3: 448a 1490425i bk4: 396a 1490530i bk5: 396a 1490789i bk6: 384a 1491317i bk7: 384a 1490919i bk8: 424a 1490690i bk9: 424a 1490171i bk10: 456a 1490217i bk11: 456a 1490550i bk12: 512a 1489628i bk13: 512a 1489488i bk14: 512a 1489926i bk15: 512a 1489614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.020164
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1493252 n_nop=1484399 n_act=709 n_pre=693 n_req=2003 n_rd=7264 n_write=187 bw_util=0.00998
n_activity=42081 dram_eff=0.3541
bk0: 496a 1490056i bk1: 496a 1489694i bk2: 448a 1490278i bk3: 448a 1489854i bk4: 396a 1490437i bk5: 396a 1490615i bk6: 384a 1490639i bk7: 384a 1490506i bk8: 424a 1490232i bk9: 424a 1489807i bk10: 460a 1489830i bk11: 460a 1489911i bk12: 512a 1489905i bk13: 512a 1489357i bk14: 512a 1489965i bk15: 512a 1489779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0284245
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1493252 n_nop=1484366 n_act=725 n_pre=709 n_req=2004 n_rd=7264 n_write=188 bw_util=0.009981
n_activity=42072 dram_eff=0.3542
bk0: 496a 1489936i bk1: 496a 1489840i bk2: 448a 1490509i bk3: 448a 1489833i bk4: 396a 1490479i bk5: 396a 1490149i bk6: 384a 1490155i bk7: 384a 1490008i bk8: 424a 1490221i bk9: 424a 1489862i bk10: 460a 1489658i bk11: 460a 1489886i bk12: 512a 1489723i bk13: 512a 1489288i bk14: 512a 1489369i bk15: 512a 1489360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0273115
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1493252 n_nop=1484375 n_act=720 n_pre=704 n_req=2005 n_rd=7264 n_write=189 bw_util=0.009982
n_activity=42835 dram_eff=0.348
bk0: 496a 1489682i bk1: 496a 1489751i bk2: 448a 1490331i bk3: 448a 1490214i bk4: 396a 1490250i bk5: 396a 1489900i bk6: 384a 1490625i bk7: 384a 1490046i bk8: 424a 1489901i bk9: 424a 1489859i bk10: 460a 1489543i bk11: 460a 1489847i bk12: 512a 1489598i bk13: 512a 1489427i bk14: 512a 1489354i bk15: 512a 1488975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0304798
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1493252 n_nop=1484411 n_act=699 n_pre=683 n_req=2005 n_rd=7272 n_write=187 bw_util=0.00999
n_activity=41315 dram_eff=0.3611
bk0: 496a 1489404i bk1: 496a 1489403i bk2: 448a 1489919i bk3: 448a 1490241i bk4: 396a 1490611i bk5: 396a 1489904i bk6: 384a 1490499i bk7: 384a 1490510i bk8: 424a 1490178i bk9: 424a 1490383i bk10: 460a 1490082i bk11: 460a 1490164i bk12: 512a 1489934i bk13: 512a 1489508i bk14: 516a 1489400i bk15: 516a 1489252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0338945
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1493252 n_nop=1484359 n_act=725 n_pre=709 n_req=2005 n_rd=7272 n_write=187 bw_util=0.00999
n_activity=41987 dram_eff=0.3553
bk0: 496a 1490100i bk1: 496a 1489307i bk2: 448a 1490204i bk3: 448a 1489490i bk4: 396a 1490499i bk5: 396a 1489970i bk6: 384a 1490291i bk7: 384a 1490396i bk8: 424a 1490154i bk9: 424a 1490088i bk10: 460a 1490211i bk11: 460a 1489988i bk12: 512a 1489680i bk13: 512a 1489484i bk14: 516a 1489811i bk15: 516a 1489552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0318948
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1493252 n_nop=1484416 n_act=697 n_pre=681 n_req=2004 n_rd=7272 n_write=186 bw_util=0.009989
n_activity=42582 dram_eff=0.3503
bk0: 496a 1490021i bk1: 496a 1489721i bk2: 448a 1490414i bk3: 448a 1490230i bk4: 396a 1490671i bk5: 396a 1490771i bk6: 384a 1490828i bk7: 384a 1490380i bk8: 424a 1490445i bk9: 424a 1490581i bk10: 460a 1489993i bk11: 460a 1490072i bk12: 512a 1489771i bk13: 512a 1489531i bk14: 516a 1490000i bk15: 516a 1489722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0207976
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1493252 n_nop=1484452 n_act=687 n_pre=671 n_req=2000 n_rd=7256 n_write=186 bw_util=0.009968
n_activity=40936 dram_eff=0.3636
bk0: 492a 1490176i bk1: 492a 1489985i bk2: 448a 1490175i bk3: 448a 1490484i bk4: 396a 1490916i bk5: 396a 1490395i bk6: 384a 1490592i bk7: 384a 1490873i bk8: 424a 1490413i bk9: 424a 1489993i bk10: 460a 1489994i bk11: 460a 1490097i bk12: 512a 1489376i bk13: 512a 1489527i bk14: 512a 1489952i bk15: 512a 1490073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0227436
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1493252 n_nop=1484422 n_act=697 n_pre=681 n_req=2007 n_rd=7260 n_write=192 bw_util=0.009981
n_activity=41712 dram_eff=0.3573
bk0: 492a 1489715i bk1: 492a 1489726i bk2: 448a 1490047i bk3: 448a 1490207i bk4: 396a 1490609i bk5: 396a 1490536i bk6: 384a 1490561i bk7: 384a 1490419i bk8: 424a 1489605i bk9: 424a 1489644i bk10: 460a 1489906i bk11: 460a 1489534i bk12: 516a 1489750i bk13: 512a 1489350i bk14: 512a 1489675i bk15: 512a 1489249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0341027
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1493252 n_nop=1484416 n_act=700 n_pre=684 n_req=2004 n_rd=7264 n_write=188 bw_util=0.009981
n_activity=41451 dram_eff=0.3596
bk0: 492a 1489580i bk1: 492a 1489812i bk2: 448a 1490339i bk3: 448a 1490535i bk4: 396a 1490566i bk5: 396a 1490537i bk6: 384a 1490446i bk7: 384a 1490316i bk8: 428a 1490030i bk9: 428a 1489811i bk10: 460a 1490075i bk11: 460a 1489910i bk12: 512a 1489831i bk13: 512a 1489191i bk14: 512a 1489717i bk15: 512a 1489370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0268756
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1493252 n_nop=1484434 n_act=695 n_pre=679 n_req=2002 n_rd=7256 n_write=188 bw_util=0.00997
n_activity=41343 dram_eff=0.3601
bk0: 492a 1489777i bk1: 492a 1489276i bk2: 448a 1490490i bk3: 448a 1489982i bk4: 392a 1490462i bk5: 392a 1490079i bk6: 384a 1489979i bk7: 384a 1489864i bk8: 428a 1489585i bk9: 428a 1489955i bk10: 460a 1489740i bk11: 460a 1489772i bk12: 512a 1489378i bk13: 512a 1489383i bk14: 512a 1489721i bk15: 512a 1489326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.033944

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53731, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 53467, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[7]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 53240, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 53229, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 53143, Miss = 909, Miss_rate = 0.017, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 53273, Miss = 909, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[12]: Access = 53562, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 53322, Miss = 909, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 53014, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 53616, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 61082, Miss = 908, Miss_rate = 0.015, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 53431, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 54426, Miss = 908, Miss_rate = 0.017, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 53890, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3226
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866642
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293238
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.71429
	minimum = 6
	maximum = 36
Network latency average = 8.51038
	minimum = 6
	maximum = 31
Slowest packet = 2364194
Flit latency average = 8.26737
	minimum = 6
	maximum = 30
Slowest flit = 4064674
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0378102
	minimum = 0.0291971 (at node 1)
	maximum = 0.0465328 (at node 44)
Accepted packet rate average = 0.0378102
	minimum = 0.0291971 (at node 1)
	maximum = 0.0465328 (at node 44)
Injected flit rate average = 0.0567153
	minimum = 0.0291971 (at node 1)
	maximum = 0.0903285 (at node 44)
Accepted flit rate average= 0.0567153
	minimum = 0.0419708 (at node 28)
	maximum = 0.0748175 (at node 5)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.0455 (18 samples)
	minimum = 6 (18 samples)
	maximum = 347.722 (18 samples)
Network latency average = 22.7681 (18 samples)
	minimum = 6 (18 samples)
	maximum = 251.889 (18 samples)
Flit latency average = 23.6012 (18 samples)
	minimum = 6 (18 samples)
	maximum = 251.167 (18 samples)
Fragmentation average = 0.00777843 (18 samples)
	minimum = 0 (18 samples)
	maximum = 81.2222 (18 samples)
Injected packet rate average = 0.0426402 (18 samples)
	minimum = 0.0316812 (18 samples)
	maximum = 0.114964 (18 samples)
Accepted packet rate average = 0.0426402 (18 samples)
	minimum = 0.0316812 (18 samples)
	maximum = 0.114964 (18 samples)
Injected flit rate average = 0.068648 (18 samples)
	minimum = 0.0400162 (18 samples)
	maximum = 0.159816 (18 samples)
Accepted flit rate average = 0.068648 (18 samples)
	minimum = 0.04971 (18 samples)
	maximum = 0.220255 (18 samples)
Injected packet size average = 1.60994 (18 samples)
Accepted packet size average = 1.60994 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 57 sec (1977 sec)
gpgpu_simulation_rate = 14765 (inst/sec)
gpgpu_simulation_rate = 2431 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2228
gpu_sim_insn = 1245371
gpu_ipc =     558.9636
gpu_tot_sim_cycle = 5032100
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       6.0484
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 983310
gpu_stall_icnt2sh    = 3007511
partiton_reqs_in_parallel = 49016
partiton_reqs_in_parallel_total    = 16709002
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.3302
partiton_reqs_in_parallel_util = 49016
partiton_reqs_in_parallel_util_total    = 16709002
gpu_sim_cycle_parition_util = 2228
gpu_tot_sim_cycle_parition_util    = 802030
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.8366
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      88.4878 GB/Sec
L2_BW_total  =      22.3249 GB/Sec
gpu_total_sim_rate=15340

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5386
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295179
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1983, 2811, 2041, 2252, 2590, 2158, 2306, 2432, 2442, 2097, 2299, 2429, 2409, 2569, 2174, 2262, 1565, 1279, 1681, 1466, 1357, 1724, 1615, 1525, 1339, 1295, 1212, 1119, 1623, 1330, 1615, 1539, 1451, 1283, 1097, 1460, 1460, 1071, 1501, 1368, 1407, 1668, 1359, 1165, 1157, 1490, 1193, 1272, 1494, 1754, 1420, 1579, 1368, 1506, 1448, 1592, 1627, 1573, 1765, 1556, 1811, 1472, 1795, 1762, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3666278
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3627008
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34384
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4216112	W0_Idle:1544614	W0_Scoreboard:33285752	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 466 
maxdqlatency = 0 
maxmflatency = 269121 
averagemflatency = 917 
max_icnt2mem_latency = 268869 
max_icnt2sh_latency = 5031039 
mrq_lat_table:16689 	300 	363 	1520 	798 	991 	874 	465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	860232 	288193 	4572 	4845 	2428 	3994 	5306 	7537 	5715 	1339 	902 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	185460 	37136 	409961 	239618 	111698 	148804 	18781 	3088 	3897 	2088 	3951 	5550 	7303 	5659 	1336 	901 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	190590 	218364 	439874 	39781 	1136 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	280920 	3589 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	303 	183 	244 	418 	217 	69 	66 	91 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        11        14        22        16        16        16        16         7         9        14         9        12        21         8        12 
dram[1]:        12        11        14         9        16        16        16        16        11        12         9        12        12        14        16        10 
dram[2]:         8        19        12        12        16        15        17        16         8        10         7        10        15        16        11        20 
dram[3]:        12        10        16        10        16        16        16        18        12        11        11        22        10        12        11        11 
dram[4]:        10        11        20        11        16        16        17        16        11        10         8        12        18        12        12        11 
dram[5]:        18        10        10        12        16        16        17        16        10         8         9        12        12        22        14        12 
dram[6]:        12        11        10        28        16        16        16        16        10        12        10         9        10        16         8         8 
dram[7]:        12        10        12        12        16        16        16        16        10         9        10        11        10        16        10        20 
dram[8]:        16         8        12        10        16        16        16        16        11         9        11        10        12        14        20        12 
dram[9]:        16         9        11        16        16        16        16        16        12         9         8        11        11         8        20        22 
dram[10]:        24        14        12        10        16        16        17        16        14         9         9        10        18        22        16         9 
maximum service time to same row:
dram[0]:     92881     92061     97609     55660     83440     95590    126218     93356     91586     82731     84247     73370     95887     59201     54832     84416 
dram[1]:    109548     60973     74669     73052     72899     73121     99905     81871     60481    104505     60150    113822     88577    116143    114102    106394 
dram[2]:     60467     90827    151800    131384    195450    123468    116101    143204    114333    115852     56668    121640     68816     98823    102817     98448 
dram[3]:     95749     67588     90827    122705     78936    111569    102270     73249     62491    110258    103444     77414     76026     85714    103224     90227 
dram[4]:     91638     87472     61933     74638    118638    151260    141120     88045     89028     96124     91590    102975     55657     56921     61480     93104 
dram[5]:     74688     66033     94115     45792     75066    116574    136638     63503     72986    137816    110033     68848     67802     72815     66193     76857 
dram[6]:     82224     70273     65032     58838     97152    103224    104994    131628     72132     93077    106005     74380     61176     94370     88715     97620 
dram[7]:     72642     50337     93357     71528    129002    168218     90321    100211     82984     69575    123030    100476     65733     76030    147995     74479 
dram[8]:     74631     47276    114847     88803    170686    170687    144919     84502     70081     37076     91823     52925    103482     74140     63757     60720 
dram[9]:     61928    113850     55047    112540     85768    113850    104182    130080     96070    107750     51932     92600     94161     90622     81212    109549 
dram[10]:     96140     95887     78603    108938     96899    130925    126981     84429     88371    143633     62753     74635    102971     99426    100191     76658 
average row accesses per activate:
dram[0]:  2.820000  3.111111  3.764706  3.657143  2.756757  2.684211  3.310345  2.909091  2.521739  2.577778  2.519231  2.826087  2.181818  2.788461  2.440678  2.440678 
dram[1]:  3.181818  3.043478  2.723404  2.666667  3.187500  3.090909  2.594594  3.000000  2.577778  2.489362  2.220339  2.787234  3.200000  3.000000  2.823529  3.000000 
dram[2]:  2.800000  3.133333  3.200000  2.509804  3.290323  3.090909  2.939394  3.096774  3.052632  2.367347  2.339286  2.729167  3.063830  2.571429  2.250000  2.716981 
dram[3]:  2.916667  3.043478  3.047619  2.976744  3.000000  3.000000  2.666667  2.512820  2.294118  2.577778  2.847826  3.119048  2.880000  2.823529  2.880000  2.285714 
dram[4]:  2.592592  2.800000  2.560000  3.368421  3.517241  2.833333  3.880000  3.555556  2.697675  3.052632  2.620000  2.729167  2.938776  2.823529  2.685185  2.543860 
dram[5]:  3.500000  2.500000  3.121951  2.782609  2.914286  3.000000  3.031250  3.000000  2.697675  2.636364  2.568627  2.339286  2.666667  2.440678  3.295455  2.500000 
dram[6]:  3.181818  2.916667  2.666667  3.878788  2.684211  3.517241  2.742857  2.341463  2.697675  2.974359  2.471698  2.673469  2.769231  3.063830  3.020833  2.900000 
dram[7]:  3.088889  2.725490  2.844445  3.368421  3.400000  2.914286  2.823529  3.000000  3.052632  2.697675  2.847826  3.046512  2.482759  3.272727  2.482759  3.063830 
dram[8]:  2.836735  2.895833  3.121951  2.976744  3.517241  3.290323  2.400000  2.742857  2.636364  2.697675  2.787234  2.519231  3.282609  2.880000  3.200000  2.666667 
dram[9]:  3.021739  2.673077  3.121951  3.047619  2.684211  2.833333  3.200000  3.096774  2.720930  2.975000  2.568627  2.977273  3.000000  2.571429  3.000000  2.666667 
dram[10]:  3.159091  2.725490  3.764706  3.200000  2.941176  3.448276  2.939394  3.310345  3.105263  2.360000  2.147541  2.519231  2.735849  3.348837  2.880000  2.666667 
average row locality = 22042/7780 = 2.833162
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        10        10        17        16        16        17        16        16 
dram[1]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[2]:        16        17        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[3]:        16        16        16        16         3         3         0         2        11        10        16        16        16        16        16        16 
dram[4]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[5]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[6]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[7]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         3         0         0        10        10        16        16        22        16        16        16 
dram[9]:        16        16        16        16         3         3         0         0        10        12        16        16        16        16        16        16 
dram[10]:        16        16        16        16         2         2         1         0        11        11        16        16        17        16        16        16 
total reads: 2066
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:      42575     40466     43197     43116     49236     45530     62547     64956     57610     61899     64697     61792     38913     42016     41552     45749
dram[1]:      45550     42750     38636     42982     47345     55096     61162     57925     47820     50062     59004     58670     41021     42804     47499     40020
dram[2]:      42047     42240     42810     36973     47101     51529     58144     59787     65923     62010     60982     56840     42963     47487     45584     43014
dram[3]:      38545     43558     42483     43870     50733     41447     60510     60817     56401     43733     61679     56146     41702     43477     44718     45140
dram[4]:      41962     41335     42726     44819     52145     47090     54440     66744     54295     60891     64730     56488     55236     49463     47035     47244
dram[5]:      45764     44796     45191     43469     53013     45614     56348     63782     55583     56926     59581     55438     41299     41110     47719     50187
dram[6]:      39748     37608     40434     42203     48194     51132     55448     54501     57348     58243     63168     56099     46299     47243     46803     45663
dram[7]:      43059     43948     45983     40973     45529     49815     58782     62026     61133     59927     53947     54914     39183     43083     41838     41113
dram[8]:      43208     47354     40662     41123     42455     47394     60766     65368     54630     60058     55665     58017     53771     42108     36536     41598
dram[9]:      44878     41421     47132     44428     51726     51717     69505     54573     57941     59386     67619     58219     38599     40592     49184     44313
dram[10]:      44716     42682     41511     42682     50766     45771     58969     66842     63781     52397     62199     60800     42846     46619     48834     39412
maximum mf latency per bank:
dram[0]:     122980    144399    165496    165554    146914    124470    197000    196838    199390    197054    240277    199539    199421    240316    199416    199407
dram[1]:     156264    156528    129365    130490    124474    168369    197068    197042    197009    196983    199482    199513    240337    240265    240264    240250
dram[2]:     157538    122728    165497    124483    168367    168332    196886    196874    197065    197097    199521    199548    269121    240324    240269    199470
dram[3]:     150716    122926    157276    133268    124496    124386    197009    197006    197029     93609    240293    240280    240298    239958    199503    240298
dram[4]:     174762    154241    124474    169056    168369    168375    168430    196990    199371    199252    240305    240306    240324    240342    240294    199576
dram[5]:     158537    141605    125690    124433    168380    168387    196730    197023    199470    197002    199453    240298    240308    240287    199519    240302
dram[6]:     147926    122987    124450    124344    168369    168381    196814    197067    239102    197015    240286    240293    199498    240310    199514    199609
dram[7]:     148683    149190    124359    124484    168388    168392    196849    197009    199385    197088    239103    199475    199421    240284    199419    199431
dram[8]:     174765    137069    165550    154748    168400    168407    197031    197057    199308    197065    199456    240285    240301    199509    199499    240272
dram[9]:     123008    134292    155759    151967    168366    168400    197005    196910    197054    199392    199527    240283    199398    240295    199512    240278
dram[10]:     174753    157034    124490    153750    145650    124496    197014    197042    239099    199192    240299    240268    240298    240309    199547    199436
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1497388 n_nop=1488502 n_act=727 n_pre=711 n_req=2003 n_rd=7260 n_write=188 bw_util=0.009948
n_activity=43291 dram_eff=0.3441
bk0: 500a 1493965i bk1: 496a 1493839i bk2: 448a 1494485i bk3: 448a 1494561i bk4: 396a 1494666i bk5: 396a 1494925i bk6: 384a 1495453i bk7: 384a 1495055i bk8: 424a 1494826i bk9: 424a 1494307i bk10: 456a 1494353i bk11: 456a 1494686i bk12: 512a 1493764i bk13: 512a 1493624i bk14: 512a 1494062i bk15: 512a 1493750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0201083
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1497388 n_nop=1488535 n_act=709 n_pre=693 n_req=2003 n_rd=7264 n_write=187 bw_util=0.009952
n_activity=42081 dram_eff=0.3541
bk0: 496a 1494192i bk1: 496a 1493830i bk2: 448a 1494414i bk3: 448a 1493990i bk4: 396a 1494573i bk5: 396a 1494751i bk6: 384a 1494775i bk7: 384a 1494642i bk8: 424a 1494368i bk9: 424a 1493943i bk10: 460a 1493966i bk11: 460a 1494047i bk12: 512a 1494041i bk13: 512a 1493493i bk14: 512a 1494101i bk15: 512a 1493915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.028346
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1497388 n_nop=1488502 n_act=725 n_pre=709 n_req=2004 n_rd=7264 n_write=188 bw_util=0.009953
n_activity=42072 dram_eff=0.3542
bk0: 496a 1494072i bk1: 496a 1493976i bk2: 448a 1494645i bk3: 448a 1493969i bk4: 396a 1494615i bk5: 396a 1494285i bk6: 384a 1494291i bk7: 384a 1494144i bk8: 424a 1494357i bk9: 424a 1493998i bk10: 460a 1493794i bk11: 460a 1494022i bk12: 512a 1493859i bk13: 512a 1493424i bk14: 512a 1493505i bk15: 512a 1493496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0272361
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1497388 n_nop=1488511 n_act=720 n_pre=704 n_req=2005 n_rd=7264 n_write=189 bw_util=0.009955
n_activity=42835 dram_eff=0.348
bk0: 496a 1493818i bk1: 496a 1493887i bk2: 448a 1494467i bk3: 448a 1494350i bk4: 396a 1494386i bk5: 396a 1494036i bk6: 384a 1494761i bk7: 384a 1494182i bk8: 424a 1494037i bk9: 424a 1493995i bk10: 460a 1493679i bk11: 460a 1493983i bk12: 512a 1493734i bk13: 512a 1493563i bk14: 512a 1493490i bk15: 512a 1493111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0303956
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1497388 n_nop=1488547 n_act=699 n_pre=683 n_req=2005 n_rd=7272 n_write=187 bw_util=0.009963
n_activity=41315 dram_eff=0.3611
bk0: 496a 1493540i bk1: 496a 1493539i bk2: 448a 1494055i bk3: 448a 1494377i bk4: 396a 1494747i bk5: 396a 1494040i bk6: 384a 1494635i bk7: 384a 1494646i bk8: 424a 1494314i bk9: 424a 1494519i bk10: 460a 1494218i bk11: 460a 1494300i bk12: 512a 1494070i bk13: 512a 1493644i bk14: 516a 1493536i bk15: 516a 1493388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0338009
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1497388 n_nop=1488495 n_act=725 n_pre=709 n_req=2005 n_rd=7272 n_write=187 bw_util=0.009963
n_activity=41987 dram_eff=0.3553
bk0: 496a 1494236i bk1: 496a 1493443i bk2: 448a 1494340i bk3: 448a 1493626i bk4: 396a 1494635i bk5: 396a 1494106i bk6: 384a 1494427i bk7: 384a 1494532i bk8: 424a 1494290i bk9: 424a 1494224i bk10: 460a 1494347i bk11: 460a 1494124i bk12: 512a 1493816i bk13: 512a 1493620i bk14: 516a 1493947i bk15: 516a 1493688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0318067
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1497388 n_nop=1488552 n_act=697 n_pre=681 n_req=2004 n_rd=7272 n_write=186 bw_util=0.009961
n_activity=42582 dram_eff=0.3503
bk0: 496a 1494157i bk1: 496a 1493857i bk2: 448a 1494550i bk3: 448a 1494366i bk4: 396a 1494807i bk5: 396a 1494907i bk6: 384a 1494964i bk7: 384a 1494516i bk8: 424a 1494581i bk9: 424a 1494717i bk10: 460a 1494129i bk11: 460a 1494208i bk12: 512a 1493907i bk13: 512a 1493667i bk14: 516a 1494136i bk15: 516a 1493858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0207401
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1497388 n_nop=1488588 n_act=687 n_pre=671 n_req=2000 n_rd=7256 n_write=186 bw_util=0.00994
n_activity=40936 dram_eff=0.3636
bk0: 492a 1494312i bk1: 492a 1494121i bk2: 448a 1494311i bk3: 448a 1494620i bk4: 396a 1495052i bk5: 396a 1494531i bk6: 384a 1494728i bk7: 384a 1495009i bk8: 424a 1494549i bk9: 424a 1494129i bk10: 460a 1494130i bk11: 460a 1494233i bk12: 512a 1493512i bk13: 512a 1493663i bk14: 512a 1494088i bk15: 512a 1494209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0226808
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1497388 n_nop=1488558 n_act=697 n_pre=681 n_req=2007 n_rd=7260 n_write=192 bw_util=0.009953
n_activity=41712 dram_eff=0.3573
bk0: 492a 1493851i bk1: 492a 1493862i bk2: 448a 1494183i bk3: 448a 1494343i bk4: 396a 1494745i bk5: 396a 1494672i bk6: 384a 1494697i bk7: 384a 1494555i bk8: 424a 1493741i bk9: 424a 1493780i bk10: 460a 1494042i bk11: 460a 1493670i bk12: 516a 1493886i bk13: 512a 1493486i bk14: 512a 1493811i bk15: 512a 1493385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0340086
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1497388 n_nop=1488552 n_act=700 n_pre=684 n_req=2004 n_rd=7264 n_write=188 bw_util=0.009953
n_activity=41451 dram_eff=0.3596
bk0: 492a 1493716i bk1: 492a 1493948i bk2: 448a 1494475i bk3: 448a 1494671i bk4: 396a 1494702i bk5: 396a 1494673i bk6: 384a 1494582i bk7: 384a 1494452i bk8: 428a 1494166i bk9: 428a 1493947i bk10: 460a 1494211i bk11: 460a 1494046i bk12: 512a 1493967i bk13: 512a 1493327i bk14: 512a 1493853i bk15: 512a 1493506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0268013
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1497388 n_nop=1488570 n_act=695 n_pre=679 n_req=2002 n_rd=7256 n_write=188 bw_util=0.009943
n_activity=41343 dram_eff=0.3601
bk0: 492a 1493913i bk1: 492a 1493412i bk2: 448a 1494626i bk3: 448a 1494118i bk4: 392a 1494598i bk5: 392a 1494215i bk6: 384a 1494115i bk7: 384a 1494000i bk8: 428a 1493721i bk9: 428a 1494091i bk10: 460a 1493876i bk11: 460a 1493908i bk12: 512a 1493514i bk13: 512a 1493519i bk14: 512a 1493857i bk15: 512a 1493462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0338503

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53823, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 53567, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[7]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 53328, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 53241, Miss = 909, Miss_rate = 0.017, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 53369, Miss = 909, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[12]: Access = 53657, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 53414, Miss = 909, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 53106, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 53710, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 61174, Miss = 908, Miss_rate = 0.015, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 53526, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 54519, Miss = 908, Miss_rate = 0.017, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 53982, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3226
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868716
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293244
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.52115
	minimum = 6
	maximum = 20
Network latency average = 7.5137
	minimum = 6
	maximum = 19
Slowest packet = 2367013
Flit latency average = 7.12083
	minimum = 6
	maximum = 18
Slowest flit = 4069831
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0186798
	minimum = 0.0143691 (at node 2)
	maximum = 0.0224517 (at node 34)
Accepted packet rate average = 0.0186798
	minimum = 0.0143691 (at node 2)
	maximum = 0.0224517 (at node 34)
Injected flit rate average = 0.0280198
	minimum = 0.0143691 (at node 2)
	maximum = 0.0446789 (at node 34)
Accepted flit rate average= 0.0280198
	minimum = 0.0206556 (at node 28)
	maximum = 0.0399641 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.439 (19 samples)
	minimum = 6 (19 samples)
	maximum = 330.474 (19 samples)
Network latency average = 21.9653 (19 samples)
	minimum = 6 (19 samples)
	maximum = 239.632 (19 samples)
Flit latency average = 22.7338 (19 samples)
	minimum = 6 (19 samples)
	maximum = 238.895 (19 samples)
Fragmentation average = 0.00736904 (19 samples)
	minimum = 0 (19 samples)
	maximum = 76.9474 (19 samples)
Injected packet rate average = 0.0413791 (19 samples)
	minimum = 0.0307701 (19 samples)
	maximum = 0.110095 (19 samples)
Accepted packet rate average = 0.0413791 (19 samples)
	minimum = 0.0307701 (19 samples)
	maximum = 0.110095 (19 samples)
Injected flit rate average = 0.0665097 (19 samples)
	minimum = 0.0386663 (19 samples)
	maximum = 0.153756 (19 samples)
Accepted flit rate average = 0.0665097 (19 samples)
	minimum = 0.0481808 (19 samples)
	maximum = 0.210766 (19 samples)
Injected packet size average = 1.60733 (19 samples)
Accepted packet size average = 1.60733 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 4 sec (1984 sec)
gpgpu_simulation_rate = 15340 (inst/sec)
gpgpu_simulation_rate = 2536 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 971
gpu_sim_insn = 1114112
gpu_ipc =    1147.3862
gpu_tot_sim_cycle = 5255221
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       6.0036
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 983310
gpu_stall_icnt2sh    = 3007521
partiton_reqs_in_parallel = 21362
partiton_reqs_in_parallel_total    = 16758018
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.1929
partiton_reqs_in_parallel_util = 21362
partiton_reqs_in_parallel_util_total    = 16758018
gpu_sim_cycle_parition_util = 971
gpu_tot_sim_cycle_parition_util    = 804258
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.8380
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     199.9152 GB/Sec
L2_BW_total  =      21.4140 GB/Sec
gpu_total_sim_rate=15854

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5386
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16143
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315659
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5386
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16143
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2025, 2853, 2083, 2294, 2632, 2200, 2348, 2474, 2484, 2139, 2341, 2471, 2451, 2611, 2216, 2304, 1586, 1300, 1702, 1487, 1378, 1745, 1636, 1546, 1360, 1316, 1233, 1140, 1644, 1351, 1636, 1560, 1472, 1304, 1118, 1481, 1481, 1092, 1522, 1389, 1428, 1689, 1380, 1186, 1178, 1511, 1214, 1293, 1515, 1775, 1441, 1600, 1389, 1527, 1469, 1613, 1648, 1594, 1786, 1577, 1832, 1493, 1816, 1783, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3666278
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3627008
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34384
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4220465	W0_Idle:1547756	W0_Scoreboard:33297197	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 466 
maxdqlatency = 0 
maxmflatency = 269121 
averagemflatency = 917 
max_icnt2mem_latency = 268869 
max_icnt2sh_latency = 5031039 
mrq_lat_table:16689 	300 	363 	1520 	798 	991 	874 	465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	862280 	288193 	4572 	4845 	2428 	3994 	5306 	7537 	5715 	1339 	902 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	187434 	37210 	409961 	239618 	111698 	148804 	18781 	3088 	3897 	2088 	3951 	5550 	7303 	5659 	1336 	901 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	192343 	218656 	439877 	39781 	1136 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	280920 	3589 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	305 	183 	244 	418 	217 	69 	66 	91 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        11        14        22        16        16        16        16         7         9        14         9        12        21         8        12 
dram[1]:        12        11        14         9        16        16        16        16        11        12         9        12        12        14        16        10 
dram[2]:         8        19        12        12        16        15        17        16         8        10         7        10        15        16        11        20 
dram[3]:        12        10        16        10        16        16        16        18        12        11        11        22        10        12        11        11 
dram[4]:        10        11        20        11        16        16        17        16        11        10         8        12        18        12        12        11 
dram[5]:        18        10        10        12        16        16        17        16        10         8         9        12        12        22        14        12 
dram[6]:        12        11        10        28        16        16        16        16        10        12        10         9        10        16         8         8 
dram[7]:        12        10        12        12        16        16        16        16        10         9        10        11        10        16        10        20 
dram[8]:        16         8        12        10        16        16        16        16        11         9        11        10        12        14        20        12 
dram[9]:        16         9        11        16        16        16        16        16        12         9         8        11        11         8        20        22 
dram[10]:        24        14        12        10        16        16        17        16        14         9         9        10        18        22        16         9 
maximum service time to same row:
dram[0]:     92881     92061     97609     55660     83440     95590    126218     93356     91586     82731     84247     73370     95887     59201     54832     84416 
dram[1]:    109548     60973     74669     73052     72899     73121     99905     81871     60481    104505     60150    113822     88577    116143    114102    106394 
dram[2]:     60467     90827    151800    131384    195450    123468    116101    143204    114333    115852     56668    121640     68816     98823    102817     98448 
dram[3]:     95749     67588     90827    122705     78936    111569    102270     73249     62491    110258    103444     77414     76026     85714    103224     90227 
dram[4]:     91638     87472     61933     74638    118638    151260    141120     88045     89028     96124     91590    102975     55657     56921     61480     93104 
dram[5]:     74688     66033     94115     45792     75066    116574    136638     63503     72986    137816    110033     68848     67802     72815     66193     76857 
dram[6]:     82224     70273     65032     58838     97152    103224    104994    131628     72132     93077    106005     74380     61176     94370     88715     97620 
dram[7]:     72642     50337     93357     71528    129002    168218     90321    100211     82984     69575    123030    100476     65733     76030    147995     74479 
dram[8]:     74631     47276    114847     88803    170686    170687    144919     84502     70081     37076     91823     52925    103482     74140     63757     60720 
dram[9]:     61928    113850     55047    112540     85768    113850    104182    130080     96070    107750     51932     92600     94161     90622     81212    109549 
dram[10]:     96140     95887     78603    108938     96899    130925    126981     84429     88371    143633     62753     74635    102971     99426    100191     76658 
average row accesses per activate:
dram[0]:  2.820000  3.111111  3.764706  3.657143  2.756757  2.684211  3.310345  2.909091  2.521739  2.577778  2.519231  2.826087  2.181818  2.788461  2.440678  2.440678 
dram[1]:  3.181818  3.043478  2.723404  2.666667  3.187500  3.090909  2.594594  3.000000  2.577778  2.489362  2.220339  2.787234  3.200000  3.000000  2.823529  3.000000 
dram[2]:  2.800000  3.133333  3.200000  2.509804  3.290323  3.090909  2.939394  3.096774  3.052632  2.367347  2.339286  2.729167  3.063830  2.571429  2.250000  2.716981 
dram[3]:  2.916667  3.043478  3.047619  2.976744  3.000000  3.000000  2.666667  2.512820  2.294118  2.577778  2.847826  3.119048  2.880000  2.823529  2.880000  2.285714 
dram[4]:  2.592592  2.800000  2.560000  3.368421  3.517241  2.833333  3.880000  3.555556  2.697675  3.052632  2.620000  2.729167  2.938776  2.823529  2.685185  2.543860 
dram[5]:  3.500000  2.500000  3.121951  2.782609  2.914286  3.000000  3.031250  3.000000  2.697675  2.636364  2.568627  2.339286  2.666667  2.440678  3.295455  2.500000 
dram[6]:  3.181818  2.916667  2.666667  3.878788  2.684211  3.517241  2.742857  2.341463  2.697675  2.974359  2.471698  2.673469  2.769231  3.063830  3.020833  2.900000 
dram[7]:  3.088889  2.725490  2.844445  3.368421  3.400000  2.914286  2.823529  3.000000  3.052632  2.697675  2.847826  3.046512  2.482759  3.272727  2.482759  3.063830 
dram[8]:  2.836735  2.895833  3.121951  2.976744  3.517241  3.290323  2.400000  2.742857  2.636364  2.697675  2.787234  2.519231  3.282609  2.880000  3.200000  2.666667 
dram[9]:  3.021739  2.673077  3.121951  3.047619  2.684211  2.833333  3.200000  3.096774  2.720930  2.975000  2.568627  2.977273  3.000000  2.571429  3.000000  2.666667 
dram[10]:  3.159091  2.725490  3.764706  3.200000  2.941176  3.448276  2.939394  3.310345  3.105263  2.360000  2.147541  2.519231  2.735849  3.348837  2.880000  2.666667 
average row locality = 22042/7780 = 2.833162
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        10        10        17        16        16        17        16        16 
dram[1]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[2]:        16        17        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[3]:        16        16        16        16         3         3         0         2        11        10        16        16        16        16        16        16 
dram[4]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[5]:        16        16        16        16         3         3         1         0        10        10        16        16        16        16        16        16 
dram[6]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[7]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         3         0         0        10        10        16        16        22        16        16        16 
dram[9]:        16        16        16        16         3         3         0         0        10        12        16        16        16        16        16        16 
dram[10]:        16        16        16        16         2         2         1         0        11        11        16        16        17        16        16        16 
total reads: 2066
min_bank_accesses = 0!
chip skew: 192/186 = 1.03
average mf latency per bank:
dram[0]:      42575     40466     43197     43116     49241     45535     62635     65045     57637     61926     64697     61792     38913     42016     41552     45749
dram[1]:      45550     42750     38636     42982     47350     55102     61250     58014     47848     50089     59004     58670     41021     42804     47499     40020
dram[2]:      42047     42240     42810     36973     47107     51534     58232     59875     65950     62037     60982     56840     42963     47487     45584     43014
dram[3]:      38545     43558     42483     43870     50738     41453     60598     60904     56428     43760     61679     56146     41702     43477     44718     45140
dram[4]:      41962     41335     42726     44819     52150     47095     54527     66831     54322     60918     64730     56488     55236     49463     47035     47244
dram[5]:      45764     44796     45191     43469     53018     45619     56435     63870     55610     56953     59581     55438     41299     41110     47719     50187
dram[6]:      39748     37608     40434     42203     48205     51143     55537     54589     57376     58270     63168     56099     46299     47243     46803     45663
dram[7]:      43059     43948     45983     40973     45539     49825     58872     62114     61160     59954     53947     54914     39183     43083     41838     41113
dram[8]:      43208     47354     40662     41123     42465     47404     60854     65457     54657     60086     55665     58017     53771     42108     36536     41598
dram[9]:      44878     41421     47132     44428     51736     51728     69594     54661     57964     59408     67619     58219     38599     40592     49184     44313
dram[10]:      44716     42682     41511     42682     50777     45781     59056     66930     63803     52419     62199     60800     42846     46619     48834     39412
maximum mf latency per bank:
dram[0]:     122980    144399    165496    165554    146914    124470    197000    196838    199390    197054    240277    199539    199421    240316    199416    199407
dram[1]:     156264    156528    129365    130490    124474    168369    197068    197042    197009    196983    199482    199513    240337    240265    240264    240250
dram[2]:     157538    122728    165497    124483    168367    168332    196886    196874    197065    197097    199521    199548    269121    240324    240269    199470
dram[3]:     150716    122926    157276    133268    124496    124386    197009    197006    197029     93609    240293    240280    240298    239958    199503    240298
dram[4]:     174762    154241    124474    169056    168369    168375    168430    196990    199371    199252    240305    240306    240324    240342    240294    199576
dram[5]:     158537    141605    125690    124433    168380    168387    196730    197023    199470    197002    199453    240298    240308    240287    199519    240302
dram[6]:     147926    122987    124450    124344    168369    168381    196814    197067    239102    197015    240286    240293    199498    240310    199514    199609
dram[7]:     148683    149190    124359    124484    168388    168392    196849    197009    199385    197088    239103    199475    199421    240284    199419    199431
dram[8]:     174765    137069    165550    154748    168400    168407    197031    197057    199308    197065    199456    240285    240301    199509    199499    240272
dram[9]:     123008    134292    155759    151967    168366    168400    197005    196910    197054    199392    199527    240283    199398    240295    199512    240278
dram[10]:     174753    157034    124490    153750    145650    124496    197014    197042    239099    199192    240299    240268    240298    240309    199547    199436
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1499190 n_nop=1490304 n_act=727 n_pre=711 n_req=2003 n_rd=7260 n_write=188 bw_util=0.009936
n_activity=43291 dram_eff=0.3441
bk0: 500a 1495767i bk1: 496a 1495641i bk2: 448a 1496287i bk3: 448a 1496363i bk4: 396a 1496468i bk5: 396a 1496727i bk6: 384a 1497255i bk7: 384a 1496857i bk8: 424a 1496628i bk9: 424a 1496109i bk10: 456a 1496155i bk11: 456a 1496488i bk12: 512a 1495566i bk13: 512a 1495426i bk14: 512a 1495864i bk15: 512a 1495552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0200842
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1499190 n_nop=1490337 n_act=709 n_pre=693 n_req=2003 n_rd=7264 n_write=187 bw_util=0.00994
n_activity=42081 dram_eff=0.3541
bk0: 496a 1495994i bk1: 496a 1495632i bk2: 448a 1496216i bk3: 448a 1495792i bk4: 396a 1496375i bk5: 396a 1496553i bk6: 384a 1496577i bk7: 384a 1496444i bk8: 424a 1496170i bk9: 424a 1495745i bk10: 460a 1495768i bk11: 460a 1495849i bk12: 512a 1495843i bk13: 512a 1495295i bk14: 512a 1495903i bk15: 512a 1495717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.028312
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1499190 n_nop=1490304 n_act=725 n_pre=709 n_req=2004 n_rd=7264 n_write=188 bw_util=0.009941
n_activity=42072 dram_eff=0.3542
bk0: 496a 1495874i bk1: 496a 1495778i bk2: 448a 1496447i bk3: 448a 1495771i bk4: 396a 1496417i bk5: 396a 1496087i bk6: 384a 1496093i bk7: 384a 1495946i bk8: 424a 1496159i bk9: 424a 1495800i bk10: 460a 1495596i bk11: 460a 1495824i bk12: 512a 1495661i bk13: 512a 1495226i bk14: 512a 1495307i bk15: 512a 1495298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0272034
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1499190 n_nop=1490313 n_act=720 n_pre=704 n_req=2005 n_rd=7264 n_write=189 bw_util=0.009943
n_activity=42835 dram_eff=0.348
bk0: 496a 1495620i bk1: 496a 1495689i bk2: 448a 1496269i bk3: 448a 1496152i bk4: 396a 1496188i bk5: 396a 1495838i bk6: 384a 1496563i bk7: 384a 1495984i bk8: 424a 1495839i bk9: 424a 1495797i bk10: 460a 1495481i bk11: 460a 1495785i bk12: 512a 1495536i bk13: 512a 1495365i bk14: 512a 1495292i bk15: 512a 1494913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0303591
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1499190 n_nop=1490349 n_act=699 n_pre=683 n_req=2005 n_rd=7272 n_write=187 bw_util=0.009951
n_activity=41315 dram_eff=0.3611
bk0: 496a 1495342i bk1: 496a 1495341i bk2: 448a 1495857i bk3: 448a 1496179i bk4: 396a 1496549i bk5: 396a 1495842i bk6: 384a 1496437i bk7: 384a 1496448i bk8: 424a 1496116i bk9: 424a 1496321i bk10: 460a 1496020i bk11: 460a 1496102i bk12: 512a 1495872i bk13: 512a 1495446i bk14: 516a 1495338i bk15: 516a 1495190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0337602
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1499190 n_nop=1490297 n_act=725 n_pre=709 n_req=2005 n_rd=7272 n_write=187 bw_util=0.009951
n_activity=41987 dram_eff=0.3553
bk0: 496a 1496038i bk1: 496a 1495245i bk2: 448a 1496142i bk3: 448a 1495428i bk4: 396a 1496437i bk5: 396a 1495908i bk6: 384a 1496229i bk7: 384a 1496334i bk8: 424a 1496092i bk9: 424a 1496026i bk10: 460a 1496149i bk11: 460a 1495926i bk12: 512a 1495618i bk13: 512a 1495422i bk14: 516a 1495749i bk15: 516a 1495490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0317685
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1499190 n_nop=1490354 n_act=697 n_pre=681 n_req=2004 n_rd=7272 n_write=186 bw_util=0.009949
n_activity=42582 dram_eff=0.3503
bk0: 496a 1495959i bk1: 496a 1495659i bk2: 448a 1496352i bk3: 448a 1496168i bk4: 396a 1496609i bk5: 396a 1496709i bk6: 384a 1496766i bk7: 384a 1496318i bk8: 424a 1496383i bk9: 424a 1496519i bk10: 460a 1495931i bk11: 460a 1496010i bk12: 512a 1495709i bk13: 512a 1495469i bk14: 516a 1495938i bk15: 516a 1495660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0207152
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1499190 n_nop=1490390 n_act=687 n_pre=671 n_req=2000 n_rd=7256 n_write=186 bw_util=0.009928
n_activity=40936 dram_eff=0.3636
bk0: 492a 1496114i bk1: 492a 1495923i bk2: 448a 1496113i bk3: 448a 1496422i bk4: 396a 1496854i bk5: 396a 1496333i bk6: 384a 1496530i bk7: 384a 1496811i bk8: 424a 1496351i bk9: 424a 1495931i bk10: 460a 1495932i bk11: 460a 1496035i bk12: 512a 1495314i bk13: 512a 1495465i bk14: 512a 1495890i bk15: 512a 1496011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0226536
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1499190 n_nop=1490360 n_act=697 n_pre=681 n_req=2007 n_rd=7260 n_write=192 bw_util=0.009941
n_activity=41712 dram_eff=0.3573
bk0: 492a 1495653i bk1: 492a 1495664i bk2: 448a 1495985i bk3: 448a 1496145i bk4: 396a 1496547i bk5: 396a 1496474i bk6: 384a 1496499i bk7: 384a 1496357i bk8: 424a 1495543i bk9: 424a 1495582i bk10: 460a 1495844i bk11: 460a 1495472i bk12: 516a 1495688i bk13: 512a 1495288i bk14: 512a 1495613i bk15: 512a 1495187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0339677
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1499190 n_nop=1490354 n_act=700 n_pre=684 n_req=2004 n_rd=7264 n_write=188 bw_util=0.009941
n_activity=41451 dram_eff=0.3596
bk0: 492a 1495518i bk1: 492a 1495750i bk2: 448a 1496277i bk3: 448a 1496473i bk4: 396a 1496504i bk5: 396a 1496475i bk6: 384a 1496384i bk7: 384a 1496254i bk8: 428a 1495968i bk9: 428a 1495749i bk10: 460a 1496013i bk11: 460a 1495848i bk12: 512a 1495769i bk13: 512a 1495129i bk14: 512a 1495655i bk15: 512a 1495308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0267691
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1499190 n_nop=1490372 n_act=695 n_pre=679 n_req=2002 n_rd=7256 n_write=188 bw_util=0.009931
n_activity=41343 dram_eff=0.3601
bk0: 492a 1495715i bk1: 492a 1495214i bk2: 448a 1496428i bk3: 448a 1495920i bk4: 392a 1496400i bk5: 392a 1496017i bk6: 384a 1495917i bk7: 384a 1495802i bk8: 428a 1495523i bk9: 428a 1495893i bk10: 460a 1495678i bk11: 460a 1495710i bk12: 512a 1495316i bk13: 512a 1495321i bk14: 512a 1495659i bk15: 512a 1495264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0338096

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53915, Miss = 908, Miss_rate = 0.017, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 53659, Miss = 908, Miss_rate = 0.017, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[7]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[8]: Access = 53430, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 53420, Miss = 909, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 53333, Miss = 909, Miss_rate = 0.017, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 53461, Miss = 909, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[12]: Access = 53753, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 53510, Miss = 909, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 53202, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 53806, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 61270, Miss = 908, Miss_rate = 0.015, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 54611, Miss = 908, Miss_rate = 0.017, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 54074, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3226
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870764
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293244
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56445
	minimum = 6
	maximum = 33
Network latency average = 8.40259
	minimum = 6
	maximum = 26
Slowest packet = 2371205
Flit latency average = 8.14225
	minimum = 6
	maximum = 25
Slowest flit = 4077170
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0422268
	minimum = 0.0329897 (at node 2)
	maximum = 0.0494845 (at node 40)
Accepted packet rate average = 0.0422268
	minimum = 0.0329897 (at node 2)
	maximum = 0.0494845 (at node 40)
Injected flit rate average = 0.0633402
	minimum = 0.0329897 (at node 2)
	maximum = 0.0989691 (at node 40)
Accepted flit rate average= 0.0633402
	minimum = 0.0474227 (at node 28)
	maximum = 0.0824742 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.0452 (20 samples)
	minimum = 6 (20 samples)
	maximum = 315.6 (20 samples)
Network latency average = 21.2871 (20 samples)
	minimum = 6 (20 samples)
	maximum = 228.95 (20 samples)
Flit latency average = 22.0042 (20 samples)
	minimum = 6 (20 samples)
	maximum = 228.2 (20 samples)
Fragmentation average = 0.00700059 (20 samples)
	minimum = 0 (20 samples)
	maximum = 73.1 (20 samples)
Injected packet rate average = 0.0414215 (20 samples)
	minimum = 0.0308811 (20 samples)
	maximum = 0.107064 (20 samples)
Accepted packet rate average = 0.0414215 (20 samples)
	minimum = 0.0308811 (20 samples)
	maximum = 0.107064 (20 samples)
Injected flit rate average = 0.0663512 (20 samples)
	minimum = 0.0383825 (20 samples)
	maximum = 0.151017 (20 samples)
Accepted flit rate average = 0.0663512 (20 samples)
	minimum = 0.0481429 (20 samples)
	maximum = 0.204352 (20 samples)
Injected packet size average = 1.60186 (20 samples)
Accepted packet size average = 1.60186 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 10 sec (1990 sec)
gpgpu_simulation_rate = 15854 (inst/sec)
gpgpu_simulation_rate = 2640 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 45840 Tlb_hit: 44038 Tlb_miss: 1802 Tlb_hit_rate: 0.960689
Shader1: Tlb_access: 46275 Tlb_hit: 44525 Tlb_miss: 1750 Tlb_hit_rate: 0.962183
Shader2: Tlb_access: 40788 Tlb_hit: 39054 Tlb_miss: 1734 Tlb_hit_rate: 0.957488
Shader3: Tlb_access: 45820 Tlb_hit: 44086 Tlb_miss: 1734 Tlb_hit_rate: 0.962156
Shader4: Tlb_access: 36852 Tlb_hit: 35335 Tlb_miss: 1517 Tlb_hit_rate: 0.958835
Shader5: Tlb_access: 43441 Tlb_hit: 41694 Tlb_miss: 1747 Tlb_hit_rate: 0.959785
Shader6: Tlb_access: 42133 Tlb_hit: 40452 Tlb_miss: 1681 Tlb_hit_rate: 0.960103
Shader7: Tlb_access: 38614 Tlb_hit: 36868 Tlb_miss: 1746 Tlb_hit_rate: 0.954783
Shader8: Tlb_access: 43664 Tlb_hit: 41913 Tlb_miss: 1751 Tlb_hit_rate: 0.959898
Shader9: Tlb_access: 38854 Tlb_hit: 37293 Tlb_miss: 1561 Tlb_hit_rate: 0.959824
Shader10: Tlb_access: 36342 Tlb_hit: 34746 Tlb_miss: 1596 Tlb_hit_rate: 0.956084
Shader11: Tlb_access: 41122 Tlb_hit: 39472 Tlb_miss: 1650 Tlb_hit_rate: 0.959875
Shader12: Tlb_access: 44853 Tlb_hit: 42950 Tlb_miss: 1903 Tlb_hit_rate: 0.957573
Shader13: Tlb_access: 40290 Tlb_hit: 38556 Tlb_miss: 1734 Tlb_hit_rate: 0.956962
Shader14: Tlb_access: 43708 Tlb_hit: 41913 Tlb_miss: 1795 Tlb_hit_rate: 0.958932
Shader15: Tlb_access: 42400 Tlb_hit: 40548 Tlb_miss: 1852 Tlb_hit_rate: 0.956321
Shader16: Tlb_access: 38161 Tlb_hit: 36471 Tlb_miss: 1690 Tlb_hit_rate: 0.955714
Shader17: Tlb_access: 39735 Tlb_hit: 37905 Tlb_miss: 1830 Tlb_hit_rate: 0.953945
Shader18: Tlb_access: 42622 Tlb_hit: 40855 Tlb_miss: 1767 Tlb_hit_rate: 0.958543
Shader19: Tlb_access: 45638 Tlb_hit: 43662 Tlb_miss: 1976 Tlb_hit_rate: 0.956703
Shader20: Tlb_access: 39536 Tlb_hit: 37977 Tlb_miss: 1559 Tlb_hit_rate: 0.960568
Shader21: Tlb_access: 45900 Tlb_hit: 44151 Tlb_miss: 1749 Tlb_hit_rate: 0.961895
Shader22: Tlb_access: 43925 Tlb_hit: 42089 Tlb_miss: 1836 Tlb_hit_rate: 0.958201
Shader23: Tlb_access: 39476 Tlb_hit: 37854 Tlb_miss: 1622 Tlb_hit_rate: 0.958912
Shader24: Tlb_access: 45361 Tlb_hit: 43530 Tlb_miss: 1831 Tlb_hit_rate: 0.959635
Shader25: Tlb_access: 40842 Tlb_hit: 39310 Tlb_miss: 1532 Tlb_hit_rate: 0.962490
Shader26: Tlb_access: 43338 Tlb_hit: 41621 Tlb_miss: 1717 Tlb_hit_rate: 0.960381
Shader27: Tlb_access: 43197 Tlb_hit: 41457 Tlb_miss: 1740 Tlb_hit_rate: 0.959719
Tlb_tot_access: 1178727 Tlb_tot_hit: 1130325, Tlb_tot_miss: 48402, Tlb_tot_hit_rate: 0.958937
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 231 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader1: Tlb_validate: 241 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader2: Tlb_validate: 229 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader3: Tlb_validate: 235 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader4: Tlb_validate: 221 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader5: Tlb_validate: 229 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader6: Tlb_validate: 227 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader7: Tlb_validate: 222 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader8: Tlb_validate: 233 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader9: Tlb_validate: 221 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader10: Tlb_validate: 213 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader11: Tlb_validate: 233 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader12: Tlb_validate: 238 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader13: Tlb_validate: 227 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader14: Tlb_validate: 225 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader15: Tlb_validate: 234 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader16: Tlb_validate: 219 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader17: Tlb_validate: 224 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader18: Tlb_validate: 232 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader19: Tlb_validate: 240 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader20: Tlb_validate: 222 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader21: Tlb_validate: 231 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader22: Tlb_validate: 236 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader23: Tlb_validate: 224 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader24: Tlb_validate: 239 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader25: Tlb_validate: 227 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader26: Tlb_validate: 227 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader27: Tlb_validate: 231 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Tlb_tot_valiate: 6411 Tlb_invalidate: 3136, Tlb_tot_evict: 0, Tlb_tot_evict page: 3136
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:1802 Page_hit: 1401 Page_miss: 401 Page_hit_rate: 0.777469 Page_fault: 0 Page_pending: 317
Shader1: Page_table_access:1750 Page_hit: 1375 Page_miss: 375 Page_hit_rate: 0.785714 Page_fault: 4 Page_pending: 248
Shader2: Page_table_access:1734 Page_hit: 1337 Page_miss: 397 Page_hit_rate: 0.771050 Page_fault: 2 Page_pending: 305
Shader3: Page_table_access:1734 Page_hit: 1357 Page_miss: 377 Page_hit_rate: 0.782584 Page_fault: 0 Page_pending: 297
Shader4: Page_table_access:1517 Page_hit: 1244 Page_miss: 273 Page_hit_rate: 0.820040 Page_fault: 0 Page_pending: 187
Shader5: Page_table_access:1747 Page_hit: 1449 Page_miss: 298 Page_hit_rate: 0.829422 Page_fault: 0 Page_pending: 220
Shader6: Page_table_access:1681 Page_hit: 1421 Page_miss: 260 Page_hit_rate: 0.845330 Page_fault: 0 Page_pending: 183
Shader7: Page_table_access:1746 Page_hit: 1500 Page_miss: 246 Page_hit_rate: 0.859107 Page_fault: 0 Page_pending: 172
Shader8: Page_table_access:1751 Page_hit: 1465 Page_miss: 286 Page_hit_rate: 0.836665 Page_fault: 3 Page_pending: 194
Shader9: Page_table_access:1561 Page_hit: 1324 Page_miss: 237 Page_hit_rate: 0.848174 Page_fault: 0 Page_pending: 171
Shader10: Page_table_access:1596 Page_hit: 1374 Page_miss: 222 Page_hit_rate: 0.860902 Page_fault: 0 Page_pending: 168
Shader11: Page_table_access:1650 Page_hit: 1390 Page_miss: 260 Page_hit_rate: 0.842424 Page_fault: 1 Page_pending: 184
Shader12: Page_table_access:1903 Page_hit: 1568 Page_miss: 335 Page_hit_rate: 0.823962 Page_fault: 0 Page_pending: 249
Shader13: Page_table_access:1734 Page_hit: 1407 Page_miss: 327 Page_hit_rate: 0.811419 Page_fault: 0 Page_pending: 260
Shader14: Page_table_access:1795 Page_hit: 1463 Page_miss: 332 Page_hit_rate: 0.815042 Page_fault: 0 Page_pending: 256
Shader15: Page_table_access:1852 Page_hit: 1464 Page_miss: 388 Page_hit_rate: 0.790497 Page_fault: 0 Page_pending: 326
Shader16: Page_table_access:1690 Page_hit: 1286 Page_miss: 404 Page_hit_rate: 0.760947 Page_fault: 0 Page_pending: 335
Shader17: Page_table_access:1830 Page_hit: 1396 Page_miss: 434 Page_hit_rate: 0.762842 Page_fault: 0 Page_pending: 366
Shader18: Page_table_access:1767 Page_hit: 1372 Page_miss: 395 Page_hit_rate: 0.776457 Page_fault: 0 Page_pending: 334
Shader19: Page_table_access:1976 Page_hit: 1575 Page_miss: 401 Page_hit_rate: 0.797065 Page_fault: 1 Page_pending: 328
Shader20: Page_table_access:1559 Page_hit: 1224 Page_miss: 335 Page_hit_rate: 0.785119 Page_fault: 2 Page_pending: 256
Shader21: Page_table_access:1749 Page_hit: 1415 Page_miss: 334 Page_hit_rate: 0.809034 Page_fault: 0 Page_pending: 264
Shader22: Page_table_access:1836 Page_hit: 1459 Page_miss: 377 Page_hit_rate: 0.794662 Page_fault: 0 Page_pending: 283
Shader23: Page_table_access:1622 Page_hit: 1242 Page_miss: 380 Page_hit_rate: 0.765721 Page_fault: 0 Page_pending: 300
Shader24: Page_table_access:1831 Page_hit: 1481 Page_miss: 350 Page_hit_rate: 0.808848 Page_fault: 1 Page_pending: 281
Shader25: Page_table_access:1532 Page_hit: 1215 Page_miss: 317 Page_hit_rate: 0.793081 Page_fault: 2 Page_pending: 237
Shader26: Page_table_access:1717 Page_hit: 1375 Page_miss: 342 Page_hit_rate: 0.800815 Page_fault: 0 Page_pending: 267
Shader27: Page_table_access:1740 Page_hit: 1407 Page_miss: 333 Page_hit_rate: 0.808621 Page_fault: 1 Page_pending: 237
Page_talbe_tot_access: 48402 Page_tot_hit: 38986, Page_tot_miss 9416, Page_tot_hit_rate: 0.805463 Page_tot_fault: 17 Page_tot_pending: 7225
Total_memory_access_page_fault: 17, Average_latency: 1605423.500000
========================================Page threshing statistics==============================
Page_validate: 752 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 2174
Rdma_migration_read 12
Rdma_migration_write 5
========================================PCI-e statistics==============================
Pcie_read_utilization: 6.582435
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:      253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:   222404----T:   240265 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(12.060095)
F:   223327----T:   223580 	 St: c0083600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   223580----T:   223833 	 St: c0083640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   223833----T:   224086 	 St: c0083680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   224086----T:   224339 	 St: c00836c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   224339----T:   224592 	 St: c0083700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   224592----T:   224845 	 St: c0080000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   224845----T:   225098 	 St: c0083740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   225098----T:   225351 	 St: c0080040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   225351----T:   225604 	 St: c0083620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   225604----T:   225857 	 St: c0080080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   225857----T:   226110 	 St: c0080200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   226110----T:   226363 	 St: c0083660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   226363----T:   226616 	 St: c00800c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   226616----T:   226869 	 St: c0080280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   226869----T:   227122 	 St: c0083780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   227122----T:   227375 	 St: c0080100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   227375----T:   227628 	 St: c00802c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   227628----T:   227881 	 St: c0080140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   227881----T:   228134 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   228134----T:   228394 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   228394----T:   228702 	 St: c0081000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.207968)
F:   228702----T:   229388 	 St: c0084000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   229388----T:   229641 	 St: c00b0000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   230017----T:   230270 	 St: c00a3520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   230636----T:   230889 	 St: c02b0000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   231267----T:   232045 	 St: c02b0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:   232045----T:   232298 	 St: c00af8a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   232298----T:   232578 	 St: c02be000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   232578----T:   232921 	 St: c0090000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:   232921----T:   233607 	 St: c0094000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   233607----T:   233860 	 St: c00a2980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   233860----T:   234684 	 St: c02e0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   234684----T:   234944 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   234944----T:   235197 	 St: c00aef00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   236054----T:   236307 	 St: c00a8360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   236828----T:   237744 	 St: c02c0000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(0.618501)
F:   237744----T:   237997 	 St: c00a5f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   237997----T:   238821 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   462415----T:   465012 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.753545)
F:   463850----T:   464193 	 St: c00a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:   464193----T:   464879 	 St: c00a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   465012----T:   465265 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:   465266----T:   465519 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:   687670----T:   700125 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(8.409858)
F:   688313----T:   688566 	 St: c0014c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   688566----T:   688819 	 St: c001a980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   688819----T:   689072 	 St: c0028880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   689072----T:   689325 	 St: c002fac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   689325----T:   689578 	 St: c0046560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   689578----T:   689831 	 St: c0041b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   689831----T:   690084 	 St: c0077800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   690084----T:   690337 	 St: c007c520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   690337----T:   690590 	 St: c00edfa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   690590----T:   690843 	 St: c00ff380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   690843----T:   691096 	 St: c0129980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   691096----T:   691349 	 St: c013ef00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   691349----T:   691602 	 St: c01831c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   691602----T:   691855 	 St: c01753e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   691855----T:   692108 	 St: c0216b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   692108----T:   692361 	 St: c02250e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   922275----T:   923581 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.881837)
F:   923581----T:   923834 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:   923835----T:   924088 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  1146239----T:  1178928 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(22.072248)
F:  1146780----T:  1147033 	 St: c0007620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1147033----T:  1147286 	 St: c00076c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1147286----T:  1147539 	 St: c0019880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1147539----T:  1147792 	 St: c000e400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1147792----T:  1148045 	 St: c00202a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1148045----T:  1148298 	 St: c0003860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1148298----T:  1148551 	 St: c000d700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1148551----T:  1148804 	 St: c0030e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1148804----T:  1149057 	 St: c0013180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1149057----T:  1149310 	 St: c0002ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1149310----T:  1149563 	 St: c002e180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1149563----T:  1149816 	 St: c000bfa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1149816----T:  1150069 	 St: c001e760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1150069----T:  1150322 	 St: c0032300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1150322----T:  1150575 	 St: c0039a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1150575----T:  1150828 	 St: c00303a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1150828----T:  1151081 	 St: c00532e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1151081----T:  1151334 	 St: c005f6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1151334----T:  1151587 	 St: c002edc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1151587----T:  1151840 	 St: c00550a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1151840----T:  1152093 	 St: c00552e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1152093----T:  1152346 	 St: c0020b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1152346----T:  1152599 	 St: c001ed20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1152599----T:  1152852 	 St: c0046180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1152852----T:  1153105 	 St: c0066c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1153105----T:  1153358 	 St: c0022f80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1153358----T:  1153611 	 St: c005b220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1153611----T:  1153864 	 St: c0051920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1153864----T:  1154117 	 St: c006a0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1154117----T:  1154370 	 St: c0051d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1154370----T:  1154623 	 St: c004e9e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1154623----T:  1154876 	 St: c00405e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1154876----T:  1155129 	 St: c0064760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1155129----T:  1155382 	 St: c004ff60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1155382----T:  1155635 	 St: c006e500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1155635----T:  1155888 	 St: c00758c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1155888----T:  1156141 	 St: c006cb60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1156141----T:  1156394 	 St: c007b300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1156394----T:  1156647 	 St: c0073460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1156647----T:  1156900 	 St: c0079840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1156900----T:  1157153 	 St: c0073820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1157153----T:  1157406 	 St: c0077940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1157406----T:  1157659 	 St: c0071980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1157659----T:  1157912 	 St: c007edc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1157912----T:  1158165 	 St: c0070160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1158165----T:  1158418 	 St: c007dc00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1158418----T:  1158671 	 St: c0073f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1158671----T:  1158924 	 St: c00c6200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1158924----T:  1159177 	 St: c00c63e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1159177----T:  1159430 	 St: c00fc000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1159430----T:  1159683 	 St: c00dab60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1159683----T:  1159936 	 St: c0110340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1159936----T:  1160189 	 St: c00ba860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1160189----T:  1160442 	 St: c00d83a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1160442----T:  1160695 	 St: c0142860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1160695----T:  1160948 	 St: c00e9100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1160948----T:  1161201 	 St: c00b8200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1161201----T:  1161454 	 St: c013a280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1161454----T:  1161707 	 St: c00d3ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1161707----T:  1161960 	 St: c010b0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1161960----T:  1162213 	 St: c0146620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1162213----T:  1162466 	 St: c015ce80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1162466----T:  1162719 	 St: c0140940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1162719----T:  1162972 	 St: c01a9c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1162972----T:  1163225 	 St: c01cea00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1163225----T:  1163478 	 St: c013c840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1163478----T:  1163731 	 St: c01af600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1163731----T:  1163984 	 St: c01afd60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1163984----T:  1164237 	 St: c0111c20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1164237----T:  1164490 	 St: c010c140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1164490----T:  1164743 	 St: c01825a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1164743----T:  1164996 	 St: c01e4420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1164996----T:  1165249 	 St: c0118900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1165249----T:  1165502 	 St: c01c1b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1165502----T:  1165755 	 St: c01a4ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1165755----T:  1166008 	 St: c01ee340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1166008----T:  1166261 	 St: c01a5bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1166261----T:  1166514 	 St: c019bfe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1166514----T:  1166767 	 St: c01712a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1166767----T:  1167020 	 St: c01dd8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1167020----T:  1167273 	 St: c01a01e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1167273----T:  1167526 	 St: c01fb260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1167526----T:  1167779 	 St: c0210d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1167779----T:  1168032 	 St: c01f6320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1168032----T:  1168285 	 St: c0221b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1168285----T:  1168538 	 St: c0221ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1168538----T:  1168791 	 St: c020a0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1168791----T:  1169044 	 St: c021cb60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1169044----T:  1169297 	 St: c020ac00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1169297----T:  1169550 	 St: c0216f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1169550----T:  1169803 	 St: c0204f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1169803----T:  1170056 	 St: c022c980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1170056----T:  1170309 	 St: c0200700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1170309----T:  1170562 	 St: c0229600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1170562----T:  1170815 	 St: c020c080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1170815----T:  1171068 	 St: c019c000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1401078----T:  1402517 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.971641)
F:  1402517----T:  1402770 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  1402771----T:  1403024 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  1625175----T:  1777548 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(102.885216)
F:  1625720----T:  1625973 	 St: c00074c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1625973----T:  1626226 	 St: c0007680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1626226----T:  1626479 	 St: c0028080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1626479----T:  1626732 	 St: c0011020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1626732----T:  1626985 	 St: c000f780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1626985----T:  1627238 	 St: c000f9c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1627238----T:  1627491 	 St: c0000820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1627491----T:  1627744 	 St: c000d4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1627744----T:  1627997 	 St: c000d620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1627997----T:  1628250 	 St: c000d6c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1628250----T:  1628503 	 St: c00112e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1628503----T:  1628756 	 St: c0004080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1628756----T:  1629009 	 St: c0025440 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  1629009----T:  1629262 	 St: c00087e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1629262----T:  1629515 	 St: c0011800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1629515----T:  1629768 	 St: c00152c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1629768----T:  1630021 	 St: c00064e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1630021----T:  1630274 	 St: c0016820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1630274----T:  1630527 	 St: c001ac00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1630527----T:  1630780 	 St: c0003660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1630780----T:  1631033 	 St: c0005e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1631033----T:  1631286 	 St: c0015a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1631286----T:  1631539 	 St: c0000c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1631539----T:  1631792 	 St: c000a280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1631792----T:  1632045 	 St: c0000d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1632045----T:  1632298 	 St: c000ed00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1632298----T:  1632551 	 St: c0013680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1632551----T:  1632804 	 St: c0019020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1632804----T:  1633057 	 St: c000eda0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1633057----T:  1633310 	 St: c0012d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1633310----T:  1633563 	 St: c0012e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1633563----T:  1633816 	 St: c000aa00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1633816----T:  1634069 	 St: c0014600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1634069----T:  1634322 	 St: c0014840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1634322----T:  1634575 	 St: c0014880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1634575----T:  1634828 	 St: c002c240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1634828----T:  1635081 	 St: c0033260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1635081----T:  1635334 	 St: c00374a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1635334----T:  1635587 	 St: c002b060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1635587----T:  1635840 	 St: c0000100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1635840----T:  1636093 	 St: c00001a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1636093----T:  1636346 	 St: c0036220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1636346----T:  1636599 	 St: c0004da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1636599----T:  1636852 	 St: c0008b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1636852----T:  1637105 	 St: c0009700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1637105----T:  1637358 	 St: c0004f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1637358----T:  1637611 	 St: c0024260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1637611----T:  1637864 	 St: c0009780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1637864----T:  1638117 	 St: c0003be0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1638117----T:  1638370 	 St: c0009c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1638370----T:  1638623 	 St: c0025840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1638623----T:  1638876 	 St: c000f5c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1638876----T:  1639129 	 St: c002f0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1639129----T:  1639382 	 St: c0023280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1639382----T:  1639635 	 St: c0017f80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1639635----T:  1639888 	 St: c0008120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1639888----T:  1640141 	 St: c0019bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1640141----T:  1640394 	 St: c00081c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1640394----T:  1640647 	 St: c000cd40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1640647----T:  1640900 	 St: c001ea80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  1640900----T:  1641153 	 St: c0027880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1641153----T:  1641406 	 St: c0030000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1641406----T:  1641659 	 St: c0035ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1641659----T:  1641912 	 St: c0027aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1641912----T:  1642165 	 St: c000d380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1642165----T:  1642418 	 St: c0001900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1642418----T:  1642671 	 St: c001c220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1642671----T:  1642924 	 St: c001d420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1642924----T:  1643177 	 St: c002b400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1643177----T:  1643430 	 St: c002a440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1643430----T:  1643683 	 St: c0016920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1643683----T:  1643936 	 St: c0032680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1643936----T:  1644189 	 St: c00143e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1644189----T:  1644442 	 St: c001bfa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1644442----T:  1644695 	 St: c0002f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1644695----T:  1644948 	 St: c001e160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1644948----T:  1645201 	 St: c0024460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1645201----T:  1645454 	 St: c0003900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1645454----T:  1645707 	 St: c00301a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1645707----T:  1645960 	 St: c00346e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1645960----T:  1646213 	 St: c0024660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1646213----T:  1646466 	 St: c002e660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1646466----T:  1646719 	 St: c0033360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1646719----T:  1646972 	 St: c00333a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1646972----T:  1647225 	 St: c00338e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1647225----T:  1647478 	 St: c001c640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1647478----T:  1647731 	 St: c002ba20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1647731----T:  1647984 	 St: c0036a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1647984----T:  1648237 	 St: c001e300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1648237----T:  1648490 	 St: c001e3c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1648490----T:  1648743 	 St: c00283c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1648743----T:  1648996 	 St: c00318e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1648996----T:  1649249 	 St: c0035380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1649249----T:  1649502 	 St: c00069e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1649502----T:  1649755 	 St: c002c800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1649755----T:  1650008 	 St: c0029240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1650008----T:  1650261 	 St: c0030840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1650261----T:  1650514 	 St: c002bea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1650514----T:  1650767 	 St: c001dcc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1650767----T:  1651020 	 St: c00456c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1651020----T:  1651273 	 St: c002a500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1651273----T:  1651526 	 St: c002fe80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1651526----T:  1651779 	 St: c0024580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1651779----T:  1652032 	 St: c0037500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1652032----T:  1652285 	 St: c0024c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1652285----T:  1652538 	 St: c0030c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1652538----T:  1652791 	 St: c003d2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1652791----T:  1653044 	 St: c000d920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1653044----T:  1653297 	 St: c00380c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1653297----T:  1653550 	 St: c00410a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1653550----T:  1653803 	 St: c00532e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1653803----T:  1654056 	 St: c001f9c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1654056----T:  1654309 	 St: c006f280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1654309----T:  1654562 	 St: c002b9e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1654562----T:  1654815 	 St: c0040460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1654815----T:  1655068 	 St: c00444e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1655068----T:  1655321 	 St: c004e600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1655321----T:  1655574 	 St: c004d6c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1655574----T:  1655827 	 St: c0044640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1655827----T:  1656080 	 St: c004f6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1656080----T:  1656333 	 St: c003a6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1656333----T:  1656586 	 St: c0053660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1656586----T:  1656839 	 St: c0050240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1656839----T:  1657092 	 St: c0056600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1657092----T:  1657345 	 St: c004ca00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1657345----T:  1657598 	 St: c004f8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1657598----T:  1657851 	 St: c00566e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1657851----T:  1658104 	 St: c004d8a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1658104----T:  1658357 	 St: c004da00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1658357----T:  1658610 	 St: c0051a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1658610----T:  1658863 	 St: c004dc80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1658863----T:  1659116 	 St: c0051a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1659116----T:  1659369 	 St: c003a820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1659369----T:  1659622 	 St: c006f6c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1659622----T:  1659875 	 St: c001dd00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1659875----T:  1660128 	 St: c0027be0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1660128----T:  1660381 	 St: c00381e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1660381----T:  1660634 	 St: c0023d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1660634----T:  1660887 	 St: c004be00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1660887----T:  1661140 	 St: c0025d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1661140----T:  1661393 	 St: c0061000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1661393----T:  1661646 	 St: c0047180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1661646----T:  1661899 	 St: c0054080 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  1661899----T:  1662152 	 St: c0036f80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1662152----T:  1662405 	 St: c00552a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1662405----T:  1662658 	 St: c0069240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1662658----T:  1662911 	 St: c004b3c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1662911----T:  1663164 	 St: c00465a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1663164----T:  1663417 	 St: c00660c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1663417----T:  1663670 	 St: c0067260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1663670----T:  1663923 	 St: c00674e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1663923----T:  1664176 	 St: c0066480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1664176----T:  1664429 	 St: c004c380 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  1664429----T:  1664682 	 St: c0052500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1664682----T:  1664935 	 St: c0066260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1664935----T:  1665188 	 St: c0056c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1665188----T:  1665441 	 St: c006fc40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1665441----T:  1665694 	 St: c0038380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1665694----T:  1665947 	 St: c006d280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1665947----T:  1666200 	 St: c0054480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1666200----T:  1666453 	 St: c0060aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1666453----T:  1666706 	 St: c00511c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1666706----T:  1666959 	 St: c0050ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1666959----T:  1667212 	 St: c0044320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1667212----T:  1667465 	 St: c003a140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1667465----T:  1667718 	 St: c005d2c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1667718----T:  1667971 	 St: c006e6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1667971----T:  1668224 	 St: c00626a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1668224----T:  1668477 	 St: c0041500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1668477----T:  1668730 	 St: c0061600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1668730----T:  1668983 	 St: c00686e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1668983----T:  1669236 	 St: c0038540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1669236----T:  1669489 	 St: c00594a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1669489----T:  1669742 	 St: c004b9e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1669742----T:  1669995 	 St: c0045380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1669995----T:  1670248 	 St: c0058440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1670248----T:  1670501 	 St: c005dee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1670501----T:  1670754 	 St: c005e6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1670754----T:  1671007 	 St: c004d980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1671007----T:  1671260 	 St: c0034f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1671260----T:  1671513 	 St: c0034fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1671513----T:  1671766 	 St: c00503c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1671766----T:  1672019 	 St: c0040980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1672019----T:  1672272 	 St: c00449a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1672272----T:  1672525 	 St: c00417e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1672525----T:  1672778 	 St: c0046b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1672778----T:  1673031 	 St: c004fd40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1673031----T:  1673284 	 St: c0041960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1673284----T:  1673537 	 St: c0046bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1673537----T:  1673790 	 St: c003e580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1673790----T:  1674043 	 St: c004ad80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1674043----T:  1674296 	 St: c0065680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1674296----T:  1674549 	 St: c004bfc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1674549----T:  1674802 	 St: c004efc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1674802----T:  1675055 	 St: c0062800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1675055----T:  1675308 	 St: c0068880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1675308----T:  1675561 	 St: c0064600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1675561----T:  1675814 	 St: c004cbe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1675814----T:  1676067 	 St: c00646a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1676067----T:  1676320 	 St: c0049720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1676320----T:  1676573 	 St: c0063c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1676573----T:  1676826 	 St: c0067160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1676826----T:  1677079 	 St: c005f0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1677079----T:  1677332 	 St: c0063ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1677332----T:  1677585 	 St: c003ad20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1677585----T:  1677838 	 St: c005f280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1677838----T:  1678091 	 St: c005f800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1678091----T:  1678344 	 St: c003d960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1678344----T:  1678597 	 St: c0041f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1678597----T:  1678850 	 St: c0068aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1678850----T:  1679103 	 St: c0043500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1679103----T:  1679356 	 St: c0050ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1679356----T:  1679609 	 St: c0050f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1679609----T:  1679862 	 St: c006a320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1679862----T:  1680115 	 St: c0068140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1680115----T:  1680368 	 St: c006e360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1680368----T:  1680621 	 St: c005f400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1680621----T:  1680874 	 St: c0068340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1680874----T:  1681127 	 St: c00561c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1681127----T:  1681380 	 St: c00437e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1681380----T:  1681633 	 St: c003eda0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1681633----T:  1681886 	 St: c005b8a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1681886----T:  1682139 	 St: c006f520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1682139----T:  1682392 	 St: c0064c00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  1682392----T:  1682645 	 St: c006c140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1682645----T:  1682898 	 St: c00675a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1682898----T:  1683151 	 St: c005bc00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1683151----T:  1683404 	 St: c00697a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1683404----T:  1683657 	 St: c0066740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1683657----T:  1683910 	 St: c0043b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1683910----T:  1684163 	 St: c00635a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1684163----T:  1684416 	 St: c0062720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1684416----T:  1684669 	 St: c005a3c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1684669----T:  1684922 	 St: c0067960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1684922----T:  1685175 	 St: c0055760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1685175----T:  1685428 	 St: c006a940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1685428----T:  1685681 	 St: c0065580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1685681----T:  1685934 	 St: c0056940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1685934----T:  1686187 	 St: c005a7e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1686187----T:  1686440 	 St: c0069ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1686440----T:  1686693 	 St: c006f980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1686693----T:  1686946 	 St: c0068ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1686946----T:  1687199 	 St: c006ab40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1687199----T:  1687452 	 St: c006ab80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1687452----T:  1687705 	 St: c006db80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1687705----T:  1687958 	 St: c006ad80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1687958----T:  1688211 	 St: c0056f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1688211----T:  1688464 	 St: c0070800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  1688464----T:  1688717 	 St: c0058f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1688717----T:  1688970 	 St: c00701a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1688970----T:  1689223 	 St: c005ffc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1689223----T:  1689476 	 St: c0074c20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1689476----T:  1689729 	 St: c0074ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1689729----T:  1689982 	 St: c0071280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1689982----T:  1690235 	 St: c0071600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1690235----T:  1690488 	 St: c00760a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1690488----T:  1690741 	 St: c00776a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1690741----T:  1690994 	 St: c0070380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1690994----T:  1691247 	 St: c0077880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1691247----T:  1691500 	 St: c00727a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1691500----T:  1691753 	 St: c0079420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1691753----T:  1692006 	 St: c00761e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1692006----T:  1692259 	 St: c0074b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1692259----T:  1692512 	 St: c00763a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1692512----T:  1692765 	 St: c00765c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1692765----T:  1693018 	 St: c00767c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1693018----T:  1693271 	 St: c007d260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1693271----T:  1693524 	 St: c007d280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1693524----T:  1693777 	 St: c007d480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1693777----T:  1694030 	 St: c0079b20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1694030----T:  1694283 	 St: c0075a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1694283----T:  1694536 	 St: c0079f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1694536----T:  1694789 	 St: c007bb40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1694789----T:  1695042 	 St: c0077b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1695042----T:  1695295 	 St: c007ca40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1695295----T:  1695548 	 St: c0076f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1695548----T:  1695801 	 St: c00755e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1695801----T:  1696054 	 St: c0078300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1696054----T:  1696307 	 St: c007b120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1696307----T:  1696560 	 St: c0078e00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1696560----T:  1696813 	 St: c007d5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1696813----T:  1697066 	 St: c007bd00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1697066----T:  1697319 	 St: c007e580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1697319----T:  1697572 	 St: c007b540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1697572----T:  1697825 	 St: c00c5e20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1697825----T:  1698078 	 St: c007f960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1698078----T:  1698331 	 St: c00c6300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1698331----T:  1698584 	 St: c0128140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1698584----T:  1698837 	 St: c00e2c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1698837----T:  1699090 	 St: c00de4c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1699090----T:  1699343 	 St: c00deb20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1699343----T:  1699596 	 St: c00b18c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1699596----T:  1699849 	 St: c00d7d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1699849----T:  1700102 	 St: c00d8100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1700102----T:  1700355 	 St: c00d82c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1700355----T:  1700608 	 St: c00e34a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1700608----T:  1700861 	 St: c00bc180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1700861----T:  1701114 	 St: c011fb80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1701114----T:  1701367 	 St: c00c9680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1701367----T:  1701620 	 St: c00e44c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1701620----T:  1701873 	 St: c00ef260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1701873----T:  1702126 	 St: c00c2f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1702126----T:  1702379 	 St: c00f32c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1702379----T:  1702632 	 St: c00ffb20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1702632----T:  1702885 	 St: c00ba260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1702885----T:  1703138 	 St: c00c1c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1703138----T:  1703391 	 St: c00f0880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1703391----T:  1703644 	 St: c00b2520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1703644----T:  1703897 	 St: c00ce760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1703897----T:  1704150 	 St: c00b26e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1704150----T:  1704403 	 St: c00e9fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1704403----T:  1704656 	 St: c00ea0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1704656----T:  1704909 	 St: c00fa760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1704909----T:  1705162 	 St: c00dc620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1705162----T:  1705415 	 St: c00dc800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1705415----T:  1705668 	 St: c00e8400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1705668----T:  1705921 	 St: c00e86a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1705921----T:  1706174 	 St: c00cfe80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1706174----T:  1706427 	 St: c00ecd20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1706427----T:  1706680 	 St: c00ed360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1706680----T:  1706933 	 St: c00ed460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1706933----T:  1707186 	 St: c0134600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1707186----T:  1707439 	 St: c01493e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1707439----T:  1707692 	 St: c0155c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1707692----T:  1707945 	 St: c0131100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1707945----T:  1708198 	 St: c00b0300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1708198----T:  1708451 	 St: c00b0480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1708451----T:  1708704 	 St: c0152480 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  1708704----T:  1708957 	 St: c00be7c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1708957----T:  1709210 	 St: c00ca1e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1709210----T:  1709463 	 St: c00beca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1709463----T:  1709716 	 St: c011c3c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1709716----T:  1709969 	 St: c00cc480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1709969----T:  1710222 	 St: c00cc620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1710222----T:  1710475 	 St: c00bb2c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1710475----T:  1710728 	 St: c00cd600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1710728----T:  1710981 	 St: c01207a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1710981----T:  1711234 	 St: c00de020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1711234----T:  1711487 	 St: c013d100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1711487----T:  1711740 	 St: c0119240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1711740----T:  1711993 	 St: c00f7640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1711993----T:  1712246 	 St: c00fca00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1712246----T:  1712499 	 St: c00c82c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1712499----T:  1712752 	 St: c00c84a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1712752----T:  1713005 	 St: c00d6740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1713005----T:  1713258 	 St: c010b960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1713258----T:  1713511 	 St: c010b9c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1713511----T:  1713764 	 St: c0126920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1713764----T:  1714017 	 St: c013fec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1714017----T:  1714270 	 St: c01515c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1714270----T:  1714523 	 St: c0126fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1714523----T:  1714776 	 St: c00d7920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1714776----T:  1715029 	 St: c00b49a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1715029----T:  1715282 	 St: c00b4a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1715282----T:  1715535 	 St: c0103ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1715535----T:  1715788 	 St: c0107500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1715788----T:  1716041 	 St: c0131c20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1716041----T:  1716294 	 St: c012ec40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1716294----T:  1716547 	 St: c00f3580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1716547----T:  1716800 	 St: c0147040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1716800----T:  1717053 	 St: c00ec680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1717053----T:  1717306 	 St: c0103700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1717306----T:  1717559 	 St: c00b8c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1717559----T:  1717812 	 St: c0109de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1717812----T:  1718065 	 St: c011ca00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1718065----T:  1718318 	 St: c00baa20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1718318----T:  1718571 	 St: c0140380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1718571----T:  1718824 	 St: c014d140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1718824----T:  1719077 	 St: c011d060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1719077----T:  1719330 	 St: c013b120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1719330----T:  1719583 	 St: c01496c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1719583----T:  1719836 	 St: c01497a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1719836----T:  1720089 	 St: c014a720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1720089----T:  1720342 	 St: c0104aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1720342----T:  1720595 	 St: c0132ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1720595----T:  1720848 	 St: c0153d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1720848----T:  1721101 	 St: c010a280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1721101----T:  1721354 	 St: c010a4c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1721354----T:  1721607 	 St: c0128aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1721607----T:  1721860 	 St: c0144720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1721860----T:  1722113 	 St: c014f980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1722113----T:  1722366 	 St: c00c3dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1722366----T:  1722619 	 St: c0135680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1722619----T:  1722872 	 St: c012b700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1722872----T:  1723125 	 St: c01416e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1723125----T:  1723378 	 St: c0133b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1723378----T:  1723631 	 St: c0108f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1723631----T:  1723884 	 St: c0180640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1723884----T:  1724137 	 St: c012eee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1724137----T:  1724390 	 St: c013fa00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1724390----T:  1724643 	 St: c011cdc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1724643----T:  1724896 	 St: c0155d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1724896----T:  1725149 	 St: c011e2e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1725149----T:  1725402 	 St: c0142260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1725402----T:  1725655 	 St: c0167900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1725655----T:  1725908 	 St: c00d8a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1725908----T:  1726161 	 St: c0158120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1726161----T:  1726414 	 St: c0173340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1726414----T:  1726667 	 St: c01a9c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1726667----T:  1726920 	 St: c010e940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1726920----T:  1727173 	 St: c01fda20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1727173----T:  1727426 	 St: c0132e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1727426----T:  1727679 	 St: c0170e20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1727679----T:  1727932 	 St: c017d020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1727932----T:  1728185 	 St: c019b440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1728185----T:  1728438 	 St: c0198720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1728438----T:  1728691 	 St: c017d440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1728691----T:  1728944 	 St: c019e7a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1728944----T:  1729197 	 St: c015f540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1729197----T:  1729450 	 St: c01aa660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1729450----T:  1729703 	 St: c01a0a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1729703----T:  1729956 	 St: c0196020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1729956----T:  1730209 	 St: c019ed80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1730209----T:  1730462 	 St: c01b35e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1730462----T:  1730715 	 St: c01b38a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1730715----T:  1730968 	 St: c0198c20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1730968----T:  1731221 	 St: c0199000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1731221----T:  1731474 	 St: c0199760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1731474----T:  1731727 	 St: c01a5200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1731727----T:  1731980 	 St: c015f900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1731980----T:  1732233 	 St: c01fe760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1732233----T:  1732486 	 St: c0109040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1732486----T:  1732739 	 St: c01273a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1732739----T:  1732992 	 St: c0158480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1732992----T:  1733245 	 St: c011b4a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1733245----T:  1733498 	 St: c0193ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1733498----T:  1733751 	 St: c0121840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1733751----T:  1734004 	 St: c01d35c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1734004----T:  1734257 	 St: c01855c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1734257----T:  1734510 	 St: c01ac500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1734510----T:  1734763 	 St: c0154cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1734763----T:  1735016 	 St: c01afc80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1735016----T:  1735269 	 St: c01eb740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1735269----T:  1735522 	 St: c0191d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1735522----T:  1735775 	 St: c0183280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1735775----T:  1736028 	 St: c01e2420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1736028----T:  1736281 	 St: c01e5720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1736281----T:  1736534 	 St: c01e5ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1736534----T:  1736787 	 St: c01e2e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1736787----T:  1737040 	 St: c0194c80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1737040----T:  1737293 	 St: c01a71e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1737293----T:  1737546 	 St: c01e2860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1737546----T:  1737799 	 St: c01b4900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1737799----T:  1738052 	 St: c01ff7a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1738052----T:  1738305 	 St: c0158940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1738305----T:  1738558 	 St: c0158a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1738558----T:  1738811 	 St: c01f79a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1738811----T:  1739064 	 St: c01ad1c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1739064----T:  1739317 	 St: c01d2540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1739317----T:  1739570 	 St: c01a3820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1739570----T:  1739823 	 St: c01a29c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1739823----T:  1740076 	 St: c017cac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1740076----T:  1740329 	 St: c015e3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1740329----T:  1740582 	 St: c01c7da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1740582----T:  1740835 	 St: c01fb780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1740835----T:  1741088 	 St: c01d78c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1741088----T:  1741341 	 St: c01740a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1741341----T:  1741594 	 St: c01d47e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1741594----T:  1741847 	 St: c01e9540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1741847----T:  1742100 	 St: c0158ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1742100----T:  1742353 	 St: c01bc040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1742353----T:  1742606 	 St: c0192ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1742606----T:  1742859 	 St: c017fce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1742859----T:  1743112 	 St: c01b90a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1743112----T:  1743365 	 St: c01ca1e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1743365----T:  1743618 	 St: c01cba20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1743618----T:  1743871 	 St: c0198ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1743871----T:  1744124 	 St: c014ed00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1744124----T:  1744377 	 St: c014eda0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1744377----T:  1744630 	 St: c01a0f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1744630----T:  1744883 	 St: c0171e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1744883----T:  1745136 	 St: c017dee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1745136----T:  1745389 	 St: c0174940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1745389----T:  1745642 	 St: c019fba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1745642----T:  1745895 	 St: c0174e00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1745895----T:  1746148 	 St: c0184340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1746148----T:  1746401 	 St: c0184480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1746401----T:  1746654 	 St: c016b2e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1746654----T:  1746907 	 St: c016b3c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1746907----T:  1747160 	 St: c0190aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1747160----T:  1747413 	 St: c01e04e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1747413----T:  1747666 	 St: c0194160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1747666----T:  1747919 	 St: c019d280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1747919----T:  1748172 	 St: c01d7ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1748172----T:  1748425 	 St: c01e9a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1748425----T:  1748678 	 St: c01965a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1748678----T:  1748931 	 St: c01dd4a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1748931----T:  1749184 	 St: c01dd640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1749184----T:  1749437 	 St: c018c7c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1749437----T:  1749690 	 St: c01e54a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1749690----T:  1749943 	 St: c01cd700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1749943----T:  1750196 	 St: c01db640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1750196----T:  1750449 	 St: c01db800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1750449----T:  1750702 	 St: c0160820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1750702----T:  1750955 	 St: c01cdc80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1750955----T:  1751208 	 St: c01ced80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1751208----T:  1751461 	 St: c0168d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1751461----T:  1751714 	 St: c0175fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1751714----T:  1751967 	 St: c01ea0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1751967----T:  1752220 	 St: c017a120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1752220----T:  1752473 	 St: c01a26a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1752473----T:  1752726 	 St: c01a3180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1752726----T:  1752979 	 St: c01eea80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1752979----T:  1753232 	 St: c01e83c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1753232----T:  1753485 	 St: c01fadc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1753485----T:  1753738 	 St: c01ce100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1753738----T:  1753991 	 St: c01e8a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1753991----T:  1754244 	 St: c01b29a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1754244----T:  1754497 	 St: c017a9a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1754497----T:  1754750 	 St: c016cc00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1754750----T:  1755003 	 St: c01c2e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1755003----T:  1755256 	 St: c01fe200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1755256----T:  1755509 	 St: c01de5e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1755509----T:  1755762 	 St: c01de640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1755762----T:  1756015 	 St: c01f4580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1756015----T:  1756268 	 St: c01e6100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1756268----T:  1756521 	 St: c01c3920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1756521----T:  1756774 	 St: c01ec7c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1756774----T:  1757027 	 St: c01e36a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1757027----T:  1757280 	 St: c017b480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1757280----T:  1757533 	 St: c01da380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1757533----T:  1757786 	 St: c01d7a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1757786----T:  1758039 	 St: c01beee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1758039----T:  1758292 	 St: c01e6c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1758292----T:  1758545 	 St: c01b0b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1758545----T:  1758798 	 St: c01efca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1758798----T:  1759051 	 St: c01e01e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1759051----T:  1759304 	 St: c01b3f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1759304----T:  1759557 	 St: c01bfba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1759557----T:  1759810 	 St: c01ed3c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1759810----T:  1760063 	 St: c01fef80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1760063----T:  1760316 	 St: c01ea3a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1760316----T:  1760569 	 St: c01f02e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1760569----T:  1760822 	 St: c01f03e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1760822----T:  1761075 	 St: c01f04c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1761075----T:  1761328 	 St: c01f95a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1761328----T:  1761581 	 St: c01f0a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1761581----T:  1761834 	 St: c01b50e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1761834----T:  1762087 	 St: c0201980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  1762087----T:  1762340 	 St: c01bb100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1762340----T:  1762593 	 St: c02007e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1762593----T:  1762846 	 St: c01d0520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1762846----T:  1763099 	 St: c020e6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1763099----T:  1763352 	 St: c020e8c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1763352----T:  1763605 	 St: c02039a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1763605----T:  1763858 	 St: c0204420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1763858----T:  1764111 	 St: c0212520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1764111----T:  1764364 	 St: c0216700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1764364----T:  1764617 	 St: c0200d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1764617----T:  1764870 	 St: c0216ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1764870----T:  1765123 	 St: c0207a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1765123----T:  1765376 	 St: c021bfa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1765376----T:  1765629 	 St: c0212900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1765629----T:  1765882 	 St: c020e420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1765882----T:  1766135 	 St: c0212e00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1766135----T:  1766388 	 St: c0213480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1766388----T:  1766641 	 St: c0213aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1766641----T:  1766894 	 St: c02277c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1766894----T:  1767147 	 St: c0227800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1767147----T:  1767400 	 St: c0227ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1767400----T:  1767653 	 St: c021d4a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1767653----T:  1767906 	 St: c0211280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1767906----T:  1768159 	 St: c021e160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1768159----T:  1768412 	 St: c0223360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1768412----T:  1768665 	 St: c0217580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1768665----T:  1768918 	 St: c0225fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1768918----T:  1769171 	 St: c0215000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1769171----T:  1769424 	 St: c0210400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1769424----T:  1769677 	 St: c0218c20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1769677----T:  1769930 	 St: c0221560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1769930----T:  1770183 	 St: c021ad60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1770183----T:  1770436 	 St: c02281c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1770436----T:  1770689 	 St: c0223920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1770689----T:  1770942 	 St: c022b100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1770942----T:  1771195 	 St: c0222160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1771195----T:  1771448 	 St: c022ec60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  1999698----T:  2002437 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.849426)
F:  2002437----T:  2002690 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  2002691----T:  2002944 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  2225095----T:  2609185 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(259.345032)
F:  2225611----T:  2225864 	 St: c00034a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2225864----T:  2226117 	 St: c00096c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2226117----T:  2226370 	 St: c000e2c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2226370----T:  2226623 	 St: c0010000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2226623----T:  2226876 	 St: c0010220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2226876----T:  2227129 	 St: c000e800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2227129----T:  2227382 	 St: c0010460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2227382----T:  2227635 	 St: c000c260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2227635----T:  2227888 	 St: c00104e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2227888----T:  2228141 	 St: c001b220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2228141----T:  2228394 	 St: c001b2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2228394----T:  2228647 	 St: c001b480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2228647----T:  2228900 	 St: c000c600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2228900----T:  2229153 	 St: c001b820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2229153----T:  2229406 	 St: c0005280 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2229406----T:  2229659 	 St: c000b060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2229659----T:  2229912 	 St: c000f0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2229912----T:  2230165 	 St: c00160a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2230165----T:  2230418 	 St: c0006240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2230418----T:  2230671 	 St: c0011040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2230671----T:  2230924 	 St: c0017000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2230924----T:  2231177 	 St: c0018400 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2231177----T:  2231430 	 St: c0006280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2231430----T:  2231683 	 St: c000b420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2231683----T:  2231936 	 St: c000f240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2231936----T:  2232189 	 St: c00170c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2232189----T:  2232442 	 St: c0004800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2232442----T:  2232695 	 St: c0005a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2232695----T:  2232948 	 St: c000d060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2232948----T:  2233201 	 St: c000f2c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2233201----T:  2233454 	 St: c0011220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2233454----T:  2233707 	 St: c00154a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2233707----T:  2233960 	 St: c00048c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2233960----T:  2234213 	 St: c0005ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2234213----T:  2234466 	 St: c00064e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2234466----T:  2234719 	 St: c00174e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2234719----T:  2234972 	 St: c0018640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2234972----T:  2235225 	 St: c0001460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2235225----T:  2235478 	 St: c00046e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2235478----T:  2235731 	 St: c00066a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2235731----T:  2235984 	 St: c000b860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2235984----T:  2236237 	 St: c000d2e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2236237----T:  2236490 	 St: c000f400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2236490----T:  2236743 	 St: c00114c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2236743----T:  2236996 	 St: c0016640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2236996----T:  2237249 	 St: c000f480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2237249----T:  2237502 	 St: c00166c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2237502----T:  2237755 	 St: c0017600 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2237755----T:  2238008 	 St: c0018800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2238008----T:  2238261 	 St: c0001680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2238261----T:  2238514 	 St: c0004c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2238514----T:  2238767 	 St: c0006860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2238767----T:  2239020 	 St: c000d480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2239020----T:  2239273 	 St: c00116e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2239273----T:  2239526 	 St: c0016c40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2239526----T:  2239779 	 St: c00176a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2239779----T:  2240032 	 St: c00188a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2240032----T:  2240285 	 St: c0004c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2240285----T:  2240538 	 St: c0015a00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2240538----T:  2240791 	 St: c0016ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2240791----T:  2241044 	 St: c0017820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2241044----T:  2241297 	 St: c0001800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2241297----T:  2241550 	 St: c000fc20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2241550----T:  2241803 	 St: c0011800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2241803----T:  2242056 	 St: c0015e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2242056----T:  2242309 	 St: c0006c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2242309----T:  2242562 	 St: c0015ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2242562----T:  2242815 	 St: c0006c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2242815----T:  2243068 	 St: c0017c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2243068----T:  2243321 	 St: c0001ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2243321----T:  2243574 	 St: c0007000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2243574----T:  2243827 	 St: c0008240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2243827----T:  2244080 	 St: c0011ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2244080----T:  2244333 	 St: c00146e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2244333----T:  2244586 	 St: c0014800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2244586----T:  2244839 	 St: c00148e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2244839----T:  2245092 	 St: c0014a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2245092----T:  2245345 	 St: c0013040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2245345----T:  2245598 	 St: c0010a80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2245598----T:  2245851 	 St: c0019240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2245851----T:  2246104 	 St: c0013420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2246104----T:  2246357 	 St: c00134c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2246357----T:  2246610 	 St: c0019480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2246610----T:  2246863 	 St: c00138e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2246863----T:  2247116 	 St: c0019600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2247116----T:  2247369 	 St: c0013ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2247369----T:  2247622 	 St: c0019880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2247622----T:  2247875 	 St: c001ba60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2247875----T:  2248128 	 St: c0013c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2248128----T:  2248381 	 St: c0013ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2248381----T:  2248634 	 St: c0019ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2248634----T:  2248887 	 St: c001bc80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2248887----T:  2249140 	 St: c0019cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2249140----T:  2249393 	 St: c0021060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2249393----T:  2249646 	 St: c00360c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2249646----T:  2249899 	 St: c0021080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2249899----T:  2250152 	 St: c002e040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2250152----T:  2250405 	 St: c002e0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2250405----T:  2250658 	 St: c002e240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2250658----T:  2250911 	 St: c0023000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2250911----T:  2251164 	 St: c00230c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2251164----T:  2251417 	 St: c0028060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2251417----T:  2251670 	 St: c002c0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2251670----T:  2251923 	 St: c002c2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2251923----T:  2252176 	 St: c0037080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2252176----T:  2252429 	 St: c0037240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2252429----T:  2252682 	 St: c0021220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2252682----T:  2252935 	 St: c002f0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2252935----T:  2253188 	 St: c002f2c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2253188----T:  2253441 	 St: c00352a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2253441----T:  2253694 	 St: c002b000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2253694----T:  2253947 	 St: c0020280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2253947----T:  2254200 	 St: c0034080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2254200----T:  2254453 	 St: c0025260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2254453----T:  2254706 	 St: c0025400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2254706----T:  2254959 	 St: c0027060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2254959----T:  2255212 	 St: c002e460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2255212----T:  2255465 	 St: c0024020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2255465----T:  2255718 	 St: c00270a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2255718----T:  2255971 	 St: c0028440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2255971----T:  2256224 	 St: c002e480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2256224----T:  2256477 	 St: c0033020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2256477----T:  2256730 	 St: c0029000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2256730----T:  2256983 	 St: c00330a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2256983----T:  2257236 	 St: c0024200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2257236----T:  2257489 	 St: c00266e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2257489----T:  2257742 	 St: c0030280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2257742----T:  2257995 	 St: c0033200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2257995----T:  2258248 	 St: c00242a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2258248----T:  2258501 	 St: c0029280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2258501----T:  2258754 	 St: c002d040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2258754----T:  2259007 	 St: c0023280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2259007----T:  2259260 	 St: c002c4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2259260----T:  2259513 	 St: c0031640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2259513----T:  2259766 	 St: c00364a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2259766----T:  2260019 	 St: c0036660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2260019----T:  2260272 	 St: c0021640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2260272----T:  2260525 	 St: c0021680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2260525----T:  2260778 	 St: c0021860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2260778----T:  2261031 	 St: c00218a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2261031----T:  2261284 	 St: c0021a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2261284----T:  2261537 	 St: c0021ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2261537----T:  2261790 	 St: c0020600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2261790----T:  2262043 	 St: c0020680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2262043----T:  2262296 	 St: c0022080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2262296----T:  2262549 	 St: c00462c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2262549----T:  2262802 	 St: c0020ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2262802----T:  2263055 	 St: c0035440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2263055----T:  2263308 	 St: c002f440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2263308----T:  2263561 	 St: c0044040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2263561----T:  2263814 	 St: c002f4a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2263814----T:  2264067 	 St: c00258c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2264067----T:  2264320 	 St: c002f6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2264320----T:  2264573 	 St: c0025ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2264573----T:  2264826 	 St: c0034480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2264826----T:  2265079 	 St: c0034660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2265079----T:  2265332 	 St: c0034800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2265332----T:  2265585 	 St: c00244a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2265585----T:  2265838 	 St: c0044220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2265838----T:  2266091 	 St: c00442c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2266091----T:  2266344 	 St: c0041200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2266344----T:  2266597 	 St: c0049060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2266597----T:  2266850 	 St: c004d000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2266850----T:  2267103 	 St: c00414a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2267103----T:  2267356 	 St: c00490a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2267356----T:  2267609 	 St: c004d0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2267609----T:  2267862 	 St: c004d200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2267862----T:  2268115 	 St: c00492a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2268115----T:  2268368 	 St: c004d2e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2268368----T:  2268621 	 St: c00b9cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2268621----T:  2268874 	 St: c00b9d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2268874----T:  2269127 	 St: c00cc400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2269127----T:  2269380 	 St: c00da7c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2269380----T:  2269633 	 St: c00dfd00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2269633----T:  2269886 	 St: c00e0340 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2269886----T:  2270139 	 St: c00db7c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2270139----T:  2270392 	 St: c00db880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2270392----T:  2270645 	 St: c00d4720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2270645----T:  2270898 	 St: c00e09a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2270898----T:  2271151 	 St: c00e0b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2271151----T:  2271404 	 St: c0100e20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2271404----T:  2271657 	 St: c0100fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2271657----T:  2271910 	 St: c0101540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2271910----T:  2272163 	 St: c00d51a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2272163----T:  2272416 	 St: c00d52e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2272416----T:  2272669 	 St: c0102060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2272669----T:  2272922 	 St: c00bf6c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2272922----T:  2273175 	 St: c00d10a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2273175----T:  2273428 	 St: c00dd120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2273428----T:  2273681 	 St: c00f1b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2273681----T:  2273934 	 St: c00e2c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2273934----T:  2274187 	 St: c00f8380 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2274187----T:  2274440 	 St: c00c2840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2274440----T:  2274693 	 St: c00c28c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2274693----T:  2274946 	 St: c00d1c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2274946----T:  2275199 	 St: c00f49a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2275199----T:  2275452 	 St: c00f4bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2275452----T:  2275705 	 St: c00f4c20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2275705----T:  2275958 	 St: c00c1040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2275958----T:  2276211 	 St: c00d7040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2276211----T:  2276464 	 St: c00dd5c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2276464----T:  2276717 	 St: c00dd740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2276717----T:  2276970 	 St: c00e3260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2276970----T:  2277223 	 St: c00ef7e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2277223----T:  2277476 	 St: c00bd740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2277476----T:  2277729 	 St: c00bd980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2277729----T:  2277982 	 St: c00c1780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2277982----T:  2278235 	 St: c00c2f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2278235----T:  2278488 	 St: c00f5880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2278488----T:  2278741 	 St: c00f8a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2278741----T:  2278994 	 St: c00b3bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2278994----T:  2279247 	 St: c00bd3c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2279247----T:  2279500 	 St: c00c3400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2279500----T:  2279753 	 St: c00d2880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2279753----T:  2280006 	 St: c00d7780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2280006----T:  2280259 	 St: c00e3ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2280259----T:  2280512 	 St: c00dda80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2280512----T:  2280765 	 St: c00ddc60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2280765----T:  2281018 	 St: c00f2d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2281018----T:  2281271 	 St: c00f2e80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2281271----T:  2281524 	 St: c00b4220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2281524----T:  2281777 	 St: c00c3920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2281777----T:  2282030 	 St: c00d7c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2282030----T:  2282283 	 St: c00e4160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2282283----T:  2282536 	 St: c00e41a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2282536----T:  2282789 	 St: c00f5b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2282789----T:  2283042 	 St: c00f5c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2283042----T:  2283295 	 St: c00f5d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2283295----T:  2283548 	 St: c00f8f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2283548----T:  2283801 	 St: c00f90e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2283801----T:  2284054 	 St: c00be400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2284054----T:  2284307 	 St: c00f0780 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2284307----T:  2284560 	 St: c00f3ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2284560----T:  2284813 	 St: c00f3f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2284813----T:  2285066 	 St: c00f3f80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2285066----T:  2285319 	 St: c00f6140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2285319----T:  2285572 	 St: c00b4660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2285572----T:  2285825 	 St: c00b46a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2285825----T:  2286078 	 St: c00df1e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2286078----T:  2286331 	 St: c00e4560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2286331----T:  2286584 	 St: c00e4600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2286584----T:  2286837 	 St: c00f1340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2286837----T:  2287090 	 St: c00f1540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2287090----T:  2287343 	 St: c00c4500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2287343----T:  2287596 	 St: c00c45a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2287596----T:  2287849 	 St: c00f6d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2287849----T:  2288102 	 St: c00b4ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2288102----T:  2288355 	 St: c00c5060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2288355----T:  2288608 	 St: c00c5180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2288608----T:  2288861 	 St: c00c8640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2288861----T:  2289114 	 St: c00e52e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2289114----T:  2289367 	 St: c00e5300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2289367----T:  2289620 	 St: c00ecfe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2289620----T:  2289873 	 St: c00ed2e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2289873----T:  2290126 	 St: c00ed5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2290126----T:  2290379 	 St: c00ed920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2290379----T:  2290632 	 St: c00e8ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2290632----T:  2290885 	 St: c00e1bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2290885----T:  2291138 	 St: c00e1cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2291138----T:  2291391 	 St: c00fad60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2291391----T:  2291644 	 St: c00e98e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2291644----T:  2291897 	 St: c00e9aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2291897----T:  2292150 	 St: c00fb440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2292150----T:  2292403 	 St: c00ea620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2292403----T:  2292656 	 St: c00fb860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2292656----T:  2292909 	 St: c00eac00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2292909----T:  2293162 	 St: c00fc020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2293162----T:  2293415 	 St: c0102760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2293415----T:  2293668 	 St: c00eaf40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2293668----T:  2293921 	 St: c00eb1c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2293921----T:  2294174 	 St: c00fc7a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2294174----T:  2294427 	 St: c0102d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2294427----T:  2294680 	 St: c00fcc80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2294680----T:  2294933 	 St: c0152120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2294933----T:  2295186 	 St: c0112d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2295186----T:  2295439 	 St: c0112de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2295439----T:  2295692 	 St: c0112ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2295692----T:  2295945 	 St: c0139f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2295945----T:  2296198 	 St: c013a080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2296198----T:  2296451 	 St: c013a4c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2296451----T:  2296704 	 St: c0118a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2296704----T:  2296957 	 St: c0118c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2296957----T:  2297210 	 St: c01280e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2297210----T:  2297463 	 St: c0134120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2297463----T:  2297716 	 St: c01346e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2297716----T:  2297969 	 St: c0154fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2297969----T:  2298222 	 St: c0155100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2298222----T:  2298475 	 St: c0155500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2298475----T:  2298728 	 St: c01132e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2298728----T:  2298981 	 St: c013d140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2298981----T:  2299234 	 St: c013d740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2299234----T:  2299487 	 St: c013d7a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2299487----T:  2299740 	 St: c014f720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2299740----T:  2299993 	 St: c0130fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2299993----T:  2300246 	 St: c01310c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2300246----T:  2300499 	 St: c0131140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2300499----T:  2300752 	 St: c01102a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2300752----T:  2301005 	 St: c014be40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2301005----T:  2301258 	 St: c011f540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2301258----T:  2301511 	 St: c011faa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2301511----T:  2301764 	 St: c011bd00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2301764----T:  2302017 	 St: c0125160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2302017----T:  2302270 	 St: c01252a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2302270----T:  2302523 	 St: c0128c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2302523----T:  2302776 	 St: c013ab20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2302776----T:  2303029 	 St: c013ab80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2303029----T:  2303282 	 St: c012afc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2303282----T:  2303535 	 St: c0148d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2303535----T:  2303788 	 St: c0148f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2303788----T:  2304041 	 St: c0123480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2304041----T:  2304294 	 St: c0140600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2304294----T:  2304547 	 St: c0149300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2304547----T:  2304800 	 St: c011c2c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2304800----T:  2305053 	 St: c011c4a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2305053----T:  2305306 	 St: c012b760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2305306----T:  2305559 	 St: c012b7a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2305559----T:  2305812 	 St: c0137040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2305812----T:  2306065 	 St: c0119260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2306065----T:  2306318 	 St: c01192c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2306318----T:  2306571 	 St: c0119380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2306571----T:  2306824 	 St: c0134de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2306824----T:  2307077 	 St: c0143f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2307077----T:  2307330 	 St: c0152c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2307330----T:  2307583 	 St: c0153140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2307583----T:  2307836 	 St: c0113ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2307836----T:  2308089 	 St: c0113f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2308089----T:  2308342 	 St: c0114540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2308342----T:  2308595 	 St: c01145e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2308595----T:  2308848 	 St: c0114a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2308848----T:  2309101 	 St: c0114c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2309101----T:  2309354 	 St: c0110d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2309354----T:  2309607 	 St: c0110ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2309607----T:  2309860 	 St: c0110f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2309860----T:  2310113 	 St: c0110fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2310113----T:  2310366 	 St: c0115d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2310366----T:  2310619 	 St: c0115e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2310619----T:  2310872 	 St: c0182920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2310872----T:  2311125 	 St: c0182980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2311125----T:  2311378 	 St: c0111b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2311378----T:  2311631 	 St: c014fba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2311631----T:  2311884 	 St: c017c200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2311884----T:  2312137 	 St: c013dbc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2312137----T:  2312390 	 St: c013dc80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2312390----T:  2312643 	 St: c0120940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2312643----T:  2312896 	 St: c013e260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2312896----T:  2313149 	 St: c0121640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2313149----T:  2313402 	 St: c014ca00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2313402----T:  2313655 	 St: c014d000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2313655----T:  2313908 	 St: c014d500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2313908----T:  2314161 	 St: c011cb60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2314161----T:  2314414 	 St: c017c7a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2314414----T:  2314667 	 St: c017c960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2314667----T:  2314920 	 St: c0173760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2314920----T:  2315173 	 St: c0173840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2315173----T:  2315426 	 St: c0173f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2315426----T:  2315679 	 St: c018b440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2315679----T:  2315932 	 St: c018b520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2315932----T:  2316185 	 St: c01972c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2316185----T:  2316438 	 St: c0197500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2316438----T:  2316691 	 St: c018baa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2316691----T:  2316944 	 St: c01978c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2316944----T:  2317197 	 St: c0197b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2317197----T:  2317975 	 St: c0000000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:  2317975----T:  2318255 	 St: c000e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:  2318255----T:  2318598 	 St: c0010000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:  2318598----T:  2318851 	 St: c00b1960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2318851----T:  2319104 	 St: c00b81c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2319104----T:  2319357 	 St: c00c61c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2319357----T:  2319610 	 St: c00b2420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2319610----T:  2319863 	 St: c00b8240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2319863----T:  2320116 	 St: c00c6300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2320116----T:  2320369 	 St: c00cd4a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2320369----T:  2320622 	 St: c00b0560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2320622----T:  2320875 	 St: c00bb2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2320875----T:  2321128 	 St: c00c63a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2321128----T:  2321381 	 St: c00cd5c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2321381----T:  2321634 	 St: c00d3e20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2321634----T:  2321887 	 St: c00cd600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2321887----T:  2322140 	 St: c00d8d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2322140----T:  2322393 	 St: c00b0740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2322393----T:  2322646 	 St: c00bce40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2322646----T:  2322899 	 St: c00bb300 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2322899----T:  2323152 	 St: c00b6000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2323152----T:  2323405 	 St: c00bb5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2323405----T:  2323658 	 St: c00c0d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2323658----T:  2323911 	 St: c00b54a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2323911----T:  2324164 	 St: c00cfc20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2324164----T:  2324417 	 St: c00b5ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2324417----T:  2324670 	 St: c00c6880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2324670----T:  2324923 	 St: c00cf880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2324923----T:  2325176 	 St: c00b68a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2325176----T:  2325429 	 St: c00ba580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2325429----T:  2325682 	 St: c00b1220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2325682----T:  2325935 	 St: c00b1420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2325935----T:  2326188 	 St: c00c78c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2326188----T:  2326441 	 St: c00c9e20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2326441----T:  2326694 	 St: c00d05e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2326694----T:  2326947 	 St: c00b6b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2326947----T:  2327200 	 St: c00d6820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2327200----T:  2327453 	 St: c00d68e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2327453----T:  2327706 	 St: c00cef60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2327706----T:  2327959 	 St: c00b1620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2327959----T:  2328212 	 St: c00c93e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2328212----T:  2328465 	 St: c00c9cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2328465----T:  2328718 	 St: c00b1d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2328718----T:  2328971 	 St: c00b50a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2328971----T:  2329224 	 St: c00ceec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2329224----T:  2329477 	 St: c00d3720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2329477----T:  2329730 	 St: c00b7ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2329730----T:  2329983 	 St: c00b0c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2329983----T:  2330236 	 St: c00b7b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2330236----T:  2330489 	 St: c00b5be0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2330489----T:  2330742 	 St: c00cdfa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2330742----T:  2330995 	 St: c00d34e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2330995----T:  2331248 	 St: c00d9a00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2331248----T:  2331501 	 St: c00b2e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2331501----T:  2331754 	 St: c00c7280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2331754----T:  2332007 	 St: c00b7420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2332007----T:  2332260 	 St: c00c7400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2332260----T:  2332513 	 St: c00c2000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2332513----T:  2332766 	 St: c00c7580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2332766----T:  2333019 	 St: c00c2100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2333019----T:  2333272 	 St: c00ca3c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2333272----T:  2333525 	 St: c00d01e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2333525----T:  2333778 	 St: c00c7de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2333778----T:  2334031 	 St: c00ca6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2334031----T:  2334284 	 St: c00cae20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2334284----T:  2334537 	 St: c00cafe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2334537----T:  2334790 	 St: c00d0720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2334790----T:  2335043 	 St: c00bbf00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2335043----T:  2335296 	 St: c00d0920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2335296----T:  2335549 	 St: c00d3ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2335549----T:  2335802 	 St: c00c6520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2335802----T:  2336055 	 St: c00d0cc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2336055----T:  2336308 	 St: c00ca800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2336308----T:  2336561 	 St: c00d0de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2336561----T:  2336814 	 St: c00d0e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2336814----T:  2337067 	 St: c00d86a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2337067----T:  2337320 	 St: c00ce9a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2337320----T:  2337573 	 St: c00d8c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2337573----T:  2337826 	 St: c00d9240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2337826----T:  2338079 	 St: c00bb920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2338079----T:  2338332 	 St: c00bba20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2338332----T:  2338585 	 St: c00cbea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2338585----T:  2338838 	 St: c00bbb00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2338838----T:  2339091 	 St: c00cbfe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2339091----T:  2339344 	 St: c00bbb80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2339344----T:  2339597 	 St: c00d9d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2339597----T:  2339850 	 St: c00d0b20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2339850----T:  2340103 	 St: c00d6c20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2340103----T:  2340356 	 St: c00d6e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2340356----T:  2340609 	 St: c00dc860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2340609----T:  2340862 	 St: c00de340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2340862----T:  2341115 	 St: c00de8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2341115----T:  2341368 	 St: c00deaa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2341368----T:  2341621 	 St: c00dc060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2341621----T:  2341874 	 St: c00e8440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2341874----T:  2342127 	 St: c00e8ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2342127----T:  2342380 	 St: c00e6d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2342380----T:  2342633 	 St: c00e6de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2342633----T:  2342886 	 St: c00e2640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2342886----T:  2343139 	 St: c00e2880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2343139----T:  2343392 	 St: c00e6e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2343392----T:  2343645 	 St: c00e6f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2343645----T:  2343898 	 St: c00e2b20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2343898----T:  2344151 	 St: c00e5e20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2344151----T:  2344404 	 St: c00e6680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2344404----T:  2344657 	 St: c00e7a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2344657----T:  2344910 	 St: c00e7b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2344910----T:  2345163 	 St: c00e2300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2345163----T:  2345416 	 St: c00e2480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2345416----T:  2345669 	 St: c00cb000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2345669----T:  2345922 	 St: c0217460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2345922----T:  2346175 	 St: c0215460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2346175----T:  2346428 	 St: c0217180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2346428----T:  2346681 	 St: c0215e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2346681----T:  2346934 	 St: c0217700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2346934----T:  2347187 	 St: c0217840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2347187----T:  2347440 	 St: c0218020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2347440----T:  2348126 	 St: c0014000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:  2348126----T:  2348507 	 St: c0020000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(0.257259)
F:  2348507----T:  2349889 	 St: c0025000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(0.933153)
F:  2349889----T:  2350142 	 St: c00ffb60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2350142----T:  2350395 	 St: c00ff3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2350395----T:  2350648 	 St: c010c220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2350648----T:  2350901 	 St: c00fddc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2350901----T:  2351154 	 St: c00fa2c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2351154----T:  2351407 	 St: c00ff860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2351407----T:  2351660 	 St: c0107120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2351660----T:  2351913 	 St: c01056c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2351913----T:  2352166 	 St: c010a5e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2352166----T:  2352419 	 St: c010cfe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2352419----T:  2352672 	 St: c010d1c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2352672----T:  2352925 	 St: c0108300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2352925----T:  2353178 	 St: c010a180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2353178----T:  2353431 	 St: c010d8a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2353431----T:  2353684 	 St: c010d940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2353684----T:  2353937 	 St: c00fd200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2353937----T:  2354190 	 St: c00f4300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2354190----T:  2354443 	 St: c00fd2c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2354443----T:  2354696 	 St: c00fd320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2354696----T:  2354949 	 St: c0103860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2354949----T:  2355202 	 St: c00f4680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2355202----T:  2355455 	 St: c00f4840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2355455----T:  2355708 	 St: c00ff5c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2355708----T:  2355961 	 St: c0105e00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2355961----T:  2356214 	 St: c0106b80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2356214----T:  2356467 	 St: c010b840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2356467----T:  2356720 	 St: c00eea20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2356720----T:  2356973 	 St: c010d4c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2356973----T:  2357226 	 St: c0104160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2357226----T:  2357479 	 St: c0104280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2357479----T:  2357732 	 St: c01096a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2357732----T:  2357985 	 St: c010f5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2357985----T:  2358238 	 St: c00ffec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2358238----T:  2358491 	 St: c010b020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2358491----T:  2358744 	 St: c010f780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2358744----T:  2358997 	 St: c00fffe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2358997----T:  2359250 	 St: c010b220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2359250----T:  2359503 	 St: c00fe560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2359503----T:  2359756 	 St: c01085e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2359756----T:  2360009 	 St: c0106940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2360009----T:  2360262 	 St: c00fe180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2360262----T:  2360515 	 St: c0104d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2360515----T:  2360768 	 St: c00fe200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2360768----T:  2361021 	 St: c0103280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2361021----T:  2361274 	 St: c0104de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2361274----T:  2361527 	 St: c0103400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2361527----T:  2361780 	 St: c0103c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2361780----T:  2362033 	 St: c01076c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2362033----T:  2362286 	 St: c00fa040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2362286----T:  2362539 	 St: c01065e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2362539----T:  2362792 	 St: c010bf20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2362792----T:  2363045 	 St: c0105a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2363045----T:  2363298 	 St: c010dc00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2363298----T:  2363551 	 St: c010a940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2363551----T:  2363804 	 St: c010dd20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2363804----T:  2364057 	 St: c010aa00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2364057----T:  2364310 	 St: c010aa80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2364310----T:  2364563 	 St: c0107aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2364563----T:  2364816 	 St: c010ab40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2364816----T:  2365069 	 St: c0107ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2365069----T:  2365322 	 St: c010ab80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2365322----T:  2365575 	 St: c010eec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2365575----T:  2365828 	 St: c011d0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2365828----T:  2366081 	 St: c01121e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2366081----T:  2366334 	 St: c0112220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2366334----T:  2366587 	 St: c0115060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2366587----T:  2366840 	 St: c0115120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2366840----T:  2367093 	 St: c0116380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2367093----T:  2367346 	 St: c01164e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2367346----T:  2367599 	 St: c01187a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2367599----T:  2367852 	 St: c0118800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2367852----T:  2368105 	 St: c011e960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2368105----T:  2368358 	 St: c0117300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2368358----T:  2368611 	 St: c011ea60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2368611----T:  2368864 	 St: c0117400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2368864----T:  2369117 	 St: c011db80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2369117----T:  2369370 	 St: c0115540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2369370----T:  2369623 	 St: c011e140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2369623----T:  2369876 	 St: c0116d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2369876----T:  2370129 	 St: c011e600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2370129----T:  2370382 	 St: c0112340 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2370382----T:  2370635 	 St: c0116f80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2370635----T:  2370888 	 St: c011a200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2370888----T:  2371141 	 St: c0112580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2371141----T:  2371394 	 St: c0116760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2371394----T:  2371647 	 St: c011b040 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2371647----T:  2371900 	 St: c01169e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2371900----T:  2372153 	 St: c011ae80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2372153----T:  2372406 	 St: c011bae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2372406----T:  2372659 	 St: c0112900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2372659----T:  2372912 	 St: c0117ac0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2372912----T:  2373165 	 St: c011bb20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2373165----T:  2373418 	 St: c0117b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2373418----T:  2373671 	 St: c0116ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2373671----T:  2373924 	 St: c01159e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2373924----T:  2374177 	 St: c0116b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2374177----T:  2374430 	 St: c0115aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2374430----T:  2374683 	 St: c0116ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2374683----T:  2374936 	 St: c0115b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2374936----T:  2375189 	 St: c0132f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2375189----T:  2375442 	 St: c01421a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2375442----T:  2375695 	 St: c012ef00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2375695----T:  2375948 	 St: c015f460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2375948----T:  2376201 	 St: c015f500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2376201----T:  2376454 	 St: c0132ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2376454----T:  2376707 	 St: c014ee60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2376707----T:  2376960 	 St: c0168d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2376960----T:  2377213 	 St: c012f440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2377213----T:  2377466 	 St: c0129080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2377466----T:  2377719 	 St: c01229a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2377719----T:  2377972 	 St: c0138160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2377972----T:  2378225 	 St: c01381a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2378225----T:  2378478 	 St: c0135860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2378478----T:  2378731 	 St: c0167760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2378731----T:  2378984 	 St: c016d240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2378984----T:  2379237 	 St: c0126340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2379237----T:  2379490 	 St: c016a840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2379490----T:  2379743 	 St: c0146060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2379743----T:  2379996 	 St: c015b840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2379996----T:  2380249 	 St: c0145e00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2380249----T:  2380502 	 St: c0132020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2380502----T:  2380755 	 St: c0156d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2380755----T:  2381008 	 St: c015e020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2381008----T:  2381261 	 St: c01465a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2381261----T:  2381514 	 St: c015e0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2381514----T:  2381767 	 St: c0124d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2381767----T:  2382020 	 St: c012ff40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2382020----T:  2382273 	 St: c015e2e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2382273----T:  2382526 	 St: c012c640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2382526----T:  2382779 	 St: c0130000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2382779----T:  2383032 	 St: c013bc80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2383032----T:  2383285 	 St: c01300c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2383285----T:  2383538 	 St: c013bee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2383538----T:  2383791 	 St: c0127ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2383791----T:  2384044 	 St: c0133440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2384044----T:  2384297 	 St: c0158000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2384297----T:  2384550 	 St: c016e4c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2384550----T:  2384803 	 St: c01334e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2384803----T:  2385056 	 St: c015b0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2385056----T:  2385309 	 St: c016dba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2385309----T:  2385562 	 St: c0124020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2385562----T:  2385815 	 St: c0129de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2385815----T:  2386068 	 St: c012f500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2386068----T:  2386321 	 St: c01331c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2386321----T:  2386574 	 St: c012cee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2386574----T:  2386827 	 St: c012cfe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2386827----T:  2387080 	 St: c0147840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2387080----T:  2387333 	 St: c01268e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2387333----T:  2387586 	 St: c012d060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2387586----T:  2387839 	 St: c012e900 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2387839----T:  2388092 	 St: c0126a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2388092----T:  2388345 	 St: c012ea20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2388345----T:  2388598 	 St: c0136540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2388598----T:  2388851 	 St: c0127d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2388851----T:  2389104 	 St: c01365a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2389104----T:  2389357 	 St: c012c3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2389357----T:  2389610 	 St: c0139040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2389610----T:  2389863 	 St: c0122280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2389863----T:  2390116 	 St: c01390c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2390116----T:  2390369 	 St: c0158780 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2390369----T:  2390622 	 St: c0122340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2390622----T:  2390875 	 St: c012a840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2390875----T:  2391128 	 St: c012d1c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2391128----T:  2391381 	 St: c01223c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2391381----T:  2391634 	 St: c012d340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2391634----T:  2391887 	 St: c0122560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2391887----T:  2392140 	 St: c0130420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2392140----T:  2392393 	 St: c013fbc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2392393----T:  2392646 	 St: c0161140 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2392646----T:  2392899 	 St: c0127760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2392899----T:  2393152 	 St: c012cbe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2393152----T:  2393405 	 St: c0130640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2393405----T:  2393658 	 St: c0161260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2393658----T:  2393911 	 St: c01277a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2393911----T:  2394164 	 St: c012cce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2394164----T:  2394417 	 St: c0133ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2394417----T:  2394670 	 St: c0157020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2394670----T:  2394923 	 St: c0161340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2394923----T:  2395176 	 St: c0157080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2395176----T:  2395429 	 St: c0141740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2395429----T:  2395682 	 St: c0141880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2395682----T:  2395935 	 St: c012a400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2395935----T:  2396188 	 St: c0124d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2396188----T:  2396441 	 St: c01306e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2396441----T:  2396694 	 St: c012c160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2396694----T:  2396947 	 St: c0136b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2396947----T:  2397200 	 St: c0138100 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2397200----T:  2397453 	 St: c01474e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2397453----T:  2397706 	 St: c0159120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2397706----T:  2397959 	 St: c0126000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2397959----T:  2398212 	 St: c0159180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2398212----T:  2398465 	 St: c01249c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2398465----T:  2398718 	 St: c0126140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2398718----T:  2398971 	 St: c0130de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2398971----T:  2399224 	 St: c01513e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2399224----T:  2399477 	 St: c0159220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2399477----T:  2399730 	 St: c0130a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2399730----T:  2399983 	 St: c012df60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2399983----T:  2400236 	 St: c0130c20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2400236----T:  2400489 	 St: c013c720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2400489----T:  2400742 	 St: c0158560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2400742----T:  2400995 	 St: c015c860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2400995----T:  2401248 	 St: c0135a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2401248----T:  2401501 	 St: c0158660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2401501----T:  2401754 	 St: c0124260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2401754----T:  2402007 	 St: c01266e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2402007----T:  2402260 	 St: c0133d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2402260----T:  2402513 	 St: c01389e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2402513----T:  2402766 	 St: c0154500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2402766----T:  2403019 	 St: c015a880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2403019----T:  2403272 	 St: c016af40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2403272----T:  2403525 	 St: c01243e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2403525----T:  2403778 	 St: c0133de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2403778----T:  2404031 	 St: c0138ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2404031----T:  2404284 	 St: c013f7a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2404284----T:  2404537 	 St: c0147e20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2404537----T:  2404790 	 St: c013f8a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2404790----T:  2405043 	 St: c01579e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2405043----T:  2405296 	 St: c0127640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2405296----T:  2405549 	 St: c0136d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2405549----T:  2405802 	 St: c0144180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2405802----T:  2406055 	 St: c0136e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2406055----T:  2406308 	 St: c016cf60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2406308----T:  2406561 	 St: c0148b20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2406561----T:  2406814 	 St: c014e280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2406814----T:  2407067 	 St: c0157c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2407067----T:  2407320 	 St: c013c400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2407320----T:  2407573 	 St: c014e3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2407573----T:  2407826 	 St: c0162bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2407826----T:  2408079 	 St: c013c540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2408079----T:  2408332 	 St: c0146880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2408332----T:  2408585 	 St: c014e4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2408585----T:  2408838 	 St: c01540e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2408838----T:  2409091 	 St: c015e8c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2409091----T:  2409344 	 St: c01296c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2409344----T:  2409597 	 St: c01455a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2409597----T:  2409850 	 St: c014a9c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2409850----T:  2410103 	 St: c0159d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2410103----T:  2410356 	 St: c01297a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2410356----T:  2410609 	 St: c013ca40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2410609----T:  2410862 	 St: c0160c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2410862----T:  2411115 	 St: c01505e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2411115----T:  2411368 	 St: c016f0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2411368----T:  2411621 	 St: c013bfc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2411621----T:  2411874 	 St: c015b660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2411874----T:  2412127 	 St: c012d7a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2412127----T:  2412380 	 St: c0144dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2412380----T:  2412633 	 St: c012d960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2412633----T:  2412886 	 St: c0144e00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2412886----T:  2413139 	 St: c014b420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2413139----T:  2413392 	 St: c0150ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2413392----T:  2413645 	 St: c0150d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2413645----T:  2413898 	 St: c015aa80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2413898----T:  2414151 	 St: c015ab00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2414151----T:  2414404 	 St: c0146ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2414404----T:  2414657 	 St: c0159580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2414657----T:  2414910 	 St: c0146d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2414910----T:  2415163 	 St: c0162ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2415163----T:  2415416 	 St: c0161a40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2415416----T:  2415669 	 St: c0151200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2415669----T:  2415922 	 St: c015ea20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2415922----T:  2416175 	 St: c0148920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2416175----T:  2416428 	 St: c0151b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2416428----T:  2416681 	 St: c015a0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2416681----T:  2416934 	 St: c015ea80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2416934----T:  2417187 	 St: c0148560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2417187----T:  2417440 	 St: c015a140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2417440----T:  2417693 	 St: c0160720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2417693----T:  2417946 	 St: c016b5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2417946----T:  2418199 	 St: c014ad60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2418199----T:  2418452 	 St: c015a200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2418452----T:  2418705 	 St: c01609a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2418705----T:  2418958 	 St: c01658e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2418958----T:  2419211 	 St: c014ae80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2419211----T:  2419464 	 St: c015ac40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2419464----T:  2419717 	 St: c0161540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2419717----T:  2419970 	 St: c014af00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2419970----T:  2420223 	 St: c0151cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2420223----T:  2420476 	 St: c01615c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2420476----T:  2420729 	 St: c013f240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2420729----T:  2420982 	 St: c014b2c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2420982----T:  2421235 	 St: c013cc80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2421235----T:  2421488 	 St: c014e7c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2421488----T:  2421741 	 St: c0142080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2421741----T:  2422519 	 St: c0040000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:  2422519----T:  2424980 	 St: c004e000 Sz: 204800 	 Sm: 0 	 T: memcpy_h2d(1.661715)
F:  2424980----T:  2425233 	 St: c0198c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2425233----T:  2425486 	 St: c0198ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2425486----T:  2425739 	 St: c018c7a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2425739----T:  2425992 	 St: c0174140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2425992----T:  2426245 	 St: c017fd60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2426245----T:  2426498 	 St: c0183320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2426498----T:  2426751 	 St: c0174ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2426751----T:  2427004 	 St: c017dec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2427004----T:  2427257 	 St: c017a9e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2427257----T:  2427510 	 St: c0194140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2427510----T:  2427763 	 St: c0171e00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2427763----T:  2428016 	 St: c0190ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2428016----T:  2428269 	 St: c0184320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2428269----T:  2428522 	 St: c0177a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2428522----T:  2428775 	 St: c0176740 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2428775----T:  2429028 	 St: c017e040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2429028----T:  2429281 	 St: c0188240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2429281----T:  2429534 	 St: c01912c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2429534----T:  2429787 	 St: c01776c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2429787----T:  2430040 	 St: c0177780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2430040----T:  2430293 	 St: c0188a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2430293----T:  2430546 	 St: c0195c20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2430546----T:  2430799 	 St: c0172ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2430799----T:  2431052 	 St: c0185f80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2431052----T:  2431305 	 St: c018e9e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2431305----T:  2431558 	 St: c0185840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2431558----T:  2431811 	 St: c018ea20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2431811----T:  2432064 	 St: c0175760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2432064----T:  2432317 	 St: c0176f80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2432317----T:  2432570 	 St: c0179320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2432570----T:  2432823 	 St: c017e400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2432823----T:  2433076 	 St: c018f0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2433076----T:  2433329 	 St: c0177000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2433329----T:  2433582 	 St: c0183f40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2433582----T:  2433835 	 St: c01840c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2433835----T:  2434088 	 St: c0199660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2434088----T:  2434341 	 St: c0183b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2434341----T:  2434594 	 St: c01996a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2434594----T:  2434847 	 St: c0175bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2434847----T:  2435100 	 St: c0179ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2435100----T:  2435353 	 St: c0199700 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2435353----T:  2435606 	 St: c0176260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2435606----T:  2435859 	 St: c01726e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2435859----T:  2436112 	 St: c0176280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2436112----T:  2436365 	 St: c01847c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2436365----T:  2436618 	 St: c0172700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2436618----T:  2436871 	 St: c0176360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2436871----T:  2437124 	 St: c017b1c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2437124----T:  2437377 	 St: c0170600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2437377----T:  2437630 	 St: c017b200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2437630----T:  2437883 	 St: c0195460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2437883----T:  2438136 	 St: c0195600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2438136----T:  2438389 	 St: c0170bc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2438389----T:  2438642 	 St: c018de20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2438642----T:  2438895 	 St: c0175320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2438895----T:  2439148 	 St: c0178000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2439148----T:  2439401 	 St: c0192f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2439401----T:  2439654 	 St: c0171420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2439654----T:  2439907 	 St: c0175540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2439907----T:  2440160 	 St: c0178ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2440160----T:  2440413 	 St: c017aa80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2440413----T:  2440666 	 St: c0171480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2440666----T:  2440919 	 St: c017acc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2440919----T:  2441172 	 St: c0178da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2441172----T:  2441425 	 St: c017fe40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2441425----T:  2441678 	 St: c0175960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2441678----T:  2441931 	 St: c017a400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2441931----T:  2442184 	 St: c018d100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2442184----T:  2442437 	 St: c018e300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2442437----T:  2442690 	 St: c0198360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2442690----T:  2442943 	 St: c0189460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2442943----T:  2443196 	 St: c017aec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2443196----T:  2443449 	 St: c01894a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2443449----T:  2443702 	 St: c0187040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2443702----T:  2443955 	 St: c0186200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2443955----T:  2444208 	 St: c0171ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2444208----T:  2444461 	 St: c0189200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2444461----T:  2444714 	 St: c018f460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2444714----T:  2444967 	 St: c0192c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2444967----T:  2445220 	 St: c0171bc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2445220----T:  2445473 	 St: c0177f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2445473----T:  2445726 	 St: c017f560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2445726----T:  2445979 	 St: c0192de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2445979----T:  2446232 	 St: c0199d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2446232----T:  2446485 	 St: c0172220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2446485----T:  2446738 	 St: c017d1a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2446738----T:  2446991 	 St: c017f660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2446991----T:  2447244 	 St: c018dfa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2447244----T:  2447497 	 St: c01966c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2447497----T:  2447750 	 St: c017d200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2447750----T:  2448003 	 St: c0195280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2448003----T:  2448256 	 St: c01836c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2448256----T:  2448509 	 St: c0186c80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2448509----T:  2448762 	 St: c0189d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2448762----T:  2449015 	 St: c0193da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2449015----T:  2449268 	 St: c0196c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2449268----T:  2449521 	 St: c0172b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2449521----T:  2449774 	 St: c01838a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2449774----T:  2450027 	 St: c0171820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2450027----T:  2450280 	 St: c0181000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2450280----T:  2450533 	 St: c01944c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2450533----T:  2450786 	 St: c017e8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2450786----T:  2451039 	 St: c0181160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2451039----T:  2451292 	 St: c017b920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2451292----T:  2451545 	 St: c017e980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2451545----T:  2451798 	 St: c0181280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2451798----T:  2452051 	 St: c017bae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2452051----T:  2452304 	 St: c0192540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2452304----T:  2452557 	 St: c0175fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2452557----T:  2452810 	 St: c017b8a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2452810----T:  2453063 	 St: c0176020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2453063----T:  2453316 	 St: c0179760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2453316----T:  2453569 	 St: c018a880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2453569----T:  2453822 	 St: c018e580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2453822----T:  2454075 	 St: c0199940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2454075----T:  2454328 	 St: c01760a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2454328----T:  2454581 	 St: c018a900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2454581----T:  2454834 	 St: c018e640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2454834----T:  2455087 	 St: c01722e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2455087----T:  2455340 	 St: c017bfa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2455340----T:  2455593 	 St: c017f900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2455593----T:  2455846 	 St: c017fa80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2455846----T:  2456099 	 St: c01866a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2456099----T:  2456352 	 St: c017f120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2456352----T:  2456605 	 St: c0186780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2456605----T:  2456858 	 St: c018c360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2456858----T:  2457111 	 St: c0195760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2457111----T:  2457364 	 St: c01868e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2457364----T:  2457617 	 St: c0188e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2457617----T:  2457870 	 St: c018c440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2457870----T:  2458123 	 St: c01926a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2458123----T:  2458376 	 St: c0188ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2458376----T:  2458629 	 St: c01927c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2458629----T:  2458882 	 St: c0188fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2458882----T:  2459135 	 St: c019a040 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2459135----T:  2459388 	 St: c01873e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2459388----T:  2459641 	 St: c0187420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2459641----T:  2459894 	 St: c0195e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2459894----T:  2460147 	 St: c01896a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2460147----T:  2460400 	 St: c0195e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2460400----T:  2460653 	 St: c0189820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2460653----T:  2460906 	 St: c018c0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2460906----T:  2461159 	 St: c0187c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2461159----T:  2461412 	 St: c0196420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2461412----T:  2461665 	 St: c0187e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2461665----T:  2461918 	 St: c01904a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2461918----T:  2462171 	 St: c01964e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2462171----T:  2462424 	 St: c0190540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2462424----T:  2462677 	 St: c018f3a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2462677----T:  2462930 	 St: c0183dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2462930----T:  2463183 	 St: c0183e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2463183----T:  2463436 	 St: c01901a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2463436----T:  2463689 	 St: c0197000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2463689----T:  2463942 	 St: c01971a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2463942----T:  2464195 	 St: c0193280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2464195----T:  2464448 	 St: c0197200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2464448----T:  2464701 	 St: c0193400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2464701----T:  2464954 	 St: c01d3620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2464954----T:  2465207 	 St: c01c2ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2465207----T:  2465460 	 St: c01c7cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2465460----T:  2465713 	 St: c01e2fc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2465713----T:  2465966 	 St: c01ad300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2465966----T:  2466219 	 St: c01af700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2466219----T:  2466472 	 St: c01e0560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2466472----T:  2466725 	 St: c01a2960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2466725----T:  2466978 	 St: c01a2a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2466978----T:  2467231 	 St: c01d2520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2467231----T:  2467484 	 St: c019d240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2467484----T:  2467737 	 St: c01fdae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2467737----T:  2467990 	 St: c0203ac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2467990----T:  2468243 	 St: c01e6ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2468243----T:  2468496 	 St: c01a7320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2468496----T:  2468749 	 St: c01a5280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2468749----T:  2469002 	 St: c020e760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2469002----T:  2469255 	 St: c01e60c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2469255----T:  2469508 	 St: c01e61a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2469508----T:  2469761 	 St: c01ea360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2469761----T:  2470014 	 St: c020ac40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2470014----T:  2470267 	 St: c01f4500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2470267----T:  2470520 	 St: c01fb720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2470520----T:  2470773 	 St: c01efd00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2470773----T:  2471026 	 St: c0228200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2471026----T:  2471279 	 St: c01f0a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2471279----T:  2471532 	 St: c020e420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2471532----T:  2471785 	 St: c0201a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2471785----T:  2472038 	 St: c021d440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2472038----T:  2472291 	 St: c01f62e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2472291----T:  2472544 	 St: c0222120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2472544----T:  2472797 	 St: c0204fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2472797----T:  2473050 	 St: c0205040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2473050----T:  2473303 	 St: c01a0080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2473303----T:  2473556 	 St: c019c080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2473556----T:  2473809 	 St: c019a540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2473809----T:  2474062 	 St: c019ad40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2474062----T:  2474315 	 St: c01c46e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2474315----T:  2474568 	 St: c01c4720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2474568----T:  2474821 	 St: c01cace0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2474821----T:  2475074 	 St: c01cad20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2475074----T:  2475327 	 St: c01ddd00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2475327----T:  2475580 	 St: c019b1c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2475580----T:  2475833 	 St: c01ac460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2475833----T:  2476086 	 St: c01a10a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2476086----T:  2476339 	 St: c01da680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2476339----T:  2476592 	 St: c01ebd40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2476592----T:  2476845 	 St: c01b84c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2476845----T:  2477098 	 St: c019c3c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2477098----T:  2477351 	 St: c01e51c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2477351----T:  2477604 	 St: c01a1600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2477604----T:  2477857 	 St: c01a6ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2477857----T:  2478110 	 St: c01b9140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2478110----T:  2478363 	 St: c01df9e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2478363----T:  2478616 	 St: c01e5300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2478616----T:  2478869 	 St: c01a1720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2478869----T:  2479122 	 St: c01a6f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2479122----T:  2479375 	 St: c01a9a00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2479375----T:  2479628 	 St: c019bde0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2479628----T:  2479881 	 St: c01b5fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2479881----T:  2480134 	 St: c019be80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2480134----T:  2480387 	 St: c01afaa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2480387----T:  2480640 	 St: c01bc560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2480640----T:  2480893 	 St: c022a300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2480893----T:  2481146 	 St: c019bf00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2481146----T:  2481399 	 St: c01afca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2481399----T:  2481652 	 St: c01b3420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2481652----T:  2481905 	 St: c01bc5c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2481905----T:  2482158 	 St: c01dfe80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2482158----T:  2482411 	 St: c01a9fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2482411----T:  2482664 	 St: c01aa020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2482664----T:  2482917 	 St: c01b48a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2482917----T:  2483170 	 St: c01bb3a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2483170----T:  2483423 	 St: c022ba20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2483423----T:  2483676 	 St: c01b0060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2483676----T:  2483929 	 St: c01b4a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2483929----T:  2484182 	 St: c01bb6e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2484182----T:  2484435 	 St: c0218b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2484435----T:  2484688 	 St: c01e7060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2484688----T:  2484941 	 St: c01b7360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2484941----T:  2485194 	 St: c01e7080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2485194----T:  2485447 	 St: c019e580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2485447----T:  2485700 	 St: c01a6180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2485700----T:  2485953 	 St: c01a96c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2485953----T:  2486206 	 St: c01ba7c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2486206----T:  2486459 	 St: c022c1c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2486459----T:  2486712 	 St: c01a9460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2486712----T:  2486965 	 St: c01ba840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2486965----T:  2487218 	 St: c019ca80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2487218----T:  2487471 	 St: c01b7880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2487471----T:  2487724 	 St: c0227300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2487724----T:  2487977 	 St: c0219680 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2487977----T:  2488230 	 St: c01ae060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2488230----T:  2488483 	 St: c02212a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2488483----T:  2488736 	 St: c01b06a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2488736----T:  2488989 	 St: c01ba1a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2488989----T:  2489242 	 St: c01a8f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2489242----T:  2489495 	 St: c01ba2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2489495----T:  2489748 	 St: c022bca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2489748----T:  2490001 	 St: c019df00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2490001----T:  2490254 	 St: c020f500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2490254----T:  2490507 	 St: c01b0d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2490507----T:  2490760 	 St: c02036e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2490760----T:  2491013 	 St: c01a0d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2491013----T:  2491266 	 St: c01b1b20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2491266----T:  2491519 	 St: c01a0e00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2491519----T:  2491772 	 St: c01b39e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2491772----T:  2492025 	 St: c022d800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2492025----T:  2492278 	 St: c01bd060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2492278----T:  2492531 	 St: c0221a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2492531----T:  2492784 	 St: c01bd140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2492784----T:  2493037 	 St: c0221a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2493037----T:  2493290 	 St: c022df80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2493290----T:  2493543 	 St: c02288e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2493543----T:  2493796 	 St: c01a3660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2493796----T:  2494049 	 St: c01b1200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2494049----T:  2494302 	 St: c01bba80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2494302----T:  2494555 	 St: c022e040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2494555----T:  2494808 	 St: c01a3d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2494808----T:  2495061 	 St: c01aa8a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2495061----T:  2495314 	 St: c01b21c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2495314----T:  2495567 	 St: c01b7ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2495567----T:  2495820 	 St: c01bdd00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2495820----T:  2496073 	 St: c01bdde0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2496073----T:  2496326 	 St: c01bade0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2496326----T:  2496579 	 St: c01bbba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2496579----T:  2496832 	 St: c0222600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2496832----T:  2497085 	 St: c01a1980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2497085----T:  2497338 	 St: c01bbc80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2497338----T:  2497591 	 St: c01ad3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2497591----T:  2497844 	 St: c01b5ca0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2497844----T:  2498097 	 St: c01ad620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2498097----T:  2498350 	 St: c01b5de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2498350----T:  2498603 	 St: c01afe40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2498603----T:  2498856 	 St: c01b8e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2498856----T:  2499109 	 St: c019edc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2499109----T:  2499362 	 St: c01b4ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2499362----T:  2499615 	 St: c01b4fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2499615----T:  2499868 	 St: c01b5c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2499868----T:  2500121 	 St: c01bcd00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2500121----T:  2500374 	 St: c019d460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2500374----T:  2500627 	 St: c01a46e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2500627----T:  2500880 	 St: c01ad940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2500880----T:  2501133 	 St: c01b0500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2501133----T:  2501386 	 St: c01cdac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2501386----T:  2501639 	 St: c0223da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2501639----T:  2501892 	 St: c01b9d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2501892----T:  2502145 	 St: c019f840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2502145----T:  2502398 	 St: c01b40c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2502398----T:  2502651 	 St: c01bc860 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2502651----T:  2502904 	 St: c01c4040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2502904----T:  2503157 	 St: c01a7720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2503157----T:  2503410 	 St: c01abea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2503410----T:  2503663 	 St: c01c4080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2503663----T:  2503916 	 St: c01c8240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2503916----T:  2504169 	 St: c01de0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2504169----T:  2504422 	 St: c01a2b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2504422----T:  2504675 	 St: c01a4f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2504675----T:  2504928 	 St: c01b30c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2504928----T:  2505181 	 St: c01a2cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2505181----T:  2505434 	 St: c01a50e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2505434----T:  2505687 	 St: c01af920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2505687----T:  2505940 	 St: c01b3280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2505940----T:  2506193 	 St: c01bc300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2506193----T:  2506446 	 St: c01a4d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2506446----T:  2506699 	 St: c01a9260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2506699----T:  2506952 	 St: c019fde0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2506952----T:  2507205 	 St: c01a4dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2507205----T:  2507458 	 St: c01ab000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2507458----T:  2507711 	 St: c01c3d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2507711----T:  2507964 	 St: c01a84c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2507964----T:  2508217 	 St: c01acf60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2508217----T:  2508470 	 St: c01d9360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2508470----T:  2508723 	 St: c019e9a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2508723----T:  2508976 	 St: c01adb80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2508976----T:  2509229 	 St: c01b7f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2509229----T:  2509482 	 St: c01cc400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2509482----T:  2509735 	 St: c01c63a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2509735----T:  2509988 	 St: c01a3560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2509988----T:  2510241 	 St: c01a9cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2510241----T:  2510494 	 St: c01c7680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2510494----T:  2510747 	 St: c01ce440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2510747----T:  2511000 	 St: c01d1de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2511000----T:  2511253 	 St: c01a3600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2511253----T:  2511506 	 St: c01a9e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2511506----T:  2511759 	 St: c01a3b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2511759----T:  2512012 	 St: c01a8820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2512012----T:  2512265 	 St: c01db080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2512265----T:  2512518 	 St: c019da80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2512518----T:  2512771 	 St: c01a1540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2512771----T:  2513024 	 St: c01a8a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2513024----T:  2513277 	 St: c01a1d80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2513277----T:  2513530 	 St: c01cb8a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2513530----T:  2513783 	 St: c01d4560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2513783----T:  2514036 	 St: c01aa3c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2514036----T:  2514289 	 St: c01ae460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2514289----T:  2514542 	 St: c01b9460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2514542----T:  2514795 	 St: c01d45e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2514795----T:  2515048 	 St: c01aa4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2515048----T:  2515301 	 St: c01b95a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2515301----T:  2515554 	 St: c01c9a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2515554----T:  2515807 	 St: c019e440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2515807----T:  2516060 	 St: c01a2420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2516060----T:  2516313 	 St: c01a5d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2516313----T:  2516566 	 St: c01a6500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2516566----T:  2516819 	 St: c01c6ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2516819----T:  2517072 	 St: c01de7c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2517072----T:  2517325 	 St: c01e1600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2517325----T:  2517578 	 St: c01a65e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2517578----T:  2517831 	 St: c01d1320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2517831----T:  2518084 	 St: c01abba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2518084----T:  2518337 	 St: c01a4200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2518337----T:  2518590 	 St: c01a8000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2518590----T:  2518843 	 St: c01abcc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2518843----T:  2519096 	 St: c01b44c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2519096----T:  2519349 	 St: c01b6920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2519349----T:  2519602 	 St: c01c4260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2519602----T:  2519855 	 St: c01d0600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2519855----T:  2520108 	 St: c019f6a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2520108----T:  2520361 	 St: c01b4620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2520361----T:  2520614 	 St: c01b6b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2520614----T:  2520867 	 St: c01bab60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2520867----T:  2521120 	 St: c01bd440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2521120----T:  2521373 	 St: c01bf8c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2521373----T:  2521626 	 St: c01d0820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2521626----T:  2521879 	 St: c01e2280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2521879----T:  2522132 	 St: c01bac60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2522132----T:  2522385 	 St: c01bd580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2522385----T:  2522638 	 St: c01bf9e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2522638----T:  2522891 	 St: c01c1780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2522891----T:  2523144 	 St: c01cf4c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2523144----T:  2523397 	 St: c01df720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2523397----T:  2523650 	 St: c01e2480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2523650----T:  2523903 	 St: c01bacc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2523903----T:  2524156 	 St: c01e8dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2524156----T:  2524409 	 St: c01be1a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2524409----T:  2524662 	 St: c01bf1e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2524662----T:  2524915 	 St: c01dcd20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2524915----T:  2525168 	 St: c01be2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2525168----T:  2525421 	 St: c01c5d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2525421----T:  2525674 	 St: c01d49a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2525674----T:  2525927 	 St: c01b5100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2525927----T:  2526180 	 St: c01c17a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2526180----T:  2526433 	 St: c01c5f80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2526433----T:  2526686 	 St: c01d4a00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2526686----T:  2526939 	 St: c019dd00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2526939----T:  2527192 	 St: c01b5360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2527192----T:  2527445 	 St: c01d4b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2527445----T:  2527698 	 St: c019de60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2527698----T:  2527951 	 St: c01c0260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2527951----T:  2528204 	 St: c019de80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2528204----T:  2528457 	 St: c01cbe40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2528457----T:  2528710 	 St: c01e8060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2528710----T:  2528963 	 St: c01c8000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2528963----T:  2529216 	 St: c01ccc00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2529216----T:  2529469 	 St: c01d7800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2529469----T:  2529722 	 St: c01e8240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2529722----T:  2529975 	 St: c01ed0a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2529975----T:  2530228 	 St: c01bf6c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2530228----T:  2530481 	 St: c01ccc80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2530481----T:  2530734 	 St: c01d8cc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2530734----T:  2530987 	 St: c020ce00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2530987----T:  2531240 	 St: c0219260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2531240----T:  2531493 	 St: c01d0d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2531493----T:  2531746 	 St: c02129e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2531746----T:  2531999 	 St: c01d0dc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2531999----T:  2532252 	 St: c01eefc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2532252----T:  2532505 	 St: c01d3a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2532505----T:  2532758 	 St: c01e92a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2532758----T:  2533011 	 St: c01c4e80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2533011----T:  2533264 	 St: c020f9a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2533264----T:  2533517 	 St: c0205200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2533517----T:  2533770 	 St: c01c4f20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2533770----T:  2534023 	 St: c020faa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2534023----T:  2534276 	 St: c0212360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2534276----T:  2534529 	 St: c01be540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2534529----T:  2534782 	 St: c0212400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2534782----T:  2535035 	 St: c01e8720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2535035----T:  2535288 	 St: c02125e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2535288----T:  2535541 	 St: c01d7320 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2535541----T:  2535794 	 St: c01dc2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2535794----T:  2536047 	 St: c01e0c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2536047----T:  2536300 	 St: c021a8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2536300----T:  2536553 	 St: c01dc400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2536553----T:  2536806 	 St: c0210120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2536806----T:  2537059 	 St: c020e100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2537059----T:  2537312 	 St: c022d980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2537312----T:  2537565 	 St: c01dc4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2537565----T:  2537818 	 St: c01ede00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2537818----T:  2538071 	 St: c022db00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2538071----T:  2538324 	 St: c01d1980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2538324----T:  2538577 	 St: c01dd9e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2538577----T:  2538830 	 St: c01e5ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2538830----T:  2539083 	 St: c01f7920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2539083----T:  2539336 	 St: c02284a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2539336----T:  2539589 	 St: c01d1aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2539589----T:  2539842 	 St: c01e5d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2539842----T:  2540095 	 St: c01f7ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2540095----T:  2540348 	 St: c01b6440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2540348----T:  2540601 	 St: c0228520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2540601----T:  2540854 	 St: c0224040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2540854----T:  2541107 	 St: c01e1d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2541107----T:  2541360 	 St: c01e5e60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2541360----T:  2541613 	 St: c01ea600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2541613----T:  2541866 	 St: c022e300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2541866----T:  2542119 	 St: c0222fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2542119----T:  2542372 	 St: c022ad60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2542372----T:  2542625 	 St: c01da140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2542625----T:  2542878 	 St: c01e7400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2542878----T:  2543131 	 St: c01ea720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2543131----T:  2543384 	 St: c0219060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2543384----T:  2543637 	 St: c01e7600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2543637----T:  2543890 	 St: c01ed1e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2543890----T:  2544143 	 St: c022f680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2544143----T:  2544396 	 St: c01c8500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2544396----T:  2544649 	 St: c02238a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2544649----T:  2544902 	 St: c01e7be0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2544902----T:  2545155 	 St: c01eaba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2545155----T:  2545408 	 St: c01c85a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2545408----T:  2545661 	 St: c01c8640 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2545661----T:  2545914 	 St: c019f140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2545914----T:  2546167 	 St: c020fe40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2546167----T:  2546420 	 St: c021b7c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2546420----T:  2546673 	 St: c022aa20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2546673----T:  2546926 	 St: c019f1e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2546926----T:  2547179 	 St: c021e420 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2547179----T:  2547432 	 St: c019f3c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2547432----T:  2547685 	 St: c01c4c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2547685----T:  2547938 	 St: c021e4a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2547938----T:  2548191 	 St: c01cc220 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2548191----T:  2548444 	 St: c01d8a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2548444----T:  2548697 	 St: c01c4d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2548697----T:  2548950 	 St: c0226780 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2548950----T:  2549203 	 St: c022ce80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2549203----T:  2549456 	 St: c01e4e20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2549456----T:  2549709 	 St: c022cf00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2549709----T:  2549962 	 St: c01e4ea0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2549962----T:  2550215 	 St: c021ab20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2550215----T:  2550468 	 St: c01c79e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2550468----T:  2550721 	 St: c0207120 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2550721----T:  2550974 	 St: c01e4f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2550974----T:  2551227 	 St: c01c7a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2551227----T:  2551480 	 St: c0206c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2551480----T:  2551733 	 St: c01c8d40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2551733----T:  2551986 	 St: c0206c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2551986----T:  2552239 	 St: c0206040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2552239----T:  2552492 	 St: c01bfd20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2552492----T:  2552745 	 St: c0206d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2552745----T:  2552998 	 St: c01bfe40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2552998----T:  2553251 	 St: c01d5fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2553251----T:  2553504 	 St: c01daa00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2553504----T:  2553757 	 St: c01e00a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2553757----T:  2554010 	 St: c0227600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2554010----T:  2554263 	 St: c01d61e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2554263----T:  2554516 	 St: c01c0940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2554516----T:  2554769 	 St: c01ddd60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2554769----T:  2555022 	 St: c020b1a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2555022----T:  2555275 	 St: c020c5a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2555275----T:  2555528 	 St: c01c6300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2555528----T:  2555781 	 St: c01dddc0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2555781----T:  2556034 	 St: c01e0660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2556034----T:  2556287 	 St: c020b2a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2556287----T:  2556540 	 St: c01d1540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2556540----T:  2556793 	 St: c0224700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2556793----T:  2557046 	 St: c01dae80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2557046----T:  2557299 	 St: c01e06e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2557299----T:  2557552 	 St: c01d1720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2557552----T:  2557805 	 St: c01da180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2557805----T:  2558058 	 St: c01ff8a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2558058----T:  2558311 	 St: c01e4240 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2558311----T:  2558564 	 St: c01e42a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2558564----T:  2558817 	 St: c01f2fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2558817----T:  2559070 	 St: c01f6b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2559070----T:  2559323 	 St: c01f30a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2559323----T:  2559576 	 St: c0229fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2559576----T:  2559829 	 St: c0225480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2559829----T:  2560082 	 St: c01d9020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2560082----T:  2560335 	 St: c01f10a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2560335----T:  2560588 	 St: c01f20c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2560588----T:  2560841 	 St: c01bed40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2560841----T:  2561094 	 St: c022a000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2561094----T:  2561347 	 St: c01f53a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2561347----T:  2561600 	 St: c01f4b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2561600----T:  2561853 	 St: c02290c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2561853----T:  2562106 	 St: c01d3060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2562106----T:  2562359 	 St: c01d55e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2562359----T:  2562612 	 St: c01c5b20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2562612----T:  2562865 	 St: c01d3080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2562865----T:  2563118 	 St: c01ef0e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2563118----T:  2563371 	 St: c01f8580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2563371----T:  2563624 	 St: c01c5be0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2563624----T:  2563877 	 St: c01d3160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2563877----T:  2564130 	 St: c01f8760 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2564130----T:  2564383 	 St: c01fbc00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2564383----T:  2564636 	 St: c01c9340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2564636----T:  2564889 	 St: c01d31e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2564889----T:  2565142 	 St: c01f8f60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2565142----T:  2565395 	 St: c01c2560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2565395----T:  2565648 	 St: c01c94a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2565648----T:  2565901 	 St: c01d10c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2565901----T:  2566154 	 St: c02059a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2566154----T:  2566407 	 St: c01c2600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2566407----T:  2566660 	 St: c01c9500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2566660----T:  2566913 	 St: c01d1ba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2566913----T:  2567166 	 St: c01d5d20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2567166----T:  2567419 	 St: c0205a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2567419----T:  2567672 	 St: c01c06a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2567672----T:  2567925 	 St: c021eae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2567925----T:  2568178 	 St: c01fdc20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2568178----T:  2568431 	 St: c0205a80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2568431----T:  2568684 	 St: c01c0720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2568684----T:  2568937 	 St: c01ccb00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2568937----T:  2569190 	 St: c0207bc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2569190----T:  2569443 	 St: c01fa700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2569443----T:  2569696 	 St: c01d63a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2569696----T:  2569949 	 St: c01fa7c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2569949----T:  2570202 	 St: c0214160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2570202----T:  2570455 	 St: c01cfa80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2570455----T:  2570708 	 St: c01d2880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2570708----T:  2570961 	 St: c01ef960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2570961----T:  2571214 	 St: c01fa820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2571214----T:  2571467 	 St: c01fe9a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2571467----T:  2571720 	 St: c01ccf00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2571720----T:  2571973 	 St: c01cfb80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2571973----T:  2572226 	 St: c01efa40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2572226----T:  2572479 	 St: c01fd040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2572479----T:  2572732 	 St: c01c9c20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2572732----T:  2572985 	 St: c01cd040 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2572985----T:  2573238 	 St: c01d7440 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  2573238----T:  2573491 	 St: c01f14c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2573491----T:  2573744 	 St: c01c0ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2573744----T:  2573997 	 St: c01d7520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2573997----T:  2574250 	 St: c01c0fa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2574250----T:  2574503 	 St: c01d7580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2574503----T:  2574756 	 St: c01e83c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2574756----T:  2575009 	 St: c01c10e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2575009----T:  2575262 	 St: c0208ec0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2575262----T:  2575515 	 St: c01e8500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2575515----T:  2575768 	 St: c01ca8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2575768----T:  2576021 	 St: c01d5b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2576021----T:  2576274 	 St: c01e8580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2576274----T:  2576527 	 St: c01be620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2576527----T:  2576780 	 St: c021e720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2576780----T:  2577033 	 St: c01ca900 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2577033----T:  2577286 	 St: c01e53e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2577286----T:  2577539 	 St: c01be8a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2577539----T:  2577792 	 St: c01caac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2577792----T:  2578045 	 St: c01ceae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2578045----T:  2578298 	 St: c01db940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2578298----T:  2578551 	 St: c01cec80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2578551----T:  2578804 	 St: c01d3c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2578804----T:  2579057 	 St: c01dbac0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2579057----T:  2579310 	 St: c01d3f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2579310----T:  2579563 	 St: c01d7de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2579563----T:  2579816 	 St: c01dbb40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2579816----T:  2580069 	 St: c01defa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2580069----T:  2580322 	 St: c01c7500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2580322----T:  2580575 	 St: c01cb0c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2580575----T:  2580828 	 St: c01dbba0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2580828----T:  2581081 	 St: c01df020 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2581081----T:  2581334 	 St: c0220620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2581334----T:  2581587 	 St: c01d0100 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2581587----T:  2581840 	 St: c01d01a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2581840----T:  2582093 	 St: c01dbd40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2582093----T:  2582346 	 St: c01d20e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2582346----T:  2582599 	 St: c01dbe40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2582599----T:  2582852 	 St: c01d2300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2582852----T:  2583105 	 St: c0220aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2583105----T:  2583358 	 St: c0226c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2583358----T:  2583611 	 St: c0222b20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2583611----T:  2583864 	 St: c0229b40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2583864----T:  2584117 	 St: c0226920 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2584117----T:  2584370 	 St: c02248e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2584370----T:  2584623 	 St: c0224a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2584623----T:  2584876 	 St: c01cd960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2584876----T:  2585129 	 St: c01cda60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2585129----T:  2585382 	 St: c01c55e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2585382----T:  2585635 	 St: c01c5680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  2585635----T:  2585888 	 St: c01c5720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2585888----T:  2586141 	 St: c01c9620 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2586141----T:  2586394 	 St: c01c98a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2586394----T:  2586647 	 St: c01b5000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  2586647----T:  2587333 	 St: c00b0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:  2587333----T:  2587676 	 St: c00bc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:  2587676----T:  2588317 	 St: c0100000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(0.432816)
F:  2588317----T:  2588698 	 St: c010b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(0.257259)
F:  2588698----T:  2589249 	 St: c0150000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(0.372046)
F:  2589249----T:  2590444 	 St: c0159000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(0.806887)
F:  2590444----T:  2590865 	 St: c01e0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(0.284267)
F:  2590865----T:  2593702 	 St: c01e6000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(1.915598)
F:  2593702----T:  2594388 	 St: c01d0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:  2594388----T:  2594731 	 St: c01dc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:  2594731----T:  2600108 	 St: c0220000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(3.630655)
F:  2831335----T:  2835559 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(2.852127)
F:  2835559----T:  2835812 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  2835813----T:  2836066 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  3058217----T:  3111040 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(35.667118)
F:  3059344----T:  3059597 	 St: c00f9000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3059597----T:  3059850 	 St: c00e0880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3059850----T:  3060103 	 St: c00e0960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3060103----T:  3060356 	 St: c00e0a40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3060356----T:  3060609 	 St: c00e0ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3060609----T:  3060862 	 St: c00ecce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3060862----T:  3061115 	 St: c00ecec0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3061115----T:  3061368 	 St: c00ecf00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3061368----T:  3061621 	 St: c00ecf80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3061621----T:  3061874 	 St: c00ed4e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3061874----T:  3062127 	 St: c00ed540 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3062127----T:  3062380 	 St: c00f2c20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3062380----T:  3062633 	 St: c00f2c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3062633----T:  3062886 	 St: c00f2d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3062886----T:  3063139 	 St: c00f2d80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3063139----T:  3063392 	 St: c00f2f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3063392----T:  3063645 	 St: c0148d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3063645----T:  3063898 	 St: c00c1be0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3063898----T:  3064151 	 St: c0148f00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3064151----T:  3064404 	 St: c00c1da0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3064404----T:  3064657 	 St: c0148f80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3064657----T:  3064910 	 St: c00c1e40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3064910----T:  3065163 	 St: c00f4a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3065163----T:  3065416 	 St: c00f4aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3065416----T:  3065669 	 St: c00f4b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3065669----T:  3065922 	 St: c00f5c80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3065922----T:  3066175 	 St: c00f5d80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3066175----T:  3066428 	 St: c00fa680 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3066428----T:  3066681 	 St: c00cc820 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3066681----T:  3066934 	 St: c00fa840 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3066934----T:  3067187 	 St: c00cc940 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3067187----T:  3067440 	 St: c00d6f40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3067440----T:  3067693 	 St: c00fa8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3067693----T:  3067946 	 St: c00cc9a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3067946----T:  3068199 	 St: c00d7060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3068199----T:  3068452 	 St: c00f1980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3068452----T:  3068705 	 St: c00fad00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3068705----T:  3068958 	 St: c00c7340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3068958----T:  3069211 	 St: c00cca40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3069211----T:  3069464 	 St: c00d70e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3069464----T:  3069717 	 St: c013ff20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3069717----T:  3069970 	 St: c00f1a20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3069970----T:  3070223 	 St: c00faf00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3070223----T:  3070476 	 St: c00c7400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3070476----T:  3070729 	 St: c00cca80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:  3070729----T:  3070982 	 St: c00f1aa0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3070982----T:  3071235 	 St: c00fb340 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3071235----T:  3071488 	 St: c00c74c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3071488----T:  3071741 	 St: c00f1b20 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3071741----T:  3071994 	 St: c00fb3e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3071994----T:  3072247 	 St: c00c75a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3072247----T:  3072500 	 St: c00f1c40 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3072500----T:  3072753 	 St: c00fb400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3072753----T:  3073006 	 St: c00d7520 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3073006----T:  3073259 	 St: c0141660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3073259----T:  3073512 	 St: c00fb540 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3073512----T:  3073765 	 St: c00d7580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3073765----T:  3074018 	 St: c0141680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3074018----T:  3074271 	 St: c00fb8e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:  3074271----T:  3074524 	 St: c0141700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:  3074524----T:  3075766 	 St: c00c0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(0.838623)
F:  3075766----T:  3077757 	 St: c00d8000 Sz: 163840 	 Sm: 0 	 T: memcpy_h2d(1.344362)
F:  3077757----T:  3080876 	 St: c0110000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(2.106009)
F:  3080876----T:  3085500 	 St: c0170000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(3.122215)
F:  3085500----T:  3087116 	 St: c0290000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(1.091155)
F:  3333190----T:  3337547 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(2.941931)
F:  3337547----T:  3337800 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  3337801----T:  3338054 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  3560205----T:  3648855 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(59.858204)
F:  3871005----T:  3875195 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(2.829170)
F:  3875195----T:  3875448 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  3875449----T:  3875702 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  4097853----T:  4131733 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(22.876434)
F:  4353883----T:  4355964 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(1.405132)
F:  4355964----T:  4356217 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  4356218----T:  4356471 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  4578622----T:  4583967 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(3.609048)
F:  4806117----T:  4807214 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.740716)
F:  4807214----T:  4807467 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  4807468----T:  4807721 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.170831)
F:  5029872----T:  5032100 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.504389)
F:  5254250----T:  5255221 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.655638)
F:  5255221----T:  5255474 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.170831)
F:  5255475----T:  5255735 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:  5255475----T:  5256299 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:  5256559----T:  5256819 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:  5256559----T:  5257383 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:  5257643----T:  5257903 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:  5257643----T:  5259212 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F:  5259472----T:  5259732 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:  5259472----T:  5261792 	 St: 0 Sz: 192512 	 Sm: 0 	 T: device_sync(1.566509)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 807395(cycle), 545.168823(us)
Tot_kernel_exec_time_and_fault_time: 1940360(cycle), 1310.168823(us)
Tot_memcpy_h2d_time: 42866(cycle), 28.943956(us)
Tot_memcpy_d2h_time: 2530(cycle), 1.708305(us)
Tot_memcpy_time: 45396(cycle), 30.652262(us)
Tot_devicesync_time: 6577(cycle), 4.440918(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 550022(cycle), 371.385559(us)
Tot_memcpy_d2h_sync_wb_time: 9107(cycle), 6.149223(us)
GPGPU-Sim: *** exit detected ***
