{"vcs1":{"timestamp_begin":1696222260.388024759, "rt":19.75, "ut":17.80, "st":0.75}}
{"vcselab":{"timestamp_begin":1696222280.236022200, "rt":1.71, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1696222282.029777307, "rt":0.46, "ut":0.27, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696222259.612386993}
{"VCS_COMP_START_TIME": 1696222259.612386993}
{"VCS_COMP_END_TIME": 1696222282.680253002}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390840}}
{"stitch_vcselab": {"peak_mem": 227832}}
