--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml IF_analysis.twx IF_analysis.ncd -o IF_analysis.twr
IF_analysis.pcf -ucf IF_analysis.ucf

Design file:              IF_analysis.ncd
Physical constraint file: IF_analysis.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK_50 = PERIOD TIMEGRP "CLOCK_50" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_50 = PERIOD TIMEGRP "CLOCK_50" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: your_instance_name/dcm_sp_inst/CLKIN
  Logical resource: your_instance_name/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: your_instance_name/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: your_instance_name/dcm_sp_inst/CLKIN
  Logical resource: your_instance_name/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: your_instance_name/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 13.330ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: your_instance_name/dcm_sp_inst/CLKFX
  Logical resource: your_instance_name/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_100 = PERIOD TIMEGRP "CLOCK_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_100 = PERIOD TIMEGRP "CLOCK_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y18.CLKAWRCLK
  Clock network: clk_100_BUFG
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y18.CLKBRDCLK
  Clock network: clk_100_BUFG
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_100_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_100 = PERIOD TIMEGRP "clk_100" TS_CLOCK_50 / 1.25 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 60451 paths analyzed, 2794 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.327ns.
--------------------------------------------------------------------------------

Paths for end point FFT/sum_imag_24 (SLICE_X8Y23.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fft_points_30 (FF)
  Destination:          FFT/sum_imag_24 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.028ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.535 - 0.532)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.533ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fft_points_30 to FFT/sum_imag_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.CQ      Tcko                  0.408   fft_points<30>
                                                       fft_points_30
    SLICE_X14Y21.D2      net (fanout=4)        1.445   fft_points<30>
    SLICE_X14Y21.COUT    Topcyd                0.281   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lutdi15
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A4       net (fanout=54)       2.160   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A        Tilo                  0.205   FFT/BUSY
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_INV_0
    SLICE_X8Y23.CE       net (fanout=8)        1.198   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1
    SLICE_X8Y23.CLK      Tceck                 0.331   FFT/sum_imag<27>
                                                       FFT/sum_imag_24
    -------------------------------------------------  ---------------------------
    Total                                      6.028ns (1.225ns logic, 4.803ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fft_points_30 (FF)
  Destination:          FFT/sum_imag_24 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.007ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.535 - 0.532)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.533ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fft_points_30 to FFT/sum_imag_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.CQ      Tcko                  0.408   fft_points<30>
                                                       fft_points_30
    SLICE_X14Y21.D2      net (fanout=4)        1.445   fft_points<30>
    SLICE_X14Y21.COUT    Topcyd                0.260   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lut<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A4       net (fanout=54)       2.160   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A        Tilo                  0.205   FFT/BUSY
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_INV_0
    SLICE_X8Y23.CE       net (fanout=8)        1.198   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1
    SLICE_X8Y23.CLK      Tceck                 0.331   FFT/sum_imag<27>
                                                       FFT/sum_imag_24
    -------------------------------------------------  ---------------------------
    Total                                      6.007ns (1.204ns logic, 4.803ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fft_points_8 (FF)
  Destination:          FFT/sum_imag_24 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.967ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.535 - 0.539)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.533ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fft_points_8 to FFT/sum_imag_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.BQ      Tcko                  0.391   fft_points<10>
                                                       fft_points_8
    SLICE_X14Y19.A1      net (fanout=3)        1.115   fft_points<8>
    SLICE_X14Y19.COUT    Topcya                0.409   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lutdi4
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
    SLICE_X14Y20.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X14Y21.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A4       net (fanout=54)       2.160   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A        Tilo                  0.205   FFT/BUSY
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_INV_0
    SLICE_X8Y23.CE       net (fanout=8)        1.198   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1
    SLICE_X8Y23.CLK      Tceck                 0.331   FFT/sum_imag<27>
                                                       FFT/sum_imag_24
    -------------------------------------------------  ---------------------------
    Total                                      5.967ns (1.488ns logic, 4.479ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point FFT/sum_imag_26 (SLICE_X8Y23.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fft_points_30 (FF)
  Destination:          FFT/sum_imag_26 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.992ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.535 - 0.532)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.533ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fft_points_30 to FFT/sum_imag_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.CQ      Tcko                  0.408   fft_points<30>
                                                       fft_points_30
    SLICE_X14Y21.D2      net (fanout=4)        1.445   fft_points<30>
    SLICE_X14Y21.COUT    Topcyd                0.281   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lutdi15
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A4       net (fanout=54)       2.160   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A        Tilo                  0.205   FFT/BUSY
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_INV_0
    SLICE_X8Y23.CE       net (fanout=8)        1.198   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1
    SLICE_X8Y23.CLK      Tceck                 0.295   FFT/sum_imag<27>
                                                       FFT/sum_imag_26
    -------------------------------------------------  ---------------------------
    Total                                      5.992ns (1.189ns logic, 4.803ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fft_points_30 (FF)
  Destination:          FFT/sum_imag_26 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.971ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.535 - 0.532)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.533ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fft_points_30 to FFT/sum_imag_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.CQ      Tcko                  0.408   fft_points<30>
                                                       fft_points_30
    SLICE_X14Y21.D2      net (fanout=4)        1.445   fft_points<30>
    SLICE_X14Y21.COUT    Topcyd                0.260   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lut<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A4       net (fanout=54)       2.160   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A        Tilo                  0.205   FFT/BUSY
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_INV_0
    SLICE_X8Y23.CE       net (fanout=8)        1.198   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1
    SLICE_X8Y23.CLK      Tceck                 0.295   FFT/sum_imag<27>
                                                       FFT/sum_imag_26
    -------------------------------------------------  ---------------------------
    Total                                      5.971ns (1.168ns logic, 4.803ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fft_points_8 (FF)
  Destination:          FFT/sum_imag_26 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.931ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.535 - 0.539)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.533ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fft_points_8 to FFT/sum_imag_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.BQ      Tcko                  0.391   fft_points<10>
                                                       fft_points_8
    SLICE_X14Y19.A1      net (fanout=3)        1.115   fft_points<8>
    SLICE_X14Y19.COUT    Topcya                0.409   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lutdi4
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
    SLICE_X14Y20.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X14Y21.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A4       net (fanout=54)       2.160   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A        Tilo                  0.205   FFT/BUSY
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_INV_0
    SLICE_X8Y23.CE       net (fanout=8)        1.198   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1
    SLICE_X8Y23.CLK      Tceck                 0.295   FFT/sum_imag<27>
                                                       FFT/sum_imag_26
    -------------------------------------------------  ---------------------------
    Total                                      5.931ns (1.452ns logic, 4.479ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point FFT/sum_imag_27 (SLICE_X8Y23.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fft_points_30 (FF)
  Destination:          FFT/sum_imag_27 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.988ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.535 - 0.532)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.533ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fft_points_30 to FFT/sum_imag_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.CQ      Tcko                  0.408   fft_points<30>
                                                       fft_points_30
    SLICE_X14Y21.D2      net (fanout=4)        1.445   fft_points<30>
    SLICE_X14Y21.COUT    Topcyd                0.281   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lutdi15
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A4       net (fanout=54)       2.160   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A        Tilo                  0.205   FFT/BUSY
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_INV_0
    SLICE_X8Y23.CE       net (fanout=8)        1.198   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1
    SLICE_X8Y23.CLK      Tceck                 0.291   FFT/sum_imag<27>
                                                       FFT/sum_imag_27
    -------------------------------------------------  ---------------------------
    Total                                      5.988ns (1.185ns logic, 4.803ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fft_points_30 (FF)
  Destination:          FFT/sum_imag_27 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.967ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.535 - 0.532)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.533ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fft_points_30 to FFT/sum_imag_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.CQ      Tcko                  0.408   fft_points<30>
                                                       fft_points_30
    SLICE_X14Y21.D2      net (fanout=4)        1.445   fft_points<30>
    SLICE_X14Y21.COUT    Topcyd                0.260   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lut<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A4       net (fanout=54)       2.160   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A        Tilo                  0.205   FFT/BUSY
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_INV_0
    SLICE_X8Y23.CE       net (fanout=8)        1.198   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1
    SLICE_X8Y23.CLK      Tceck                 0.291   FFT/sum_imag<27>
                                                       FFT/sum_imag_27
    -------------------------------------------------  ---------------------------
    Total                                      5.967ns (1.164ns logic, 4.803ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fft_points_8 (FF)
  Destination:          FFT/sum_imag_27 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.927ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.535 - 0.539)
  Source Clock:         clk_100_BUFG rising at 0.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.533ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fft_points_8 to FFT/sum_imag_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.BQ      Tcko                  0.391   fft_points<10>
                                                       fft_points_8
    SLICE_X14Y19.A1      net (fanout=3)        1.115   fft_points<8>
    SLICE_X14Y19.COUT    Topcya                0.409   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lutdi4
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>
    SLICE_X14Y20.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>
    SLICE_X14Y21.COUT    Tbyp                  0.076   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A4       net (fanout=54)       2.160   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>
    SLICE_X2Y20.A        Tilo                  0.205   FFT/BUSY
                                                       FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_INV_0
    SLICE_X8Y23.CE       net (fanout=8)        1.198   FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1
    SLICE_X8Y23.CLK      Tceck                 0.291   FFT/sum_imag<27>
                                                       FFT/sum_imag_27
    -------------------------------------------------  ---------------------------
    Total                                      5.927ns (1.448ns logic, 4.479ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_100 = PERIOD TIMEGRP "clk_100" TS_CLOCK_50 / 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point FFT/windowing_mult/blk00000001/blk00000004 (DSP48_X0Y5.A13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FFT/mult_a_13 (FF)
  Destination:          FFT/windowing_mult/blk00000001/blk00000004 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.103 - 0.097)
  Source Clock:         clk_100_BUFG rising at 16.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FFT/mult_a_13 to FFT/windowing_mult/blk00000001/blk00000004
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.BQ       Tcko                  0.198   FFT/mult_a<13>
                                                       FFT/mult_a_13
    DSP48_X0Y5.A13       net (fanout=6)        0.151   FFT/mult_a<13>
    DSP48_X0Y5.CLK       Tdspckd_A_A1REG(-Th)     0.037   FFT/windowing_mult/blk00000001/blk00000004
                                                       FFT/windowing_mult/blk00000001/blk00000004
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.161ns logic, 0.151ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point FFT/windowing_mult/blk00000001/blk00000004 (DSP48_X0Y5.A15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FFT/mult_a_13 (FF)
  Destination:          FFT/windowing_mult/blk00000001/blk00000004 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.103 - 0.097)
  Source Clock:         clk_100_BUFG rising at 16.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FFT/mult_a_13 to FFT/windowing_mult/blk00000001/blk00000004
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.BQ       Tcko                  0.198   FFT/mult_a<13>
                                                       FFT/mult_a_13
    DSP48_X0Y5.A15       net (fanout=6)        0.151   FFT/mult_a<13>
    DSP48_X0Y5.CLK       Tdspckd_A_A1REG(-Th)     0.037   FFT/windowing_mult/blk00000001/blk00000004
                                                       FFT/windowing_mult/blk00000001/blk00000004
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.161ns logic, 0.151ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point FFT/windowing_mult/blk00000001/blk00000004 (DSP48_X0Y5.A17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FFT/mult_a_13 (FF)
  Destination:          FFT/windowing_mult/blk00000001/blk00000004 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.103 - 0.097)
  Source Clock:         clk_100_BUFG rising at 16.000ns
  Destination Clock:    clk_100_BUFG rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FFT/mult_a_13 to FFT/windowing_mult/blk00000001/blk00000004
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.BQ       Tcko                  0.198   FFT/mult_a<13>
                                                       FFT/mult_a_13
    DSP48_X0Y5.A17       net (fanout=6)        0.151   FFT/mult_a<13>
    DSP48_X0Y5.CLK       Tdspckd_A_A1REG(-Th)     0.037   FFT/windowing_mult/blk00000001/blk00000004
                                                       FFT/windowing_mult/blk00000001/blk00000004
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.161ns logic, 0.151ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_100 = PERIOD TIMEGRP "clk_100" TS_CLOCK_50 / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y18.CLKAWRCLK
  Clock network: clk_100_BUFG
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y18.CLKBRDCLK
  Clock network: clk_100_BUFG
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_100_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLOCK_50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK_50                    |     20.000ns|      8.000ns|      7.909ns|            0|            0|            0|        60451|
| TS_clk_100                    |     16.000ns|      6.327ns|          N/A|            0|            0|        60451|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.327|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 60451 paths, 0 nets, and 3237 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May  5 15:23:24 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 415 MB



