!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
3A_INC	component/isp/3a/sample_ae/Makefile	/^3A_INC  := $(ISP_PATH)\/3a\/include$/;"	m
3A_INC	component/isp/Makefile	/^3A_INC := .\/3a\/include$/;"	m
3A_INC	component/isp/iniparser/Makefile	/^3A_INC := $(3A_PATH)\/include$/;"	m
3A_INC	component/isp/sensor/aptina_9m034/Makefile	/^3A_INC := $(3A_PATH)\/include$/;"	m
3A_INC	component/isp/sensor/aptina_ar0230/Makefile	/^3A_INC := $(3A_PATH)\/include$/;"	m
3A_INC	component/isp/sensor/ar0130/Makefile	/^3A_INC := $(3A_PATH)\/include$/;"	m
3A_INC	component/isp/sensor/hi_cmoscfg/Makefile	/^3A_INC := $(3A_PATH)\/include$/;"	m
3A_INC	component/isp/sensor/omnivision_ov2718/Makefile	/^3A_INC := $(3A_PATH)\/include$/;"	m
3A_INC	component/isp/sensor/omnivision_ov9712/Makefile	/^3A_INC := $(3A_PATH)\/include$/;"	m
3A_INC	component/isp/sensor/omnivision_ov9732/Makefile	/^3A_INC := $(3A_PATH)\/include$/;"	m
3A_INC	component/isp/sensor/omnivision_ov9750/Makefile	/^3A_INC := $(3A_PATH)\/include$/;"	m
3A_INC	component/isp/sensor/omnivision_ov9752/Makefile	/^3A_INC := $(3A_PATH)\/include$/;"	m
3A_INC	component/isp/sensor/panasonic_mn34222/Makefile	/^3A_INC := $(3A_PATH)\/include$/;"	m
3A_INC	component/isp/sensor/sony_imx222/Makefile	/^3A_INC := $(3A_PATH)\/include$/;"	m
3A_PATH	component/isp/iniparser/Makefile	/^3A_PATH := $(ISP_PATH)\/include$/;"	m
3A_PATH	component/isp/sensor/aptina_9m034/Makefile	/^3A_PATH  := $(ISP_PATH)\/3a$/;"	m
3A_PATH	component/isp/sensor/aptina_ar0230/Makefile	/^3A_PATH  := $(ISP_PATH)\/3a$/;"	m
3A_PATH	component/isp/sensor/ar0130/Makefile	/^3A_PATH  := $(ISP_PATH)\/3a$/;"	m
3A_PATH	component/isp/sensor/hi_cmoscfg/Makefile	/^3A_PATH := $(ISP_PATH)\/include$/;"	m
3A_PATH	component/isp/sensor/omnivision_ov2718/Makefile	/^3A_PATH  := $(ISP_PATH)\/3a$/;"	m
3A_PATH	component/isp/sensor/omnivision_ov9712/Makefile	/^3A_PATH  := $(ISP_PATH)\/3a$/;"	m
3A_PATH	component/isp/sensor/omnivision_ov9732/Makefile	/^3A_PATH  := $(ISP_PATH)\/3a$/;"	m
3A_PATH	component/isp/sensor/omnivision_ov9750/Makefile	/^3A_PATH  := $(ISP_PATH)\/3a$/;"	m
3A_PATH	component/isp/sensor/omnivision_ov9752/Makefile	/^3A_PATH  := $(ISP_PATH)\/3a$/;"	m
3A_PATH	component/isp/sensor/panasonic_mn34222/Makefile	/^3A_PATH  := $(ISP_PATH)\/3a$/;"	m
3A_PATH	component/isp/sensor/sony_imx222/Makefile	/^3A_PATH  := $(ISP_PATH)\/3a$/;"	m
ABS	component/isp/firmware/src/algorithms/isp_uvnr.c	117;"	d	file:
ABS	include/hi_math.h	43;"	d
ACMADDROFFSET	component/isp/firmware/drv/acm_ext.h	31;"	d
ACM_CHECK_INIT	component/isp/firmware/drv/mkp_acm.c	136;"	d	file:
ACM_CHECK_NULL	component/isp/firmware/drv/mkp_acm.c	124;"	d	file:
ACM_COEF_BITARRAY_S	component/isp/firmware/drv/acm_ext.h	/^} ACM_COEF_BITARRAY_S;$/;"	t	typeref:struct:__anon93
ACM_COEF_BIT_S	component/isp/firmware/drv/acm_ext.h	/^} ACM_COEF_BIT_S;$/;"	t	typeref:struct:__anon92
ACM_CheckAttr	component/isp/firmware/src/algorithms/isp_acm.c	/^static inline HI_S32 ACM_CheckAttr(ISP_ACM_ATTR_S *pstAcmAttr)$/;"	f	file:
ACM_DBG_LVL	component/isp/firmware/drv/mkp_acm.c	71;"	d	file:
ACM_DBG_LVL	component/isp/firmware/src/algorithms/isp_acm.c	85;"	d	file:
ACM_DRV_GetLutAddr	component/isp/firmware/drv/mkp_acm.c	/^HI_VOID* ACM_DRV_GetLutAddr(const ISP_ACM_LUTS_S* pstAcmCoef,ISP_ACM_MODE_E enAcmMode)$/;"	f
ACM_DRV_InitDefault	component/isp/firmware/drv/mkp_acm.c	/^HI_S32 ACM_DRV_InitDefault(ISP_ACM_CTX_S* pstAcmCtx)$/;"	f
ACM_DRV_SplitArray	component/isp/firmware/drv/mkp_acm.c	/^static HI_U32 ACM_DRV_SplitArray(const HI_S16 * pstAcmCoefArray)$/;"	f	file:
ACM_DRV_TransCoef	component/isp/firmware/drv/mkp_acm.c	/^HI_VOID ACM_DRV_TransCoef(HI_VOID* pCoefMem, const ISP_ACM_LUTS_S* pstAcmCoef, ISP_ACM_MODE_E enAcmMode)$/;"	f
ACM_DRV_TransCoefAlign	component/isp/firmware/drv/mkp_acm.c	/^static HI_U32 ACM_DRV_TransCoefAlign(const HI_S16 * pstAcmCoefArray, ACM_COEF_BITARRAY_S *pBitCoef)$/;"	f	file:
ACM_DRV_UpdateRegister	component/isp/firmware/drv/mkp_acm.c	/^HI_VOID ACM_DRV_UpdateRegister(HI_U32 u32AcmCoefAddr)$/;"	f
ACM_H_NUM	component/isp/include/hi_comm_isp.h	623;"	d
ACM_H_NUM	include/hi_comm_isp.h	623;"	d
ACM_PSCoef	component/isp/firmware/drv/acm_ext.h	/^} ACM_PSCoef;$/;"	t	typeref:struct:__anon94
ACM_S_NUM	component/isp/include/hi_comm_isp.h	624;"	d
ACM_S_NUM	include/hi_comm_isp.h	624;"	d
ACM_Y_NUM	component/isp/include/hi_comm_isp.h	622;"	d
ACM_Y_NUM	include/hi_comm_isp.h	622;"	d
ACODEC_FILE	sample/common/sample_comm_audio.c	33;"	d	file:
ACODEC_FS_11025	include/acodec.h	/^	ACODEC_FS_11025 =   0x18,$/;"	e	enum:hiACODEC_FS_E
ACODEC_FS_12000	include/acodec.h	/^	ACODEC_FS_12000 =   0x18,$/;"	e	enum:hiACODEC_FS_E
ACODEC_FS_16000	include/acodec.h	/^	ACODEC_FS_16000 =   0x19,$/;"	e	enum:hiACODEC_FS_E
ACODEC_FS_22050	include/acodec.h	/^	ACODEC_FS_22050 =   0x19,$/;"	e	enum:hiACODEC_FS_E
ACODEC_FS_24000	include/acodec.h	/^	ACODEC_FS_24000 =   0x19,$/;"	e	enum:hiACODEC_FS_E
ACODEC_FS_32000	include/acodec.h	/^	ACODEC_FS_32000 =   0x1a,$/;"	e	enum:hiACODEC_FS_E
ACODEC_FS_44100	include/acodec.h	/^	ACODEC_FS_44100 =   0x1a,$/;"	e	enum:hiACODEC_FS_E
ACODEC_FS_48000	include/acodec.h	/^	ACODEC_FS_48000 =   0x1a,$/;"	e	enum:hiACODEC_FS_E
ACODEC_FS_64000	include/acodec.h	/^	ACODEC_FS_64000 =   0x1b,$/;"	e	enum:hiACODEC_FS_E
ACODEC_FS_8000	include/acodec.h	/^	ACODEC_FS_8000  =   0x18,$/;"	e	enum:hiACODEC_FS_E
ACODEC_FS_96000	include/acodec.h	/^	ACODEC_FS_96000 =   0x1b,$/;"	e	enum:hiACODEC_FS_E
ACODEC_FS_BUTT	include/acodec.h	/^	ACODEC_FS_BUTT = 0x1c,$/;"	e	enum:hiACODEC_FS_E
ACODEC_FS_E	include/acodec.h	/^} ACODEC_FS_E;$/;"	t	typeref:enum:hiACODEC_FS_E
ACODEC_GET_ADCL_VOL	include/acodec.h	148;"	d
ACODEC_GET_ADCR_VOL	include/acodec.h	150;"	d
ACODEC_GET_DACL_VOL	include/acodec.h	144;"	d
ACODEC_GET_DACR_VOL	include/acodec.h	146;"	d
ACODEC_GET_GAIN_MICL	include/acodec.h	140;"	d
ACODEC_GET_GAIN_MICR	include/acodec.h	142;"	d
ACODEC_GET_INPUT_VOL	include/acodec.h	181;"	d
ACODEC_GET_OUTPUT_VOL	include/acodec.h	183;"	d
ACODEC_IOCTL_E	include/acodec.h	/^} ACODEC_IOCTL_E;$/;"	t	typeref:enum:hiACODEC_IOCTL_E
ACODEC_MIXER_BUTT	include/acodec.h	/^	ACODEC_MIXER_BUTT,$/;"	e	enum:hiACODEC_MIXER_E
ACODEC_MIXER_E	include/acodec.h	/^} ACODEC_MIXER_E;$/;"	t	typeref:enum:hiACODEC_MIXER_E
ACODEC_MIXER_IN	include/acodec.h	/^	ACODEC_MIXER_IN    = 0x3,$/;"	e	enum:hiACODEC_MIXER_E
ACODEC_MIXER_IN_D	include/acodec.h	/^	ACODEC_MIXER_IN_D  = 0x4,$/;"	e	enum:hiACODEC_MIXER_E
ACODEC_MODULE_PARAMS_S	include/hi_module_param.h	/^}ACODEC_MODULE_PARAMS_S;$/;"	t	typeref:struct:hiACODEC_MODULE_PARAMS_S
ACODEC_SEL_ANA_MCLK	include/acodec.h	171;"	d
ACODEC_SEL_DAC_CLK	include/acodec.h	168;"	d
ACODEC_SET_ADCL_VOL	include/acodec.h	121;"	d
ACODEC_SET_ADCR_VOL	include/acodec.h	124;"	d
ACODEC_SET_ADC_HP_FILTER	include/acodec.h	175;"	d
ACODEC_SET_DACL_MUTE	include/acodec.h	133;"	d
ACODEC_SET_DACL_VOL	include/acodec.h	115;"	d
ACODEC_SET_DACR_MUTE	include/acodec.h	136;"	d
ACODEC_SET_DACR_VOL	include/acodec.h	118;"	d
ACODEC_SET_DAC_DE_EMPHASIS	include/acodec.h	173;"	d
ACODEC_SET_GAIN_MICL	include/acodec.h	109;"	d
ACODEC_SET_GAIN_MICR	include/acodec.h	112;"	d
ACODEC_SET_I2S1_DATAWIDTH	include/acodec.h	187;"	d
ACODEC_SET_I2S1_FS	include/acodec.h	103;"	d
ACODEC_SET_INPUT_VOL	include/acodec.h	177;"	d
ACODEC_SET_MICL_MUTE	include/acodec.h	127;"	d
ACODEC_SET_MICR_MUTE	include/acodec.h	130;"	d
ACODEC_SET_MIXER_MIC	include/acodec.h	106;"	d
ACODEC_SET_OUTPUT_VOL	include/acodec.h	179;"	d
ACODEC_SET_PD_ADCL	include/acodec.h	160;"	d
ACODEC_SET_PD_ADCR	include/acodec.h	163;"	d
ACODEC_SET_PD_DACL	include/acodec.h	154;"	d
ACODEC_SET_PD_DACR	include/acodec.h	157;"	d
ACODEC_SOFT_RESET_CTRL	include/acodec.h	100;"	d
ACODEC_VOL_CTRL	include/acodec.h	/^} ACODEC_VOL_CTRL;$/;"	t	typeref:struct:__anon37
ADDROFFSET	component/isp/firmware/drv/acm_ext.h	29;"	d
ADEC_ATTR_ADPCM_S	include/hi_comm_adec.h	/^}ADEC_ATTR_ADPCM_S;$/;"	t	typeref:struct:hiADEC_ATTR_ADPCM_S
ADEC_ATTR_G711_S	include/hi_comm_adec.h	/^}ADEC_ATTR_G711_S;$/;"	t	typeref:struct:hiADEC_ATTR_G711_S
ADEC_ATTR_G726_S	include/hi_comm_adec.h	/^}ADEC_ATTR_G726_S;$/;"	t	typeref:struct:hiADEC_ATTR_G726_S
ADEC_ATTR_LPCM_S	include/hi_comm_adec.h	/^}ADEC_ATTR_LPCM_S;$/;"	t	typeref:struct:hiADEC_ATTR_LPCM_S
ADEC_CHN	include/hi_common.h	/^typedef HI_S32 ADEC_CHN;$/;"	t
ADEC_CHN_ATTR_S	include/hi_comm_adec.h	/^}ADEC_CHN_ATTR_S;$/;"	t	typeref:struct:hiADEC_CH_ATTR_S
ADEC_DECODER_S	include/hi_comm_adec.h	/^} ADEC_DECODER_S;$/;"	t	typeref:struct:hiADEC_DECODER_S
ADEC_ERR_BUF_LACK	include/hi_comm_adec.h	/^    ADEC_ERR_BUF_LACK,$/;"	e	enum:hiEN_ADEC_ERR_CODE_E
ADEC_ERR_DECODER_ERR	include/hi_comm_adec.h	/^    ADEC_ERR_DECODER_ERR     = 64,   $/;"	e	enum:hiEN_ADEC_ERR_CODE_E
ADEC_MAX_CHN_NUM	include/hi_defines.h	216;"	d
ADEC_MODE_BUTT	include/hi_comm_adec.h	/^    ADEC_MODE_BUTT$/;"	e	enum:hiADEC_MODE_E
ADEC_MODE_E	include/hi_comm_adec.h	/^}ADEC_MODE_E;$/;"	t	typeref:enum:hiADEC_MODE_E
ADEC_MODE_PACK	include/hi_comm_adec.h	/^    ADEC_MODE_PACK = 0,\/*require input is valid dec pack(a$/;"	e	enum:hiADEC_MODE_E
ADEC_MODE_STREAM	include/hi_comm_adec.h	/^    ADEC_MODE_STREAM ,\/*input is stream,low-performative,$/;"	e	enum:hiADEC_MODE_E
ADPCM_TYPE_BUTT	include/hi_comm_aio.h	/^    ADPCM_TYPE_BUTT,$/;"	e	enum:hiADPCM_TYPE_E
ADPCM_TYPE_DVI4	include/hi_comm_aio.h	/^    ADPCM_TYPE_DVI4 = 0,    \/* 32kbps ADPCM(DVI4) for RTP *\/$/;"	e	enum:hiADPCM_TYPE_E
ADPCM_TYPE_E	include/hi_comm_aio.h	/^} ADPCM_TYPE_E;$/;"	t	typeref:enum:hiADPCM_TYPE_E
ADPCM_TYPE_IMA	include/hi_comm_aio.h	/^    ADPCM_TYPE_IMA,         \/* 32kbps ADPCM(IMA),NOTICE:point num must be 161\/241\/321\/481 *\/$/;"	e	enum:hiADPCM_TYPE_E
ADPCM_TYPE_ORG_DVI4	include/hi_comm_aio.h	/^    ADPCM_TYPE_ORG_DVI4,$/;"	e	enum:hiADPCM_TYPE_E
ADPT_SCENEAUTO_3DNR_ATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_3DNR_ATTR_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_3DNR_S
ADPT_SCENEAUTO_ACM_ATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_ACM_ATTR_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_ACM_ATTR_S
ADPT_SCENEAUTO_AEATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_AEATTR_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_AEATTR_S
ADPT_SCENEAUTO_AEROUTE_NODE_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_AEROUTE_NODE_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_AEROUTE_NODE_S
ADPT_SCENEAUTO_AEROUTE_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_AEROUTE_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_AEROUTE_S
ADPT_SCENEAUTO_CCM_ATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_CCM_ATTR_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_CCM_ATTR_S
ADPT_SCENEAUTO_DCIPARAM_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_DCIPARAM_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_DCIPARAM_S
ADPT_SCENEAUTO_DEFOG_ATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_DEFOG_ATTR_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_DEFOG_ATTR_S
ADPT_SCENEAUTO_DEMOSAIC_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_DEMOSAIC_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_DEMOSAIC_S
ADPT_SCENEAUTO_DIS_ATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_DIS_ATTR_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_DIS_ATTR_S
ADPT_SCENEAUTO_DP_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_DP_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_DP_S
ADPT_SCENEAUTO_DRCATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_DRCATTR_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_DRCATTR_S
ADPT_SCENEAUTO_EXPOSUREINFO_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_EXPOSUREINFO_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_EXPOSUREINFO_S
ADPT_SCENEAUTO_FPN_ATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_FPN_ATTR_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_FPN_ATTR_S
ADPT_SCENEAUTO_GAMMA_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_GAMMA_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_GAMMA_S
ADPT_SCENEAUTO_H264TRANS_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_H264TRANS_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_H264TRANS_S
ADPT_SCENEAUTO_H264_DEBLOCK_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_H264_DEBLOCK_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_H264_DEBLOCK_S
ADPT_SCENEAUTO_H264_RCPARAM_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_H264_RCPARAM_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_H264_RCPARAM_S
ADPT_SCENEAUTO_H265_FACE_CFG_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_H265_FACE_CFG_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
ADPT_SCENEAUTO_H265_RCPARAM_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_H265_RCPARAM_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_H265_RCPARAM_S
ADPT_SCENEAUTO_PUBATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^} ADPT_SCENEAUTO_PUBATTR_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_PUBATTR_S
ADPT_SCENEAUTO_RCMODE_BUTT	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    ADPT_SCENEAUTO_RCMODE_BUTT,$/;"	e	enum:hiADPT_VENC_RCMODE_E
ADPT_SCENEAUTO_RCMODE_H264	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    ADPT_SCENEAUTO_RCMODE_H264 = 0,$/;"	e	enum:hiADPT_VENC_RCMODE_E
ADPT_SCENEAUTO_RCMODE_H265	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    ADPT_SCENEAUTO_RCMODE_H265,$/;"	e	enum:hiADPT_VENC_RCMODE_E
ADPT_SCENEAUTO_RGBIRPARAM_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_RGBIRPARAM_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_RGBIRPARAM_S
ADPT_SCENEAUTO_SATURATION_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_SATURATION_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_SATURATION_S
ADPT_SCENEAUTO_SHARPEN_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_SHARPEN_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_SHARPEN_S
ADPT_SCENEAUTO_STATEINFO_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_STATEINFO_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_STATEINFO_S
ADPT_SCENEAUTO_VENC_ATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_VENC_ATTR_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_VENC_ATTR_S
ADPT_SCENEAUTO_VENC_RCMODE_E	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_VENC_RCMODE_E;$/;"	t	typeref:enum:hiADPT_VENC_RCMODE_E
ADPT_SCENEAUTO_WB_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_WB_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_WB_S
ADPT_SCENEAUTO_WDRATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^}ADPT_SCENEAUTO_WDRATTR_S;$/;"	t	typeref:struct:hiADPT_SCENEAUTO_WDRATTR_S
AEC_FRAME_S	include/hi_comm_aio.h	/^} AEC_FRAME_S;$/;"	t	typeref:struct:hiAEC_FRAME_S
AENC_ADAPT_MAGIC	include/mpi_aenc.h	30;"	d
AENC_ATTR_ADPCM_S	include/hi_comm_aenc.h	/^}AENC_ATTR_ADPCM_S;$/;"	t	typeref:struct:hiAENC_ATTR_ADPCM_S
AENC_ATTR_G711_S	include/hi_comm_aenc.h	/^}AENC_ATTR_G711_S;$/;"	t	typeref:struct:hiAENC_ATTR_G711_S
AENC_ATTR_G726_S	include/hi_comm_aenc.h	/^}AENC_ATTR_G726_S;$/;"	t	typeref:struct:hiAENC_ATTR_G726_S
AENC_ATTR_LPCM_S	include/hi_comm_aenc.h	/^}AENC_ATTR_LPCM_S;$/;"	t	typeref:struct:hiAENC_ATTR_LPCM_S
AENC_CHN	include/hi_common.h	/^typedef HI_S32 AENC_CHN;$/;"	t
AENC_CHN_ATTR_S	include/hi_comm_aenc.h	/^}AENC_CHN_ATTR_S;$/;"	t	typeref:struct:hiAENC_CHN_ATTR_S
AENC_ENCODER_S	include/hi_comm_aenc.h	/^} AENC_ENCODER_S;$/;"	t	typeref:struct:hiAENC_ENCODER_S
AENC_ERR_ENCODER_ERR	include/hi_comm_aenc.h	/^    AENC_ERR_ENCODER_ERR     = 64 ,$/;"	e	enum:hiEN_AENC_ERR_CODE_E
AENC_ERR_VQE_ERR	include/hi_comm_aenc.h	/^    AENC_ERR_VQE_ERR        = 65 ,$/;"	e	enum:hiEN_AENC_ERR_CODE_E
AENC_MAX_CHN_NUM	include/hi_defines.h	215;"	d
AE_ACCURACY_BUTT	component/isp/3a/include/hi_ae_comm.h	/^    AE_ACCURACY_BUTT,$/;"	e	enum:hiAE_ACCURACY_E
AE_ACCURACY_BUTT	include/hi_ae_comm.h	/^    AE_ACCURACY_BUTT,$/;"	e	enum:hiAE_ACCURACY_E
AE_ACCURACY_DB	component/isp/3a/include/hi_ae_comm.h	/^    AE_ACCURACY_DB = 0,$/;"	e	enum:hiAE_ACCURACY_E
AE_ACCURACY_DB	include/hi_ae_comm.h	/^    AE_ACCURACY_DB = 0,$/;"	e	enum:hiAE_ACCURACY_E
AE_ACCURACY_E	component/isp/3a/include/hi_ae_comm.h	/^} AE_ACCURACY_E;$/;"	t	typeref:enum:hiAE_ACCURACY_E
AE_ACCURACY_E	include/hi_ae_comm.h	/^} AE_ACCURACY_E;$/;"	t	typeref:enum:hiAE_ACCURACY_E
AE_ACCURACY_LINEAR	component/isp/3a/include/hi_ae_comm.h	/^    AE_ACCURACY_LINEAR,$/;"	e	enum:hiAE_ACCURACY_E
AE_ACCURACY_LINEAR	include/hi_ae_comm.h	/^    AE_ACCURACY_LINEAR,$/;"	e	enum:hiAE_ACCURACY_E
AE_ACCURACY_S	component/isp/3a/include/hi_ae_comm.h	/^} AE_ACCURACY_S;$/;"	t	typeref:struct:hiAE_ACCURACY_S
AE_ACCURACY_S	include/hi_ae_comm.h	/^} AE_ACCURACY_S;$/;"	t	typeref:struct:hiAE_ACCURACY_S
AE_ACCURACY_TABLE	component/isp/3a/include/hi_ae_comm.h	/^    AE_ACCURACY_TABLE,$/;"	e	enum:hiAE_ACCURACY_E
AE_ACCURACY_TABLE	include/hi_ae_comm.h	/^    AE_ACCURACY_TABLE,$/;"	e	enum:hiAE_ACCURACY_E
AE_CHECK_DEV	component/isp/3a/sample_ae/sample_ae_adp.h	93;"	d
AE_CHECK_HANDLE_ID	component/isp/3a/sample_ae/sample_ae_adp.h	65;"	d
AE_CHECK_LIB_NAME	component/isp/3a/sample_ae/sample_ae_adp.h	74;"	d
AE_CHECK_POINTER	component/isp/3a/sample_ae/sample_ae_adp.h	83;"	d
AE_CTRL_BUTT	component/isp/3a/include/hi_ae_comm.h	/^    AE_CTRL_BUTT,$/;"	e	enum:hiAE_CTRL_CMD_E
AE_CTRL_BUTT	include/hi_ae_comm.h	/^    AE_CTRL_BUTT,$/;"	e	enum:hiAE_CTRL_CMD_E
AE_CTRL_CMD_E	component/isp/3a/include/hi_ae_comm.h	/^} AE_CTRL_CMD_E;$/;"	t	typeref:enum:hiAE_CTRL_CMD_E
AE_CTRL_CMD_E	include/hi_ae_comm.h	/^} AE_CTRL_CMD_E;$/;"	t	typeref:enum:hiAE_CTRL_CMD_E
AE_DBG_ATTR_S	component/isp/3a/include/hi_ae_comm.h	/^}AE_DBG_ATTR_S;$/;"	t	typeref:struct:hiAE_DBG_ATTR_S
AE_DBG_ATTR_S	include/hi_ae_comm.h	/^}AE_DBG_ATTR_S;$/;"	t	typeref:struct:hiAE_DBG_ATTR_S
AE_DBG_STATUS_S	component/isp/3a/include/hi_ae_comm.h	/^}AE_DBG_STATUS_S;$/;"	t	typeref:struct:hiAE_DBG_STATUS_S
AE_DBG_STATUS_S	include/hi_ae_comm.h	/^}AE_DBG_STATUS_S;$/;"	t	typeref:struct:hiAE_DBG_STATUS_S
AE_DEBUG_ATTR_GET	component/isp/3a/include/hi_ae_comm.h	/^    AE_DEBUG_ATTR_GET, $/;"	e	enum:hiAE_CTRL_CMD_E
AE_DEBUG_ATTR_GET	include/hi_ae_comm.h	/^    AE_DEBUG_ATTR_GET, $/;"	e	enum:hiAE_CTRL_CMD_E
AE_DEBUG_ATTR_SET	component/isp/3a/include/hi_ae_comm.h	/^    AE_DEBUG_ATTR_SET,$/;"	e	enum:hiAE_CTRL_CMD_E
AE_DEBUG_ATTR_SET	include/hi_ae_comm.h	/^    AE_DEBUG_ATTR_SET,$/;"	e	enum:hiAE_CTRL_CMD_E
AE_EXP_HIGHLIGHT_PRIOR	component/isp/include/hi_comm_isp.h	/^    AE_EXP_HIGHLIGHT_PRIOR = 0,$/;"	e	enum:hiISP_AE_STRATEGY_E
AE_EXP_HIGHLIGHT_PRIOR	include/hi_comm_isp.h	/^    AE_EXP_HIGHLIGHT_PRIOR = 0,$/;"	e	enum:hiISP_AE_STRATEGY_E
AE_EXP_LOWLIGHT_PRIOR	component/isp/include/hi_comm_isp.h	/^    AE_EXP_LOWLIGHT_PRIOR  = 1,$/;"	e	enum:hiISP_AE_STRATEGY_E
AE_EXP_LOWLIGHT_PRIOR	include/hi_comm_isp.h	/^    AE_EXP_LOWLIGHT_PRIOR  = 1,$/;"	e	enum:hiISP_AE_STRATEGY_E
AE_FSWDR_ATTR_S	component/isp/3a/include/hi_ae_comm.h	/^} AE_FSWDR_ATTR_S;$/;"	t	typeref:struct:hiAE_FSWDR_ATTR_S
AE_FSWDR_ATTR_S	include/hi_ae_comm.h	/^} AE_FSWDR_ATTR_S;$/;"	t	typeref:struct:hiAE_FSWDR_ATTR_S
AE_GET_CTX	component/isp/3a/sample_ae/sample_ae_adp.h	63;"	d
AE_GET_EXTREG_ID	component/isp/3a/sample_ae/sample_ae_adp.h	61;"	d
AE_LIB_VREG_BASE	component/isp/include/hi_vreg.h	56;"	d
AE_LIB_VREG_BASE	include/hi_vreg.h	56;"	d
AE_MODE_BUTT	component/isp/include/hi_comm_isp.h	/^    AE_MODE_BUTT$/;"	e	enum:hiISP_AE_MODE_E
AE_MODE_BUTT	include/hi_comm_isp.h	/^    AE_MODE_BUTT$/;"	e	enum:hiISP_AE_MODE_E
AE_MODE_FIX_FRAME_RATE	component/isp/include/hi_comm_isp.h	/^    AE_MODE_FIX_FRAME_RATE  = 1,$/;"	e	enum:hiISP_AE_MODE_E
AE_MODE_FIX_FRAME_RATE	include/hi_comm_isp.h	/^    AE_MODE_FIX_FRAME_RATE  = 1,$/;"	e	enum:hiISP_AE_MODE_E
AE_MODE_SLOW_SHUTTER	component/isp/include/hi_comm_isp.h	/^    AE_MODE_SLOW_SHUTTER = 0,$/;"	e	enum:hiISP_AE_MODE_E
AE_MODE_SLOW_SHUTTER	include/hi_comm_isp.h	/^    AE_MODE_SLOW_SHUTTER = 0,$/;"	e	enum:hiISP_AE_MODE_E
AE_SENSOR_DEFAULT_S	component/isp/3a/include/hi_ae_comm.h	/^} AE_SENSOR_DEFAULT_S;$/;"	t	typeref:struct:hiAE_SENSOR_DEFAULT_S
AE_SENSOR_DEFAULT_S	include/hi_ae_comm.h	/^} AE_SENSOR_DEFAULT_S;$/;"	t	typeref:struct:hiAE_SENSOR_DEFAULT_S
AE_SENSOR_EXP_FUNC_S	component/isp/3a/include/hi_ae_comm.h	/^} AE_SENSOR_EXP_FUNC_S;$/;"	t	typeref:struct:hiAE_SENSOR_EXP_FUNC_S
AE_SENSOR_EXP_FUNC_S	include/hi_ae_comm.h	/^} AE_SENSOR_EXP_FUNC_S;$/;"	t	typeref:struct:hiAE_SENSOR_EXP_FUNC_S
AE_SENSOR_REGISTER_S	component/isp/3a/include/hi_ae_comm.h	/^} AE_SENSOR_REGISTER_S;$/;"	t	typeref:struct:hiAE_SENSOR_REGISTER_S
AE_SENSOR_REGISTER_S	include/hi_ae_comm.h	/^} AE_SENSOR_REGISTER_S;$/;"	t	typeref:struct:hiAE_SENSOR_REGISTER_S
AE_STRATEGY_MODE_BUTT	component/isp/include/hi_comm_isp.h	/^    AE_STRATEGY_MODE_BUTT$/;"	e	enum:hiISP_AE_STRATEGY_E
AE_STRATEGY_MODE_BUTT	include/hi_comm_isp.h	/^    AE_STRATEGY_MODE_BUTT$/;"	e	enum:hiISP_AE_STRATEGY_E
AE_WEIGHT_COLUMN	sample/scene_auto/src/include/hi_sceneauto_comm.h	13;"	d
AE_WEIGHT_COLUMN	sample/scene_auto/src/include/hi_sceneauto_define.h	12;"	d
AE_WEIGHT_ROW	sample/scene_auto/src/include/hi_sceneauto_comm.h	12;"	d
AE_WEIGHT_ROW	sample/scene_auto/src/include/hi_sceneauto_define.h	11;"	d
AE_ZONE_COLUMN	component/isp/include/hi_comm_isp.h	44;"	d
AE_ZONE_COLUMN	include/hi_comm_isp.h	44;"	d
AE_ZONE_ROW	component/isp/include/hi_comm_isp.h	43;"	d
AE_ZONE_ROW	include/hi_comm_isp.h	43;"	d
AF_LIB_VREG_BASE	component/isp/include/hi_vreg.h	58;"	d
AF_LIB_VREG_BASE	include/hi_vreg.h	58;"	d
AF_ZONE_COLUMN	component/isp/include/hi_comm_isp.h	48;"	d
AF_ZONE_COLUMN	include/hi_comm_isp.h	48;"	d
AF_ZONE_ROW	component/isp/include/hi_comm_isp.h	47;"	d
AF_ZONE_ROW	include/hi_comm_isp.h	47;"	d
AGC_ADDR	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	49;"	d	file:
AGC_ADDR_H	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	52;"	d	file:
AGC_ADDR_L	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	53;"	d	file:
AIO_ATTR_S	include/hi_comm_aio.h	/^} AIO_ATTR_S;$/;"	t	typeref:struct:hiAIO_ATTR_S
AIO_ERR_VQE_ERR	include/hi_comm_aio.h	/^    AIO_ERR_VQE_ERR        = 65 , \/*vqe error*\/$/;"	e	enum:hiEN_AIO_ERR_CODE_E
AIO_MAX_CHN_NUM	include/hi_defines.h	214;"	d
AIO_MAX_NUM	include/hi_defines.h	213;"	d
AIO_MODE_BUTT	include/hi_comm_aio.h	/^    AIO_MODE_BUTT    $/;"	e	enum:hiAIO_MODE_E
AIO_MODE_E	include/hi_comm_aio.h	/^} AIO_MODE_E;$/;"	t	typeref:enum:hiAIO_MODE_E
AIO_MODE_I2S_MASTER	include/hi_comm_aio.h	/^    AIO_MODE_I2S_MASTER  = 0,   \/* AIO I2S master mode *\/$/;"	e	enum:hiAIO_MODE_E
AIO_MODE_I2S_SLAVE	include/hi_comm_aio.h	/^    AIO_MODE_I2S_SLAVE,         \/* AIO I2S slave mode *\/$/;"	e	enum:hiAIO_MODE_E
AIO_MODE_PCM_MASTER_NSTD	include/hi_comm_aio.h	/^    AIO_MODE_PCM_MASTER_NSTD,   \/* AIO PCM master non-standard mode *\/$/;"	e	enum:hiAIO_MODE_E
AIO_MODE_PCM_MASTER_STD	include/hi_comm_aio.h	/^    AIO_MODE_PCM_MASTER_STD,    \/* AIO PCM master standard mode *\/$/;"	e	enum:hiAIO_MODE_E
AIO_MODE_PCM_SLAVE_NSTD	include/hi_comm_aio.h	/^    AIO_MODE_PCM_SLAVE_NSTD,    \/* AIO PCM slave non-standard mode *\/$/;"	e	enum:hiAIO_MODE_E
AIO_MODE_PCM_SLAVE_STD	include/hi_comm_aio.h	/^    AIO_MODE_PCM_SLAVE_STD,     \/* AIO PCM slave standard mode *\/$/;"	e	enum:hiAIO_MODE_E
AIO_RESMP_INFO_S	include/hi_comm_aio.h	/^} AIO_RESMP_INFO_S;$/;"	t	typeref:struct:hiAIO_RESMP_INFO_S
AI_AEC_CONFIG_S	include/hi_comm_aio.h	/^} AI_AEC_CONFIG_S;$/;"	t	typeref:struct:hiAI_AEC_CONFIG_S
AI_CHN	include/hi_common.h	/^typedef HI_S32 AI_CHN;$/;"	t
AI_CHN_PARAM_S	include/hi_comm_aio.h	/^} AI_CHN_PARAM_S;$/;"	t	typeref:struct:hiAI_CHN_PARAM_S
AI_CUT	include/hi_comm_aio.h	138;"	d
AI_DEV_MAX_NUM	include/hi_defines.h	210;"	d
AI_EXPAND	include/hi_comm_aio.h	137;"	d
AI_HDR_CONFIG_S	include/hi_comm_aio.h	/^} AI_HDR_CONFIG_S;$/;"	t	typeref:struct:hiAI_HDR_CONFIG_S
AI_MAX_STEP_FNO_NUM	component/isp/include/hi_comm_isp.h	71;"	d
AI_MAX_STEP_FNO_NUM	include/hi_comm_isp.h	71;"	d
AI_RNR_CONFIG_S	include/hi_comm_aio.h	/^} AI_RNR_CONFIG_S;$/;"	t	typeref:struct:hiAI_RNR_CONFIG_S
AI_VQE_CONFIG_S	include/hi_comm_aio.h	/^} AI_VQE_CONFIG_S;$/;"	t	typeref:struct:hiAI_VQE_CONFIG_S
ALG_LIB_S	component/isp/include/hi_comm_3a.h	/^} ALG_LIB_S;$/;"	t	typeref:struct:hiALG_LIB_S
ALG_LIB_S	include/hi_comm_3a.h	/^} ALG_LIB_S;$/;"	t	typeref:struct:hiALG_LIB_S
ALG_LIB_VREG_SIZE	component/isp/include/hi_vreg.h	59;"	d
ALG_LIB_VREG_SIZE	include/hi_vreg.h	59;"	d
ALIGN_BACK	sample/common/sample_comm.h	60;"	d
ALIGN_BACK	tools/vi_bayerdump.c	42;"	d	file:
ALIGN_UP	sample/common/sample_comm.h	59;"	d
ANALOG_GAIN	component/isp/sensor/aptina_9m034/m034_cmos.c	46;"	d	file:
ANALOG_GAIN	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	45;"	d	file:
ANALOG_GAIN	component/isp/sensor/ar0130/ar0130_cmos.c	44;"	d	file:
AO_CHN	include/hi_common.h	/^typedef HI_S32 AO_CHN;$/;"	t
AO_CHN_STATE_S	include/hi_comm_aio.h	/^} AO_CHN_STATE_S;$/;"	t	typeref:struct:hiAO_CHN_STATE_S
AO_DEV_MAX_NUM	include/hi_defines.h	212;"	d
AO_DEV_MIN_NUM	include/hi_defines.h	211;"	d
AO_VQE_CONFIG_S	include/hi_comm_aio.h	/^} AO_VQE_CONFIG_S;$/;"	t	typeref:struct:hiAO_VQE_CONFIG_S
APTINA_9M034_DC_720P_30FPS	sample/common/sample_comm.h	/^    APTINA_9M034_DC_720P_30FPS,$/;"	e	enum:sample_vi_mode_e
APTINA_AR0130_DC_720P_30FPS	sample/common/sample_comm.h	/^    APTINA_AR0130_DC_720P_30FPS = 0,$/;"	e	enum:sample_vi_mode_e
APTINA_AR0230_HISPI_1080P_30FPS	sample/common/sample_comm.h	/^    APTINA_AR0230_HISPI_1080P_30FPS,$/;"	e	enum:sample_vi_mode_e
AR0130_ID	component/isp/sensor/ar0130/ar0130_cmos.c	20;"	d	file:
AR0230_ID	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	21;"	d	file:
AREA_BUTT	include/hi_comm_region.h	/^    AREA_BUTT$/;"	e	enum:hiRGN_AREA_TYPE_E
AREA_QUAD_RANGLE	include/hi_comm_region.h	/^    AREA_QUAD_RANGLE,$/;"	e	enum:hiRGN_AREA_TYPE_E
AREA_RECT	include/hi_comm_region.h	/^    AREA_RECT = 0,$/;"	e	enum:hiRGN_AREA_TYPE_E
AREA_S	include/hi_comm_video.h	/^} AREA_S;$/;"	t	typeref:struct:hiAREA_S
ARFLAGS	component/isp/3a/sample_ae/Makefile	/^ARFLAGS = rcv$/;"	m
ARFLAGS	component/isp/iniparser/Makefile	/^ARFLAGS = rcv$/;"	m
ARFLAGS	component/isp/sensor/aptina_9m034/Makefile	/^ARFLAGS = rcv$/;"	m
ARFLAGS	component/isp/sensor/aptina_ar0230/Makefile	/^ARFLAGS = rcv$/;"	m
ARFLAGS	component/isp/sensor/ar0130/Makefile	/^ARFLAGS = rcv$/;"	m
ARFLAGS	component/isp/sensor/hi_cmoscfg/Makefile	/^ARFLAGS = rcv$/;"	m
ARFLAGS	component/isp/sensor/omnivision_ov2718/Makefile	/^ARFLAGS = rcv$/;"	m
ARFLAGS	component/isp/sensor/omnivision_ov9712/Makefile	/^ARFLAGS = rcv$/;"	m
ARFLAGS	component/isp/sensor/omnivision_ov9732/Makefile	/^ARFLAGS = rcv$/;"	m
ARFLAGS	component/isp/sensor/omnivision_ov9750/Makefile	/^ARFLAGS = rcv$/;"	m
ARFLAGS	component/isp/sensor/omnivision_ov9752/Makefile	/^ARFLAGS = rcv$/;"	m
ARFLAGS	component/isp/sensor/panasonic_mn34222/Makefile	/^ARFLAGS = rcv$/;"	m
ARFLAGS	component/isp/sensor/sony_imx222/Makefile	/^ARFLAGS = rcv$/;"	m
ARFLAGS_SO	component/isp/sensor/aptina_9m034/Makefile	/^ARFLAGS_SO = $(LIBS_LD_CFLAGS)$/;"	m
ARFLAGS_SO	component/isp/sensor/aptina_ar0230/Makefile	/^ARFLAGS_SO = $(LIBS_LD_CFLAGS)$/;"	m
ARFLAGS_SO	component/isp/sensor/ar0130/Makefile	/^ARFLAGS_SO = $(LIBS_LD_CFLAGS)$/;"	m
ARFLAGS_SO	component/isp/sensor/omnivision_ov2718/Makefile	/^ARFLAGS_SO = $(LIBS_LD_CFLAGS)$/;"	m
ARFLAGS_SO	component/isp/sensor/omnivision_ov9712/Makefile	/^ARFLAGS_SO = $(LIBS_LD_CFLAGS)$/;"	m
ARFLAGS_SO	component/isp/sensor/omnivision_ov9732/Makefile	/^ARFLAGS_SO = $(LIBS_LD_CFLAGS)$/;"	m
ARFLAGS_SO	component/isp/sensor/omnivision_ov9750/Makefile	/^ARFLAGS_SO = $(LIBS_LD_CFLAGS)$/;"	m
ARFLAGS_SO	component/isp/sensor/omnivision_ov9752/Makefile	/^ARFLAGS_SO = $(LIBS_LD_CFLAGS)$/;"	m
ARFLAGS_SO	component/isp/sensor/panasonic_mn34222/Makefile	/^ARFLAGS_SO = $(LIBS_LD_CFLAGS)$/;"	m
ARFLAGS_SO	component/isp/sensor/sony_imx222/Makefile	/^ARFLAGS_SO = $(LIBS_LD_CFLAGS)$/;"	m
ARGS_SIZE_T	sample/HuaweiLite/app_init.c	65;"	d	file:
ARGS_SIZE_T	tools/HuaweiLite/tools_shell_cmd.c	29;"	d	file:
ARG_BUF_LEN_T	sample/HuaweiLite/app_init.c	66;"	d	file:
ARG_BUF_LEN_T	tools/HuaweiLite/tools_shell_cmd.c	30;"	d	file:
ASCIILINESZ	component/isp/iniparser/iniparser.c	37;"	d	file:
ASCIILINESZ	component/isp/iniparser/strlib.c	41;"	d	file:
AUDIO_ADPCM_TYPE	sample/common/sample_comm_audio.c	35;"	d	file:
AUDIO_AEC_MODE_BUTT	include/hi_comm_aio.h	/^    AUDIO_AEC_MODE_BUTT$/;"	e	enum:hiAUDIO_AEC_MODE_E
AUDIO_AEC_MODE_CLOSE	include/hi_comm_aio.h	/^    AUDIO_AEC_MODE_CLOSE	 = 0,$/;"	e	enum:hiAUDIO_AEC_MODE_E
AUDIO_AEC_MODE_E	include/hi_comm_aio.h	/^} AUDIO_AEC_MODE_E;$/;"	t	typeref:enum:hiAUDIO_AEC_MODE_E
AUDIO_AEC_MODE_OPEN	include/hi_comm_aio.h	/^    AUDIO_AEC_MODE_OPEN	     = 1,$/;"	e	enum:hiAUDIO_AEC_MODE_E
AUDIO_AGC_CONFIG_S	include/hi_comm_aio.h	/^} AUDIO_AGC_CONFIG_S;$/;"	t	typeref:struct:hiAUDIO_AGC_CONFIG_S
AUDIO_ANR_CONFIG_S	include/hi_comm_aio.h	/^} AUDIO_ANR_CONFIG_S;$/;"	t	typeref:struct:hiAUDIO_ANR_CONFIG_S
AUDIO_BIT_WIDTH_16	include/hi_comm_aio.h	/^    AUDIO_BIT_WIDTH_16  = 1,   \/* 16bit width*\/$/;"	e	enum:hiAUDIO_BIT_WIDTH_E
AUDIO_BIT_WIDTH_24	include/hi_comm_aio.h	/^    AUDIO_BIT_WIDTH_24  = 2,   \/* 24bit width*\/$/;"	e	enum:hiAUDIO_BIT_WIDTH_E
AUDIO_BIT_WIDTH_8	include/hi_comm_aio.h	/^    AUDIO_BIT_WIDTH_8   = 0,   \/* 8bit width *\/$/;"	e	enum:hiAUDIO_BIT_WIDTH_E
AUDIO_BIT_WIDTH_BUTT	include/hi_comm_aio.h	/^    AUDIO_BIT_WIDTH_BUTT,$/;"	e	enum:hiAUDIO_BIT_WIDTH_E
AUDIO_BIT_WIDTH_E	include/hi_comm_aio.h	/^} AUDIO_BIT_WIDTH_E;$/;"	t	typeref:enum:hiAUDIO_BIT_WIDTH_E
AUDIO_CLKDIR_BUTT	include/hi_comm_aio.h	/^    AUDIO_CLKDIR_BUTT$/;"	e	enum:hiAUDIO_CLKDIR_E
AUDIO_CLKDIR_E	include/hi_comm_aio.h	/^} AUDIO_CLKDIR_E;$/;"	t	typeref:enum:hiAUDIO_CLKDIR_E
AUDIO_CLKDIR_FALL	include/hi_comm_aio.h	/^    AUDIO_CLKDIR_FALL       = 1,$/;"	e	enum:hiAUDIO_CLKDIR_E
AUDIO_CLKDIR_RISE	include/hi_comm_aio.h	/^    AUDIO_CLKDIR_RISE      = 0,$/;"	e	enum:hiAUDIO_CLKDIR_E
AUDIO_DEV	include/hi_common.h	/^typedef HI_S32 AUDIO_DEV;$/;"	t
AUDIO_EQ_CONFIG_S	include/hi_comm_aio.h	/^} AUDIO_EQ_CONFIG_S;$/;"	t	typeref:struct:hiAUDIO_EQ_CONFIG_S
AUDIO_FADE_RATE_1	include/hi_comm_aio.h	/^    AUDIO_FADE_RATE_1	= 0,$/;"	e	enum:hiAUDIO_FADE_RATE_E
AUDIO_FADE_RATE_128	include/hi_comm_aio.h	/^    AUDIO_FADE_RATE_128 = 7,$/;"	e	enum:hiAUDIO_FADE_RATE_E
AUDIO_FADE_RATE_16	include/hi_comm_aio.h	/^    AUDIO_FADE_RATE_16  = 4,$/;"	e	enum:hiAUDIO_FADE_RATE_E
AUDIO_FADE_RATE_2	include/hi_comm_aio.h	/^    AUDIO_FADE_RATE_2	= 1,$/;"	e	enum:hiAUDIO_FADE_RATE_E
AUDIO_FADE_RATE_32	include/hi_comm_aio.h	/^    AUDIO_FADE_RATE_32  = 5,$/;"	e	enum:hiAUDIO_FADE_RATE_E
AUDIO_FADE_RATE_4	include/hi_comm_aio.h	/^    AUDIO_FADE_RATE_4	= 2,$/;"	e	enum:hiAUDIO_FADE_RATE_E
AUDIO_FADE_RATE_64	include/hi_comm_aio.h	/^    AUDIO_FADE_RATE_64  = 6,$/;"	e	enum:hiAUDIO_FADE_RATE_E
AUDIO_FADE_RATE_8	include/hi_comm_aio.h	/^    AUDIO_FADE_RATE_8   = 3,$/;"	e	enum:hiAUDIO_FADE_RATE_E
AUDIO_FADE_RATE_BUTT	include/hi_comm_aio.h	/^    AUDIO_FADE_RATE_BUTT$/;"	e	enum:hiAUDIO_FADE_RATE_E
AUDIO_FADE_RATE_E	include/hi_comm_aio.h	/^} AUDIO_FADE_RATE_E; $/;"	t	typeref:enum:hiAUDIO_FADE_RATE_E
AUDIO_FADE_S	include/hi_comm_aio.h	/^} AUDIO_FADE_S;$/;"	t	typeref:struct:hiAUDIO_FADE_S
AUDIO_FILE_STATUS_S	include/hi_comm_aio.h	/^} AUDIO_FILE_STATUS_S;$/;"	t	typeref:struct:hiAUDIO_FILE_STATUS_S
AUDIO_FRAME_COMBINE_S	include/hi_comm_aio.h	/^} AUDIO_FRAME_COMBINE_S;$/;"	t	typeref:struct:hiAUDIO_FRAME_COMBINE_S
AUDIO_FRAME_INFO_S	include/hi_comm_aio.h	/^} AUDIO_FRAME_INFO_S;$/;"	t	typeref:struct:hiAUDIO_FRAME_INFO_S
AUDIO_FRAME_S	include/hi_comm_aio.h	/^} AUDIO_FRAME_S; $/;"	t	typeref:struct:hiAUDIO_FRAME_S
AUDIO_HPF_CONFIG_S	include/hi_comm_aio.h	/^} AUDIO_HPF_CONFIG_S;$/;"	t	typeref:struct:hiAUDIO_HPF_CONFIG_S
AUDIO_HPF_FREQ_120	include/hi_comm_aio.h	/^    AUDIO_HPF_FREQ_120  = 120,   \/* 120Hz *\/$/;"	e	enum:hiAUDIO_HPF_FREQ_E
AUDIO_HPF_FREQ_150	include/hi_comm_aio.h	/^    AUDIO_HPF_FREQ_150  = 150,   \/* 150Hz *\/$/;"	e	enum:hiAUDIO_HPF_FREQ_E
AUDIO_HPF_FREQ_80	include/hi_comm_aio.h	/^    AUDIO_HPF_FREQ_80   = 80,    \/* 80Hz *\/$/;"	e	enum:hiAUDIO_HPF_FREQ_E
AUDIO_HPF_FREQ_BUTT	include/hi_comm_aio.h	/^    AUDIO_HPF_FREQ_BUTT,$/;"	e	enum:hiAUDIO_HPF_FREQ_E
AUDIO_HPF_FREQ_E	include/hi_comm_aio.h	/^} AUDIO_HPF_FREQ_E;$/;"	t	typeref:enum:hiAUDIO_HPF_FREQ_E
AUDIO_RESAMPLE_ATTR_S	include/hi_comm_aio.h	/^} AUDIO_RESAMPLE_ATTR_S;$/;"	t	typeref:struct:hiAUDIO_RESAMPLE_ATTR_S
AUDIO_SAMPLE_RATE_11025	include/hi_comm_aio.h	/^    AUDIO_SAMPLE_RATE_11025  = 11025,   \/* 11.025K samplerate*\/$/;"	e	enum:hiAUDIO_SAMPLE_RATE_E
AUDIO_SAMPLE_RATE_12000	include/hi_comm_aio.h	/^    AUDIO_SAMPLE_RATE_12000  = 12000,   \/* 12K samplerate*\/    $/;"	e	enum:hiAUDIO_SAMPLE_RATE_E
AUDIO_SAMPLE_RATE_16000	include/hi_comm_aio.h	/^    AUDIO_SAMPLE_RATE_16000  = 16000,   \/* 16K samplerate*\/$/;"	e	enum:hiAUDIO_SAMPLE_RATE_E
AUDIO_SAMPLE_RATE_22050	include/hi_comm_aio.h	/^    AUDIO_SAMPLE_RATE_22050  = 22050,   \/* 22.050K samplerate*\/$/;"	e	enum:hiAUDIO_SAMPLE_RATE_E
AUDIO_SAMPLE_RATE_24000	include/hi_comm_aio.h	/^    AUDIO_SAMPLE_RATE_24000  = 24000,   \/* 24K samplerate*\/$/;"	e	enum:hiAUDIO_SAMPLE_RATE_E
AUDIO_SAMPLE_RATE_32000	include/hi_comm_aio.h	/^    AUDIO_SAMPLE_RATE_32000  = 32000,   \/* 32K samplerate*\/$/;"	e	enum:hiAUDIO_SAMPLE_RATE_E
AUDIO_SAMPLE_RATE_44100	include/hi_comm_aio.h	/^    AUDIO_SAMPLE_RATE_44100  = 44100,   \/* 44.1K samplerate*\/$/;"	e	enum:hiAUDIO_SAMPLE_RATE_E
AUDIO_SAMPLE_RATE_48000	include/hi_comm_aio.h	/^    AUDIO_SAMPLE_RATE_48000  = 48000,   \/* 48K samplerate*\/$/;"	e	enum:hiAUDIO_SAMPLE_RATE_E
AUDIO_SAMPLE_RATE_64000	include/hi_comm_aio.h	/^    AUDIO_SAMPLE_RATE_64000  = 64000,   \/* 64K samplerate*\/$/;"	e	enum:hiAUDIO_SAMPLE_RATE_E
AUDIO_SAMPLE_RATE_8000	include/hi_comm_aio.h	/^    AUDIO_SAMPLE_RATE_8000   = 8000,    \/* 8K samplerate*\/$/;"	e	enum:hiAUDIO_SAMPLE_RATE_E
AUDIO_SAMPLE_RATE_96000	include/hi_comm_aio.h	/^    AUDIO_SAMPLE_RATE_96000  = 96000,   \/* 96K samplerate*\/$/;"	e	enum:hiAUDIO_SAMPLE_RATE_E
AUDIO_SAMPLE_RATE_BUTT	include/hi_comm_aio.h	/^    AUDIO_SAMPLE_RATE_BUTT,$/;"	e	enum:hiAUDIO_SAMPLE_RATE_E
AUDIO_SAMPLE_RATE_E	include/hi_comm_aio.h	/^} AUDIO_SAMPLE_RATE_E; $/;"	t	typeref:enum:hiAUDIO_SAMPLE_RATE_E
AUDIO_SAVE_FILE_INFO_S	include/hi_comm_aio.h	/^} AUDIO_SAVE_FILE_INFO_S;$/;"	t	typeref:struct:hiAUDIO_SAVE_FILE_INFO_S
AUDIO_SOUND_MODE_BUTT	include/hi_comm_aio.h	/^    AUDIO_SOUND_MODE_BUTT    $/;"	e	enum:hiAIO_SOUND_MODE_E
AUDIO_SOUND_MODE_E	include/hi_comm_aio.h	/^} AUDIO_SOUND_MODE_E;$/;"	t	typeref:enum:hiAIO_SOUND_MODE_E
AUDIO_SOUND_MODE_MONO	include/hi_comm_aio.h	/^    AUDIO_SOUND_MODE_MONO   =0,\/*mono*\/$/;"	e	enum:hiAIO_SOUND_MODE_E
AUDIO_SOUND_MODE_STEREO	include/hi_comm_aio.h	/^    AUDIO_SOUND_MODE_STEREO =1,\/*stereo*\/$/;"	e	enum:hiAIO_SOUND_MODE_E
AUDIO_STREAM_S	include/hi_comm_aio.h	/^} AUDIO_STREAM_S;$/;"	t	typeref:struct:hiAUDIO_STREAM_S
AUDIO_TRACK_BOTH_LEFT	include/hi_comm_aio.h	/^    AUDIO_TRACK_BOTH_LEFT   = 1,$/;"	e	enum:hiAUDIO_TRACK_MODE_E
AUDIO_TRACK_BOTH_MUTE	include/hi_comm_aio.h	/^    AUDIO_TRACK_BOTH_MUTE   = 7,$/;"	e	enum:hiAUDIO_TRACK_MODE_E
AUDIO_TRACK_BOTH_RIGHT	include/hi_comm_aio.h	/^    AUDIO_TRACK_BOTH_RIGHT  = 2,$/;"	e	enum:hiAUDIO_TRACK_MODE_E
AUDIO_TRACK_BUTT	include/hi_comm_aio.h	/^    AUDIO_TRACK_BUTT$/;"	e	enum:hiAUDIO_TRACK_MODE_E
AUDIO_TRACK_EXCHANGE	include/hi_comm_aio.h	/^    AUDIO_TRACK_EXCHANGE    = 3,$/;"	e	enum:hiAUDIO_TRACK_MODE_E
AUDIO_TRACK_LEFT_MUTE	include/hi_comm_aio.h	/^    AUDIO_TRACK_LEFT_MUTE   = 5,$/;"	e	enum:hiAUDIO_TRACK_MODE_E
AUDIO_TRACK_MIX	include/hi_comm_aio.h	/^    AUDIO_TRACK_MIX         = 4,$/;"	e	enum:hiAUDIO_TRACK_MODE_E
AUDIO_TRACK_MODE_E	include/hi_comm_aio.h	/^} AUDIO_TRACK_MODE_E;$/;"	t	typeref:enum:hiAUDIO_TRACK_MODE_E
AUDIO_TRACK_NORMAL	include/hi_comm_aio.h	/^    AUDIO_TRACK_NORMAL      = 0,$/;"	e	enum:hiAUDIO_TRACK_MODE_E
AUDIO_TRACK_RIGHT_MUTE	include/hi_comm_aio.h	/^    AUDIO_TRACK_RIGHT_MUTE  = 6,$/;"	e	enum:hiAUDIO_TRACK_MODE_E
AUDIO_VALUE_BETWEEN	tools/aenc_dump.c	20;"	d	file:
AUDIO_VALUE_BETWEEN	tools/ai_dump.c	20;"	d	file:
AUDIO_VALUE_BETWEEN	tools/ao_dump.c	20;"	d	file:
AVENC_CHN	include/hi_common.h	/^typedef HI_S32 AVENC_CHN;$/;"	t
AWB_AGC_TABLE_S	component/isp/3a/include/hi_awb_comm.h	/^} AWB_AGC_TABLE_S;$/;"	t	typeref:struct:hiAWB_AGC_TABLE_S
AWB_AGC_TABLE_S	include/hi_awb_comm.h	/^} AWB_AGC_TABLE_S;$/;"	t	typeref:struct:hiAWB_AGC_TABLE_S
AWB_ALG_ADVANCE	component/isp/include/hi_comm_isp.h	/^    AWB_ALG_ADVANCE = 1,$/;"	e	enum:hiISP_AWB_ALG_TYPE_E
AWB_ALG_ADVANCE	include/hi_comm_isp.h	/^    AWB_ALG_ADVANCE = 1,$/;"	e	enum:hiISP_AWB_ALG_TYPE_E
AWB_ALG_BUTT	component/isp/include/hi_comm_isp.h	/^    AWB_ALG_BUTT$/;"	e	enum:hiISP_AWB_ALG_TYPE_E
AWB_ALG_BUTT	include/hi_comm_isp.h	/^    AWB_ALG_BUTT$/;"	e	enum:hiISP_AWB_ALG_TYPE_E
AWB_ALG_LOWCOST	component/isp/include/hi_comm_isp.h	/^    AWB_ALG_LOWCOST = 0,$/;"	e	enum:hiISP_AWB_ALG_TYPE_E
AWB_ALG_LOWCOST	include/hi_comm_isp.h	/^    AWB_ALG_LOWCOST = 0,$/;"	e	enum:hiISP_AWB_ALG_TYPE_E
AWB_CCM_S	component/isp/3a/include/hi_awb_comm.h	/^}AWB_CCM_S;$/;"	t	typeref:struct:hiAWB_CCM_S
AWB_CCM_S	include/hi_awb_comm.h	/^}AWB_CCM_S;$/;"	t	typeref:struct:hiAWB_CCM_S
AWB_CTRL_BUTT	component/isp/3a/include/hi_awb_comm.h	/^    AWB_CTRL_BUTT,$/;"	e	enum:hiAWB_CTRL_CMD_E
AWB_CTRL_BUTT	include/hi_awb_comm.h	/^    AWB_CTRL_BUTT,$/;"	e	enum:hiAWB_CTRL_CMD_E
AWB_CTRL_CMD_E	component/isp/3a/include/hi_awb_comm.h	/^} AWB_CTRL_CMD_E;$/;"	t	typeref:enum:hiAWB_CTRL_CMD_E
AWB_CTRL_CMD_E	include/hi_awb_comm.h	/^} AWB_CTRL_CMD_E;$/;"	t	typeref:enum:hiAWB_CTRL_CMD_E
AWB_DBG_ATTR_S	component/isp/3a/include/hi_awb_comm.h	/^} AWB_DBG_ATTR_S;$/;"	t	typeref:struct:hiAWB_DBG_ATTR_S
AWB_DBG_ATTR_S	include/hi_awb_comm.h	/^} AWB_DBG_ATTR_S;$/;"	t	typeref:struct:hiAWB_DBG_ATTR_S
AWB_DBG_STATUS_S	component/isp/3a/include/hi_awb_comm.h	/^} AWB_DBG_STATUS_S;$/;"	t	typeref:struct:hiAWB_DBG_STATUS_S
AWB_DBG_STATUS_S	include/hi_awb_comm.h	/^} AWB_DBG_STATUS_S;$/;"	t	typeref:struct:hiAWB_DBG_STATUS_S
AWB_DEBUG_ATTR_GET	component/isp/3a/include/hi_awb_comm.h	/^    AWB_DEBUG_ATTR_GET,$/;"	e	enum:hiAWB_CTRL_CMD_E
AWB_DEBUG_ATTR_GET	include/hi_awb_comm.h	/^    AWB_DEBUG_ATTR_GET,$/;"	e	enum:hiAWB_CTRL_CMD_E
AWB_DEBUG_ATTR_SET	component/isp/3a/include/hi_awb_comm.h	/^    AWB_DEBUG_ATTR_SET,$/;"	e	enum:hiAWB_CTRL_CMD_E
AWB_DEBUG_ATTR_SET	include/hi_awb_comm.h	/^    AWB_DEBUG_ATTR_SET,$/;"	e	enum:hiAWB_CTRL_CMD_E
AWB_LIB_VREG_BASE	component/isp/include/hi_vreg.h	57;"	d
AWB_LIB_VREG_BASE	include/hi_vreg.h	57;"	d
AWB_MULTI_LS_BUTT	component/isp/include/hi_comm_isp.h	/^    AWB_MULTI_LS_BUTT$/;"	e	enum:hiISP_AWB_MULTI_LS_TYPE_E
AWB_MULTI_LS_BUTT	include/hi_comm_isp.h	/^    AWB_MULTI_LS_BUTT$/;"	e	enum:hiISP_AWB_MULTI_LS_TYPE_E
AWB_MULTI_LS_CCM	component/isp/include/hi_comm_isp.h	/^    AWB_MULTI_LS_CCM = 1,$/;"	e	enum:hiISP_AWB_MULTI_LS_TYPE_E
AWB_MULTI_LS_CCM	include/hi_comm_isp.h	/^    AWB_MULTI_LS_CCM = 1,$/;"	e	enum:hiISP_AWB_MULTI_LS_TYPE_E
AWB_MULTI_LS_SAT	component/isp/include/hi_comm_isp.h	/^    AWB_MULTI_LS_SAT = 0,$/;"	e	enum:hiISP_AWB_MULTI_LS_TYPE_E
AWB_MULTI_LS_SAT	include/hi_comm_isp.h	/^    AWB_MULTI_LS_SAT = 0,$/;"	e	enum:hiISP_AWB_MULTI_LS_TYPE_E
AWB_SATURATION_GET	component/isp/3a/include/hi_awb_comm.h	/^    AWB_SATURATION_GET,$/;"	e	enum:hiAWB_CTRL_CMD_E
AWB_SATURATION_GET	include/hi_awb_comm.h	/^    AWB_SATURATION_GET,$/;"	e	enum:hiAWB_CTRL_CMD_E
AWB_SATURATION_SET	component/isp/3a/include/hi_awb_comm.h	/^    AWB_SATURATION_SET,$/;"	e	enum:hiAWB_CTRL_CMD_E
AWB_SATURATION_SET	include/hi_awb_comm.h	/^    AWB_SATURATION_SET,$/;"	e	enum:hiAWB_CTRL_CMD_E
AWB_SENSOR_DEFAULT_S	component/isp/3a/include/hi_awb_comm.h	/^} AWB_SENSOR_DEFAULT_S;$/;"	t	typeref:struct:hiAWB_SENSOR_DEFAULT_S
AWB_SENSOR_DEFAULT_S	include/hi_awb_comm.h	/^} AWB_SENSOR_DEFAULT_S;$/;"	t	typeref:struct:hiAWB_SENSOR_DEFAULT_S
AWB_SENSOR_EXP_FUNC_S	component/isp/3a/include/hi_awb_comm.h	/^} AWB_SENSOR_EXP_FUNC_S;$/;"	t	typeref:struct:hiAWB_SENSOR_EXP_FUNC_S
AWB_SENSOR_EXP_FUNC_S	include/hi_awb_comm.h	/^} AWB_SENSOR_EXP_FUNC_S;$/;"	t	typeref:struct:hiAWB_SENSOR_EXP_FUNC_S
AWB_SENSOR_REGISTER_S	component/isp/3a/include/hi_awb_comm.h	/^} AWB_SENSOR_REGISTER_S;$/;"	t	typeref:struct:hiAWB_SENSOR_REGISTER_S
AWB_SENSOR_REGISTER_S	include/hi_awb_comm.h	/^} AWB_SENSOR_REGISTER_S;$/;"	t	typeref:struct:hiAWB_SENSOR_REGISTER_S
AWB_ZONE_COLUMN	component/isp/include/hi_comm_isp.h	46;"	d
AWB_ZONE_COLUMN	include/hi_comm_isp.h	46;"	d
AWB_ZONE_DBG_S	component/isp/3a/include/hi_awb_comm.h	/^}AWB_ZONE_DBG_S;$/;"	t	typeref:struct:hiAWB_ZONE_DBG_S
AWB_ZONE_DBG_S	include/hi_awb_comm.h	/^}AWB_ZONE_DBG_S;$/;"	t	typeref:struct:hiAWB_ZONE_DBG_S
AWB_ZONE_ROW	component/isp/include/hi_comm_isp.h	45;"	d
AWB_ZONE_ROW	include/hi_comm_isp.h	45;"	d
AcmProcWrite	component/isp/firmware/src/algorithms/isp_acm.c	/^HI_S32 AcmProcWrite(ISP_DEV IspDev, ISP_CTRL_PROC_WRITE_S *pstProc)$/;"	f
AcodecMod_init	init/sdk_init.c	/^static HI_S32 AcodecMod_init(void)$/;"	f	file:
AdChn	sample/common/sample_comm_audio.c	/^    HI_S32  AdChn;$/;"	m	struct:tagSAMPLE_AENC_S	file:
AdChn	sample/common/sample_comm_audio.c	/^    HI_S32 AdChn;$/;"	m	struct:tagSAMPLE_ADEC_S	file:
AdecMod_init	init/sdk_init.c	/^static HI_S32 AdecMod_init(void)$/;"	f	file:
AeChn	sample/common/sample_comm_audio.c	/^    HI_S32  AeChn;$/;"	m	struct:tagSAMPLE_AENC_S	file:
AeRegsDefault	component/isp/firmware/src/algorithms/isp_ae.c	/^static HI_VOID AeRegsDefault(HI_VOID)$/;"	f	file:
AencChn	sample/common/sample_comm_audio.c	/^    HI_S32  AencChn;$/;"	m	struct:tagSAMPLE_AI_S	file:
AencChn	tools/aenc_dump.c	/^static AENC_CHN AencChn;$/;"	v	file:
AencMod_init	init/sdk_init.c	/^static HI_S32 AencMod_init(void)$/;"	f	file:
AfRegsDefault	component/isp/firmware/src/algorithms/isp_af.c	/^static HI_VOID AfRegsDefault(HI_VOID)$/;"	f	file:
AiChn	sample/common/sample_comm_audio.c	/^    HI_S32  AiChn;$/;"	m	struct:tagSAMPLE_AI_S	file:
AiChn	tools/ai_dump.c	/^static AI_CHN AiChn;$/;"	v	file:
AiDev	sample/common/sample_comm_audio.c	/^    HI_S32  AiDev;$/;"	m	struct:tagSAMPLE_AI_S	file:
AiDevId	tools/ai_dump.c	/^static AUDIO_DEV AiDevId;$/;"	v	file:
AiMod_init	init/sdk_init.c	/^static HI_S32 AiMod_init(void)$/;"	f	file:
AiaoMod_init	init/sdk_init.c	/^static HI_S32 AiaoMod_init(void)$/;"	f	file:
AirPre	component/isp/defog/isp_dehaze.h	/^    HI_U16 AirPre[FRAMECNT][3];$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
AirPre	include/isp_dehaze.h	/^    HI_U16 AirPre[FRAMECNT][3];$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
AoChn	sample/common/sample_comm_audio.c	/^    HI_S32  AoChn;$/;"	m	struct:tagSAMPLE_AI_S	file:
AoChn	tools/ao_dump.c	/^static AO_CHN AoChn;$/;"	v	file:
AoDev	sample/common/sample_comm_audio.c	/^    AUDIO_DEV AoDev;$/;"	m	struct:tagSAMPLE_AO_S	file:
AoDev	sample/common/sample_comm_audio.c	/^    HI_S32  AoDev;$/;"	m	struct:tagSAMPLE_AI_S	file:
AoDevId	tools/ao_dump.c	/^static AUDIO_DEV AoDevId;$/;"	v	file:
AoMod_init	init/sdk_init.c	/^static HI_S32 AoMod_init(void)$/;"	f	file:
AwbCfgReg	component/isp/firmware/src/algorithms/isp_awb.c	/^HI_S32 AwbCfgReg(ISP_AWB_RESULT_S *pstAwbResult, HI_U8 u8WDRMode,$/;"	f
AwbRegsDefault	component/isp/firmware/src/algorithms/isp_awb.c	/^static HI_VOID AwbRegsDefault(HI_VOID)$/;"	f	file:
BACKGROUND_NAME	sample/tde/sample_tde.c	49;"	d	file:
BASE_IDRSLICE	include/hi_comm_venc.h	/^    BASE_IDRSLICE = 0,                              \/\/the Idr frame at Base layer$/;"	e	enum:hiH264E_REF_TYPE_E
BASE_PSLICE_REFBYBASE	include/hi_comm_venc.h	/^    BASE_PSLICE_REFBYBASE,                          \/\/the P frame at Base layer, referenced by other frames at Base layer$/;"	e	enum:hiH264E_REF_TYPE_E
BASE_PSLICE_REFBYENHANCE	include/hi_comm_venc.h	/^    BASE_PSLICE_REFBYENHANCE,                       \/\/the P frame at Base layer, referenced by other frames at Enhance layer$/;"	e	enum:hiH264E_REF_TYPE_E
BASE_REFTOIDR	include/hi_comm_venc.h	/^    BASE_REFTOIDR = 1,$/;"	e	enum:hiH264E_REF_TYPE_E
BASE_init	init/sdk_init.c	/^static HI_S32 BASE_init(void)$/;"	f	file:
BAYER_BGGR	component/isp/include/hi_comm_isp.h	/^    BAYER_BGGR    = 3,$/;"	e	enum:hiISP_BAYER_FORMAT_E
BAYER_BGGR	include/hi_comm_isp.h	/^    BAYER_BGGR    = 3,$/;"	e	enum:hiISP_BAYER_FORMAT_E
BAYER_BUTT	component/isp/include/hi_comm_isp.h	/^    BAYER_BUTT    $/;"	e	enum:hiISP_BAYER_FORMAT_E
BAYER_BUTT	include/hi_comm_isp.h	/^    BAYER_BUTT    $/;"	e	enum:hiISP_BAYER_FORMAT_E
BAYER_GBRG	component/isp/include/hi_comm_isp.h	/^    BAYER_GBRG    = 2,$/;"	e	enum:hiISP_BAYER_FORMAT_E
BAYER_GBRG	include/hi_comm_isp.h	/^    BAYER_GBRG    = 2,$/;"	e	enum:hiISP_BAYER_FORMAT_E
BAYER_GRBG	component/isp/include/hi_comm_isp.h	/^    BAYER_GRBG    = 1,$/;"	e	enum:hiISP_BAYER_FORMAT_E
BAYER_GRBG	include/hi_comm_isp.h	/^    BAYER_GRBG    = 1,$/;"	e	enum:hiISP_BAYER_FORMAT_E
BAYER_MODE	component/isp/firmware/src/algorithms/isp_af.c	29;"	d	file:
BAYER_RGGB	component/isp/include/hi_comm_isp.h	/^    BAYER_RGGB    = 0,$/;"	e	enum:hiISP_BAYER_FORMAT_E
BAYER_RGGB	include/hi_comm_isp.h	/^    BAYER_RGGB    = 0,$/;"	e	enum:hiISP_BAYER_FORMAT_E
BIND_ADJUST_DEST_CHNID	component/isp/firmware/drv/mkp_sys.h	232;"	d
BIND_ADJUST_DEST_DEVID	component/isp/firmware/drv/mkp_sys.h	224;"	d
BIND_ADJUST_SRC_CHNID	component/isp/firmware/drv/mkp_sys.h	216;"	d
BIND_ADJUST_SRC_DEVID	component/isp/firmware/drv/mkp_sys.h	206;"	d
BIND_RECEIVER_INFO_S	component/isp/firmware/drv/mkp_sys.h	/^} BIND_RECEIVER_INFO_S;$/;"	t	typeref:struct:hiBIND_RECEIVER_INFO_S
BIND_SENDER_INFO_S	component/isp/firmware/drv/mkp_sys.h	/^} BIND_SENDER_INFO_S;$/;"	t	typeref:struct:hiBIND_SENDER_INFO_S
BIND_SRC_MAXNUM	component/isp/firmware/drv/mkp_sys.h	53;"	d
BITMAP_S	include/hi_comm_video.h	/^} BITMAP_S;$/;"	t	typeref:struct:hiBITMAP_S
BLACKLEVEL_GET_CTX	component/isp/firmware/src/algorithms/isp_black_offset.c	41;"	d	file:
BORDER_S	include/hi_common.h	/^} BORDER_S;$/;"	t	typeref:struct:hiBORDER_S
BPP	sample/tde/sample_tde.c	52;"	d	file:
BRIGHT_GAIN_LMT	component/isp/firmware/src/algorithms/isp_drc.c	81;"	d	file:
BT656_FIELD_POLAR_E	include/hi_comm_vi.h	/^}BT656_FIELD_POLAR_E;$/;"	t	typeref:enum:hiBT656_FIELD_POLAR_E
BT656_FIELD_POLAR_NSTD	include/hi_comm_vi.h	/^    BT656_FIELD_POLAR_NSTD     \/* the non-standard BT.656 mode,the first filed F=1,the second filed F=0*\/$/;"	e	enum:hiBT656_FIELD_POLAR_E
BT656_FIELD_POLAR_STD	include/hi_comm_vi.h	/^    BT656_FIELD_POLAR_STD = 0, \/* the standard BT.656 mode,the first filed F=0,the second filed F=1*\/$/;"	e	enum:hiBT656_FIELD_POLAR_E
BT656_FIXCODE_0	include/hi_comm_vi.h	/^    BT656_FIXCODE_0            \/* The highest bit of the EAV\/SAV data over the BT.656 protocol is always 0.*\/$/;"	e	enum:hiBT656_FIXCODE_E
BT656_FIXCODE_1	include/hi_comm_vi.h	/^    BT656_FIXCODE_1 = 0,       \/* The highest bit of the EAV\/SAV data over the BT.656 protocol is always 1.*\/$/;"	e	enum:hiBT656_FIXCODE_E
BT656_FIXCODE_E	include/hi_comm_vi.h	/^}BT656_FIXCODE_E;$/;"	t	typeref:enum:hiBT656_FIXCODE_E
BUS_DIR	component/isp/3a/sample_ae/Makefile	/^BUS_DIR := $(EXT_PATH)\/pwm$/;"	m
BUS_DIR	component/isp/firmware/src/Makefile	/^BUS_DIR := $(EXT_PATH)\/pwm$/;"	m
BUS_DIR	component/isp/iniparser/Makefile	/^BUS_DIR := $(EXT_PATH)\/pwm$/;"	m
BUS_DIR	component/isp/sensor/aptina_9m034/Makefile	/^BUS_DIR := $(EXT_PATH)\/ssp-sony\/$/;"	m
BUS_DIR	component/isp/sensor/aptina_ar0230/Makefile	/^BUS_DIR := $(EXT_PATH)\/ssp-sony\/$/;"	m
BUS_DIR	component/isp/sensor/ar0130/Makefile	/^BUS_DIR := $(EXT_PATH)\/ssp-sony\/$/;"	m
BUS_DIR	component/isp/sensor/hi_cmoscfg/Makefile	/^BUS_DIR := $(EXT_PATH)\/pwm$/;"	m
BUS_DIR	component/isp/sensor/omnivision_ov2718/Makefile	/^BUS_DIR := $(EXT_PATH)\/ssp-sony\/$/;"	m
BUS_DIR	component/isp/sensor/omnivision_ov9712/Makefile	/^BUS_DIR := $(EXT_PATH)\/ssp-sony\/$/;"	m
BUS_DIR	component/isp/sensor/omnivision_ov9732/Makefile	/^BUS_DIR := $(EXT_PATH)\/ssp-sony\/$/;"	m
BUS_DIR	component/isp/sensor/omnivision_ov9750/Makefile	/^BUS_DIR := $(EXT_PATH)\/ssp-sony\/$/;"	m
BUS_DIR	component/isp/sensor/omnivision_ov9752/Makefile	/^BUS_DIR := $(EXT_PATH)\/ssp-sony\/$/;"	m
BUS_DIR	component/isp/sensor/panasonic_mn34222/Makefile	/^BUS_DIR := $(EXT_PATH)\/ssp-sony\/$/;"	m
BUS_DIR	component/isp/sensor/sony_imx222/Makefile	/^BUS_DIR := $(EXT_PATH)\/ssp-sony\/$/;"	m
B_DGC_ADDR	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	58;"	d	file:
B_DGC_ADDR	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	58;"	d	file:
BlcExtRegsDefault	component/isp/firmware/src/algorithms/isp_black_offset.c	/^static HI_VOID BlcExtRegsDefault(HI_VOID)$/;"	f	file:
BlcExtRegsInitialize	component/isp/firmware/src/algorithms/isp_black_offset.c	/^static HI_VOID BlcExtRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
BlcReadExtregs	component/isp/firmware/src/algorithms/isp_black_offset.c	/^static HI_S32 BlcReadExtregs(ISP_DEV IspDev)$/;"	f	file:
BlcRegsConfig	component/isp/firmware/src/algorithms/isp_black_offset.c	/^static HI_VOID BlcRegsConfig(ISP_DEV IspDev, ISP_CMOS_BLACK_LEVEL_S  *pstSnsBlackLevel)$/;"	f	file:
BlcRegsDefault	component/isp/firmware/src/algorithms/isp_black_offset.c	/^static HI_VOID BlcRegsDefault(HI_VOID) $/;"	f	file:
BlcRegsInitialize	component/isp/firmware/src/algorithms/isp_black_offset.c	/^static HI_VOID BlcRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
BufMode	include/hifb.h	/^    HIFB_LAYER_BUF_E BufMode;$/;"	m	struct:__anon68
CAC_GET_CTX	component/isp/firmware/src/algorithms/isp_cac.c	54;"	d	file:
CAC_INTER_B	component/isp/firmware/src/algorithms/isp_cac.c	30;"	d	file:
CAC_MAX_LUT_SIZE	component/isp/firmware/src/algorithms/isp_cac.c	29;"	d	file:
CALL_ISP_GetDCFInfo	component/isp/firmware/drv/isp_ext.h	71;"	d
CALL_ISP_RegisterBusCallBack	component/isp/firmware/drv/isp_ext.h	61;"	d
CALL_ISP_RegisterPirisCallBack	component/isp/firmware/drv/isp_ext.h	66;"	d
CALL_SYS_DrvIoCtrl	component/isp/firmware/drv/sys_ext.h	293;"	d
CALL_SYS_GetBindbyDest	component/isp/firmware/drv/sys_ext.h	332;"	d
CALL_SYS_GetBindbySrc	component/isp/firmware/drv/sys_ext.h	328;"	d
CALL_SYS_GetChipId	component/isp/firmware/drv/sys_ext.h	362;"	d
CALL_SYS_GetChipVersion	component/isp/firmware/drv/sys_ext.h	288;"	d
CALL_SYS_GetEfuseAddr	component/isp/firmware/drv/sys_ext.h	367;"	d
CALL_SYS_GetFullChipId	component/isp/firmware/drv/sys_ext.h	357;"	d
CALL_SYS_GetLocalTimeStamp	component/isp/firmware/drv/sys_ext.h	273;"	d
CALL_SYS_GetMemDdr	component/isp/firmware/drv/sys_ext.h	347;"	d
CALL_SYS_GetMemIndex	component/isp/firmware/drv/sys_ext.h	342;"	d
CALL_SYS_GetMmzName	component/isp/firmware/drv/sys_ext.h	337;"	d
CALL_SYS_GetNowString	component/isp/firmware/drv/sys_ext.h	377;"	d
CALL_SYS_GetScaleCoef	component/isp/firmware/drv/sys_ext.h	352;"	d
CALL_SYS_GetSchedClock	component/isp/firmware/drv/sys_ext.h	263;"	d
CALL_SYS_GetStride	component/isp/firmware/drv/sys_ext.h	283;"	d
CALL_SYS_GetTimeStamp	component/isp/firmware/drv/sys_ext.h	268;"	d
CALL_SYS_GetTimeZone	component/isp/firmware/drv/sys_ext.h	372;"	d
CALL_SYS_RegisterReceiver	component/isp/firmware/drv/sys_ext.h	308;"	d
CALL_SYS_RegisterSender	component/isp/firmware/drv/sys_ext.h	298;"	d
CALL_SYS_ResetData	component/isp/firmware/drv/sys_ext.h	323;"	d
CALL_SYS_SendData	component/isp/firmware/drv/sys_ext.h	318;"	d
CALL_SYS_SyncTimeStamp	component/isp/firmware/drv/sys_ext.h	278;"	d
CALL_SYS_UnRegisterReceiver	component/isp/firmware/drv/sys_ext.h	313;"	d
CALL_SYS_UnRegisterSender	component/isp/firmware/drv/sys_ext.h	303;"	d
CCIMGHEIGHT	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	43;"	d	file:
CCIMGWIDTH	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	42;"	d	file:
CCM_CONVERT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	69;"	d
CCM_CONVERT_PRE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	68;"	d
CEILING_2_POWER	include/hi_math.h	84;"	d
CFG2VLD_DLY_LIMIT	component/isp/firmware/drv/mkp_isp.h	492;"	d
CFGFILE	sample/scene_auto/sample_scene.c	20;"	d	file:
CFG_OPT_BUTT	sample/common/sample_comm.h	/^    CFG_OPT_BUTT$/;"	e	enum:sample_ispcfg_opt_e
CFG_OPT_LOAD	sample/common/sample_comm.h	/^    CFG_OPT_LOAD    = 2,$/;"	e	enum:sample_ispcfg_opt_e
CFG_OPT_NONE	sample/common/sample_comm.h	/^    CFG_OPT_NONE    = 0,$/;"	e	enum:sample_ispcfg_opt_e
CFG_OPT_SAVE	sample/common/sample_comm.h	/^    CFG_OPT_SAVE    = 1,$/;"	e	enum:sample_ispcfg_opt_e
CHECK_CHN_RET	sample/common/sample_comm.h	62;"	d
CHECK_FUNC_ENTRY	component/isp/firmware/drv/mod_ext.h	96;"	d
CHECK_FUNC_ENTRY	include/mod_ext.h	96;"	d
CHECK_ISP_RUN	sample/scene_auto/src/common/hi_srdk_sceneauto.c	54;"	d	file:
CHECK_NULL_PTR	sample/common/sample_comm.h	129;"	d
CHECK_NULL_PTR	sample/scene_auto/src/common/hi_srdk_sceneauto.c	66;"	d	file:
CHECK_RET	sample/common/sample_comm.h	74;"	d
CHECK_RET	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	48;"	d	file:
CHECK_RET	tools/rc_attr.c	38;"	d	file:
CHECK_RET	tools/vpss_attr.c	26;"	d	file:
CHECK_SCENEAUTO_INIT	sample/scene_auto/src/common/hi_srdk_sceneauto.c	42;"	d	file:
CHECK_VI_DEV_OPEN	component/isp/firmware/src/algorithms/isp_fpn.c	48;"	d	file:
CHIP_HI3516C_V200	init/sdk_init.c	33;"	d	file:
CHIP_HI3516C_V200	sample/HuaweiLite/app_init.c	60;"	d	file:
CHIP_HI3516C_V200	sample/common/sample_comm.h	160;"	d
CHIP_HI3518E_V200	init/sdk_init.c	34;"	d	file:
CHIP_HI3518E_V200	sample/HuaweiLite/app_init.c	61;"	d	file:
CHIP_HI3518E_V200	sample/common/sample_comm.h	161;"	d
CHIP_HI3518E_V201	init/sdk_init.c	35;"	d	file:
CHIP_HI3518E_V201	sample/HuaweiLite/app_init.c	62;"	d	file:
CHIP_HI3518E_V201	sample/common/sample_comm.h	162;"	d
CHIP_NAME	include/hi_defines.h	40;"	d
CHIP_NAME	include/hi_defines.h	43;"	d
CHNL_init	init/sdk_init.c	/^static HI_S32 CHNL_init(void)$/;"	f	file:
CHN_ATTR_1280x720_420	sample/common/sample_comm_vi.c	/^VI_CHN_ATTR_S CHN_ATTR_1280x720_420 =$/;"	v
CHN_ATTR_1280x720_422	sample/common/sample_comm_vi.c	/^VI_CHN_ATTR_S CHN_ATTR_1280x720_422 =$/;"	v
CHN_ATTR_16x16_422	sample/common/sample_comm_vi.c	/^VI_CHN_ATTR_S CHN_ATTR_16x16_422 =$/;"	v
CHN_ATTR_1920x1080_422	sample/common/sample_comm_vi.c	/^VI_CHN_ATTR_S CHN_ATTR_1920x1080_422 =$/;"	v
CHN_ATTR_360x288_420	sample/common/sample_comm_vi.c	/^VI_CHN_ATTR_S CHN_ATTR_360x288_420 =$/;"	v
CHN_ATTR_360x288_422	sample/common/sample_comm_vi.c	/^VI_CHN_ATTR_S CHN_ATTR_360x288_422 =$/;"	v
CHN_ATTR_480x288_422	sample/common/sample_comm_vi.c	/^VI_CHN_ATTR_S CHN_ATTR_480x288_422 =$/;"	v
CHN_ATTR_640x360_422	sample/common/sample_comm_vi.c	/^VI_CHN_ATTR_S CHN_ATTR_640x360_422 =$/;"	v
CHN_ATTR_720x576_420	sample/common/sample_comm_vi.c	/^VI_CHN_ATTR_S CHN_ATTR_720x576_420 =$/;"	v
CHN_ATTR_720x576_422	sample/common/sample_comm_vi.c	/^VI_CHN_ATTR_S CHN_ATTR_720x576_422 =$/;"	v
CHN_ATTR_860x540_422	sample/common/sample_comm_vi.c	/^VI_CHN_ATTR_S CHN_ATTR_860x540_422 =$/;"	v
CHN_ATTR_960x576_422	sample/common/sample_comm_vi.c	/^VI_CHN_ATTR_S CHN_ATTR_960x576_422 =$/;"	v
CHN_SWITCH	component/isp/firmware/drv/isp.c	82;"	d	file:
CH_REG_NEWER	component/isp/firmware/drv/isp.c	75;"	d	file:
CIPHER_init	init/sdk_init.c	/^static HI_S32 CIPHER_init(void)$/;"	f	file:
CKFN_ISP_GetDCFInfo	component/isp/firmware/drv/isp_ext.h	69;"	d
CKFN_ISP_RegisterBusCallBack	component/isp/firmware/drv/isp_ext.h	59;"	d
CKFN_ISP_RegisterPirisCallBack	component/isp/firmware/drv/isp_ext.h	64;"	d
CKFN_SYS_DrvIoCtrl	component/isp/firmware/drv/sys_ext.h	291;"	d
CKFN_SYS_ENTRY	component/isp/firmware/drv/sys_ext.h	259;"	d
CKFN_SYS_GetBindbyDest	component/isp/firmware/drv/sys_ext.h	330;"	d
CKFN_SYS_GetBindbySrc	component/isp/firmware/drv/sys_ext.h	326;"	d
CKFN_SYS_GetChipId	component/isp/firmware/drv/sys_ext.h	360;"	d
CKFN_SYS_GetChipVersion	component/isp/firmware/drv/sys_ext.h	286;"	d
CKFN_SYS_GetEfuseAddr	component/isp/firmware/drv/sys_ext.h	365;"	d
CKFN_SYS_GetFullChipId	component/isp/firmware/drv/sys_ext.h	355;"	d
CKFN_SYS_GetLocalTimeStamp	component/isp/firmware/drv/sys_ext.h	271;"	d
CKFN_SYS_GetMemDdr	component/isp/firmware/drv/sys_ext.h	345;"	d
CKFN_SYS_GetMemIndex	component/isp/firmware/drv/sys_ext.h	340;"	d
CKFN_SYS_GetMmzName	component/isp/firmware/drv/sys_ext.h	335;"	d
CKFN_SYS_GetNowString	component/isp/firmware/drv/sys_ext.h	375;"	d
CKFN_SYS_GetScaleCoef	component/isp/firmware/drv/sys_ext.h	350;"	d
CKFN_SYS_GetSchedClock	component/isp/firmware/drv/sys_ext.h	261;"	d
CKFN_SYS_GetStride	component/isp/firmware/drv/sys_ext.h	281;"	d
CKFN_SYS_GetTimeStamp	component/isp/firmware/drv/sys_ext.h	266;"	d
CKFN_SYS_GetTimeZone	component/isp/firmware/drv/sys_ext.h	370;"	d
CKFN_SYS_RegisterReceiver	component/isp/firmware/drv/sys_ext.h	306;"	d
CKFN_SYS_RegisterSender	component/isp/firmware/drv/sys_ext.h	296;"	d
CKFN_SYS_ResetData	component/isp/firmware/drv/sys_ext.h	321;"	d
CKFN_SYS_SendData	component/isp/firmware/drv/sys_ext.h	316;"	d
CKFN_SYS_SyncTimeStamp	component/isp/firmware/drv/sys_ext.h	276;"	d
CKFN_SYS_UnRegisterReceiver	component/isp/firmware/drv/sys_ext.h	311;"	d
CKFN_SYS_UnRegisterSender	component/isp/firmware/drv/sys_ext.h	301;"	d
CLIP3	component/isp/firmware/src/algorithms/isp_green_equalization.c	37;"	d	file:
CLIP3	component/isp/firmware/src/algorithms/isp_rgbir.c	77;"	d	file:
CLIP3	include/hi_math.h	68;"	d
CLK_DOWN_EDGE	include/hi_mipi.h	/^    CLK_DOWN_EDGE,$/;"	e	enum:__anon22
CLK_EDGE_BUTT	include/hi_mipi.h	/^    CLK_EDGE_BUTT$/;"	e	enum:__anon22
CLK_UP_EDGE	include/hi_mipi.h	/^    CLK_UP_EDGE=0,$/;"	e	enum:__anon22
CLS_HANDLE	include/hi_common.h	/^typedef HI_S32 CLS_HANDLE;$/;"	t
CL_AKLR	component/isp/iniparser/dictionary.h	61;"	d
CL_AKLR	include/dictionary.h	61;"	d
CL_CLINE	component/isp/iniparser/dictionary.h	62;"	d
CL_CLINE	include/dictionary.h	62;"	d
CL_NSBC	component/isp/iniparser/dictionary.h	60;"	d
CL_NSBC	include/dictionary.h	60;"	d
CL_SLINE	component/isp/iniparser/dictionary.h	63;"	d
CL_SLINE	include/dictionary.h	63;"	d
CMOS_AR0130_ISP_WRITE_SENSOR_ENABLE	component/isp/sensor/ar0130/ar0130_cmos.c	25;"	d	file:
CMOS_CFG_INI	component/isp/sensor/aptina_9m034/m034_cmos.c	90;"	d	file:
CMOS_CFG_INI	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	91;"	d	file:
CMOS_CFG_INI	component/isp/sensor/ar0130/ar0130_cmos.c	87;"	d	file:
CMOS_CFG_INI	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	90;"	d	file:
CMOS_CFG_INI	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	70;"	d	file:
CMOS_CFG_INI	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	78;"	d	file:
CMOS_CFG_INI	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	96;"	d	file:
CMOS_CFG_INI	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	95;"	d	file:
CMOS_CFG_INI	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	95;"	d	file:
CMOS_CFG_INI	component/isp/sensor/sony_imx222/imx222_cmos.c	81;"	d	file:
CMOS_GE_GET_CTX	component/isp/firmware/src/algorithms/isp_green_equalization.c	81;"	d	file:
CMOS_OV9712_SLOW_FRAMERATE_MODE	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	54;"	d	file:
CMOS_SHADING_TABLE_NODE_NUMBER_MAX	component/isp/include/hi_comm_sns.h	147;"	d
CMOS_SHADING_TABLE_NODE_NUMBER_MAX	include/hi_comm_sns.h	147;"	d
CMP	include/hi_math.h	45;"	d
CMPI_Kfree	component/isp/firmware/drv/mm_ext.h	/^__inline static HI_VOID CMPI_Kfree(HI_VOID *pVirAddr)$/;"	f
CMPI_Kfree	component/isp/firmware/vreg/mm_ext.h	/^__inline static HI_VOID CMPI_Kfree(HI_VOID *pVirAddr)$/;"	f
CMPI_Kmalloc	component/isp/firmware/drv/mm_ext.h	/^__inline static HI_VOID * CMPI_Kmalloc(HI_U32 u32Size)$/;"	f
CMPI_Kmalloc	component/isp/firmware/vreg/mm_ext.h	/^__inline static HI_VOID * CMPI_Kmalloc(HI_U32 u32Size)$/;"	f
CMPI_PROC_READ	component/isp/firmware/drv/proc_ext.h	/^typedef HI_S32 (*CMPI_PROC_READ)(struct osal_proc_dir_entry *entry);	$/;"	t
CMPI_PROC_SHOW	component/isp/firmware/drv/proc_ext.h	95;"	d
CMPI_PROC_WRITE	component/isp/firmware/drv/proc_ext.h	/^typedef HI_S32 (*CMPI_PROC_WRITE)(char *buf, int count);$/;"	t
CMPI_Remap_Cached	component/isp/firmware/drv/mm_ext.h	/^__inline static HI_VOID * CMPI_Remap_Cached(HI_U32 u32PhyAddr, HI_U32 u32Size)$/;"	f
CMPI_Remap_Cached	component/isp/firmware/vreg/mm_ext.h	/^__inline static HI_VOID * CMPI_Remap_Cached(HI_U32 u32PhyAddr, HI_U32 u32Size)$/;"	f
CMPI_Remap_Nocache	component/isp/firmware/drv/mm_ext.h	/^__inline static HI_VOID * CMPI_Remap_Nocache(HI_U32 u32PhyAddr, HI_U32 u32Size)$/;"	f
CMPI_Remap_Nocache	component/isp/firmware/vreg/mm_ext.h	/^__inline static HI_VOID * CMPI_Remap_Nocache(HI_U32 u32PhyAddr, HI_U32 u32Size)$/;"	f
CMPI_Unmap	component/isp/firmware/drv/mm_ext.h	/^__inline static HI_VOID   CMPI_Unmap(HI_VOID *pVirtAddr)$/;"	f
CMPI_Unmap	component/isp/firmware/vreg/mm_ext.h	/^__inline static HI_VOID   CMPI_Unmap(HI_VOID *pVirtAddr)$/;"	f
CNOSK	component/isp/iniparser/iniparser.c	39;"	d	file:
COEFACMCNT	component/isp/firmware/drv/acm_ext.h	28;"	d
COEFF_LEVEL_0	include/hi_comm_sys.h	/^    COEFF_LEVEL_0 = 0,      \/* coefficient level 0 *\/$/;"	e	enum:hiCOEFF_LEVEL_E
COEFF_LEVEL_1	include/hi_comm_sys.h	/^    COEFF_LEVEL_1,          \/* coefficient level 1 *\/$/;"	e	enum:hiCOEFF_LEVEL_E
COEFF_LEVEL_2	include/hi_comm_sys.h	/^    COEFF_LEVEL_2,          \/* coefficient level 2 *\/$/;"	e	enum:hiCOEFF_LEVEL_E
COEFF_LEVEL_3	include/hi_comm_sys.h	/^    COEFF_LEVEL_3,          \/* coefficient level 3 *\/$/;"	e	enum:hiCOEFF_LEVEL_E
COEFF_LEVEL_4	include/hi_comm_sys.h	/^    COEFF_LEVEL_4,          \/* coefficient level 4 *\/$/;"	e	enum:hiCOEFF_LEVEL_E
COEFF_LEVEL_5	include/hi_comm_sys.h	/^    COEFF_LEVEL_5,          \/* coefficient level 5 *\/$/;"	e	enum:hiCOEFF_LEVEL_E
COEFF_LEVEL_6	include/hi_comm_sys.h	/^    COEFF_LEVEL_6,          \/* coefficient level 6 *\/$/;"	e	enum:hiCOEFF_LEVEL_E
COEFF_LEVEL_BUTT	include/hi_comm_sys.h	/^    COEFF_LEVEL_BUTT,$/;"	e	enum:hiCOEFF_LEVEL_E
COEFF_LEVEL_E	include/hi_comm_sys.h	/^} COEFF_LEVEL_E;$/;"	t	typeref:enum:hiCOEFF_LEVEL_E
COLORCORRECTIONLUT_NODE_NUMBER	component/isp/include/hi_comm_isp.h	227;"	d
COLORCORRECTIONLUT_NODE_NUMBER	include/hi_comm_isp.h	227;"	d
COL_ALPHA	component/isp/firmware/src/algorithms/isp_noise_reduction.c	243;"	d	file:
COL_BETA	component/isp/firmware/src/algorithms/isp_noise_reduction.c	244;"	d	file:
COL_ISO	component/isp/firmware/src/algorithms/isp_noise_reduction.c	241;"	d	file:
COL_ISOLOG	component/isp/firmware/src/algorithms/isp_noise_reduction.c	242;"	d	file:
COMBO_LINK	include/hi_mipi.h	/^typedef unsigned int COMBO_LINK;$/;"	t
COMBO_LINK_INT_DEF	include/hi_mipi.h	26;"	d
COMBO_LINK_INT_MASK	include/hi_mipi.h	27;"	d
COMBO_MAX_LANE_NUM	include/hi_mipi.h	14;"	d
COMBO_MAX_LINK_NUM	include/hi_mipi.h	13;"	d
COMM_SYS_Mmap	tools/vi_bayerdump.c	/^static HI_VOID* COMM_SYS_Mmap(HI_U32 u32PhyAddr, HI_U32 u32Size)$/;"	f	file:
COMM_SYS_Mmap	tools/vi_dump.c	/^static HI_VOID* COMM_SYS_Mmap(HI_U32 u32PhyAddr, HI_U32 u32Size)$/;"	f	file:
COMM_SYS_Munmap	tools/vi_bayerdump.c	/^static HI_S32 COMM_SYS_Munmap(HI_VOID* pVirAddr, HI_U32 u32Size)$/;"	f	file:
COMM_SYS_Munmap	tools/vi_dump.c	/^static HI_S32 COMM_SYS_Munmap(HI_VOID* pVirAddr, HI_U32 u32Size)$/;"	f	file:
COMPANDER_BITSIN	component/isp/firmware/src/algorithms/isp_compander.c	23;"	d	file:
COMPANDER_BITSOUT	component/isp/firmware/src/algorithms/isp_compander.c	24;"	d	file:
COMPANDER_BITSOUT_X0	component/isp/firmware/src/algorithms/isp_compander.c	26;"	d	file:
COMPANDER_BITSOUT_X1	component/isp/firmware/src/algorithms/isp_compander.c	28;"	d	file:
COMPANDER_BITSOUT_X2	component/isp/firmware/src/algorithms/isp_compander.c	30;"	d	file:
COMPANDER_BITSOUT_X3	component/isp/firmware/src/algorithms/isp_compander.c	32;"	d	file:
COMPANDER_BITSOUT_XMAX	component/isp/firmware/src/algorithms/isp_compander.c	34;"	d	file:
COMPANDER_BITSOUT_Y0	component/isp/firmware/src/algorithms/isp_compander.c	27;"	d	file:
COMPANDER_BITSOUT_Y1	component/isp/firmware/src/algorithms/isp_compander.c	29;"	d	file:
COMPANDER_BITSOUT_Y2	component/isp/firmware/src/algorithms/isp_compander.c	31;"	d	file:
COMPANDER_BITSOUT_Y3	component/isp/firmware/src/algorithms/isp_compander.c	33;"	d	file:
COMPANDER_BITSOUT_YMAX	component/isp/firmware/src/algorithms/isp_compander.c	35;"	d	file:
COMPANDER_GET_CTX	component/isp/firmware/src/algorithms/isp_compander.c	62;"	d	file:
COMPILE	component/isp/3a/sample_ae/Makefile	/^COMPILE = $(CC) $(CFLAGS) $(DFLAGS) -lm$/;"	m
COMPILE	component/isp/firmware/src/Makefile	/^COMPILE = $(CC) $(CFLAGS) $(DFLAGS) $(ISP_INC) -lm$/;"	m
COMPILE	component/isp/iniparser/Makefile	/^COMPILE = $(CC) $(CFLAGS) $(DFLAGS) -lm$/;"	m
COMPILE	component/isp/sensor/aptina_9m034/Makefile	/^COMPILE = $(CC) $(CFLAGS) $(DFLAGS) -lm$/;"	m
COMPILE	component/isp/sensor/aptina_ar0230/Makefile	/^COMPILE = $(CC) $(CFLAGS) $(DFLAGS) -lm$/;"	m
COMPILE	component/isp/sensor/ar0130/Makefile	/^COMPILE = $(CC) $(CFLAGS) $(DFLAGS) -lm$/;"	m
COMPILE	component/isp/sensor/hi_cmoscfg/Makefile	/^COMPILE = $(CC) $(CFLAGS) $(DFLAGS) -lm$/;"	m
COMPILE	component/isp/sensor/omnivision_ov2718/Makefile	/^COMPILE = $(CC) $(CFLAGS) $(DFLAGS) -lm$/;"	m
COMPILE	component/isp/sensor/omnivision_ov9712/Makefile	/^COMPILE = $(CC) $(CFLAGS) $(DFLAGS) -lm$/;"	m
COMPILE	component/isp/sensor/omnivision_ov9732/Makefile	/^COMPILE = $(CC) $(CFLAGS) $(DFLAGS) -lm$/;"	m
COMPILE	component/isp/sensor/omnivision_ov9750/Makefile	/^COMPILE = $(CC) $(CFLAGS) $(DFLAGS) -lm$/;"	m
COMPILE	component/isp/sensor/omnivision_ov9752/Makefile	/^COMPILE = $(CC) $(CFLAGS) $(DFLAGS) -lm$/;"	m
COMPILE	component/isp/sensor/panasonic_mn34222/Makefile	/^COMPILE = $(CC) $(CFLAGS) $(DFLAGS) -lm$/;"	m
COMPILE	component/isp/sensor/sony_imx222/Makefile	/^COMPILE = $(CC) $(CFLAGS) $(DFLAGS) -lm$/;"	m
COMPRESS_MODE_BUTT	include/hi_comm_video.h	/^    COMPRESS_MODE_BUTT$/;"	e	enum:hiCOMPRESS_MODE_E
COMPRESS_MODE_E	include/hi_comm_video.h	/^} COMPRESS_MODE_E;$/;"	t	typeref:enum:hiCOMPRESS_MODE_E
COMPRESS_MODE_FRAME	include/hi_comm_video.h	/^    COMPRESS_MODE_FRAME		= 0x4,		\/* compress unit is the whole frame *\/$/;"	e	enum:hiCOMPRESS_MODE_E
COMPRESS_MODE_LINE	include/hi_comm_video.h	/^    COMPRESS_MODE_LINE		= 0x3,		\/* compress unit is the whole line *\/$/;"	e	enum:hiCOMPRESS_MODE_E
COMPRESS_MODE_NONE	include/hi_comm_video.h	/^    COMPRESS_MODE_NONE		= 0x0,		\/* no compress *\/$/;"	e	enum:hiCOMPRESS_MODE_E
COMPRESS_MODE_SEG	include/hi_comm_video.h	/^    COMPRESS_MODE_SEG		= 0x1,		\/* compress unit is 256 bytes as a segment, default seg mode *\/$/;"	e	enum:hiCOMPRESS_MODE_E
COMPRESS_MODE_SEG128	include/hi_comm_video.h	/^    COMPRESS_MODE_SEG128	= 0x2,		\/* compress unit is 128 bytes as a segment *\/$/;"	e	enum:hiCOMPRESS_MODE_E
COVEREX_CHN_ATTR_S	include/hi_comm_region.h	/^}COVEREX_CHN_ATTR_S;$/;"	t	typeref:struct:hiCOVEREX_CHN_ATTR_S
COVEREX_MAX_NUM_VI	include/hi_defines.h	121;"	d
COVEREX_MAX_NUM_VO	include/hi_defines.h	135;"	d
COVEREX_MAX_NUM_VPSS	include/hi_defines.h	130;"	d
COVEREX_RGN	include/hi_comm_region.h	/^    COVEREX_RGN,$/;"	e	enum:hiRGN_TYPE_E
COVER_BUTT	include/hi_comm_vgs.h	/^    COVER_BUTT$/;"	e	enum:hiVGS_COVER_TYPE_E
COVER_CHN_ATTR_S	include/hi_comm_region.h	/^}COVER_CHN_ATTR_S;$/;"	t	typeref:struct:hiCOVER_CHN_ATTR_S
COVER_MAX_NUM_VI	include/hi_defines.h	120;"	d
COVER_MAX_NUM_VPSS	include/hi_defines.h	129;"	d
COVER_QUAD_RANGLE	include/hi_comm_vgs.h	/^    COVER_QUAD_RANGLE,     \/* quadrangle cover *\/$/;"	e	enum:hiVGS_COVER_TYPE_E
COVER_RECT	include/hi_comm_vgs.h	/^    COVER_RECT = 0,        \/* retangle cover *\/$/;"	e	enum:hiVGS_COVER_TYPE_E
COVER_RGN	include/hi_comm_region.h	/^    COVER_RGN,$/;"	e	enum:hiRGN_TYPE_E
CROP_INFO_S	include/hi_common.h	/^} CROP_INFO_S;$/;"	t	typeref:struct:hiCROP_INFO_S
CSC_GET_CTX	component/isp/firmware/src/algorithms/isp_csc.c	48;"	d	file:
CYCLE_LEN	sample/tde/sample_tde.c	55;"	d	file:
Cabac_init_idc	include/hi_comm_venc.h	/^    HI_U32 Cabac_init_idc;                         \/* 0~2 *\/$/;"	m	struct:hiVENC_PARAM_H264_ENTROPY_S
CacExtRegsDefault	component/isp/firmware/src/algorithms/isp_cac.c	/^static HI_VOID CacExtRegsDefault(HI_VOID)$/;"	f	file:
CacExtRegsInitialize	component/isp/firmware/src/algorithms/isp_cac.c	/^static HI_VOID CacExtRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
CacReadExtregs	component/isp/firmware/src/algorithms/isp_cac.c	/^static HI_S32 CacReadExtregs(ISP_DEV IspDev)$/;"	f	file:
CacRegsDefault	component/isp/firmware/src/algorithms/isp_cac.c	/^static HI_VOID CacRegsDefault(HI_VOID) $/;"	f	file:
CacRegsInitialize	component/isp/firmware/src/algorithms/isp_cac.c	/^static HI_VOID CacRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
CameraResponseFunction	component/isp/firmware/src/algorithms/isp_drc.c	/^HI_S32 CameraResponseFunction(ISP_DRC_S *pstDrc)$/;"	f
ChCoefPhyAddr	component/isp/firmware/drv/sys_ext.h	/^    HI_U32 ChCoefPhyAddr;$/;"	m	struct:__anon89
Chrat	component/isp/firmware/drv/sys_ext.h	/^    HI_U32 Chrat;$/;"	m	struct:__anon89
Chroma_SF_Strength	include/hi_comm_vpss.h	/^    HI_U8  Chroma_SF_Strength;              \/* [0,255] *\/$/;"	m	struct:__anon6
Chroma_TF_Strength	include/hi_comm_vpss.h	/^    HI_U8  Chroma_TF_Strength;              \/* [0, 32]:  *\/$/;"	m	struct:__anon6
Chstep	component/isp/firmware/drv/sys_ext.h	/^    HI_U32 Chstep;$/;"	m	struct:__anon89
ClassicEn	include/hi_comm_vpss.h	/^    HI_U8  ClassicEn  : 1;	 	\/*[0, 1]*\/$/;"	m	struct:__anon10
Cmos_LoadINIPara	component/isp/sensor/hi_cmoscfg/hi_cmos_cfg.c	/^HI_S32 Cmos_LoadINIPara(const HI_CHAR *pcName)$/;"	f
Cmos_cfg_FreeDict	component/isp/sensor/hi_cmoscfg/hi_cmos_cfg.c	/^HI_VOID Cmos_cfg_FreeDict()$/;"	f
Cmos_cfg_LoadFile	component/isp/sensor/hi_cmoscfg/hi_cmos_cfg.c	/^HI_S32 Cmos_cfg_LoadFile(const HI_CHAR *pcName)$/;"	f
Coeff_Discard_4tap_V	component/isp/firmware/src/algorithms/isp_uvnr.c	/^static const HI_S32 Coeff_Discard_4tap_V[4]={5,6,6,6};$/;"	v	file:
Coeff_Discard_8pixel_H	component/isp/firmware/src/algorithms/isp_uvnr.c	/^static const HI_S32 Coeff_Discard_8pixel_H[8]={0,0,0,511,0,0,0,0};$/;"	v	file:
Coeff_Filer_4tap_V	component/isp/firmware/src/algorithms/isp_uvnr.c	/^static const HI_S32 Coeff_Filer_4tap_V[2][4]={{4,4,6,6},{3,3,3,3}};	\/\/0: multiply 1; 1: multiply 2; 2: multiply 4; 3: multiply 8; 4: multiply 16; 5: multiply 32; 6: multiply 0; 7: invalid;$/;"	v	file:
Coeff_Filter_8tap_H	component/isp/firmware/src/algorithms/isp_uvnr.c	/^static const HI_S32 Coeff_Filter_8tap_H[2][8]={{-16,0,145,254,145,0,-16,0},{0,0,128,128,128,128,0,0}};											$/;"	v	file:
Coeff_Filter_Y_V	component/isp/firmware/src/algorithms/isp_uvnr.c	/^static const HI_S32 Coeff_Filter_Y_V[4]={1,1,1,1};$/;"	v	file:
CommProcWrite	component/isp/firmware/src/algorithms/isp_common.c	/^HI_S32 CommProcWrite(ISP_DEV IspDev, ISP_CTRL_PROC_WRITE_S *pstProc)$/;"	f
CommRegsInitialize	component/isp/firmware/src/algorithms/isp_common.c	/^static HI_VOID CommRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
CommSceneautoGet3DNRAttr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGet3DNRAttr(HI_S32 s32VpssGrp, ADPT_SCENEAUTO_3DNR_ATTR_S * pstAdpt3dnrAttr)$/;"	f
CommSceneautoGetAEAttr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetAEAttr(HI_S32 s32IspDev, ADPT_SCENEAUTO_AEATTR_S *pstAdptAEAttr)$/;"	f
CommSceneautoGetAERoute	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetAERoute(HI_S32 s32IspDev, ADPT_SCENEAUTO_AEROUTE_S *pstAdptAERoute)$/;"	f
CommSceneautoGetAcmAttr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetAcmAttr(HI_S32 s32IspDev, ADPT_SCENEAUTO_ACM_ATTR_S *pstAdptAcmAttr)$/;"	f
CommSceneautoGetBitrate	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetBitrate(HI_S32 s32VencChn, HI_U32 *pu32Bitrate)$/;"	f
CommSceneautoGetCcmAttr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetCcmAttr(HI_S32 s32IspDev, ADPT_SCENEAUTO_CCM_ATTR_S *pstAdptCcmAttr)$/;"	f
CommSceneautoGetDCIParam	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetDCIParam(HI_S32 s32ViDev, ADPT_SCENEAUTO_DCIPARAM_S *pstAdptDCIPara)$/;"	f
CommSceneautoGetDISAttr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetDISAttr(HI_S32 s32IspDev, ADPT_SCENEAUTO_DIS_ATTR_S *pstAdptDisAttr)$/;"	f
CommSceneautoGetDP	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetDP(HI_S32 s32IspDev, ADPT_SCENEAUTO_DP_S *pstAdptDP)$/;"	f
CommSceneautoGetDRCAttr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetDRCAttr(HI_S32 s32IspDev, ADPT_SCENEAUTO_DRCATTR_S *pstAdptDRCAttr)$/;"	f
CommSceneautoGetDefogAttr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetDefogAttr(HI_S32 s32IspDev, ADPT_SCENEAUTO_DEFOG_ATTR_S *pstAdptDefogAttr)$/;"	f
CommSceneautoGetExposureInfo	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetExposureInfo(HI_S32 s32IspDev, ADPT_SCENEAUTO_EXPOSUREINFO_S *pstAdptExposureInfo)$/;"	f
CommSceneautoGetGamma	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetGamma(HI_S32 s32IspDev, ADPT_SCENEAUTO_GAMMA_S* pstAdptGamma)$/;"	f
CommSceneautoGetH24Deblock	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetH24Deblock(HI_S32 s32VencChn, ADPT_SCENEAUTO_H264_DEBLOCK_S *pstAdptH264Deblock)$/;"	f
CommSceneautoGetH264RcParam	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetH264RcParam(HI_S32 s32VencChn, ADPT_SCENEAUTO_H264_RCPARAM_S* pstAdptH264RCParam)$/;"	f
CommSceneautoGetH264Trans	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetH264Trans(HI_S32 s32VencChn, ADPT_SCENEAUTO_H264TRANS_S *pstAdptH264Trans)$/;"	f
CommSceneautoGetH265FaceCfg	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetH265FaceCfg(HI_S32 s32VencChn, ADPT_SCENEAUTO_H265_FACE_CFG_S* pstAdptH265FaceCfg)$/;"	f
CommSceneautoGetH265RcParam	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetH265RcParam(HI_S32 s32VencChn, ADPT_SCENEAUTO_H265_RCPARAM_S* pstAdptH265RCParam)$/;"	f
CommSceneautoGetPubAttr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetPubAttr(HI_S32 s32IspDev, ADPT_SCENEAUTO_PUBATTR_S* pstAdptPubAttr)$/;"	f
CommSceneautoGetQueryInnerStateInfo	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetQueryInnerStateInfo(HI_S32 s32IspDev, ADPT_SCENEAUTO_STATEINFO_S *pstAdptStatInfo)$/;"	f
CommSceneautoGetRgbirParam	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetRgbirParam(HI_S32 s32IspDev, ADPT_SCENEAUTO_RGBIRPARAM_S *pstAdptRgbirPara)$/;"	f
CommSceneautoGetSaturation	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetSaturation(HI_S32 s32IspDev, ADPT_SCENEAUTO_SATURATION_S *pstAdptSaturation)$/;"	f
CommSceneautoGetSharpen	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetSharpen(HI_S32 s32IspDev, ADPT_SCENEAUTO_SHARPEN_S *pstAdptSharpen)$/;"	f
CommSceneautoGetVencAttr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetVencAttr(HI_S32 s32VencChn, ADPT_SCENEAUTO_VENC_ATTR_S *pstAdptVencAttr)$/;"	f
CommSceneautoGetWB	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetWB(HI_S32 s32IspDev, ADPT_SCENEAUTO_WB_S *pstAdptWB)$/;"	f
CommSceneautoGetWDRAttr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoGetWDRAttr(HI_S32 s32IspDev, ADPT_SCENEAUTO_WDRATTR_S *pstAdptWDRAttr)$/;"	f
CommSceneautoIVEStart	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoIVEStart(HI_S32 s32VpssGrp, HI_S32 s32VpssChn)$/;"	f
CommSceneautoIVEStop	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoIVEStop()$/;"	f
CommSceneautoSet3DNRAttr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSet3DNRAttr(HI_S32 s32VpssGrp, ADPT_SCENEAUTO_3DNR_ATTR_S *pstAdpt3dnrAttr)$/;"	f
CommSceneautoSetAEAttr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetAEAttr(HI_S32 s32IspDev, const ADPT_SCENEAUTO_AEATTR_S *pstAdptAEAttr)$/;"	f
CommSceneautoSetAERoute	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetAERoute(HI_S32 s32IspDev, const ADPT_SCENEAUTO_AEROUTE_S *pstAdptAERoute)$/;"	f
CommSceneautoSetAcmAttr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetAcmAttr(HI_S32 s32IspDev, const ADPT_SCENEAUTO_ACM_ATTR_S *pstAdptAcmAttr)$/;"	f
CommSceneautoSetCcmAttr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetCcmAttr(HI_S32 s32IspDev, const ADPT_SCENEAUTO_CCM_ATTR_S *pstAdptCcmAttr)$/;"	f
CommSceneautoSetDCIParam	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetDCIParam(HI_S32 s32ViDev, const ADPT_SCENEAUTO_DCIPARAM_S *pstAdptDCIPara)$/;"	f
CommSceneautoSetDISAttr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetDISAttr(HI_S32 s32IspDev, const ADPT_SCENEAUTO_DIS_ATTR_S *pstAdptDisAttr)$/;"	f
CommSceneautoSetDP	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetDP(HI_S32 s32IspDev, const ADPT_SCENEAUTO_DP_S *pstAdptDP)$/;"	f
CommSceneautoSetDRCAttr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetDRCAttr(HI_S32 s32IspDev, const ADPT_SCENEAUTO_DRCATTR_S *pstAdptDRCAttr)$/;"	f
CommSceneautoSetGamma	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetGamma(HI_S32 s32IspDev, const ADPT_SCENEAUTO_GAMMA_S *pstAdptGamma)$/;"	f
CommSceneautoSetH24Deblock	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetH24Deblock(HI_S32 s32VencChn, const ADPT_SCENEAUTO_H264_DEBLOCK_S *pstAdptH264Deblock)$/;"	f
CommSceneautoSetH264RcParam	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetH264RcParam(HI_S32 s32VencChn, const ADPT_SCENEAUTO_H264_RCPARAM_S* pstAdptH264RCParam)$/;"	f
CommSceneautoSetH264Trans	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetH264Trans(HI_S32 s32VencChn, const ADPT_SCENEAUTO_H264TRANS_S *pstAdptH264Trans)$/;"	f
CommSceneautoSetH265FaceCfg	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetH265FaceCfg(HI_S32 s32VencChn, const ADPT_SCENEAUTO_H265_FACE_CFG_S* pstAdptH265FaceCfg)$/;"	f
CommSceneautoSetH265RcParam	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetH265RcParam(HI_S32 s32VencChn, const ADPT_SCENEAUTO_H265_RCPARAM_S *pstAdptH265RCParam)$/;"	f
CommSceneautoSetRegister	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetRegister(HI_S32 s32IspDev, HI_U32 u32Addr, HI_U32 u32Vaule)$/;"	f
CommSceneautoSetRgbirParam	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetRgbirParam(HI_S32 s32IspDev, ADPT_SCENEAUTO_RGBIRPARAM_S *pstAdptRgbirPara)$/;"	f
CommSceneautoSetSaturation	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetSaturation(HI_S32 s32IspDev, const ADPT_SCENEAUTO_SATURATION_S *pstAdptSaturation)$/;"	f
CommSceneautoSetSharpen	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetSharpen(HI_S32 s32IspDev, const ADPT_SCENEAUTO_SHARPEN_S *pstAdptSharpen)$/;"	f
CommSceneautoSetWB	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 CommSceneautoSetWB(HI_S32 s32IspDev, const ADPT_SCENEAUTO_WB_S *pstAdptWB)$/;"	f
CompanderExtRegsDefault	component/isp/firmware/src/algorithms/isp_compander.c	/^static HI_VOID CompanderExtRegsDefault(HI_VOID)$/;"	f	file:
CompanderExtRegsInitialize	component/isp/firmware/src/algorithms/isp_compander.c	/^static HI_VOID CompanderExtRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
CompanderReadExtregs	component/isp/firmware/src/algorithms/isp_compander.c	/^static HI_S32 CompanderReadExtregs(ISP_DEV IspDev)$/;"	f	file:
CompanderRegsDefault	component/isp/firmware/src/algorithms/isp_compander.c	/^static HI_VOID CompanderRegsDefault(HI_VOID) $/;"	f	file:
CompanderRegsInitialize	component/isp/firmware/src/algorithms/isp_compander.c	/^static HI_VOID CompanderRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
Coring_lutLimit	component/isp/include/hi_comm_sns.h	/^	HI_S8   Coring_lutLimit [ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_UVNR_S
Coring_lutLimit	include/hi_comm_sns.h	/^	HI_S8   Coring_lutLimit [ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_UVNR_S
CrCbCoring_fw	component/isp/firmware/src/algorithms/isp_uvnr.c	/^HI_U8 CrCbCoring_fw(HI_S32 iso, ISP_UVNR_ATTR *pstUVNRCfg)$/;"	f
CreateSurfaceByBitMap	sample/common/loadbmp.c	/^HI_S32 CreateSurfaceByBitMap(const HI_CHAR *pszFileName, OSD_SURFACE_S *pstSurface, HI_U8 *pu8Virt)$/;"	f
CreateSurfaceByCanvas	sample/common/loadbmp.c	/^HI_S32 CreateSurfaceByCanvas(const HI_CHAR *pszFileName, OSD_SURFACE_S *pstSurface, HI_U8 *pu8Virt, HI_U32 u32Width, HI_U32 u32Height, HI_U32 u32Stride)$/;"	f
CscProcWrite	component/isp/firmware/src/algorithms/isp_csc.c	/^HI_S32 CscProcWrite(ISP_DEV IspDev, ISP_CTRL_PROC_WRITE_S *pstProc)$/;"	f
CscReadExtregs	component/isp/firmware/src/algorithms/isp_csc.c	/^static HI_S32 CscReadExtregs(ISP_DEV IspDev)$/;"	f	file:
CscRegsInitialize	component/isp/firmware/src/algorithms/isp_csc.c	/^static HI_VOID CscRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
CurrA	component/isp/defog/isp_dehaze.h	/^    HI_U32 CurrA[3];$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
CurrA	include/isp_dehaze.h	/^    HI_U32 CurrA[3];$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
CvCoefPhyAddr	component/isp/firmware/drv/sys_ext.h	/^    HI_U32 CvCoefPhyAddr;$/;"	m	struct:__anon89
Cvrat	component/isp/firmware/drv/sys_ext.h	/^    HI_U32 Cvrat;$/;"	m	struct:__anon89
Cvstep	component/isp/firmware/drv/sys_ext.h	/^    HI_U32 Cvstep;$/;"	m	struct:__anon89
DARK_GAIN_LMT_C	component/isp/firmware/src/algorithms/isp_drc.c	82;"	d	file:
DARK_GAIN_LMT_Y	component/isp/firmware/src/algorithms/isp_drc.c	83;"	d	file:
DCF_CAPTURE_TIME_LENGTH	include/hi_comm_video.h	203;"	d
DCF_DRSCRIPTION_LENGTH	include/hi_comm_video.h	202;"	d
DCF_ENABLE	sample/venc/sample_venc.c	32;"	d	file:
DCF_ENABLE	sample/venc/sample_venc.c	41;"	d	file:
DC_GAIN_ADDR	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	53;"	d	file:
DC_GAIN_ADDR	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	53;"	d	file:
DEFAULT_ALIGN	include/hi_defines.h	52;"	d
DEFOG_INC	component/isp/Makefile	/^DEFOG_INC := .\/defog$/;"	m
DEFOG_MAX_ZONE_NUM	component/isp/include/hi_comm_isp.h	60;"	d
DEFOG_MAX_ZONE_NUM	include/hi_comm_isp.h	60;"	d
DEFOG_ZONE_COLUMN	component/isp/include/hi_comm_isp.h	58;"	d
DEFOG_ZONE_COLUMN	include/hi_comm_isp.h	58;"	d
DEFOG_ZONE_NUM	component/isp/include/hi_comm_isp.h	59;"	d
DEFOG_ZONE_NUM	include/hi_comm_isp.h	59;"	d
DEFOG_ZONE_ROW	component/isp/include/hi_comm_isp.h	57;"	d
DEFOG_ZONE_ROW	include/hi_comm_isp.h	57;"	d
DEHAZE_CTRL_BUTT	component/isp/defog/isp_dehaze.h	/^    DEHAZE_CTRL_BUTT,$/;"	e	enum:hiDehze_CTRL_CMD_E
DEHAZE_CTRL_BUTT	include/isp_dehaze.h	/^    DEHAZE_CTRL_BUTT,$/;"	e	enum:hiDehze_CTRL_CMD_E
DEHAZE_CTRL_CMD_E	component/isp/defog/isp_dehaze.h	/^}DEHAZE_CTRL_CMD_E;$/;"	t	typeref:enum:hiDehze_CTRL_CMD_E
DEHAZE_CTRL_CMD_E	include/isp_dehaze.h	/^}DEHAZE_CTRL_CMD_E;$/;"	t	typeref:enum:hiDehze_CTRL_CMD_E
DEHAZE_CURVE_MAX_NODE	component/isp/defog/isp_dehaze.h	30;"	d
DEHAZE_CURVE_MAX_NODE	include/isp_dehaze.h	30;"	d
DEHAZE_CURVE_NUM	component/isp/defog/isp_dehaze.h	29;"	d
DEHAZE_CURVE_NUM	include/isp_dehaze.h	29;"	d
DEHAZE_DBG_ATTR_S	component/isp/defog/isp_dehaze.h	/^} DEHAZE_DBG_ATTR_S;$/;"	t	typeref:struct:hiDEHAZE_DBG_ATTR_S
DEHAZE_DBG_ATTR_S	include/isp_dehaze.h	/^} DEHAZE_DBG_ATTR_S;$/;"	t	typeref:struct:hiDEHAZE_DBG_ATTR_S
DEHAZE_DBG_CTRL_S	component/isp/defog/isp_dehaze.h	/^} DEHAZE_DBG_CTRL_S;$/;"	t	typeref:struct:hiDEHAZE_DBG_CTRL_S
DEHAZE_DBG_CTRL_S	include/isp_dehaze.h	/^} DEHAZE_DBG_CTRL_S;$/;"	t	typeref:struct:hiDEHAZE_DBG_CTRL_S
DEHAZE_DBG_STATUS_S	component/isp/defog/isp_dehaze.h	/^} DEHAZE_DBG_STATUS_S;$/;"	t	typeref:struct:hiDEHAZE_DBG_STATUS_S
DEHAZE_DBG_STATUS_S	include/isp_dehaze.h	/^} DEHAZE_DBG_STATUS_S;$/;"	t	typeref:struct:hiDEHAZE_DBG_STATUS_S
DEHAZE_DEBUG_ATTR_GET	component/isp/defog/isp_dehaze.h	/^    DEHAZE_DEBUG_ATTR_GET,$/;"	e	enum:hiDehze_CTRL_CMD_E
DEHAZE_DEBUG_ATTR_GET	include/isp_dehaze.h	/^    DEHAZE_DEBUG_ATTR_GET,$/;"	e	enum:hiDehze_CTRL_CMD_E
DEHAZE_DEBUG_ATTR_SET	component/isp/defog/isp_dehaze.h	/^    DEHAZE_DEBUG_ATTR_SET,$/;"	e	enum:hiDehze_CTRL_CMD_E
DEHAZE_DEBUG_ATTR_SET	include/isp_dehaze.h	/^    DEHAZE_DEBUG_ATTR_SET,$/;"	e	enum:hiDehze_CTRL_CMD_E
DEHAZE_DEBUG_WAIT_END	component/isp/defog/isp_dehaze.h	/^    DEHAZE_DEBUG_WAIT_END,$/;"	e	enum:hiDehze_CTRL_CMD_E
DEHAZE_DEBUG_WAIT_END	include/isp_dehaze.h	/^    DEHAZE_DEBUG_WAIT_END,$/;"	e	enum:hiDehze_CTRL_CMD_E
DEL_SRC_C	component/isp/firmware/src/Makefile	/^     DEL_SRC_C := isp_dcfinfo.c$/;"	m
DEMOSAIC_CLIP3	component/isp/firmware/src/algorithms/isp_demosaic.c	73;"	d	file:
DEMOSAIC_GET_CTX	component/isp/firmware/src/algorithms/isp_demosaic.c	110;"	d	file:
DENOMINATOR32	include/hi_math.h	139;"	d
DEPEND_FILE	component/isp/firmware/src/Makefile	/^DEPEND_FILE := $(foreach file,$(subst -I, ,$(ISP_INC)), $(wildcard $(file)\/*.h))$/;"	m
DETAIL_MIXING_BRIGHT	component/isp/firmware/src/algorithms/isp_drc.c	67;"	d	file:
DETAIL_MIXING_DARK	component/isp/firmware/src/algorithms/isp_drc.c	68;"	d	file:
DETAIL_MIXING_THRES	component/isp/firmware/src/algorithms/isp_drc.c	69;"	d	file:
DEV_ATTR_9M034_DC_720P_BASE	sample/common/sample_comm_vi.c	/^VI_DEV_ATTR_S DEV_ATTR_9M034_DC_720P_BASE =$/;"	v
DEV_ATTR_BT1120_1080I_1MUX	sample/common/sample_comm_vi.c	/^VI_DEV_ATTR_S DEV_ATTR_BT1120_1080I_1MUX =$/;"	v
DEV_ATTR_BT1120_1080P_BASE	sample/common/sample_comm_vi.c	/^VI_DEV_ATTR_S DEV_ATTR_BT1120_1080P_BASE =$/;"	v
DEV_ATTR_BT1120_720P_BASE	sample/common/sample_comm_vi.c	/^VI_DEV_ATTR_S DEV_ATTR_BT1120_720P_BASE =$/;"	v
DEV_ATTR_BT656D1_1MUX	sample/common/sample_comm_vi.c	/^VI_DEV_ATTR_S DEV_ATTR_BT656D1_1MUX =$/;"	v
DEV_ATTR_HISPI_BASE	sample/common/sample_comm_vi.c	/^VI_DEV_ATTR_S DEV_ATTR_HISPI_BASE =$/;"	v
DEV_ATTR_IMX122_DC_1080P_BASE	sample/common/sample_comm_vi.c	/^VI_DEV_ATTR_S DEV_ATTR_IMX122_DC_1080P_BASE =$/;"	v
DEV_ATTR_IMX122_DC_720P_BASE	sample/common/sample_comm_vi.c	/^VI_DEV_ATTR_S DEV_ATTR_IMX122_DC_720P_BASE =$/;"	v
DEV_ATTR_LVDS_BASE	sample/common/sample_comm_vi.c	/^VI_DEV_ATTR_S DEV_ATTR_LVDS_BASE =$/;"	v
DEV_ATTR_MIPI_BASE	sample/common/sample_comm_vi.c	/^VI_DEV_ATTR_S DEV_ATTR_MIPI_BASE =$/;"	v
DEV_ATTR_MT9P006_DC_1080P	sample/common/sample_comm_vi.c	/^VI_DEV_ATTR_S DEV_ATTR_MT9P006_DC_1080P =$/;"	v
DEV_ATTR_OV9732_DC_720P_BASE	sample/common/sample_comm_vi.c	/^VI_DEV_ATTR_S DEV_ATTR_OV9732_DC_720P_BASE =$/;"	v
DFLAGS	component/isp/3a/sample_ae/Makefile	/^DFLAGS  := -DEXT_REG$/;"	m
DFLAGS	component/isp/firmware/src/Makefile	/^DFLAGS  := -DEXT_REG -D$(HI_FPGA)$/;"	m
DFLAGS	component/isp/iniparser/Makefile	/^DFLAGS  := -DEXT_REG$/;"	m
DFLAGS	component/isp/sensor/hi_cmoscfg/Makefile	/^DFLAGS  := -DEXT_REG$/;"	m
DGC_ADDR_H	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	54;"	d	file:
DGC_ADDR_L	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	55;"	d	file:
DGC_HCG_ADDR_H	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	50;"	d	file:
DGC_HCG_ADDR_L	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	51;"	d	file:
DGC_LCG_ADDR_H	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	52;"	d	file:
DGC_LCG_ADDR_L	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	53;"	d	file:
DICTCOMMENTMINSZ	component/isp/iniparser/dictionary.c	54;"	d	file:
DICTMINSZ	component/isp/iniparser/dictionary.c	50;"	d	file:
DICT_INVALID_KEY	component/isp/iniparser/dictionary.c	57;"	d	file:
DIGITAL_GAIN	component/isp/sensor/aptina_9m034/m034_cmos.c	47;"	d	file:
DIGITAL_GAIN	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	46;"	d	file:
DIGITAL_GAIN	component/isp/sensor/ar0130/ar0130_cmos.c	45;"	d	file:
DIS_STATS_NUM	tools/vi_dump.c	133;"	d	file:
DIV_0_TO_1	component/isp/include/hi_isp_debug.h	38;"	d
DIV_0_TO_1	include/hi_isp_debug.h	38;"	d
DIV_0_TO_1	sample/scene_auto/src/common/hi_srdk_sceneauto.c	22;"	d	file:
DMNR_Alpha_Beta	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^static HI_VOID DMNR_Alpha_Beta(HI_FLOAT (*pRecord)[4], HI_S32 recordNum, HI_S32 iso, HI_FLOAT *pAlpha, HI_FLOAT *pBeta)$/;"	f	file:
DMNR_CALIB_CARVE_NUM_9M034	component/isp/sensor/aptina_9m034/m034_cmos.c	687;"	d	file:
DMNR_CALIB_CARVE_NUM_AR0130	component/isp/sensor/ar0130/ar0130_cmos.c	569;"	d	file:
DMNR_CALIB_CARVE_NUM_AR0230	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	746;"	d	file:
DMNR_CALIB_CARVE_NUM_IMX222	component/isp/sensor/sony_imx222/imx222_cmos.c	575;"	d	file:
DMNR_CALIB_CARVE_NUM_MN34222	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	568;"	d	file:
DMNR_CALIB_CARVE_NUM_OV2718	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	658;"	d	file:
DMNR_CALIB_CARVE_NUM_OV9712	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	408;"	d	file:
DMNR_CALIB_CARVE_NUM_OV9732	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	369;"	d	file:
DMNR_CALIB_CARVE_NUM_OV9750	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	635;"	d	file:
DMNR_CALIB_CARVE_NUM_OV9752	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	485;"	d	file:
DP_GET_CTX	component/isp/firmware/src/algorithms/isp_defect_pixel.c	188;"	d	file:
DRC_ASYMMETRY	component/isp/firmware/src/algorithms/isp_drc.c	44;"	d	file:
DRC_BIN_NUM_Z	component/isp/firmware/src/algorithms/isp_drc.c	51;"	d	file:
DRC_B_SFT1	component/isp/firmware/src/algorithms/isp_drc.c	41;"	d	file:
DRC_B_VAL1	component/isp/firmware/src/algorithms/isp_drc.c	42;"	d	file:
DRC_CLIP1	component/isp/firmware/src/algorithms/isp_drc.c	93;"	d	file:
DRC_CLIP3	component/isp/firmware/src/algorithms/isp_drc.c	94;"	d	file:
DRC_COMP_SHIFT	component/isp/firmware/drv/mkp_isp.h	494;"	d
DRC_C_SFT1	component/isp/firmware/src/algorithms/isp_drc.c	36;"	d	file:
DRC_C_SFT2	component/isp/firmware/src/algorithms/isp_drc.c	38;"	d	file:
DRC_C_VAL1	component/isp/firmware/src/algorithms/isp_drc.c	37;"	d	file:
DRC_C_VAL2	component/isp/firmware/src/algorithms/isp_drc.c	39;"	d	file:
DRC_F2	component/isp/firmware/src/algorithms/isp_drc.c	63;"	d	file:
DRC_G1	component/isp/firmware/src/algorithms/isp_drc.c	62;"	d	file:
DRC_G2	component/isp/firmware/src/algorithms/isp_drc.c	64;"	d	file:
DRC_GET_CTX	component/isp/firmware/src/algorithms/isp_drc.c	186;"	d	file:
DRC_HIST_WEIGHT_CALC_S	component/isp/firmware/src/algorithms/isp_drc.c	/^} DRC_HIST_WEIGHT_CALC_S;$/;"	t	typeref:struct:hiDRC_HIST_WEIGHT_CALC_S	file:
DRC_H_BLK_NUM	component/isp/firmware/src/algorithms/isp_drc.c	48;"	d	file:
DRC_K1	component/isp/firmware/src/algorithms/isp_drc.c	61;"	d	file:
DRC_LOCAL_EDGELMT	component/isp/firmware/src/algorithms/isp_drc.c	53;"	d	file:
DRC_SECONDPOLE	component/isp/firmware/src/algorithms/isp_drc.c	45;"	d	file:
DRC_STRETCH	component/isp/firmware/src/algorithms/isp_drc.c	46;"	d	file:
DRC_STRLENGTH_Bias	component/isp/firmware/src/algorithms/isp_drc.c	79;"	d	file:
DRC_STRLENGTH_LINEAR	component/isp/firmware/src/algorithms/isp_drc.c	55;"	d	file:
DRC_STRLENGTH_TARGET_LINEAR	component/isp/firmware/src/algorithms/isp_drc.c	77;"	d	file:
DRC_STRLENGTH_TARGET_WDR	component/isp/firmware/src/algorithms/isp_drc.c	78;"	d	file:
DRC_STRLENGTH_WDR	component/isp/firmware/src/algorithms/isp_drc.c	56;"	d	file:
DRC_V_BLK_NUM	component/isp/firmware/src/algorithms/isp_drc.c	49;"	d	file:
DRC_Y_SFT1	component/isp/firmware/src/algorithms/isp_drc.c	31;"	d	file:
DRC_Y_SFT2	component/isp/firmware/src/algorithms/isp_drc.c	33;"	d	file:
DRC_Y_VAL1	component/isp/firmware/src/algorithms/isp_drc.c	32;"	d	file:
DRC_Y_VAL2	component/isp/firmware/src/algorithms/isp_drc.c	34;"	d	file:
DRV_INC	component/isp/3a/sample_ae/Makefile	/^DRV_INC := $(ISP_PATH)\/firmware\/drv$/;"	m
DUMP_MEMBUF_S	tools/vou_chn_dump.c	/^} DUMP_MEMBUF_S;$/;"	t	typeref:struct:hiDUMP_MEMBUF_S	file:
DUMP_MEMBUF_S	tools/vou_screen_dump.c	/^} DUMP_MEMBUF_S;$/;"	t	typeref:struct:hiDUMP_MEMBUF_S	file:
DUMP_MEMBUF_S	tools/vpss_chn_dump.c	/^} DUMP_MEMBUF_S;$/;"	t	typeref:struct:hiDUMP_MEMBUF_S	file:
DUMP_MEMBUF_S	tools/vpss_src_dump.c	/^} DUMP_MEMBUF_S;$/;"	t	typeref:struct:hiDUMP_MEMBUF_S	file:
DataType	include/hi_comm_venc.h	/^    VENC_DATA_TYPE_U  DataType;                     \/*the type of stream*\/$/;"	m	struct:hiVENC_PACK_S
DeSand_Strength	include/hi_comm_vpss.h	/^    HI_U8   DeSand_Strength;                \/* [0, 8], default 0 *\/$/;"	m	struct:__anon6
DemosaicExtRegsDefault	component/isp/firmware/src/algorithms/isp_demosaic.c	/^static HI_VOID DemosaicExtRegsDefault(HI_VOID)$/;"	f	file:
DemosaicExtRegsInitialize	component/isp/firmware/src/algorithms/isp_demosaic.c	/^static HI_VOID DemosaicExtRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
DemosaicGetIsoIndex	component/isp/firmware/src/algorithms/isp_demosaic.c	/^static HI_U8 DemosaicGetIsoIndex(HI_U32 u32Iso)$/;"	f	file:
DemosaicProcWrite	component/isp/firmware/src/algorithms/isp_demosaic.c	/^HI_S32 DemosaicProcWrite(ISP_DEV IspDev, ISP_CTRL_PROC_WRITE_S *pstProc)$/;"	f
DemosaicReadExtregs	component/isp/firmware/src/algorithms/isp_demosaic.c	/^static HI_S32 DemosaicReadExtregs(ISP_DEV IspDev)$/;"	f	file:
DemosaicRegsDefault	component/isp/firmware/src/algorithms/isp_demosaic.c	/^static HI_VOID DemosaicRegsDefault(HI_VOID) $/;"	f	file:
DemosaicRegsInitialize	component/isp/firmware/src/algorithms/isp_demosaic.c	/^static HI_VOID DemosaicRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
DpEnter	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static HI_S32 DpEnter(ISP_DEV IspDev, ISP_DEFECT_PIXEL_S *pstDp)$/;"	f	file:
DpExit	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static HI_S32 DpExit(ISP_DEV IspDev, ISP_DEFECT_PIXEL_S *pstDp)$/;"	f	file:
DpExtRegsDefault	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static HI_VOID DpExtRegsDefault(HI_VOID)$/;"	f	file:
DpExtRegsInitialize	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static HI_VOID DpExtRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
DpInit	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static HI_S32 DpInit(ISP_DEV IspDev,ISP_DEFECT_PIXEL_S *pstDp)$/;"	f	file:
DpReadExtregs	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static HI_S32 DpReadExtregs(ISP_DEV IspDev)$/;"	f	file:
DpRegsDefault	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static HI_VOID DpRegsDefault(HI_VOID) $/;"	f	file:
DpRegsInitialize	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static HI_VOID DpRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
DrcCalHist	component/isp/firmware/src/algorithms/isp_drc.c	/^static HI_U32  DrcCalHist(ISP_DRC_HIST_S *pstHist, ISP_STAT_S *pStatInfo, HI_U8 u8SnsWDRMode)$/;"	f	file:
DrcCalStrength	component/isp/firmware/src/algorithms/isp_drc.c	/^HI_S32 DrcCalStrength(ISP_DRC_S *pstDrc, HI_U32 u32Iso, HI_U8 u8SnsWDRMode, ISP_STAT_S *pStatInfo)$/;"	f
DrcExtRegsDefault	component/isp/firmware/src/algorithms/isp_drc.c	/^static HI_VOID DrcExtRegsDefault(HI_VOID)$/;"	f	file:
DrcExtRegsInitialize	component/isp/firmware/src/algorithms/isp_drc.c	/^static HI_VOID DrcExtRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
DrcHistDarkWeightCalc	component/isp/firmware/src/algorithms/isp_drc.c	/^static __inline HI_S16 DrcHistDarkWeightCalc(DRC_HIST_WEIGHT_CALC_S *pstWeightCalc, HI_S8 s8HistIndex)$/;"	f	file:
DrcHistDarkWeightDef	component/isp/firmware/src/algorithms/isp_drc.c	/^HI_VOID DrcHistDarkWeightDef(DRC_HIST_WEIGHT_CALC_S *pstWeightCalc, HI_U8 u8WDRMode)$/;"	f
DrcJudge	component/isp/firmware/src/algorithms/isp_drc.c	/^static HI_BOOL DrcJudge(HI_U16 *a,HI_U32 n)$/;"	f	file:
DrcProcWrite	component/isp/firmware/src/algorithms/isp_drc.c	/^HI_S32 DrcProcWrite(ISP_DEV IspDev, ISP_CTRL_PROC_WRITE_S *pstProc)$/;"	f
DrcReadExtregs	component/isp/firmware/src/algorithms/isp_drc.c	/^static HI_S32 DrcReadExtregs(ISP_DEV IspDev)$/;"	f	file:
DrcRegsDefault	component/isp/firmware/src/algorithms/isp_drc.c	/^static HI_VOID DrcRegsDefault( ISP_DEV IspDev) $/;"	f	file:
DrcRegsInitialize	component/isp/firmware/src/algorithms/isp_drc.c	/^static HI_VOID DrcRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
DrcSetRegsVal	component/isp/firmware/src/algorithms/isp_drc.c	/^static HI_VOID DrcSetRegsVal(HI_VOID) $/;"	f	file:
DrcStrISO	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 DrcStrISO(HI_S16 s16Index)$/;"	f
DrcUpdateAsyLUT	component/isp/firmware/src/algorithms/isp_drc.c	/^static HI_VOID DrcUpdateAsyLUT(ISP_DRC_S *pstDrc)$/;"	f	file:
DstBuf	sample/common/sample_comm_venc.c	/^HI_CHAR* DstBuf = NULL;$/;"	v
EDM	include/hi_comm_vpss.h	/^  HI_U8 EDM;        \/*[0, 3]*\/$/;"	m	struct:__anon11
EN	include/hi_comm_vpss.h	/^    HI_U8 EN   : 1;    \/*[0, 1]*\/$/;"	m	struct:__anon9
ENDIAN32	include/hi_math.h	106;"	d
ENHANCE_PSLICE_BUTT	include/hi_comm_venc.h	/^    ENHANCE_PSLICE_BUTT$/;"	e	enum:hiH264E_REF_TYPE_E
ENHANCE_PSLICE_NOTFORREF	include/hi_comm_venc.h	/^    ENHANCE_PSLICE_NOTFORREF,                       \/\/the P frame at Enhance layer ,not referenced$/;"	e	enum:hiH264E_REF_TYPE_E
ENHANCE_PSLICE_REFBYENHANCE	include/hi_comm_venc.h	/^    ENHANCE_PSLICE_REFBYENHANCE,                    \/\/the P frame at Enhance layer, referenced by other frames at Enhance layer$/;"	e	enum:hiH264E_REF_TYPE_E
EN_ADEC_ERR_CODE_E	include/hi_comm_adec.h	/^} EN_ADEC_ERR_CODE_E;$/;"	t	typeref:enum:hiEN_ADEC_ERR_CODE_E
EN_AENC_ERR_CODE_E	include/hi_comm_aenc.h	/^} EN_AENC_ERR_CODE_E;$/;"	t	typeref:enum:hiEN_AENC_ERR_CODE_E
EN_AIO_ERR_CODE_E	include/hi_comm_aio.h	/^} EN_AIO_ERR_CODE_E;$/;"	t	typeref:enum:hiEN_AIO_ERR_CODE_E
EN_ERR_BADADDR	include/hi_errno.h	/^    EN_ERR_BADADDR       = 17,\/* bad address, $/;"	e	enum:hiEN_ERR_CODE_E
EN_ERR_BUF_EMPTY	include/hi_errno.h	/^    EN_ERR_BUF_EMPTY     = 14,\/* no data in buffer                            *\/$/;"	e	enum:hiEN_ERR_CODE_E
EN_ERR_BUF_FULL	include/hi_errno.h	/^    EN_ERR_BUF_FULL      = 15,\/* no buffer for new data                       *\/$/;"	e	enum:hiEN_ERR_CODE_E
EN_ERR_BUSY	include/hi_errno.h	/^    EN_ERR_BUSY          = 18,\/* resource is busy, $/;"	e	enum:hiEN_ERR_CODE_E
EN_ERR_BUTT	include/hi_errno.h	/^    EN_ERR_BUTT          = 63,\/* maxium code, private error code of all modules$/;"	e	enum:hiEN_ERR_CODE_E
EN_ERR_CODE_E	include/hi_errno.h	/^}EN_ERR_CODE_E;$/;"	t	typeref:enum:hiEN_ERR_CODE_E
EN_ERR_EXIST	include/hi_errno.h	/^    EN_ERR_EXIST         = 4, \/* resource exists                              *\/$/;"	e	enum:hiEN_ERR_CODE_E
EN_ERR_ILLEGAL_PARAM	include/hi_errno.h	/^    EN_ERR_ILLEGAL_PARAM = 3, \/* at lease one parameter is illagal$/;"	e	enum:hiEN_ERR_CODE_E
EN_ERR_INVALID_CHNID	include/hi_errno.h	/^    EN_ERR_INVALID_CHNID = 2, \/* invlalid channel ID                          *\/$/;"	e	enum:hiEN_ERR_CODE_E
EN_ERR_INVALID_DEVID	include/hi_errno.h	/^    EN_ERR_INVALID_DEVID = 1, \/* invlalid device ID                           *\/$/;"	e	enum:hiEN_ERR_CODE_E
EN_ERR_INVALID_LAYERID	include/hi_comm_vo.h	/^    EN_ERR_INVALID_LAYERID        = 0x6d,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
EN_ERR_INVALID_WBCID	include/hi_comm_vo.h	/^    EN_ERR_INVALID_WBCID          = 0x6c,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
EN_ERR_LEVEL_ALERT	include/hi_errno.h	/^    EN_ERR_LEVEL_ALERT,      \/* action must be taken immediately             *\/$/;"	e	enum:hiERR_LEVEL_E
EN_ERR_LEVEL_BUTT	include/hi_errno.h	/^    EN_ERR_LEVEL_BUTT$/;"	e	enum:hiERR_LEVEL_E
EN_ERR_LEVEL_CRIT	include/hi_errno.h	/^    EN_ERR_LEVEL_CRIT,       \/* critical conditions                          *\/$/;"	e	enum:hiERR_LEVEL_E
EN_ERR_LEVEL_DEBUG	include/hi_errno.h	/^    EN_ERR_LEVEL_DEBUG = 0,  \/* debug-level                                  *\/$/;"	e	enum:hiERR_LEVEL_E
EN_ERR_LEVEL_ERROR	include/hi_errno.h	/^    EN_ERR_LEVEL_ERROR,      \/* error conditions                             *\/$/;"	e	enum:hiERR_LEVEL_E
EN_ERR_LEVEL_FATAL	include/hi_errno.h	/^    EN_ERR_LEVEL_FATAL,      \/* just for compatibility with previous version *\/$/;"	e	enum:hiERR_LEVEL_E
EN_ERR_LEVEL_INFO	include/hi_errno.h	/^    EN_ERR_LEVEL_INFO,       \/* informational                                *\/$/;"	e	enum:hiERR_LEVEL_E
EN_ERR_LEVEL_NOTICE	include/hi_errno.h	/^    EN_ERR_LEVEL_NOTICE,     \/* normal but significant condition             *\/$/;"	e	enum:hiERR_LEVEL_E
EN_ERR_LEVEL_WARNING	include/hi_errno.h	/^    EN_ERR_LEVEL_WARNING,    \/* warning conditions                           *\/$/;"	e	enum:hiERR_LEVEL_E
EN_ERR_NOBUF	include/hi_errno.h	/^    EN_ERR_NOBUF         = 13,\/* failure caused by malloc buffer              *\/$/;"	e	enum:hiEN_ERR_CODE_E
EN_ERR_NOMEM	include/hi_errno.h	/^    EN_ERR_NOMEM         = 12,\/* failure caused by malloc memory              *\/$/;"	e	enum:hiEN_ERR_CODE_E
EN_ERR_NOT_CONFIG	include/hi_errno.h	/^    EN_ERR_NOT_CONFIG    = 7, \/* try to enable or initialize system, device$/;"	e	enum:hiEN_ERR_CODE_E
EN_ERR_NOT_PERM	include/hi_errno.h	/^    EN_ERR_NOT_PERM      = 9, \/* operation is not permitted$/;"	e	enum:hiEN_ERR_CODE_E
EN_ERR_NOT_SUPPORT	include/hi_errno.h	/^    EN_ERR_NOT_SUPPORT   = 8, \/* operation or type is not supported by NOW    *\/$/;"	e	enum:hiEN_ERR_CODE_E
EN_ERR_NULL_PTR	include/hi_errno.h	/^    EN_ERR_NULL_PTR      = 6, \/* using a NULL point                           *\/$/;"	e	enum:hiEN_ERR_CODE_E
EN_ERR_SYS_NOTREADY	include/hi_errno.h	/^    EN_ERR_SYS_NOTREADY  = 16,\/* System is not ready,maybe not initialed or $/;"	e	enum:hiEN_ERR_CODE_E
EN_ERR_UNEXIST	include/hi_errno.h	/^    EN_ERR_UNEXIST       = 5, \/* resource unexists                            *\/$/;"	e	enum:hiEN_ERR_CODE_E
EN_ERR_VO_DEV_HAS_BINDED	include/hi_comm_vo.h	/^    EN_ERR_VO_DEV_HAS_BINDED      = 0x43,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
EN_ERR_VO_DEV_HAS_ENABLED	include/hi_comm_vo.h	/^    EN_ERR_VO_DEV_HAS_ENABLED     = 0x42,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
EN_ERR_VO_DEV_NOT_BINDED	include/hi_comm_vo.h	/^    EN_ERR_VO_DEV_NOT_BINDED      = 0x44,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
EN_ERR_VO_DEV_NOT_CONFIG	include/hi_comm_vo.h	/^    EN_ERR_VO_DEV_NOT_CONFIG	  = 0x40,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
EN_ERR_VO_DEV_NOT_ENABLE	include/hi_comm_vo.h	/^    EN_ERR_VO_DEV_NOT_ENABLE      = 0x41,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
EN_ERR_VO_VIDEO_HAS_BINDED	include/hi_comm_vo.h	/^    EN_ERR_VO_VIDEO_HAS_BINDED    = 0x6e,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
EN_ERR_VO_VIDEO_NOT_BINDED	include/hi_comm_vo.h	/^    EN_ERR_VO_VIDEO_NOT_BINDED    = 0x6f,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
EN_FD_ERR_CODE_E	include/hi_comm_ive.h	/^}EN_FD_ERR_CODE_E;$/;"	t	typeref:enum:hiEN_FD_ERR_CODE_E
EN_IVE_ERR_CODE_E	include/hi_comm_ive.h	/^}EN_IVE_ERR_CODE_E;$/;"	t	typeref:enum:hiEN_IVE_ERR_CODE_E
EN_VIU_ERR_CODE_E	include/hi_comm_vi.h	/^} EN_VIU_ERR_CODE_E;$/;"	t	typeref:enum:hiEN_VIU_ERR_CODE_E
EN_VOU_ERR_CODE_E	include/hi_comm_vo.h	/^}EN_VOU_ERR_CODE_E;$/;"	t	typeref:enum:hiEN_VOU_ERR_CODE_E
EPS	component/isp/firmware/src/algorithms/isp_noise_reduction.c	240;"	d	file:
ERR_FD_BUTT	include/hi_comm_ive.h	/^	ERR_FD_BUTT$/;"	e	enum:hiEN_FD_ERR_CODE_E
ERR_FD_CFG	include/hi_comm_ive.h	/^	ERR_FD_CFG           = 0x41,   \/* FD configuration error *\/$/;"	e	enum:hiEN_FD_ERR_CODE_E
ERR_FD_FACE_NUM_OVER	include/hi_comm_ive.h	/^	ERR_FD_FACE_NUM_OVER = 0x42,   \/* FD candidate face number over*\/$/;"	e	enum:hiEN_FD_ERR_CODE_E
ERR_FD_OPEN_FILE	include/hi_comm_ive.h	/^	ERR_FD_OPEN_FILE     = 0x43,   \/* FD open file error *\/$/;"	e	enum:hiEN_FD_ERR_CODE_E
ERR_FD_READ_FILE	include/hi_comm_ive.h	/^	ERR_FD_READ_FILE     = 0x44,   \/* FD read file error *\/$/;"	e	enum:hiEN_FD_ERR_CODE_E
ERR_FD_SYS_TIMEOUT	include/hi_comm_ive.h	/^	ERR_FD_SYS_TIMEOUT   = 0x40,   \/* FD process timeout *\/$/;"	e	enum:hiEN_FD_ERR_CODE_E
ERR_FD_WRITE_FILE	include/hi_comm_ive.h	/^	ERR_FD_WRITE_FILE    = 0x45,   \/* FD write file error *\/$/;"	e	enum:hiEN_FD_ERR_CODE_E
ERR_GFX_INVALID_ID	include/hi_comm_vo.h	/^    ERR_GFX_INVALID_ID            = 0x68,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_GFX_NOT_BIND	include/hi_comm_vo.h	/^    ERR_GFX_NOT_BIND              = 0x66,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_GFX_NOT_DISABLE	include/hi_comm_vo.h	/^    ERR_GFX_NOT_DISABLE           = 0x65,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_GFX_NOT_UNBIND	include/hi_comm_vo.h	/^    ERR_GFX_NOT_UNBIND            = 0x67,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_ISP_ATTR_NOT_CFG	component/isp/include/hi_comm_isp.h	/^    ERR_ISP_ATTR_NOT_CFG            = 0x42,$/;"	e	enum:hiISP_ERR_CODE_E
ERR_ISP_ATTR_NOT_CFG	include/hi_comm_isp.h	/^    ERR_ISP_ATTR_NOT_CFG            = 0x42,$/;"	e	enum:hiISP_ERR_CODE_E
ERR_ISP_INVALID_ADDR	component/isp/include/hi_comm_isp.h	/^    ERR_ISP_INVALID_ADDR            = 0x44,$/;"	e	enum:hiISP_ERR_CODE_E
ERR_ISP_INVALID_ADDR	include/hi_comm_isp.h	/^    ERR_ISP_INVALID_ADDR            = 0x44,$/;"	e	enum:hiISP_ERR_CODE_E
ERR_ISP_MEM_NOT_INIT	component/isp/include/hi_comm_isp.h	/^    ERR_ISP_MEM_NOT_INIT            = 0x41,$/;"	e	enum:hiISP_ERR_CODE_E
ERR_ISP_MEM_NOT_INIT	include/hi_comm_isp.h	/^    ERR_ISP_MEM_NOT_INIT            = 0x41,$/;"	e	enum:hiISP_ERR_CODE_E
ERR_ISP_NOMEM	component/isp/include/hi_comm_isp.h	/^    ERR_ISP_NOMEM                   = 0x45,$/;"	e	enum:hiISP_ERR_CODE_E
ERR_ISP_NOMEM	include/hi_comm_isp.h	/^    ERR_ISP_NOMEM                   = 0x45,$/;"	e	enum:hiISP_ERR_CODE_E
ERR_ISP_NOT_INIT	component/isp/include/hi_comm_isp.h	/^    ERR_ISP_NOT_INIT                = 0x40,$/;"	e	enum:hiISP_ERR_CODE_E
ERR_ISP_NOT_INIT	include/hi_comm_isp.h	/^    ERR_ISP_NOT_INIT                = 0x40,$/;"	e	enum:hiISP_ERR_CODE_E
ERR_ISP_NO_INT	component/isp/include/hi_comm_isp.h	/^    ERR_ISP_NO_INT                  = 0x46,$/;"	e	enum:hiISP_ERR_CODE_E
ERR_ISP_NO_INT	include/hi_comm_isp.h	/^    ERR_ISP_NO_INT                  = 0x46,$/;"	e	enum:hiISP_ERR_CODE_E
ERR_ISP_SNS_UNREGISTER	component/isp/include/hi_comm_isp.h	/^    ERR_ISP_SNS_UNREGISTER          = 0x43,$/;"	e	enum:hiISP_ERR_CODE_E
ERR_ISP_SNS_UNREGISTER	include/hi_comm_isp.h	/^    ERR_ISP_SNS_UNREGISTER          = 0x43,$/;"	e	enum:hiISP_ERR_CODE_E
ERR_IVE_BUTT	include/hi_comm_ive.h	/^    ERR_IVE_BUTT$/;"	e	enum:hiEN_IVE_ERR_CODE_E
ERR_IVE_OPEN_FILE	include/hi_comm_ive.h	/^    ERR_IVE_OPEN_FILE      = 0x42,   \/* IVE open file error *\/$/;"	e	enum:hiEN_IVE_ERR_CODE_E
ERR_IVE_QUERY_TIMEOUT	include/hi_comm_ive.h	/^    ERR_IVE_QUERY_TIMEOUT  = 0x41,   \/* IVE query timeout *\/$/;"	e	enum:hiEN_IVE_ERR_CODE_E
ERR_IVE_READ_FILE	include/hi_comm_ive.h	/^    ERR_IVE_READ_FILE      = 0x43,   \/* IVE read file error *\/$/;"	e	enum:hiEN_IVE_ERR_CODE_E
ERR_IVE_SYS_TIMEOUT	include/hi_comm_ive.h	/^    ERR_IVE_SYS_TIMEOUT    = 0x40,   \/* IVE process timeout *\/$/;"	e	enum:hiEN_IVE_ERR_CODE_E
ERR_IVE_WRITE_FILE	include/hi_comm_ive.h	/^    ERR_IVE_WRITE_FILE     = 0x44,   \/* IVE write file error *\/$/;"	e	enum:hiEN_IVE_ERR_CODE_E
ERR_LEVEL_E	include/hi_errno.h	/^}ERR_LEVEL_E;$/;"	t	typeref:enum:hiERR_LEVEL_E
ERR_VI_CFG_TIMEOUT	include/hi_comm_vi.h	/^    ERR_VI_CFG_TIMEOUT,                 \/* config timeout*\/$/;"	e	enum:hiEN_VIU_ERR_CODE_E
ERR_VI_DIS_PROCESS_FAIL	include/hi_comm_vi.h	/^    ERR_VI_DIS_PROCESS_FAIL,			\/* dis process failed *\/$/;"	e	enum:hiEN_VIU_ERR_CODE_E
ERR_VI_FAILED_BINDED	include/hi_comm_vi.h	/^    ERR_VI_FAILED_BINDED,               \/* device or channel not unbind *\/$/;"	e	enum:hiEN_VIU_ERR_CODE_E
ERR_VI_FAILED_CHNOTDISABLE	include/hi_comm_vi.h	/^    ERR_VI_FAILED_CHNOTDISABLE,         \/* channel not disable*\/$/;"	e	enum:hiEN_VIU_ERR_CODE_E
ERR_VI_FAILED_NOTBIND	include/hi_comm_vi.h	/^    ERR_VI_FAILED_NOTBIND,              \/* device or channel not bind *\/$/;"	e	enum:hiEN_VIU_ERR_CODE_E
ERR_VI_FAILED_NOTDISABLE	include/hi_comm_vi.h	/^    ERR_VI_FAILED_NOTDISABLE,           \/* device not disable*\/$/;"	e	enum:hiEN_VIU_ERR_CODE_E
ERR_VI_FAILED_NOTENABLE	include/hi_comm_vi.h	/^    ERR_VI_FAILED_NOTENABLE = 64,       \/* device or channel not enable*\/$/;"	e	enum:hiEN_VIU_ERR_CODE_E
ERR_VI_INVALID_PHYCHNID	include/hi_comm_vi.h	/^    ERR_VI_INVALID_PHYCHNID,            \/* invalid phychn id*\/$/;"	e	enum:hiEN_VIU_ERR_CODE_E
ERR_VI_INVALID_WAYID	include/hi_comm_vi.h	/^    ERR_VI_INVALID_WAYID,               \/* invlalid way ID     *\/$/;"	e	enum:hiEN_VIU_ERR_CODE_E
ERR_VI_NORM_UNMATCH	include/hi_comm_vi.h	/^    ERR_VI_NORM_UNMATCH,                \/* video norm of ADC and VIU is unmatch*\/$/;"	e	enum:hiEN_VIU_ERR_CODE_E
ERR_VO_BUTT	include/hi_comm_vo.h	/^    ERR_VO_BUTT$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_CCD_INVALID_PAT	include/hi_comm_vo.h	/^    ERR_VO_CCD_INVALID_PAT        = 0x4c,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_CCD_INVALID_POS	include/hi_comm_vo.h	/^    ERR_VO_CCD_INVALID_POS        = 0x4d,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_CHN_AREA_OVERLAP	include/hi_comm_vo.h	/^    ERR_VO_CHN_AREA_OVERLAP       = 0x6b,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_CHN_NOT_ALLOC	include/hi_comm_vo.h	/^    ERR_VO_CHN_NOT_ALLOC          = 0x4b,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_CHN_NOT_CONFIG	include/hi_comm_vo.h	/^    ERR_VO_CHN_NOT_CONFIG         = 0x4a,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_CHN_NOT_DISABLE	include/hi_comm_vo.h	/^    ERR_VO_CHN_NOT_DISABLE        = 0x48,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_CHN_NOT_ENABLE	include/hi_comm_vo.h	/^    ERR_VO_CHN_NOT_ENABLE         = 0x49,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_GRP_BASE_NOT_CFG	include/hi_comm_vo.h	/^    ERR_VO_GRP_BASE_NOT_CFG       = 0x64,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_GRP_CHN_EMPTY	include/hi_comm_vo.h	/^    ERR_VO_GRP_CHN_EMPTY          = 0x5a,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_GRP_CHN_FULL	include/hi_comm_vo.h	/^    ERR_VO_GRP_CHN_FULL           = 0x59,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_GRP_CHN_HAS_REG	include/hi_comm_vo.h	/^    ERR_VO_GRP_CHN_HAS_REG        = 0x61,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_GRP_CHN_NOT_EMPTY	include/hi_comm_vo.h	/^    ERR_VO_GRP_CHN_NOT_EMPTY      = 0x5b,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_GRP_CHN_NOT_REG	include/hi_comm_vo.h	/^    ERR_VO_GRP_CHN_NOT_REG        = 0x62,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_GRP_CHN_NOT_UNREG	include/hi_comm_vo.h	/^    ERR_VO_GRP_CHN_NOT_UNREG      = 0x63,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_GRP_HAS_CREATED	include/hi_comm_vo.h	/^    ERR_VO_GRP_HAS_CREATED        = 0x57,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_GRP_INVALID_BASE_PTS	include/hi_comm_vo.h	/^    ERR_VO_GRP_INVALID_BASE_PTS   = 0x5d,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_GRP_INVALID_FRMRATE	include/hi_comm_vo.h	/^    ERR_VO_GRP_INVALID_FRMRATE    = 0x60,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_GRP_INVALID_ID	include/hi_comm_vo.h	/^    ERR_VO_GRP_INVALID_ID         = 0x55,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_GRP_INVALID_SYN_MODE	include/hi_comm_vo.h	/^    ERR_VO_GRP_INVALID_SYN_MODE   = 0x5c,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_GRP_NOT_CREATE	include/hi_comm_vo.h	/^    ERR_VO_GRP_NOT_CREATE         = 0x56,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_GRP_NOT_DESTROY	include/hi_comm_vo.h	/^    ERR_VO_GRP_NOT_DESTROY        = 0x58,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_GRP_NOT_START	include/hi_comm_vo.h	/^    ERR_VO_GRP_NOT_START          = 0x5e,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_GRP_NOT_STOP	include/hi_comm_vo.h	/^    ERR_VO_GRP_NOT_STOP           = 0x5f,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_INVALID_RECT_PARA	include/hi_comm_vo.h	/^    ERR_VO_INVALID_RECT_PARA      = 0x50,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_INVALID_VFRAME	include/hi_comm_vo.h	/^    ERR_VO_INVALID_VFRAME         = 0x4f,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_NOT_CONFIG	include/hi_comm_vo.h	/^    ERR_VO_NOT_CONFIG             = 0x47,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_NOT_DISABLE	include/hi_comm_vo.h	/^    ERR_VO_NOT_DISABLE            = 0x46,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_NOT_ENABLE	include/hi_comm_vo.h	/^    ERR_VO_NOT_ENABLE             = 0x45,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_SETBEGIN_ALREADY	include/hi_comm_vo.h	/^    ERR_VO_SETBEGIN_ALREADY       = 0x51,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_SETBEGIN_NOTYET	include/hi_comm_vo.h	/^    ERR_VO_SETBEGIN_NOTYET        = 0x52,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_SETEND_ALREADY	include/hi_comm_vo.h	/^    ERR_VO_SETEND_ALREADY         = 0x53,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_SETEND_NOTYET	include/hi_comm_vo.h	/^    ERR_VO_SETEND_NOTYET          = 0x54,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_WAIT_TIMEOUT	include/hi_comm_vo.h	/^    ERR_VO_WAIT_TIMEOUT           = 0x4e,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_WBC_HAS_BIND	include/hi_comm_vo.h	/^    ERR_VO_WBC_HAS_BIND           = 0x70,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_WBC_HAS_CONFIG	include/hi_comm_vo.h	/^    ERR_VO_WBC_HAS_CONFIG         = 0x71, $/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_WBC_NOT_BIND	include/hi_comm_vo.h	/^    ERR_VO_WBC_NOT_BIND           = 0x72,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_WBC_NOT_CONFIG	include/hi_comm_vo.h	/^    ERR_VO_WBC_NOT_CONFIG         = 0x6a,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
ERR_VO_WBC_NOT_DISABLE	include/hi_comm_vo.h	/^    ERR_VO_WBC_NOT_DISABLE        = 0x69,$/;"	e	enum:hiEN_VOU_ERR_CODE_E
EXP	component/isp/firmware/src/algorithms/isp_uvnr.c	/^static const float EXP = 2.7182818;$/;"	v	file:
EXPOSURE_ADDR_H	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	47;"	d	file:
EXPOSURE_ADDR_H	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	48;"	d	file:
EXPOSURE_ADDR_HHH	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	47;"	d	file:
EXPOSURE_ADDR_L	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	48;"	d	file:
EXPOSURE_ADDR_L	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	49;"	d	file:
EXPOSURE_LEVEL	sample/scene_auto/src/include/hi_sceneauto_define.h	10;"	d
EXPOSURE_TIME	component/isp/sensor/aptina_9m034/m034_cmos.c	45;"	d	file:
EXPOSURE_TIME	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	48;"	d	file:
EXPOSURE_TIME	component/isp/sensor/ar0130/ar0130_cmos.c	43;"	d	file:
EXP_RATIO_MAX	component/isp/firmware/drv/isp.h	63;"	d
EXP_RATIO_MIN	component/isp/firmware/drv/isp.h	64;"	d
EXT_PATH	component/isp/3a/sample_ae/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/$(EXTDRV)$/;"	m
EXT_PATH	component/isp/3a/sample_ae/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/extdrv$/;"	m
EXT_PATH	component/isp/firmware/src/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/$(EXTDRV)$/;"	m
EXT_PATH	component/isp/firmware/src/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/extdrv$/;"	m
EXT_PATH	component/isp/iniparser/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/$(EXTDRV)$/;"	m
EXT_PATH	component/isp/iniparser/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/extdrv$/;"	m
EXT_PATH	component/isp/sensor/aptina_9m034/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/$(EXTDRV)$/;"	m
EXT_PATH	component/isp/sensor/aptina_ar0230/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/$(EXTDRV)$/;"	m
EXT_PATH	component/isp/sensor/ar0130/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/$(EXTDRV)$/;"	m
EXT_PATH	component/isp/sensor/hi_cmoscfg/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/$(EXTDRV)$/;"	m
EXT_PATH	component/isp/sensor/hi_cmoscfg/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/extdrv$/;"	m
EXT_PATH	component/isp/sensor/omnivision_ov2718/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/$(EXTDRV)$/;"	m
EXT_PATH	component/isp/sensor/omnivision_ov9712/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/$(EXTDRV)$/;"	m
EXT_PATH	component/isp/sensor/omnivision_ov9732/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/$(EXTDRV)$/;"	m
EXT_PATH	component/isp/sensor/omnivision_ov9750/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/$(EXTDRV)$/;"	m
EXT_PATH	component/isp/sensor/omnivision_ov9752/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/$(EXTDRV)$/;"	m
EXT_PATH	component/isp/sensor/panasonic_mn34222/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/$(EXTDRV)$/;"	m
EXT_PATH	component/isp/sensor/sony_imx222/Makefile	/^EXT_PATH := $(SDK_PATH)\/mpp\/$(EXTDRV)$/;"	m
EXT_REG_BASE	component/isp/include/hi_vreg.h	51;"	d
EXT_REG_BASE	include/hi_io.h	51;"	d
EXT_REG_BASE	include/hi_vreg.h	51;"	d
EXT_REG_BASE_ISP	include/hi_io.h	54;"	d
EXT_REG_BASE_VEDU	include/hi_io.h	57;"	d
EXT_REG_BASE_VIU	include/hi_io.h	55;"	d
EXT_REG_BASE_VOU	include/hi_io.h	58;"	d
EXT_REG_BASE_VPP	include/hi_io.h	56;"	d
EX__FILE_LINE	include/hi_debug.h	54;"	d
E_MBDEFAULT	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    E_MBDEFAULT = 2$/;"	e	enum:HI_MBRCMODE_E	file:
E_MBINTEG	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    E_MBINTEG = 0,$/;"	e	enum:HI_MBRCMODE_E	file:
E_MBSTEP	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    E_MBSTEP = 1,$/;"	e	enum:HI_MBRCMODE_E	file:
EdgeThdDelta	component/isp/firmware/src/algorithms/isp_sharpen.c	/^static const HI_U16 EdgeThdDelta[ISP_AUTO_ISO_STENGTH_NUM]={30,50,80,100,150,200,250,300,350,400,450,500,500,500,500,500};$/;"	v	file:
EdgeThdDeltaWDR	component/isp/firmware/src/algorithms/isp_sharpen.c	/^static const HI_U16 EdgeThdDeltaWDR[ISP_AUTO_ISO_STENGTH_NUM]={1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1};$/;"	v	file:
EncMadiCal	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^int EncMadiCal(IVE_IMAGE_S *pstDstImage,IVE_IMAGE_S *pstSrcImage,int offsetxy)	$/;"	f
EncSetMbQp	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 EncSetMbQp(int EncChn,int *ps32Hist,int width,int height,int u32HistSize)$/;"	f
EncSetMbQpSec	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_S32 EncSetMbQpSec(int EncChn,int *ps32Hist,int width,int height,int u32HistSize)$/;"	f
ExTfThr	include/hi_comm_vpss.h	/^    HI_U8 ExTfThr : 5;  \/*[0, 31]*\/$/;"	m	struct:__anon8
F2	component/isp/firmware/src/algorithms/isp_drc.c	/^    HI_U32    F2;$/;"	m	struct:hiISP_DRC_S	file:
FBIOFLIP_SURFACE	include/hifb.h	62;"	d
FBIOGET_ALPHA_HIFB	include/hifb.h	37;"	d
FBIOGET_CANVAS_BUFFER	include/hifb.h	344;"	d
FBIOGET_CAPABILITY_HIFB	include/hifb.h	55;"	d
FBIOGET_COLORKEY_HIFB	include/hifb.h	33;"	d
FBIOGET_COMPRESSION_HIFB	include/hifb.h	67;"	d
FBIOGET_CURSOR_ALPHA	include/hifb.h	263;"	d
FBIOGET_CURSOR_COLORKEY	include/hifb.h	261;"	d
FBIOGET_CURSOR_INFO	include/hifb.h	252;"	d
FBIOGET_CURSOR_POS	include/hifb.h	258;"	d
FBIOGET_CURSOR_STATE	include/hifb.h	255;"	d
FBIOGET_DEFLICKER_HIFB	include/hifb.h	45;"	d
FBIOGET_LAYER_INFO	include/hifb.h	342;"	d
FBIOGET_MDDRDETECT_HIFB	include/hifb.h	364;"	d
FBIOGET_MIRROR_MODE	include/hifb.h	354;"	d
FBIOGET_ROTATE_MODE	include/hifb.h	359;"	d
FBIOGET_SCREENSIZE	include/hifb.h	59;"	d
FBIOGET_SCREEN_ORIGIN_HIFB	include/hifb.h	41;"	d
FBIOGET_SHOW_HIFB	include/hifb.h	53;"	d
FBIOGET_VBLANK_HIFB	include/hifb.h	49;"	d
FBIOPUT_ALPHA_HIFB	include/hifb.h	39;"	d
FBIOPUT_COLORKEY_HIFB	include/hifb.h	35;"	d
FBIOPUT_COMPRESSION_HIFB	include/hifb.h	65;"	d
FBIOPUT_CURSOR_ALPHA	include/hifb.h	262;"	d
FBIOPUT_CURSOR_ATTCHCURSOR	include/hifb.h	267;"	d
FBIOPUT_CURSOR_COLORKEY	include/hifb.h	260;"	d
FBIOPUT_CURSOR_DETACHCURSOR	include/hifb.h	268;"	d
FBIOPUT_CURSOR_INFO	include/hifb.h	251;"	d
FBIOPUT_CURSOR_POS	include/hifb.h	257;"	d
FBIOPUT_CURSOR_STATE	include/hifb.h	254;"	d
FBIOPUT_DEFLICKER_HIFB	include/hifb.h	47;"	d
FBIOPUT_LAYER_INFO	include/hifb.h	340;"	d
FBIOPUT_MDDRDETECT_HIFB	include/hifb.h	362;"	d
FBIOPUT_MIRROR_MODE	include/hifb.h	352;"	d
FBIOPUT_ROTATE_MODE	include/hifb.h	357;"	d
FBIOPUT_SCREENSIZE	include/hifb.h	57;"	d
FBIOPUT_SCREEN_ORIGIN_HIFB	include/hifb.h	43;"	d
FBIOPUT_SHOW_HIFB	include/hifb.h	51;"	d
FBIO_REFRESH	include/hifb.h	346;"	d
FBIO_WAITFOR_FREFRESH_DONE	include/hifb.h	349;"	d
FD_CHN	include/hi_common.h	/^typedef HI_S32 FD_CHN;$/;"	t
FILE_NAME_LEN	sample/common/sample_comm.h	58;"	d
FISHEYE_ATTR_S	include/hi_comm_fisheye.h	/^}FISHEYE_ATTR_S;$/;"	t	typeref:struct:hiFISHEYE_ATTR_S
FISHEYE_CEILING_MOUNT	include/hi_comm_fisheye.h	/^	FISHEYE_CEILING_MOUNT	= 1,		\/* ceiling mount mode *\/$/;"	e	enum:hiFISHEYE_MOUNT_MODE_E
FISHEYE_CONFIG_S	include/hi_comm_fisheye.h	/^}FISHEYE_CONFIG_S;$/;"	t	typeref:struct:hiFISHEYE_CONFIG_S
FISHEYE_DESKTOP_MOUNT	include/hi_comm_fisheye.h	/^	FISHEYE_DESKTOP_MOUNT 	= 0,		\/* desktop mount mode *\/$/;"	e	enum:hiFISHEYE_MOUNT_MODE_E
FISHEYE_HANDLE	include/hi_comm_fisheye.h	/^typedef HI_S32      FISHEYE_HANDLE;$/;"	t
FISHEYE_JOB_CONFIG_S	include/hi_comm_fisheye.h	/^}FISHEYE_JOB_CONFIG_S;$/;"	t	typeref:struct:hiFISHEYE_JOB_CONFIG_S
FISHEYE_LMFCOEF_NUM	include/hi_comm_fisheye.h	44;"	d
FISHEYE_MAX_REGION_NUM	include/hi_comm_fisheye.h	43;"	d
FISHEYE_MODULE_PARAMS_S	include/hi_module_param.h	/^}FISHEYE_MODULE_PARAMS_S;$/;"	t	typeref:struct:hiFISHEYE_MODULE_PARAMS_S
FISHEYE_MOUNT_MODE_BUTT	include/hi_comm_fisheye.h	/^    FISHEYE_MOUNT_MODE_BUTT$/;"	e	enum:hiFISHEYE_MOUNT_MODE_E
FISHEYE_MOUNT_MODE_E	include/hi_comm_fisheye.h	/^}FISHEYE_MOUNT_MODE_E;$/;"	t	typeref:enum:hiFISHEYE_MOUNT_MODE_E
FISHEYE_NO_TRANSFORMATION	include/hi_comm_fisheye.h	/^	FISHEYE_NO_TRANSFORMATION 	= 3, 	\/* no fisheye correction *\/$/;"	e	enum:hiFISHEYE_VIEW_MODE_E
FISHEYE_REGION_ATTR_S	include/hi_comm_fisheye.h	/^}FISHEYE_REGION_ATTR_S;$/;"	t	typeref:struct:hiFISHEYE_REGION_ATTR_S
FISHEYE_TASK_ATTR_S	include/hi_comm_fisheye.h	/^} FISHEYE_TASK_ATTR_S;$/;"	t	typeref:struct:hiFISHEYE_TASK_ATTR_S
FISHEYE_VIEW_180_PANORAMA	include/hi_comm_fisheye.h	/^	FISHEYE_VIEW_180_PANORAMA	= 1,	\/* 180 panorama mode of fisheye correction *\/	$/;"	e	enum:hiFISHEYE_VIEW_MODE_E
FISHEYE_VIEW_360_PANORAMA	include/hi_comm_fisheye.h	/^	FISHEYE_VIEW_360_PANORAMA   = 0, 	\/* 360 panorama mode of fisheye correction *\/$/;"	e	enum:hiFISHEYE_VIEW_MODE_E
FISHEYE_VIEW_MODE_BUTT	include/hi_comm_fisheye.h	/^    FISHEYE_VIEW_MODE_BUTT$/;"	e	enum:hiFISHEYE_VIEW_MODE_E
FISHEYE_VIEW_MODE_E	include/hi_comm_fisheye.h	/^}FISHEYE_VIEW_MODE_E;$/;"	t	typeref:enum:hiFISHEYE_VIEW_MODE_E
FISHEYE_VIEW_NORMAL	include/hi_comm_fisheye.h	/^	FISHEYE_VIEW_NORMAL   		= 2, 	\/* normal mode of fisheye correction *\/$/;"	e	enum:hiFISHEYE_VIEW_MODE_E
FISHEYE_WALL_MOUNT	include/hi_comm_fisheye.h	/^	FISHEYE_WALL_MOUNT   	= 2,		\/* wall mount mode *\/$/;"	e	enum:hiFISHEYE_MOUNT_MODE_E
FLOOR_2_POWER	include/hi_math.h	85;"	d
FN_MOD_Exit	component/isp/firmware/drv/mod_ext.h	/^typedef HI_VOID FN_MOD_Exit(HI_VOID);$/;"	t
FN_MOD_Exit	include/mod_ext.h	/^typedef HI_VOID FN_MOD_Exit(HI_VOID);$/;"	t
FN_MOD_Init	component/isp/firmware/drv/mod_ext.h	/^typedef HI_S32 FN_MOD_Init(HI_VOID *);$/;"	t
FN_MOD_Init	include/mod_ext.h	/^typedef HI_S32 FN_MOD_Init(HI_VOID *);$/;"	t
FN_MOD_Notify	component/isp/firmware/drv/mod_ext.h	/^typedef HI_VOID FN_MOD_Notify(MOD_NOTICE_ID_E enNoticeId);$/;"	t
FN_MOD_Notify	include/mod_ext.h	/^typedef HI_VOID FN_MOD_Notify(MOD_NOTICE_ID_E enNoticeId);$/;"	t
FN_MOD_QueryState	component/isp/firmware/drv/mod_ext.h	/^typedef HI_VOID FN_MOD_QueryState(MOD_STATE_E *pstState);$/;"	t
FN_MOD_QueryState	include/mod_ext.h	/^typedef HI_VOID FN_MOD_QueryState(MOD_STATE_E *pstState);$/;"	t
FN_MOD_VerChecker	component/isp/firmware/drv/mod_ext.h	/^typedef HI_U32 FN_MOD_VerChecker(HI_VOID);$/;"	t
FN_MOD_VerChecker	include/mod_ext.h	/^typedef HI_U32 FN_MOD_VerChecker(HI_VOID);$/;"	t
FPNExtRegsDefault	component/isp/firmware/src/algorithms/isp_fpn.c	/^static HI_VOID FPNExtRegsDefault(HI_VOID)$/;"	f	file:
FPNExtRegsInitialize	component/isp/firmware/src/algorithms/isp_fpn.c	/^static HI_VOID FPNExtRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
FPNReadExtregs	component/isp/firmware/src/algorithms/isp_fpn.c	/^static HI_S32 FPNReadExtregs(ISP_DEV IspDev)$/;"	f	file:
FPNRegsDefault	component/isp/firmware/src/algorithms/isp_fpn.c	/^static HI_VOID FPNRegsDefault(HI_VOID) $/;"	f	file:
FPNRegsInitialize	component/isp/firmware/src/algorithms/isp_fpn.c	/^static HI_VOID FPNRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
FPNUpdateExtRegs	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32 FPNUpdateExtRegs(ISP_DEV IspDev)$/;"	f
FPN_CHN_NUM	component/isp/firmware/src/algorithms/isp_fpn.c	46;"	d	file:
FPN_MODE_BUTT	component/isp/firmware/drv/mkp_vi.h	/^    FPN_MODE_BUTT$/;"	e	enum:hiVI_FPN_WORK_MODE_E
FPN_MODE_CALIBRATE	component/isp/firmware/drv/mkp_vi.h	/^    FPN_MODE_CALIBRATE,$/;"	e	enum:hiVI_FPN_WORK_MODE_E
FPN_MODE_CORRECTION	component/isp/firmware/drv/mkp_vi.h	/^    FPN_MODE_CORRECTION ,$/;"	e	enum:hiVI_FPN_WORK_MODE_E
FPN_MODE_NONE	component/isp/firmware/drv/mkp_vi.h	/^    FPN_MODE_NONE	= 0x0,$/;"	e	enum:hiVI_FPN_WORK_MODE_E
FPN_OVERFLOWTHR	component/isp/firmware/src/algorithms/isp_fpn.c	39;"	d	file:
FPN_OVERFLOWTHR_OFF	component/isp/firmware/src/algorithms/isp_fpn.c	40;"	d	file:
FPS_CTRL_S	include/hi_math.h	/^} FPS_CTRL_S;$/;"	t	typeref:struct:hiFPS_CTRL_S
FRACTION32	include/hi_math.h	137;"	d
FRAMECNT	component/isp/defog/isp_dehaze.h	28;"	d
FRAMECNT	include/isp_dehaze.h	28;"	d
FRAME_FLAG_BUTT	include/hi_comm_video.h	/^    FRAME_FLAG_BUTT$/;"	e	enum:hiFRAME_STATE_E
FRAME_FLAG_E	include/hi_comm_video.h	/^} FRAME_FLAG_E;$/;"	t	typeref:enum:hiFRAME_STATE_E
FRAME_FLAG_FLASH_OFF	include/hi_comm_video.h	/^    FRAME_FLAG_FLASH_OFF     = 0,$/;"	e	enum:hiFRAME_STATE_E
FRAME_FLAG_FLASH_ON	include/hi_comm_video.h	/^    FRAME_FLAG_FLASH_ON      = 1,$/;"	e	enum:hiFRAME_STATE_E
FRAME_FLAG_FLASH_TYPE_MASK	include/hi_comm_video.h	271;"	d
FRAME_FLAG_FRAME_TYPE_MASK	include/hi_comm_video.h	269;"	d
FRAME_FLAG_REF_TYPE_MASK	include/hi_comm_video.h	270;"	d
FRAME_FLAG_SNAP_0REF_CUR	include/hi_comm_video.h	/^    FRAME_FLAG_SNAP_0REF_CUR     = 0x4 << 4,$/;"	e	enum:hiFRAME_STATE_E
FRAME_FLAG_SNAP_2REF_CUR	include/hi_comm_video.h	/^    FRAME_FLAG_SNAP_2REF_CUR  = 0x6 << 4,$/;"	e	enum:hiFRAME_STATE_E
FRAME_FLAG_SNAP_2REF_REF	include/hi_comm_video.h	/^    FRAME_FLAG_SNAP_2REF_REF = 0x2 << 4,$/;"	e	enum:hiFRAME_STATE_E
FRAME_FLAG_SNAP_END	include/hi_comm_video.h	/^	FRAME_FLAG_SNAP_END      = 0x1 << 31,$/;"	e	enum:hiFRAME_STATE_E
FRAME_FLAG_SNAP_NORMAL	include/hi_comm_video.h	/^    FRAME_FLAG_SNAP_NORMAL      = 0x1 << 8,$/;"	e	enum:hiFRAME_STATE_E
FRAME_FLAG_SNAP_PRO	include/hi_comm_video.h	/^    FRAME_FLAG_SNAP_PRO      = 0x2 << 8,$/;"	e	enum:hiFRAME_STATE_E
FRAME_FLASH_BUTT	include/hi_comm_video.h	/^    FRAME_FLASH_BUTT,$/;"	e	enum:hiFRAME_FLASH_TYPE_E
FRAME_FLASH_OFF	include/hi_comm_video.h	/^    FRAME_FLASH_OFF  = 0,$/;"	e	enum:hiFRAME_FLASH_TYPE_E
FRAME_FLASH_ON	include/hi_comm_video.h	/^    FRAME_FLASH_ON   = 1,$/;"	e	enum:hiFRAME_FLASH_TYPE_E
FRAME_FLASH_TYPE_E	include/hi_comm_video.h	/^} FRAME_FLASH_TYPE_E;$/;"	t	typeref:enum:hiFRAME_FLASH_TYPE_E
FRAME_LINES	component/isp/sensor/aptina_9m034/m034_cmos.c	48;"	d	file:
FRAME_LINES	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	47;"	d	file:
FRAME_LINES	component/isp/sensor/ar0130/ar0130_cmos.c	46;"	d	file:
FRAME_LINES_2M_1080p	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	55;"	d	file:
FRAME_LINES_720P	component/isp/sensor/aptina_9m034/m034_cmos.c	55;"	d	file:
FRAME_LINES_720P	component/isp/sensor/ar0130/ar0130_cmos.c	53;"	d	file:
FRAME_LINES_960P	component/isp/sensor/aptina_9m034/m034_cmos.c	56;"	d	file:
FRAME_LINES_960P	component/isp/sensor/ar0130/ar0130_cmos.c	54;"	d	file:
FRAME_SUPPLEMENT_INFO_S	include/hi_comm_video.h	/^} FRAME_SUPPLEMENT_INFO_S;$/;"	t	typeref:struct:hiFRAME_SUPPLEMENT_INFO_S
FRMLOST_BUTT	include/hi_comm_rc.h	/^    FRMLOST_BUTT,$/;"	e	enum:hiVENC_FRAMELOST_MODE_E
FRMLOST_NORMAL	include/hi_comm_rc.h	/^    FRMLOST_NORMAL=0,                                \/*normal mode*\/         $/;"	e	enum:hiVENC_FRAMELOST_MODE_E
FRMLOST_PSKIP	include/hi_comm_rc.h	/^    FRMLOST_PSKIP,                                  \/*pskip*\/ $/;"	e	enum:hiVENC_FRAMELOST_MODE_E
FSWDRStitchErrThreshCal	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	/^HI_S32 FSWDRStitchErrThreshCal(ISP_FS_WDR_S *pstFSWDR, HI_U32 u32Iso)$/;"	f
FS_WDR_COMBINE_BUTT	component/isp/include/hi_comm_isp.h	/^    FS_WDR_COMBINE_BUTT$/;"	e	enum:hiISP_COMBINE_MODE_E
FS_WDR_COMBINE_BUTT	include/hi_comm_isp.h	/^    FS_WDR_COMBINE_BUTT$/;"	e	enum:hiISP_COMBINE_MODE_E
FS_WDR_COMBINE_LONG_FIRST	component/isp/include/hi_comm_isp.h	/^    FS_WDR_COMBINE_LONG_FIRST = 1,  \/* Long exposure data is used when combining *\/$/;"	e	enum:hiISP_COMBINE_MODE_E
FS_WDR_COMBINE_LONG_FIRST	include/hi_comm_isp.h	/^    FS_WDR_COMBINE_LONG_FIRST = 1,  \/* Long exposure data is used when combining *\/$/;"	e	enum:hiISP_COMBINE_MODE_E
FS_WDR_COMBINE_SHORT_FIRST	component/isp/include/hi_comm_isp.h	/^    FS_WDR_COMBINE_SHORT_FIRST = 0, \/* Short exposure data is used when combining *\/$/;"	e	enum:hiISP_COMBINE_MODE_E
FS_WDR_COMBINE_SHORT_FIRST	include/hi_comm_isp.h	/^    FS_WDR_COMBINE_SHORT_FIRST = 0, \/* Short exposure data is used when combining *\/$/;"	e	enum:hiISP_COMBINE_MODE_E
FS_WDR_GET_CTX	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	38;"	d	file:
FULL_LINES_MAX	component/isp/sensor/aptina_9m034/m034_cmos.c	43;"	d	file:
FULL_LINES_MAX	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	43;"	d	file:
FULL_LINES_MAX	component/isp/sensor/ar0130/ar0130_cmos.c	41;"	d	file:
FULL_LINES_MAX	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	45;"	d	file:
FULL_LINES_MAX	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	45;"	d	file:
FULL_LINES_MAX	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	46;"	d	file:
FULL_LINES_MAX	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	45;"	d	file:
FULL_LINES_MAX	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	45;"	d	file:
FULL_LINES_MAX	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	45;"	d	file:
FULL_LINES_MAX	component/isp/sensor/sony_imx222/imx222_cmos.c	40;"	d	file:
FUNC_ENTRY	component/isp/firmware/drv/mod_ext.h	95;"	d
FUNC_ENTRY	include/mod_ext.h	95;"	d
FUNC_ENTRY_NULL	component/isp/firmware/drv/mod_ext.h	97;"	d
FUNC_ENTRY_NULL	include/mod_ext.h	97;"	d
FileTrans_GetThmFromJpg	sample/common/sample_comm_venc.c	/^static HI_S32 FileTrans_GetThmFromJpg(HI_CHAR* JPGPath, HI_U32* DstSize)$/;"	f	file:
Filt_NUM	component/isp/firmware/src/algorithms/isp_green_equalization.c	62;"	d	file:
FpnProcWrite	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32 FpnProcWrite(ISP_DEV IspDev, ISP_CTRL_PROC_WRITE_S *pstProc)$/;"	f
FpsControl	include/hi_math.h	/^__inline static HI_BOOL FpsControl(FPS_CTRL_S *pFrmCtrl)$/;"	f
FrameExposure	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 FrameExposure;$/;"	m	struct:hiISP_DRC_REG_CFG_S
FrameWDRDisable	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	/^static HI_VOID FrameWDRDisable(ISP_DEV IspDev)$/;"	f	file:
FrameWDREnable	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	/^static HI_VOID FrameWDREnable(ISP_DEV IspDev)$/;"	f	file:
FrameWDRExtRegsDefault	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	/^static HI_VOID FrameWDRExtRegsDefault(HI_VOID)$/;"	f	file:
FrameWDRExtRegsInitialize	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	/^static HI_VOID FrameWDRExtRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
FrameWDRReadExtRegs	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	/^static HI_S32 FrameWDRReadExtRegs(ISP_DEV IspDev)$/;"	f	file:
FrameWDRRegsDefault	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	/^static HI_VOID FrameWDRRegsDefault(HI_VOID) $/;"	f	file:
FrameWDRRegsInitialize	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	/^static HI_VOID FrameWDRRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
G1	component/isp/firmware/src/algorithms/isp_drc.c	/^    HI_U32    G1;$/;"	m	struct:hiISP_DRC_S	file:
G2	component/isp/firmware/src/algorithms/isp_drc.c	/^    HI_U32    G2;$/;"	m	struct:hiISP_DRC_S	file:
G3	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8   G3[3][3];               \/\/ mid-band template                                                              \/\/ 8-bit  signed integer   \/\/ s8.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
G726_16K	include/hi_comm_aio.h	/^    G726_16K = 0,       \/* G726 16kbps, see RFC3551.txt  4.5.4 G726-16 *\/ $/;"	e	enum:hiG726_BPS_E
G726_24K	include/hi_comm_aio.h	/^    G726_24K,           \/* G726 24kbps, see RFC3551.txt  4.5.4 G726-24 *\/$/;"	e	enum:hiG726_BPS_E
G726_32K	include/hi_comm_aio.h	/^    G726_32K,           \/* G726 32kbps, see RFC3551.txt  4.5.4 G726-32 *\/$/;"	e	enum:hiG726_BPS_E
G726_40K	include/hi_comm_aio.h	/^    G726_40K,           \/* G726 40kbps, see RFC3551.txt  4.5.4 G726-40 *\/$/;"	e	enum:hiG726_BPS_E
G726_BPS	sample/common/sample_comm_audio.c	36;"	d	file:
G726_BPS_E	include/hi_comm_aio.h	/^} G726_BPS_E;$/;"	t	typeref:enum:hiG726_BPS_E
G726_BUTT	include/hi_comm_aio.h	/^    G726_BUTT,$/;"	e	enum:hiG726_BPS_E
GAIN_ADDR	component/isp/sensor/sony_imx222/imx222_cmos.c	43;"	d	file:
GAIN_CLIP_KNEE	component/isp/firmware/src/algorithms/isp_drc.c	74;"	d	file:
GAIN_CLIP_STEP	component/isp/firmware/src/algorithms/isp_drc.c	75;"	d	file:
GAIN_USER_LINEAR_SHIFT	component/isp/3a/sample_ae/sample_ae_adp.h	53;"	d
GAMMAFE_GET_CTX	component/isp/firmware/src/algorithms/isp_pregamma.c	58;"	d	file:
GAMMA_FE0_LUT_SIZE	component/isp/include/hi_comm_sns.h	137;"	d
GAMMA_FE0_LUT_SIZE	include/hi_comm_sns.h	137;"	d
GAMMA_FE0_NODE_NUM	component/isp/include/hi_comm_isp.h	53;"	d
GAMMA_FE0_NODE_NUM	include/hi_comm_isp.h	53;"	d
GAMMA_FE1_LUT_SIZE	component/isp/include/hi_comm_sns.h	138;"	d
GAMMA_FE1_LUT_SIZE	include/hi_comm_sns.h	138;"	d
GAMMA_FE1_NODE_NUM	component/isp/include/hi_comm_isp.h	54;"	d
GAMMA_FE1_NODE_NUM	include/hi_comm_isp.h	54;"	d
GAMMA_NODE_NUM	component/isp/include/hi_comm_isp.h	52;"	d
GAMMA_NODE_NUM	include/hi_comm_isp.h	52;"	d
GAMMA_NODE_NUMBER	component/isp/include/hi_comm_sns.h	170;"	d
GAMMA_NODE_NUMBER	include/hi_comm_sns.h	170;"	d
GE_GET_CTX	component/isp/firmware/src/algorithms/isp_green_equalization.c	77;"	d	file:
GE_TEST_INP	component/isp/firmware/src/algorithms/isp_green_equalization.c	32;"	d	file:
GE_TEST_YXW	component/isp/firmware/src/algorithms/isp_green_equalization.c	33;"	d	file:
GRAPHICS_LAYER_G0	sample/hifb/sample_hifb.c	60;"	d	file:
GRAPHIC_LAYER	include/hi_common.h	/^typedef HI_S32 GRAPHIC_LAYER;$/;"	t
G_DGC_ADDR	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	57;"	d	file:
G_DGC_ADDR	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	57;"	d	file:
GammaExtRegsDefault	component/isp/firmware/src/algorithms/isp_gamma.c	/^static HI_VOID GammaExtRegsDefault(HI_VOID)$/;"	f	file:
GammaExtRegsInitialize	component/isp/firmware/src/algorithms/isp_gamma.c	/^static HI_VOID GammaExtRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
GammaFeExtRegsDefault	component/isp/firmware/src/algorithms/isp_pregamma.c	/^static HI_VOID GammaFeExtRegsDefault(HI_VOID)$/;"	f	file:
GammaFeExtRegsInitialize	component/isp/firmware/src/algorithms/isp_pregamma.c	/^static HI_VOID GammaFeExtRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
GammaFeReadExtregs	component/isp/firmware/src/algorithms/isp_pregamma.c	/^static HI_S32 GammaFeReadExtregs(ISP_GAMMAFE_S *pstGammaFe)$/;"	f	file:
GammaFeRegsDefault	component/isp/firmware/src/algorithms/isp_pregamma.c	/^static HI_VOID GammaFeRegsDefault(HI_VOID) $/;"	f	file:
GammaFeRegsInitialize	component/isp/firmware/src/algorithms/isp_pregamma.c	/^static HI_VOID GammaFeRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
GammaInitLin	component/isp/firmware/src/algorithms/isp_gamma.c	/^HI_VOID GammaInitLin(HI_VOID)$/;"	f
GammaInitWDR	component/isp/firmware/src/algorithms/isp_gamma.c	/^HI_VOID GammaInitWDR(HI_VOID)$/;"	f
GammaReadExtregs	component/isp/firmware/src/algorithms/isp_gamma.c	/^static HI_S32 GammaReadExtregs(ISP_DEV IspDev)$/;"	f	file:
GammaRegsDefault	component/isp/firmware/src/algorithms/isp_gamma.c	/^static HI_VOID GammaRegsDefault(HI_VOID) $/;"	f	file:
GammaRegsInitialize	component/isp/firmware/src/algorithms/isp_gamma.c	/^static HI_VOID GammaRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
Gamma_Fe_LUT0	component/isp/firmware/src/algorithms/isp_pregamma.c	/^	HI_U16 Gamma_Fe_LUT0[GAMMA_FE0_LUT_SIZE];$/;"	m	struct:hiISP_GAMMAFE_S	file:
Gamma_Fe_LUT1	component/isp/firmware/src/algorithms/isp_pregamma.c	/^	HI_U32 Gamma_Fe_LUT1[GAMMA_FE1_LUT_SIZE];$/;"	m	struct:hiISP_GAMMAFE_S	file:
Gamma_Set	component/isp/firmware/src/algorithms/isp_gamma.c	/^HI_S32  Gamma_Set(ISP_DEV IspDev)$/;"	f
GeExtRegsDefault	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^static HI_VOID GeExtRegsDefault(HI_VOID)$/;"	f	file:
GeExtRegsInitialize	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^static HI_VOID GeExtRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
GeGetIsoIndex	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^static HI_U8 GeGetIsoIndex(HI_U32 u32Iso)$/;"	f	file:
GeGetStat	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^static HI_VOID GeGetStat(ISP_DEV IspDev)$/;"	f	file:
GeGetStrength	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^static HI_U16 GeGetStrength(HI_U32 u32Iso, ISP_GREEN_EQUALIZATION_S *pstGe)$/;"	f	file:
GeReadExtregs	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^static HI_S32 GeReadExtregs(ISP_DEV IspDev)$/;"	f	file:
GeRegsDefault	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^static HI_VOID GeRegsDefault(HI_VOID) $/;"	f	file:
GeRegsInitialize	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^static HI_VOID GeRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
Ge_GetRegCfg	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^static HI_VOID Ge_GetRegCfg(ISP_DEV IspDev, ISP_GE_REG_CFG_S* pstGeReg, HI_U32 iso)$/;"	f	file:
GenerateAsymmetry	component/isp/firmware/src/algorithms/isp_drc.c	/^static void GenerateAsymmetry(ISP_DRC_S *pstDrc)$/;"	f	file:
GetAHDAdptiveGain	component/isp/firmware/src/algorithms/isp_demosaic.c	/^HI_U16 GetAHDAdptiveGain(ISP_DEV IspDev, HI_U32 eIsoLevel, HI_U32 u32ISO2, HI_U32 u32ISO1, HI_S32 ISO)$/;"	f
GetBmpInfo	sample/common/loadbmp.c	/^HI_S32 GetBmpInfo(const char *filename,     OSD_BITMAPFILEHEADER  *pBmpFileHeader$/;"	f
GetExtName	sample/common/loadbmp.c	/^char * GetExtName(char * filename)$/;"	f
GetWeightedGain	component/isp/firmware/src/algorithms/isp_lsc.c	/^HI_U16 GetWeightedGain(HI_FLOAT f32Weight1, HI_FLOAT f32Weight2, HI_U32 u32X1,$/;"	f
GetYCFromRGB	include/hi_math.h	/^__inline static HI_VOID GetYCFromRGB(HI_U32 rgb, HI_U32 * pY, HI_U32 * pC)$/;"	f
H264E_IDR_PIC_ID_MODE_AUTO	include/hi_comm_venc.h	/^    H264E_IDR_PIC_ID_MODE_AUTO = 0,                \/*auto mode *\/$/;"	e	enum:hiH264E_IDR_PIC_ID_MODE_E
H264E_IDR_PIC_ID_MODE_BUTT	include/hi_comm_venc.h	/^    H264E_IDR_PIC_ID_MODE_BUTT,$/;"	e	enum:hiH264E_IDR_PIC_ID_MODE_E
H264E_IDR_PIC_ID_MODE_E	include/hi_comm_venc.h	/^}H264E_IDR_PIC_ID_MODE_E;$/;"	t	typeref:enum:hiH264E_IDR_PIC_ID_MODE_E
H264E_IDR_PIC_ID_MODE_USR	include/hi_comm_venc.h	/^    H264E_IDR_PIC_ID_MODE_USR,                     \/*user mode *\/$/;"	e	enum:hiH264E_IDR_PIC_ID_MODE_E
H264E_MAX_HEIGHT	include/hi_defines.h	71;"	d
H264E_MAX_HW_INDEX	include/hi_defines.h	84;"	d
H264E_MAX_VW_INDEX	include/hi_defines.h	86;"	d
H264E_MAX_WIDTH	include/hi_defines.h	70;"	d
H264E_MIN_HEIGHT	include/hi_defines.h	73;"	d
H264E_MIN_HW_INDEX	include/hi_defines.h	83;"	d
H264E_MIN_VW_INDEX	include/hi_defines.h	85;"	d
H264E_MIN_WIDTH	include/hi_defines.h	72;"	d
H264E_NALU_BUTT	include/hi_comm_venc.h	/^     H264E_NALU_BUTT        $/;"	e	enum:hiH264E_NALU_TYPE_E
H264E_NALU_IPSLICE	include/hi_comm_venc.h	/^     H264E_NALU_IPSLICE = 9,$/;"	e	enum:hiH264E_NALU_TYPE_E
H264E_NALU_ISLICE	include/hi_comm_venc.h	/^     H264E_NALU_ISLICE = 5,                         \/*ISLICE types*\/$/;"	e	enum:hiH264E_NALU_TYPE_E
H264E_NALU_PPS	include/hi_comm_venc.h	/^     H264E_NALU_PPS    = 8,                         \/*PPS types*\/$/;"	e	enum:hiH264E_NALU_TYPE_E
H264E_NALU_PSLICE	include/hi_comm_venc.h	/^     H264E_NALU_PSLICE = 1,                         \/*PSLICE types*\/$/;"	e	enum:hiH264E_NALU_TYPE_E
H264E_NALU_SEI	include/hi_comm_venc.h	/^     H264E_NALU_SEI    = 6,                         \/*SEI types*\/$/;"	e	enum:hiH264E_NALU_TYPE_E
H264E_NALU_SPS	include/hi_comm_venc.h	/^     H264E_NALU_SPS    = 7,                         \/*SPS types*\/$/;"	e	enum:hiH264E_NALU_TYPE_E
H264E_NALU_TYPE_E	include/hi_comm_venc.h	/^} H264E_NALU_TYPE_E;$/;"	t	typeref:enum:hiH264E_NALU_TYPE_E
H264E_REFSLICE_FOR_1X	include/hi_comm_venc.h	/^     H264E_REFSLICE_FOR_1X = 1,                     \/*Reference slice for H264E_REF_MODE_1X*\/$/;"	e	enum:hiH264E_REFSLICE_TYPE_E
H264E_REFSLICE_FOR_2X	include/hi_comm_venc.h	/^     H264E_REFSLICE_FOR_2X = 2,                     \/*Reference slice for H264E_REF_MODE_2X*\/$/;"	e	enum:hiH264E_REFSLICE_TYPE_E
H264E_REFSLICE_FOR_4X	include/hi_comm_venc.h	/^     H264E_REFSLICE_FOR_4X = 5,                     \/*Reference slice for H264E_REF_MODE_4X*\/$/;"	e	enum:hiH264E_REFSLICE_TYPE_E
H264E_REFSLICE_FOR_BUTT	include/hi_comm_venc.h	/^     H264E_REFSLICE_FOR_BUTT                        \/* slice not for reference*\/          $/;"	e	enum:hiH264E_REFSLICE_TYPE_E
H264E_REFSLICE_TYPE_E	include/hi_comm_venc.h	/^} H264E_REFSLICE_TYPE_E;$/;"	t	typeref:enum:hiH264E_REFSLICE_TYPE_E
H264E_REF_TYPE_E	include/hi_comm_venc.h	/^} H264E_REF_TYPE_E;$/;"	t	typeref:enum:hiH264E_REF_TYPE_E
H264E_init	init/sdk_init.c	/^static HI_S32 H264E_init(void)$/;"	f	file:
H265E_MAX_HEIGHT	include/hi_defines.h	75;"	d
H265E_MAX_WIDTH	include/hi_defines.h	74;"	d
H265E_MIN_HEIGHT	include/hi_defines.h	77;"	d
H265E_MIN_WIDTH	include/hi_defines.h	76;"	d
H265E_NALU_BUTT	include/hi_comm_venc.h	/^     H265E_NALU_BUTT        $/;"	e	enum:hiH265E_NALU_TYPE_E
H265E_NALU_ISLICE	include/hi_comm_venc.h	/^	 H265E_NALU_ISLICE = 19,                         \/*I SLICE types*\/$/;"	e	enum:hiH265E_NALU_TYPE_E
H265E_NALU_PPS	include/hi_comm_venc.h	/^     H265E_NALU_PPS    = 34,                         \/*PPS types*\/$/;"	e	enum:hiH265E_NALU_TYPE_E
H265E_NALU_PSLICE	include/hi_comm_venc.h	/^	 H265E_NALU_PSLICE = 1,                         \/*P SLICE types*\/$/;"	e	enum:hiH265E_NALU_TYPE_E
H265E_NALU_SEI	include/hi_comm_venc.h	/^     H265E_NALU_SEI    = 39,                         \/*SEI types*\/$/;"	e	enum:hiH265E_NALU_TYPE_E
H265E_NALU_SPS	include/hi_comm_venc.h	/^     H265E_NALU_SPS    = 33,                         \/*SPS types*\/$/;"	e	enum:hiH265E_NALU_TYPE_E
H265E_NALU_TYPE_E	include/hi_comm_venc.h	/^} H265E_NALU_TYPE_E;$/;"	t	typeref:enum:hiH265E_NALU_TYPE_E
H265E_NALU_VPS	include/hi_comm_venc.h	/^     H265E_NALU_VPS    = 32,                         \/*VPS types*\/$/;"	e	enum:hiH265E_NALU_TYPE_E
H265E_REF_TYPE_E	include/hi_comm_venc.h	/^typedef enum hiH264E_REF_TYPE_E H265E_REF_TYPE_E;$/;"	t	typeref:enum:hiH264E_REF_TYPE_E
HEIGHT_576	sample/hifb/sample_hifb.c	53;"	d	file:
HEIGHT_LCD	sample/common/sample_comm.h	142;"	d
HEIGHT_LCD	sample/common/sample_comm.h	149;"	d
HEIGHT_LCD	sample/common/sample_comm.h	156;"	d
HI3516A_V100	include/hi_defines.h	23;"	d
HI3516C_V200	include/hi_defines.h	27;"	d
HI3516C_V300	include/hi_defines.h	29;"	d
HI3516D_V100	include/hi_defines.h	24;"	d
HI3518E_RC	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	566;"	d	file:
HI3518E_V200	include/hi_defines.h	25;"	d
HI3518E_V201	include/hi_defines.h	26;"	d
HI3519_V100	include/hi_defines.h	28;"	d
HI3519_V101	include/hi_defines.h	30;"	d
HI35xx_Vxxx	include/hi_defines.h	33;"	d
HIALIGN	include/hi_math.h	86;"	d
HICEILING	include/hi_math.h	87;"	d
HICHIP	include/hi_defines.h	36;"	d
HIFB_ALPHA_S	include/hifb.h	/^}HIFB_ALPHA_S;$/;"	t	typeref:struct:__anon55
HIFB_BUFFER_S	include/hifb.h	/^}HIFB_BUFFER_S;$/;"	t	typeref:struct:__anon61
HIFB_CAPABILITY_S	include/hifb.h	/^}HIFB_CAPABILITY_S;$/;"	t	typeref:struct:__anon57
HIFB_COLORKEY_S	include/hifb.h	/^}HIFB_COLORKEY_S;$/;"	t	typeref:struct:__anon52
HIFB_COLOR_FMT_E	include/hifb.h	/^}HIFB_COLOR_FMT_E;$/;"	t	typeref:enum:__anon56
HIFB_CURSOR_S	include/hifb.h	/^} HIFB_CURSOR_S;$/;"	t	typeref:struct:__anon62
HIFB_DDRZONE_S	include/hifb.h	/^} HIFB_DDRZONE_S;$/;"	t	typeref:struct:__anon63
HIFB_DEFLICKER_S	include/hifb.h	/^}HIFB_DEFLICKER_S;$/;"	t	typeref:struct:hiHIFB_DEFLICKER_S
HIFB_FMT_1BPP	include/hifb.h	/^    HIFB_FMT_1BPP,          \/**<  clut1 *\/$/;"	e	enum:__anon56
HIFB_FMT_2BPP	include/hifb.h	/^    HIFB_FMT_2BPP,          \/**<  clut2 *\/    $/;"	e	enum:__anon56
HIFB_FMT_4BPP	include/hifb.h	/^    HIFB_FMT_4BPP,          \/**<  clut4 *\/ $/;"	e	enum:__anon56
HIFB_FMT_8BPP	include/hifb.h	/^    HIFB_FMT_8BPP,          \/**< clut8 *\/$/;"	e	enum:__anon56
HIFB_FMT_ABGR1555	include/hifb.h	/^    HIFB_FMT_ABGR1555,      \/**< ABGR1555 *\/   $/;"	e	enum:__anon56
HIFB_FMT_ABGR4444	include/hifb.h	/^    HIFB_FMT_ABGR4444,      \/**< ABGR4444 *\/   $/;"	e	enum:__anon56
HIFB_FMT_ABGR8565	include/hifb.h	/^    HIFB_FMT_ABGR8565,      \/**< ABGR8565 *\/      $/;"	e	enum:__anon56
HIFB_FMT_ABGR8888	include/hifb.h	/^    HIFB_FMT_ABGR8888,      \/**< ABGR8888 *\/   $/;"	e	enum:__anon56
HIFB_FMT_ACLUT44	include/hifb.h	/^    HIFB_FMT_ACLUT44,       \/**< AClUT44*\/$/;"	e	enum:__anon56
HIFB_FMT_ACLUT88	include/hifb.h	/^    HIFB_FMT_ACLUT88,         \/**< ACLUT88 *\/$/;"	e	enum:__anon56
HIFB_FMT_ARGB1555	include/hifb.h	/^    HIFB_FMT_ARGB1555,      \/**< ARGB1555 *\/  $/;"	e	enum:__anon56
HIFB_FMT_ARGB4444	include/hifb.h	/^    HIFB_FMT_ARGB4444,      \/**< ARGB4444 *\/     $/;"	e	enum:__anon56
HIFB_FMT_ARGB8565	include/hifb.h	/^    HIFB_FMT_ARGB8565,      \/**< ARGB8565 *\/$/;"	e	enum:__anon56
HIFB_FMT_ARGB8888	include/hifb.h	/^    HIFB_FMT_ARGB8888,      \/**< ARGB8888 *\/   $/;"	e	enum:__anon56
HIFB_FMT_AYUV8888	include/hifb.h	/^    HIFB_FMT_AYUV8888,      \/**< AYUV8888 *\/$/;"	e	enum:__anon56
HIFB_FMT_BGR565	include/hifb.h	/^    HIFB_FMT_BGR565,        \/**< BGR565 *\/   $/;"	e	enum:__anon56
HIFB_FMT_BGR888	include/hifb.h	/^    HIFB_FMT_BGR888,        \/**< BGR888 *\/   $/;"	e	enum:__anon56
HIFB_FMT_BUTT	include/hifb.h	/^    HIFB_FMT_BUTT$/;"	e	enum:__anon56
HIFB_FMT_KBGR444	include/hifb.h	/^    HIFB_FMT_KBGR444,       \/**< BGR444 16bpp *\/$/;"	e	enum:__anon56
HIFB_FMT_KBGR555	include/hifb.h	/^    HIFB_FMT_KBGR555,       \/**< BGR555 16bpp *\/$/;"	e	enum:__anon56
HIFB_FMT_KBGR888	include/hifb.h	/^    HIFB_FMT_KBGR888,       \/**< BGR888 32bpp *\/$/;"	e	enum:__anon56
HIFB_FMT_KRGB444	include/hifb.h	/^    HIFB_FMT_KRGB444,       \/**<  RGB444 16bpp *\/$/;"	e	enum:__anon56
HIFB_FMT_KRGB555	include/hifb.h	/^    HIFB_FMT_KRGB555,       \/**<  RGB555 16bpp *\/$/;"	e	enum:__anon56
HIFB_FMT_KRGB888	include/hifb.h	/^    HIFB_FMT_KRGB888,       \/**<  RGB888 32bpp *\/$/;"	e	enum:__anon56
HIFB_FMT_PUYVY	include/hifb.h	/^    HIFB_FMT_PUYVY,         \/**< UYVY *\/$/;"	e	enum:__anon56
HIFB_FMT_PYUYV	include/hifb.h	/^    HIFB_FMT_PYUYV,         \/**< YUYV *\/$/;"	e	enum:__anon56
HIFB_FMT_PYVYU	include/hifb.h	/^    HIFB_FMT_PYVYU,         \/**< YVYU *\/$/;"	e	enum:__anon56
HIFB_FMT_RGB565	include/hifb.h	/^    HIFB_FMT_RGB565 = 0,        $/;"	e	enum:__anon56
HIFB_FMT_RGB888	include/hifb.h	/^    HIFB_FMT_RGB888,		      \/**<  RGB888 24bpp *\/$/;"	e	enum:__anon56
HIFB_FMT_RGBA4444	include/hifb.h	/^    HIFB_FMT_RGBA4444,      \/**< ARGB4444 *\/$/;"	e	enum:__anon56
HIFB_FMT_RGBA5551	include/hifb.h	/^    HIFB_FMT_RGBA5551,      \/**< RGBA5551 *\/$/;"	e	enum:__anon56
HIFB_FMT_RGBA5658	include/hifb.h	/^    HIFB_FMT_RGBA5658,      \/**< RGBA5658 *\/$/;"	e	enum:__anon56
HIFB_FMT_RGBA8888	include/hifb.h	/^    HIFB_FMT_RGBA8888,      \/**< RGBA8888 *\/$/;"	e	enum:__anon56
HIFB_FMT_YUV888	include/hifb.h	/^    HIFB_FMT_YUV888,        \/**< YUV888 *\/$/;"	e	enum:__anon56
HIFB_FMT_YUVA8888	include/hifb.h	/^    HIFB_FMT_YUVA8888,      \/**< YUVA8888 *\/$/;"	e	enum:__anon56
HIFB_LAYERMASK_ANTIFLICKER_MODE	include/hifb.h	/^    HIFB_LAYERMASK_ANTIFLICKER_MODE = 0x2,  \/**< ANTIFLICKER_MODE bitmask *\/$/;"	e	enum:__anon67
HIFB_LAYERMASK_BMUL	include/hifb.h	/^    HIFB_LAYERMASK_BMUL = 0x40,           \/**< pre-mult bitmask *\/$/;"	e	enum:__anon67
HIFB_LAYERMASK_BUFMODE	include/hifb.h	/^    HIFB_LAYERMASK_BUFMODE = 0x1,           \/**< BUFMODE bitmask *\/$/;"	e	enum:__anon67
HIFB_LAYERMASK_BUTT	include/hifb.h	/^    HIFB_LAYERMASK_BUTT$/;"	e	enum:__anon67
HIFB_LAYERMASK_CANVASSIZE	include/hifb.h	/^    HIFB_LAYERMASK_CANVASSIZE = 0x8,      \/**< canvassize bitmask *\/$/;"	e	enum:__anon67
HIFB_LAYERMASK_DISPSIZE	include/hifb.h	/^    HIFB_LAYERMASK_DISPSIZE = 0x10,       \/**< displaysize bitmask *\/$/;"	e	enum:__anon67
HIFB_LAYERMASK_POS	include/hifb.h	/^    HIFB_LAYERMASK_POS = 0x4,               \/**< the position bitmask *\/$/;"	e	enum:__anon67
HIFB_LAYERMASK_SCREENSIZE	include/hifb.h	/^    HIFB_LAYERMASK_SCREENSIZE = 0x20,     \/**< screensize bitmask *\/$/;"	e	enum:__anon67
HIFB_LAYER_ANTIFLICKER_AUTO	include/hifb.h	/^    HIFB_LAYER_ANTIFLICKER_AUTO = 0x4, \/**< auto*\/$/;"	e	enum:__anon64
HIFB_LAYER_ANTIFLICKER_BUTT	include/hifb.h	/^    HIFB_LAYER_ANTIFLICKER_BUTT$/;"	e	enum:__anon64
HIFB_LAYER_ANTIFLICKER_HIGH	include/hifb.h	/^    HIFB_LAYER_ANTIFLICKER_HIGH = 0x3, \/**< high level*\/$/;"	e	enum:__anon64
HIFB_LAYER_ANTIFLICKER_LEVEL_E	include/hifb.h	/^}HIFB_LAYER_ANTIFLICKER_LEVEL_E;$/;"	t	typeref:enum:__anon64
HIFB_LAYER_ANTIFLICKER_LOW	include/hifb.h	/^    HIFB_LAYER_ANTIFLICKER_LOW = 0x1,	\/**< low level*\/$/;"	e	enum:__anon64
HIFB_LAYER_ANTIFLICKER_MIDDLE	include/hifb.h	/^    HIFB_LAYER_ANTIFLICKER_MIDDLE = 0x2,\/**< middle level*\/$/;"	e	enum:__anon64
HIFB_LAYER_ANTIFLICKER_NONE	include/hifb.h	/^    HIFB_LAYER_ANTIFLICKER_NONE = 0x0,	\/**< no antiflicker*\/$/;"	e	enum:__anon64
HIFB_LAYER_BUF_BUTT	include/hifb.h	/^    HIFB_LAYER_BUF_BUTT$/;"	e	enum:__anon58
HIFB_LAYER_BUF_DOUBLE	include/hifb.h	/^    HIFB_LAYER_BUF_DOUBLE = 0x0,       \/**<  2 display buf in fb *\/$/;"	e	enum:__anon58
HIFB_LAYER_BUF_DOUBLE_IMMEDIATE	include/hifb.h	/^    HIFB_LAYER_BUF_DOUBLE_IMMEDIATE=0x3, \/**< 2 display buf in fb, each refresh will be displayed*\/$/;"	e	enum:__anon58
HIFB_LAYER_BUF_E	include/hifb.h	/^} HIFB_LAYER_BUF_E;$/;"	t	typeref:enum:__anon58
HIFB_LAYER_BUF_NONE	include/hifb.h	/^    HIFB_LAYER_BUF_NONE   = 0x2,       \/**<  no display buf in fb,the buf user refreshed will be directly set to VO*\/    $/;"	e	enum:__anon58
HIFB_LAYER_BUF_ONE	include/hifb.h	/^    HIFB_LAYER_BUF_ONE    = 0x1,       \/**<  1 display buf in fb *\/$/;"	e	enum:__anon58
HIFB_LAYER_INFO_MASKBIT	include/hifb.h	/^}HIFB_LAYER_INFO_MASKBIT;$/;"	t	typeref:enum:__anon67
HIFB_LAYER_INFO_S	include/hifb.h	/^}HIFB_LAYER_INFO_S;$/;"	t	typeref:struct:__anon68
HIFB_MIRROR_BOTH	include/hifb.h	/^    HIFB_MIRROR_BOTH= 0x3,          $/;"	e	enum:__anon65
HIFB_MIRROR_BUTT	include/hifb.h	/^    HIFB_MIRROR_BUTT    $/;"	e	enum:__anon65
HIFB_MIRROR_HORIZONTAL	include/hifb.h	/^    HIFB_MIRROR_HORIZONTAL = 0x1,$/;"	e	enum:__anon65
HIFB_MIRROR_MODE_E	include/hifb.h	/^}HIFB_MIRROR_MODE_E;$/;"	t	typeref:enum:__anon65
HIFB_MIRROR_NONE	include/hifb.h	/^    HIFB_MIRROR_NONE = 0x0,$/;"	e	enum:__anon65
HIFB_MIRROR_VERTICAL	include/hifb.h	/^    HIFB_MIRROR_VERTICAL = 0x2,$/;"	e	enum:__anon65
HIFB_MODULE_PARAMS_S	include/hifb.h	/^}HIFB_MODULE_PARAMS_S;$/;"	t	typeref:struct:hiHIFB_MODULE_PARAMS_S
HIFB_POINT_S	include/hifb.h	/^}HIFB_POINT_S;$/;"	t	typeref:struct:__anon54
HIFB_RECT	include/hifb.h	/^} HIFB_RECT;$/;"	t	typeref:struct:__anon53
HIFB_RED_1555	sample/hifb/sample_hifb.c	58;"	d	file:
HIFB_ROTATE_180	include/hifb.h	/^    HIFB_ROTATE_180 = 0x2,$/;"	e	enum:__anon66
HIFB_ROTATE_270	include/hifb.h	/^    HIFB_ROTATE_270= 0x3,          $/;"	e	enum:__anon66
HIFB_ROTATE_90	include/hifb.h	/^    HIFB_ROTATE_90 = 0x1,$/;"	e	enum:__anon66
HIFB_ROTATE_BUTT	include/hifb.h	/^    HIFB_ROTATE_BUTT    $/;"	e	enum:__anon66
HIFB_ROTATE_MODE_E	include/hifb.h	/^}HIFB_ROTATE_MODE_E;$/;"	t	typeref:enum:__anon66
HIFB_ROTATE_NONE	include/hifb.h	/^    HIFB_ROTATE_NONE = 0x0,$/;"	e	enum:__anon66
HIFB_SIZE_S	include/hifb.h	/^}HIFB_SIZE_S;$/;"	t	typeref:struct:__anon51
HIFB_SURFACEEX_S	include/hifb.h	/^}HIFB_SURFACEEX_S;$/;"	t	typeref:struct:__anon60
HIFB_SURFACE_S	include/hifb.h	/^}HIFB_SURFACE_S;$/;"	t	typeref:struct:__anon59
HIFB_init	init/sdk_init.c	/^static HI_S32 HIFB_init(void)$/;"	f	file:
HIGH_WORD	include/hi_comm_fisheye.h	30;"	d
HIIR_DEFAULT_FREQ	include/hiir.h	68;"	d
HIIR_DEVICE_NAME	include/hiir.h	23;"	d
HIIR_KEY_DOWN	include/hiir.h	71;"	d
HIIR_KEY_UP	include/hiir.h	72;"	d
HISI_AE_LIB_EXTREG_ID_0	component/isp/include/hi_vreg.h	62;"	d
HISI_AE_LIB_EXTREG_ID_0	include/hi_vreg.h	62;"	d
HISI_AE_LIB_EXTREG_ID_1	component/isp/include/hi_vreg.h	63;"	d
HISI_AE_LIB_EXTREG_ID_1	include/hi_vreg.h	63;"	d
HISI_AF_METERING_MEM_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	51;"	d
HISI_AF_METERING_MEM_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	52;"	d
HISI_AWB_LIB_EXTREG_ID_0	component/isp/include/hi_vreg.h	65;"	d
HISI_AWB_LIB_EXTREG_ID_0	include/hi_vreg.h	65;"	d
HISI_AWB_LIB_EXTREG_ID_1	component/isp/include/hi_vreg.h	66;"	d
HISI_AWB_LIB_EXTREG_ID_1	include/hi_vreg.h	66;"	d
HISI_MAX_SENSOR_NUM	include/hi_defines.h	141;"	d
HISPI_4lane_SENSOR_AR0230_12BIT_ATTR	sample/common/sample_comm_vi.c	/^combo_dev_attr_t HISPI_4lane_SENSOR_AR0230_12BIT_ATTR = $/;"	v
HISTOGRAM_BANDS	component/isp/firmware/src/main/isp_proc.c	30;"	d	file:
HI_AE_LIB_NAME	component/isp/3a/include/hi_ae_comm.h	28;"	d
HI_AE_LIB_NAME	component/isp/firmware/drv/mkp_isp.h	553;"	d
HI_AE_LIB_NAME	include/hi_ae_comm.h	28;"	d
HI_AE_METERING_MEM_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	36;"	d
HI_AE_METERING_MEM_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	37;"	d
HI_AE_SUM_MEM_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	125;"	d
HI_AE_SUM_MEM_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	126;"	d
HI_AE_SUM_METERING_MEM_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	39;"	d
HI_AE_SUM_METERING_MEM_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	40;"	d
HI_AF_LIB_NAME	component/isp/3a/include/hi_af_comm.h	28;"	d
HI_AF_LIB_NAME	component/isp/firmware/drv/mkp_isp.h	555;"	d
HI_AF_LIB_NAME	include/hi_af_comm.h	28;"	d
HI_AF_METERING_MEM_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	48;"	d
HI_AF_METERING_MEM_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	49;"	d
HI_ASSERT	include/hi_debug.h	102;"	d
HI_ASSERT	include/hi_debug.h	122;"	d
HI_ASSERT	include/hi_debug.h	139;"	d
HI_ASSERT	include/hi_debug.h	84;"	d
HI_AUTO_LIGHT_MODE	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^	HI_AUTO_LIGHT_MODE,$/;"	e	enum:hiISP_LSC_MODE
HI_AWB_LIB_NAME	component/isp/3a/include/hi_awb_comm.h	28;"	d
HI_AWB_LIB_NAME	component/isp/firmware/drv/mkp_isp.h	554;"	d
HI_AWB_LIB_NAME	include/hi_awb_comm.h	28;"	d
HI_AWB_METERING_MEM_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	42;"	d
HI_AWB_METERING_MEM_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	43;"	d
HI_AWB_SUM_MEM_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	153;"	d
HI_AWB_SUM_MEM_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	154;"	d
HI_AWB_SUM_METERING_MEM_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	45;"	d
HI_AWB_SUM_METERING_MEM_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	46;"	d
HI_AXI_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	33;"	d
HI_AXI_FPGA_TOP_ACTIVE_HEIGHT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	64;"	d
HI_AXI_FPGA_TOP_ACTIVE_HEIGHT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	63;"	d
HI_AXI_FPGA_TOP_ACTIVE_WIDTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	47;"	d
HI_AXI_FPGA_TOP_ACTIVE_WIDTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	46;"	d
HI_AXI_FPGA_TOP_GLOBAL_FSM_RESET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	81;"	d
HI_AXI_FPGA_TOP_GLOBAL_FSM_RESET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	80;"	d
HI_AXI_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	34;"	d
HI_AXI_WDR_FRAME_BUFFER_AXI_PORT_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	100;"	d
HI_AXI_WDR_FRAME_BUFFER_AXI_PORT_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	99;"	d
HI_AXI_WDR_FRAME_BUFFER_BANK0_BASE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	177;"	d
HI_AXI_WDR_FRAME_BUFFER_BANK0_BASE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	176;"	d
HI_AXI_WDR_FRAME_BUFFER_BANK1_BASE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	194;"	d
HI_AXI_WDR_FRAME_BUFFER_BANK1_BASE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	193;"	d
HI_AXI_WDR_FRAME_BUFFER_CONFIG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	148;"	d
HI_AXI_WDR_FRAME_BUFFER_CONFIG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	147;"	d
HI_AXI_WDR_FRAME_BUFFER_FRAME_CANCEL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	132;"	d
HI_AXI_WDR_FRAME_BUFFER_FRAME_CANCEL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	131;"	d
HI_AXI_WDR_FRAME_BUFFER_LINE_OFFSET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	211;"	d
HI_AXI_WDR_FRAME_BUFFER_LINE_OFFSET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	210;"	d
HI_AXI_WDR_FRAME_BUFFER_STATUS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	163;"	d
HI_AXI_WDR_FRAME_BUFFER_STATUS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	162;"	d
HI_AXI_WDR_FRAME_BUFFER_WRITE_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	116;"	d
HI_AXI_WDR_FRAME_BUFFER_WRITE_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	115;"	d
HI_BOOL	include/hi_type.h	/^} HI_BOOL;$/;"	t	typeref:enum:__anon50
HI_B_Gb_Gr_R	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^	HI_B_Gb_Gr_R,$/;"	e	enum:hiISP_LSC_BAYERFORMAT
HI_CHAR	include/hi_type.h	/^typedef char                    HI_CHAR;$/;"	t
HI_DBG_ALERT	include/hi_debug.h	59;"	d
HI_DBG_CRIT	include/hi_debug.h	60;"	d
HI_DBG_DEBUG	include/hi_debug.h	65;"	d
HI_DBG_EMERG	include/hi_debug.h	58;"	d
HI_DBG_ERR	include/hi_debug.h	61;"	d
HI_DBG_INFO	include/hi_debug.h	64;"	d
HI_DBG_NOTICE	include/hi_debug.h	63;"	d
HI_DBG_WARN	include/hi_debug.h	62;"	d
HI_DEF_ERR	include/hi_errno.h	73;"	d
HI_DEMOSAIC_BITDEPTH	component/isp/firmware/src/algorithms/isp_demosaic.c	30;"	d	file:
HI_DIS_MEM_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	196;"	d
HI_DIS_MEM_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	197;"	d
HI_DOUBLE	include/hi_comm_ive.h	/^typedef double                  HI_DOUBLE;$/;"	t
HI_DOUBLE	include/hi_type.h	/^typedef double                  HI_DOUBLE;$/;"	t
HI_ERR	include/hi_mipi.h	53;"	d
HI_ERR_ADEC_BUF_EMPTY	include/hi_comm_adec.h	123;"	d
HI_ERR_ADEC_BUF_FULL	include/hi_comm_adec.h	125;"	d
HI_ERR_ADEC_BUF_LACK	include/hi_comm_adec.h	131;"	d
HI_ERR_ADEC_DECODER_ERR	include/hi_comm_adec.h	129;"	d
HI_ERR_ADEC_EXIST	include/hi_comm_adec.h	107;"	d
HI_ERR_ADEC_ILLEGAL_PARAM	include/hi_comm_adec.h	105;"	d
HI_ERR_ADEC_INVALID_CHNID	include/hi_comm_adec.h	103;"	d
HI_ERR_ADEC_INVALID_DEVID	include/hi_comm_adec.h	101;"	d
HI_ERR_ADEC_NOBUF	include/hi_comm_adec.h	121;"	d
HI_ERR_ADEC_NOMEM	include/hi_comm_adec.h	119;"	d
HI_ERR_ADEC_NOT_CONFIG	include/hi_comm_adec.h	113;"	d
HI_ERR_ADEC_NOT_PERM	include/hi_comm_adec.h	117;"	d
HI_ERR_ADEC_NOT_SUPPORT	include/hi_comm_adec.h	115;"	d
HI_ERR_ADEC_NULL_PTR	include/hi_comm_adec.h	111;"	d
HI_ERR_ADEC_SYS_NOTREADY	include/hi_comm_adec.h	127;"	d
HI_ERR_ADEC_UNEXIST	include/hi_comm_adec.h	109;"	d
HI_ERR_AENC_BUF_EMPTY	include/hi_comm_aenc.h	107;"	d
HI_ERR_AENC_BUF_FULL	include/hi_comm_aenc.h	109;"	d
HI_ERR_AENC_ENCODER_ERR	include/hi_comm_aenc.h	113;"	d
HI_ERR_AENC_EXIST	include/hi_comm_aenc.h	91;"	d
HI_ERR_AENC_ILLEGAL_PARAM	include/hi_comm_aenc.h	89;"	d
HI_ERR_AENC_INVALID_CHNID	include/hi_comm_aenc.h	87;"	d
HI_ERR_AENC_INVALID_DEVID	include/hi_comm_aenc.h	85;"	d
HI_ERR_AENC_NOBUF	include/hi_comm_aenc.h	105;"	d
HI_ERR_AENC_NOMEM	include/hi_comm_aenc.h	103;"	d
HI_ERR_AENC_NOT_CONFIG	include/hi_comm_aenc.h	97;"	d
HI_ERR_AENC_NOT_PERM	include/hi_comm_aenc.h	101;"	d
HI_ERR_AENC_NOT_SUPPORT	include/hi_comm_aenc.h	99;"	d
HI_ERR_AENC_NULL_PTR	include/hi_comm_aenc.h	95;"	d
HI_ERR_AENC_SYS_NOTREADY	include/hi_comm_aenc.h	111;"	d
HI_ERR_AENC_UNEXIST	include/hi_comm_aenc.h	93;"	d
HI_ERR_AENC_VQE_ERR	include/hi_comm_aenc.h	115;"	d
HI_ERR_AI_BUF_EMPTY	include/hi_comm_aio.h	480;"	d
HI_ERR_AI_BUF_FULL	include/hi_comm_aio.h	482;"	d
HI_ERR_AI_BUSY	include/hi_comm_aio.h	486;"	d
HI_ERR_AI_ILLEGAL_PARAM	include/hi_comm_aio.h	464;"	d
HI_ERR_AI_INVALID_CHNID	include/hi_comm_aio.h	462;"	d
HI_ERR_AI_INVALID_DEVID	include/hi_comm_aio.h	460;"	d
HI_ERR_AI_NOBUF	include/hi_comm_aio.h	478;"	d
HI_ERR_AI_NOMEM	include/hi_comm_aio.h	476;"	d
HI_ERR_AI_NOT_CONFIG	include/hi_comm_aio.h	468;"	d
HI_ERR_AI_NOT_ENABLED	include/hi_comm_aio.h	474;"	d
HI_ERR_AI_NOT_PERM	include/hi_comm_aio.h	472;"	d
HI_ERR_AI_NOT_SUPPORT	include/hi_comm_aio.h	470;"	d
HI_ERR_AI_NULL_PTR	include/hi_comm_aio.h	466;"	d
HI_ERR_AI_SYS_NOTREADY	include/hi_comm_aio.h	484;"	d
HI_ERR_AI_VQE_ERR	include/hi_comm_aio.h	488;"	d
HI_ERR_AO_BUF_EMPTY	include/hi_comm_aio.h	511;"	d
HI_ERR_AO_BUF_FULL	include/hi_comm_aio.h	513;"	d
HI_ERR_AO_BUSY	include/hi_comm_aio.h	517;"	d
HI_ERR_AO_ILLEGAL_PARAM	include/hi_comm_aio.h	495;"	d
HI_ERR_AO_INVALID_CHNID	include/hi_comm_aio.h	493;"	d
HI_ERR_AO_INVALID_DEVID	include/hi_comm_aio.h	491;"	d
HI_ERR_AO_NOBUF	include/hi_comm_aio.h	509;"	d
HI_ERR_AO_NOMEM	include/hi_comm_aio.h	507;"	d
HI_ERR_AO_NOT_CONFIG	include/hi_comm_aio.h	499;"	d
HI_ERR_AO_NOT_ENABLED	include/hi_comm_aio.h	505;"	d
HI_ERR_AO_NOT_PERM	include/hi_comm_aio.h	503;"	d
HI_ERR_AO_NOT_SUPPORT	include/hi_comm_aio.h	501;"	d
HI_ERR_AO_NULL_PTR	include/hi_comm_aio.h	497;"	d
HI_ERR_AO_SYS_NOTREADY	include/hi_comm_aio.h	515;"	d
HI_ERR_AO_VQE_ERR	include/hi_comm_aio.h	519;"	d
HI_ERR_APPID	include/hi_errno.h	50;"	d
HI_ERR_FD_BADADDR	include/hi_comm_ive.h	321;"	d
HI_ERR_FD_BUF_EMPTY	include/hi_comm_ive.h	314;"	d
HI_ERR_FD_BUF_FULL	include/hi_comm_ive.h	316;"	d
HI_ERR_FD_BUSY	include/hi_comm_ive.h	323;"	d
HI_ERR_FD_CFG	include/hi_comm_ive.h	327;"	d
HI_ERR_FD_EXIST	include/hi_comm_ive.h	298;"	d
HI_ERR_FD_FACE_NUM_OVER	include/hi_comm_ive.h	329;"	d
HI_ERR_FD_ILLEGAL_PARAM	include/hi_comm_ive.h	296;"	d
HI_ERR_FD_INVALID_CHNID	include/hi_comm_ive.h	294;"	d
HI_ERR_FD_INVALID_DEVID	include/hi_comm_ive.h	292;"	d
HI_ERR_FD_NOBUF	include/hi_comm_ive.h	312;"	d
HI_ERR_FD_NOMEM	include/hi_comm_ive.h	310;"	d
HI_ERR_FD_NOTREADY	include/hi_comm_ive.h	319;"	d
HI_ERR_FD_NOT_CONFIG	include/hi_comm_ive.h	304;"	d
HI_ERR_FD_NOT_PERM	include/hi_comm_ive.h	308;"	d
HI_ERR_FD_NOT_SURPPORT	include/hi_comm_ive.h	306;"	d
HI_ERR_FD_NULL_PTR	include/hi_comm_ive.h	302;"	d
HI_ERR_FD_OPEN_FILE	include/hi_comm_ive.h	331;"	d
HI_ERR_FD_READ_FILE	include/hi_comm_ive.h	333;"	d
HI_ERR_FD_SYS_TIMEOUT	include/hi_comm_ive.h	325;"	d
HI_ERR_FD_UNEXIST	include/hi_comm_ive.h	300;"	d
HI_ERR_FD_WRITE_FILE	include/hi_comm_ive.h	335;"	d
HI_ERR_FISHEYE_BUF_EMPTY	include/hi_comm_fisheye.h	35;"	d
HI_ERR_FISHEYE_BUF_FULL	include/hi_comm_fisheye.h	38;"	d
HI_ERR_FISHEYE_ILLEGAL_PARAM	include/hi_comm_fisheye.h	37;"	d
HI_ERR_FISHEYE_NOBUF	include/hi_comm_fisheye.h	34;"	d
HI_ERR_FISHEYE_NOT_PERMITTED	include/hi_comm_fisheye.h	41;"	d
HI_ERR_FISHEYE_NOT_SUPPORT	include/hi_comm_fisheye.h	40;"	d
HI_ERR_FISHEYE_NULL_PTR	include/hi_comm_fisheye.h	36;"	d
HI_ERR_FISHEYE_SYS_NOTREADY	include/hi_comm_fisheye.h	39;"	d
HI_ERR_ISP_ATTR_NOT_CFG	component/isp/include/hi_comm_isp.h	96;"	d
HI_ERR_ISP_ATTR_NOT_CFG	include/hi_comm_isp.h	96;"	d
HI_ERR_ISP_ILLEGAL_PARAM	component/isp/include/hi_comm_isp.h	91;"	d
HI_ERR_ISP_ILLEGAL_PARAM	include/hi_comm_isp.h	91;"	d
HI_ERR_ISP_INVALID_ADDR	component/isp/include/hi_comm_isp.h	98;"	d
HI_ERR_ISP_INVALID_ADDR	include/hi_comm_isp.h	98;"	d
HI_ERR_ISP_MEM_NOT_INIT	component/isp/include/hi_comm_isp.h	95;"	d
HI_ERR_ISP_MEM_NOT_INIT	include/hi_comm_isp.h	95;"	d
HI_ERR_ISP_NOMEM	component/isp/include/hi_comm_isp.h	99;"	d
HI_ERR_ISP_NOMEM	include/hi_comm_isp.h	99;"	d
HI_ERR_ISP_NOT_INIT	component/isp/include/hi_comm_isp.h	94;"	d
HI_ERR_ISP_NOT_INIT	include/hi_comm_isp.h	94;"	d
HI_ERR_ISP_NOT_SUPPORT	component/isp/include/hi_comm_isp.h	92;"	d
HI_ERR_ISP_NOT_SUPPORT	include/hi_comm_isp.h	92;"	d
HI_ERR_ISP_NO_INT	component/isp/include/hi_comm_isp.h	100;"	d
HI_ERR_ISP_NO_INT	include/hi_comm_isp.h	100;"	d
HI_ERR_ISP_NULL_PTR	component/isp/include/hi_comm_isp.h	90;"	d
HI_ERR_ISP_NULL_PTR	include/hi_comm_isp.h	90;"	d
HI_ERR_ISP_SNS_UNREGISTER	component/isp/include/hi_comm_isp.h	97;"	d
HI_ERR_ISP_SNS_UNREGISTER	include/hi_comm_isp.h	97;"	d
HI_ERR_IVE_BADADDR	include/hi_comm_ive.h	276;"	d
HI_ERR_IVE_BUF_EMPTY	include/hi_comm_ive.h	269;"	d
HI_ERR_IVE_BUF_FULL	include/hi_comm_ive.h	271;"	d
HI_ERR_IVE_BUSY	include/hi_comm_ive.h	278;"	d
HI_ERR_IVE_EXIST	include/hi_comm_ive.h	253;"	d
HI_ERR_IVE_ILLEGAL_PARAM	include/hi_comm_ive.h	251;"	d
HI_ERR_IVE_INVALID_CHNID	include/hi_comm_ive.h	249;"	d
HI_ERR_IVE_INVALID_DEVID	include/hi_comm_ive.h	247;"	d
HI_ERR_IVE_NOBUF	include/hi_comm_ive.h	267;"	d
HI_ERR_IVE_NOMEM	include/hi_comm_ive.h	265;"	d
HI_ERR_IVE_NOTREADY	include/hi_comm_ive.h	274;"	d
HI_ERR_IVE_NOT_CONFIG	include/hi_comm_ive.h	259;"	d
HI_ERR_IVE_NOT_PERM	include/hi_comm_ive.h	263;"	d
HI_ERR_IVE_NOT_SURPPORT	include/hi_comm_ive.h	261;"	d
HI_ERR_IVE_NULL_PTR	include/hi_comm_ive.h	257;"	d
HI_ERR_IVE_OPEN_FILE	include/hi_comm_ive.h	284;"	d
HI_ERR_IVE_QUERY_TIMEOUT	include/hi_comm_ive.h	282;"	d
HI_ERR_IVE_READ_FILE	include/hi_comm_ive.h	286;"	d
HI_ERR_IVE_SYS_TIMEOUT	include/hi_comm_ive.h	280;"	d
HI_ERR_IVE_UNEXIST	include/hi_comm_ive.h	255;"	d
HI_ERR_IVE_WRITE_FILE	include/hi_comm_ive.h	288;"	d
HI_ERR_ODT_BUSY	include/hi_comm_ive.h	349;"	d
HI_ERR_ODT_EXIST	include/hi_comm_ive.h	341;"	d
HI_ERR_ODT_INVALID_CHNID	include/hi_comm_ive.h	339;"	d
HI_ERR_ODT_NOTREADY	include/hi_comm_ive.h	347;"	d
HI_ERR_ODT_NOT_PERM	include/hi_comm_ive.h	345;"	d
HI_ERR_ODT_UNEXIST	include/hi_comm_ive.h	343;"	d
HI_ERR_RGN_BADADDR	include/hi_comm_region.h	277;"	d
HI_ERR_RGN_BUF_EMPTY	include/hi_comm_region.h	273;"	d
HI_ERR_RGN_BUF_FULL	include/hi_comm_region.h	275;"	d
HI_ERR_RGN_BUSY	include/hi_comm_region.h	279;"	d
HI_ERR_RGN_EXIST	include/hi_comm_region.h	257;"	d
HI_ERR_RGN_ILLEGAL_PARAM	include/hi_comm_region.h	255;"	d
HI_ERR_RGN_INVALID_CHNID	include/hi_comm_region.h	253;"	d
HI_ERR_RGN_INVALID_DEVID	include/hi_comm_region.h	251;"	d
HI_ERR_RGN_NOBUF	include/hi_comm_region.h	271;"	d
HI_ERR_RGN_NOMEM	include/hi_comm_region.h	269;"	d
HI_ERR_RGN_NOTREADY	include/hi_comm_region.h	284;"	d
HI_ERR_RGN_NOT_CONFIG	include/hi_comm_region.h	263;"	d
HI_ERR_RGN_NOT_PERM	include/hi_comm_region.h	267;"	d
HI_ERR_RGN_NOT_SUPPORT	include/hi_comm_region.h	265;"	d
HI_ERR_RGN_NULL_PTR	include/hi_comm_region.h	261;"	d
HI_ERR_RGN_UNEXIST	include/hi_comm_region.h	259;"	d
HI_ERR_SYS_BUSY	include/hi_comm_sys.h	107;"	d
HI_ERR_SYS_ILLEGAL_PARAM	include/hi_comm_sys.h	106;"	d
HI_ERR_SYS_NOMEM	include/hi_comm_sys.h	105;"	d
HI_ERR_SYS_NOTREADY	include/hi_comm_sys.h	103;"	d
HI_ERR_SYS_NOT_PERM	include/hi_comm_sys.h	104;"	d
HI_ERR_SYS_NOT_SUPPORT	include/hi_comm_sys.h	108;"	d
HI_ERR_SYS_NULL_PTR	include/hi_comm_sys.h	102;"	d
HI_ERR_TDE_BASE	include/hi_tde_errcode.h	27;"	d
HI_ERR_TDE_CLIP_AREA	include/hi_tde_errcode.h	/^    HI_ERR_TDE_CLIP_AREA,                       \/**<  clip area and operation area have no intersection *\/$/;"	e	enum:__anon49
HI_ERR_TDE_DEV_NOT_OPEN	include/hi_tde_errcode.h	/^    HI_ERR_TDE_DEV_NOT_OPEN = HI_ERR_TDE_BASE,  \/**<  tde device not open yet *\/ $/;"	e	enum:__anon49
HI_ERR_TDE_DEV_OPEN_FAILED	include/hi_tde_errcode.h	/^    HI_ERR_TDE_DEV_OPEN_FAILED,                 \/**<  open tde device failed *\/$/;"	e	enum:__anon49
HI_ERR_TDE_INTERRUPT	include/hi_tde_errcode.h	/^    HI_ERR_TDE_INTERRUPT              		\/**<   blocked job was interrupted *\/$/;"	e	enum:__anon49
HI_ERR_TDE_INVALID_HANDLE	include/hi_tde_errcode.h	/^    HI_ERR_TDE_INVALID_HANDLE,                  \/**<  invalid job handle *\/$/;"	e	enum:__anon49
HI_ERR_TDE_INVALID_PARA	include/hi_tde_errcode.h	/^    HI_ERR_TDE_INVALID_PARA,                    \/**<  invalid parameter *\/$/;"	e	enum:__anon49
HI_ERR_TDE_JOB_TIMEOUT	include/hi_tde_errcode.h	/^    HI_ERR_TDE_JOB_TIMEOUT,                     \/**<  blocked job wait timeout *\/$/;"	e	enum:__anon49
HI_ERR_TDE_MINIFICATION	include/hi_tde_errcode.h	/^    HI_ERR_TDE_MINIFICATION,                    \/**<  invalid minification *\/$/;"	e	enum:__anon49
HI_ERR_TDE_NOT_ALIGNED	include/hi_tde_errcode.h	/^    HI_ERR_TDE_NOT_ALIGNED,                     \/**<  aligned error for position, stride, width *\/$/;"	e	enum:__anon49
HI_ERR_TDE_NO_MEM	include/hi_tde_errcode.h	/^    HI_ERR_TDE_NO_MEM,                          \/**<  malloc failed  *\/$/;"	e	enum:__anon49
HI_ERR_TDE_NULL_PTR	include/hi_tde_errcode.h	/^    HI_ERR_TDE_NULL_PTR,                        \/**<  input parameters contain null ptr *\/$/;"	e	enum:__anon49
HI_ERR_TDE_QUERY_TIMEOUT	include/hi_tde_errcode.h	/^    HI_ERR_TDE_QUERY_TIMEOUT,                    \/**<  query time out *\/$/;"	e	enum:__anon49
HI_ERR_TDE_UNSUPPORTED_OPERATION	include/hi_tde_errcode.h	/^    HI_ERR_TDE_UNSUPPORTED_OPERATION,           \/**<  unsupported operation *\/$/;"	e	enum:__anon49
HI_ERR_VB_2MPOOLS	include/hi_comm_vb.h	141;"	d
HI_ERR_VB_BUSY	include/hi_comm_vb.h	138;"	d
HI_ERR_VB_ILLEGAL_PARAM	include/hi_comm_vb.h	136;"	d
HI_ERR_VB_NOBUF	include/hi_comm_vb.h	134;"	d
HI_ERR_VB_NOMEM	include/hi_comm_vb.h	133;"	d
HI_ERR_VB_NOTREADY	include/hi_comm_vb.h	137;"	d
HI_ERR_VB_NOT_PERM	include/hi_comm_vb.h	139;"	d
HI_ERR_VB_NULL_PTR	include/hi_comm_vb.h	132;"	d
HI_ERR_VB_UNEXIST	include/hi_comm_vb.h	135;"	d
HI_ERR_VENC_BUF_EMPTY	include/hi_comm_venc.h	53;"	d
HI_ERR_VENC_BUF_FULL	include/hi_comm_venc.h	55;"	d
HI_ERR_VENC_BUSY	include/hi_comm_venc.h	59;"	d
HI_ERR_VENC_EXIST	include/hi_comm_venc.h	37;"	d
HI_ERR_VENC_ILLEGAL_PARAM	include/hi_comm_venc.h	35;"	d
HI_ERR_VENC_INVALID_CHNID	include/hi_comm_venc.h	33;"	d
HI_ERR_VENC_NOBUF	include/hi_comm_venc.h	51;"	d
HI_ERR_VENC_NOMEM	include/hi_comm_venc.h	49;"	d
HI_ERR_VENC_NOT_CONFIG	include/hi_comm_venc.h	43;"	d
HI_ERR_VENC_NOT_PERM	include/hi_comm_venc.h	47;"	d
HI_ERR_VENC_NOT_SUPPORT	include/hi_comm_venc.h	45;"	d
HI_ERR_VENC_NULL_PTR	include/hi_comm_venc.h	41;"	d
HI_ERR_VENC_SYS_NOTREADY	include/hi_comm_venc.h	57;"	d
HI_ERR_VENC_UNEXIST	include/hi_comm_venc.h	39;"	d
HI_ERR_VGS_BUF_EMPTY	include/hi_comm_vgs.h	31;"	d
HI_ERR_VGS_BUF_FULL	include/hi_comm_vgs.h	34;"	d
HI_ERR_VGS_ILLEGAL_PARAM	include/hi_comm_vgs.h	33;"	d
HI_ERR_VGS_NOBUF	include/hi_comm_vgs.h	30;"	d
HI_ERR_VGS_NOT_PERMITTED	include/hi_comm_vgs.h	37;"	d
HI_ERR_VGS_NOT_SUPPORT	include/hi_comm_vgs.h	36;"	d
HI_ERR_VGS_NULL_PTR	include/hi_comm_vgs.h	32;"	d
HI_ERR_VGS_SYS_NOTREADY	include/hi_comm_vgs.h	35;"	d
HI_ERR_VI_BUF_EMPTY	include/hi_comm_vi.h	72;"	d
HI_ERR_VI_BUF_FULL	include/hi_comm_vi.h	73;"	d
HI_ERR_VI_BUSY	include/hi_comm_vi.h	76;"	d
HI_ERR_VI_CFG_TIMEOUT	include/hi_comm_vi.h	82;"	d
HI_ERR_VI_DIS_PROCESS_FAIL	include/hi_comm_vi.h	89;"	d
HI_ERR_VI_FAILED_BINDED	include/hi_comm_vi.h	87;"	d
HI_ERR_VI_FAILED_CHNOTDISABLE	include/hi_comm_vi.h	81;"	d
HI_ERR_VI_FAILED_NOTBIND	include/hi_comm_vi.h	86;"	d
HI_ERR_VI_FAILED_NOTCONFIG	include/hi_comm_vi.h	70;"	d
HI_ERR_VI_FAILED_NOTDISABLE	include/hi_comm_vi.h	80;"	d
HI_ERR_VI_FAILED_NOTENABLE	include/hi_comm_vi.h	79;"	d
HI_ERR_VI_INVALID_CHNID	include/hi_comm_vi.h	68;"	d
HI_ERR_VI_INVALID_DEVID	include/hi_comm_vi.h	67;"	d
HI_ERR_VI_INVALID_NULL_PTR	include/hi_comm_vi.h	69;"	d
HI_ERR_VI_INVALID_PARA	include/hi_comm_vi.h	66;"	d
HI_ERR_VI_INVALID_PHYCHNID	include/hi_comm_vi.h	85;"	d
HI_ERR_VI_INVALID_WAYID	include/hi_comm_vi.h	84;"	d
HI_ERR_VI_NOMEM	include/hi_comm_vi.h	74;"	d
HI_ERR_VI_NORM_UNMATCH	include/hi_comm_vi.h	83;"	d
HI_ERR_VI_NOT_PERM	include/hi_comm_vi.h	77;"	d
HI_ERR_VI_NOT_SUPPORT	include/hi_comm_vi.h	75;"	d
HI_ERR_VI_SYS_NOTREADY	include/hi_comm_vi.h	71;"	d
HI_ERR_VO_BUSY	include/hi_comm_vo.h	104;"	d
HI_ERR_VO_CHN_AREA_OVERLAP	include/hi_comm_vo.h	143;"	d
HI_ERR_VO_CHN_NOT_ALLOC	include/hi_comm_vo.h	142;"	d
HI_ERR_VO_CHN_NOT_CONFIG	include/hi_comm_vo.h	141;"	d
HI_ERR_VO_CHN_NOT_DISABLE	include/hi_comm_vo.h	139;"	d
HI_ERR_VO_CHN_NOT_ENABLE	include/hi_comm_vo.h	140;"	d
HI_ERR_VO_DEV_HAS_BINDED	include/hi_comm_vo.h	121;"	d
HI_ERR_VO_DEV_HAS_ENABLED	include/hi_comm_vo.h	120;"	d
HI_ERR_VO_DEV_NOT_BINDED	include/hi_comm_vo.h	122;"	d
HI_ERR_VO_DEV_NOT_CONFIG	include/hi_comm_vo.h	118;"	d
HI_ERR_VO_DEV_NOT_ENABLE	include/hi_comm_vo.h	119;"	d
HI_ERR_VO_GFX_INVALID_ID	include/hi_comm_vo.h	182;"	d
HI_ERR_VO_GFX_NOT_BIND	include/hi_comm_vo.h	180;"	d
HI_ERR_VO_GFX_NOT_DISABLE	include/hi_comm_vo.h	179;"	d
HI_ERR_VO_GFX_NOT_UNBIND	include/hi_comm_vo.h	181;"	d
HI_ERR_VO_GRP_BASE_NOT_CFG	include/hi_comm_vo.h	175;"	d
HI_ERR_VO_GRP_CHN_EMPTY	include/hi_comm_vo.h	165;"	d
HI_ERR_VO_GRP_CHN_FULL	include/hi_comm_vo.h	164;"	d
HI_ERR_VO_GRP_CHN_HAS_REG	include/hi_comm_vo.h	172;"	d
HI_ERR_VO_GRP_CHN_NOT_EMPTY	include/hi_comm_vo.h	166;"	d
HI_ERR_VO_GRP_CHN_NOT_REG	include/hi_comm_vo.h	173;"	d
HI_ERR_VO_GRP_CHN_NOT_UNREG	include/hi_comm_vo.h	174;"	d
HI_ERR_VO_GRP_HAS_CREATED	include/hi_comm_vo.h	162;"	d
HI_ERR_VO_GRP_INVALID_BASE_PTS	include/hi_comm_vo.h	168;"	d
HI_ERR_VO_GRP_INVALID_FRMRATE	include/hi_comm_vo.h	171;"	d
HI_ERR_VO_GRP_INVALID_ID	include/hi_comm_vo.h	160;"	d
HI_ERR_VO_GRP_INVALID_SYN_MODE	include/hi_comm_vo.h	167;"	d
HI_ERR_VO_GRP_NOT_CREATE	include/hi_comm_vo.h	161;"	d
HI_ERR_VO_GRP_NOT_DESTROY	include/hi_comm_vo.h	163;"	d
HI_ERR_VO_GRP_NOT_START	include/hi_comm_vo.h	169;"	d
HI_ERR_VO_GRP_NOT_STOP	include/hi_comm_vo.h	170;"	d
HI_ERR_VO_ILLEGAL_PARAM	include/hi_comm_vo.h	110;"	d
HI_ERR_VO_INVALID_CHNID	include/hi_comm_vo.h	109;"	d
HI_ERR_VO_INVALID_DEVID	include/hi_comm_vo.h	108;"	d
HI_ERR_VO_INVALID_LAYERID	include/hi_comm_vo.h	114;"	d
HI_ERR_VO_INVALID_PATTERN	include/hi_comm_vo.h	147;"	d
HI_ERR_VO_INVALID_POSITION	include/hi_comm_vo.h	148;"	d
HI_ERR_VO_INVALID_RECT_PARA	include/hi_comm_vo.h	153;"	d
HI_ERR_VO_INVALID_VFRAME	include/hi_comm_vo.h	152;"	d
HI_ERR_VO_INVALID_WBCID	include/hi_comm_vo.h	113;"	d
HI_ERR_VO_NOT_PERMIT	include/hi_comm_vo.h	112;"	d
HI_ERR_VO_NOT_SUPPORT	include/hi_comm_vo.h	111;"	d
HI_ERR_VO_NO_MEM	include/hi_comm_vo.h	105;"	d
HI_ERR_VO_NULL_PTR	include/hi_comm_vo.h	106;"	d
HI_ERR_VO_SETBEGIN_ALREADY	include/hi_comm_vo.h	154;"	d
HI_ERR_VO_SETBEGIN_NOTYET	include/hi_comm_vo.h	155;"	d
HI_ERR_VO_SETEND_ALREADY	include/hi_comm_vo.h	156;"	d
HI_ERR_VO_SETEND_NOTYET	include/hi_comm_vo.h	157;"	d
HI_ERR_VO_SYS_NOTREADY	include/hi_comm_vo.h	107;"	d
HI_ERR_VO_VIDEO_HAS_BINDED	include/hi_comm_vo.h	128;"	d
HI_ERR_VO_VIDEO_NOT_BINDED	include/hi_comm_vo.h	129;"	d
HI_ERR_VO_VIDEO_NOT_CONFIG	include/hi_comm_vo.h	127;"	d
HI_ERR_VO_VIDEO_NOT_DISABLE	include/hi_comm_vo.h	126;"	d
HI_ERR_VO_VIDEO_NOT_ENABLE	include/hi_comm_vo.h	125;"	d
HI_ERR_VO_WAIT_TIMEOUT	include/hi_comm_vo.h	151;"	d
HI_ERR_VO_WBC_HAS_BIND	include/hi_comm_vo.h	136;"	d
HI_ERR_VO_WBC_HAS_CONFIG	include/hi_comm_vo.h	134;"	d
HI_ERR_VO_WBC_NOT_BIND	include/hi_comm_vo.h	135;"	d
HI_ERR_VO_WBC_NOT_CONFIG	include/hi_comm_vo.h	133;"	d
HI_ERR_VO_WBC_NOT_DISABLE	include/hi_comm_vo.h	132;"	d
HI_ERR_VPSS_BUF_EMPTY	include/hi_comm_vpss.h	48;"	d
HI_ERR_VPSS_BUSY	include/hi_comm_vpss.h	47;"	d
HI_ERR_VPSS_EXIST	include/hi_comm_vpss.h	40;"	d
HI_ERR_VPSS_ILLEGAL_PARAM	include/hi_comm_vpss.h	46;"	d
HI_ERR_VPSS_INVALID_CHNID	include/hi_comm_vpss.h	39;"	d
HI_ERR_VPSS_INVALID_DEVID	include/hi_comm_vpss.h	38;"	d
HI_ERR_VPSS_NOBUF	include/hi_comm_vpss.h	45;"	d
HI_ERR_VPSS_NOMEM	include/hi_comm_vpss.h	44;"	d
HI_ERR_VPSS_NOTREADY	include/hi_comm_vpss.h	37;"	d
HI_ERR_VPSS_NOT_PERM	include/hi_comm_vpss.h	43;"	d
HI_ERR_VPSS_NOT_SUPPORT	include/hi_comm_vpss.h	42;"	d
HI_ERR_VPSS_NULL_PTR	include/hi_comm_vpss.h	36;"	d
HI_ERR_VPSS_UNEXIST	include/hi_comm_vpss.h	41;"	d
HI_EXT_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	33;"	d
HI_EXT_EXPOSURE_STATUS_ANALOG_GAIN_STATUS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	886;"	d
HI_EXT_EXPOSURE_STATUS_ANALOG_GAIN_STATUS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	885;"	d
HI_EXT_EXPOSURE_STATUS_ANTI_FLICKER_STATUS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1020;"	d
HI_EXT_EXPOSURE_STATUS_ANTI_FLICKER_STATUS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1019;"	d
HI_EXT_EXPOSURE_STATUS_AVERAGE_BRIGHTNESS_STATUS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	971;"	d
HI_EXT_EXPOSURE_STATUS_AVERAGE_BRIGHTNESS_STATUS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	970;"	d
HI_EXT_EXPOSURE_STATUS_COARSE_DIGITAL_GAIN_STATUS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	903;"	d
HI_EXT_EXPOSURE_STATUS_COARSE_DIGITAL_GAIN_STATUS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	902;"	d
HI_EXT_EXPOSURE_STATUS_EXPOSURE_RATIO_STATUS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1005;"	d
HI_EXT_EXPOSURE_STATUS_EXPOSURE_RATIO_STATUS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1004;"	d
HI_EXT_EXPOSURE_STATUS_FINE_DIGITAL_GAIN_STATUS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	920;"	d
HI_EXT_EXPOSURE_STATUS_FINE_DIGITAL_GAIN_STATUS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	919;"	d
HI_EXT_EXPOSURE_STATUS_ILLUMINATION_STATUS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	988;"	d
HI_EXT_EXPOSURE_STATUS_ILLUMINATION_STATUS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	987;"	d
HI_EXT_EXPOSURE_STATUS_LONG_INTEGRATION_TIME_STATUS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	937;"	d
HI_EXT_EXPOSURE_STATUS_LONG_INTEGRATION_TIME_STATUS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	936;"	d
HI_EXT_EXPOSURE_STATUS_LONG_OVEREXPOSED_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1073;"	d
HI_EXT_EXPOSURE_STATUS_LONG_OVEREXPOSED_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1072;"	d
HI_EXT_EXPOSURE_STATUS_LONG_UNDEREXPOSED_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1091;"	d
HI_EXT_EXPOSURE_STATUS_LONG_UNDEREXPOSED_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1090;"	d
HI_EXT_EXPOSURE_STATUS_SHORT_INTEGRATION_TIME_STATUS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	954;"	d
HI_EXT_EXPOSURE_STATUS_SHORT_INTEGRATION_TIME_STATUS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	953;"	d
HI_EXT_EXPOSURE_STATUS_SHORT_OVEREXPOSED_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1037;"	d
HI_EXT_EXPOSURE_STATUS_SHORT_OVEREXPOSED_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1036;"	d
HI_EXT_EXPOSURE_STATUS_SHORT_UNDEREXPOSED_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1055;"	d
HI_EXT_EXPOSURE_STATUS_SHORT_UNDEREXPOSED_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1054;"	d
HI_EXT_FLASH_INTERFACE_AF_LED_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1392;"	d
HI_EXT_FLASH_INTERFACE_AF_LED_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1391;"	d
HI_EXT_FLASH_INTERFACE_CHARGE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1410;"	d
HI_EXT_FLASH_INTERFACE_CHARGE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1409;"	d
HI_EXT_FLASH_INTERFACE_FLASH_READY_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1446;"	d
HI_EXT_FLASH_INTERFACE_FLASH_READY_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1445;"	d
HI_EXT_FLASH_INTERFACE_FLASH_STROBE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1460;"	d
HI_EXT_FLASH_INTERFACE_FLASH_STROBE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1459;"	d
HI_EXT_FLASH_INTERFACE_FLASH_TRIGGER_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1428;"	d
HI_EXT_FLASH_INTERFACE_FLASH_TRIGGER_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1427;"	d
HI_EXT_FLASH_INTERFACE_SENSOR_STROBE_POLARITY_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1374;"	d
HI_EXT_FLASH_INTERFACE_SENSOR_STROBE_POLARITY_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1373;"	d
HI_EXT_FLASH_INTERFACE_TRIGGER_SELECT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1356;"	d
HI_EXT_FLASH_INTERFACE_TRIGGER_SELECT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1355;"	d
HI_EXT_GENERAL_PURPOSE_DEBUG_4_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1284;"	d
HI_EXT_GENERAL_PURPOSE_DEBUG_4_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1283;"	d
HI_EXT_GENERAL_PURPOSE_DEBUG_5_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1301;"	d
HI_EXT_GENERAL_PURPOSE_DEBUG_5_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1300;"	d
HI_EXT_GENERAL_PURPOSE_DEBUG_6_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1318;"	d
HI_EXT_GENERAL_PURPOSE_DEBUG_6_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1317;"	d
HI_EXT_GENERAL_PURPOSE_EQUILIBRIUM_POINT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1250;"	d
HI_EXT_GENERAL_PURPOSE_EQUILIBRIUM_POINT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1249;"	d
HI_EXT_GENERAL_PURPOSE_GPI_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1219;"	d
HI_EXT_GENERAL_PURPOSE_GPI_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1218;"	d
HI_EXT_GENERAL_PURPOSE_ILLUMINATION_TARGET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1233;"	d
HI_EXT_GENERAL_PURPOSE_ILLUMINATION_TARGET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1232;"	d
HI_EXT_GENERAL_PURPOSE_IRIS_RATE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1267;"	d
HI_EXT_GENERAL_PURPOSE_IRIS_RATE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1266;"	d
HI_EXT_GENERAL_PURPOSE_MISC_CONTROL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1335;"	d
HI_EXT_GENERAL_PURPOSE_MISC_CONTROL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1334;"	d
HI_EXT_SENSOR_ACCESS_CUSTOM_SENSOR_ADDR0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1113;"	d
HI_EXT_SENSOR_ACCESS_CUSTOM_SENSOR_ADDR0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1112;"	d
HI_EXT_SENSOR_ACCESS_CUSTOM_SENSOR_ADDR1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1147;"	d
HI_EXT_SENSOR_ACCESS_CUSTOM_SENSOR_ADDR1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1146;"	d
HI_EXT_SENSOR_ACCESS_CUSTOM_SENSOR_ADDR2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1181;"	d
HI_EXT_SENSOR_ACCESS_CUSTOM_SENSOR_ADDR2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1180;"	d
HI_EXT_SENSOR_ACCESS_CUSTOM_SENSOR_DATA0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1130;"	d
HI_EXT_SENSOR_ACCESS_CUSTOM_SENSOR_DATA0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1129;"	d
HI_EXT_SENSOR_ACCESS_CUSTOM_SENSOR_DATA1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1164;"	d
HI_EXT_SENSOR_ACCESS_CUSTOM_SENSOR_DATA1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1163;"	d
HI_EXT_SENSOR_ACCESS_CUSTOM_SENSOR_DATA2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1198;"	d
HI_EXT_SENSOR_ACCESS_CUSTOM_SENSOR_DATA2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1197;"	d
HI_EXT_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	34;"	d
HI_EXT_SYNC_3DNR_ACTIVE_HEIGHT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	865;"	d
HI_EXT_SYNC_3DNR_ACTIVE_HEIGHT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	864;"	d
HI_EXT_SYNC_3DNR_ACTIVE_WIDTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	848;"	d
HI_EXT_SYNC_3DNR_ACTIVE_WIDTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	847;"	d
HI_EXT_SYNC_ACTIVE_HEIGHT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	281;"	d
HI_EXT_SYNC_ACTIVE_HEIGHT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	280;"	d
HI_EXT_SYNC_ACTIVE_WIDTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	264;"	d
HI_EXT_SYNC_ACTIVE_WIDTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	263;"	d
HI_EXT_SYNC_AUTO_POS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	510;"	d
HI_EXT_SYNC_AUTO_POS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	509;"	d
HI_EXT_SYNC_AUTO_SIZE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	526;"	d
HI_EXT_SYNC_AUTO_SIZE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	525;"	d
HI_EXT_SYNC_CONTROL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	364;"	d
HI_EXT_SYNC_CONTROL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	363;"	d
HI_EXT_SYNC_DIS_OFFSET_X_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	718;"	d
HI_EXT_SYNC_DIS_OFFSET_X_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	717;"	d
HI_EXT_SYNC_DIS_OFFSET_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	733;"	d
HI_EXT_SYNC_DIS_OFFSET_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	732;"	d
HI_EXT_SYNC_DVI_RX_CLOCK_EDGE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	435;"	d
HI_EXT_SYNC_DVI_RX_CLOCK_EDGE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	434;"	d
HI_EXT_SYNC_DVI_TX_CLOCK_EDGE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	417;"	d
HI_EXT_SYNC_DVI_TX_CLOCK_EDGE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	416;"	d
HI_EXT_SYNC_FIELD_MODE_ADJUST_WITH_ACTIVE_LINE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	492;"	d
HI_EXT_SYNC_FIELD_MODE_ADJUST_WITH_V_SYNC	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	493;"	d
HI_EXT_SYNC_FIELD_MODE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	489;"	d
HI_EXT_SYNC_FIELD_MODE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	488;"	d
HI_EXT_SYNC_FIELD_MODE_RESERVED	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	494;"	d
HI_EXT_SYNC_FIELD_MODE_SAME_AS_EXTERNAL	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	491;"	d
HI_EXT_SYNC_H_FRONT_PORCH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	298;"	d
HI_EXT_SYNC_H_FRONT_PORCH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	297;"	d
HI_EXT_SYNC_H_SYNC_IN_POL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	451;"	d
HI_EXT_SYNC_H_SYNC_IN_POL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	450;"	d
HI_EXT_SYNC_H_SYNC_OUT_POL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	381;"	d
HI_EXT_SYNC_H_SYNC_OUT_POL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	380;"	d
HI_EXT_SYNC_H_SYNC_WIDTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	332;"	d
HI_EXT_SYNC_H_SYNC_WIDTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	331;"	d
HI_EXT_SYNC_INPUT_FIELD_POLARITY_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	618;"	d
HI_EXT_SYNC_INPUT_FIELD_POLARITY_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	617;"	d
HI_EXT_SYNC_INPUT_FIELD_TOGGLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	602;"	d
HI_EXT_SYNC_INPUT_FIELD_TOGGLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	601;"	d
HI_EXT_SYNC_JUMBO_FRAME_MODE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	666;"	d
HI_EXT_SYNC_JUMBO_FRAME_MODE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	665;"	d
HI_EXT_SYNC_MASK_AUTO_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	702;"	d
HI_EXT_SYNC_MASK_AUTO_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	701;"	d
HI_EXT_SYNC_MASK_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	684;"	d
HI_EXT_SYNC_MASK_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	683;"	d
HI_EXT_SYNC_MASK_X_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	780;"	d
HI_EXT_SYNC_MASK_X_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	779;"	d
HI_EXT_SYNC_MASK_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	796;"	d
HI_EXT_SYNC_MASK_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	795;"	d
HI_EXT_SYNC_MAX_LINE_LENGTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	542;"	d
HI_EXT_SYNC_MAX_LINE_LENGTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	541;"	d
HI_EXT_SYNC_MAX_LINE_LENGTH_DIS_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	557;"	d
HI_EXT_SYNC_MAX_LINE_LENGTH_DIS_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	556;"	d
HI_EXT_SYNC_MAX_LINE_LENGTH_NR1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	572;"	d
HI_EXT_SYNC_MAX_LINE_LENGTH_NR1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	571;"	d
HI_EXT_SYNC_MAX_LINE_LENGTH_NR2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	587;"	d
HI_EXT_SYNC_MAX_LINE_LENGTH_NR2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	586;"	d
HI_EXT_SYNC_OFFSET_X_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	196;"	d
HI_EXT_SYNC_OFFSET_X_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	195;"	d
HI_EXT_SYNC_OFFSET_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	213;"	d
HI_EXT_SYNC_OFFSET_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	212;"	d
HI_EXT_SYNC_OUTPUT_FIELD_MANUAL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	634;"	d
HI_EXT_SYNC_OUTPUT_FIELD_MANUAL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	633;"	d
HI_EXT_SYNC_OUTPUT_FIELD_VALUE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	650;"	d
HI_EXT_SYNC_OUTPUT_FIELD_VALUE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	649;"	d
HI_EXT_SYNC_SCALE_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	748;"	d
HI_EXT_SYNC_SCALE_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	747;"	d
HI_EXT_SYNC_SKEW_X_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	764;"	d
HI_EXT_SYNC_SKEW_X_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	763;"	d
HI_EXT_SYNC_TG_HEIGHT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	831;"	d
HI_EXT_SYNC_TG_HEIGHT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	830;"	d
HI_EXT_SYNC_TG_WIDTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	814;"	d
HI_EXT_SYNC_TG_WIDTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	813;"	d
HI_EXT_SYNC_TOTAL_HEIGHT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	247;"	d
HI_EXT_SYNC_TOTAL_HEIGHT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	246;"	d
HI_EXT_SYNC_TOTAL_WIDTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	230;"	d
HI_EXT_SYNC_TOTAL_WIDTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	229;"	d
HI_EXT_SYNC_V_FRONT_PORCH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	315;"	d
HI_EXT_SYNC_V_FRONT_PORCH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	314;"	d
HI_EXT_SYNC_V_SYNC_IN_POL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	467;"	d
HI_EXT_SYNC_V_SYNC_IN_POL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	466;"	d
HI_EXT_SYNC_V_SYNC_OUT_POL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	399;"	d
HI_EXT_SYNC_V_SYNC_OUT_POL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	398;"	d
HI_EXT_SYNC_V_SYNC_WIDTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	349;"	d
HI_EXT_SYNC_V_SYNC_WIDTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	348;"	d
HI_EXT_SYSTEM_3DNR_THRESHOLD_TARGET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1958;"	d
HI_EXT_SYSTEM_3DNR_THRESHOLD_TARGET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1957;"	d
HI_EXT_SYSTEM_AE_MODE_DATASIZE	component/isp/3a/sample_ae/sample_ae_ext_config.h	46;"	d
HI_EXT_SYSTEM_AE_MODE_DEFAULT	component/isp/3a/sample_ae/sample_ae_ext_config.h	45;"	d
HI_EXT_SYSTEM_BAD_PIXEL_COUNT_MAX_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2651;"	d
HI_EXT_SYSTEM_BAD_PIXEL_COUNT_MAX_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2650;"	d
HI_EXT_SYSTEM_BAD_PIXEL_COUNT_MIN_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2669;"	d
HI_EXT_SYSTEM_BAD_PIXEL_COUNT_MIN_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2668;"	d
HI_EXT_SYSTEM_BAD_PIXEL_DETECT_TYPE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2741;"	d
HI_EXT_SYSTEM_BAD_PIXEL_DETECT_TYPE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2740;"	d
HI_EXT_SYSTEM_BAD_PIXEL_START_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2592;"	d
HI_EXT_SYSTEM_BAD_PIXEL_START_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2591;"	d
HI_EXT_SYSTEM_BAD_PIXEL_TRIGGER_STATUS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2615;"	d
HI_EXT_SYSTEM_BAD_PIXEL_TRIGGER_STATUS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2614;"	d
HI_EXT_SYSTEM_BAD_PIXEL_TRIGGER_TIME_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2633;"	d
HI_EXT_SYSTEM_BAD_PIXEL_TRIGGER_TIME_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2632;"	d
HI_EXT_SYSTEM_BLACK_LEVEL_00_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3522;"	d
HI_EXT_SYSTEM_BLACK_LEVEL_00_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3521;"	d
HI_EXT_SYSTEM_BLACK_LEVEL_01_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3542;"	d
HI_EXT_SYSTEM_BLACK_LEVEL_01_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3541;"	d
HI_EXT_SYSTEM_BLACK_LEVEL_10_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3563;"	d
HI_EXT_SYSTEM_BLACK_LEVEL_10_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3562;"	d
HI_EXT_SYSTEM_BLACK_LEVEL_11_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3584;"	d
HI_EXT_SYSTEM_BLACK_LEVEL_11_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3583;"	d
HI_EXT_SYSTEM_BLACK_LEVEL_CHANGE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3605;"	d
HI_EXT_SYSTEM_BLACK_LEVEL_CHANGE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3604;"	d
HI_EXT_SYSTEM_CALIBRATE_BAD_PIXELS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1613;"	d
HI_EXT_SYSTEM_CALIBRATE_BAD_PIXELS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1612;"	d
HI_EXT_SYSTEM_CALIBRATE_FLAG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1596;"	d
HI_EXT_SYSTEM_CALIBRATE_FLAG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1595;"	d
HI_EXT_SYSTEM_DEBUG_0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2007;"	d
HI_EXT_SYSTEM_DEBUG_0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2006;"	d
HI_EXT_SYSTEM_DEBUG_1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2022;"	d
HI_EXT_SYSTEM_DEBUG_1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2021;"	d
HI_EXT_SYSTEM_DEBUG_2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2037;"	d
HI_EXT_SYSTEM_DEBUG_2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2036;"	d
HI_EXT_SYSTEM_DEBUG_3_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2052;"	d
HI_EXT_SYSTEM_DEBUG_3_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2051;"	d
HI_EXT_SYSTEM_DEBUG_4_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2067;"	d
HI_EXT_SYSTEM_DEBUG_4_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2066;"	d
HI_EXT_SYSTEM_DEBUG_5_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2082;"	d
HI_EXT_SYSTEM_DEBUG_5_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2081;"	d
HI_EXT_SYSTEM_DEBUG_6_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2097;"	d
HI_EXT_SYSTEM_DEBUG_6_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2096;"	d
HI_EXT_SYSTEM_DEBUG_7_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2112;"	d
HI_EXT_SYSTEM_DEBUG_7_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2111;"	d
HI_EXT_SYSTEM_DEBUG_DEPTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2838;"	d
HI_EXT_SYSTEM_DEBUG_DEPTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2837;"	d
HI_EXT_SYSTEM_DEHAZE_DEBUG_ADDR_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4553;"	d
HI_EXT_SYSTEM_DEHAZE_DEBUG_ADDR_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4552;"	d
HI_EXT_SYSTEM_DEHAZE_DEBUG_COMPLETE_DATADEPTH	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4754;"	d
HI_EXT_SYSTEM_DEHAZE_DEBUG_COMPLETE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4753;"	d
HI_EXT_SYSTEM_DEHAZE_DEBUG_DEPTH_DATADEPTH	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4587;"	d
HI_EXT_SYSTEM_DEHAZE_DEBUG_DEPTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4586;"	d
HI_EXT_SYSTEM_DEHAZE_DEBUG_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4538;"	d
HI_EXT_SYSTEM_DEHAZE_DEBUG_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4537;"	d
HI_EXT_SYSTEM_DEHAZE_DEBUG_QUIT_DATADEPTH	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4737;"	d
HI_EXT_SYSTEM_DEHAZE_DEBUG_QUIT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4736;"	d
HI_EXT_SYSTEM_DEHAZE_DEBUG_SIZE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4570;"	d
HI_EXT_SYSTEM_DEHAZE_DEBUG_SIZE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4569;"	d
HI_EXT_SYSTEM_DIRECTIONAL_SHARPENING_TARGET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1682;"	d
HI_EXT_SYSTEM_DIRECTIONAL_SHARPENING_TARGET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1681;"	d
HI_EXT_SYSTEM_DPC_COUNT_MAX_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3783;"	d
HI_EXT_SYSTEM_DPC_COUNT_MAX_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3782;"	d
HI_EXT_SYSTEM_DPC_COUNT_MIN_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3800;"	d
HI_EXT_SYSTEM_DPC_COUNT_MIN_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3799;"	d
HI_EXT_SYSTEM_DPC_DYNAMIC_BLEND_RATIO_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3892;"	d
HI_EXT_SYSTEM_DPC_DYNAMIC_BLEND_RATIO_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3891;"	d
HI_EXT_SYSTEM_DPC_DYNAMIC_COR_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3766;"	d
HI_EXT_SYSTEM_DPC_DYNAMIC_COR_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3765;"	d
HI_EXT_SYSTEM_DPC_DYNAMIC_MANUAL_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3834;"	d
HI_EXT_SYSTEM_DPC_DYNAMIC_MANUAL_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3833;"	d
HI_EXT_SYSTEM_DPC_DYNAMIC_STRENGTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3876;"	d
HI_EXT_SYSTEM_DPC_DYNAMIC_STRENGTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3875;"	d
HI_EXT_SYSTEM_DPC_FINISH_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3713;"	d
HI_EXT_SYSTEM_DPC_START_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3698;"	d
HI_EXT_SYSTEM_DPC_START_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3697;"	d
HI_EXT_SYSTEM_DPC_STATIC_CALIB_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3665;"	d
HI_EXT_SYSTEM_DPC_STATIC_CALIB_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3664;"	d
HI_EXT_SYSTEM_DPC_STATIC_COR_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3649;"	d
HI_EXT_SYSTEM_DPC_STATIC_COR_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3648;"	d
HI_EXT_SYSTEM_DPC_STATIC_DEFECT_TYPE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3682;"	d
HI_EXT_SYSTEM_DPC_STATIC_DEFECT_TYPE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3681;"	d
HI_EXT_SYSTEM_DPC_STATIC_DP_SHOW_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3749;"	d
HI_EXT_SYSTEM_DPC_STATIC_DP_SHOW_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3748;"	d
HI_EXT_SYSTEM_DPC_TRIGGER_STATUS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3733;"	d
HI_EXT_SYSTEM_DPC_TRIGGER_STATUS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3732;"	d
HI_EXT_SYSTEM_DPC_TRIGGER_TIME_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3817;"	d
HI_EXT_SYSTEM_DPC_TRIGGER_TIME_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3816;"	d
HI_EXT_SYSTEM_DRC_ASYMMETRY_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1818;"	d
HI_EXT_SYSTEM_DRC_ASYMMETRY_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1817;"	d
HI_EXT_SYSTEM_DRC_AUTO_STRENGTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1801;"	d
HI_EXT_SYSTEM_DRC_AUTO_STRENGTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1800;"	d
HI_EXT_SYSTEM_DRC_BRIGHT_ENHANCE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1836;"	d
HI_EXT_SYSTEM_DRC_BRIGHT_ENHANCE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1835;"	d
HI_EXT_SYSTEM_DRC_MANUAL_STRENGTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1784;"	d
HI_EXT_SYSTEM_DRC_MANUAL_STRENGTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1783;"	d
HI_EXT_SYSTEM_DYNAMIC_DEFECT_PIXEL_SLOPE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2875;"	d
HI_EXT_SYSTEM_DYNAMIC_DEFECT_PIXEL_SLOPE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2874;"	d
HI_EXT_SYSTEM_DYNAMIC_DEFECT_PIXEL_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2892;"	d
HI_EXT_SYSTEM_DYNAMIC_DEFECT_PIXEL_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2891;"	d
HI_EXT_SYSTEM_FLAGS1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1476;"	d
HI_EXT_SYSTEM_FLAGS1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1475;"	d
HI_EXT_SYSTEM_FLAGS2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1527;"	d
HI_EXT_SYSTEM_FLAGS2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1526;"	d
HI_EXT_SYSTEM_FPS_BASE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2133;"	d
HI_EXT_SYSTEM_FPS_BASE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2132;"	d
HI_EXT_SYSTEM_FRAME_RATES_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1629;"	d
HI_EXT_SYSTEM_FRAME_RATES_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1628;"	d
HI_EXT_SYSTEM_FREEZE_FIRMWARE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1493;"	d
HI_EXT_SYSTEM_FREEZE_FIRMWARE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1492;"	d
HI_EXT_SYSTEM_FSWDR_ENABLE_WRITE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4601;"	d
HI_EXT_SYSTEM_FSWDR_ENABLE_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4600;"	d
HI_EXT_SYSTEM_GAMMAFE_POSITION_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4615;"	d
HI_EXT_SYSTEM_GAMMA_CURVE_TYPE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2758;"	d
HI_EXT_SYSTEM_GAMMA_CURVE_TYPE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2757;"	d
HI_EXT_SYSTEM_HALF_PIXEL_CLOCK_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1664;"	d
HI_EXT_SYSTEM_HALF_PIXEL_CLOCK_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1663;"	d
HI_EXT_SYSTEM_ISP_BALANCEFE_ENABLE_WRITE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4719;"	d
HI_EXT_SYSTEM_ISP_BALANCEFE_ENABLE_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4718;"	d
HI_EXT_SYSTEM_ISP_BYPASSALL_WRITE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4689;"	d
HI_EXT_SYSTEM_ISP_BYPASSALL_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4688;"	d
HI_EXT_SYSTEM_ISP_BYPASSMODE_WRITE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4674;"	d
HI_EXT_SYSTEM_ISP_BYPASSMODE_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4673;"	d
HI_EXT_SYSTEM_ISP_CHNSWITCH_WRITE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4660;"	d
HI_EXT_SYSTEM_ISP_CHNSWITCH_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4659;"	d
HI_EXT_SYSTEM_ISP_MESH_SHADING_MANU_MODE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4206;"	d
HI_EXT_SYSTEM_ISP_MESH_SHADING_MANU_MODE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4205;"	d
HI_EXT_SYSTEM_ISP_MESH_SHADING_UPDATA_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4195;"	d
HI_EXT_SYSTEM_ISP_MESH_SHADING_UPDATA_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4194;"	d
HI_EXT_SYSTEM_LOW_LIGHT_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2687;"	d
HI_EXT_SYSTEM_LOW_LIGHT_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2686;"	d
HI_EXT_SYSTEM_MANUAL_3DNR_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1580;"	d
HI_EXT_SYSTEM_MANUAL_3DNR_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1579;"	d
HI_EXT_SYSTEM_MANUAL_DIRECTIONAL_SHARPENING_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1511;"	d
HI_EXT_SYSTEM_MANUAL_DIRECTIONAL_SHARPENING_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1510;"	d
HI_EXT_SYSTEM_MANUAL_DRC_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1562;"	d
HI_EXT_SYSTEM_MANUAL_DRC_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1561;"	d
HI_EXT_SYSTEM_MANUAL_EXP_RATIO_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2705;"	d
HI_EXT_SYSTEM_MANUAL_EXP_RATIO_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2704;"	d
HI_EXT_SYSTEM_MANUAL_FCR_STRENGTH_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3992;"	d
HI_EXT_SYSTEM_MANUAL_FCR_THRESHOLD_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4033;"	d
HI_EXT_SYSTEM_MANUAL_SHARPEN_D_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2417;"	d
HI_EXT_SYSTEM_MANUAL_SHARPEN_EDGENOISETHD_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2511;"	d
HI_EXT_SYSTEM_MANUAL_SHARPEN_ENLOWLUMASHOOT_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2488;"	d
HI_EXT_SYSTEM_MANUAL_SHARPEN_OVERSHOOTAMT_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2427;"	d
HI_EXT_SYSTEM_MANUAL_SHARPEN_TEXTURENOISETHD_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2501;"	d
HI_EXT_SYSTEM_MANUAL_SHARPEN_UD_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2407;"	d
HI_EXT_SYSTEM_MANUAL_SHARPEN_UNDERSHOOTAMT_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2437;"	d
HI_EXT_SYSTEM_MANUAL_UN_DIRECTIONAL_SHARPENING_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1544;"	d
HI_EXT_SYSTEM_MANUAL_UN_DIRECTIONAL_SHARPENING_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1543;"	d
HI_EXT_SYSTEM_MANUAL_UVNR_COLOR_CAST_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3443;"	d
HI_EXT_SYSTEM_MANUAL_UVNR_STRENGTH_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3463;"	d
HI_EXT_SYSTEM_MANUAL_UVNR_THRESHOLD_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3453;"	d
HI_EXT_SYSTEM_MAXIMUM_3DNR_STRENGTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1975;"	d
HI_EXT_SYSTEM_MAXIMUM_3DNR_STRENGTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1974;"	d
HI_EXT_SYSTEM_MAXIMUM_DIRECTIONAL_SHARPENING_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1699;"	d
HI_EXT_SYSTEM_MAXIMUM_DIRECTIONAL_SHARPENING_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1698;"	d
HI_EXT_SYSTEM_MAXIMUM_NR_STRENGTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1924;"	d
HI_EXT_SYSTEM_MAXIMUM_NR_STRENGTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1923;"	d
HI_EXT_SYSTEM_MAXIMUM_UN_DIRECTIONAL_SHARPENING_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1750;"	d
HI_EXT_SYSTEM_MAXIMUM_UN_DIRECTIONAL_SHARPENING_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1749;"	d
HI_EXT_SYSTEM_MINIMUM_3DNR_STRENGTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1992;"	d
HI_EXT_SYSTEM_MINIMUM_3DNR_STRENGTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1991;"	d
HI_EXT_SYSTEM_MINIMUM_DIRECTIONAL_SHARPENING_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1716;"	d
HI_EXT_SYSTEM_MINIMUM_DIRECTIONAL_SHARPENING_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1715;"	d
HI_EXT_SYSTEM_MINIMUM_NR_STRENGTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1941;"	d
HI_EXT_SYSTEM_MINIMUM_NR_STRENGTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1940;"	d
HI_EXT_SYSTEM_MINIMUM_UN_DIRECTIONAL_SHARPENING_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1767;"	d
HI_EXT_SYSTEM_MINIMUM_UN_DIRECTIONAL_SHARPENING_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1766;"	d
HI_EXT_SYSTEM_NR_MANUAL_FIXSTRENGTH_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2175;"	d
HI_EXT_SYSTEM_NR_MANUAL_LOWFREQSLOPE_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2186;"	d
HI_EXT_SYSTEM_NR_MANUAL_THRESHOLD_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2197;"	d
HI_EXT_SYSTEM_NR_MANUAL_VAR_STRENGTH_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2164;"	d
HI_EXT_SYSTEM_NR_THRESHOLD_LONG_TARGET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1907;"	d
HI_EXT_SYSTEM_NR_THRESHOLD_LONG_TARGET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1906;"	d
HI_EXT_SYSTEM_NR_THRESHOLD_TARGET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1890;"	d
HI_EXT_SYSTEM_NR_THRESHOLD_TARGET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1889;"	d
HI_EXT_SYSTEM_QUERY_EXPOSURE_ISO_DATASIZE	component/isp/3a/sample_ae/sample_ae_ext_config.h	62;"	d
HI_EXT_SYSTEM_QUERY_EXPOSURE_ISO_DEFAULT	component/isp/3a/sample_ae/sample_ae_ext_config.h	61;"	d
HI_EXT_SYSTEM_SENSOR_ISO_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3627;"	d
HI_EXT_SYSTEM_SENSOR_ISO_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3626;"	d
HI_EXT_SYSTEM_SENSOR_MAX_RESOLUTION_FPS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3368;"	d
HI_EXT_SYSTEM_SENSOR_MAX_RESOLUTION_FPS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3367;"	d
HI_EXT_SYSTEM_SENSOR_MAX_RESOLUTION_HEIGHT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3348;"	d
HI_EXT_SYSTEM_SENSOR_MAX_RESOLUTION_HEIGHT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3347;"	d
HI_EXT_SYSTEM_SENSOR_MAX_RESOLUTION_WIDTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3326;"	d
HI_EXT_SYSTEM_SENSOR_MAX_RESOLUTION_WIDTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3325;"	d
HI_EXT_SYSTEM_SENSOR_WDR_MODE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2723;"	d
HI_EXT_SYSTEM_SENSOR_WDR_MODE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2722;"	d
HI_EXT_SYSTEM_SET_1001_RATE_DIVIDER_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1646;"	d
HI_EXT_SYSTEM_SET_1001_RATE_DIVIDER_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1645;"	d
HI_EXT_SYSTEM_SHADING_TABLE_NODE_NUMBER_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2858;"	d
HI_EXT_SYSTEM_SHADING_TABLE_NODE_NUMBER_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2857;"	d
HI_EXT_SYSTEM_SHARPEN_MANU_MODE_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2397;"	d
HI_EXT_SYSTEM_STATISTICS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3388;"	d
HI_EXT_SYSTEM_STATISTICS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3387;"	d
HI_EXT_SYSTEM_SYS_DEBUG_ADDR_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2797;"	d
HI_EXT_SYSTEM_SYS_DEBUG_ADDR_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2796;"	d
HI_EXT_SYSTEM_SYS_DEBUG_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2777;"	d
HI_EXT_SYSTEM_SYS_DEBUG_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2776;"	d
HI_EXT_SYSTEM_SYS_DEBUG_SIZE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2817;"	d
HI_EXT_SYSTEM_SYS_DEBUG_SIZE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2816;"	d
HI_EXT_SYSTEM_TOP_BIT_RESERVE3_WRITE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4631;"	d
HI_EXT_SYSTEM_TOP_BIT_RESERVE3_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4630;"	d
HI_EXT_SYSTEM_TOP_BIT_RESERVE4_WRITE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4646;"	d
HI_EXT_SYSTEM_TOP_BIT_RESERVE4_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4645;"	d
HI_EXT_SYSTEM_TOP_BIT_RESERVE5_WRITE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4704;"	d
HI_EXT_SYSTEM_TOP_BIT_RESERVE5_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4703;"	d
HI_EXT_SYSTEM_UN_DIRECTIONAL_SHARPENING_TARGET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1733;"	d
HI_EXT_SYSTEM_UN_DIRECTIONAL_SHARPENING_TARGET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	1732;"	d
HI_EXT_SYSTEM_WINDOW_MODE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2563;"	d
HI_EXT_SYSTEM_WINDOW_MODE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2562;"	d
HI_EXT_SYSTME_GAMMAFE_POSITION_WRITE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4616;"	d
HI_EXT_TOP_ISP_INIT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	102;"	d
HI_EXT_TOP_ISP_INIT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	101;"	d
HI_EXT_TOP_ISP_RUN_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	120;"	d
HI_EXT_TOP_ISP_RUN_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	119;"	d
HI_EXT_TOP_ISP_RUN_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	138;"	d
HI_EXT_TOP_ISP_RUN_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	137;"	d
HI_EXT_TOP_MEM_INIT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	48;"	d
HI_EXT_TOP_MEM_INIT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	47;"	d
HI_EXT_TOP_PUB_ATTR_CFG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	84;"	d
HI_EXT_TOP_PUB_ATTR_CFG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	83;"	d
HI_EXT_TOP_RES_SWITCH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	174;"	d
HI_EXT_TOP_RES_SWITCH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	173;"	d
HI_EXT_TOP_WDR_CFG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	66;"	d
HI_EXT_TOP_WDR_CFG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	65;"	d
HI_EXT_TOP_WDR_SWITCH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	156;"	d
HI_EXT_TOP_WDR_SWITCH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	155;"	d
HI_EXT_WDR_COMPRESS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2950;"	d
HI_EXT_WDR_COMPRESS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2949;"	d
HI_EXT_WDR_EXP_RATIO_TARGET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2933;"	d
HI_EXT_WDR_EXP_RATIO_TARGET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2932;"	d
HI_EXT_WDR_MANUAL_EXP_RATIO_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2915;"	d
HI_EXT_WDR_MANUAL_EXP_RATIO_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2914;"	d
HI_FAILURE	include/hi_type.h	121;"	d
HI_FALSE	include/hi_type.h	/^    HI_FALSE = 0,$/;"	e	enum:__anon50
HI_FLOAT	include/hi_comm_ive.h	/^typedef float                   HI_FLOAT;$/;"	t
HI_FLOAT	include/hi_type.h	/^typedef float               HI_FLOAT;$/;"	t
HI_FR32	include/hi_comm_rc.h	/^typedef HI_U32 HI_FR32;$/;"	t
HI_FW_ISO_MAX	component/isp/firmware/src/algorithms/isp_noise_reduction.c	48;"	d	file:
HI_FW_ISO_TABLE_DIVISOR	component/isp/firmware/src/algorithms/isp_noise_reduction.c	47;"	d	file:
HI_FW_NOISE_BIT_DEPTH	component/isp/firmware/src/algorithms/isp_noise_reduction.c	46;"	d	file:
HI_GAMMA_FE0_MEM_ARRAY_DATA_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_fe0_mem_config.h	47;"	d
HI_GAMMA_FE0_MEM_ARRAY_DATA_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_fe0_mem_config.h	46;"	d
HI_GAMMA_FE0_MEM_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_fe0_mem_config.h	33;"	d
HI_GAMMA_FE0_MEM_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_fe0_mem_config.h	34;"	d
HI_GAMMA_FE1_MEM_ARRAY_DATA_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_fe1_mem_config.h	47;"	d
HI_GAMMA_FE1_MEM_ARRAY_DATA_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_fe1_mem_config.h	46;"	d
HI_GAMMA_FE1_MEM_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_fe1_mem_config.h	33;"	d
HI_GAMMA_FE1_MEM_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_fe1_mem_config.h	34;"	d
HI_GAMMA_RGB_MEM_ARRAY_DATA_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_rgb_mem_config.h	47;"	d
HI_GAMMA_RGB_MEM_ARRAY_DATA_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_rgb_mem_config.h	46;"	d
HI_GAMMA_RGB_MEM_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_rgb_mem_config.h	33;"	d
HI_GAMMA_RGB_MEM_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_rgb_mem_config.h	34;"	d
HI_GPIO_I2C	component/isp/sensor/aptina_9m034/Makefile	/^HI_GPIO_I2C:=HI_GPIO_I2C$/;"	m
HI_GPIO_I2C	component/isp/sensor/aptina_9m034/Makefile	/^HI_GPIO_I2C:=HI_GPIO_XXX$/;"	m
HI_GPIO_I2C	component/isp/sensor/aptina_ar0230/Makefile	/^HI_GPIO_I2C:=HI_GPIO_I2C$/;"	m
HI_GPIO_I2C	component/isp/sensor/aptina_ar0230/Makefile	/^HI_GPIO_I2C:=HI_GPIO_XXX$/;"	m
HI_GPIO_I2C	component/isp/sensor/ar0130/Makefile	/^HI_GPIO_I2C:=HI_GPIO_I2C$/;"	m
HI_GPIO_I2C	component/isp/sensor/ar0130/Makefile	/^HI_GPIO_I2C:=HI_GPIO_XXX$/;"	m
HI_GPIO_I2C	component/isp/sensor/omnivision_ov2718/Makefile	/^HI_GPIO_I2C:=HI_GPIO_I2C$/;"	m
HI_GPIO_I2C	component/isp/sensor/omnivision_ov2718/Makefile	/^HI_GPIO_I2C:=HI_GPIO_XXX$/;"	m
HI_GPIO_I2C	component/isp/sensor/omnivision_ov9712/Makefile	/^HI_GPIO_I2C:=HI_GPIO_I2C$/;"	m
HI_GPIO_I2C	component/isp/sensor/omnivision_ov9712/Makefile	/^HI_GPIO_I2C:=HI_GPIO_XXX$/;"	m
HI_GPIO_I2C	component/isp/sensor/omnivision_ov9732/Makefile	/^HI_GPIO_I2C:=HI_GPIO_I2C$/;"	m
HI_GPIO_I2C	component/isp/sensor/omnivision_ov9732/Makefile	/^HI_GPIO_I2C:=HI_GPIO_XXX$/;"	m
HI_GPIO_I2C	component/isp/sensor/omnivision_ov9750/Makefile	/^HI_GPIO_I2C:=HI_GPIO_I2C$/;"	m
HI_GPIO_I2C	component/isp/sensor/omnivision_ov9750/Makefile	/^HI_GPIO_I2C:=HI_GPIO_XXX$/;"	m
HI_GPIO_I2C	component/isp/sensor/omnivision_ov9752/Makefile	/^HI_GPIO_I2C:=HI_GPIO_I2C$/;"	m
HI_GPIO_I2C	component/isp/sensor/omnivision_ov9752/Makefile	/^HI_GPIO_I2C:=HI_GPIO_XXX$/;"	m
HI_GPIO_I2C	component/isp/sensor/panasonic_mn34222/Makefile	/^HI_GPIO_I2C:=HI_GPIO_I2C$/;"	m
HI_GPIO_I2C	component/isp/sensor/panasonic_mn34222/Makefile	/^HI_GPIO_I2C:=HI_GPIO_XXX$/;"	m
HI_Gb_B_R_Gr	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^	HI_Gb_B_R_Gr,$/;"	e	enum:hiISP_LSC_BAYERFORMAT
HI_Gr_R_B_Gb	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^	HI_Gr_R_B_Gb,$/;"	e	enum:hiISP_LSC_BAYERFORMAT
HI_HANDLE	include/hi_type.h	/^typedef HI_U32                  HI_HANDLE;$/;"	t
HI_HISTOGRAM_MEM_ARRAY_DATA_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_histogram_mem_config.h	47;"	d
HI_HISTOGRAM_MEM_ARRAY_DATA_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_histogram_mem_config.h	46;"	d
HI_HISTOGRAM_MEM_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_histogram_mem_config.h	33;"	d
HI_HISTOGRAM_MEM_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_histogram_mem_config.h	34;"	d
HI_ID_ADEC	include/hi_common.h	/^    HI_ID_ADEC    = 24,$/;"	e	enum:hiMOD_ID_E
HI_ID_AENC	include/hi_common.h	/^    HI_ID_AENC    = 23,$/;"	e	enum:hiMOD_ID_E
HI_ID_AI	include/hi_common.h	/^    HI_ID_AI      = 21,$/;"	e	enum:hiMOD_ID_E
HI_ID_AIO	include/hi_common.h	/^    HI_ID_AIO     = 20,$/;"	e	enum:hiMOD_ID_E
HI_ID_AO	include/hi_common.h	/^    HI_ID_AO      = 22,$/;"	e	enum:hiMOD_ID_E
HI_ID_AVENC	include/hi_common.h	/^    HI_ID_AVENC   = 25,$/;"	e	enum:hiMOD_ID_E
HI_ID_BUTT	include/hi_common.h	/^    HI_ID_BUTT,$/;"	e	enum:hiMOD_ID_E
HI_ID_CHNL	include/hi_common.h	/^    HI_ID_CHNL    = 4,$/;"	e	enum:hiMOD_ID_E
HI_ID_CMPI	include/hi_common.h	/^    HI_ID_CMPI    = 0,$/;"	e	enum:hiMOD_ID_E
HI_ID_DCCM	include/hi_common.h	/^    HI_ID_DCCM    = 31,$/;"	e	enum:hiMOD_ID_E
HI_ID_DCCS	include/hi_common.h	/^    HI_ID_DCCS    = 32,$/;"	e	enum:hiMOD_ID_E
HI_ID_DSU	include/hi_common.h	/^    HI_ID_DSU     = 17,$/;"	e	enum:hiMOD_ID_E
HI_ID_EXTAO	include/hi_common.h	/^    HI_ID_EXTAO,$/;"	e	enum:hiMOD_ID_E
HI_ID_FB	include/hi_common.h	/^    HI_ID_FB      = 39,$/;"	e	enum:hiMOD_ID_E
HI_ID_FD	include/hi_common.h	/^    HI_ID_FD	  = 47,$/;"	e	enum:hiMOD_ID_E
HI_ID_FISHEYE	include/hi_common.h	/^	HI_ID_FISHEYE = 51,$/;"	e	enum:hiMOD_ID_E
HI_ID_GROUP	include/hi_common.h	/^    HI_ID_GROUP   = 6,$/;"	e	enum:hiMOD_ID_E
HI_ID_H264D	include/hi_common.h	/^    HI_ID_H264D   = 13,$/;"	e	enum:hiMOD_ID_E
HI_ID_H264E	include/hi_common.h	/^    HI_ID_H264E   = 10,$/;"	e	enum:hiMOD_ID_E
HI_ID_H265E	include/hi_common.h	/^    HI_ID_H265E   = 46,$/;"	e	enum:hiMOD_ID_E
HI_ID_HDMI	include/hi_common.h	/^    HI_ID_HDMI    = 40,$/;"	e	enum:hiMOD_ID_E
HI_ID_ISP	include/hi_common.h	/^    HI_ID_ISP	  = 28,$/;"	e	enum:hiMOD_ID_E
HI_ID_IVE	include/hi_common.h	/^    HI_ID_IVE	  = 29,$/;"	e	enum:hiMOD_ID_E
HI_ID_JPEGD	include/hi_common.h	/^    HI_ID_JPEGD   = 14,$/;"	e	enum:hiMOD_ID_E
HI_ID_JPEGE	include/hi_common.h	/^    HI_ID_JPEGE   = 11,$/;"	e	enum:hiMOD_ID_E
HI_ID_LOG	include/hi_common.h	/^    HI_ID_LOG     = 34,$/;"	e	enum:hiMOD_ID_E
HI_ID_LPR	include/hi_common.h	/^    HI_ID_LPR 	  = 50, \/\/ License Plate Recognition$/;"	e	enum:hiMOD_ID_E
HI_ID_MPEG4E	include/hi_common.h	/^    HI_ID_MPEG4E  = 12,$/;"	e	enum:hiMOD_ID_E
HI_ID_MST_LOG	include/hi_common.h	/^    HI_ID_MST_LOG = 35,$/;"	e	enum:hiMOD_ID_E
HI_ID_ODT	include/hi_common.h	/^    HI_ID_ODT	  = 48, \/\/Object detection trace$/;"	e	enum:hiMOD_ID_E
HI_ID_PCIV	include/hi_common.h	/^    HI_ID_PCIV    = 26,$/;"	e	enum:hiMOD_ID_E
HI_ID_PCIVFMW	include/hi_common.h	/^    HI_ID_PCIVFMW = 27,$/;"	e	enum:hiMOD_ID_E
HI_ID_PHOTO	include/hi_common.h	/^    HI_ID_PHOTO   = 52,$/;"	e	enum:hiMOD_ID_E
HI_ID_PROC	include/hi_common.h	/^    HI_ID_PROC    = 33,$/;"	e	enum:hiMOD_ID_E
HI_ID_RC	include/hi_common.h	/^    HI_ID_RC      = 19,$/;"	e	enum:hiMOD_ID_E
HI_ID_RGN	include/hi_common.h	/^    HI_ID_RGN	  = 3,$/;"	e	enum:hiMOD_ID_E
HI_ID_SYS	include/hi_common.h	/^    HI_ID_SYS     = 2,$/;"	e	enum:hiMOD_ID_E
HI_ID_TDE	include/hi_common.h	/^    HI_ID_TDE     = 42,$/;"	e	enum:hiMOD_ID_E
HI_ID_USR	include/hi_common.h	/^    HI_ID_USR     = 43,$/;"	e	enum:hiMOD_ID_E
HI_ID_VALG	include/hi_common.h	/^    HI_ID_VALG    = 18,$/;"	e	enum:hiMOD_ID_E
HI_ID_VB	include/hi_common.h	/^    HI_ID_VB      = 1,$/;"	e	enum:hiMOD_ID_E
HI_ID_VCMP	include/hi_common.h	/^    HI_ID_VCMP    = 38,$/;"	e	enum:hiMOD_ID_E
HI_ID_VD	include/hi_common.h	/^    HI_ID_VD      = 36,$/;"	e	enum:hiMOD_ID_E
HI_ID_VDA	include/hi_common.h	/^    HI_ID_VDA     = 9,$/;"	e	enum:hiMOD_ID_E
HI_ID_VDEC	include/hi_common.h	/^    HI_ID_VDEC    = 5,$/;"	e	enum:hiMOD_ID_E
HI_ID_VEDU	include/hi_common.h	/^    HI_ID_VEDU    = 44,$/;"	e	enum:hiMOD_ID_E
HI_ID_VENC	include/hi_common.h	/^    HI_ID_VENC    = 8,$/;"	e	enum:hiMOD_ID_E
HI_ID_VGS	include/hi_common.h	/^    HI_ID_VGS     = 45,$/;"	e	enum:hiMOD_ID_E
HI_ID_VIU	include/hi_common.h	/^    HI_ID_VIU     = 16,$/;"	e	enum:hiMOD_ID_E
HI_ID_VOIE	include/hi_common.h	/^    HI_ID_VOIE    = 41,$/;"	e	enum:hiMOD_ID_E
HI_ID_VOU	include/hi_common.h	/^    HI_ID_VOU     = 15,$/;"	e	enum:hiMOD_ID_E
HI_ID_VPSS	include/hi_common.h	/^    HI_ID_VPSS    = 7,$/;"	e	enum:hiMOD_ID_E
HI_ID_VQA	include/hi_common.h	/^    HI_ID_VQA	  = 49, \/\/Video quality  analysis$/;"	e	enum:hiMOD_ID_E
HI_INVALID_CHN	include/hi_common.h	130;"	d
HI_INVALID_DEV	include/hi_common.h	133;"	d
HI_INVALID_HANDLE	include/hi_common.h	134;"	d
HI_INVALID_LAYER	include/hi_common.h	132;"	d
HI_INVALID_TYPE	include/hi_common.h	136;"	d
HI_INVALID_VALUE	include/hi_common.h	135;"	d
HI_INVALID_WAY	include/hi_common.h	131;"	d
HI_IO_NOBLOCK	sample/region/sample_region.c	2029;"	d	file:
HI_ISP_AE_VERSION_V100	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	253;"	d
HI_ISP_AE_WEI_COMBIN_COUNT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	61;"	d
HI_ISP_AWB_VERSION_V100	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	479;"	d
HI_ISP_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	64;"	d
HI_ISP_CC_IN_DC0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	738;"	d
HI_ISP_CC_IN_DC1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	739;"	d
HI_ISP_CC_IN_DC2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	740;"	d
HI_ISP_CC_OUT_DC0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	766;"	d
HI_ISP_CC_OUT_DC1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	767;"	d
HI_ISP_CC_OUT_DC2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	768;"	d
HI_ISP_CPI_FIX_TIMING_STAT	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	181;"	d
HI_ISP_CROP_ENABLE_CROP_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5965;"	d
HI_ISP_CROP_ENABLE_CROP_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5964;"	d
HI_ISP_CROP_SIZE_X_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6016;"	d
HI_ISP_CROP_SIZE_X_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6015;"	d
HI_ISP_CROP_SIZE_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6033;"	d
HI_ISP_CROP_SIZE_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6032;"	d
HI_ISP_CROP_START_X_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5982;"	d
HI_ISP_CROP_START_X_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5981;"	d
HI_ISP_CROP_START_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5999;"	d
HI_ISP_CROP_START_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5998;"	d
HI_ISP_CS_CONV_CLIP_MAX_UV_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7761;"	d
HI_ISP_CS_CONV_CLIP_MAX_UV_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7760;"	d
HI_ISP_CS_CONV_CLIP_MAX_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7725;"	d
HI_ISP_CS_CONV_CLIP_MAX_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7724;"	d
HI_ISP_CS_CONV_CLIP_MIN_UV_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7743;"	d
HI_ISP_CS_CONV_CLIP_MIN_UV_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7742;"	d
HI_ISP_CS_CONV_CLIP_MIN_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7707;"	d
HI_ISP_CS_CONV_CLIP_MIN_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7706;"	d
HI_ISP_CS_CONV_COEFFT_11_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7491;"	d
HI_ISP_CS_CONV_COEFFT_11_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7490;"	d
HI_ISP_CS_CONV_COEFFT_12_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7509;"	d
HI_ISP_CS_CONV_COEFFT_12_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7508;"	d
HI_ISP_CS_CONV_COEFFT_13_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7527;"	d
HI_ISP_CS_CONV_COEFFT_13_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7526;"	d
HI_ISP_CS_CONV_COEFFT_21_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7545;"	d
HI_ISP_CS_CONV_COEFFT_21_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7544;"	d
HI_ISP_CS_CONV_COEFFT_22_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7563;"	d
HI_ISP_CS_CONV_COEFFT_22_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7562;"	d
HI_ISP_CS_CONV_COEFFT_23_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7581;"	d
HI_ISP_CS_CONV_COEFFT_23_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7580;"	d
HI_ISP_CS_CONV_COEFFT_31_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7599;"	d
HI_ISP_CS_CONV_COEFFT_31_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7598;"	d
HI_ISP_CS_CONV_COEFFT_32_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7617;"	d
HI_ISP_CS_CONV_COEFFT_32_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7616;"	d
HI_ISP_CS_CONV_COEFFT_33_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7635;"	d
HI_ISP_CS_CONV_COEFFT_33_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7634;"	d
HI_ISP_CS_CONV_COEFFT_O1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7653;"	d
HI_ISP_CS_CONV_COEFFT_O1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7652;"	d
HI_ISP_CS_CONV_COEFFT_O2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7671;"	d
HI_ISP_CS_CONV_COEFFT_O2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7670;"	d
HI_ISP_CS_CONV_COEFFT_O3_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7689;"	d
HI_ISP_CS_CONV_COEFFT_O3_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7688;"	d
HI_ISP_CS_CONV_DATA_MASK_BV_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7813;"	d
HI_ISP_CS_CONV_DATA_MASK_BV_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7812;"	d
HI_ISP_CS_CONV_DATA_MASK_GU_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7796;"	d
HI_ISP_CS_CONV_DATA_MASK_GU_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7795;"	d
HI_ISP_CS_CONV_DATA_MASK_RY_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7779;"	d
HI_ISP_CS_CONV_DATA_MASK_RY_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7778;"	d
HI_ISP_CS_CONV_ENABLE_DOWNSAMPLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7473;"	d
HI_ISP_CS_CONV_ENABLE_DOWNSAMPLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7472;"	d
HI_ISP_CS_CONV_ENABLE_FILTER_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7455;"	d
HI_ISP_CS_CONV_ENABLE_FILTER_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7454;"	d
HI_ISP_CS_CONV_ENABLE_MATRIX_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7437;"	d
HI_ISP_CS_CONV_ENABLE_MATRIX_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7436;"	d
HI_ISP_DCI_DITHER_OUTBITS	component/isp/firmware/src/algorithms/isp_common.c	32;"	d	file:
HI_ISP_DEFECT_PIXEL_DEFECT_PIXEL_COUNT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3032;"	d
HI_ISP_DEFECT_PIXEL_DEFECT_PIXEL_COUNT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3031;"	d
HI_ISP_DEFECT_PIXEL_DEFECT_PIXEL_COUNT_IN_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3060;"	d
HI_ISP_DEFECT_PIXEL_DEFECT_PIXEL_COUNT_IN_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3059;"	d
HI_ISP_DEFECT_PIXEL_DETECTION_TRIGGER_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3014;"	d
HI_ISP_DEFECT_PIXEL_DETECTION_TRIGGER_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3013;"	d
HI_ISP_DEFECT_PIXEL_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2964;"	d
HI_ISP_DEFECT_PIXEL_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2963;"	d
HI_ISP_DEFECT_PIXEL_OVERFLOW_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2982;"	d
HI_ISP_DEFECT_PIXEL_OVERFLOW_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2981;"	d
HI_ISP_DEFECT_PIXEL_POINTER_RESET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2928;"	d
HI_ISP_DEFECT_PIXEL_POINTER_RESET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2927;"	d
HI_ISP_DEFECT_PIXEL_SHOW_REFERENCE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2946;"	d
HI_ISP_DEFECT_PIXEL_SHOW_REFERENCE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2945;"	d
HI_ISP_DEFECT_PIXEL_SHOW_STATIC_DEFECT_PIXELS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2996;"	d
HI_ISP_DEFECT_PIXEL_SHOW_STATIC_DEFECT_PIXELS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2995;"	d
HI_ISP_DEFECT_PIXEL_TABLE_LUT_ADDRBITS	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3080;"	d
HI_ISP_DEFECT_PIXEL_TABLE_LUT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3081;"	d
HI_ISP_DEFECT_PIXEL_TABLE_LUT_NODES	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3079;"	d
HI_ISP_DEFECT_PIXEL_TABLE_START_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3046;"	d
HI_ISP_DEFECT_PIXEL_TABLE_START_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3045;"	d
HI_ISP_DEMOSAIC_AA_OFFSET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5167;"	d
HI_ISP_DEMOSAIC_AA_OFFSET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5166;"	d
HI_ISP_DEMOSAIC_AA_SLOPE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4997;"	d
HI_ISP_DEMOSAIC_AA_SLOPE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4996;"	d
HI_ISP_DEMOSAIC_AA_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5082;"	d
HI_ISP_DEMOSAIC_AA_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5081;"	d
HI_ISP_DEMOSAIC_AC_OFFSET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5354;"	d
HI_ISP_DEMOSAIC_AC_OFFSET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5353;"	d
HI_ISP_DEMOSAIC_AC_SLOPE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5337;"	d
HI_ISP_DEMOSAIC_AC_SLOPE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5336;"	d
HI_ISP_DEMOSAIC_AC_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5320;"	d
HI_ISP_DEMOSAIC_AC_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5319;"	d
HI_ISP_DEMOSAIC_AHD_EN	component/isp/firmware/src/algorithms/isp_demosaic.c	35;"	d	file:
HI_ISP_DEMOSAIC_AHD_ISOTH1	component/isp/firmware/src/algorithms/isp_demosaic.c	59;"	d	file:
HI_ISP_DEMOSAIC_AHD_ISOTH2	component/isp/firmware/src/algorithms/isp_demosaic.c	60;"	d	file:
HI_ISP_DEMOSAIC_AHD_PAR1_MAX	component/isp/firmware/src/algorithms/isp_demosaic.c	62;"	d	file:
HI_ISP_DEMOSAIC_AHD_PAR1_OFFSET_CENTER	component/isp/firmware/src/algorithms/isp_demosaic.c	63;"	d	file:
HI_ISP_DEMOSAIC_AHD_PART1	component/isp/firmware/src/algorithms/isp_demosaic.c	58;"	d	file:
HI_ISP_DEMOSAIC_AHD_PART2	component/isp/firmware/src/algorithms/isp_demosaic.c	57;"	d	file:
HI_ISP_DEMOSAIC_BLEND_LIMIT1	component/isp/firmware/src/algorithms/isp_demosaic.c	37;"	d	file:
HI_ISP_DEMOSAIC_BLEND_LIMIT2	component/isp/firmware/src/algorithms/isp_demosaic.c	38;"	d	file:
HI_ISP_DEMOSAIC_BLEND_RATIO1	component/isp/firmware/src/algorithms/isp_demosaic.c	39;"	d	file:
HI_ISP_DEMOSAIC_BLEND_RATIO2	component/isp/firmware/src/algorithms/isp_demosaic.c	40;"	d	file:
HI_ISP_DEMOSAIC_DMSC_CONFIG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5303;"	d
HI_ISP_DEMOSAIC_DMSC_CONFIG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5302;"	d
HI_ISP_DEMOSAIC_EN	component/isp/firmware/src/algorithms/isp_demosaic.c	33;"	d	file:
HI_ISP_DEMOSAIC_FCR_EN	component/isp/firmware/src/algorithms/isp_demosaic.c	34;"	d	file:
HI_ISP_DEMOSAIC_FCR_GAIN	component/isp/firmware/src/algorithms/isp_demosaic.c	48;"	d	file:
HI_ISP_DEMOSAIC_FCR_GAIN_MAX	component/isp/firmware/src/algorithms/isp_demosaic.c	49;"	d	file:
HI_ISP_DEMOSAIC_FCR_GAIN_RANGE	component/isp/firmware/src/algorithms/isp_demosaic.c	50;"	d	file:
HI_ISP_DEMOSAIC_FCR_ISOTH1	component/isp/firmware/src/algorithms/isp_demosaic.c	54;"	d	file:
HI_ISP_DEMOSAIC_FCR_ISOTH2	component/isp/firmware/src/algorithms/isp_demosaic.c	55;"	d	file:
HI_ISP_DEMOSAIC_FCR_LIMIT1	component/isp/firmware/src/algorithms/isp_demosaic.c	45;"	d	file:
HI_ISP_DEMOSAIC_FCR_LIMIT1_RANGE	component/isp/firmware/src/algorithms/isp_demosaic.c	46;"	d	file:
HI_ISP_DEMOSAIC_FCR_LIMIT2	component/isp/firmware/src/algorithms/isp_demosaic.c	47;"	d	file:
HI_ISP_DEMOSAIC_FCR_RATIO	component/isp/firmware/src/algorithms/isp_demosaic.c	51;"	d	file:
HI_ISP_DEMOSAIC_FCR_RATIO_MAX	component/isp/firmware/src/algorithms/isp_demosaic.c	52;"	d	file:
HI_ISP_DEMOSAIC_FCR_RATIO_RANGE	component/isp/firmware/src/algorithms/isp_demosaic.c	53;"	d	file:
HI_ISP_DEMOSAIC_FCR_THR	component/isp/firmware/src/algorithms/isp_demosaic.c	44;"	d	file:
HI_ISP_DEMOSAIC_FC_ALIAS_SLOPE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5388;"	d
HI_ISP_DEMOSAIC_FC_ALIAS_SLOPE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5387;"	d
HI_ISP_DEMOSAIC_FC_ALIAS_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5405;"	d
HI_ISP_DEMOSAIC_FC_ALIAS_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5404;"	d
HI_ISP_DEMOSAIC_FC_SLOPE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5371;"	d
HI_ISP_DEMOSAIC_FC_SLOPE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5370;"	d
HI_ISP_DEMOSAIC_HV_CRATIO	component/isp/firmware/src/algorithms/isp_demosaic.c	42;"	d	file:
HI_ISP_DEMOSAIC_HV_SEL	component/isp/firmware/src/algorithms/isp_demosaic.c	41;"	d	file:
HI_ISP_DEMOSAIC_LUM_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5269;"	d
HI_ISP_DEMOSAIC_LUM_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5268;"	d
HI_ISP_DEMOSAIC_NP_OFFSET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5286;"	d
HI_ISP_DEMOSAIC_NP_OFFSET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5285;"	d
HI_ISP_DEMOSAIC_NP_OFF_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5439;"	d
HI_ISP_DEMOSAIC_NP_OFF_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5438;"	d
HI_ISP_DEMOSAIC_NP_OFF_REFLECT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5455;"	d
HI_ISP_DEMOSAIC_NP_OFF_REFLECT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5454;"	d
HI_ISP_DEMOSAIC_SAT_OFFSET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5218;"	d
HI_ISP_DEMOSAIC_SAT_OFFSET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5217;"	d
HI_ISP_DEMOSAIC_SAT_SLOPE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5048;"	d
HI_ISP_DEMOSAIC_SAT_SLOPE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5047;"	d
HI_ISP_DEMOSAIC_SAT_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5133;"	d
HI_ISP_DEMOSAIC_SAT_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5132;"	d
HI_ISP_DEMOSAIC_SHARP_ALT_D_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5235;"	d
HI_ISP_DEMOSAIC_SHARP_ALT_D_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5234;"	d
HI_ISP_DEMOSAIC_SHARP_ALT_UD_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5252;"	d
HI_ISP_DEMOSAIC_SHARP_ALT_UD_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5251;"	d
HI_ISP_DEMOSAIC_TEMPLATE_EN	component/isp/firmware/src/algorithms/isp_demosaic.c	36;"	d	file:
HI_ISP_DEMOSAIC_UU_OFFSET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5201;"	d
HI_ISP_DEMOSAIC_UU_OFFSET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5200;"	d
HI_ISP_DEMOSAIC_UU_SLOPE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5031;"	d
HI_ISP_DEMOSAIC_UU_SLOPE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5030;"	d
HI_ISP_DEMOSAIC_UU_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5116;"	d
HI_ISP_DEMOSAIC_UU_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5115;"	d
HI_ISP_DEMOSAIC_VA_OFFSET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5184;"	d
HI_ISP_DEMOSAIC_VA_OFFSET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5183;"	d
HI_ISP_DEMOSAIC_VA_SLOPE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5014;"	d
HI_ISP_DEMOSAIC_VA_SLOPE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5013;"	d
HI_ISP_DEMOSAIC_VA_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5099;"	d
HI_ISP_DEMOSAIC_VA_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5098;"	d
HI_ISP_DEMOSAIC_VH_OFFSET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5150;"	d
HI_ISP_DEMOSAIC_VH_OFFSET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5149;"	d
HI_ISP_DEMOSAIC_VH_SLOPE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4980;"	d
HI_ISP_DEMOSAIC_VH_SLOPE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4979;"	d
HI_ISP_DEMOSAIC_VH_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5065;"	d
HI_ISP_DEMOSAIC_VH_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5064;"	d
HI_ISP_DEMOSAIC_WEIGHT_LUT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5422;"	d
HI_ISP_DEMOSAIC_WEIGHT_LUT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5421;"	d
HI_ISP_DIGITAL_GAIN_GAIN_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2487;"	d
HI_ISP_DIGITAL_GAIN_GAIN_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2486;"	d
HI_ISP_DIGITAL_GAIN_OFFSET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2504;"	d
HI_ISP_DIGITAL_GAIN_OFFSET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2503;"	d
HI_ISP_DIS_BYPASS_MOTION_FILTER_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7910;"	d
HI_ISP_DIS_BYPASS_MOTION_FILTER_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7909;"	d
HI_ISP_DIS_CORR_RUN_TIMES_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8034;"	d
HI_ISP_DIS_CORR_RUN_TIMES_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8033;"	d
HI_ISP_DIS_MANUAL_CONTROL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7892;"	d
HI_ISP_DIS_MANUAL_CONTROL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7891;"	d
HI_ISP_DIS_MANUAL_OFFSET_X_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7972;"	d
HI_ISP_DIS_MANUAL_OFFSET_X_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7971;"	d
HI_ISP_DIS_MANUAL_OFFSET_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7989;"	d
HI_ISP_DIS_MANUAL_OFFSET_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7988;"	d
HI_ISP_DIS_OFFSET_X_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8006;"	d
HI_ISP_DIS_OFFSET_X_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8005;"	d
HI_ISP_DIS_OFFSET_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8020;"	d
HI_ISP_DIS_OFFSET_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8019;"	d
HI_ISP_DIS_RAW_FILTER_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7928;"	d
HI_ISP_DIS_RAW_FILTER_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7927;"	d
HI_ISP_DIS_SHIFT_MUX_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7950;"	d
HI_ISP_DIS_SHIFT_MUX_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7949;"	d
HI_ISP_DIS_SHIFT_MUX_INTERNAL_RESULTS_ARE_MULTIPLIED_BY_16	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7954;"	d
HI_ISP_DIS_SHIFT_MUX_INTERNAL_RESULTS_ARE_MULTIPLIED_BY_4	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7953;"	d
HI_ISP_DIS_SHIFT_MUX_INTERNAL_RESULTS_ARE_MULTIPLIED_BY_64	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7955;"	d
HI_ISP_DIS_SHIFT_MUX_NO_SHIFT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7952;"	d
HI_ISP_DITHER_DITHER_AMOUNT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7852;"	d
HI_ISP_DITHER_DITHER_AMOUNT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7851;"	d
HI_ISP_DITHER_ENABLE_DITHER_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7834;"	d
HI_ISP_DITHER_ENABLE_DITHER_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7833;"	d
HI_ISP_DITHER_SHIFT_MODE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7870;"	d
HI_ISP_DITHER_SHIFT_MODE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7869;"	d
HI_ISP_DMNR_DITHER_OUTBITS	component/isp/firmware/src/algorithms/isp_common.c	30;"	d	file:
HI_ISP_DRC_ASYMMETRY_LUT_ADDRBITS	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4910;"	d
HI_ISP_DRC_ASYMMETRY_LUT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4911;"	d
HI_ISP_DRC_ASYMMETRY_LUT_NODES	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4909;"	d
HI_ISP_DRC_BLACK_LEVEL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4816;"	d
HI_ISP_DRC_BLACK_LEVEL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4815;"	d
HI_ISP_DRC_COLLECTION_CORRECTION_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4861;"	d
HI_ISP_DRC_COLLECTION_CORRECTION_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4860;"	d
HI_ISP_DRC_COLLECT_OVL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4649;"	d
HI_ISP_DRC_COLLECT_OVL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4648;"	d
HI_ISP_DRC_COLLECT_RND_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4665;"	d
HI_ISP_DRC_COLLECT_RND_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4664;"	d
HI_ISP_DRC_CONTROL_0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4568;"	d
HI_ISP_DRC_CONTROL_0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4567;"	d
HI_ISP_DRC_CONTROL_1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4634;"	d
HI_ISP_DRC_CONTROL_1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4633;"	d
HI_ISP_DRC_DITHER_OUTBITS	component/isp/firmware/src/algorithms/isp_common.c	31;"	d	file:
HI_ISP_DRC_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4585;"	d
HI_ISP_DRC_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4584;"	d
HI_ISP_DRC_FWD_PERCEPT_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4895;"	d
HI_ISP_DRC_FWD_PERCEPT_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4894;"	d
HI_ISP_DRC_FWD_PERCEPT_LUT_ADDRBITS	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4954;"	d
HI_ISP_DRC_FWD_PERCEPT_LUT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4955;"	d
HI_ISP_DRC_FWD_PERCEPT_LUT_NODES	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4953;"	d
HI_ISP_DRC_LIMIT_AMPL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4846;"	d
HI_ISP_DRC_LIMIT_AMPL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4845;"	d
HI_ISP_DRC_MAX_TYPE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4602;"	d
HI_ISP_DRC_MAX_TYPE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4601;"	d
HI_ISP_DRC_REV_PERCEPT_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4878;"	d
HI_ISP_DRC_REV_PERCEPT_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4877;"	d
HI_ISP_DRC_REV_PERCEPT_LUT_ADDRBITS	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4932;"	d
HI_ISP_DRC_REV_PERCEPT_LUT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4933;"	d
HI_ISP_DRC_REV_PERCEPT_LUT_NODES	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4931;"	d
HI_ISP_DRC_REV_PERCEPT_LUT_POSITION_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4618;"	d
HI_ISP_DRC_REV_PERCEPT_LUT_POSITION_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4617;"	d
HI_ISP_DRC_SLOPE_MAX_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4784;"	d
HI_ISP_DRC_SLOPE_MAX_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4783;"	d
HI_ISP_DRC_SLOPE_MIN_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4801;"	d
HI_ISP_DRC_SLOPE_MIN_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4800;"	d
HI_ISP_DRC_STAT_MULT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4697;"	d
HI_ISP_DRC_STAT_MULT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4696;"	d
HI_ISP_DRC_STAT_NORM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4681;"	d
HI_ISP_DRC_STAT_NORM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4680;"	d
HI_ISP_DRC_STRENGTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4715;"	d
HI_ISP_DRC_STRENGTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4714;"	d
HI_ISP_DRC_VARIANCE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4731;"	d
HI_ISP_DRC_VARIANCE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4730;"	d
HI_ISP_DRC_VARIANCE_INTENSITY_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4766;"	d
HI_ISP_DRC_VARIANCE_INTENSITY_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4765;"	d
HI_ISP_DRC_VARIANCE_SPACE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4748;"	d
HI_ISP_DRC_VARIANCE_SPACE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4747;"	d
HI_ISP_DRC_WHITE_LEVEL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4831;"	d
HI_ISP_DRC_WHITE_LEVEL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4830;"	d
HI_ISP_EXT_GAMMA_RGB_MEM_ARRAY_DATA_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3408;"	d
HI_ISP_EXT_GAMMA_RGB_MEM_ARRAY_DATA_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3407;"	d
HI_ISP_EXT_SYSTEM_GAMMA_CHANGE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3503;"	d
HI_ISP_EXT_SYSTEM_GAMMA_CHANGE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3502;"	d
HI_ISP_FRAME_STATS_ACTIVE_HEIGHT_MAX_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8143;"	d
HI_ISP_FRAME_STATS_ACTIVE_HEIGHT_MAX_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8142;"	d
HI_ISP_FRAME_STATS_ACTIVE_HEIGHT_MIN_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8131;"	d
HI_ISP_FRAME_STATS_ACTIVE_HEIGHT_MIN_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8130;"	d
HI_ISP_FRAME_STATS_ACTIVE_HEIGHT_NUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8167;"	d
HI_ISP_FRAME_STATS_ACTIVE_HEIGHT_NUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8166;"	d
HI_ISP_FRAME_STATS_ACTIVE_HEIGHT_SUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8155;"	d
HI_ISP_FRAME_STATS_ACTIVE_HEIGHT_SUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8154;"	d
HI_ISP_FRAME_STATS_ACTIVE_WIDTH_MAX_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8095;"	d
HI_ISP_FRAME_STATS_ACTIVE_WIDTH_MAX_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8094;"	d
HI_ISP_FRAME_STATS_ACTIVE_WIDTH_MIN_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8083;"	d
HI_ISP_FRAME_STATS_ACTIVE_WIDTH_MIN_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8082;"	d
HI_ISP_FRAME_STATS_ACTIVE_WIDTH_NUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8119;"	d
HI_ISP_FRAME_STATS_ACTIVE_WIDTH_NUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8118;"	d
HI_ISP_FRAME_STATS_ACTIVE_WIDTH_SUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8107;"	d
HI_ISP_FRAME_STATS_ACTIVE_WIDTH_SUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8106;"	d
HI_ISP_FRAME_STATS_HBLANK_MAX_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8191;"	d
HI_ISP_FRAME_STATS_HBLANK_MAX_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8190;"	d
HI_ISP_FRAME_STATS_HBLANK_MIN_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8179;"	d
HI_ISP_FRAME_STATS_HBLANK_MIN_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8178;"	d
HI_ISP_FRAME_STATS_HBLANK_NUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8215;"	d
HI_ISP_FRAME_STATS_HBLANK_NUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8214;"	d
HI_ISP_FRAME_STATS_HBLANK_SUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8203;"	d
HI_ISP_FRAME_STATS_HBLANK_SUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8202;"	d
HI_ISP_FRAME_STATS_STATS_HOLD_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8068;"	d
HI_ISP_FRAME_STATS_STATS_HOLD_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8067;"	d
HI_ISP_FRAME_STATS_STATS_RESET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8053;"	d
HI_ISP_FRAME_STATS_STATS_RESET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8052;"	d
HI_ISP_FRAME_STATS_VBLANK_MAX_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8239;"	d
HI_ISP_FRAME_STATS_VBLANK_MAX_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8238;"	d
HI_ISP_FRAME_STATS_VBLANK_MIN_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8227;"	d
HI_ISP_FRAME_STATS_VBLANK_MIN_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8226;"	d
HI_ISP_FRAME_STATS_VBLANK_NUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8263;"	d
HI_ISP_FRAME_STATS_VBLANK_NUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8262;"	d
HI_ISP_FRAME_STATS_VBLANK_SUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8251;"	d
HI_ISP_FRAME_STATS_VBLANK_SUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8250;"	d
HI_ISP_GAMMAFE_BITW_IN	component/isp/firmware/src/algorithms/isp_pregamma.c	33;"	d	file:
HI_ISP_GAMMAFE_BITW_OUT	component/isp/firmware/src/algorithms/isp_pregamma.c	34;"	d	file:
HI_ISP_GAMMAFE_DEFAULT_STATUS	component/isp/firmware/src/algorithms/isp_pregamma.c	32;"	d	file:
HI_ISP_GAMMAFE_ENABLE1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2543;"	d
HI_ISP_GAMMAFE_ENABLE1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2542;"	d
HI_ISP_GAMMAFE_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2525;"	d
HI_ISP_GAMMAFE_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2524;"	d
HI_ISP_GAMMAFE_MCU_PRIORITY_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2561;"	d
HI_ISP_GAMMAFE_MCU_PRIORITY_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2560;"	d
HI_ISP_GAMMAFE_MCU_READY0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2579;"	d
HI_ISP_GAMMAFE_MCU_READY0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2578;"	d
HI_ISP_GAMMAFE_MCU_READY1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2593;"	d
HI_ISP_GAMMAFE_MCU_READY1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2592;"	d
HI_ISP_GAMMAFE_MIX_CTRL	component/isp/firmware/src/algorithms/isp_pregamma.c	31;"	d	file:
HI_ISP_GREEN_EQUALIZE_BRIGHT_DISABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2683;"	d
HI_ISP_GREEN_EQUALIZE_BRIGHT_DISABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2682;"	d
HI_ISP_GREEN_EQUALIZE_DARK_DISABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2665;"	d
HI_ISP_GREEN_EQUALIZE_DARK_DISABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2664;"	d
HI_ISP_GREEN_EQUALIZE_DEBUG_SEL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2718;"	d
HI_ISP_GREEN_EQUALIZE_DEBUG_SEL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2717;"	d
HI_ISP_GREEN_EQUALIZE_DP_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2629;"	d
HI_ISP_GREEN_EQUALIZE_DP_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2628;"	d
HI_ISP_GREEN_EQUALIZE_DP_SLOPE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2769;"	d
HI_ISP_GREEN_EQUALIZE_DP_SLOPE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2768;"	d
HI_ISP_GREEN_EQUALIZE_DP_THRESHOLD_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2735;"	d
HI_ISP_GREEN_EQUALIZE_DP_THRESHOLD_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2734;"	d
HI_ISP_GREEN_EQUALIZE_GE_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2611;"	d
HI_ISP_GREEN_EQUALIZE_GE_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2610;"	d
HI_ISP_GREEN_EQUALIZE_GE_SENS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2803;"	d
HI_ISP_GREEN_EQUALIZE_GE_SENS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2802;"	d
HI_ISP_GREEN_EQUALIZE_GE_SLOPE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2786;"	d
HI_ISP_GREEN_EQUALIZE_GE_SLOPE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2785;"	d
HI_ISP_GREEN_EQUALIZE_GE_STRENGTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2701;"	d
HI_ISP_GREEN_EQUALIZE_GE_STRENGTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2700;"	d
HI_ISP_GREEN_EQUALIZE_GE_THRESHOLD_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2752;"	d
HI_ISP_GREEN_EQUALIZE_GE_THRESHOLD_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2751;"	d
HI_ISP_GREEN_EQUALIZE_SHOW_DYNAMIC_DEFECT_PIXEL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2647;"	d
HI_ISP_GREEN_EQUALIZE_SHOW_DYNAMIC_DEFECT_PIXEL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2646;"	d
HI_ISP_ID_API_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	94;"	d
HI_ISP_ID_API_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	93;"	d
HI_ISP_ID_PRODUCT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	106;"	d
HI_ISP_ID_PRODUCT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	105;"	d
HI_ISP_ID_RESERVED_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	130;"	d
HI_ISP_ID_RESERVED_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	129;"	d
HI_ISP_ID_VERSION_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	118;"	d
HI_ISP_ID_VERSION_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	117;"	d
HI_ISP_INPUT_PORT_ACLG_ACL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1629;"	d
HI_ISP_INPUT_PORT_ACLG_ACL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1628;"	d
HI_ISP_INPUT_PORT_ACLG_ACL_EXCLUDE_ACL_I_SIGNAL_IN_ACL_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1631;"	d
HI_ISP_INPUT_PORT_ACLG_ACL_INCLUDE_ACL_I_SIGNAL_IN_ACL_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1632;"	d
HI_ISP_INPUT_PORT_ACLG_HSYNC_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1583;"	d
HI_ISP_INPUT_PORT_ACLG_HSYNC_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1582;"	d
HI_ISP_INPUT_PORT_ACLG_HSYNC_EXCLUDE_HSYNC_SIGNAL_IN_ACL_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1585;"	d
HI_ISP_INPUT_PORT_ACLG_HSYNC_INCLUDE_HSYNC_SIGNAL_IN_ACL_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1586;"	d
HI_ISP_INPUT_PORT_ACLG_VSYNC_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1652;"	d
HI_ISP_INPUT_PORT_ACLG_VSYNC_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1651;"	d
HI_ISP_INPUT_PORT_ACLG_VSYNC_EXCLUDE_VSYNC_SIGNAL_IN_ACL_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1654;"	d
HI_ISP_INPUT_PORT_ACLG_VSYNC_INCLUDE_VSYNC_SIGNAL_IN_ACL_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1655;"	d
HI_ISP_INPUT_PORT_ACLG_WINDOW0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1560;"	d
HI_ISP_INPUT_PORT_ACLG_WINDOW0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1559;"	d
HI_ISP_INPUT_PORT_ACLG_WINDOW0_EXCLUDE_WINDOW0_SIGNAL_IN_ACL_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1562;"	d
HI_ISP_INPUT_PORT_ACLG_WINDOW0_INCLUDE_WINDOW0_SIGNAL_IN_ACL_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1563;"	d
HI_ISP_INPUT_PORT_ACLG_WINDOW2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1606;"	d
HI_ISP_INPUT_PORT_ACLG_WINDOW2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1605;"	d
HI_ISP_INPUT_PORT_ACLG_WINDOW2_EXCLUDE_WINDOW2_SIGNAL_IN_ACL_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1608;"	d
HI_ISP_INPUT_PORT_ACLG_WINDOW2_INCLUDE_WINDOW2_SIGNAL_IN_ACL_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1609;"	d
HI_ISP_INPUT_PORT_ACL_POLARITY_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1477;"	d
HI_ISP_INPUT_PORT_ACL_POLARITY_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1476;"	d
HI_ISP_INPUT_PORT_ACL_POLARITY_DON_T_INVERT_ACL_I_FOR_ACL_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1479;"	d
HI_ISP_INPUT_PORT_ACL_POLARITY_INVERT_ACL_I_FOR_ACL_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1480;"	d
HI_ISP_INPUT_PORT_FIELDG_FIELD_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1813;"	d
HI_ISP_INPUT_PORT_FIELDG_FIELD_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1812;"	d
HI_ISP_INPUT_PORT_FIELDG_FIELD_EXCLUDE_FIELD_I_SIGNAL_IN_FIELD_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1815;"	d
HI_ISP_INPUT_PORT_FIELDG_FIELD_INCLUDE_FIELD_I_SIGNAL_IN_FIELD_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1816;"	d
HI_ISP_INPUT_PORT_FIELDG_VSYNC_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1767;"	d
HI_ISP_INPUT_PORT_FIELDG_VSYNC_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1766;"	d
HI_ISP_INPUT_PORT_FIELDG_VSYNC_EXCLUDE_VSYNC_SIGNAL_IN_FIELD_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1769;"	d
HI_ISP_INPUT_PORT_FIELDG_VSYNC_INCLUDE_VSYNC_SIGNAL_IN_FIELD_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1770;"	d
HI_ISP_INPUT_PORT_FIELDG_WINDOW2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1790;"	d
HI_ISP_INPUT_PORT_FIELDG_WINDOW2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1789;"	d
HI_ISP_INPUT_PORT_FIELDG_WINDOW2_EXCLUDE_WINDOW2_SIGNAL_IN_FIELD_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1792;"	d
HI_ISP_INPUT_PORT_FIELDG_WINDOW2_INCLUDE_WINDOW2_SIGNAL_IN_FIELD_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1793;"	d
HI_ISP_INPUT_PORT_FIELD_MODE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1836;"	d
HI_ISP_INPUT_PORT_FIELD_MODE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1835;"	d
HI_ISP_INPUT_PORT_FIELD_MODE_PULSE_FIELD	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1838;"	d
HI_ISP_INPUT_PORT_FIELD_MODE_TOGGLE_FIELD	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1839;"	d
HI_ISP_INPUT_PORT_FIELD_POLARITY_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1514;"	d
HI_ISP_INPUT_PORT_FIELD_POLARITY_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1513;"	d
HI_ISP_INPUT_PORT_FIELD_POLARITY_DON_T_INVERT_FIELD_I_FOR_FIELD_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1516;"	d
HI_ISP_INPUT_PORT_FIELD_POLARITY_INVERT_FIELD_I_FOR_FIELD_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1517;"	d
HI_ISP_INPUT_PORT_FIELD_TOGGLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1537;"	d
HI_ISP_INPUT_PORT_FIELD_TOGGLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1536;"	d
HI_ISP_INPUT_PORT_FIELD_TOGGLE_FIELD_IS_PULSE_TYPE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1539;"	d
HI_ISP_INPUT_PORT_FIELD_TOGGLE_FIELD_IS_TOGGLE_TYPE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1540;"	d
HI_ISP_INPUT_PORT_FRAME_HEIGHT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2007;"	d
HI_ISP_INPUT_PORT_FRAME_HEIGHT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2006;"	d
HI_ISP_INPUT_PORT_FRAME_WIDTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1993;"	d
HI_ISP_INPUT_PORT_FRAME_WIDTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1992;"	d
HI_ISP_INPUT_PORT_FREEZE_CONFIG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2023;"	d
HI_ISP_INPUT_PORT_FREEZE_CONFIG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2022;"	d
HI_ISP_INPUT_PORT_FREEZE_CONFIG_HOLD_PREVIOUS_CONFIG_STATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2026;"	d
HI_ISP_INPUT_PORT_FREEZE_CONFIG_NORMAL_OPERATION	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2025;"	d
HI_ISP_INPUT_PORT_HC_LIMIT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1857;"	d
HI_ISP_INPUT_PORT_HC_LIMIT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1856;"	d
HI_ISP_INPUT_PORT_HC_R_SELECT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1454;"	d
HI_ISP_INPUT_PORT_HC_R_SELECT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1453;"	d
HI_ISP_INPUT_PORT_HC_R_SELECT_VERTICAL_COUNTER_IS_RESET_ON_RISING_EDGE_OF_HS	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1456;"	d
HI_ISP_INPUT_PORT_HC_R_SELECT_VERTICAL_COUNTER_IS_RESET_ON_RISING_EDGE_OF_VS	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1457;"	d
HI_ISP_INPUT_PORT_HC_SIZE0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1891;"	d
HI_ISP_INPUT_PORT_HC_SIZE0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1890;"	d
HI_ISP_INPUT_PORT_HC_SIZE1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1925;"	d
HI_ISP_INPUT_PORT_HC_SIZE1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1924;"	d
HI_ISP_INPUT_PORT_HC_START0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1874;"	d
HI_ISP_INPUT_PORT_HC_START0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1873;"	d
HI_ISP_INPUT_PORT_HC_START1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1908;"	d
HI_ISP_INPUT_PORT_HC_START1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1907;"	d
HI_ISP_INPUT_PORT_HSG_HSYNC_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1698;"	d
HI_ISP_INPUT_PORT_HSG_HSYNC_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1697;"	d
HI_ISP_INPUT_PORT_HSG_HSYNC_EXCLUDE_HSYNC_SIGNAL_IN_HS_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1700;"	d
HI_ISP_INPUT_PORT_HSG_HSYNC_INCLUDE_HSYNC_SIGNAL_IN_HS_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1701;"	d
HI_ISP_INPUT_PORT_HSG_VSYNC_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1721;"	d
HI_ISP_INPUT_PORT_HSG_VSYNC_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1720;"	d
HI_ISP_INPUT_PORT_HSG_VSYNC_EXCLUDE_VSYNC_SIGNAL_IN_HS_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1723;"	d
HI_ISP_INPUT_PORT_HSG_VSYNC_INCLUDE_VSYNC_SIGNAL_IN_HS_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1724;"	d
HI_ISP_INPUT_PORT_HSG_WINDOW1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1675;"	d
HI_ISP_INPUT_PORT_HSG_WINDOW1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1674;"	d
HI_ISP_INPUT_PORT_HSG_WINDOW1_EXCLUDE_WINDOW1_SIGNAL_IN_HS_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1677;"	d
HI_ISP_INPUT_PORT_HSG_WINDOW1_INCLUDE_WINDOW1_SIGNAL_IN_HS_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1678;"	d
HI_ISP_INPUT_PORT_HSG_WINDOW2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1744;"	d
HI_ISP_INPUT_PORT_HSG_WINDOW2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1743;"	d
HI_ISP_INPUT_PORT_HSG_WINDOW2_EXCLUDE_WINDOW2_SIGNAL_IN_HS_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1746;"	d
HI_ISP_INPUT_PORT_HSG_WINDOW2_INCLUDE_WINDOW2_SIGNAL_IN_HS_GATE_MASK_OUT_SPURIOUS_HS_DURING_BLANK_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1747;"	d
HI_ISP_INPUT_PORT_HS_POLARITY_ACL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1385;"	d
HI_ISP_INPUT_PORT_HS_POLARITY_ACL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1384;"	d
HI_ISP_INPUT_PORT_HS_POLARITY_ACL_DON_T_INVERT_POLARITY_OF_HS_FOR_HS_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1387;"	d
HI_ISP_INPUT_PORT_HS_POLARITY_ACL_INVERT_POLARITY_OF_HS_FOR_HS_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1388;"	d
HI_ISP_INPUT_PORT_HS_POLARITY_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1362;"	d
HI_ISP_INPUT_PORT_HS_POLARITY_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1361;"	d
HI_ISP_INPUT_PORT_HS_POLARITY_DON_T_INVERT_POLARITY_OF_HS_FOR_ACL_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1364;"	d
HI_ISP_INPUT_PORT_HS_POLARITY_HS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1408;"	d
HI_ISP_INPUT_PORT_HS_POLARITY_HS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1407;"	d
HI_ISP_INPUT_PORT_HS_POLARITY_HS_HORIZONTAL_COUNTER_IS_RESET_ON_RISING_EDGE_OF_HS	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1410;"	d
HI_ISP_INPUT_PORT_HS_POLARITY_HS_HORIZONTAL_COUNTER_IS_RESET_ON_VSYNC_E_G_WHEN_HSYNC_IS_NOT_AVAILABLE_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1411;"	d
HI_ISP_INPUT_PORT_HS_POLARITY_INVERT_POLARITY_OF_HS_FOR_ACL_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1365;"	d
HI_ISP_INPUT_PORT_HS_POLARITY_VC_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1431;"	d
HI_ISP_INPUT_PORT_HS_POLARITY_VC_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1430;"	d
HI_ISP_INPUT_PORT_HS_POLARITY_VC_VERTICAL_COUNTER_INCREMENTS_ON_FALLING_EDGE_OF_HS	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1434;"	d
HI_ISP_INPUT_PORT_HS_POLARITY_VC_VERTICAL_COUNTER_INCREMENTS_ON_RISING_EDGE_OF_HS	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1433;"	d
HI_ISP_INPUT_PORT_HS_USE_ACL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1270;"	d
HI_ISP_INPUT_PORT_HS_USE_ACL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1269;"	d
HI_ISP_INPUT_PORT_HS_USE_ACL_USE_ACL_I_PORT_FOR_ACTIVE_LINE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1273;"	d
HI_ISP_INPUT_PORT_HS_USE_ACL_USE_HSYNC_I_PORT_FOR_ACTIVE_LINE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1272;"	d
HI_ISP_INPUT_PORT_HS_XOR_VS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1339;"	d
HI_ISP_INPUT_PORT_HS_XOR_VS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1338;"	d
HI_ISP_INPUT_PORT_HS_XOR_VS_HVALID_HSYNC_XOR_VSYNC	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1342;"	d
HI_ISP_INPUT_PORT_HS_XOR_VS_NORMAL_MODE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1341;"	d
HI_ISP_INPUT_PORT_MODE_REQUEST_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2052;"	d
HI_ISP_INPUT_PORT_MODE_REQUEST_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2051;"	d
HI_ISP_INPUT_PORT_MODE_REQUEST_RESERVED4	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2058;"	d
HI_ISP_INPUT_PORT_MODE_REQUEST_RESERVED6	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2060;"	d
HI_ISP_INPUT_PORT_MODE_REQUEST_RESERVED7	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2061;"	d
HI_ISP_INPUT_PORT_MODE_REQUEST_SAFER_START	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2059;"	d
HI_ISP_INPUT_PORT_MODE_REQUEST_SAFE_START	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2055;"	d
HI_ISP_INPUT_PORT_MODE_REQUEST_SAFE_STOP	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2054;"	d
HI_ISP_INPUT_PORT_MODE_REQUEST_URGENT_START	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2057;"	d
HI_ISP_INPUT_PORT_MODE_REQUEST_URGENT_STOP	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2056;"	d
HI_ISP_INPUT_PORT_MODE_STATUS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2079;"	d
HI_ISP_INPUT_PORT_MODE_STATUS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2078;"	d
HI_ISP_INPUT_PORT_PRESET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1159;"	d
HI_ISP_INPUT_PORT_PRESET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1158;"	d
HI_ISP_INPUT_PORT_SIGNAL_FLAG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1495;"	d
HI_ISP_INPUT_PORT_SIGNAL_FLAG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1494;"	d
HI_ISP_INPUT_PORT_VC_C_SELECT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1293;"	d
HI_ISP_INPUT_PORT_VC_C_SELECT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1292;"	d
HI_ISP_INPUT_PORT_VC_C_SELECT_VERTICAL_COUNTER_COUNTS_ON_HORIZONTAL_COUNTER_OVERFLOW_OR_RESET	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1296;"	d
HI_ISP_INPUT_PORT_VC_C_SELECT_VERTICAL_COUNTER_COUNTS_ON_HS	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1295;"	d
HI_ISP_INPUT_PORT_VC_LIMIT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1942;"	d
HI_ISP_INPUT_PORT_VC_LIMIT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1941;"	d
HI_ISP_INPUT_PORT_VC_R_SELECT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1316;"	d
HI_ISP_INPUT_PORT_VC_R_SELECT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1315;"	d
HI_ISP_INPUT_PORT_VC_R_SELECT_VERTICAL_COUNTER_IS_RESET_AFTER_TIMEOUT_ON_HS	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1319;"	d
HI_ISP_INPUT_PORT_VC_R_SELECT_VERTICAL_COUNTER_IS_RESET_ON_EDGE_OF_VS	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1318;"	d
HI_ISP_INPUT_PORT_VC_SIZE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1976;"	d
HI_ISP_INPUT_PORT_VC_SIZE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1975;"	d
HI_ISP_INPUT_PORT_VC_START_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1959;"	d
HI_ISP_INPUT_PORT_VC_START_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1958;"	d
HI_ISP_INPUT_PORT_VS_POLARITY_ACL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1247;"	d
HI_ISP_INPUT_PORT_VS_POLARITY_ACL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1246;"	d
HI_ISP_INPUT_PORT_VS_POLARITY_ACL_DON_T_INVERT_POLARITY_FOR_ACL_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1249;"	d
HI_ISP_INPUT_PORT_VS_POLARITY_ACL_INVERT_POLARITY_FOR_ACL_GATE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1250;"	d
HI_ISP_INPUT_PORT_VS_POLARITY_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1224;"	d
HI_ISP_INPUT_PORT_VS_POLARITY_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1223;"	d
HI_ISP_INPUT_PORT_VS_POLARITY_HORIZONTAL_COUNTER_RESET_ON_FALLING_EDGE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1227;"	d
HI_ISP_INPUT_PORT_VS_POLARITY_HORIZONTAL_COUNTER_RESET_ON_RISING_EDGE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1226;"	d
HI_ISP_INPUT_PORT_VS_TOGGLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1201;"	d
HI_ISP_INPUT_PORT_VS_TOGGLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1200;"	d
HI_ISP_INPUT_PORT_VS_TOGGLE_VSYNC_IS_PULSE_TYPE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1203;"	d
HI_ISP_INPUT_PORT_VS_TOGGLE_VSYNC_IS_TOGGLE_TYPE_FIELD_SIGNAL_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1204;"	d
HI_ISP_INPUT_PORT_VS_USE_FIELD_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1178;"	d
HI_ISP_INPUT_PORT_VS_USE_FIELD_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1177;"	d
HI_ISP_INPUT_PORT_VS_USE_FIELD_USE_FIELD_I_PORT_FOR_VERTICAL_SYNC	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1181;"	d
HI_ISP_INPUT_PORT_VS_USE_FIELD_USE_VSYNC_I_PORT_FOR_VERTICAL_SYNC	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1180;"	d
HI_ISP_INTERRUPTS_INTERRUPT0_SOURCE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1018;"	d
HI_ISP_INTERRUPTS_INTERRUPT0_SOURCE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1017;"	d
HI_ISP_INTERRUPTS_INTERRUPT0_SOURCE_VALUE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1019;"	d
HI_ISP_INTERRUPTS_INTERRUPT1_SOURCE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1036;"	d
HI_ISP_INTERRUPTS_INTERRUPT1_SOURCE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1035;"	d
HI_ISP_INTERRUPTS_INTERRUPT2_SOURCE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1053;"	d
HI_ISP_INTERRUPTS_INTERRUPT2_SOURCE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1052;"	d
HI_ISP_INTERRUPTS_INTERRUPT3_SOURCE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1070;"	d
HI_ISP_INTERRUPTS_INTERRUPT3_SOURCE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1069;"	d
HI_ISP_INTERRUPTS_INTERRUPT4_SOURCE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1087;"	d
HI_ISP_INTERRUPTS_INTERRUPT4_SOURCE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1086;"	d
HI_ISP_INTERRUPTS_INTERRUPT5_SOURCE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1104;"	d
HI_ISP_INTERRUPTS_INTERRUPT5_SOURCE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1103;"	d
HI_ISP_INTERRUPTS_INTERRUPT6_SOURCE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1121;"	d
HI_ISP_INTERRUPTS_INTERRUPT6_SOURCE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1120;"	d
HI_ISP_INTERRUPTS_INTERRUPT7_SOURCE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1138;"	d
HI_ISP_INTERRUPTS_INTERRUPT7_SOURCE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	1137;"	d
HI_ISP_LOGO_LOGO_LEFT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5927;"	d
HI_ISP_LOGO_LOGO_LEFT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5926;"	d
HI_ISP_LOGO_LOGO_TOP_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5944;"	d
HI_ISP_LOGO_LOGO_TOP_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5943;"	d
HI_ISP_LOW_POWER_CONSUMPTION_CONFIG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	997;"	d
HI_ISP_LOW_POWER_CONSUMPTION_CONFIG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	996;"	d
HI_ISP_LSC_DEFAULT_GAIN	component/isp/firmware/src/algorithms/isp_lsc.c	55;"	d	file:
HI_ISP_LSC_DEFAULT_GAINL	component/isp/firmware/src/algorithms/isp_lsc.c	56;"	d	file:
HI_ISP_LSC_GRID_COL	component/isp/include/hi_comm_sns.h	202;"	d
HI_ISP_LSC_GRID_COL	include/hi_comm_sns.h	202;"	d
HI_ISP_LSC_GRID_POINTS	component/isp/include/hi_comm_sns.h	201;"	d
HI_ISP_LSC_GRID_POINTS	include/hi_comm_sns.h	201;"	d
HI_ISP_LSC_GRID_ROW	component/isp/include/hi_comm_sns.h	203;"	d
HI_ISP_LSC_GRID_ROW	include/hi_comm_sns.h	203;"	d
HI_ISP_LSC_LIGHT_E	component/isp/firmware/src/algorithms/isp_lsc.c	/^}HI_ISP_LSC_LIGHT_E;$/;"	t	typeref:enum:hiISP_LSC_LIGHT	file:
HI_ISP_LSC_LIGHT_E	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^}HI_ISP_LSC_LIGHT_E;$/;"	t	typeref:enum:hiISP_LSC_LIGHT
HI_ISP_LSC_LIGHT_MODE	component/isp/firmware/src/algorithms/isp_lsc.c	54;"	d	file:
HI_ISP_LSC_LIGHT_NUM	component/isp/include/hi_comm_sns.h	42;"	d
HI_ISP_LSC_LIGHT_NUM	include/hi_comm_sns.h	42;"	d
HI_ISP_LSC_MODE_E	component/isp/firmware/src/algorithms/isp_lsc.c	/^}HI_ISP_LSC_MODE_E;$/;"	t	typeref:enum:hiISP_LSC_MODE	file:
HI_ISP_LSC_MODE_E	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^}HI_ISP_LSC_MODE_E;$/;"	t	typeref:enum:hiISP_LSC_MODE
HI_ISP_MATRIX_COEFFT_B_B_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5702;"	d
HI_ISP_MATRIX_COEFFT_B_B_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5701;"	d
HI_ISP_MATRIX_COEFFT_B_G_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5676;"	d
HI_ISP_MATRIX_COEFFT_B_G_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5675;"	d
HI_ISP_MATRIX_COEFFT_B_R_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5650;"	d
HI_ISP_MATRIX_COEFFT_B_R_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5649;"	d
HI_ISP_MATRIX_COEFFT_FOG_OFFSET_B_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5818;"	d
HI_ISP_MATRIX_COEFFT_FOG_OFFSET_B_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5817;"	d
HI_ISP_MATRIX_COEFFT_FOG_OFFSET_G_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5800;"	d
HI_ISP_MATRIX_COEFFT_FOG_OFFSET_G_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5799;"	d
HI_ISP_MATRIX_COEFFT_FOG_OFFSET_R_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5782;"	d
HI_ISP_MATRIX_COEFFT_FOG_OFFSET_R_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5781;"	d
HI_ISP_MATRIX_COEFFT_G_B_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5624;"	d
HI_ISP_MATRIX_COEFFT_G_B_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5623;"	d
HI_ISP_MATRIX_COEFFT_G_G_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5598;"	d
HI_ISP_MATRIX_COEFFT_G_G_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5597;"	d
HI_ISP_MATRIX_COEFFT_G_R_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5572;"	d
HI_ISP_MATRIX_COEFFT_G_R_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5571;"	d
HI_ISP_MATRIX_COEFFT_R_B_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5546;"	d
HI_ISP_MATRIX_COEFFT_R_B_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5545;"	d
HI_ISP_MATRIX_COEFFT_R_G_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5520;"	d
HI_ISP_MATRIX_COEFFT_R_G_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5519;"	d
HI_ISP_MATRIX_COEFFT_R_R_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5494;"	d
HI_ISP_MATRIX_COEFFT_R_R_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5493;"	d
HI_ISP_MATRIX_COEFFT_WB_B_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5764;"	d
HI_ISP_MATRIX_COEFFT_WB_B_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5763;"	d
HI_ISP_MATRIX_COEFFT_WB_G_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5746;"	d
HI_ISP_MATRIX_COEFFT_WB_G_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5745;"	d
HI_ISP_MATRIX_COEFFT_WB_R_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5728;"	d
HI_ISP_MATRIX_COEFFT_WB_R_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5727;"	d
HI_ISP_MATRIX_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5477;"	d
HI_ISP_MATRIX_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5476;"	d
HI_ISP_METERING_AEXP_NODES_USED_HORIZ_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6178;"	d
HI_ISP_METERING_AEXP_NODES_USED_HORIZ_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6177;"	d
HI_ISP_METERING_AEXP_NODES_USED_VERT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6205;"	d
HI_ISP_METERING_AEXP_NODES_USED_VERT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6204;"	d
HI_ISP_METERING_AE_SUM_NODES_USED_HORIZ_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6953;"	d
HI_ISP_METERING_AE_SUM_NODES_USED_HORIZ_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6952;"	d
HI_ISP_METERING_AE_SUM_NODES_USED_VERT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6970;"	d
HI_ISP_METERING_AE_SUM_NODES_USED_VERT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6969;"	d
HI_ISP_METERING_AF_INTENSITY_NORM_MODE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6706;"	d
HI_ISP_METERING_AF_INTENSITY_NORM_MODE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6705;"	d
HI_ISP_METERING_AF_INTENSITY_READ_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6625;"	d
HI_ISP_METERING_AF_INTENSITY_READ_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6624;"	d
HI_ISP_METERING_AF_INTENSITY_ZONE_READ_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6640;"	d
HI_ISP_METERING_AF_INTENSITY_ZONE_READ_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6639;"	d
HI_ISP_METERING_AF_METRICS_ALT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6559;"	d
HI_ISP_METERING_AF_METRICS_ALT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6558;"	d
HI_ISP_METERING_AF_METRICS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6544;"	d
HI_ISP_METERING_AF_METRICS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6543;"	d
HI_ISP_METERING_AF_METRICS_SHIFT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6526;"	d
HI_ISP_METERING_AF_METRICS_SHIFT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6525;"	d
HI_ISP_METERING_AF_NODES_USED_HORIZ_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6655;"	d
HI_ISP_METERING_AF_NODES_USED_HORIZ_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6654;"	d
HI_ISP_METERING_AF_NODES_USED_VERT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6672;"	d
HI_ISP_METERING_AF_NODES_USED_VERT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6671;"	d
HI_ISP_METERING_AF_NP_OFFSET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6689;"	d
HI_ISP_METERING_AF_NP_OFFSET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6688;"	d
HI_ISP_METERING_AF_THRESHOLD_ALT_WRITE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6592;"	d
HI_ISP_METERING_AF_THRESHOLD_ALT_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6591;"	d
HI_ISP_METERING_AF_THRESHOLD_READ_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6610;"	d
HI_ISP_METERING_AF_THRESHOLD_READ_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6609;"	d
HI_ISP_METERING_AF_THRESHOLD_WRITE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6574;"	d
HI_ISP_METERING_AF_THRESHOLD_WRITE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6573;"	d
HI_ISP_METERING_AVG_B_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7023;"	d
HI_ISP_METERING_AVG_B_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7022;"	d
HI_ISP_METERING_AVG_G_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7005;"	d
HI_ISP_METERING_AVG_G_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7004;"	d
HI_ISP_METERING_AVG_R_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6987;"	d
HI_ISP_METERING_AVG_R_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6986;"	d
HI_ISP_METERING_AWB_BG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6370;"	d
HI_ISP_METERING_AWB_BG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6369;"	d
HI_ISP_METERING_AWB_NODES_USED_HORIZ_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6400;"	d
HI_ISP_METERING_AWB_NODES_USED_HORIZ_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6399;"	d
HI_ISP_METERING_AWB_NODES_USED_VERT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6427;"	d
HI_ISP_METERING_AWB_NODES_USED_VERT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6426;"	d
HI_ISP_METERING_AWB_RG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6355;"	d
HI_ISP_METERING_AWB_RG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6354;"	d
HI_ISP_METERING_AWB_STATS_MODE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6232;"	d
HI_ISP_METERING_AWB_STATS_MODE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6231;"	d
HI_ISP_METERING_AWB_SUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6385;"	d
HI_ISP_METERING_AWB_SUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6384;"	d
HI_ISP_METERING_AWB_SUM_NODES_USED_HORIZ_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7095;"	d
HI_ISP_METERING_AWB_SUM_NODES_USED_HORIZ_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7094;"	d
HI_ISP_METERING_AWB_SUM_NODES_USED_VERT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7112;"	d
HI_ISP_METERING_AWB_SUM_NODES_USED_VERT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7111;"	d
HI_ISP_METERING_BLACK_LEVEL_AWB_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6266;"	d
HI_ISP_METERING_BLACK_LEVEL_AWB_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6265;"	d
HI_ISP_METERING_CB_REF_HIGH_AWB_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6490;"	d
HI_ISP_METERING_CB_REF_HIGH_AWB_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6489;"	d
HI_ISP_METERING_CB_REF_HIGH_AWB_SUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7355;"	d
HI_ISP_METERING_CB_REF_HIGH_AWB_SUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7354;"	d
HI_ISP_METERING_CB_REF_LOW_AWB_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6508;"	d
HI_ISP_METERING_CB_REF_LOW_AWB_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6507;"	d
HI_ISP_METERING_CB_REF_LOW_AWB_SUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7373;"	d
HI_ISP_METERING_CB_REF_LOW_AWB_SUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7372;"	d
HI_ISP_METERING_CB_REF_MAX_AWB_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6319;"	d
HI_ISP_METERING_CB_REF_MAX_AWB_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6318;"	d
HI_ISP_METERING_CB_REF_MAX_AWB_SUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7267;"	d
HI_ISP_METERING_CB_REF_MAX_AWB_SUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7266;"	d
HI_ISP_METERING_CB_REF_MIN_AWB_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6337;"	d
HI_ISP_METERING_CB_REF_MIN_AWB_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6336;"	d
HI_ISP_METERING_CB_REF_MIN_AWB_SUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7293;"	d
HI_ISP_METERING_CB_REF_MIN_AWB_SUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7292;"	d
HI_ISP_METERING_COUNTED_PIXELS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6883;"	d
HI_ISP_METERING_COUNTED_PIXELS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6882;"	d
HI_ISP_METERING_COUNT_ALL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7041;"	d
HI_ISP_METERING_COUNT_ALL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7040;"	d
HI_ISP_METERING_COUNT_MAX_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7077;"	d
HI_ISP_METERING_COUNT_MAX_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7076;"	d
HI_ISP_METERING_COUNT_MIN_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7059;"	d
HI_ISP_METERING_COUNT_MIN_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7058;"	d
HI_ISP_METERING_CR_REF_HIGH_AWB_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6454;"	d
HI_ISP_METERING_CR_REF_HIGH_AWB_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6453;"	d
HI_ISP_METERING_CR_REF_HIGH_AWB_SUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7319;"	d
HI_ISP_METERING_CR_REF_HIGH_AWB_SUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7318;"	d
HI_ISP_METERING_CR_REF_LOW_AWB_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6472;"	d
HI_ISP_METERING_CR_REF_LOW_AWB_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6471;"	d
HI_ISP_METERING_CR_REF_LOW_AWB_SUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7337;"	d
HI_ISP_METERING_CR_REF_LOW_AWB_SUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7336;"	d
HI_ISP_METERING_CR_REF_MAX_AWB_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6283;"	d
HI_ISP_METERING_CR_REF_MAX_AWB_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6282;"	d
HI_ISP_METERING_CR_REF_MAX_AWB_SUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7215;"	d
HI_ISP_METERING_CR_REF_MAX_AWB_SUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7214;"	d
HI_ISP_METERING_CR_REF_MIN_AWB_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6301;"	d
HI_ISP_METERING_CR_REF_MIN_AWB_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6300;"	d
HI_ISP_METERING_CR_REF_MIN_AWB_SUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7241;"	d
HI_ISP_METERING_CR_REF_MIN_AWB_SUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7240;"	d
HI_ISP_METERING_HIST_0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6122;"	d
HI_ISP_METERING_HIST_0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6121;"	d
HI_ISP_METERING_HIST_1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6136;"	d
HI_ISP_METERING_HIST_1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6135;"	d
HI_ISP_METERING_HIST_3_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6150;"	d
HI_ISP_METERING_HIST_3_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6149;"	d
HI_ISP_METERING_HIST_4_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6164;"	d
HI_ISP_METERING_HIST_4_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6163;"	d
HI_ISP_METERING_HIST_THRESH_0_1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6054;"	d
HI_ISP_METERING_HIST_THRESH_0_1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6053;"	d
HI_ISP_METERING_HIST_THRESH_1_2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6071;"	d
HI_ISP_METERING_HIST_THRESH_1_2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6070;"	d
HI_ISP_METERING_HIST_THRESH_3_4_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6088;"	d
HI_ISP_METERING_HIST_THRESH_3_4_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6087;"	d
HI_ISP_METERING_HIST_THRESH_4_5_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6105;"	d
HI_ISP_METERING_HIST_THRESH_4_5_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6104;"	d
HI_ISP_METERING_MAX_CLIP_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7197;"	d
HI_ISP_METERING_MAX_CLIP_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7196;"	d
HI_ISP_METERING_MAX_THRESHOLD_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7154;"	d
HI_ISP_METERING_MAX_THRESHOLD_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7153;"	d
HI_ISP_METERING_MIN_CLIP_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7179;"	d
HI_ISP_METERING_MIN_CLIP_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7178;"	d
HI_ISP_METERING_MIN_THRESHOLD_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7129;"	d
HI_ISP_METERING_MIN_THRESHOLD_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7128;"	d
HI_ISP_METERING_OFFSET_X_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6779;"	d
HI_ISP_METERING_OFFSET_X_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6778;"	d
HI_ISP_METERING_OFFSET_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6806;"	d
HI_ISP_METERING_OFFSET_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6805;"	d
HI_ISP_METERING_SCALE_BOTTOM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6833;"	d
HI_ISP_METERING_SCALE_BOTTOM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6832;"	d
HI_ISP_METERING_SCALE_TOP_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6851;"	d
HI_ISP_METERING_SCALE_TOP_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6850;"	d
HI_ISP_METERING_SKIP_X_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6725;"	d
HI_ISP_METERING_SKIP_X_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6724;"	d
HI_ISP_METERING_SKIP_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6752;"	d
HI_ISP_METERING_SKIP_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6751;"	d
HI_ISP_METERING_SUM_BG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6925;"	d
HI_ISP_METERING_SUM_BG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6924;"	d
HI_ISP_METERING_SUM_B_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6939;"	d
HI_ISP_METERING_SUM_B_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6938;"	d
HI_ISP_METERING_SUM_RG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6911;"	d
HI_ISP_METERING_SUM_RG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6910;"	d
HI_ISP_METERING_SUM_R_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6897;"	d
HI_ISP_METERING_SUM_R_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6896;"	d
HI_ISP_METERING_TOTAL_PIXELS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6869;"	d
HI_ISP_METERING_TOTAL_PIXELS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6868;"	d
HI_ISP_METERING_WHITE_LEVEL_AWB_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6249;"	d
HI_ISP_METERING_WHITE_LEVEL_AWB_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	6248;"	d
HI_ISP_MIDFILTER_TIMING_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	3671;"	d
HI_ISP_NOISE_PROFILE_EXP_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4058;"	d
HI_ISP_NOISE_PROFILE_EXP_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4057;"	d
HI_ISP_NOISE_PROFILE_LONG_RATIO_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4093;"	d
HI_ISP_NOISE_PROFILE_LONG_RATIO_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4092;"	d
HI_ISP_NOISE_PROFILE_NP_OFF_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4109;"	d
HI_ISP_NOISE_PROFILE_NP_OFF_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4108;"	d
HI_ISP_NOISE_PROFILE_NP_OFF_REFLECT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4125;"	d
HI_ISP_NOISE_PROFILE_NP_OFF_REFLECT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4124;"	d
HI_ISP_NOISE_PROFILE_RAW_FRONTEND_EXP_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3140;"	d
HI_ISP_NOISE_PROFILE_RAW_FRONTEND_EXP_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3139;"	d
HI_ISP_NOISE_PROFILE_RAW_FRONTEND_LONG_RATIO_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3175;"	d
HI_ISP_NOISE_PROFILE_RAW_FRONTEND_LONG_RATIO_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3174;"	d
HI_ISP_NOISE_PROFILE_RAW_FRONTEND_NP_OFF_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3191;"	d
HI_ISP_NOISE_PROFILE_RAW_FRONTEND_NP_OFF_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3190;"	d
HI_ISP_NOISE_PROFILE_RAW_FRONTEND_NP_OFF_REFLECT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3207;"	d
HI_ISP_NOISE_PROFILE_RAW_FRONTEND_NP_OFF_REFLECT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3206;"	d
HI_ISP_NOISE_PROFILE_RAW_FRONTEND_SHORT_RATIO_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3157;"	d
HI_ISP_NOISE_PROFILE_RAW_FRONTEND_SHORT_RATIO_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3156;"	d
HI_ISP_NOISE_PROFILE_RAW_FRONTEND_WEIGHT_LUT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3121;"	d
HI_ISP_NOISE_PROFILE_RAW_FRONTEND_WEIGHT_LUT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3120;"	d
HI_ISP_NOISE_PROFILE_SHORT_RATIO_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4075;"	d
HI_ISP_NOISE_PROFILE_SHORT_RATIO_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4074;"	d
HI_ISP_NOISE_PROFILE_WEIGHT_LUT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4039;"	d
HI_ISP_NOISE_PROFILE_WEIGHT_LUT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4038;"	d
HI_ISP_NR_CALIB_COEF_COL	component/isp/include/hi_comm_sns.h	39;"	d
HI_ISP_NR_CALIB_COEF_COL	include/hi_comm_sns.h	39;"	d
HI_ISP_NR_CONFIG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3576;"	d
HI_ISP_NR_CONFIG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3575;"	d
HI_ISP_NR_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3593;"	d
HI_ISP_NR_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3592;"	d
HI_ISP_NR_FILTER_SELECT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3656;"	d
HI_ISP_NR_FILTER_SELECT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3655;"	d
HI_ISP_NR_INT_CONFIG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3710;"	d
HI_ISP_NR_INT_CONFIG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3709;"	d
HI_ISP_NR_INT_SELECT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3674;"	d
HI_ISP_NR_INT_SELECT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3673;"	d
HI_ISP_NR_ISO_LEVEL_MAX	component/isp/include/hi_comm_sns.h	41;"	d
HI_ISP_NR_ISO_LEVEL_MAX	include/hi_comm_sns.h	41;"	d
HI_ISP_NR_PARA_LUT_COUNT	component/isp/include/hi_comm_sns.h	40;"	d
HI_ISP_NR_PARA_LUT_COUNT	include/hi_comm_sns.h	40;"	d
HI_ISP_NR_RM_CENTER_X_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3727;"	d
HI_ISP_NR_RM_CENTER_X_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3726;"	d
HI_ISP_NR_RM_CENTER_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3744;"	d
HI_ISP_NR_RM_CENTER_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3743;"	d
HI_ISP_NR_RM_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3692;"	d
HI_ISP_NR_RM_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3691;"	d
HI_ISP_NR_RM_OFF_CENTER_MULT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3761;"	d
HI_ISP_NR_RM_OFF_CENTER_MULT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3760;"	d
HI_ISP_NR_RM_SHADING_LUT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4016;"	d
HI_ISP_NR_RM_SHADING_LUT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4015;"	d
HI_ISP_NR_SCALE_MODE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3633;"	d
HI_ISP_NR_SCALE_MODE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3632;"	d
HI_ISP_NR_SCALE_MODE_USE_ALL_FILTERS	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3638;"	d
HI_ISP_NR_SCALE_MODE_USE_FILTERS_0_2_AND_4_ONLY	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3637;"	d
HI_ISP_NR_SCALE_MODE_USE_FILTERS_0_AND_2_ONLY	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3636;"	d
HI_ISP_NR_SCALE_MODE_USE_FILTER_0_ONLY	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3635;"	d
HI_ISP_NR_STRENGTH_0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3948;"	d
HI_ISP_NR_STRENGTH_0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3947;"	d
HI_ISP_NR_STRENGTH_1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3965;"	d
HI_ISP_NR_STRENGTH_1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3964;"	d
HI_ISP_NR_STRENGTH_2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3982;"	d
HI_ISP_NR_STRENGTH_2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3981;"	d
HI_ISP_NR_STRENGTH_4_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3999;"	d
HI_ISP_NR_STRENGTH_4_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3998;"	d
HI_ISP_NR_THRESH_0H_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3778;"	d
HI_ISP_NR_THRESH_0H_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3777;"	d
HI_ISP_NR_THRESH_0V_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3846;"	d
HI_ISP_NR_THRESH_0V_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3845;"	d
HI_ISP_NR_THRESH_1H_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3795;"	d
HI_ISP_NR_THRESH_1H_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3794;"	d
HI_ISP_NR_THRESH_1V_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3863;"	d
HI_ISP_NR_THRESH_1V_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3862;"	d
HI_ISP_NR_THRESH_2H_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3812;"	d
HI_ISP_NR_THRESH_2H_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3811;"	d
HI_ISP_NR_THRESH_2V_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3880;"	d
HI_ISP_NR_THRESH_2V_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3879;"	d
HI_ISP_NR_THRESH_4H_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3829;"	d
HI_ISP_NR_THRESH_4H_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3828;"	d
HI_ISP_NR_THRESH_4V_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3897;"	d
HI_ISP_NR_THRESH_4V_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3896;"	d
HI_ISP_NR_THRESH_LONG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3931;"	d
HI_ISP_NR_THRESH_LONG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3930;"	d
HI_ISP_NR_THRESH_SHORT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3914;"	d
HI_ISP_NR_THRESH_SHORT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3913;"	d
HI_ISP_NR_VIEW_FILTER_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3611;"	d
HI_ISP_NR_VIEW_FILTER_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3610;"	d
HI_ISP_OFFSET_BLACK_00_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4255;"	d
HI_ISP_OFFSET_BLACK_00_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4254;"	d
HI_ISP_OFFSET_BLACK_01_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4281;"	d
HI_ISP_OFFSET_BLACK_01_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4280;"	d
HI_ISP_OFFSET_BLACK_10_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4307;"	d
HI_ISP_OFFSET_BLACK_10_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4306;"	d
HI_ISP_OFFSET_BLACK_11_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4333;"	d
HI_ISP_OFFSET_BLACK_11_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4332;"	d
HI_ISP_PIXEL_FORMAT_420_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4074;"	d
HI_ISP_PIXEL_FORMAT_422_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	4075;"	d
HI_ISP_RADIAL_SHADING_CENTERB_X_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4481;"	d
HI_ISP_RADIAL_SHADING_CENTERB_X_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4480;"	d
HI_ISP_RADIAL_SHADING_CENTERB_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4498;"	d
HI_ISP_RADIAL_SHADING_CENTERB_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4497;"	d
HI_ISP_RADIAL_SHADING_CENTERG_X_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4447;"	d
HI_ISP_RADIAL_SHADING_CENTERG_X_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4446;"	d
HI_ISP_RADIAL_SHADING_CENTERG_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4464;"	d
HI_ISP_RADIAL_SHADING_CENTERG_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4463;"	d
HI_ISP_RADIAL_SHADING_CENTERR_X_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4413;"	d
HI_ISP_RADIAL_SHADING_CENTERR_X_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4412;"	d
HI_ISP_RADIAL_SHADING_CENTERR_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4430;"	d
HI_ISP_RADIAL_SHADING_CENTERR_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4429;"	d
HI_ISP_RADIAL_SHADING_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4363;"	d
HI_ISP_RADIAL_SHADING_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4362;"	d
HI_ISP_RADIAL_SHADING_MCU_PRIORITY_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4381;"	d
HI_ISP_RADIAL_SHADING_MCU_PRIORITY_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4380;"	d
HI_ISP_RADIAL_SHADING_MCU_READY_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4399;"	d
HI_ISP_RADIAL_SHADING_MCU_READY_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4398;"	d
HI_ISP_RADIAL_SHADING_OFF_CENTER_MULTB_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4549;"	d
HI_ISP_RADIAL_SHADING_OFF_CENTER_MULTB_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4548;"	d
HI_ISP_RADIAL_SHADING_OFF_CENTER_MULTG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4532;"	d
HI_ISP_RADIAL_SHADING_OFF_CENTER_MULTG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4531;"	d
HI_ISP_RADIAL_SHADING_OFF_CENTER_MULTR_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4515;"	d
HI_ISP_RADIAL_SHADING_OFF_CENTER_MULTR_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4514;"	d
HI_ISP_RAW_FRONTEND_HPDEV_THRESHOLD_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2820;"	d
HI_ISP_RAW_FRONTEND_HPDEV_THRESHOLD_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2819;"	d
HI_ISP_RAW_FRONTEND_HP_BLEND_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2854;"	d
HI_ISP_RAW_FRONTEND_HP_BLEND_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2853;"	d
HI_ISP_RAW_FRONTEND_LINE_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2837;"	d
HI_ISP_RAW_FRONTEND_LINE_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2836;"	d
HI_ISP_RAW_FRONTEND_SIGMA_IN_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2871;"	d
HI_ISP_RAW_FRONTEND_SIGMA_IN_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2870;"	d
HI_ISP_RAW_FRONTEND_THRESH_LONG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2906;"	d
HI_ISP_RAW_FRONTEND_THRESH_LONG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2905;"	d
HI_ISP_RAW_FRONTEND_THRESH_SHORT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2888;"	d
HI_ISP_RAW_FRONTEND_THRESH_SHORT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2887;"	d
HI_ISP_SENSOR_OFFSET_BLACK_00_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2379;"	d
HI_ISP_SENSOR_OFFSET_BLACK_00_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2378;"	d
HI_ISP_SENSOR_OFFSET_BLACK_01_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2405;"	d
HI_ISP_SENSOR_OFFSET_BLACK_01_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2404;"	d
HI_ISP_SENSOR_OFFSET_BLACK_10_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2431;"	d
HI_ISP_SENSOR_OFFSET_BLACK_10_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2430;"	d
HI_ISP_SENSOR_OFFSET_BLACK_11_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2457;"	d
HI_ISP_SENSOR_OFFSET_BLACK_11_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2456;"	d
HI_ISP_SHARPEN_CONTROL_B_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5906;"	d
HI_ISP_SHARPEN_CONTROL_B_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5905;"	d
HI_ISP_SHARPEN_CONTROL_R_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5891;"	d
HI_ISP_SHARPEN_CONTROL_R_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5890;"	d
HI_ISP_SHARPEN_CORING_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5858;"	d
HI_ISP_SHARPEN_CORING_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5857;"	d
HI_ISP_SHARPEN_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5840;"	d
HI_ISP_SHARPEN_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5839;"	d
HI_ISP_SHARPEN_PARA_NUM	component/isp/include/hi_comm_sns.h	102;"	d
HI_ISP_SHARPEN_PARA_NUM	include/hi_comm_sns.h	102;"	d
HI_ISP_SHARPEN_STRENGTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5876;"	d
HI_ISP_SHARPEN_STRENGTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	5875;"	d
HI_ISP_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	65;"	d
HI_ISP_TOP_ACTIVE_HEIGHT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	174;"	d
HI_ISP_TOP_ACTIVE_HEIGHT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	173;"	d
HI_ISP_TOP_ACTIVE_WIDTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	148;"	d
HI_ISP_TOP_ACTIVE_WIDTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	147;"	d
HI_ISP_TOP_AESUM_SWITCH_AFTER_DRC	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	878;"	d
HI_ISP_TOP_AESUM_SWITCH_AFTER_FRONTEND_LUT_CHANNEL_1_FOR_WDR_MODES_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	877;"	d
HI_ISP_TOP_AESUM_SWITCH_AFTER_FRONTEND_LUT_CHANNEL_2_FOR_WDR_MODES_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	881;"	d
HI_ISP_TOP_AESUM_SWITCH_AFTER_SHADING	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	876;"	d
HI_ISP_TOP_AESUM_SWITCH_AFTER_STATIC_WB	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	874;"	d
HI_ISP_TOP_AESUM_SWITCH_AFTER_WDR_STITCH	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	880;"	d
HI_ISP_TOP_AESUM_SWITCH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	872;"	d
HI_ISP_TOP_AESUM_SWITCH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	871;"	d
HI_ISP_TOP_AESUM_SWITCH_IMMEDIATELY_FROM_SENSOR_CHANNEL_1_FOR_WDR_MODES_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	875;"	d
HI_ISP_TOP_AESUM_SWITCH_IMMEDIATELY_FROM_SENSOR_CHANNEL_2_FOR_WDR_MODES_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	879;"	d
HI_ISP_TOP_AE_SELECT_AFTER_DG	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	42;"	d
HI_ISP_TOP_AE_SELECT_AFTER_DRC	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	44;"	d
HI_ISP_TOP_AE_SELECT_AFTER_STATIC_WB	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	43;"	d
HI_ISP_TOP_AE_SELECT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	40;"	d
HI_ISP_TOP_AE_SELECT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	39;"	d
HI_ISP_TOP_AE_SWITCH_AFTER_DRC	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	796;"	d
HI_ISP_TOP_AE_SWITCH_AFTER_FRONTEND_LUT_CHANNEL_1_FOR_WDR_MODES_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	795;"	d
HI_ISP_TOP_AE_SWITCH_AFTER_FRONTEND_LUT_CHANNEL_2_FOR_WDR_MODES_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	799;"	d
HI_ISP_TOP_AE_SWITCH_AFTER_SHADING	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	794;"	d
HI_ISP_TOP_AE_SWITCH_AFTER_STATIC_WB	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	792;"	d
HI_ISP_TOP_AE_SWITCH_AFTER_WDR_STITCH	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	798;"	d
HI_ISP_TOP_AE_SWITCH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	790;"	d
HI_ISP_TOP_AE_SWITCH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	789;"	d
HI_ISP_TOP_AE_SWITCH_IMMEDIATELY_FROM_SENSOR_CHANNEL_1_FOR_WDR_MODES_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	793;"	d
HI_ISP_TOP_AE_SWITCH_IMMEDIATELY_FROM_SENSOR_CHANNEL_2_FOR_WDR_MODES_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	797;"	d
HI_ISP_TOP_AF_SWITCH_AFTER_DEMOSAIC	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	844;"	d
HI_ISP_TOP_AF_SWITCH_AFTER_SHARPEN	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	845;"	d
HI_ISP_TOP_AF_SWITCH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	842;"	d
HI_ISP_TOP_AF_SWITCH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	841;"	d
HI_ISP_TOP_AF_SWITCH_DISABLED	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	846;"	d
HI_ISP_TOP_AF_SWITCH_DISABLED2	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	847;"	d
HI_ISP_TOP_AWB_SWITCH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	818;"	d
HI_ISP_TOP_AWB_SWITCH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	817;"	d
HI_ISP_TOP_AWB_SWITCH_IMMEDIATELY_AFTER_COLOR_MATRIX_FOR_SENSORS_WITH_STRONG_COLOR_CHANNEL_CROSSTALK_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	821;"	d
HI_ISP_TOP_AWB_SWITCH_IMMEDIATELY_BEFORE_COLOR_MATRIX	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	820;"	d
HI_ISP_TOP_BYPASS_BALANCE_FE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	392;"	d
HI_ISP_TOP_BYPASS_BALANCE_FE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	391;"	d
HI_ISP_TOP_BYPASS_COLOR_MATRIX_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	628;"	d
HI_ISP_TOP_BYPASS_COLOR_MATRIX_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	627;"	d
HI_ISP_TOP_BYPASS_CS_CONV_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	701;"	d
HI_ISP_TOP_BYPASS_CS_CONV_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	700;"	d
HI_ISP_TOP_BYPASS_DEBUGER_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	665;"	d
HI_ISP_TOP_BYPASS_DEBUGER_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	664;"	d
HI_ISP_TOP_BYPASS_DEFECT_PIXEL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	466;"	d
HI_ISP_TOP_BYPASS_DEFECT_PIXEL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	465;"	d
HI_ISP_TOP_BYPASS_DEMOSAIC_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	610;"	d
HI_ISP_TOP_BYPASS_DEMOSAIC_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	609;"	d
HI_ISP_TOP_BYPASS_DIGITAL_GAIN_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	410;"	d
HI_ISP_TOP_BYPASS_DIGITAL_GAIN_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	409;"	d
HI_ISP_TOP_BYPASS_DRC_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	592;"	d
HI_ISP_TOP_BYPASS_DRC_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	591;"	d
HI_ISP_TOP_BYPASS_FLAG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	356;"	d
HI_ISP_TOP_BYPASS_FRAME_SWITCH_BUFFER_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	538;"	d
HI_ISP_TOP_BYPASS_FRAME_SWITCH_BUFFER_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	537;"	d
HI_ISP_TOP_BYPASS_FRAME_SWITCH_WDR_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	484;"	d
HI_ISP_TOP_BYPASS_FRAME_SWITCH_WDR_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	483;"	d
HI_ISP_TOP_BYPASS_FlAG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	357;"	d
HI_ISP_TOP_BYPASS_GAIN_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	556;"	d
HI_ISP_TOP_BYPASS_GAIN_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	555;"	d
HI_ISP_TOP_BYPASS_GAMMA_FE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	429;"	d
HI_ISP_TOP_BYPASS_GAMMA_FE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	428;"	d
HI_ISP_TOP_BYPASS_GAMMA_RGB_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	646;"	d
HI_ISP_TOP_BYPASS_GAMMA_RGB_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	645;"	d
HI_ISP_TOP_BYPASS_GREEN_EQUALIZE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	447;"	d
HI_ISP_TOP_BYPASS_GREEN_EQUALIZE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	446;"	d
HI_ISP_TOP_BYPASS_NR_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	520;"	d
HI_ISP_TOP_BYPASS_NR_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	519;"	d
HI_ISP_TOP_BYPASS_RADIAL_SHADING_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	574;"	d
HI_ISP_TOP_BYPASS_RADIAL_SHADING_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	573;"	d
HI_ISP_TOP_BYPASS_SHARPEN_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	683;"	d
HI_ISP_TOP_BYPASS_SHARPEN_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	682;"	d
HI_ISP_TOP_BYPASS_VIDEO_TEST_GEN_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	374;"	d
HI_ISP_TOP_BYPASS_VIDEO_TEST_GEN_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	373;"	d
HI_ISP_TOP_CHANNEL_SWITCH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	719;"	d
HI_ISP_TOP_CHANNEL_SWITCH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	718;"	d
HI_ISP_TOP_CONFIG_BUFFER_MODE_BLOCKED_CONFIG_NEVER_UPDATES_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	338;"	d
HI_ISP_TOP_CONFIG_BUFFER_MODE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	335;"	d
HI_ISP_TOP_CONFIG_BUFFER_MODE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	334;"	d
HI_ISP_TOP_CONFIG_BUFFER_MODE_DISABLED_CONFIG_UPDATES_IMMEDIATELY_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	337;"	d
HI_ISP_TOP_CONFIG_BUFFER_MODE_GLOBAL_ALL_MODULE_CONFIG_UPDATED_DURING_ISP_VERTICAL_BLANKING_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	340;"	d
HI_ISP_TOP_CONFIG_BUFFER_MODE_LOCAL_MODULE_CONFIG_UPDATES_DURING_LOCAL_VERTICAL_BLANKING_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	339;"	d
HI_ISP_TOP_DELAY_LINE_EXTRA_LINES_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	294;"	d
HI_ISP_TOP_DELAY_LINE_EXTRA_LINES_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	293;"	d
HI_ISP_TOP_DELAY_LINE_JITTER_CORRECTION_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	260;"	d
HI_ISP_TOP_DELAY_LINE_JITTER_CORRECTION_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	259;"	d
HI_ISP_TOP_DELAY_LINE_MEMORY_CONFIGURATION_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	314;"	d
HI_ISP_TOP_DELAY_LINE_MEMORY_CONFIGURATION_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	313;"	d
HI_ISP_TOP_DELAY_LINE_REGEN_HBLANK_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	277;"	d
HI_ISP_TOP_DELAY_LINE_REGEN_HBLANK_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	276;"	d
HI_ISP_TOP_DELAY_LINE_TRANSFER_SELECT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	240;"	d
HI_ISP_TOP_DELAY_LINE_TRANSFER_SELECT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	239;"	d
HI_ISP_TOP_DELAY_LINE_TRANSFER_SELECT_SYNCHRONIZE_ON_ACL	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	242;"	d
HI_ISP_TOP_DELAY_LINE_TRANSFER_SELECT_SYNCHRONIZE_ON_HSYNC	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	243;"	d
HI_ISP_TOP_DIS_SWITCH_AFTER_DEFECT_PIXEL_CHANNEL_0	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	910;"	d
HI_ISP_TOP_DIS_SWITCH_AFTER_DEFECT_PIXEL_CHANNEL_1	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	911;"	d
HI_ISP_TOP_DIS_SWITCH_AFTER_DRC	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	909;"	d
HI_ISP_TOP_DIS_SWITCH_AFTER_RADIAL_SHADING	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	913;"	d
HI_ISP_TOP_DIS_SWITCH_AFTER_STATIC_WB	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	912;"	d
HI_ISP_TOP_DIS_SWITCH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	906;"	d
HI_ISP_TOP_DIS_SWITCH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	905;"	d
HI_ISP_TOP_DIS_SWITCH_END_OF_PIPELINE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	908;"	d
HI_ISP_TOP_DIS_SWITCH_SWITCHED_OFF	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	914;"	d
HI_ISP_TOP_DIS_SWITCH_SWITCHED_OFF7	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	915;"	d
HI_ISP_TOP_FIELD_STATUS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	966;"	d
HI_ISP_TOP_FIELD_STATUS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	965;"	d
HI_ISP_TOP_GAMMA_FE_POSITION_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	502;"	d
HI_ISP_TOP_GAMMA_FE_POSITION_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	501;"	d
HI_ISP_TOP_GLOBAL_FSM_RESET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	980;"	d
HI_ISP_TOP_GLOBAL_FSM_RESET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	979;"	d
HI_ISP_TOP_HISTOGRAM_SWITCH_AFTER_DRC	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	946;"	d
HI_ISP_TOP_HISTOGRAM_SWITCH_AFTER_FRONTEND_LUT_CHANNEL_1_FOR_WDR_MODES_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	945;"	d
HI_ISP_TOP_HISTOGRAM_SWITCH_AFTER_FRONTEND_LUT_CHANNEL_2_FOR_WDR_MODES_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	949;"	d
HI_ISP_TOP_HISTOGRAM_SWITCH_AFTER_SHADING	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	944;"	d
HI_ISP_TOP_HISTOGRAM_SWITCH_AFTER_WDR_STITCH	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	948;"	d
HI_ISP_TOP_HISTOGRAM_SWITCH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	940;"	d
HI_ISP_TOP_HISTOGRAM_SWITCH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	939;"	d
HI_ISP_TOP_HISTOGRAM_SWITCH_IMMEDIATELY_FROM_SENSOR_CHANNEL_1_FOR_WDR_MODES_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	943;"	d
HI_ISP_TOP_HISTOGRAM_SWITCH_IMMEDIATELY_FROM_SENSOR_CHANNEL_2_FOR_WDR_MODES_	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	947;"	d
HI_ISP_TOP_HISTOGRAM_SWITCH_SAME_AS_AE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	942;"	d
HI_ISP_TOP_ISP_FULL_BYPASS_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	764;"	d
HI_ISP_TOP_ISP_FULL_BYPASS_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	763;"	d
HI_ISP_TOP_ISP_PROCESSING_BYPASS_MODE_BYPASS_ENTIRE_ISP_PROCESSING_VIDEO_INPUT_AND_OUTPUT_PORTS_ARE_STILL_CONNECTED_AND_OUTPUT_RAW_SENSOR_DATA	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	744;"	d
HI_ISP_TOP_ISP_PROCESSING_BYPASS_MODE_BYPASS_ENTIRE_ISP_PROCESSING_VIDEO_INPUT_AND_OUTPUT_PORTS_ARE_STILL_CONNECTED_AND_OUTPUT_RAW_SENSOR_DATA_IN_MOST_SIGNIFICANT_BITS_OF_CHANNELS_1_AND_2	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	745;"	d
HI_ISP_TOP_ISP_PROCESSING_BYPASS_MODE_CONNECT_OUTPUT_TO_GROUND	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	746;"	d
HI_ISP_TOP_ISP_PROCESSING_BYPASS_MODE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	741;"	d
HI_ISP_TOP_ISP_PROCESSING_BYPASS_MODE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	740;"	d
HI_ISP_TOP_ISP_PROCESSING_BYPASS_MODE_FULL_PROCESSING	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	743;"	d
HI_ISP_TOP_RGGB_START_B_GB_GR_R	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	213;"	d
HI_ISP_TOP_RGGB_START_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	208;"	d
HI_ISP_TOP_RGGB_START_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	207;"	d
HI_ISP_TOP_RGGB_START_GB_B_R_GR	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	212;"	d
HI_ISP_TOP_RGGB_START_GR_R_B_GB	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	211;"	d
HI_ISP_TOP_RGGB_START_R_GR_GB_B	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	210;"	d
HI_ISP_UVNR_BLENDRATIO	component/isp/firmware/src/algorithms/isp_uvnr.c	51;"	d	file:
HI_ISP_UVNR_ENFILTERH	component/isp/firmware/src/algorithms/isp_uvnr.c	39;"	d	file:
HI_ISP_UVNR_ENFILTERV	component/isp/firmware/src/algorithms/isp_uvnr.c	40;"	d	file:
HI_ISP_UVNR_ENMIDFILTERH	component/isp/firmware/src/algorithms/isp_uvnr.c	42;"	d	file:
HI_ISP_UVNR_ENUV2C	component/isp/firmware/src/algorithms/isp_uvnr.c	46;"	d	file:
HI_ISP_UVNR_ENUVNR	component/isp/firmware/src/algorithms/isp_uvnr.c	44;"	d	file:
HI_ISP_UVNR_ISO_COUNT	component/isp/firmware/src/algorithms/isp_uvnr.c	33;"	d	file:
HI_ISP_UVNR_SIGMA_PRECISION	component/isp/include/hi_comm_sns.h	178;"	d
HI_ISP_UVNR_SIGMA_PRECISION	include/hi_comm_sns.h	178;"	d
HI_ISP_UVNR_UV2CMODE	component/isp/firmware/src/algorithms/isp_uvnr.c	48;"	d	file:
HI_ISP_VIDEO_TEST_GEN_BAYER_RGB_I_SEL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2117;"	d
HI_ISP_VIDEO_TEST_GEN_BAYER_RGB_I_SEL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2116;"	d
HI_ISP_VIDEO_TEST_GEN_BAYER_RGB_O_SEL_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2135;"	d
HI_ISP_VIDEO_TEST_GEN_BAYER_RGB_O_SEL_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2134;"	d
HI_ISP_VIDEO_TEST_GEN_B_BACKGND_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2204;"	d
HI_ISP_VIDEO_TEST_GEN_B_BACKGND_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2203;"	d
HI_ISP_VIDEO_TEST_GEN_B_FOREGND_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2255;"	d
HI_ISP_VIDEO_TEST_GEN_B_FOREGND_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2254;"	d
HI_ISP_VIDEO_TEST_GEN_G_BACKGND_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2187;"	d
HI_ISP_VIDEO_TEST_GEN_G_BACKGND_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2186;"	d
HI_ISP_VIDEO_TEST_GEN_G_FOREGND_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2238;"	d
HI_ISP_VIDEO_TEST_GEN_G_FOREGND_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2237;"	d
HI_ISP_VIDEO_TEST_GEN_PATTERN_TYPE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2153;"	d
HI_ISP_VIDEO_TEST_GEN_PATTERN_TYPE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2152;"	d
HI_ISP_VIDEO_TEST_GEN_RECT_BOT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2324;"	d
HI_ISP_VIDEO_TEST_GEN_RECT_BOT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2323;"	d
HI_ISP_VIDEO_TEST_GEN_RECT_LEFT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2341;"	d
HI_ISP_VIDEO_TEST_GEN_RECT_LEFT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2340;"	d
HI_ISP_VIDEO_TEST_GEN_RECT_RIGHT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2358;"	d
HI_ISP_VIDEO_TEST_GEN_RECT_RIGHT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2357;"	d
HI_ISP_VIDEO_TEST_GEN_RECT_TOP_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2307;"	d
HI_ISP_VIDEO_TEST_GEN_RECT_TOP_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2306;"	d
HI_ISP_VIDEO_TEST_GEN_RGB_GRADIENT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2272;"	d
HI_ISP_VIDEO_TEST_GEN_RGB_GRADIENT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2271;"	d
HI_ISP_VIDEO_TEST_GEN_RGB_GRADIENT_START_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2290;"	d
HI_ISP_VIDEO_TEST_GEN_RGB_GRADIENT_START_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2289;"	d
HI_ISP_VIDEO_TEST_GEN_R_BACKGND_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2170;"	d
HI_ISP_VIDEO_TEST_GEN_R_BACKGND_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2169;"	d
HI_ISP_VIDEO_TEST_GEN_R_FOREGND_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2221;"	d
HI_ISP_VIDEO_TEST_GEN_R_FOREGND_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2220;"	d
HI_ISP_VIDEO_TEST_GEN_TEST_PATTERN_OFF_ON_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2099;"	d
HI_ISP_VIDEO_TEST_GEN_TEST_PATTERN_OFF_ON_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2098;"	d
HI_ISP_WDR_BLACK_LEVEL_LONG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3523;"	d
HI_ISP_WDR_BLACK_LEVEL_LONG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3522;"	d
HI_ISP_WDR_BLACK_LEVEL_OUT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3557;"	d
HI_ISP_WDR_BLACK_LEVEL_OUT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3556;"	d
HI_ISP_WDR_BLACK_LEVEL_SHORT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3540;"	d
HI_ISP_WDR_BLACK_LEVEL_SHORT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3539;"	d
HI_ISP_WDR_BLUR_EDGES_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3285;"	d
HI_ISP_WDR_BLUR_EDGES_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3284;"	d
HI_ISP_WDR_EDGES_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3436;"	d
HI_ISP_WDR_EDGES_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3435;"	d
HI_ISP_WDR_EXPOSURE_RATIO_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3453;"	d
HI_ISP_WDR_EXPOSURE_RATIO_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3452;"	d
HI_ISP_WDR_LINES_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3419;"	d
HI_ISP_WDR_LINES_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3418;"	d
HI_ISP_WDR_LONG_FIRST_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3253;"	d
HI_ISP_WDR_LONG_FIRST_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3252;"	d
HI_ISP_WDR_LONG_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3402;"	d
HI_ISP_WDR_LONG_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3401;"	d
HI_ISP_WDR_RESOLUTION_RECOVERY_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3303;"	d
HI_ISP_WDR_RESOLUTION_RECOVERY_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3302;"	d
HI_ISP_WDR_SHORT_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3385;"	d
HI_ISP_WDR_SHORT_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3384;"	d
HI_ISP_WDR_STITCH_CORRECT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3471;"	d
HI_ISP_WDR_STITCH_CORRECT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3470;"	d
HI_ISP_WDR_STITCH_ERROR_LIMIT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3506;"	d
HI_ISP_WDR_STITCH_ERROR_LIMIT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3505;"	d
HI_ISP_WDR_STITCH_ERROR_THRESH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3489;"	d
HI_ISP_WDR_STITCH_ERROR_THRESH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3488;"	d
HI_ISP_WDR_USE_LOG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3367;"	d
HI_ISP_WDR_USE_LOG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3366;"	d
HI_ISP_WDR_USE_LONG_OVERRIDE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3319;"	d
HI_ISP_WDR_USE_LONG_OVERRIDE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3318;"	d
HI_ISP_WDR_USE_MAX1_INTENSITY_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3335;"	d
HI_ISP_WDR_USE_MAX1_INTENSITY_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3334;"	d
HI_ISP_WDR_USE_MAX2_INTENSITY_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3351;"	d
HI_ISP_WDR_USE_MAX2_INTENSITY_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3350;"	d
HI_ISP_WDR_USE_STITCHING_ERROR_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3269;"	d
HI_ISP_WDR_USE_STITCHING_ERROR_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3268;"	d
HI_ISP_WDR_WDR_MODE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3231;"	d
HI_ISP_WDR_WDR_MODE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3230;"	d
HI_ISP_WDR_WDR_MODE_FRAME_SWITCHING	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3234;"	d
HI_ISP_WDR_WDR_MODE_WDR_DISABLED	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	3233;"	d
HI_ISP_WHITE_BALANCE_GAIN_00_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4147;"	d
HI_ISP_WHITE_BALANCE_GAIN_00_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4146;"	d
HI_ISP_WHITE_BALANCE_GAIN_01_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4173;"	d
HI_ISP_WHITE_BALANCE_GAIN_01_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4172;"	d
HI_ISP_WHITE_BALANCE_GAIN_10_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4199;"	d
HI_ISP_WHITE_BALANCE_GAIN_10_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4198;"	d
HI_ISP_WHITE_BALANCE_GAIN_11_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4225;"	d
HI_ISP_WHITE_BALANCE_GAIN_11_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	4224;"	d
HI_ISP_ZONES_AEXP_WEIGHT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7395;"	d
HI_ISP_ZONES_AEXP_WEIGHT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7394;"	d
HI_ISP_ZONES_AWB_WEIGHT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7414;"	d
HI_ISP_ZONES_AWB_WEIGHT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	7413;"	d
HI_LSC_GRID_LIGHT1	component/isp/firmware/src/algorithms/isp_lsc.c	/^    HI_LSC_GRID_LIGHT1 = 0,$/;"	e	enum:hiISP_LSC_LIGHT	file:
HI_LSC_GRID_LIGHT2	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_LSC_GRID_LIGHT2,$/;"	e	enum:hiISP_LSC_LIGHT	file:
HI_LSC_GRID_LIGHT3	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_LSC_GRID_LIGHT3,$/;"	e	enum:hiISP_LSC_LIGHT	file:
HI_LSC_GRID_LIGHT_A	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^	HI_LSC_GRID_LIGHT_A,$/;"	e	enum:hiISP_LSC_LIGHT
HI_LSC_GRID_LIGHT_D65	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^    HI_LSC_GRID_LIGHT_D65 = 0,$/;"	e	enum:hiISP_LSC_LIGHT
HI_LSC_GRID_LIGHT_NUM	component/isp/firmware/src/algorithms/isp_lsc.c	/^   	HI_LSC_GRID_LIGHT_NUM,             $/;"	e	enum:hiISP_LSC_LIGHT	file:
HI_LSC_GRID_LIGHT_NUM	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^	HI_LSC_GRID_LIGHT_NUM,             $/;"	e	enum:hiISP_LSC_LIGHT
HI_LSC_GRID_LIGHT_TL84	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^	HI_LSC_GRID_LIGHT_TL84,$/;"	e	enum:hiISP_LSC_LIGHT
HI_MBRCMODE_E	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^typedef enum HI_MBRCMODE_E$/;"	g	file:
HI_METERING_MEM_ARRAY_DATA_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	65;"	d
HI_METERING_MEM_ARRAY_DATA_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	64;"	d
HI_METERING_MEM_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	33;"	d
HI_METERING_MEM_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	34;"	d
HI_MINIISP_BITDEPTH	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	62;"	d
HI_MINI_ISP	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	34;"	d
HI_MIPI_IOC_MAGIC	include/hi_mipi.h	245;"	d
HI_MIPI_SET_DEV_ATTR	include/hi_mipi.h	248;"	d
HI_MIPI_SET_OUTPUT_CLK_EDGE	include/hi_mipi.h	251;"	d
HI_MIPI_SET_OUTPUT_MSB	include/hi_mipi.h	254;"	d
HI_MOD_NAME_MAX_LEN	include/hi_debug.h	57;"	d
HI_MPI_ISP_AELibRegCallBack	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_AELibRegCallBack(ISP_DEV IspDev, ALG_LIB_S *pstAeLib,$/;"	f
HI_MPI_ISP_AELibUnRegCallBack	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_AELibUnRegCallBack(ISP_DEV IspDev, ALG_LIB_S *pstAeLib)$/;"	f
HI_MPI_ISP_AFLibRegCallBack	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_AFLibRegCallBack(ISP_DEV IspDev, ALG_LIB_S *pstAfLib,$/;"	f
HI_MPI_ISP_AFLibUnRegCallBack	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_AFLibUnRegCallBack(ISP_DEV IspDev, ALG_LIB_S *pstAfLib)$/;"	f
HI_MPI_ISP_AWBLibRegCallBack	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_AWBLibRegCallBack(ISP_DEV IspDev, ALG_LIB_S *pstAwbLib,$/;"	f
HI_MPI_ISP_AWBLibUnRegCallBack	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_AWBLibUnRegCallBack(ISP_DEV IspDev, ALG_LIB_S *pstAwbLib)$/;"	f
HI_MPI_ISP_Exit	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_Exit(ISP_DEV IspDev)$/;"	f
HI_MPI_ISP_FPNCalibrate	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_FPNCalibrate(ISP_DEV IspDev, ISP_FPN_CALIBRATE_ATTR_S *pstCalibrateAttr)$/;"	f
HI_MPI_ISP_GetAERouteAttr	component/isp/3a/sample_ae/sample_ae_mpi.c	/^HI_S32 HI_MPI_ISP_GetAERouteAttr(ISP_DEV IspDev, ISP_AE_ROUTE_S *pstAERouteAttr)$/;"	f
HI_MPI_ISP_GetAcmAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetAcmAttr(ISP_DEV IspDev, ISP_ACM_ATTR_S *pstAcmAttr)$/;"	f
HI_MPI_ISP_GetAcmCoeff	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetAcmCoeff(ISP_DEV IspDev, ISP_ACM_LUT_S *pstAcmLUT, ISP_ACM_MODE_E enMode)$/;"	f
HI_MPI_ISP_GetAntiFalseColorAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetAntiFalseColorAttr(ISP_DEV IspDev, ISP_ANTI_FALSECOLOR_S *pstAntiFC)$/;"	f
HI_MPI_ISP_GetBindAttr	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_GetBindAttr(ISP_DEV IspDev, ISP_BIND_ATTR_S *pstBindAttr)$/;"	f
HI_MPI_ISP_GetBlackLevelAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetBlackLevelAttr(ISP_DEV IspDev, ISP_BLACK_LEVEL_S *pstBlackLevel)$/;"	f
HI_MPI_ISP_GetCrosstalkAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetCrosstalkAttr(ISP_DEV IspDev, ISP_CR_ATTR_S *pstCRAttr)$/;"	f
HI_MPI_ISP_GetDCFInfo	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_GetDCFInfo(ISP_DCF_INFO_S *pstIspDCF)$/;"	f
HI_MPI_ISP_GetDISAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetDISAttr(ISP_DEV IspDev, ISP_DIS_ATTR_S *pstDISAttr)$/;"	f
HI_MPI_ISP_GetDPCalibrate	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetDPCalibrate(ISP_DEV IspDev, ISP_DP_STATIC_CALIBRATE_S *pstDPCalibrate)$/;"	f
HI_MPI_ISP_GetDPDynamicAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetDPDynamicAttr(ISP_DEV IspDev,  ISP_DP_DYNAMIC_ATTR_S *pstDPDynamicAttr)$/;"	f
HI_MPI_ISP_GetDPStaticAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetDPStaticAttr(ISP_DEV IspDev,  ISP_DP_STATIC_ATTR_S *pstDPStaticAttr)$/;"	f
HI_MPI_ISP_GetDRCAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetDRCAttr(ISP_DEV IspDev, ISP_DRC_ATTR_S *pstDRC)$/;"	f
HI_MPI_ISP_GetDeFogAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetDeFogAttr(ISP_DEV IspDev, ISP_DEFOG_ATTR_S *pstDefogAttr)$/;"	f
HI_MPI_ISP_GetDebug	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetDebug(ISP_DEV IspDev, ISP_DEBUG_INFO_S * pstIspDebug)$/;"	f
HI_MPI_ISP_GetDemosaicAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetDemosaicAttr(ISP_DEV IspDev, ISP_DEMOSAIC_ATTR_S *pstDemosaicAttr)$/;"	f
HI_MPI_ISP_GetExposureAttr	component/isp/3a/sample_ae/sample_ae_mpi.c	/^HI_S32 HI_MPI_ISP_GetExposureAttr(ISP_DEV IspDev, ISP_EXPOSURE_ATTR_S *pstExpAttr)$/;"	f
HI_MPI_ISP_GetFMWState	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetFMWState(ISP_DEV IspDev, ISP_FMW_STATE_E *penState)$/;"	f
HI_MPI_ISP_GetFPNAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetFPNAttr(ISP_DEV IspDev, ISP_FPN_ATTR_S *pstFPNAttr)$/;"	f
HI_MPI_ISP_GetFSWDRAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetFSWDRAttr(ISP_DEV IspDev, ISP_WDR_FS_ATTR_S *pstFSWDRAttr)$/;"	f
HI_MPI_ISP_GetGammaAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetGammaAttr(ISP_DEV IspDev, ISP_GAMMA_ATTR_S *pstGammaAttr)$/;"	f
HI_MPI_ISP_GetGammaFEAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetGammaFEAttr(ISP_DEV IspDev, ISP_GAMMAFE_ATTR_S *pstGammaFEAttr)$/;"	f
HI_MPI_ISP_GetISPRegAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetISPRegAttr(ISP_DEV IspDev, ISP_REG_ATTR_S *pstIspRegAttr)$/;"	f
HI_MPI_ISP_GetIrisAttr	component/isp/3a/sample_ae/sample_ae_mpi.c	/^HI_S32 HI_MPI_ISP_GetIrisAttr(ISP_DEV IspDev, ISP_IRIS_ATTR_S *pstIrisAttr)$/;"	f
HI_MPI_ISP_GetMeshShadingAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetMeshShadingAttr(ISP_DEV IspDev, ISP_SHADING_ATTR_S *pstShadingAttr)$/;"	f
HI_MPI_ISP_GetModParam	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetModParam(ISP_MOD_PARAM_S *pstIspModParam)$/;"	f
HI_MPI_ISP_GetModuleControl	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetModuleControl(ISP_DEV IspDev, ISP_MODULE_CTRL_U *punModCtrl)$/;"	f
HI_MPI_ISP_GetNRAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetNRAttr(ISP_DEV IspDev, ISP_NR_ATTR_S *pstNRAttr)$/;"	f
HI_MPI_ISP_GetPubAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetPubAttr(ISP_DEV IspDev, ISP_PUB_ATTR_S *pstPubAttr)$/;"	f
HI_MPI_ISP_GetRegister	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_GetRegister(ISP_DEV IspDev, HI_U32 u32Addr, HI_U32 *pu32Value)$/;"	f
HI_MPI_ISP_GetRgbirAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetRgbirAttr(ISP_DEV IspDev, ISP_RGBIR_ATTR_S *pstRgbirAttr)$/;"	f
HI_MPI_ISP_GetRgbirCtrl	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetRgbirCtrl(ISP_DEV IspDev, ISP_RGBIR_CTRL_S *pstRgbirCtrl)$/;"	f
HI_MPI_ISP_GetSharpenAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetSharpenAttr(ISP_DEV IspDev, ISP_SHARPEN_ATTR_S *pstSharpenAttr)$/;"	f
HI_MPI_ISP_GetStatistics	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetStatistics(ISP_DEV IspDev, ISP_STATISTICS_S *pstStat)$/;"	f
HI_MPI_ISP_GetStatisticsConfig	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetStatisticsConfig(ISP_DEV IspDev, ISP_STATISTICS_CFG_S *pstStatCfg)$/;"	f
HI_MPI_ISP_GetUVNRAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32  HI_MPI_ISP_GetUVNRAttr(ISP_DEV IspDev, ISP_UVNR_ATTR_S *pstUvnrAttr)$/;"	f
HI_MPI_ISP_GetVDTimeOut	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_GetVDTimeOut(ISP_DEV IspDev, ISP_VD_INFO_S *pstIspVdInfo, HI_U32 u32MilliSec)$/;"	f
HI_MPI_ISP_GetWDRMode	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_GetWDRMode(ISP_DEV IspDev, ISP_WDR_MODE_S *pstWDRMode)$/;"	f
HI_MPI_ISP_Init	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_Init(ISP_DEV IspDev)$/;"	f
HI_MPI_ISP_MemInit	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_MemInit(ISP_DEV IspDev)$/;"	f
HI_MPI_ISP_QueryExposureInfo	component/isp/3a/sample_ae/sample_ae_mpi.c	/^HI_S32 HI_MPI_ISP_QueryExposureInfo(ISP_DEV IspDev, ISP_EXP_INFO_S *pstExpInfo)$/;"	f
HI_MPI_ISP_QueryInnerStateInfo	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_QueryInnerStateInfo(ISP_DEV IspDev, ISP_INNER_STATE_INFO_S *pstInnerStateInfo)$/;"	f
HI_MPI_ISP_Run	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_Run(ISP_DEV IspDev)$/;"	f
HI_MPI_ISP_SensorRegCallBack	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_SensorRegCallBack(ISP_DEV IspDev, SENSOR_ID SensorId, ISP_SENSOR_REGISTER_S *pstRegister)$/;"	f
HI_MPI_ISP_SensorUnRegCallBack	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_SensorUnRegCallBack(ISP_DEV IspDev, SENSOR_ID SensorId)$/;"	f
HI_MPI_ISP_SetAERouteAttr	component/isp/3a/sample_ae/sample_ae_mpi.c	/^HI_S32 HI_MPI_ISP_SetAERouteAttr(ISP_DEV IspDev, const ISP_AE_ROUTE_S *pstAERouteAttr)$/;"	f
HI_MPI_ISP_SetAcmAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetAcmAttr(ISP_DEV IspDev, ISP_ACM_ATTR_S *pstAcmAttr)$/;"	f
HI_MPI_ISP_SetAcmCoeff	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetAcmCoeff(ISP_DEV IspDev, ISP_ACM_LUT_S *pstAcmLUT, ISP_ACM_MODE_E enMode)$/;"	f
HI_MPI_ISP_SetAntiFalseColorAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetAntiFalseColorAttr(ISP_DEV IspDev, const ISP_ANTI_FALSECOLOR_S *pstAntiFC)$/;"	f
HI_MPI_ISP_SetBindAttr	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_SetBindAttr(ISP_DEV IspDev, const ISP_BIND_ATTR_S *pstBindAttr)$/;"	f
HI_MPI_ISP_SetBlackLevelAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetBlackLevelAttr(ISP_DEV IspDev, const ISP_BLACK_LEVEL_S *pstBlackLevel)$/;"	f
HI_MPI_ISP_SetCrosstalkAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetCrosstalkAttr(ISP_DEV IspDev, const ISP_CR_ATTR_S *pstCRAttr)$/;"	f
HI_MPI_ISP_SetDCFInfo	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_SetDCFInfo(const ISP_DCF_INFO_S *pstIspDCF)$/;"	f
HI_MPI_ISP_SetDISAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetDISAttr(ISP_DEV IspDev, const ISP_DIS_ATTR_S *pstDISAttr)$/;"	f
HI_MPI_ISP_SetDPCalibrate	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetDPCalibrate(ISP_DEV IspDev, const ISP_DP_STATIC_CALIBRATE_S *pstDPCalibrate)$/;"	f
HI_MPI_ISP_SetDPDynamicAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetDPDynamicAttr(ISP_DEV IspDev, const ISP_DP_DYNAMIC_ATTR_S *pstDPDynamicAttr)$/;"	f
HI_MPI_ISP_SetDPStaticAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetDPStaticAttr(ISP_DEV IspDev, const ISP_DP_STATIC_ATTR_S *pstDPStaticAttr)$/;"	f
HI_MPI_ISP_SetDRCAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetDRCAttr(ISP_DEV IspDev, const ISP_DRC_ATTR_S *pstDRC)$/;"	f
HI_MPI_ISP_SetDeFogAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetDeFogAttr(ISP_DEV IspDev, const ISP_DEFOG_ATTR_S *pstDefogAttr)$/;"	f
HI_MPI_ISP_SetDebug	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetDebug(ISP_DEV IspDev, const ISP_DEBUG_INFO_S *pstIspDebug)$/;"	f
HI_MPI_ISP_SetDemosaicAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetDemosaicAttr(ISP_DEV IspDev, const ISP_DEMOSAIC_ATTR_S *pstDemosaicAttr)$/;"	f
HI_MPI_ISP_SetExposureAttr	component/isp/3a/sample_ae/sample_ae_mpi.c	/^HI_S32 HI_MPI_ISP_SetExposureAttr(ISP_DEV IspDev, const ISP_EXPOSURE_ATTR_S *pstExpAttr)$/;"	f
HI_MPI_ISP_SetFMWState	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetFMWState(ISP_DEV IspDev, const ISP_FMW_STATE_E enState)$/;"	f
HI_MPI_ISP_SetFPNAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetFPNAttr(ISP_DEV IspDev, const ISP_FPN_ATTR_S *pstFPNAttr)$/;"	f
HI_MPI_ISP_SetFSWDRAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetFSWDRAttr(ISP_DEV IspDev, const ISP_WDR_FS_ATTR_S *pstFSWDRAttr)$/;"	f
HI_MPI_ISP_SetGammaAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetGammaAttr(ISP_DEV IspDev, const ISP_GAMMA_ATTR_S *pstGammaAttr)$/;"	f
HI_MPI_ISP_SetGammaFEAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetGammaFEAttr(ISP_DEV IspDev, const ISP_GAMMAFE_ATTR_S *pstGammaFEAttr)$/;"	f
HI_MPI_ISP_SetIrisAttr	component/isp/3a/sample_ae/sample_ae_mpi.c	/^HI_S32 HI_MPI_ISP_SetIrisAttr(ISP_DEV IspDev, const ISP_IRIS_ATTR_S *pstIrisAttr)$/;"	f
HI_MPI_ISP_SetMeshShadingAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetMeshShadingAttr(ISP_DEV IspDev, const ISP_SHADING_ATTR_S *pstShadingAttr)$/;"	f
HI_MPI_ISP_SetModParam	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetModParam(ISP_MOD_PARAM_S *pstIspModParam)$/;"	f
HI_MPI_ISP_SetModuleControl	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetModuleControl(ISP_DEV IspDev, const ISP_MODULE_CTRL_U *punModCtrl)$/;"	f
HI_MPI_ISP_SetNRAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetNRAttr(ISP_DEV IspDev, const ISP_NR_ATTR_S *pstNRAttr)$/;"	f
HI_MPI_ISP_SetPubAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetPubAttr(ISP_DEV IspDev, const ISP_PUB_ATTR_S *pstPubAttr)$/;"	f
HI_MPI_ISP_SetRegister	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32 HI_MPI_ISP_SetRegister(ISP_DEV IspDev, HI_U32 u32Addr, HI_U32 u32Value)$/;"	f
HI_MPI_ISP_SetRgbirAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetRgbirAttr(ISP_DEV IspDev, ISP_RGBIR_ATTR_S *pstRgbirAttr)$/;"	f
HI_MPI_ISP_SetRgbirCtrl	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetRgbirCtrl(ISP_DEV IspDev, ISP_RGBIR_CTRL_S *pstRgbirCtrl)$/;"	f
HI_MPI_ISP_SetSharpenAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetSharpenAttr(ISP_DEV IspDev, const ISP_SHARPEN_ATTR_S *pstSharpenAttr)$/;"	f
HI_MPI_ISP_SetStatisticsConfig	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetStatisticsConfig(ISP_DEV IspDev, const ISP_STATISTICS_CFG_S *pstStatCfg)$/;"	f
HI_MPI_ISP_SetUVNRAttr	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32  HI_MPI_ISP_SetUVNRAttr(ISP_DEV IspDev, ISP_UVNR_ATTR_S *pstUvnrAttr)$/;"	f
HI_MPI_ISP_SetWDRMode	component/isp/firmware/src/main/mpi_isp.c	/^HI_S32 HI_MPI_ISP_SetWDRMode(ISP_DEV IspDev, const ISP_WDR_MODE_S *pstWDRMode)$/;"	f
HI_MPI_IVE_GetFrame	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^int HI_MPI_IVE_GetFrame(int ViExtChn,VIDEO_FRAME_INFO_S *pstFrameInfo,int s32GetFrameMilliSec)$/;"	f
HI_MPI_IVE_ReleaseFrame	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^int HI_MPI_IVE_ReleaseFrame(int ViExtChn, VIDEO_FRAME_INFO_S* pstFrameInfo)$/;"	f
HI_MSG	include/hi_mipi.h	42;"	d
HI_MSG	include/hi_mipi.h	50;"	d
HI_NOTICE_RGN_BUFFER_CHANGE	include/hi_comm_region.h	248;"	d
HI_NULL	include/hi_type.h	119;"	d
HI_PRINT	include/hi_debug.h	111;"	d
HI_PRINT	include/hi_debug.h	79;"	d
HI_RADIAL_SHADING_MEM_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_shading_mem_config.h	33;"	d
HI_RADIAL_SHADING_MEM_LUTS_SHADING_LUTB_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_shading_mem_config.h	84;"	d
HI_RADIAL_SHADING_MEM_LUTS_SHADING_LUTB_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_shading_mem_config.h	83;"	d
HI_RADIAL_SHADING_MEM_LUTS_SHADING_LUTG_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_shading_mem_config.h	65;"	d
HI_RADIAL_SHADING_MEM_LUTS_SHADING_LUTG_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_shading_mem_config.h	64;"	d
HI_RADIAL_SHADING_MEM_LUTS_SHADING_LUTR_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_shading_mem_config.h	46;"	d
HI_RADIAL_SHADING_MEM_LUTS_SHADING_LUTR_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_shading_mem_config.h	45;"	d
HI_RADIAL_SHADING_MEM_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_shading_mem_config.h	34;"	d
HI_RTC_AIE_OFF	include/hi_rtc.h	44;"	d
HI_RTC_AIE_ON	include/hi_rtc.h	43;"	d
HI_RTC_ALM_READ	include/hi_rtc.h	53;"	d
HI_RTC_ALM_SET	include/hi_rtc.h	52;"	d
HI_RTC_COMP_OFF	include/hi_rtc.h	47;"	d
HI_RTC_COMP_ON	include/hi_rtc.h	46;"	d
HI_RTC_GET_FREQ	include/hi_rtc.h	49;"	d
HI_RTC_GET_TEMP	include/hi_rtc.h	61;"	d
HI_RTC_RD_TIME	include/hi_rtc.h	54;"	d
HI_RTC_REG_READ	include/hi_rtc.h	58;"	d
HI_RTC_REG_SET	include/hi_rtc.h	57;"	d
HI_RTC_RESET	include/hi_rtc.h	56;"	d
HI_RTC_SET_FREQ	include/hi_rtc.h	50;"	d
HI_RTC_SET_TEMP_MODE	include/hi_rtc.h	60;"	d
HI_RTC_SET_TIME	include/hi_rtc.h	55;"	d
HI_R_Gr_Gb_B	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^    HI_R_Gr_Gb_B = 0x0,$/;"	e	enum:hiISP_LSC_BAYERFORMAT
HI_RegRead	include/hi_io.h	/^static __inline HI_VOID HI_RegRead(unsigned long *pvalue, unsigned long addr)$/;"	f
HI_RegSetBitEx	include/hi_io.h	/^static __inline HI_VOID HI_RegSetBitEx(unsigned long value, unsigned long offset,$/;"	f
HI_RegWrite32	include/hi_io.h	/^static __inline HI_VOID HI_RegWrite32(unsigned long value, unsigned long mask,$/;"	f
HI_S14Q2	include/hi_comm_ive.h	/^typedef short                   HI_S14Q2;$/;"	t
HI_S14Q2	include/hi_type.h	/^typedef short                   HI_S14Q2;$/;"	t
HI_S16	include/hi_type.h	/^typedef short                   HI_S16;$/;"	t
HI_S16Q16	include/hi_comm_ive.h	/^typedef int                     HI_S16Q16;$/;"	t
HI_S16Q16	include/hi_type.h	/^typedef int                     HI_S16Q16;$/;"	t
HI_S1Q15	include/hi_comm_ive.h	/^typedef short                   HI_S1Q15;$/;"	t
HI_S1Q15	include/hi_type.h	/^typedef short                   HI_S1Q15;$/;"	t
HI_S25Q7	include/hi_comm_ive.h	/^typedef int                     HI_S25Q7;$/;"	t
HI_S25Q7	include/hi_type.h	/^typedef int                     HI_S25Q7;$/;"	t
HI_S32	include/hi_type.h	/^typedef int                     HI_S32;$/;"	t
HI_S64	include/hi_type.h	/^    typedef __int64             HI_S64;$/;"	t
HI_S64	include/hi_type.h	/^    typedef long long           HI_S64;$/;"	t
HI_S8	include/hi_type.h	/^typedef signed char             HI_S8;$/;"	t
HI_S9Q7	include/hi_comm_ive.h	/^typedef short                   HI_S9Q7;$/;"	t
HI_S9Q7	include/hi_type.h	/^typedef short                   HI_S9Q7;$/;"	t
HI_SHARPEN_MEM_ARRAY_DATA_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_sharpen_mem_config.h	47;"	d
HI_SHARPEN_MEM_ARRAY_DATA_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_sharpen_mem_config.h	46;"	d
HI_SHARPEN_MEM_BASE_ADDR	component/isp/firmware/vreg/arch/hi3518e/isp_sharpen_mem_config.h	33;"	d
HI_SHARPEN_MEM_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_sharpen_mem_config.h	34;"	d
HI_SINGLE_LIGHT_MODE	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_SINGLE_LIGHT_MODE,$/;"	e	enum:hiISP_LSC_MODE	file:
HI_SINGLE_LIGHT_MODE	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^	HI_SINGLE_LIGHT_MODE,$/;"	e	enum:hiISP_LSC_MODE
HI_SRDK_SCENEAUTO_DeInit	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 HI_SRDK_SCENEAUTO_DeInit()$/;"	f
HI_SRDK_SCENEAUTO_GetSpecialMode	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 HI_SRDK_SCENEAUTO_GetSpecialMode(SRDK_SCENEAUTO_SEPCIAL_SCENE_E* peSpecialScene)$/;"	f
HI_SRDK_SCENEAUTO_Init	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 HI_SRDK_SCENEAUTO_Init(const HI_CHAR *pszFileName)$/;"	f
HI_SRDK_SCENEAUTO_SetSpecialMode	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 HI_SRDK_SCENEAUTO_SetSpecialMode(const SRDK_SCENEAUTO_SEPCIAL_SCENE_E* peSpecialScene)$/;"	f
HI_SRDK_SCENEAUTO_Start	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 HI_SRDK_SCENEAUTO_Start()$/;"	f
HI_SRDK_SCENEAUTO_Stop	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 HI_SRDK_SCENEAUTO_Stop()$/;"	f
HI_SUCCESS	include/hi_type.h	120;"	d
HI_TDE_BeginJob	include/hi_tde_api.h	26;"	d
HI_TDE_Close	include/hi_tde_api.h	25;"	d
HI_TDE_Open	include/hi_tde_api.h	24;"	d
HI_TRACE	include/hi_debug.h	100;"	d
HI_TRACE	include/hi_debug.h	103;"	d
HI_TRACE	include/hi_debug.h	137;"	d
HI_TRACE	include/hi_debug.h	140;"	d
HI_TRACE_SYS	include/hi_comm_sys.h	42;"	d
HI_TRACE_VB	include/hi_comm_vb.h	143;"	d
HI_TRIPLE_LIGHT_MODE	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_TRIPLE_LIGHT_MODE,$/;"	e	enum:hiISP_LSC_MODE	file:
HI_TRUE	include/hi_type.h	/^    HI_TRUE  = 1,$/;"	e	enum:__anon50
HI_U0Q16	include/hi_comm_ive.h	/^typedef unsigned short          HI_U0Q16;$/;"	t
HI_U0Q16	include/hi_type.h	/^typedef unsigned short          HI_U0Q16;$/;"	t
HI_U0Q8	include/hi_comm_ive.h	/^typedef unsigned char           HI_U0Q8;$/;"	t
HI_U0Q8	include/hi_type.h	/^typedef unsigned char           HI_U0Q8;$/;"	t
HI_U12Q4	include/hi_comm_ive.h	/^typedef unsigned short          HI_U12Q4;$/;"	t
HI_U12Q4	include/hi_type.h	/^typedef unsigned short          HI_U12Q4;$/;"	t
HI_U14Q2	include/hi_comm_ive.h	/^typedef unsigned short          HI_U14Q2;$/;"	t
HI_U14Q2	include/hi_type.h	/^typedef unsigned short          HI_U14Q2;$/;"	t
HI_U16	include/hi_type.h	/^typedef unsigned short          HI_U16;$/;"	t
HI_U1Q7	include/hi_comm_ive.h	/^typedef unsigned char           HI_U1Q7;$/;"	t
HI_U1Q7	include/hi_type.h	/^typedef unsigned char           HI_U1Q7;$/;"	t
HI_U21Q11	include/hi_comm_ive.h	/^typedef unsigned int			HI_U21Q11;$/;"	t
HI_U22Q10	include/hi_comm_ive.h	/^typedef unsigned int            HI_U22Q10;$/;"	t
HI_U22Q10	include/hi_type.h	/^typedef unsigned int            HI_U22Q10;$/;"	t
HI_U25Q7	include/hi_comm_ive.h	/^typedef unsigned int            HI_U25Q7;$/;"	t
HI_U25Q7	include/hi_type.h	/^typedef unsigned int            HI_U25Q7;$/;"	t
HI_U32	include/hi_type.h	/^typedef unsigned int            HI_U32;$/;"	t
HI_U4Q12	include/hi_comm_ive.h	/^typedef unsigned short          HI_U4Q12;$/;"	t
HI_U4Q12	include/hi_type.h	/^typedef unsigned short          HI_U4Q12;$/;"	t
HI_U5Q11	include/hi_comm_ive.h	/^typedef unsigned short			HI_U5Q11;$/;"	t
HI_U5Q3	include/hi_comm_ive.h	/^typedef unsigned char           HI_U5Q3;$/;"	t
HI_U5Q3	include/hi_type.h	/^typedef unsigned char           HI_U5Q3;$/;"	t
HI_U64	include/hi_type.h	/^    typedef __int64             HI_U64;$/;"	t
HI_U64	include/hi_type.h	/^    typedef unsigned long long  HI_U64;$/;"	t
HI_U6Q10	include/hi_comm_ive.h	/^typedef unsigned short          HI_U6Q10;$/;"	t
HI_U6Q10	include/hi_type.h	/^typedef unsigned short          HI_U6Q10;$/;"	t
HI_U8	include/hi_type.h	/^typedef unsigned char           HI_U8;$/;"	t
HI_U8Q4F4	include/hi_comm_ive.h	/^typedef unsigned short          HI_U8Q4F4;$/;"	t
HI_U8Q4F4	include/hi_type.h	/^typedef unsigned short          HI_U8Q4F4;$/;"	t
HI_U8Q8	include/hi_comm_ive.h	/^typedef unsigned short          HI_U8Q8;$/;"	t
HI_U8Q8	include/hi_type.h	/^typedef unsigned short          HI_U8Q8;$/;"	t
HI_U9Q7	include/hi_comm_ive.h	/^typedef unsigned short          HI_U9Q7;$/;"	t
HI_UNF_CIPHER_ALG_3DES	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_ALG_3DES          = 0x1,  \/**< 3DES algorithm *\/$/;"	e	enum:hiHI_UNF_CIPHER_ALG_E
HI_UNF_CIPHER_ALG_AES	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_ALG_AES           = 0x2,  \/**< Advanced encryption standard (AES) algorithm *\/$/;"	e	enum:hiHI_UNF_CIPHER_ALG_E
HI_UNF_CIPHER_ALG_BUTT	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_ALG_BUTT          = 0x3$/;"	e	enum:hiHI_UNF_CIPHER_ALG_E
HI_UNF_CIPHER_ALG_DES	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_ALG_DES           = 0x0,  \/**< Data encryption standard (DES) algorithm *\/$/;"	e	enum:hiHI_UNF_CIPHER_ALG_E
HI_UNF_CIPHER_ALG_E	include/hi_unf_cipher.h	/^}HI_UNF_CIPHER_ALG_E;$/;"	t	typeref:enum:hiHI_UNF_CIPHER_ALG_E
HI_UNF_CIPHER_BIT_WIDTH_128BIT	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_BIT_WIDTH_128BIT  = 0x3,  \/**< 128-bit width *\/$/;"	e	enum:hiHI_UNF_CIPHER_BIT_WIDTH_E
HI_UNF_CIPHER_BIT_WIDTH_1BIT	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_BIT_WIDTH_1BIT    = 0x2,  \/**< 1-bit width *\/$/;"	e	enum:hiHI_UNF_CIPHER_BIT_WIDTH_E
HI_UNF_CIPHER_BIT_WIDTH_64BIT	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_BIT_WIDTH_64BIT   = 0x0,  \/**< 64-bit width *\/$/;"	e	enum:hiHI_UNF_CIPHER_BIT_WIDTH_E
HI_UNF_CIPHER_BIT_WIDTH_8BIT	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_BIT_WIDTH_8BIT    = 0x1,  \/**< 8-bit width *\/$/;"	e	enum:hiHI_UNF_CIPHER_BIT_WIDTH_E
HI_UNF_CIPHER_BIT_WIDTH_E	include/hi_unf_cipher.h	/^}HI_UNF_CIPHER_BIT_WIDTH_E;$/;"	t	typeref:enum:hiHI_UNF_CIPHER_BIT_WIDTH_E
HI_UNF_CIPHER_CCM_INFO_S	include/hi_unf_cipher.h	/^}HI_UNF_CIPHER_CCM_INFO_S;$/;"	t	typeref:struct:hiUNF_CIPHER_CCM_INFO_S
HI_UNF_CIPHER_CTRL_CHANGE_FLAG_S	include/hi_unf_cipher.h	/^}HI_UNF_CIPHER_CTRL_CHANGE_FLAG_S;$/;"	t	typeref:struct:hiHI_UNF_CIPHER_CTRL_CHANGE_FLAG_S
HI_UNF_CIPHER_CTRL_S	include/hi_unf_cipher.h	/^} HI_UNF_CIPHER_CTRL_S;$/;"	t	typeref:struct:hiHI_UNF_CIPHER_CTRL_S
HI_UNF_CIPHER_Close	include/hi_unf_cipher.h	236;"	d
HI_UNF_CIPHER_DATA_S	include/hi_unf_cipher.h	/^} HI_UNF_CIPHER_DATA_S;$/;"	t	typeref:struct:hiHI_UNF_CIPHER_DATA_S
HI_UNF_CIPHER_GCM_INFO_S	include/hi_unf_cipher.h	/^}HI_UNF_CIPHER_GCM_INFO_S;$/;"	t	typeref:struct:hiUNF_CIPHER_GCM_INFO_S
HI_UNF_CIPHER_HASH_ATTS_S	include/hi_unf_cipher.h	/^}HI_UNF_CIPHER_HASH_ATTS_S;$/;"	t	typeref:struct:__anon74
HI_UNF_CIPHER_HASH_TYPE_BUTT	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_HASH_TYPE_BUTT,$/;"	e	enum:hiHI_UNF_CIPHER_HASH_TYPE_E
HI_UNF_CIPHER_HASH_TYPE_E	include/hi_unf_cipher.h	/^}HI_UNF_CIPHER_HASH_TYPE_E;$/;"	t	typeref:enum:hiHI_UNF_CIPHER_HASH_TYPE_E
HI_UNF_CIPHER_HASH_TYPE_HMAC_SHA1	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_HASH_TYPE_HMAC_SHA1,$/;"	e	enum:hiHI_UNF_CIPHER_HASH_TYPE_E
HI_UNF_CIPHER_HASH_TYPE_HMAC_SHA256	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_HASH_TYPE_HMAC_SHA256,$/;"	e	enum:hiHI_UNF_CIPHER_HASH_TYPE_E
HI_UNF_CIPHER_HASH_TYPE_SHA1	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_HASH_TYPE_SHA1,$/;"	e	enum:hiHI_UNF_CIPHER_HASH_TYPE_E
HI_UNF_CIPHER_HASH_TYPE_SHA256	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_HASH_TYPE_SHA256,$/;"	e	enum:hiHI_UNF_CIPHER_HASH_TYPE_E
HI_UNF_CIPHER_KEY_AES_128BIT	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_AES_128BIT    = 0x0,  \/**< 128-bit key for the AES algorithm *\/$/;"	e	enum:hiHI_UNF_CIPHER_KEY_LENGTH_E
HI_UNF_CIPHER_KEY_AES_192BIT	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_AES_192BIT    = 0x1,  \/**< 192-bit key for the AES algorithm *\/$/;"	e	enum:hiHI_UNF_CIPHER_KEY_LENGTH_E
HI_UNF_CIPHER_KEY_AES_256BIT	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_AES_256BIT    = 0x2,  \/**< 256-bit key for the AES algorithm *\/$/;"	e	enum:hiHI_UNF_CIPHER_KEY_LENGTH_E
HI_UNF_CIPHER_KEY_DES_2KEY	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_DES_2KEY      = 0x3,  \/**< Two keys for the DES algorithm *\/$/;"	e	enum:hiHI_UNF_CIPHER_KEY_LENGTH_E
HI_UNF_CIPHER_KEY_DES_3KEY	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_DES_3KEY      = 0x2,  \/**< Three keys for the DES algorithm *\/$/;"	e	enum:hiHI_UNF_CIPHER_KEY_LENGTH_E
HI_UNF_CIPHER_KEY_LENGTH_E	include/hi_unf_cipher.h	/^}HI_UNF_CIPHER_KEY_LENGTH_E;$/;"	t	typeref:enum:hiHI_UNF_CIPHER_KEY_LENGTH_E
HI_UNF_CIPHER_KEY_SRC_BUTT	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_SRC_BUTT,$/;"	e	enum:hiHI_UNF_CIPHER_KEY_SRC_E
HI_UNF_CIPHER_KEY_SRC_E	include/hi_unf_cipher.h	/^}HI_UNF_CIPHER_KEY_SRC_E;$/;"	t	typeref:enum:hiHI_UNF_CIPHER_KEY_SRC_E
HI_UNF_CIPHER_KEY_SRC_EFUSE_0	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_SRC_EFUSE_0,          \/**< Efuse Key 0*\/ \/**< CNcomment: Efuse Key 0*\/$/;"	e	enum:hiHI_UNF_CIPHER_KEY_SRC_E
HI_UNF_CIPHER_KEY_SRC_EFUSE_1	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_SRC_EFUSE_1,          \/**< Efuse Key 1*\/ \/**< CNcomment: Efuse Key 1*\/$/;"	e	enum:hiHI_UNF_CIPHER_KEY_SRC_E
HI_UNF_CIPHER_KEY_SRC_EFUSE_2	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_SRC_EFUSE_2,          \/**< Efuse Key 2*\/ \/**< CNcomment: Efuse Key 2*\/$/;"	e	enum:hiHI_UNF_CIPHER_KEY_SRC_E
HI_UNF_CIPHER_KEY_SRC_EFUSE_3	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_SRC_EFUSE_3,          \/**< Efuse Key 3*\/ \/**< CNcomment: Efuse Key 3*\/$/;"	e	enum:hiHI_UNF_CIPHER_KEY_SRC_E
HI_UNF_CIPHER_KEY_SRC_KLAD_1	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_SRC_KLAD_1,           \/**< KLAD Key 1*\/ \/**< CNcomment: KLAD Key 1, Root Key is Efuse Key 1*\/$/;"	e	enum:hiHI_UNF_CIPHER_KEY_SRC_E
HI_UNF_CIPHER_KEY_SRC_KLAD_2	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_SRC_KLAD_2,           \/**< KLAD Key 2*\/ \/**< CNcomment: KLAD Key 2, Root Key is Efuse Key 2*\/$/;"	e	enum:hiHI_UNF_CIPHER_KEY_SRC_E
HI_UNF_CIPHER_KEY_SRC_KLAD_3	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_SRC_KLAD_3,           \/**< KLAD Key 3*\/ \/**< CNcomment: KLAD Key 3, Root Key is Efuse Key 3*\/$/;"	e	enum:hiHI_UNF_CIPHER_KEY_SRC_E
HI_UNF_CIPHER_KEY_SRC_USER	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_SRC_USER       = 0x0,  \/**< User Key*\/     \/**< CNcomment: User Key*\/$/;"	e	enum:hiHI_UNF_CIPHER_KEY_SRC_E
HI_UNF_CIPHER_MAX_CRYPT_LEN	include/hi_unf_cipher.h	19;"	d
HI_UNF_CIPHER_MAX_RSA_KEY_LEN	include/hi_unf_cipher.h	21;"	d
HI_UNF_CIPHER_MIN_CRYPT_LEN	include/hi_unf_cipher.h	16;"	d
HI_UNF_CIPHER_Open	include/hi_unf_cipher.h	235;"	d
HI_UNF_CIPHER_RSA_ENC_SCHEME_BLOCK_TYPE_0	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_ENC_SCHEME_BLOCK_TYPE_0,          \/**< PKCS#1 block type 0 padding*\/$/;"	e	enum:hiHI_UNF_CIPHER_RSA_ENC_SCHEME_E
HI_UNF_CIPHER_RSA_ENC_SCHEME_BLOCK_TYPE_1	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_ENC_SCHEME_BLOCK_TYPE_1,          \/**< PKCS#1 block type 1 padding*\/$/;"	e	enum:hiHI_UNF_CIPHER_RSA_ENC_SCHEME_E
HI_UNF_CIPHER_RSA_ENC_SCHEME_BLOCK_TYPE_2	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_ENC_SCHEME_BLOCK_TYPE_2,          \/**< PKCS#1 block type 2 padding*\/$/;"	e	enum:hiHI_UNF_CIPHER_RSA_ENC_SCHEME_E
HI_UNF_CIPHER_RSA_ENC_SCHEME_E	include/hi_unf_cipher.h	/^}HI_UNF_CIPHER_RSA_ENC_SCHEME_E;$/;"	t	typeref:enum:hiHI_UNF_CIPHER_RSA_ENC_SCHEME_E
HI_UNF_CIPHER_RSA_ENC_SCHEME_NO_PADDING	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_ENC_SCHEME_NO_PADDING,            \/**< without padding *\/$/;"	e	enum:hiHI_UNF_CIPHER_RSA_ENC_SCHEME_E
HI_UNF_CIPHER_RSA_ENC_SCHEME_RSAES_OAEP_SHA1	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_ENC_SCHEME_RSAES_OAEP_SHA1,  \/**< PKCS#1 RSAES-OAEP-SHA1 padding*\/$/;"	e	enum:hiHI_UNF_CIPHER_RSA_ENC_SCHEME_E
HI_UNF_CIPHER_RSA_ENC_SCHEME_RSAES_OAEP_SHA256	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_ENC_SCHEME_RSAES_OAEP_SHA256,\/**< PKCS#1 RSAES-OAEP-SHA256 padding*\/$/;"	e	enum:hiHI_UNF_CIPHER_RSA_ENC_SCHEME_E
HI_UNF_CIPHER_RSA_ENC_SCHEME_RSAES_PKCS1_V1_5	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_ENC_SCHEME_RSAES_PKCS1_V1_5,      \/**< PKCS#1 RSAES-PKCS1_V1_5 padding*\/$/;"	e	enum:hiHI_UNF_CIPHER_RSA_ENC_SCHEME_E
HI_UNF_CIPHER_RSA_PRI_ENC_S	include/hi_unf_cipher.h	/^}HI_UNF_CIPHER_RSA_PRI_ENC_S;$/;"	t	typeref:struct:__anon78
HI_UNF_CIPHER_RSA_PRI_KEY_S	include/hi_unf_cipher.h	/^}HI_UNF_CIPHER_RSA_PRI_KEY_S;$/;"	t	typeref:struct:__anon76
HI_UNF_CIPHER_RSA_PUB_ENC_S	include/hi_unf_cipher.h	/^}HI_UNF_CIPHER_RSA_PUB_ENC_S;$/;"	t	typeref:struct:__anon77
HI_UNF_CIPHER_RSA_PUB_KEY_S	include/hi_unf_cipher.h	/^}HI_UNF_CIPHER_RSA_PUB_KEY_S;$/;"	t	typeref:struct:__anon75
HI_UNF_CIPHER_RSA_SCHEME_BUTT	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_SCHEME_BUTT,$/;"	e	enum:hiHI_UNF_CIPHER_RSA_ENC_SCHEME_E
HI_UNF_CIPHER_RSA_SIGN_S	include/hi_unf_cipher.h	/^ }HI_UNF_CIPHER_RSA_SIGN_S;$/;"	t	typeref:struct:__anon79
HI_UNF_CIPHER_RSA_SIGN_SCHEME_BUTT	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_SIGN_SCHEME_BUTT,$/;"	e	enum:hiHI_UNF_CIPHER_RSA_SIGN_SCHEME_E
HI_UNF_CIPHER_RSA_SIGN_SCHEME_E	include/hi_unf_cipher.h	/^}HI_UNF_CIPHER_RSA_SIGN_SCHEME_E;$/;"	t	typeref:enum:hiHI_UNF_CIPHER_RSA_SIGN_SCHEME_E
HI_UNF_CIPHER_RSA_SIGN_SCHEME_RSASSA_PKCS1_PSS_SHA1	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_SIGN_SCHEME_RSASSA_PKCS1_PSS_SHA1,         \/**< PKCS#1 RSASSA_PKCS1_PSS_SHA1 signature*\/$/;"	e	enum:hiHI_UNF_CIPHER_RSA_SIGN_SCHEME_E
HI_UNF_CIPHER_RSA_SIGN_SCHEME_RSASSA_PKCS1_PSS_SHA256	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_SIGN_SCHEME_RSASSA_PKCS1_PSS_SHA256,       \/**< PKCS#1 RSASSA_PKCS1_PSS_SHA256 signature*\/$/;"	e	enum:hiHI_UNF_CIPHER_RSA_SIGN_SCHEME_E
HI_UNF_CIPHER_RSA_SIGN_SCHEME_RSASSA_PKCS1_V15_SHA1	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_SIGN_SCHEME_RSASSA_PKCS1_V15_SHA1 = 0x100, \/**< PKCS#1 RSASSA_PKCS1_V15_SHA1 signature*\/$/;"	e	enum:hiHI_UNF_CIPHER_RSA_SIGN_SCHEME_E
HI_UNF_CIPHER_RSA_SIGN_SCHEME_RSASSA_PKCS1_V15_SHA256	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_SIGN_SCHEME_RSASSA_PKCS1_V15_SHA256,       \/**< PKCS#1 RSASSA_PKCS1_V15_SHA256 signature*\/$/;"	e	enum:hiHI_UNF_CIPHER_RSA_SIGN_SCHEME_E
HI_UNF_CIPHER_RSA_VERIFY_S	include/hi_unf_cipher.h	/^ }HI_UNF_CIPHER_RSA_VERIFY_S;$/;"	t	typeref:struct:__anon80
HI_UNF_CIPHER_WORK_MODE_BUTT	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_WORK_MODE_BUTT    = 0xffffffff$/;"	e	enum:hiHI_UNF_CIPHER_WORK_MODE_E
HI_UNF_CIPHER_WORK_MODE_CBC	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_WORK_MODE_CBC,        \/**<Cipher block chaining (CBC) mode*\/$/;"	e	enum:hiHI_UNF_CIPHER_WORK_MODE_E
HI_UNF_CIPHER_WORK_MODE_CBC_CTS	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_WORK_MODE_CBC_CTS,    \/**<Cipher block chaining CipherStealing mode*\/$/;"	e	enum:hiHI_UNF_CIPHER_WORK_MODE_E
HI_UNF_CIPHER_WORK_MODE_CCM	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_WORK_MODE_CCM,$/;"	e	enum:hiHI_UNF_CIPHER_WORK_MODE_E
HI_UNF_CIPHER_WORK_MODE_CFB	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_WORK_MODE_CFB,        \/**<Cipher feedback (CFB) mode*\/$/;"	e	enum:hiHI_UNF_CIPHER_WORK_MODE_E
HI_UNF_CIPHER_WORK_MODE_CTR	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_WORK_MODE_CTR,        \/**<Counter (CTR) mode*\/$/;"	e	enum:hiHI_UNF_CIPHER_WORK_MODE_E
HI_UNF_CIPHER_WORK_MODE_E	include/hi_unf_cipher.h	/^}HI_UNF_CIPHER_WORK_MODE_E;$/;"	t	typeref:enum:hiHI_UNF_CIPHER_WORK_MODE_E
HI_UNF_CIPHER_WORK_MODE_ECB	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_WORK_MODE_ECB,        \/**<Electronic codebook (ECB) mode*\/$/;"	e	enum:hiHI_UNF_CIPHER_WORK_MODE_E
HI_UNF_CIPHER_WORK_MODE_GCM	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_WORK_MODE_GCM,$/;"	e	enum:hiHI_UNF_CIPHER_WORK_MODE_E
HI_UNF_CIPHER_WORK_MODE_OFB	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_WORK_MODE_OFB,        \/**<Output feedback (OFB) mode*\/$/;"	e	enum:hiHI_UNF_CIPHER_WORK_MODE_E
HI_VI_AF_ACC_SHIFT_H0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10089;"	d
HI_VI_AF_ACC_SHIFT_H0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10088;"	d
HI_VI_AF_ACC_SHIFT_H1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10106;"	d
HI_VI_AF_ACC_SHIFT_H1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10105;"	d
HI_VI_AF_ACC_SHIFT_V0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10123;"	d
HI_VI_AF_ACC_SHIFT_V0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10122;"	d
HI_VI_AF_ACC_SHIFT_V1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10140;"	d
HI_VI_AF_ACC_SHIFT_V1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10139;"	d
HI_VI_AF_ACC_SHIFT_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10157;"	d
HI_VI_AF_ACC_SHIFT_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10156;"	d
HI_VI_AF_CNT_SHIFT_H0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10174;"	d
HI_VI_AF_CNT_SHIFT_H0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10173;"	d
HI_VI_AF_CNT_SHIFT_H1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10191;"	d
HI_VI_AF_CNT_SHIFT_H1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10190;"	d
HI_VI_AF_CNT_SHIFT_V0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10208;"	d
HI_VI_AF_CNT_SHIFT_V0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10207;"	d
HI_VI_AF_CNT_SHIFT_V1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10225;"	d
HI_VI_AF_CNT_SHIFT_V1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10224;"	d
HI_VI_AF_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9069;"	d
HI_VI_AF_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9068;"	d
HI_VI_AF_FIR0_H0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9751;"	d
HI_VI_AF_FIR0_H0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9750;"	d
HI_VI_AF_FIR0_H1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9805;"	d
HI_VI_AF_FIR0_H1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9804;"	d
HI_VI_AF_FIR0_H2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9859;"	d
HI_VI_AF_FIR0_H2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9858;"	d
HI_VI_AF_FIR0_H3_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9913;"	d
HI_VI_AF_FIR0_H3_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9912;"	d
HI_VI_AF_FIR0_H4_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9967;"	d
HI_VI_AF_FIR0_H4_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9966;"	d
HI_VI_AF_FIR0_THD_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10055;"	d
HI_VI_AF_FIR0_THD_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10054;"	d
HI_VI_AF_FIR1_H0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9778;"	d
HI_VI_AF_FIR1_H0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9777;"	d
HI_VI_AF_FIR1_H1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9832;"	d
HI_VI_AF_FIR1_H1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9831;"	d
HI_VI_AF_FIR1_H2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9886;"	d
HI_VI_AF_FIR1_H2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9885;"	d
HI_VI_AF_FIR1_H3_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9940;"	d
HI_VI_AF_FIR1_H3_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9939;"	d
HI_VI_AF_FIR1_H4_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9994;"	d
HI_VI_AF_FIR1_H4_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9993;"	d
HI_VI_AF_FIR1_THD_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10072;"	d
HI_VI_AF_FIR1_THD_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10071;"	d
HI_VI_AF_FVMODE_PEAK_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9188;"	d
HI_VI_AF_FVMODE_PEAK_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9187;"	d
HI_VI_AF_FVMODE_SQU_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9205;"	d
HI_VI_AF_FVMODE_SQU_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9204;"	d
HI_VI_AF_HSIZE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10242;"	d
HI_VI_AF_HSIZE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10241;"	d
HI_VI_AF_HWND_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9223;"	d
HI_VI_AF_HWND_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9222;"	d
HI_VI_AF_IIR0_EN0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9086;"	d
HI_VI_AF_IIR0_EN0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9085;"	d
HI_VI_AF_IIR0_EN1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9103;"	d
HI_VI_AF_IIR0_EN1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9102;"	d
HI_VI_AF_IIR0_EN2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9120;"	d
HI_VI_AF_IIR0_EN2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9119;"	d
HI_VI_AF_IIR0_GAIN0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9257;"	d
HI_VI_AF_IIR0_GAIN0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9256;"	d
HI_VI_AF_IIR0_GAIN1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9291;"	d
HI_VI_AF_IIR0_GAIN1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9290;"	d
HI_VI_AF_IIR0_GAIN2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9345;"	d
HI_VI_AF_IIR0_GAIN2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9344;"	d
HI_VI_AF_IIR0_GAIN3_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9399;"	d
HI_VI_AF_IIR0_GAIN3_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9398;"	d
HI_VI_AF_IIR0_GAIN4_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9453;"	d
HI_VI_AF_IIR0_GAIN4_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9452;"	d
HI_VI_AF_IIR0_GAIN5_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9507;"	d
HI_VI_AF_IIR0_GAIN5_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9506;"	d
HI_VI_AF_IIR0_GAIN6_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9561;"	d
HI_VI_AF_IIR0_GAIN6_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9560;"	d
HI_VI_AF_IIR0_SHIFT0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9615;"	d
HI_VI_AF_IIR0_SHIFT0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9683;"	d
HI_VI_AF_IIR0_SHIFT0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9614;"	d
HI_VI_AF_IIR0_SHIFT0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9682;"	d
HI_VI_AF_IIR0_SHIFT1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9632;"	d
HI_VI_AF_IIR0_SHIFT1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9631;"	d
HI_VI_AF_IIR0_SHIFT2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9649;"	d
HI_VI_AF_IIR0_SHIFT2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9648;"	d
HI_VI_AF_IIR0_SHIFT3_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9666;"	d
HI_VI_AF_IIR0_SHIFT3_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9665;"	d
HI_VI_AF_IIR0_THD_X_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10021;"	d
HI_VI_AF_IIR0_THD_X_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10020;"	d
HI_VI_AF_IIR1_EN0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9137;"	d
HI_VI_AF_IIR1_EN0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9136;"	d
HI_VI_AF_IIR1_EN1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9154;"	d
HI_VI_AF_IIR1_EN1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9153;"	d
HI_VI_AF_IIR1_EN2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9171;"	d
HI_VI_AF_IIR1_EN2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9170;"	d
HI_VI_AF_IIR1_GAIN0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9274;"	d
HI_VI_AF_IIR1_GAIN0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9273;"	d
HI_VI_AF_IIR1_GAIN1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9318;"	d
HI_VI_AF_IIR1_GAIN1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9317;"	d
HI_VI_AF_IIR1_GAIN2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9372;"	d
HI_VI_AF_IIR1_GAIN2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9371;"	d
HI_VI_AF_IIR1_GAIN3_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9426;"	d
HI_VI_AF_IIR1_GAIN3_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9425;"	d
HI_VI_AF_IIR1_GAIN4_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9480;"	d
HI_VI_AF_IIR1_GAIN4_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9479;"	d
HI_VI_AF_IIR1_GAIN5_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9534;"	d
HI_VI_AF_IIR1_GAIN5_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9533;"	d
HI_VI_AF_IIR1_GAIN6_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9588;"	d
HI_VI_AF_IIR1_GAIN6_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9587;"	d
HI_VI_AF_IIR1_SHIFT1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9700;"	d
HI_VI_AF_IIR1_SHIFT1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9699;"	d
HI_VI_AF_IIR1_SHIFT2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9717;"	d
HI_VI_AF_IIR1_SHIFT2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9716;"	d
HI_VI_AF_IIR1_SHIFT3_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9734;"	d
HI_VI_AF_IIR1_SHIFT3_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9733;"	d
HI_VI_AF_IIR1_THD_X_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10038;"	d
HI_VI_AF_IIR1_THD_X_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10037;"	d
HI_VI_AF_VSIZE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10259;"	d
HI_VI_AF_VSIZE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	10258;"	d
HI_VI_AF_VWND_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9240;"	d
HI_VI_AF_VWND_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	9239;"	d
HI_VI_DEHAZE_AIR_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8572;"	d
HI_VI_DEHAZE_AIR_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8571;"	d
HI_VI_DEHAZE_BLK_NUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8608;"	d
HI_VI_DEHAZE_BLK_NUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8607;"	d
HI_VI_DEHAZE_BLK_SIZE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8590;"	d
HI_VI_DEHAZE_BLK_SIZE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8589;"	d
HI_VI_DEHAZE_BLTHLD_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8704;"	d
HI_VI_DEHAZE_BLTHLD_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8703;"	d
HI_VI_DEHAZE_DC_SIZE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8737;"	d
HI_VI_DEHAZE_DC_SIZE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8736;"	d
HI_VI_DEHAZE_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8537;"	d
HI_VI_DEHAZE_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8536;"	d
HI_VI_DEHAZE_GSTRTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8688;"	d
HI_VI_DEHAZE_GSTRTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8687;"	d
HI_VI_DEHAZE_LUT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8803;"	d
HI_VI_DEHAZE_LUT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8802;"	d
HI_VI_DEHAZE_MAX_STAT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8753;"	d
HI_VI_DEHAZE_MAX_STAT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8752;"	d
HI_VI_DEHAZE_MIN_STAT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8770;"	d
HI_VI_DEHAZE_MIN_STAT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8769;"	d
HI_VI_DEHAZE_NEG_MODE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8721;"	d
HI_VI_DEHAZE_NEG_MODE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8720;"	d
HI_VI_DEHAZE_PREV_DC_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8787;"	d
HI_VI_DEHAZE_PREV_DC_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8786;"	d
HI_VI_DEHAZE_SIZE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8819;"	d
HI_VI_DEHAZE_SIZE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8818;"	d
HI_VI_DEHAZE_STATMODE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8657;"	d
HI_VI_DEHAZE_STATMODE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8656;"	d
HI_VI_DEHAZE_THLD_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8672;"	d
HI_VI_DEHAZE_THLD_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8671;"	d
HI_VI_DEHAZE_UPDATE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8554;"	d
HI_VI_DEHAZE_UPDATE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8553;"	d
HI_VI_DEHAZE_X_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8624;"	d
HI_VI_DEHAZE_X_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8623;"	d
HI_VI_DEHAZE_Y_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8640;"	d
HI_VI_DEHAZE_Y_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8639;"	d
HI_VI_TOP_CHANNEL_SWITCH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8410;"	d
HI_VI_TOP_CHANNEL_SWITCH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8409;"	d
HI_VI_TOP_CHN_SWITCH0_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8338;"	d
HI_VI_TOP_CHN_SWITCH0_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8337;"	d
HI_VI_TOP_CHN_SWITCH1_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8356;"	d
HI_VI_TOP_CHN_SWITCH1_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8355;"	d
HI_VI_TOP_CHN_SWITCH2_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8374;"	d
HI_VI_TOP_CHN_SWITCH2_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8373;"	d
HI_VI_TOP_CHN_SWITCH3_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8392;"	d
HI_VI_TOP_CHN_SWITCH3_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8391;"	d
HI_VI_TOP_CHN_SWITCH_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8320;"	d
HI_VI_TOP_CHN_SWITCH_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8319;"	d
HI_VI_TOP_VC_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8428;"	d
HI_VI_TOP_VC_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8427;"	d
HI_VI_TOP_VC_INIT_NUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8518;"	d
HI_VI_TOP_VC_INIT_NUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8517;"	d
HI_VI_TOP_VC_MAX_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8500;"	d
HI_VI_TOP_VC_MAX_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8499;"	d
HI_VI_TOP_VC_MODE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8446;"	d
HI_VI_TOP_VC_MODE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8445;"	d
HI_VI_TOP_VC_NUM_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8482;"	d
HI_VI_TOP_VC_NUM_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8481;"	d
HI_VI_TOP_VC_RESET_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8464;"	d
HI_VI_TOP_VC_RESET_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	8463;"	d
HI_VOID	include/hi_type.h	103;"	d
HI_VREG_ADDR_S	component/isp/firmware/vreg/hi_vreg.c	/^} HI_VREG_ADDR_S;$/;"	t	typeref:struct:hiHI_VREG_ADDR_S	file:
HI_VREG_S	component/isp/firmware/vreg/hi_vreg.c	/^} HI_VREG_S;$/;"	t	typeref:struct:hiHI_VREG_S	file:
HI_WDR_MODE_2F	include/hi_mipi.h	/^    HI_WDR_MODE_2F   	= 0x1,$/;"	e	enum:__anon27
HI_WDR_MODE_3F	include/hi_mipi.h	/^    HI_WDR_MODE_3F   	= 0x2,$/;"	e	enum:__anon27
HI_WDR_MODE_4F	include/hi_mipi.h	/^    HI_WDR_MODE_4F   	= 0x3,$/;"	e	enum:__anon27
HI_WDR_MODE_BUTT	include/hi_mipi.h	/^    HI_WDR_MODE_BUTT$/;"	e	enum:__anon27
HI_WDR_MODE_DOL_2F	include/hi_mipi.h	/^    HI_WDR_MODE_DOL_2F  = 0x4,$/;"	e	enum:__anon27
HI_WDR_MODE_DOL_3F	include/hi_mipi.h	/^    HI_WDR_MODE_DOL_3F  = 0x5,$/;"	e	enum:__anon27
HI_WDR_MODE_DOL_4F	include/hi_mipi.h	/^    HI_WDR_MODE_DOL_4F  = 0x6,$/;"	e	enum:__anon27
HI_WDR_MODE_NONE	include/hi_mipi.h	/^    HI_WDR_MODE_NONE 	= 0x0,$/;"	e	enum:__anon27
HPT_INLINE	include/list.h	38;"	d
HPT_UPTR	include/list.h	/^typedef unsigned long HPT_UPTR;$/;"	t
HW_REG	component/isp/firmware/drv/isp.c	58;"	d	file:
Handle	sample/region/sample_region.c	/^    RGN_HANDLE Handle;$/;"	m	struct:hiRGN_ATTR_INFO_S	file:
Handle	sample/region/sample_region.c	/^    RGN_HANDLE Handle;$/;"	m	struct:hiRGN_OSD_REVERSE_INFO_S	file:
HiBaTFP	include/hi_comm_vpss.h	/^    HI_U8  HiBaTFP;$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
HiDaTFP	include/hi_comm_vpss.h	/^    HI_U8  HiDaTFP, _reserved_B_[3];$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
HiISP_UNR_Linear_Interp	component/isp/firmware/src/algorithms/isp_uvnr.c	/^HI_U8 HiISP_UNR_Linear_Interp(HI_S32 x, HI_S8 yLut[ISP_AUTO_ISO_STENGTH_NUM])$/;"	f
I2C_16BIT_DATA	include/hi_i2c.h	31;"	d
I2C_16BIT_REG	include/hi_i2c.h	30;"	d
I2C_DATA_S	include/hi_i2c.h	/^}I2C_DATA_S;$/;"	t	typeref:struct:hiI2C_DATA_S
I2C_FUNCS	include/hi_i2c.h	24;"	d
I2C_PEC	include/hi_i2c.h	28;"	d
I2C_RDWR	include/hi_i2c.h	26;"	d
I2C_RETRIES	include/hi_i2c.h	12;"	d
I2C_SLAVE	include/hi_i2c.h	19;"	d
I2C_SLAVE_FORCE	include/hi_i2c.h	20;"	d
I2C_SMBUS	include/hi_i2c.h	29;"	d
I2C_TENBIT	include/hi_i2c.h	22;"	d
I2C_TIMEOUT	include/hi_i2c.h	14;"	d
IDZ	include/hi_comm_vpss.h	/^    HI_U8 IDZ  : 7;    \/*[0, 100]*\/$/;"	m	struct:__anon9
IEB	include/hi_comm_vpss.h	/^    HI_U8 IEB; 		\/*[0, 63]*\/$/;"	m	struct:__anon9
IES	include/hi_comm_vpss.h	/^  HI_S16 IES;       \/*[-255,64]*\/$/;"	m	struct:__anon13
IES0	include/hi_comm_vpss.h	/^    HI_U8 IES0; $/;"	m	struct:hiNRS_PARAM_V2_S
IEX	include/hi_comm_vpss.h	/^  HI_U8  IEX[3];    \/*[0, 127]*\/$/;"	m	struct:__anon13
IE_PostFlag	include/hi_comm_vpss.h	/^    HI_U16  IE_PostFlag;                    \/* [0, 1] *\/$/;"	m	struct:__anon6
IE_Strength	include/hi_comm_vpss.h	/^    HI_U16  IE_Strength;                    \/* [0, 63] *\/$/;"	m	struct:__anon6
IMX222_ID	component/isp/sensor/sony_imx222/imx222_cmos.c	21;"	d	file:
INC	component/isp/3a/sample_ae/Makefile	/^INC := -I$(REL_INC) -I$(ISP_INC) -I$(BUS_DIR) -I$(3A_INC) -I$(SRC_INC) -I$(VREG_INC) -I$(VREG_INC)\/arch\/$(HIARCH) -I$(DRV_INC)$/;"	m
INC	component/isp/iniparser/Makefile	/^INC := -I$(REL_INC) -I$(ISP_INC) -I$(BUS_DIR) -I$(INI_INC) -I$(3A_INC)$/;"	m
INC	component/isp/sensor/aptina_9m034/Makefile	/^INC := -I$(BUS_DIR) -I$(REL_INC) -I$(ISP_INC) -I$(3A_INC) $/;"	m
INC	component/isp/sensor/aptina_ar0230/Makefile	/^INC := -I$(BUS_DIR) -I$(REL_INC) -I$(ISP_INC) -I$(3A_INC) $/;"	m
INC	component/isp/sensor/ar0130/Makefile	/^INC := -I$(BUS_DIR) -I$(REL_INC) -I$(ISP_INC) -I$(3A_INC) $/;"	m
INC	component/isp/sensor/hi_cmoscfg/Makefile	/^INC := -I$(REL_INC) -I$(ISP_INC) -I$(BUS_DIR) -I$(INI_INC) -I$(3A_INC)$/;"	m
INC	component/isp/sensor/omnivision_ov2718/Makefile	/^INC := -I$(BUS_DIR) -I$(REL_INC) -I$(ISP_INC) -I$(3A_INC) -I$(ISP_PATH)\/iniparser $/;"	m
INC	component/isp/sensor/omnivision_ov9712/Makefile	/^INC := -I$(BUS_DIR) -I$(REL_INC) -I$(ISP_INC) -I$(3A_INC) -I$(ISP_PATH)\/iniparser $/;"	m
INC	component/isp/sensor/omnivision_ov9732/Makefile	/^INC := -I$(BUS_DIR) -I$(REL_INC) -I$(ISP_INC) -I$(3A_INC) -I$(ISP_PATH)\/iniparser $/;"	m
INC	component/isp/sensor/omnivision_ov9750/Makefile	/^INC := -I$(BUS_DIR) -I$(REL_INC) -I$(ISP_INC) -I$(3A_INC) -I$(ISP_PATH)\/iniparser $/;"	m
INC	component/isp/sensor/omnivision_ov9752/Makefile	/^INC := -I$(BUS_DIR) -I$(REL_INC) -I$(ISP_INC) -I$(3A_INC) -I$(ISP_PATH)\/iniparser $/;"	m
INC	component/isp/sensor/panasonic_mn34222/Makefile	/^INC := -I$(BUS_DIR) -I$(REL_INC) -I$(ISP_INC) -I$(3A_INC) -I$(ISP_PATH)\/iniparser $/;"	m
INC	component/isp/sensor/sony_imx222/Makefile	/^INC := -I$(BUS_DIR) -I$(REL_INC) -I$(ISP_INC) -I$(3A_INC)$/;"	m
INCREASE_LINES	component/isp/sensor/aptina_9m034/m034_cmos.c	54;"	d	file:
INCREASE_LINES	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	54;"	d	file:
INCREASE_LINES	component/isp/sensor/ar0130/ar0130_cmos.c	52;"	d	file:
INCREASE_LINES	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	57;"	d	file:
INCREASE_LINES	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	52;"	d	file:
INCREASE_LINES	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	62;"	d	file:
INCREASE_LINES	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	62;"	d	file:
INCREASE_LINES	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	59;"	d	file:
INCREASE_LINES	component/isp/sensor/sony_imx222/imx222_cmos.c	48;"	d	file:
INC_FLAGS	tools/Makefile	/^INC_FLAGS := -I$(REL_INC)$/;"	m
INIT_LIST_HEAD	include/list.h	49;"	d
INI_INC	component/isp/iniparser/Makefile	/^INI_INC  := $(ISP_PATH)\/iniparser$/;"	m
INI_INC	component/isp/sensor/hi_cmoscfg/Makefile	/^INI_INC  := $(ISP_PATH)\/iniparser$/;"	m
INI_INVALID_KEY	component/isp/iniparser/iniparser.c	38;"	d	file:
INPUT_MODE_BT1120	include/hi_mipi.h	/^    INPUT_MODE_BT1120       = 0x6,              \/* CMOS 3.3V *\/$/;"	e	enum:__anon24
INPUT_MODE_BUTT	include/hi_mipi.h	/^    INPUT_MODE_BUTT$/;"	e	enum:__anon24
INPUT_MODE_BYPASS	include/hi_mipi.h	/^    INPUT_MODE_BYPASS       = 0x7,              \/* MIPI Bypass *\/$/;"	e	enum:__anon24
INPUT_MODE_CMOS_18V	include/hi_mipi.h	/^    INPUT_MODE_CMOS_18V     = 0x4,              \/* CMOS 1.8V *\/$/;"	e	enum:__anon24
INPUT_MODE_CMOS_33V	include/hi_mipi.h	/^    INPUT_MODE_CMOS_33V     = 0x5,              \/* CMOS 3.3V *\/$/;"	e	enum:__anon24
INPUT_MODE_HISPI	include/hi_mipi.h	/^    INPUT_MODE_HISPI        = 0x3,              \/* HISPI *\/$/;"	e	enum:__anon24
INPUT_MODE_LVDS	include/hi_mipi.h	/^    INPUT_MODE_LVDS         = 0x2,              \/* LVDS *\/$/;"	e	enum:__anon24
INPUT_MODE_MIPI	include/hi_mipi.h	/^    INPUT_MODE_MIPI         = 0x0,              \/* mipi *\/$/;"	e	enum:__anon24
INPUT_MODE_SUBLVDS	include/hi_mipi.h	/^    INPUT_MODE_SUBLVDS      = 0x1,              \/* SUB_LVDS *\/$/;"	e	enum:__anon24
INTF_LCD	sample/common/sample_comm.h	139;"	d
INTF_LCD	sample/common/sample_comm.h	146;"	d
INTF_LCD	sample/common/sample_comm.h	153;"	d
INVERT_COLOR_BUTT	include/hi_comm_region.h	/^    INVERT_COLOR_BUTT$/;"	e	enum:hiINVERT_COLOR_MODE_E
INVERT_COLOR_MODE_E	include/hi_comm_region.h	/^}INVERT_COLOR_MODE_E;$/;"	t	typeref:enum:hiINVERT_COLOR_MODE_E
IOC_NR_ACM_ATTR_GET	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ACM_ATTR_GET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ACM_ATTR_SET	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ACM_ATTR_SET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ACM_COEF_GET	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ACM_COEF_GET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ACM_COEF_SET	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ACM_COEF_SET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_GET_ADCL_VOL	include/acodec.h	/^	IOC_NR_GET_ADCL_VOL,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_GET_ADCR_VOL	include/acodec.h	/^	IOC_NR_GET_ADCR_VOL,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_GET_DACL_VOL	include/acodec.h	/^	IOC_NR_GET_DACL_VOL,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_GET_DACR_VOL	include/acodec.h	/^	IOC_NR_GET_DACR_VOL,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_GET_GAIN_MICL	include/acodec.h	/^	IOC_NR_GET_GAIN_MICL,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_GET_GAIN_MICR	include/acodec.h	/^	IOC_NR_GET_GAIN_MICR,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_GET_INPUT_VOL	include/acodec.h	/^	IOC_NR_GET_INPUT_VOL,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_GET_OUTPUT_VOL	include/acodec.h	/^	IOC_NR_GET_OUTPUT_VOL,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_ISP_BUTT	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_BUTT,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_DCFINFO_BUF_EXIT	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_DCFINFO_BUF_EXIT,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_DCFINFO_BUF_INIT	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_DCFINFO_BUF_INIT,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_DCF_INFO_GET	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_DCF_INFO_GET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_DCF_INFO_SET	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_DCF_INFO_SET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_E	component/isp/firmware/drv/mkp_isp.h	/^} IOC_NR_ISP_E;$/;"	t	typeref:enum:hiIOC_NR_ISP_E
IOC_NR_ISP_GET_FRAME_EDGE	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_GET_FRAME_EDGE,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_GET_MOD_PARAM	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_GET_MOD_PARAM,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_GET_VD_TIMEOUT	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_GET_VD_TIMEOUT,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_GET_VERSION	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_GET_VERSION,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_MEM_INFO_GET	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_MEM_INFO_GET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_MEM_INFO_SET	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_MEM_INFO_SET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_PROC_EXIT	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_PROC_EXIT,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_PROC_INIT	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_PROC_INIT,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_PROC_PARAM_GET	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_PROC_PARAM_GET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_PROC_WRITE_ING	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_PROC_WRITE_ING,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_PROC_WRITE_OK	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_PROC_WRITE_OK,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_PWM_NUM_GET	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_PWM_NUM_GET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_REG_CFG_INIT	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_REG_CFG_INIT,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_REG_CFG_SET	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_REG_CFG_SET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_RES_SWITCH_SET	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_RES_SWITCH_SET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_SET_FD	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_SET_FD = 0,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_SET_INT_ENABLE	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_SET_INT_ENABLE,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_SET_MOD_PARAM	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_SET_MOD_PARAM,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_STAT_BUF_EXIT	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_STAT_BUF_EXIT,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_STAT_BUF_GET	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_STAT_BUF_GET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_STAT_BUF_INIT	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_STAT_BUF_INIT,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_STAT_BUF_PUT	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_STAT_BUF_PUT,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_STAT_SHADOW_MEMPHY_GET	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_STAT_SHADOW_MEMPHY_GET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_STAT_SHADOW_MEMSTATE_SET	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_STAT_SHADOW_MEMSTATE_SET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_ISP_SYNC_CFG_SET	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_ISP_SYNC_CFG_SET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_LSC_UPDATE_MODE_GET	component/isp/firmware/drv/mkp_isp.h	/^	IOC_NR_LSC_UPDATE_MODE_GET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_NR_PYRAMID_STATE_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_PYRAMID_STATE_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_SEL_ANA_MCLK	include/acodec.h	/^	IOC_NR_SEL_ANA_MCLK,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SEL_DAC_CLK	include/acodec.h	/^	IOC_NR_SEL_DAC_CLK,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_ADCL_VOL	include/acodec.h	/^	IOC_NR_SET_ADCL_VOL,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_ADCR_VOL	include/acodec.h	/^	IOC_NR_SET_ADCR_VOL,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_ADC_HP_FILTER	include/acodec.h	/^	IOC_NR_SET_ADC_HP_FILTER,  $/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_DACL_MUTE	include/acodec.h	/^	IOC_NR_SET_DACL_MUTE,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_DACL_VOL	include/acodec.h	/^	IOC_NR_SET_DACL_VOL,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_DACR_MUTE	include/acodec.h	/^	IOC_NR_SET_DACR_MUTE,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_DACR_VOL	include/acodec.h	/^	IOC_NR_SET_DACR_VOL,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_DAC_DE_EMPHASIS	include/acodec.h	/^	IOC_NR_SET_DAC_DE_EMPHASIS,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_GAIN_MICL	include/acodec.h	/^	IOC_NR_SET_GAIN_MICL,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_GAIN_MICR	include/acodec.h	/^	IOC_NR_SET_GAIN_MICR,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_I2S1_DATAWIDTH	include/acodec.h	/^	IOC_NR_SET_I2S1_DATAWIDTH,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_I2S1_FS	include/acodec.h	/^	IOC_NR_SET_I2S1_FS,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_INPUT_VOL	include/acodec.h	/^	IOC_NR_SET_INPUT_VOL ,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_MICL_MUTE	include/acodec.h	/^	IOC_NR_SET_MICL_MUTE,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_MICR_MUTE	include/acodec.h	/^	IOC_NR_SET_MICR_MUTE,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_MIXER_MIC	include/acodec.h	/^	IOC_NR_SET_MIXER_MIC,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_OUTPUT_VOL	include/acodec.h	/^	IOC_NR_SET_OUTPUT_VOL,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_PD_ADCL	include/acodec.h	/^	IOC_NR_SET_PD_ADCL,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_PD_ADCR	include/acodec.h	/^	IOC_NR_SET_PD_ADCR,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_PD_DACL	include/acodec.h	/^	IOC_NR_SET_PD_DACL,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SET_PD_DACR	include/acodec.h	/^	IOC_NR_SET_PD_DACR,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SNAP_ATTR_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_SNAP_ATTR_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_SNAP_ATTR_SET	component/isp/firmware/drv/mkp_vi.h	/^	 IOC_NR_SNAP_ATTR_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_SNAP_DISABLE	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_SNAP_DISABLE,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_SNAP_ENABLE	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_SNAP_ENABLE,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_SNAP_TRIGGER	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_SNAP_TRIGGER,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_SOFT_RESET_CTRL	include/acodec.h	/^	IOC_NR_SOFT_RESET_CTRL = 0x0,$/;"	e	enum:hiACODEC_IOCTL_E
IOC_NR_SYS_BIND	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_BIND,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_E	component/isp/firmware/drv/mkp_sys.h	/^} IOC_NR_SYS_E;$/;"	t	typeref:enum:hiIOC_NR_SYS_E
IOC_NR_SYS_EXIT	component/isp/firmware/drv/mkp_sys.h	/^	IOC_NR_SYS_EXIT,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_GETBINDBYDEST	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_GETBINDBYDEST,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_GETBINDBYSRC	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_GETBINDBYSRC,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_GETCONFIG	component/isp/firmware/drv/mkp_sys.h	/^	IOC_NR_SYS_GETCONFIG,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_GETCURPTS	component/isp/firmware/drv/mkp_sys.h	/^	IOC_NR_SYS_GETCURPTS,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_GET_CHIPID	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_GET_CHIPID,    $/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_GET_CUST_CODE	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_GET_CUST_CODE,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_GET_KERNELCONFIG	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_GET_KERNELCONFIG,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_GET_PROFILE	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_GET_PROFILE,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_GET_RESULT	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_GET_RESULT,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_GET_SCALE_COEFF	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_GET_SCALE_COEFF,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_GET_TIME_ZONE	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_GET_TIME_ZONE,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_GET_VIVPSS_MODE	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_GET_VIVPSS_MODE,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_INIT	component/isp/firmware/drv/mkp_sys.h	/^	IOC_NR_SYS_INIT = 0,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_INITPTSBASE	component/isp/firmware/drv/mkp_sys.h	/^	IOC_NR_SYS_INITPTSBASE,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_MEM_GET	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_MEM_GET,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_MEM_SET	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_MEM_SET,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_MFLUSH_CACHE	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_MFLUSH_CACHE,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_SETCONFIG	component/isp/firmware/drv/mkp_sys.h	/^	IOC_NR_SYS_SETCONFIG,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_SET_PROFILE	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_SET_PROFILE,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_SET_RESULT	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_SET_RESULT,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_SET_SCALE_COEFF	component/isp/firmware/drv/mkp_sys.h	/^	IOC_NR_SYS_SET_SCALE_COEFF,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_SET_TIME_ZONE	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_SET_TIME_ZONE,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_SET_WIZARD	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_SET_WIZARD,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_SYNCPTS	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_SYNCPTS,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_SYS_UNBIND	component/isp/firmware/drv/mkp_sys.h	/^    IOC_NR_SYS_UNBIND,$/;"	e	enum:hiIOC_NR_SYS_E
IOC_NR_VIU_BIND_FLAG2FD	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_BIND_FLAG2FD,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_BIND_ISP	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_BIND_ISP,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_ATTR_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_ATTR_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_ATTR_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_ATTR_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_BIND	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_BIND,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_DISABLE	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_DISABLE,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_ENABLE	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_ENABLE,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_FISHEYE_ATTR_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_FISHEYE_ATTR_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_FISHEYE_ATTR_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_FISHEYE_ATTR_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_FISHEYE_CONFIG_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_FISHEYE_CONFIG_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_FISHEYE_CONFIG_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_FISHEYE_CONFIG_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_FISHEYE_LDC_ATTR_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_FISHEYE_LDC_ATTR_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_GETBIND	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_GETBIND,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_INT_DISABLE	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_INT_DISABLE,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_INT_ENABLE	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_INT_ENABLE,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_LDC_ATTR_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_LDC_ATTR_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_LDC_ATTR_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_LDC_ATTR_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_LUMA_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_LUMA_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_MINORATTR_CLR	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_MINORATTR_CLR,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_MINORATTR_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_MINORATTR_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_MINORATTR_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_MINORATTR_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_QUERYSTAT	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_QUERYSTAT,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_ROTATE_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_ROTATE_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_ROTATE_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_ROTATE_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_STITCHING_ATTR_GET	component/isp/firmware/drv/mkp_vi.h	/^	IOC_NR_VIU_CHN_STITCHING_ATTR_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_STITCHING_ATTR_SET	component/isp/firmware/drv/mkp_vi.h	/^	IOC_NR_VIU_CHN_STITCHING_ATTR_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_UNBIND	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_UNBIND,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_CHN_USRFRM_MODE_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_CHN_USRFRM_MODE_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DCI_PARAM_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DCI_PARAM_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DCI_PARAM_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DCI_PARAM_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DELAY_TIME_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DELAY_TIME_SET_CTRL,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DEV_ATTR_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DEV_ATTR_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DEV_ATTR_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DEV_ATTR_SET = 0,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DEV_BIND	component/isp/firmware/drv/mkp_vi.h	/^	IOC_NR_VIU_DEV_BIND,	$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DEV_CSC_ATTR_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DEV_CSC_ATTR_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DEV_CSC_ATTR_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DEV_CSC_ATTR_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DEV_DISABLE	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DEV_DISABLE,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DEV_DUMP_ATTR_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DEV_DUMP_ATTR_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DEV_DUMP_ATTR_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DEV_DUMP_ATTR_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DEV_ENABLE	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DEV_ENABLE,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DEV_EXATTR_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DEV_EXATTR_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DEV_EXATTR_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DEV_EXATTR_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DEV_FLASH_CONFIG_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DEV_FLASH_CONFIG_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DEV_FLASH_CONFIG_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DEV_FLASH_CONFIG_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DEV_FLASH_CONFIG_TRIGGER	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DEV_FLASH_CONFIG_TRIGGER,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DEV_GET_BIND	component/isp/firmware/drv/mkp_vi.h	/^	IOC_NR_VIU_DEV_GET_BIND,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DISABLE_BAYER_DUMP	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DISABLE_BAYER_DUMP,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DISABLE_BAYER_READ	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DISABLE_BAYER_READ,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DISABLE_USER_PIC	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DISABLE_USER_PIC,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DIS_ATTR_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DIS_ATTR_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DIS_ATTR_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DIS_ATTR_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DIS_CONFIG_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DIS_CONFIG_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DIS_CONFIG_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DIS_CONFIG_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DIS_DISABLE_CTRL	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DIS_DISABLE_CTRL,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DIS_DYNAMICATTR_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DIS_DYNAMICATTR_GET_CTRL,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DIS_DYNAMICATTR_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DIS_DYNAMICATTR_SET_CTRL,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DIS_EXIT_CTRL	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DIS_EXIT_CTRL,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DIS_FRM_DROP	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DIS_FRM_DROP,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DIS_INFO_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DIS_INFO_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DIS_INFO_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DIS_INFO_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_DIS_INIT_CTRL	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_DIS_INIT_CTRL,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_E	component/isp/firmware/drv/mkp_vi.h	/^} IOC_NR_VIU_E;$/;"	t	typeref:enum:hiIOC_NR_VIU_E
IOC_NR_VIU_ENABLE_BAYER_DUMP	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_ENABLE_BAYER_DUMP,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_ENABLE_BAYER_READ	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_ENABLE_BAYER_READ,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_ENABLE_USER_PIC	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_ENABLE_USER_PIC,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_EXTCHN_ATTR_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_EXTCHN_ATTR_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_EXTCHN_ATTR_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_EXTCHN_ATTR_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_EXTCHN_CROP_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_EXTCHN_CROP_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_EXTCHN_CROP_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_EXTCHN_CROP_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_FPN_ATTR_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_FPN_ATTR_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_FPN_ATTR_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_FPN_ATTR_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_FRAME_DEPTH_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_FRAME_DEPTH_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_FRAME_DEPTH_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_FRAME_DEPTH_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_FRAME_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_FRAME_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_FRAME_RELEASE	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_FRAME_RELEASE,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_MOD_PARAM_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_MOD_PARAM_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_MOD_PARAM_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_MOD_PARAM_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_PYRAMID_INFO_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_PYRAMID_INFO_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_RAW_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_RAW_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_SEND_BAYER_DATA	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_SEND_BAYER_DATA,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_SEND_RAW_DATA	component/isp/firmware/drv/mkp_vi.h	/^	IOC_NR_VIU_SEND_RAW_DATA,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_SET_USER_PIC	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_SET_USER_PIC,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_UNBIND_ISP	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_UNBIND_ISP,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_WDR_ATRR_GET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_WDR_ATRR_GET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VIU_WDR_ATRR_SET	component/isp/firmware/drv/mkp_vi.h	/^    IOC_NR_VIU_WDR_ATRR_SET,$/;"	e	enum:hiIOC_NR_VIU_E
IOC_NR_VREG_BUTT	component/isp/firmware/vreg/hi_drv_vreg.h	/^    IOC_NR_VREG_BUTT,$/;"	e	enum:hiIOC_NR_VREG_E
IOC_NR_VREG_E	component/isp/firmware/vreg/hi_drv_vreg.h	/^} IOC_NR_VREG_E;$/;"	t	typeref:enum:hiIOC_NR_VREG_E
IOC_NR_VREG_EXIT	component/isp/firmware/vreg/hi_drv_vreg.h	/^    IOC_NR_VREG_EXIT,$/;"	e	enum:hiIOC_NR_VREG_E
IOC_NR_VREG_GETADDR	component/isp/firmware/vreg/hi_drv_vreg.h	/^    IOC_NR_VREG_GETADDR,$/;"	e	enum:hiIOC_NR_VREG_E
IOC_NR_VREG_INIT	component/isp/firmware/vreg/hi_drv_vreg.h	/^    IOC_NR_VREG_INIT = 20,$/;"	e	enum:hiIOC_NR_VREG_E
IOC_NR_WDR_SYNC_CFG_SET	component/isp/firmware/drv/mkp_isp.h	/^    IOC_NR_WDR_SYNC_CFG_SET,$/;"	e	enum:hiIOC_NR_ISP_E
IOC_TYPE_ACODEC	include/acodec.h	4;"	d
IOC_TYPE_ADEC	component/isp/firmware/drv/mkp_ioctl.h	30;"	d
IOC_TYPE_AENC	component/isp/firmware/drv/mkp_ioctl.h	29;"	d
IOC_TYPE_AI	component/isp/firmware/drv/mkp_ioctl.h	32;"	d
IOC_TYPE_AIO	component/isp/firmware/drv/mkp_ioctl.h	34;"	d
IOC_TYPE_AO	component/isp/firmware/drv/mkp_ioctl.h	33;"	d
IOC_TYPE_FD	component/isp/firmware/drv/mkp_ioctl.h	53;"	d
IOC_TYPE_FISHEYE	component/isp/firmware/drv/mkp_ioctl.h	51;"	d
IOC_TYPE_GRP	component/isp/firmware/drv/mkp_ioctl.h	44;"	d
IOC_TYPE_HIFB	include/hifb.h	31;"	d
IOC_TYPE_ISP	component/isp/firmware/drv/mkp_isp.h	24;"	d
IOC_TYPE_ISP	component/isp/firmware/vreg/hi_drv_vreg.h	31;"	d
IOC_TYPE_IVE	component/isp/firmware/drv/mkp_ioctl.h	48;"	d
IOC_TYPE_LOG	component/isp/firmware/drv/mkp_ioctl.h	38;"	d
IOC_TYPE_OSD	component/isp/firmware/drv/mkp_ioctl.h	23;"	d
IOC_TYPE_PCIV	component/isp/firmware/drv/mkp_ioctl.h	46;"	d
IOC_TYPE_RGN	component/isp/firmware/drv/mkp_ioctl.h	42;"	d
IOC_TYPE_SYS	component/isp/firmware/drv/mkp_ioctl.h	36;"	d
IOC_TYPE_VB	component/isp/firmware/drv/mkp_ioctl.h	37;"	d
IOC_TYPE_VDA	component/isp/firmware/drv/mkp_ioctl.h	25;"	d
IOC_TYPE_VDEC	component/isp/firmware/drv/mkp_ioctl.h	27;"	d
IOC_TYPE_VENC	component/isp/firmware/drv/mkp_ioctl.h	26;"	d
IOC_TYPE_VGS	component/isp/firmware/drv/mkp_ioctl.h	50;"	d
IOC_TYPE_VIU	component/isp/firmware/drv/mkp_ioctl.h	21;"	d
IOC_TYPE_VOU	component/isp/firmware/drv/mkp_ioctl.h	22;"	d
IOC_TYPE_VPSS	component/isp/firmware/drv/mkp_ioctl.h	40;"	d
IORD_16DIRECT	component/isp/include/hi_vreg.h	89;"	d
IORD_16DIRECT	include/hi_io.h	65;"	d
IORD_16DIRECT	include/hi_vreg.h	89;"	d
IORD_16DIRECT_ISP_REG	component/isp/include/hi_vreg.h	98;"	d
IORD_16DIRECT_ISP_REG	include/hi_vreg.h	98;"	d
IORD_32DIRECT	component/isp/include/hi_vreg.h	88;"	d
IORD_32DIRECT	include/hi_io.h	64;"	d
IORD_32DIRECT	include/hi_vreg.h	88;"	d
IORD_32DIRECT_ISP_REG	component/isp/include/hi_vreg.h	97;"	d
IORD_32DIRECT_ISP_REG	include/hi_vreg.h	97;"	d
IORD_32DIRECT_VI	component/isp/include/hi_vreg.h	111;"	d
IORD_32DIRECT_VI	include/hi_vreg.h	111;"	d
IORD_8DIRECT	component/isp/include/hi_vreg.h	90;"	d
IORD_8DIRECT	include/hi_io.h	66;"	d
IORD_8DIRECT	include/hi_vreg.h	90;"	d
IORD_8DIRECT_ISP_REG	component/isp/include/hi_vreg.h	99;"	d
IORD_8DIRECT_ISP_REG	include/hi_vreg.h	99;"	d
IOWR_16DIRECT	component/isp/include/hi_vreg.h	93;"	d
IOWR_16DIRECT	include/hi_io.h	69;"	d
IOWR_16DIRECT	include/hi_vreg.h	93;"	d
IOWR_16DIRECT_APICAL	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	37;"	d
IOWR_16DIRECT_APICAL	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	47;"	d
IOWR_16DIRECT_ISP_REG	component/isp/include/hi_vreg.h	102;"	d
IOWR_16DIRECT_ISP_REG	include/hi_vreg.h	102;"	d
IOWR_32DIRECT	component/isp/include/hi_vreg.h	92;"	d
IOWR_32DIRECT	include/hi_io.h	68;"	d
IOWR_32DIRECT	include/hi_vreg.h	92;"	d
IOWR_32DIRECT_APICAL	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	36;"	d
IOWR_32DIRECT_APICAL	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	41;"	d
IOWR_32DIRECT_ISP_REG	component/isp/include/hi_vreg.h	101;"	d
IOWR_32DIRECT_ISP_REG	include/hi_vreg.h	101;"	d
IOWR_32DIRECT_VI	component/isp/include/hi_vreg.h	112;"	d
IOWR_32DIRECT_VI	include/hi_vreg.h	112;"	d
IOWR_8DIRECT	component/isp/include/hi_vreg.h	94;"	d
IOWR_8DIRECT	include/hi_io.h	70;"	d
IOWR_8DIRECT	include/hi_vreg.h	94;"	d
IOWR_8DIRECT_APICAL	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	38;"	d
IOWR_8DIRECT_APICAL	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	53;"	d
IOWR_8DIRECT_ISP_REG	component/isp/include/hi_vreg.h	103;"	d
IOWR_8DIRECT_ISP_REG	include/hi_vreg.h	103;"	d
IO_ADDRESS_PORT	component/isp/firmware/drv/isp.c	57;"	d	file:
IO_ISP_ADDRESS	component/isp/firmware/drv/isp.c	88;"	d	file:
IO_RD_ISP_ADDRESS	component/isp/firmware/drv/isp.c	89;"	d	file:
IO_READ16	component/isp/firmware/vreg/hi_vreg.c	/^HI_U16 IO_READ16(HI_U32 u32Addr)$/;"	f
IO_READ32	component/isp/firmware/vreg/hi_vreg.c	/^HI_U32 IO_READ32(HI_U32 u32Addr)$/;"	f
IO_READ32_VI	component/isp/firmware/vreg/hi_vreg.c	/^HI_U32 IO_READ32_VI(HI_U32 u32Addr)$/;"	f
IO_READ8	component/isp/firmware/vreg/hi_vreg.c	/^HI_U8 IO_READ8(HI_U32 u32Addr)$/;"	f
IO_WRITE16	component/isp/firmware/vreg/hi_vreg.c	/^HI_S32 IO_WRITE16(HI_U32 u32Addr, HI_U32 u32Value)$/;"	f
IO_WRITE32	component/isp/firmware/vreg/hi_vreg.c	/^HI_S32 IO_WRITE32(HI_U32 u32Addr, HI_U32 u32Value)$/;"	f
IO_WRITE32_VI	component/isp/firmware/vreg/hi_vreg.c	/^HI_S32 IO_WRITE32_VI(HI_U32 u32Addr, HI_U32 u32Value)$/;"	f
IO_WRITE8	component/isp/firmware/vreg/hi_vreg.c	/^HI_S32 IO_WRITE8(HI_U32 u32Addr, HI_U32 u32Value)$/;"	f
IR_IOC_DISDBG	include/hiir.h	43;"	d
IR_IOC_ENDBG	include/hiir.h	42;"	d
IR_IOC_GET_CONFIG	include/hiir.h	40;"	d
IR_IOC_SET_BUF	include/hiir.h	26;"	d
IR_IOC_SET_CNT0_B	include/hiir.h	37;"	d
IR_IOC_SET_CNT1_B	include/hiir.h	38;"	d
IR_IOC_SET_CODELEN	include/hiir.h	32;"	d
IR_IOC_SET_ENABLE_KEYUP	include/hiir.h	27;"	d
IR_IOC_SET_ENABLE_REPKEY	include/hiir.h	28;"	d
IR_IOC_SET_FORMAT	include/hiir.h	31;"	d
IR_IOC_SET_FREQ	include/hiir.h	33;"	d
IR_IOC_SET_LEADE	include/hiir.h	35;"	d
IR_IOC_SET_LEADS	include/hiir.h	34;"	d
IR_IOC_SET_REPKEY_TIMEOUTVAL	include/hiir.h	29;"	d
IR_IOC_SET_SLEADE	include/hiir.h	36;"	d
ISH	include/hi_comm_vpss.h	/^    HI_U8 ISH  : 7;    \/*[0, 64]*\/$/;"	m	struct:__anon9
ISHT	include/hi_comm_vpss.h	/^  HI_U8  ISHT;      \/*[0, 64]*\/$/;"	m	struct:__anon13
ISO	include/hi_comm_vpss.h	/^    HI_S8 ISO;          \/* reserved *\/               $/;"	m	struct:__anon7
ISO	include/hi_comm_vpss.h	/^    HI_U32 ISO;$/;"	m	struct:hiVPSS_GRP_VPPNRXEX_S
ISO_EXPOSURE_LEVEL	component/isp/sensor/hi_cmoscfg/hi_cmos_cfg.c	25;"	d	file:
ISO_INPUT	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	131;"	d	file:
ISO_Med2UVNR_THD	component/isp/firmware/src/algorithms/isp_uvnr.c	37;"	d	file:
ISO_STENGTH_NUM	include/hi_comm_vpss.h	367;"	d
ISO_UVNR2Med_THD	component/isp/firmware/src/algorithms/isp_uvnr.c	38;"	d	file:
ISPSyncBufInit	component/isp/firmware/drv/isp.h	/^static HI_S32 __inline ISPSyncBufInit(ISP_SYNC_CFG_BUF_S *pstSyncCfgBuf)$/;"	f
ISPSyncBufIsEmpty	component/isp/firmware/drv/isp.h	/^static HI_S32 __inline ISPSyncBufIsEmpty(ISP_SYNC_CFG_BUF_S *pstSyncCfgBuf)$/;"	f
ISPSyncBufIsFull	component/isp/firmware/drv/isp.h	/^static HI_S32 __inline ISPSyncBufIsFull(ISP_SYNC_CFG_BUF_S *pstSyncCfgBuf)$/;"	f
ISPSyncBufRead	component/isp/firmware/drv/isp.h	/^static HI_S32 __inline ISPSyncBufRead(ISP_SYNC_CFG_BUF_S *pstSyncCfgBuf, ISP_SYNC_CFG_BUF_NODE_S **ppstSyncCfgBufNode)$/;"	f
ISPSyncBufWrite	component/isp/firmware/drv/isp.h	/^static HI_S32 __inline ISPSyncBufWrite(ISP_SYNC_CFG_BUF_S *pstSyncCfgBuf, ISP_SYNC_CFG_BUF_NODE_S *pstSyncCfgBufNode)$/;"	f
ISP_1ST_INT	component/isp/firmware/drv/mkp_isp.h	545;"	d
ISP_2ND_INT	component/isp/firmware/drv/mkp_isp.h	546;"	d
ISP_422_REG_NEWER	component/isp/firmware/drv/isp.c	77;"	d	file:
ISP_444_REG_NEWER	component/isp/firmware/drv/isp.c	76;"	d	file:
ISP_ACM_ATTR_GET	component/isp/firmware/drv/mkp_isp.h	588;"	d
ISP_ACM_ATTR_S	component/isp/include/hi_comm_isp.h	/^ISP_ACM_ATTR_S;$/;"	t	typeref:struct:__anon100
ISP_ACM_ATTR_S	include/hi_comm_isp.h	/^ISP_ACM_ATTR_S;$/;"	t	typeref:struct:__anon70
ISP_ACM_ATTR_SET	component/isp/firmware/drv/mkp_isp.h	589;"	d
ISP_ACM_COEF_GET	component/isp/firmware/drv/mkp_isp.h	590;"	d
ISP_ACM_COEF_S	component/isp/include/hi_comm_isp.h	/^}ISP_ACM_COEF_S;$/;"	t	typeref:struct:hi_ISP_ACM_COEF_S
ISP_ACM_COEF_S	include/hi_comm_isp.h	/^}ISP_ACM_COEF_S;$/;"	t	typeref:struct:hi_ISP_ACM_COEF_S
ISP_ACM_COEF_SET	component/isp/firmware/drv/mkp_isp.h	591;"	d
ISP_ACM_CTX_S	component/isp/firmware/drv/acm_ext.h	/^}ISP_ACM_CTX_S;$/;"	t	typeref:struct:hi_ISP_ACM_LUTS_S
ISP_ACM_DRV_Exit	component/isp/firmware/drv/mkp_acm.c	/^HI_S32 ISP_ACM_DRV_Exit(HI_VOID)$/;"	f
ISP_ACM_DRV_GetAttr	component/isp/firmware/drv/mkp_acm.c	/^HI_S32 ISP_ACM_DRV_GetAttr(ISP_ACM_ATTR_S *pstAcmAttr)$/;"	f
ISP_ACM_DRV_GetCoeff	component/isp/firmware/drv/mkp_acm.c	/^HI_S32 ISP_ACM_DRV_GetCoeff(ISP_ACM_COEF_S *pstAcmCoef)$/;"	f
ISP_ACM_DRV_Init	component/isp/firmware/drv/mkp_acm.c	/^HI_S32 ISP_ACM_DRV_Init(HI_VOID)$/;"	f
ISP_ACM_DRV_Ioctrl	component/isp/firmware/drv/mkp_acm.c	/^HI_S32 ISP_ACM_DRV_Ioctrl(unsigned int cmd, unsigned long arg, void *private_data)$/;"	f
ISP_ACM_DRV_SetAttr	component/isp/firmware/drv/mkp_acm.c	/^HI_S32 ISP_ACM_DRV_SetAttr(ISP_ACM_ATTR_S *pstAcmAttr)$/;"	f
ISP_ACM_DRV_SetCoeff	component/isp/firmware/drv/mkp_acm.c	/^HI_S32 ISP_ACM_DRV_SetCoeff(ISP_ACM_COEF_S *pstAcmCoef)$/;"	f
ISP_ACM_GetAttr	component/isp/firmware/src/algorithms/isp_acm.c	/^HI_S32 ISP_ACM_GetAttr(ISP_ACM_ATTR_S *pstAcmAttr)$/;"	f
ISP_ACM_GetCoeff	component/isp/firmware/src/algorithms/isp_acm.c	/^HI_S32 ISP_ACM_GetCoeff(ISP_ACM_LUT_S *pstAcmLUT,ISP_ACM_MODE_E enMode)$/;"	f
ISP_ACM_LUTS_S	component/isp/firmware/drv/acm_ext.h	/^}ISP_ACM_LUTS_S;$/;"	t	typeref:struct:hi_ISP_ACM_MODE_S
ISP_ACM_LUT_S	component/isp/include/hi_comm_isp.h	/^}ISP_ACM_LUT_S;$/;"	t	typeref:struct:hi_ISP_ACM_LUT_S
ISP_ACM_LUT_S	include/hi_comm_isp.h	/^}ISP_ACM_LUT_S;$/;"	t	typeref:struct:hi_ISP_ACM_LUT_S
ISP_ACM_MODE_BG	component/isp/include/hi_comm_isp.h	/^    ISP_ACM_MODE_BG               ,$/;"	e	enum:hiISP_ACM_MODE_E
ISP_ACM_MODE_BG	include/hi_comm_isp.h	/^    ISP_ACM_MODE_BG               ,$/;"	e	enum:hiISP_ACM_MODE_E
ISP_ACM_MODE_BLUE	component/isp/include/hi_comm_isp.h	/^    ISP_ACM_MODE_BLUE          = 0,$/;"	e	enum:hiISP_ACM_MODE_E
ISP_ACM_MODE_BLUE	include/hi_comm_isp.h	/^    ISP_ACM_MODE_BLUE          = 0,$/;"	e	enum:hiISP_ACM_MODE_E
ISP_ACM_MODE_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_ACM_MODE_BUTT$/;"	e	enum:hiISP_ACM_MODE_E
ISP_ACM_MODE_BUTT	include/hi_comm_isp.h	/^    ISP_ACM_MODE_BUTT$/;"	e	enum:hiISP_ACM_MODE_E
ISP_ACM_MODE_E	component/isp/include/hi_comm_isp.h	/^} ISP_ACM_MODE_E;$/;"	t	typeref:enum:hiISP_ACM_MODE_E
ISP_ACM_MODE_E	include/hi_comm_isp.h	/^} ISP_ACM_MODE_E;$/;"	t	typeref:enum:hiISP_ACM_MODE_E
ISP_ACM_MODE_GREEN	component/isp/include/hi_comm_isp.h	/^    ISP_ACM_MODE_GREEN            ,$/;"	e	enum:hiISP_ACM_MODE_E
ISP_ACM_MODE_GREEN	include/hi_comm_isp.h	/^    ISP_ACM_MODE_GREEN            ,$/;"	e	enum:hiISP_ACM_MODE_E
ISP_ACM_MODE_SKIN	component/isp/include/hi_comm_isp.h	/^    ISP_ACM_MODE_SKIN             ,$/;"	e	enum:hiISP_ACM_MODE_E
ISP_ACM_MODE_SKIN	include/hi_comm_isp.h	/^    ISP_ACM_MODE_SKIN             ,$/;"	e	enum:hiISP_ACM_MODE_E
ISP_ACM_MODE_VIVID	component/isp/include/hi_comm_isp.h	/^    ISP_ACM_MODE_VIVID            ,$/;"	e	enum:hiISP_ACM_MODE_E
ISP_ACM_MODE_VIVID	include/hi_comm_isp.h	/^    ISP_ACM_MODE_VIVID            ,$/;"	e	enum:hiISP_ACM_MODE_E
ISP_ACM_SetAttr	component/isp/firmware/src/algorithms/isp_acm.c	/^HI_S32 ISP_ACM_SetAttr(ISP_ACM_ATTR_S *pstAcmAttr)$/;"	f
ISP_ACM_SetCoeff	component/isp/firmware/src/algorithms/isp_acm.c	/^HI_S32 ISP_ACM_SetCoeff(ISP_ACM_LUT_S *pstAcmLUT,ISP_ACM_MODE_E enMode)$/;"	f
ISP_ACM_Status_Update	component/isp/firmware/drv/mkp_acm.c	/^HI_S32 ISP_ACM_Status_Update(HI_VOID)$/;"	f
ISP_AE_AFTER_BLC_CHANNEL_2	component/isp/include/hi_comm_isp.h	/^    ISP_AE_AFTER_BLC_CHANNEL_2          , \/*not support*\/$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_AFTER_BLC_CHANNEL_2	include/hi_comm_isp.h	/^    ISP_AE_AFTER_BLC_CHANNEL_2          , \/*not support*\/$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_AFTER_DG	component/isp/include/hi_comm_isp.h	/^    ISP_AE_AFTER_DG                  ,$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_AFTER_DG	include/hi_comm_isp.h	/^    ISP_AE_AFTER_DG                  ,$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_AFTER_DRC	component/isp/include/hi_comm_isp.h	/^    ISP_AE_AFTER_DRC                    ,$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_AFTER_DRC	include/hi_comm_isp.h	/^    ISP_AE_AFTER_DRC                    ,$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_AFTER_GAMMA_FE	component/isp/include/hi_comm_isp.h	/^    ISP_AE_AFTER_GAMMA_FE               , \/*not support*\/$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_AFTER_GAMMA_FE	include/hi_comm_isp.h	/^    ISP_AE_AFTER_GAMMA_FE               , \/*not support*\/$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_AFTER_SHADING	component/isp/include/hi_comm_isp.h	/^    ISP_AE_AFTER_SHADING                , \/*not support*\/$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_AFTER_SHADING	include/hi_comm_isp.h	/^    ISP_AE_AFTER_SHADING                , \/*not support*\/$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_AFTER_STATIC_WB	component/isp/include/hi_comm_isp.h	/^    ISP_AE_AFTER_STATIC_WB        = 0 ,$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_AFTER_STATIC_WB	include/hi_comm_isp.h	/^    ISP_AE_AFTER_STATIC_WB        = 0 ,$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_AFTER_WDR_STITCH	component/isp/include/hi_comm_isp.h	/^    ISP_AE_AFTER_WDR_STITCH             , \/*not support*\/$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_AFTER_WDR_STITCH	include/hi_comm_isp.h	/^    ISP_AE_AFTER_WDR_STITCH             , \/*not support*\/$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_AE_ATTR_S;$/;"	t	typeref:struct:hiISP_AE_ATTR_S
ISP_AE_ATTR_S	include/hi_comm_isp.h	/^} ISP_AE_ATTR_S;$/;"	t	typeref:struct:hiISP_AE_ATTR_S
ISP_AE_CHECK_HANDLE_ID	component/isp/firmware/drv/mkp_isp.h	631;"	d
ISP_AE_CHECK_LIB_NAME	component/isp/firmware/drv/mkp_isp.h	640;"	d
ISP_AE_DELAY_S	component/isp/include/hi_comm_isp.h	/^} ISP_AE_DELAY_S;$/;"	t	typeref:struct:hiISP_AE_DELAY_S
ISP_AE_DELAY_S	include/hi_comm_isp.h	/^} ISP_AE_DELAY_S;$/;"	t	typeref:struct:hiISP_AE_DELAY_S
ISP_AE_EXP_FUNC_S	component/isp/include/hi_comm_3a.h	/^} ISP_AE_EXP_FUNC_S;$/;"	t	typeref:struct:hiISP_AE_EXP_FUNC_S
ISP_AE_EXP_FUNC_S	include/hi_comm_3a.h	/^} ISP_AE_EXP_FUNC_S;$/;"	t	typeref:struct:hiISP_AE_EXP_FUNC_S
ISP_AE_FPS_BASE_SET	component/isp/include/hi_comm_3a.h	/^    ISP_AE_FPS_BASE_SET,  $/;"	e	enum:hiISP_CTRL_CMD_E
ISP_AE_FPS_BASE_SET	include/hi_comm_3a.h	/^    ISP_AE_FPS_BASE_SET,  $/;"	e	enum:hiISP_CTRL_CMD_E
ISP_AE_FROM_SENSOR_CHANNEL_1	component/isp/include/hi_comm_isp.h	/^    ISP_AE_FROM_SENSOR_CHANNEL_1        , \/*not support*\/$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_FROM_SENSOR_CHANNEL_1	include/hi_comm_isp.h	/^    ISP_AE_FROM_SENSOR_CHANNEL_1        , \/*not support*\/$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_FROM_SENSOR_CHANNEL_2	component/isp/include/hi_comm_isp.h	/^    ISP_AE_FROM_SENSOR_CHANNEL_2        , \/*not support*\/$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_FROM_SENSOR_CHANNEL_2	include/hi_comm_isp.h	/^    ISP_AE_FROM_SENSOR_CHANNEL_2        , \/*not support*\/$/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_HIST_AFTER_BLC_CHANNEL_2	component/isp/include/hi_comm_isp.h	/^    ISP_AE_HIST_AFTER_BLC_CHANNEL_2,$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_AFTER_BLC_CHANNEL_2	include/hi_comm_isp.h	/^    ISP_AE_HIST_AFTER_BLC_CHANNEL_2,$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_AFTER_DRC	component/isp/include/hi_comm_isp.h	/^    ISP_AE_HIST_AFTER_DRC                    ,$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_AFTER_DRC	include/hi_comm_isp.h	/^    ISP_AE_HIST_AFTER_DRC                    ,$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_AFTER_GAMMA_FE	component/isp/include/hi_comm_isp.h	/^    ISP_AE_HIST_AFTER_GAMMA_FE               ,$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_AFTER_GAMMA_FE	include/hi_comm_isp.h	/^    ISP_AE_HIST_AFTER_GAMMA_FE               ,$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_AFTER_SHADING	component/isp/include/hi_comm_isp.h	/^    ISP_AE_HIST_AFTER_SHADING                ,$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_AFTER_SHADING	include/hi_comm_isp.h	/^    ISP_AE_HIST_AFTER_SHADING                ,$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_AFTER_WDR_STITCH	component/isp/include/hi_comm_isp.h	/^    ISP_AE_HIST_AFTER_WDR_STITCH             ,$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_AFTER_WDR_STITCH	include/hi_comm_isp.h	/^    ISP_AE_HIST_AFTER_WDR_STITCH             ,$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_FROM_SENSOR_CHANNEL_1	component/isp/include/hi_comm_isp.h	/^    ISP_AE_HIST_FROM_SENSOR_CHANNEL_1        ,$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_FROM_SENSOR_CHANNEL_1	include/hi_comm_isp.h	/^    ISP_AE_HIST_FROM_SENSOR_CHANNEL_1        ,$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_FROM_SENSOR_CHANNEL_2	component/isp/include/hi_comm_isp.h	/^    ISP_AE_HIST_FROM_SENSOR_CHANNEL_2        ,$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_FROM_SENSOR_CHANNEL_2	include/hi_comm_isp.h	/^    ISP_AE_HIST_FROM_SENSOR_CHANNEL_2        ,$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_SAME_AS_AE	component/isp/include/hi_comm_isp.h	/^    ISP_AE_HIST_SAME_AS_AE                = 0,$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_SAME_AS_AE	include/hi_comm_isp.h	/^    ISP_AE_HIST_SAME_AS_AE                = 0,$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_SWITCH_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_AE_HIST_SWITCH_BUTT$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_SWITCH_BUTT	include/hi_comm_isp.h	/^    ISP_AE_HIST_SWITCH_BUTT$/;"	e	enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_SWITCH_E	component/isp/include/hi_comm_isp.h	/^} ISP_AE_HIST_SWITCH_E;$/;"	t	typeref:enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_HIST_SWITCH_E	include/hi_comm_isp.h	/^} ISP_AE_HIST_SWITCH_E;$/;"	t	typeref:enum:hiISP_AE_HIST_SWITCH_E
ISP_AE_INFO_S	component/isp/include/hi_comm_3a.h	/^} ISP_AE_INFO_S;$/;"	t	typeref:struct:hiISP_AE_INFO_S
ISP_AE_INFO_S	include/hi_comm_3a.h	/^} ISP_AE_INFO_S;$/;"	t	typeref:struct:hiISP_AE_INFO_S
ISP_AE_MODE_E	component/isp/include/hi_comm_isp.h	/^} ISP_AE_MODE_E;$/;"	t	typeref:enum:hiISP_AE_MODE_E
ISP_AE_MODE_E	include/hi_comm_isp.h	/^} ISP_AE_MODE_E;$/;"	t	typeref:enum:hiISP_AE_MODE_E
ISP_AE_PARAM_S	component/isp/include/hi_comm_3a.h	/^} ISP_AE_PARAM_S;$/;"	t	typeref:struct:hiISP_AE_PARAM_S
ISP_AE_PARAM_S	include/hi_comm_3a.h	/^} ISP_AE_PARAM_S;$/;"	t	typeref:struct:hiISP_AE_PARAM_S
ISP_AE_RANGE_S	component/isp/include/hi_comm_isp.h	/^} ISP_AE_RANGE_S;$/;"	t	typeref:struct:hiISP_AE_RANGE_S
ISP_AE_RANGE_S	include/hi_comm_isp.h	/^} ISP_AE_RANGE_S;$/;"	t	typeref:struct:hiISP_AE_RANGE_S
ISP_AE_REGISTER_S	component/isp/include/hi_comm_3a.h	/^} ISP_AE_REGISTER_S;$/;"	t	typeref:struct:hiISP_AE_REGISTER_S
ISP_AE_REGISTER_S	include/hi_comm_3a.h	/^} ISP_AE_REGISTER_S;$/;"	t	typeref:struct:hiISP_AE_REGISTER_S
ISP_AE_REG_CFG_1_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_AE_REG_CFG_1_S;$/;"	t	typeref:struct:hiISP_AE_REG_CFG_1_S
ISP_AE_REG_CFG_2_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_AE_REG_CFG_2_S;$/;"	t	typeref:struct:hiISP_AE_REG_CFG_2_S
ISP_AE_RESULT_S	component/isp/include/hi_comm_3a.h	/^} ISP_AE_RESULT_S;$/;"	t	typeref:struct:hiISP_AE_RESULT_S
ISP_AE_RESULT_S	include/hi_comm_3a.h	/^} ISP_AE_RESULT_S;$/;"	t	typeref:struct:hiISP_AE_RESULT_S
ISP_AE_ROUTE_EX_MAX_NODES	component/isp/include/hi_comm_isp.h	1187;"	d
ISP_AE_ROUTE_EX_MAX_NODES	include/hi_comm_isp.h	1187;"	d
ISP_AE_ROUTE_EX_NODE_S	component/isp/include/hi_comm_isp.h	/^} ISP_AE_ROUTE_EX_NODE_S;$/;"	t	typeref:struct:hiISP_AE_ROUTE_EX_NODE_S
ISP_AE_ROUTE_EX_NODE_S	include/hi_comm_isp.h	/^} ISP_AE_ROUTE_EX_NODE_S;$/;"	t	typeref:struct:hiISP_AE_ROUTE_EX_NODE_S
ISP_AE_ROUTE_EX_S	component/isp/include/hi_comm_isp.h	/^} ISP_AE_ROUTE_EX_S;$/;"	t	typeref:struct:hiISP_AE_ROUTE_EX_S
ISP_AE_ROUTE_EX_S	include/hi_comm_isp.h	/^} ISP_AE_ROUTE_EX_S;$/;"	t	typeref:struct:hiISP_AE_ROUTE_EX_S
ISP_AE_ROUTE_MAX_NODES	component/isp/include/hi_comm_isp.h	1172;"	d
ISP_AE_ROUTE_MAX_NODES	include/hi_comm_isp.h	1172;"	d
ISP_AE_ROUTE_NODE_S	component/isp/include/hi_comm_isp.h	/^} ISP_AE_ROUTE_NODE_S;$/;"	t	typeref:struct:hiISP_AE_ROUTE_NODE_S
ISP_AE_ROUTE_NODE_S	include/hi_comm_isp.h	/^} ISP_AE_ROUTE_NODE_S;$/;"	t	typeref:struct:hiISP_AE_ROUTE_NODE_S
ISP_AE_ROUTE_S	component/isp/include/hi_comm_isp.h	/^} ISP_AE_ROUTE_S;$/;"	t	typeref:struct:hiISP_AE_ROUTE_S
ISP_AE_ROUTE_S	include/hi_comm_isp.h	/^} ISP_AE_ROUTE_S;$/;"	t	typeref:struct:hiISP_AE_ROUTE_S
ISP_AE_STATISTICS_CFG_S	component/isp/include/hi_comm_isp.h	/^} ISP_AE_STATISTICS_CFG_S;$/;"	t	typeref:struct:hiISP_AE_STATISTICS_CFG_S
ISP_AE_STATISTICS_CFG_S	include/hi_comm_isp.h	/^} ISP_AE_STATISTICS_CFG_S;$/;"	t	typeref:struct:hiISP_AE_STATISTICS_CFG_S
ISP_AE_STATISTICS_S	component/isp/include/hi_comm_isp.h	/^}ISP_AE_STATISTICS_S;$/;"	t	typeref:struct:hiISP_AE_STATISTICS_S
ISP_AE_STATISTICS_S	include/hi_comm_isp.h	/^}ISP_AE_STATISTICS_S;$/;"	t	typeref:struct:hiISP_AE_STATISTICS_S
ISP_AE_STAT_1_S	component/isp/include/hi_comm_3a.h	/^} ISP_AE_STAT_1_S;$/;"	t	typeref:struct:hiISP_AE_STAT_1_S
ISP_AE_STAT_1_S	include/hi_comm_3a.h	/^} ISP_AE_STAT_1_S;$/;"	t	typeref:struct:hiISP_AE_STAT_1_S
ISP_AE_STAT_2_S	component/isp/include/hi_comm_3a.h	/^} ISP_AE_STAT_2_S;$/;"	t	typeref:struct:hiISP_AE_STAT_2_S
ISP_AE_STAT_2_S	include/hi_comm_3a.h	/^} ISP_AE_STAT_2_S;$/;"	t	typeref:struct:hiISP_AE_STAT_2_S
ISP_AE_STAT_3_S	component/isp/include/hi_comm_3a.h	/^} ISP_AE_STAT_3_S;$/;"	t	typeref:struct:hiISP_AE_STAT_3_S
ISP_AE_STAT_3_S	include/hi_comm_3a.h	/^} ISP_AE_STAT_3_S;$/;"	t	typeref:struct:hiISP_AE_STAT_3_S
ISP_AE_STAT_4_S	component/isp/include/hi_comm_3a.h	/^} ISP_AE_STAT_4_S;$/;"	t	typeref:struct:hiISP_AE_STAT_4_S
ISP_AE_STAT_4_S	include/hi_comm_3a.h	/^} ISP_AE_STAT_4_S;$/;"	t	typeref:struct:hiISP_AE_STAT_4_S
ISP_AE_STAT_5_S	component/isp/include/hi_comm_3a.h	/^} ISP_AE_STAT_5_S;$/;"	t	typeref:struct:hiISP_AE_STAT_5_S
ISP_AE_STAT_5_S	include/hi_comm_3a.h	/^} ISP_AE_STAT_5_S;$/;"	t	typeref:struct:hiISP_AE_STAT_5_S
ISP_AE_STAT_ATTR_S	component/isp/include/hi_comm_3a.h	/^} ISP_AE_STAT_ATTR_S;$/;"	t	typeref:struct:hiISP_AE_STAT_ATTR_S
ISP_AE_STAT_ATTR_S	include/hi_comm_3a.h	/^} ISP_AE_STAT_ATTR_S;$/;"	t	typeref:struct:hiISP_AE_STAT_ATTR_S
ISP_AE_STRATEGY_E	component/isp/include/hi_comm_isp.h	/^} ISP_AE_STRATEGY_E;$/;"	t	typeref:enum:hiISP_AE_STRATEGY_E
ISP_AE_STRATEGY_E	include/hi_comm_isp.h	/^} ISP_AE_STRATEGY_E;$/;"	t	typeref:enum:hiISP_AE_STRATEGY_E
ISP_AE_SWITCH_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_AE_SWITCH_BUTT $/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_SWITCH_BUTT	include/hi_comm_isp.h	/^    ISP_AE_SWITCH_BUTT $/;"	e	enum:hiISP_AE_SWITCH_E
ISP_AE_SWITCH_E	component/isp/include/hi_comm_isp.h	/^} ISP_AE_SWITCH_E;$/;"	t	typeref:enum:hiISP_AE_SWITCH_E
ISP_AE_SWITCH_E	include/hi_comm_isp.h	/^} ISP_AE_SWITCH_E;$/;"	t	typeref:enum:hiISP_AE_SWITCH_E
ISP_AE_ZONE_COLUMN	include/hi_comm_vi.h	701;"	d
ISP_AE_ZONE_ROW	include/hi_comm_vi.h	700;"	d
ISP_AF_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_AF_ATTR_S;$/;"	t	typeref:struct:hiISP_AF_ATTR_S
ISP_AF_ATTR_S	include/hi_comm_isp.h	/^} ISP_AF_ATTR_S;$/;"	t	typeref:struct:hiISP_AF_ATTR_S
ISP_AF_CFG_S	component/isp/include/hi_comm_isp.h	/^}ISP_AF_CFG_S;$/;"	t	typeref:struct:hiISP_AF_CFG_S
ISP_AF_CFG_S	include/hi_comm_isp.h	/^}ISP_AF_CFG_S;$/;"	t	typeref:struct:hiISP_AF_CFG_S
ISP_AF_CHECK_HANDLE_ID	component/isp/firmware/drv/mkp_isp.h	667;"	d
ISP_AF_CHECK_LIB_NAME	component/isp/firmware/drv/mkp_isp.h	676;"	d
ISP_AF_EXP_FUNC_S	component/isp/include/hi_comm_3a.h	/^} ISP_AF_EXP_FUNC_S;$/;"	t	typeref:struct:hiISP_AF_EXP_FUNC_S
ISP_AF_EXP_FUNC_S	include/hi_comm_3a.h	/^} ISP_AF_EXP_FUNC_S;$/;"	t	typeref:struct:hiISP_AF_EXP_FUNC_S
ISP_AF_FV_PARAM_S	component/isp/include/hi_comm_isp.h	/^}ISP_AF_FV_PARAM_S;$/;"	t	typeref:struct:hiISP_AF_FV_PARAM_S
ISP_AF_FV_PARAM_S	include/hi_comm_isp.h	/^}ISP_AF_FV_PARAM_S;$/;"	t	typeref:struct:hiISP_AF_FV_PARAM_S
ISP_AF_H_PARAM_S	component/isp/include/hi_comm_isp.h	/^}ISP_AF_H_PARAM_S;$/;"	t	typeref:struct:hiISP_AF_H_PARAM_S
ISP_AF_H_PARAM_S	include/hi_comm_isp.h	/^}ISP_AF_H_PARAM_S;$/;"	t	typeref:struct:hiISP_AF_H_PARAM_S
ISP_AF_INFO_S	component/isp/include/hi_comm_3a.h	/^} ISP_AF_INFO_S;$/;"	t	typeref:struct:hiISP_AF_INFO_S
ISP_AF_INFO_S	include/hi_comm_3a.h	/^} ISP_AF_INFO_S;$/;"	t	typeref:struct:hiISP_AF_INFO_S
ISP_AF_PARAM_S	component/isp/include/hi_comm_3a.h	/^} ISP_AF_PARAM_S;$/;"	t	typeref:struct:hiISP_AF_PARAM_S
ISP_AF_PARAM_S	include/hi_comm_3a.h	/^} ISP_AF_PARAM_S;$/;"	t	typeref:struct:hiISP_AF_PARAM_S
ISP_AF_PEAK_MODE_E	component/isp/include/hi_comm_isp.h	/^}ISP_AF_PEAK_MODE_E;$/;"	t	typeref:enum:hiISP_AF_PEAK_MODE_E
ISP_AF_PEAK_MODE_E	include/hi_comm_isp.h	/^}ISP_AF_PEAK_MODE_E;$/;"	t	typeref:enum:hiISP_AF_PEAK_MODE_E
ISP_AF_REGISTER_S	component/isp/include/hi_comm_3a.h	/^} ISP_AF_REGISTER_S;$/;"	t	typeref:struct:hiISP_AF_REGISTER_S
ISP_AF_REGISTER_S	include/hi_comm_3a.h	/^} ISP_AF_REGISTER_S;$/;"	t	typeref:struct:hiISP_AF_REGISTER_S
ISP_AF_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_AF_REG_CFG_S;$/;"	t	typeref:struct:hiISP_AF_REG_CFG_S
ISP_AF_RESULT_S	component/isp/include/hi_comm_3a.h	/^} ISP_AF_RESULT_S;$/;"	t	typeref:struct:hiISP_AF_RESULT_S
ISP_AF_RESULT_S	include/hi_comm_3a.h	/^} ISP_AF_RESULT_S;$/;"	t	typeref:struct:hiISP_AF_RESULT_S
ISP_AF_SQU_MODE_E	component/isp/include/hi_comm_isp.h	/^}ISP_AF_SQU_MODE_E;$/;"	t	typeref:enum:hiISP_AF_SQU_MODE_E
ISP_AF_SQU_MODE_E	include/hi_comm_isp.h	/^}ISP_AF_SQU_MODE_E;$/;"	t	typeref:enum:hiISP_AF_SQU_MODE_E
ISP_AF_STATISTICS_BUTT	component/isp/include/hi_comm_isp.h	/^   ISP_AF_STATISTICS_BUTT$/;"	e	enum:hiISP_AF_STATISTICS_POS_E
ISP_AF_STATISTICS_BUTT	include/hi_comm_isp.h	/^   ISP_AF_STATISTICS_BUTT$/;"	e	enum:hiISP_AF_STATISTICS_POS_E
ISP_AF_STATISTICS_POS_E	component/isp/include/hi_comm_isp.h	/^}ISP_AF_STATISTICS_POS_E;$/;"	t	typeref:enum:hiISP_AF_STATISTICS_POS_E
ISP_AF_STATISTICS_POS_E	include/hi_comm_isp.h	/^}ISP_AF_STATISTICS_POS_E;$/;"	t	typeref:enum:hiISP_AF_STATISTICS_POS_E
ISP_AF_STATISTICS_RAW	component/isp/include/hi_comm_isp.h	/^   ISP_AF_STATISTICS_RAW       ,$/;"	e	enum:hiISP_AF_STATISTICS_POS_E
ISP_AF_STATISTICS_RAW	include/hi_comm_isp.h	/^   ISP_AF_STATISTICS_RAW       ,$/;"	e	enum:hiISP_AF_STATISTICS_POS_E
ISP_AF_STATISTICS_YUV	component/isp/include/hi_comm_isp.h	/^   ISP_AF_STATISTICS_YUV    = 0,$/;"	e	enum:hiISP_AF_STATISTICS_POS_E
ISP_AF_STATISTICS_YUV	include/hi_comm_isp.h	/^   ISP_AF_STATISTICS_YUV    = 0,$/;"	e	enum:hiISP_AF_STATISTICS_POS_E
ISP_AF_STAT_S	component/isp/include/hi_comm_3a.h	/^} ISP_AF_STAT_S;$/;"	t	typeref:struct:hiISP_AF_STAT_S
ISP_AF_STAT_S	include/hi_comm_3a.h	/^} ISP_AF_STAT_S;$/;"	t	typeref:struct:hiISP_AF_STAT_S
ISP_AF_STA_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_AF_STA_BUTT    $/;"	e	enum:hiISP_AF_PEAK_MODE_E
ISP_AF_STA_BUTT	include/hi_comm_isp.h	/^    ISP_AF_STA_BUTT    $/;"	e	enum:hiISP_AF_PEAK_MODE_E
ISP_AF_STA_NORM	component/isp/include/hi_comm_isp.h	/^    ISP_AF_STA_NORM         = 0,    \/* use every value of the block statistic*\/$/;"	e	enum:hiISP_AF_PEAK_MODE_E
ISP_AF_STA_NORM	include/hi_comm_isp.h	/^    ISP_AF_STA_NORM         = 0,    \/* use every value of the block statistic*\/$/;"	e	enum:hiISP_AF_PEAK_MODE_E
ISP_AF_STA_PEAK	component/isp/include/hi_comm_isp.h	/^    ISP_AF_STA_PEAK            ,    \/* use the maximum value in one line of the block statistic*\/$/;"	e	enum:hiISP_AF_PEAK_MODE_E
ISP_AF_STA_PEAK	include/hi_comm_isp.h	/^    ISP_AF_STA_PEAK            ,    \/* use the maximum value in one line of the block statistic*\/$/;"	e	enum:hiISP_AF_PEAK_MODE_E
ISP_AF_STA_SUM_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_AF_STA_SUM_BUTT    $/;"	e	enum:hiISP_AF_SQU_MODE_E
ISP_AF_STA_SUM_BUTT	include/hi_comm_isp.h	/^    ISP_AF_STA_SUM_BUTT    $/;"	e	enum:hiISP_AF_SQU_MODE_E
ISP_AF_STA_SUM_NORM	component/isp/include/hi_comm_isp.h	/^    ISP_AF_STA_SUM_NORM     = 0,    \/* statistic value accumlate*\/$/;"	e	enum:hiISP_AF_SQU_MODE_E
ISP_AF_STA_SUM_NORM	include/hi_comm_isp.h	/^    ISP_AF_STA_SUM_NORM     = 0,    \/* statistic value accumlate*\/$/;"	e	enum:hiISP_AF_SQU_MODE_E
ISP_AF_STA_SUM_SQU	component/isp/include/hi_comm_isp.h	/^    ISP_AF_STA_SUM_SQU         ,    \/* statistic value square then accumlate*\/$/;"	e	enum:hiISP_AF_SQU_MODE_E
ISP_AF_STA_SUM_SQU	include/hi_comm_isp.h	/^    ISP_AF_STA_SUM_SQU         ,    \/* statistic value square then accumlate*\/$/;"	e	enum:hiISP_AF_SQU_MODE_E
ISP_AF_V_PARAM_S	component/isp/include/hi_comm_isp.h	/^}ISP_AF_V_PARAM_S;$/;"	t	typeref:struct:hiISP_AF_V_PARAM_S
ISP_AF_V_PARAM_S	include/hi_comm_isp.h	/^}ISP_AF_V_PARAM_S;$/;"	t	typeref:struct:hiISP_AF_V_PARAM_S
ISP_AF_ZONE_S	component/isp/include/hi_comm_3a.h	/^} ISP_AF_ZONE_S;$/;"	t	typeref:struct:hiISP_AF_ZONE_S
ISP_AF_ZONE_S	include/hi_comm_3a.h	/^} ISP_AF_ZONE_S;$/;"	t	typeref:struct:hiISP_AF_ZONE_S
ISP_ALG_ACM	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_ACM,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_ACM	include/hi_comm_3a.h	/^    ISP_ALG_ACM,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_AE	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_AE = 0,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_AE	include/hi_comm_3a.h	/^    ISP_ALG_AE = 0,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_AF	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_AF,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_AF	include/hi_comm_3a.h	/^    ISP_ALG_AF,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_AWB	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_AWB,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_AWB	include/hi_comm_3a.h	/^    ISP_ALG_AWB,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_BLC	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_BLC,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_BLC	include/hi_comm_3a.h	/^    ISP_ALG_BLC,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_BUTT	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_BUTT,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_BUTT	include/hi_comm_3a.h	/^    ISP_ALG_BUTT,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_CAC	component/isp/include/hi_comm_3a.h	/^	ISP_ALG_CAC,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_CAC	include/hi_comm_3a.h	/^	ISP_ALG_CAC,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_COMM	component/isp/include/hi_comm_3a.h	/^	ISP_ALG_COMM,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_COMM	include/hi_comm_3a.h	/^	ISP_ALG_COMM,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_COMPANDER	component/isp/include/hi_comm_3a.h	/^	ISP_ALG_COMPANDER,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_COMPANDER	include/hi_comm_3a.h	/^	ISP_ALG_COMPANDER,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_CSC	component/isp/include/hi_comm_3a.h	/^	ISP_ALG_CSC,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_CSC	include/hi_comm_3a.h	/^	ISP_ALG_CSC,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_DEHAZE	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_DEHAZE,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_DEHAZE	include/hi_comm_3a.h	/^    ISP_ALG_DEHAZE,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_DEMOSAIC	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_DEMOSAIC,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_DEMOSAIC	include/hi_comm_3a.h	/^    ISP_ALG_DEMOSAIC,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_DP	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_DP,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_DP	include/hi_comm_3a.h	/^    ISP_ALG_DP,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_DRC	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_DRC,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_DRC	include/hi_comm_3a.h	/^    ISP_ALG_DRC,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_FPN	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_FPN,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_FPN	include/hi_comm_3a.h	/^    ISP_ALG_FPN,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_FUNC_S	component/isp/firmware/src/main/isp_main.h	/^} ISP_ALG_FUNC_S;$/;"	t	typeref:struct:hiISP_ALG_FUNC_S
ISP_ALG_FrameWDR	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_FrameWDR,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_FrameWDR	include/hi_comm_3a.h	/^    ISP_ALG_FrameWDR,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_GAMMA	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_GAMMA,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_GAMMA	include/hi_comm_3a.h	/^    ISP_ALG_GAMMA,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_GAMMAFE	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_GAMMAFE,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_GAMMAFE	include/hi_comm_3a.h	/^    ISP_ALG_GAMMAFE,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_GE	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_GE,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_GE	include/hi_comm_3a.h	/^    ISP_ALG_GE,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_LSC	component/isp/include/hi_comm_3a.h	/^	ISP_ALG_LSC,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_LSC	include/hi_comm_3a.h	/^	ISP_ALG_LSC,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_MOD_E	component/isp/include/hi_comm_3a.h	/^} ISP_ALG_MOD_E;$/;"	t	typeref:enum:hiISP_ALG_MOD_E
ISP_ALG_MOD_E	include/hi_comm_3a.h	/^} ISP_ALG_MOD_E;$/;"	t	typeref:enum:hiISP_ALG_MOD_E
ISP_ALG_NODE_S	component/isp/firmware/src/main/isp_main.h	/^} ISP_ALG_NODE_S;$/;"	t	typeref:struct:hiISP_ALG_NODE_S
ISP_ALG_NR	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_NR,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_NR	include/hi_comm_3a.h	/^    ISP_ALG_NR,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_RGBIR	component/isp/include/hi_comm_3a.h	/^	ISP_ALG_RGBIR,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_RGBIR	include/hi_comm_3a.h	/^	ISP_ALG_RGBIR,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_SHADING	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_SHADING,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_SHADING	include/hi_comm_3a.h	/^    ISP_ALG_SHADING,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_SHARPEN	component/isp/include/hi_comm_3a.h	/^    ISP_ALG_SHARPEN,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_SHARPEN	include/hi_comm_3a.h	/^    ISP_ALG_SHARPEN,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_UVNR	component/isp/include/hi_comm_3a.h	/^	ISP_ALG_UVNR,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ALG_UVNR	include/hi_comm_3a.h	/^	ISP_ALG_UVNR,$/;"	e	enum:hiISP_ALG_MOD_E
ISP_ANTIFLICKER_AUTO_MODE	component/isp/include/hi_comm_isp.h	/^    ISP_ANTIFLICKER_AUTO_MODE = 0x1,$/;"	e	enum:hiISP_ANTIFLICKER_MODE_E
ISP_ANTIFLICKER_AUTO_MODE	include/hi_comm_isp.h	/^    ISP_ANTIFLICKER_AUTO_MODE = 0x1,$/;"	e	enum:hiISP_ANTIFLICKER_MODE_E
ISP_ANTIFLICKER_MODE_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_ANTIFLICKER_MODE_BUTT$/;"	e	enum:hiISP_ANTIFLICKER_MODE_E
ISP_ANTIFLICKER_MODE_BUTT	include/hi_comm_isp.h	/^    ISP_ANTIFLICKER_MODE_BUTT$/;"	e	enum:hiISP_ANTIFLICKER_MODE_E
ISP_ANTIFLICKER_MODE_E	component/isp/include/hi_comm_isp.h	/^}ISP_ANTIFLICKER_MODE_E;$/;"	t	typeref:enum:hiISP_ANTIFLICKER_MODE_E
ISP_ANTIFLICKER_MODE_E	include/hi_comm_isp.h	/^}ISP_ANTIFLICKER_MODE_E;$/;"	t	typeref:enum:hiISP_ANTIFLICKER_MODE_E
ISP_ANTIFLICKER_NORMAL_MODE	component/isp/include/hi_comm_isp.h	/^    ISP_ANTIFLICKER_NORMAL_MODE = 0x0,$/;"	e	enum:hiISP_ANTIFLICKER_MODE_E
ISP_ANTIFLICKER_NORMAL_MODE	include/hi_comm_isp.h	/^    ISP_ANTIFLICKER_NORMAL_MODE = 0x0,$/;"	e	enum:hiISP_ANTIFLICKER_MODE_E
ISP_ANTIFLICKER_S	component/isp/include/hi_comm_isp.h	/^} ISP_ANTIFLICKER_S;$/;"	t	typeref:struct:hiISP_ANTIFLICKER_S
ISP_ANTIFLICKER_S	include/hi_comm_isp.h	/^} ISP_ANTIFLICKER_S;$/;"	t	typeref:struct:hiISP_ANTIFLICKER_S
ISP_ANTI_FALSECOLOR_AUTO_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_ANTI_FALSECOLOR_AUTO_ATTR_S;$/;"	t	typeref:struct:hiISP_ANTI_FALSECOLOR_AUTO_ATTR_S
ISP_ANTI_FALSECOLOR_AUTO_ATTR_S	include/hi_comm_isp.h	/^} ISP_ANTI_FALSECOLOR_AUTO_ATTR_S;$/;"	t	typeref:struct:hiISP_ANTI_FALSECOLOR_AUTO_ATTR_S
ISP_ANTI_FALSECOLOR_MANUAL_S	component/isp/include/hi_comm_isp.h	/^} ISP_ANTI_FALSECOLOR_MANUAL_S;$/;"	t	typeref:struct:hiISP_ANTI_FALSECOLOR_MANUAL_S
ISP_ANTI_FALSECOLOR_MANUAL_S	include/hi_comm_isp.h	/^} ISP_ANTI_FALSECOLOR_MANUAL_S;$/;"	t	typeref:struct:hiISP_ANTI_FALSECOLOR_MANUAL_S
ISP_ANTI_FALSECOLOR_S	component/isp/include/hi_comm_isp.h	/^} ISP_ANTI_FALSECOLOR_S;$/;"	t	typeref:struct:hiISP_ANTI_FALSECOLOR_S
ISP_ANTI_FALSECOLOR_S	include/hi_comm_isp.h	/^} ISP_ANTI_FALSECOLOR_S;$/;"	t	typeref:struct:hiISP_ANTI_FALSECOLOR_S
ISP_AUTO_ISO_STENGTH_NUM	component/isp/include/hi_comm_isp.h	62;"	d
ISP_AUTO_ISO_STENGTH_NUM	include/hi_comm_isp.h	62;"	d
ISP_AWB_ALG_TYPE_E	component/isp/include/hi_comm_isp.h	/^} ISP_AWB_ALG_TYPE_E;$/;"	t	typeref:enum:hiISP_AWB_ALG_TYPE_E
ISP_AWB_ALG_TYPE_E	include/hi_comm_isp.h	/^} ISP_AWB_ALG_TYPE_E;$/;"	t	typeref:enum:hiISP_AWB_ALG_TYPE_E
ISP_AWB_ATTR_EX_S	component/isp/include/hi_comm_isp.h	/^} ISP_AWB_ATTR_EX_S;$/;"	t	typeref:struct:hiISP_AWB_ATTR_EX_S
ISP_AWB_ATTR_EX_S	include/hi_comm_isp.h	/^} ISP_AWB_ATTR_EX_S;$/;"	t	typeref:struct:hiISP_AWB_ATTR_EX_S
ISP_AWB_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_AWB_ATTR_S;$/;"	t	typeref:struct:hiISP_AWB_ATTR_S
ISP_AWB_ATTR_S	include/hi_comm_isp.h	/^} ISP_AWB_ATTR_S;$/;"	t	typeref:struct:hiISP_AWB_ATTR_S
ISP_AWB_CBCR_TRACK_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_AWB_CBCR_TRACK_ATTR_S;$/;"	t	typeref:struct:hiISP_AWB_CBCR_TRACK_ATTR_S
ISP_AWB_CBCR_TRACK_ATTR_S	include/hi_comm_isp.h	/^} ISP_AWB_CBCR_TRACK_ATTR_S;$/;"	t	typeref:struct:hiISP_AWB_CBCR_TRACK_ATTR_S
ISP_AWB_CHECK_HANDLE_ID	component/isp/firmware/drv/mkp_isp.h	649;"	d
ISP_AWB_CHECK_LIB_NAME	component/isp/firmware/drv/mkp_isp.h	658;"	d
ISP_AWB_CT_LIMIT_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_AWB_CT_LIMIT_ATTR_S;$/;"	t	typeref:struct:hiISP_AWB_CT_LIMIT_ATTR_S
ISP_AWB_CT_LIMIT_ATTR_S	include/hi_comm_isp.h	/^} ISP_AWB_CT_LIMIT_ATTR_S;$/;"	t	typeref:struct:hiISP_AWB_CT_LIMIT_ATTR_S
ISP_AWB_EXP_FUNC_S	component/isp/include/hi_comm_3a.h	/^} ISP_AWB_EXP_FUNC_S;$/;"	t	typeref:struct:hiISP_AWB_EXP_FUNC_S
ISP_AWB_EXP_FUNC_S	include/hi_comm_3a.h	/^} ISP_AWB_EXP_FUNC_S;$/;"	t	typeref:struct:hiISP_AWB_EXP_FUNC_S
ISP_AWB_EXTRA_LIGHTSOURCE_INFO_S	component/isp/include/hi_comm_isp.h	/^} ISP_AWB_EXTRA_LIGHTSOURCE_INFO_S;$/;"	t	typeref:struct:hiISP_AWB_LIGHTSOURCE_INFO_S
ISP_AWB_EXTRA_LIGHTSOURCE_INFO_S	include/hi_comm_isp.h	/^} ISP_AWB_EXTRA_LIGHTSOURCE_INFO_S;$/;"	t	typeref:struct:hiISP_AWB_LIGHTSOURCE_INFO_S
ISP_AWB_INFO_S	component/isp/include/hi_comm_3a.h	/^} ISP_AWB_INFO_S;$/;"	t	typeref:struct:hiISP_AWB_INFO_S
ISP_AWB_INFO_S	include/hi_comm_3a.h	/^} ISP_AWB_INFO_S;$/;"	t	typeref:struct:hiISP_AWB_INFO_S
ISP_AWB_INTTIME_SET	component/isp/include/hi_comm_3a.h	/^    ISP_AWB_INTTIME_SET,$/;"	e	enum:hiISP_CTRL_CMD_E
ISP_AWB_INTTIME_SET	include/hi_comm_3a.h	/^    ISP_AWB_INTTIME_SET,$/;"	e	enum:hiISP_CTRL_CMD_E
ISP_AWB_IN_OUT_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_AWB_IN_OUT_ATTR_S;$/;"	t	typeref:struct:hiISP_AWB_IN_OUT_ATTR_S
ISP_AWB_IN_OUT_ATTR_S	include/hi_comm_isp.h	/^} ISP_AWB_IN_OUT_ATTR_S;$/;"	t	typeref:struct:hiISP_AWB_IN_OUT_ATTR_S
ISP_AWB_ISO_SET	component/isp/include/hi_comm_3a.h	/^    ISP_AWB_ISO_SET,  \/* set iso, change saturation when iso change *\/$/;"	e	enum:hiISP_CTRL_CMD_E
ISP_AWB_ISO_SET	include/hi_comm_3a.h	/^    ISP_AWB_ISO_SET,  \/* set iso, change saturation when iso change *\/$/;"	e	enum:hiISP_CTRL_CMD_E
ISP_AWB_LUM_HISTGRAM_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_AWB_LUM_HISTGRAM_ATTR_S;$/;"	t	typeref:struct:hiISP_AWB_LUM_HISTGRAM_ATTR_S
ISP_AWB_LUM_HISTGRAM_ATTR_S	include/hi_comm_isp.h	/^} ISP_AWB_LUM_HISTGRAM_ATTR_S;$/;"	t	typeref:struct:hiISP_AWB_LUM_HISTGRAM_ATTR_S
ISP_AWB_MULTI_LS_TYPE_E	component/isp/include/hi_comm_isp.h	/^} ISP_AWB_MULTI_LS_TYPE_E;$/;"	t	typeref:enum:hiISP_AWB_MULTI_LS_TYPE_E
ISP_AWB_MULTI_LS_TYPE_E	include/hi_comm_isp.h	/^} ISP_AWB_MULTI_LS_TYPE_E;$/;"	t	typeref:enum:hiISP_AWB_MULTI_LS_TYPE_E
ISP_AWB_PARAM_S	component/isp/include/hi_comm_3a.h	/^} ISP_AWB_PARAM_S;$/;"	t	typeref:struct:hiISP_AWB_PARAM_S
ISP_AWB_PARAM_S	include/hi_comm_3a.h	/^} ISP_AWB_PARAM_S;$/;"	t	typeref:struct:hiISP_AWB_PARAM_S
ISP_AWB_PIRIS_SET	component/isp/include/hi_comm_3a.h	/^    ISP_AWB_PIRIS_SET,$/;"	e	enum:hiISP_CTRL_CMD_E
ISP_AWB_PIRIS_SET	include/hi_comm_3a.h	/^    ISP_AWB_PIRIS_SET,$/;"	e	enum:hiISP_CTRL_CMD_E
ISP_AWB_RAW_STAT_ATTR_S	component/isp/include/hi_comm_3a.h	/^} ISP_AWB_RAW_STAT_ATTR_S;$/;"	t	typeref:struct:hiISP_AWB_RAW_STAT_ATTR_S
ISP_AWB_RAW_STAT_ATTR_S	include/hi_comm_3a.h	/^} ISP_AWB_RAW_STAT_ATTR_S;$/;"	t	typeref:struct:hiISP_AWB_RAW_STAT_ATTR_S
ISP_AWB_REGISTER_S	component/isp/include/hi_comm_3a.h	/^} ISP_AWB_REGISTER_S;$/;"	t	typeref:struct:hiISP_AWB_REGISTER_S
ISP_AWB_REGISTER_S	include/hi_comm_3a.h	/^} ISP_AWB_REGISTER_S;$/;"	t	typeref:struct:hiISP_AWB_REGISTER_S
ISP_AWB_REG_CFG_1_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_AWB_REG_CFG_1_S;$/;"	t	typeref:struct:hiISP_AWB_REG_CFG_1_S
ISP_AWB_REG_CFG_2_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_AWB_REG_CFG_2_S;$/;"	t	typeref:struct:hiISP_AWB_REG_CFG_2_S
ISP_AWB_REG_CFG_3_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_AWB_REG_CFG_3_S;$/;"	t	typeref:struct:hiISP_AWB_REG_CFG_3_S
ISP_AWB_RESULT_S	component/isp/include/hi_comm_3a.h	/^} ISP_AWB_RESULT_S;$/;"	t	typeref:struct:hiISP_AWB_RESULT_S
ISP_AWB_RESULT_S	include/hi_comm_3a.h	/^} ISP_AWB_RESULT_S;$/;"	t	typeref:struct:hiISP_AWB_RESULT_S
ISP_AWB_STAT_1_S	component/isp/include/hi_comm_3a.h	/^} ISP_AWB_STAT_1_S;$/;"	t	typeref:struct:hiISP_AWB_STAT_1_S
ISP_AWB_STAT_1_S	include/hi_comm_3a.h	/^} ISP_AWB_STAT_1_S;$/;"	t	typeref:struct:hiISP_AWB_STAT_1_S
ISP_AWB_STAT_2_S	component/isp/include/hi_comm_3a.h	/^} ISP_AWB_STAT_2_S;$/;"	t	typeref:struct:hiISP_AWB_STAT_2_S
ISP_AWB_STAT_2_S	include/hi_comm_3a.h	/^} ISP_AWB_STAT_2_S;$/;"	t	typeref:struct:hiISP_AWB_STAT_2_S
ISP_AWB_STAT_3_S	component/isp/include/hi_comm_3a.h	/^} ISP_AWB_STAT_3_S;$/;"	t	typeref:struct:hiISP_AWB_STAT_3_S
ISP_AWB_STAT_3_S	include/hi_comm_3a.h	/^} ISP_AWB_STAT_3_S;$/;"	t	typeref:struct:hiISP_AWB_STAT_3_S
ISP_AWB_STAT_4_S	component/isp/include/hi_comm_3a.h	/^} ISP_AWB_STAT_4_S;$/;"	t	typeref:struct:hiISP_AWB_STAT_4_S
ISP_AWB_STAT_4_S	include/hi_comm_3a.h	/^} ISP_AWB_STAT_4_S;$/;"	t	typeref:struct:hiISP_AWB_STAT_4_S
ISP_AWB_STAT_ATTR_S	component/isp/include/hi_comm_3a.h	/^} ISP_AWB_STAT_ATTR_S;$/;"	t	typeref:struct:hiISP_AWB_STAT_ATTR_S
ISP_AWB_STAT_ATTR_S	include/hi_comm_3a.h	/^} ISP_AWB_STAT_ATTR_S;$/;"	t	typeref:struct:hiISP_AWB_STAT_ATTR_S
ISP_AWB_ZONE_COLUMN	include/hi_comm_vi.h	703;"	d
ISP_AWB_ZONE_NUM	include/hi_comm_vi.h	704;"	d
ISP_AWB_ZONE_ROW	include/hi_comm_vi.h	702;"	d
ISP_AcmCtrl	component/isp/firmware/src/algorithms/isp_acm.c	/^HI_S32 ISP_AcmCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_AcmExit	component/isp/firmware/src/algorithms/isp_acm.c	/^HI_S32 ISP_AcmExit(ISP_DEV IspDev)$/;"	f
ISP_AcmInit	component/isp/firmware/src/algorithms/isp_acm.c	/^HI_S32 ISP_AcmInit(ISP_DEV IspDev)$/;"	f
ISP_AcmRun	component/isp/firmware/src/algorithms/isp_acm.c	/^HI_S32 ISP_AcmRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_AeCtrl	component/isp/firmware/src/algorithms/isp_ae.c	/^HI_S32 ISP_AeCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_AeExit	component/isp/firmware/src/algorithms/isp_ae.c	/^HI_S32 ISP_AeExit(ISP_DEV IspDev)$/;"	f
ISP_AeInit	component/isp/firmware/src/algorithms/isp_ae.c	/^HI_S32 ISP_AeInit(ISP_DEV IspDev)$/;"	f
ISP_AeRun	component/isp/firmware/src/algorithms/isp_ae.c	/^HI_S32 ISP_AeRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_AfCtrl	component/isp/firmware/src/algorithms/isp_af.c	/^HI_S32 ISP_AfCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_AfExit	component/isp/firmware/src/algorithms/isp_af.c	/^HI_S32 ISP_AfExit(ISP_DEV IspDev)$/;"	f
ISP_AfInit	component/isp/firmware/src/algorithms/isp_af.c	/^HI_S32 ISP_AfInit(ISP_DEV IspDev)$/;"	f
ISP_AfRun	component/isp/firmware/src/algorithms/isp_af.c	/^HI_S32 ISP_AfRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_AlgRegisterAcm	component/isp/firmware/src/algorithms/isp_acm.c	/^HI_S32 ISP_AlgRegisterAcm(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterAe	component/isp/firmware/src/algorithms/isp_ae.c	/^HI_S32 ISP_AlgRegisterAe(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterAf	component/isp/firmware/src/algorithms/isp_af.c	/^HI_S32 ISP_AlgRegisterAf(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterAwb	component/isp/firmware/src/algorithms/isp_awb.c	/^HI_S32 ISP_AlgRegisterAwb(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterBlc	component/isp/firmware/src/algorithms/isp_black_offset.c	/^HI_S32 ISP_AlgRegisterBlc(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterCac	component/isp/firmware/src/algorithms/isp_cac.c	/^HI_S32 ISP_AlgRegisterCac(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterComm	component/isp/firmware/src/algorithms/isp_common.c	/^HI_S32 ISP_AlgRegisterComm(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterCompander	component/isp/firmware/src/algorithms/isp_compander.c	/^HI_S32 ISP_AlgRegisterCompander(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterCsc	component/isp/firmware/src/algorithms/isp_csc.c	/^HI_S32 ISP_AlgRegisterCsc(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterDemosaic	component/isp/firmware/src/algorithms/isp_demosaic.c	/^HI_S32 ISP_AlgRegisterDemosaic(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterDp	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^HI_S32 ISP_AlgRegisterDp(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterDrc	component/isp/firmware/src/algorithms/isp_drc.c	/^HI_S32 ISP_AlgRegisterDrc(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterFPN	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32 ISP_AlgRegisterFPN(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterFrameWDR	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	/^HI_S32 ISP_AlgRegisterFrameWDR(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterGamma	component/isp/firmware/src/algorithms/isp_gamma.c	/^HI_S32 ISP_AlgRegisterGamma(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterGammaFe	component/isp/firmware/src/algorithms/isp_pregamma.c	/^HI_S32 ISP_AlgRegisterGammaFe(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterGe	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^HI_S32 ISP_AlgRegisterGe(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterLsc	component/isp/firmware/src/algorithms/isp_lsc.c	/^HI_S32 ISP_AlgRegisterLsc(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterNr	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^HI_S32 ISP_AlgRegisterNr(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterRgbir	component/isp/firmware/src/algorithms/isp_rgbir.c	/^HI_S32 ISP_AlgRegisterRgbir(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterSharpen	component/isp/firmware/src/algorithms/isp_sharpen.c	/^HI_S32 ISP_AlgRegisterSharpen(ISP_DEV IspDev)$/;"	f
ISP_AlgRegisterUvnr	component/isp/firmware/src/algorithms/isp_uvnr.c	/^HI_S32 ISP_AlgRegisterUvnr(ISP_DEV IspDev)$/;"	f
ISP_AlgsCtrl	component/isp/firmware/src/algorithms/isp_alg.h	/^static inline HI_VOID ISP_AlgsCtrl(const ISP_ALG_NODE_S *astAlgs,$/;"	f
ISP_AlgsExit	component/isp/firmware/src/algorithms/isp_alg.h	/^static inline HI_VOID ISP_AlgsExit(const ISP_ALG_NODE_S *astAlgs, ISP_DEV IspDev)$/;"	f
ISP_AlgsInit	component/isp/firmware/src/algorithms/isp_alg.h	/^static inline HI_VOID ISP_AlgsInit(const ISP_ALG_NODE_S *astAlgs, ISP_DEV IspDev)$/;"	f
ISP_AlgsRegister	component/isp/firmware/src/algorithms/isp_alg.h	/^static inline HI_VOID ISP_AlgsRegister(ISP_DEV IspDev)$/;"	f
ISP_AlgsRun	component/isp/firmware/src/algorithms/isp_alg.h	/^static inline HI_VOID ISP_AlgsRun(const ISP_ALG_NODE_S *astAlgs, ISP_DEV IspDev,$/;"	f
ISP_AlgsUnRegister	component/isp/firmware/src/algorithms/isp_alg.h	/^static inline HI_VOID ISP_AlgsUnRegister(ISP_DEV IspDev)$/;"	f
ISP_AwbCtrl	component/isp/firmware/src/algorithms/isp_awb.c	/^HI_S32 ISP_AwbCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_AwbExit	component/isp/firmware/src/algorithms/isp_awb.c	/^HI_S32 ISP_AwbExit(ISP_DEV IspDev)$/;"	f
ISP_AwbInit	component/isp/firmware/src/algorithms/isp_awb.c	/^HI_S32 ISP_AwbInit(ISP_DEV IspDev)$/;"	f
ISP_AwbRun	component/isp/firmware/src/algorithms/isp_awb.c	/^HI_S32 ISP_AwbRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_BASE	component/isp/firmware/drv/isp.c	60;"	d	file:
ISP_BAYER_CHN	include/hi_comm_vi.h	705;"	d
ISP_BAYER_FORMAT_E	component/isp/include/hi_comm_isp.h	/^} ISP_BAYER_FORMAT_E;$/;"	t	typeref:enum:hiISP_BAYER_FORMAT_E
ISP_BAYER_FORMAT_E	include/hi_comm_isp.h	/^} ISP_BAYER_FORMAT_E;$/;"	t	typeref:enum:hiISP_BAYER_FORMAT_E
ISP_BIND_ATTR_S	component/isp/include/hi_comm_3a.h	/^} ISP_BIND_ATTR_S;$/;"	t	typeref:struct:hiISP_BIND_ATTR_S
ISP_BIND_ATTR_S	include/hi_comm_3a.h	/^} ISP_BIND_ATTR_S;$/;"	t	typeref:struct:hiISP_BIND_ATTR_S
ISP_BLACKLEVEL_S	component/isp/firmware/src/algorithms/isp_black_offset.c	/^} ISP_BLACKLEVEL_S;$/;"	t	typeref:struct:hiISP_BLACKLEVEL_S	file:
ISP_BLACK_LEVEL_S	component/isp/include/hi_comm_isp.h	/^} ISP_BLACK_LEVEL_S;$/;"	t	typeref:struct:hiISP_BLACK_LEVEL_S
ISP_BLACK_LEVEL_S	include/hi_comm_isp.h	/^} ISP_BLACK_LEVEL_S;$/;"	t	typeref:struct:hiISP_BLACK_LEVEL_S
ISP_BLC_ATTR_S	component/isp/include/hi_comm_isp.h	/^}ISP_BLC_ATTR_S;$/;"	t	typeref:struct:hiISP_BLC_ATTR_S
ISP_BLC_ATTR_S	include/hi_comm_isp.h	/^}ISP_BLC_ATTR_S;$/;"	t	typeref:struct:hiISP_BLC_ATTR_S
ISP_BUS_CALLBACK_S	component/isp/firmware/drv/isp_ext.h	/^} ISP_BUS_CALLBACK_S;$/;"	t	typeref:struct:hiISP_BUS_CALLBACK_S
ISP_BUS_TYPE_BUTT	component/isp/firmware/drv/isp_ext.h	/^    ISP_BUS_TYPE_BUTT,$/;"	e	enum:hiISP_BUS_TYPE_E
ISP_BUS_TYPE_E	component/isp/firmware/drv/isp_ext.h	/^} ISP_BUS_TYPE_E;$/;"	t	typeref:enum:hiISP_BUS_TYPE_E
ISP_BUS_TYPE_I2C	component/isp/firmware/drv/isp_ext.h	/^    ISP_BUS_TYPE_I2C = 0,$/;"	e	enum:hiISP_BUS_TYPE_E
ISP_BUS_TYPE_SSP	component/isp/firmware/drv/isp_ext.h	/^    ISP_BUS_TYPE_SSP,$/;"	e	enum:hiISP_BUS_TYPE_E
ISP_BlcCtrl	component/isp/firmware/src/algorithms/isp_black_offset.c	/^HI_S32 ISP_BlcCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_BlcExit	component/isp/firmware/src/algorithms/isp_black_offset.c	/^HI_S32 ISP_BlcExit(ISP_DEV IspDev)$/;"	f
ISP_BlcInit	component/isp/firmware/src/algorithms/isp_black_offset.c	/^HI_S32 ISP_BlcInit(ISP_DEV IspDev)$/;"	f
ISP_BlcRun	component/isp/firmware/src/algorithms/isp_black_offset.c	/^HI_S32 ISP_BlcRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_CAC_CFG_S	component/isp/firmware/src/algorithms/isp_cac.c	/^} ISP_CAC_CFG_S;$/;"	t	typeref:struct:hiISP_CAC_REG_CFG_S	file:
ISP_CAC_MAX_LUT_SIZE	component/isp/include/hi_comm_isp.h	67;"	d
ISP_CAC_MAX_LUT_SIZE	include/hi_comm_isp.h	67;"	d
ISP_CALIBRATION_PARAMS_SET	component/isp/firmware/src/algorithms/isp_defect_pixel.c	33;"	d	file:
ISP_CHANGE_IMAGE_MODE_SET	component/isp/include/hi_comm_3a.h	/^    ISP_CHANGE_IMAGE_MODE_SET,$/;"	e	enum:hiISP_CTRL_CMD_E
ISP_CHANGE_IMAGE_MODE_SET	include/hi_comm_3a.h	/^    ISP_CHANGE_IMAGE_MODE_SET,$/;"	e	enum:hiISP_CTRL_CMD_E
ISP_CHECK_BOOL	component/isp/firmware/drv/mkp_isp.h	616;"	d
ISP_CHECK_DEV	component/isp/firmware/drv/mkp_isp.h	598;"	d
ISP_CHECK_ISP_INIT	component/isp/firmware/src/main/isp_main.h	202;"	d
ISP_CHECK_ISP_PUB_ATTR_CFG	component/isp/firmware/src/main/isp_main.h	193;"	d
ISP_CHECK_ISP_WDR_CFG	component/isp/firmware/src/main/isp_main.h	184;"	d
ISP_CHECK_MEM_INIT	component/isp/firmware/src/main/isp_main.h	167;"	d
ISP_CHECK_OPEN	component/isp/firmware/src/main/isp_main.h	147;"	d
ISP_CHECK_POINTER	component/isp/firmware/drv/mkp_isp.h	607;"	d
ISP_CHECK_SENSOR_REGISTER	component/isp/firmware/src/main/mpi_isp_entry.c	74;"	d	file:
ISP_CMOS_BLACK_LEVEL_S	component/isp/include/hi_comm_sns.h	/^} ISP_CMOS_BLACK_LEVEL_S;$/;"	t	typeref:struct:hiISP_CMOS_BLACK_LEVEL_S
ISP_CMOS_BLACK_LEVEL_S	include/hi_comm_sns.h	/^} ISP_CMOS_BLACK_LEVEL_S;$/;"	t	typeref:struct:hiISP_CMOS_BLACK_LEVEL_S
ISP_CMOS_COMPANDER_S	component/isp/include/hi_comm_sns.h	/^}ISP_CMOS_COMPANDER_S;$/;"	t	typeref:struct:hiISP_CMOS_COMPANDER_S
ISP_CMOS_COMPANDER_S	include/hi_comm_sns.h	/^}ISP_CMOS_COMPANDER_S;$/;"	t	typeref:struct:hiISP_CMOS_COMPANDER_S
ISP_CMOS_DEFAULT_S	component/isp/include/hi_comm_sns.h	/^} ISP_CMOS_DEFAULT_S;$/;"	t	typeref:struct:hiISP_CMOS_DEFAULT_S
ISP_CMOS_DEFAULT_S	include/hi_comm_sns.h	/^} ISP_CMOS_DEFAULT_S;$/;"	t	typeref:struct:hiISP_CMOS_DEFAULT_S
ISP_CMOS_DEMOSAIC_S	component/isp/include/hi_comm_sns.h	/^} ISP_CMOS_DEMOSAIC_S;$/;"	t	typeref:struct:hiISP_CMOS_DEMOSAIC_S
ISP_CMOS_DEMOSAIC_S	include/hi_comm_sns.h	/^} ISP_CMOS_DEMOSAIC_S;$/;"	t	typeref:struct:hiISP_CMOS_DEMOSAIC_S
ISP_CMOS_DPC_S	component/isp/include/hi_comm_sns.h	/^} ISP_CMOS_DPC_S;$/;"	t	typeref:struct:hiISP_CMOS_DPC_S
ISP_CMOS_DPC_S	include/hi_comm_sns.h	/^} ISP_CMOS_DPC_S;$/;"	t	typeref:struct:hiISP_CMOS_DPC_S
ISP_CMOS_DRC_S	component/isp/include/hi_comm_sns.h	/^} ISP_CMOS_DRC_S;$/;"	t	typeref:struct:hiISP_CMOS_DRC_S
ISP_CMOS_DRC_S	include/hi_comm_sns.h	/^} ISP_CMOS_DRC_S;$/;"	t	typeref:struct:hiISP_CMOS_DRC_S
ISP_CMOS_GAMMAFE_S	component/isp/include/hi_comm_sns.h	/^} ISP_CMOS_GAMMAFE_S;$/;"	t	typeref:struct:hiISP_CMOS_GAMMAFE_S
ISP_CMOS_GAMMAFE_S	include/hi_comm_sns.h	/^} ISP_CMOS_GAMMAFE_S;$/;"	t	typeref:struct:hiISP_CMOS_GAMMAFE_S
ISP_CMOS_GAMMA_S	component/isp/include/hi_comm_sns.h	/^} ISP_CMOS_GAMMA_S;$/;"	t	typeref:struct:hiISP_CMOS_GAMMA_S
ISP_CMOS_GAMMA_S	include/hi_comm_sns.h	/^} ISP_CMOS_GAMMA_S;$/;"	t	typeref:struct:hiISP_CMOS_GAMMA_S
ISP_CMOS_GE_S	component/isp/include/hi_comm_sns.h	/^}ISP_CMOS_GE_S;$/;"	t	typeref:struct:hiISP_CMOS_GE_S
ISP_CMOS_GE_S	include/hi_comm_sns.h	/^}ISP_CMOS_GE_S;$/;"	t	typeref:struct:hiISP_CMOS_GE_S
ISP_CMOS_IRPOS_TYPE_BUTT	component/isp/include/hi_comm_sns.h	/^    ISP_CMOS_IRPOS_TYPE_BUTT$/;"	e	enum:hiISP_CMOS_IRPOS_TYPE_E
ISP_CMOS_IRPOS_TYPE_BUTT	include/hi_comm_sns.h	/^    ISP_CMOS_IRPOS_TYPE_BUTT$/;"	e	enum:hiISP_CMOS_IRPOS_TYPE_E
ISP_CMOS_IRPOS_TYPE_E	component/isp/include/hi_comm_sns.h	/^}ISP_CMOS_IRPOS_TYPE_E;$/;"	t	typeref:enum:hiISP_CMOS_IRPOS_TYPE_E
ISP_CMOS_IRPOS_TYPE_E	include/hi_comm_sns.h	/^}ISP_CMOS_IRPOS_TYPE_E;$/;"	t	typeref:enum:hiISP_CMOS_IRPOS_TYPE_E
ISP_CMOS_IRPOS_TYPE_GB	component/isp/include/hi_comm_sns.h	/^    ISP_CMOS_IRPOS_TYPE_GB,$/;"	e	enum:hiISP_CMOS_IRPOS_TYPE_E
ISP_CMOS_IRPOS_TYPE_GB	include/hi_comm_sns.h	/^    ISP_CMOS_IRPOS_TYPE_GB,$/;"	e	enum:hiISP_CMOS_IRPOS_TYPE_E
ISP_CMOS_IRPOS_TYPE_GR	component/isp/include/hi_comm_sns.h	/^    ISP_CMOS_IRPOS_TYPE_GR = 0x0,$/;"	e	enum:hiISP_CMOS_IRPOS_TYPE_E
ISP_CMOS_IRPOS_TYPE_GR	include/hi_comm_sns.h	/^    ISP_CMOS_IRPOS_TYPE_GR = 0x0,$/;"	e	enum:hiISP_CMOS_IRPOS_TYPE_E
ISP_CMOS_LSC_S	component/isp/include/hi_comm_sns.h	/^}ISP_CMOS_LSC_S;$/;"	t	typeref:struct:hiISP_CMOS_LSC_S
ISP_CMOS_LSC_S	include/hi_comm_sns.h	/^}ISP_CMOS_LSC_S;$/;"	t	typeref:struct:hiISP_CMOS_LSC_S
ISP_CMOS_NOISE_TABLE_S	component/isp/include/hi_comm_sns.h	/^} ISP_CMOS_NOISE_TABLE_S;$/;"	t	typeref:struct:hiISP_CMOS_NOISE_TABLE_S
ISP_CMOS_NOISE_TABLE_S	include/hi_comm_sns.h	/^} ISP_CMOS_NOISE_TABLE_S;$/;"	t	typeref:struct:hiISP_CMOS_NOISE_TABLE_S
ISP_CMOS_OP_TYPE_E	component/isp/include/hi_comm_sns.h	/^} ISP_CMOS_OP_TYPE_E;$/;"	t	typeref:enum:hiISP_CMOS_OP_TYPE_E
ISP_CMOS_OP_TYPE_E	include/hi_comm_sns.h	/^} ISP_CMOS_OP_TYPE_E;$/;"	t	typeref:enum:hiISP_CMOS_OP_TYPE_E
ISP_CMOS_RGBIR_ATTR_S	component/isp/include/hi_comm_sns.h	/^}ISP_CMOS_RGBIR_ATTR_S;$/;"	t	typeref:struct:hiISP_CMOS_RGBIR_ATTR_S
ISP_CMOS_RGBIR_ATTR_S	include/hi_comm_sns.h	/^}ISP_CMOS_RGBIR_ATTR_S;$/;"	t	typeref:struct:hiISP_CMOS_RGBIR_ATTR_S
ISP_CMOS_RGBIR_CTRL_S	component/isp/include/hi_comm_sns.h	/^}ISP_CMOS_RGBIR_CTRL_S;$/;"	t	typeref:struct:hiISP_CMOS_RGBIR_CTRL_S
ISP_CMOS_RGBIR_CTRL_S	include/hi_comm_sns.h	/^}ISP_CMOS_RGBIR_CTRL_S;$/;"	t	typeref:struct:hiISP_CMOS_RGBIR_CTRL_S
ISP_CMOS_RGBIR_S	component/isp/include/hi_comm_sns.h	/^}ISP_CMOS_RGBIR_S;$/;"	t	typeref:struct:hiISP_CMOS_RGBIR_S
ISP_CMOS_RGBIR_S	include/hi_comm_sns.h	/^}ISP_CMOS_RGBIR_S;$/;"	t	typeref:struct:hiISP_CMOS_RGBIR_S
ISP_CMOS_RGBSHARPEN_S	component/isp/include/hi_comm_sns.h	/^} ISP_CMOS_RGBSHARPEN_S;$/;"	t	typeref:struct:hiISP_CMOS_RGBSHARPEN_S
ISP_CMOS_RGBSHARPEN_S	include/hi_comm_sns.h	/^} ISP_CMOS_RGBSHARPEN_S;$/;"	t	typeref:struct:hiISP_CMOS_RGBSHARPEN_S
ISP_CMOS_SENSOR_IMAGE_MODE_S	component/isp/include/hi_comm_sns.h	/^}ISP_CMOS_SENSOR_IMAGE_MODE_S;$/;"	t	typeref:struct:hiISP_CMOS_SENSOR_IMAGE_MODE_S
ISP_CMOS_SENSOR_IMAGE_MODE_S	include/hi_comm_sns.h	/^}ISP_CMOS_SENSOR_IMAGE_MODE_S;$/;"	t	typeref:struct:hiISP_CMOS_SENSOR_IMAGE_MODE_S
ISP_CMOS_SENSOR_MAX_RESOLUTION_S	component/isp/include/hi_comm_sns.h	/^}ISP_CMOS_SENSOR_MAX_RESOLUTION_S;$/;"	t	typeref:struct:hiISP_CMOS_SENSOR_MAX_RESOLUTION_S
ISP_CMOS_SENSOR_MAX_RESOLUTION_S	include/hi_comm_sns.h	/^}ISP_CMOS_SENSOR_MAX_RESOLUTION_S;$/;"	t	typeref:struct:hiISP_CMOS_SENSOR_MAX_RESOLUTION_S
ISP_CMOS_SHADING_S	component/isp/include/hi_comm_sns.h	/^} ISP_CMOS_SHADING_S;$/;"	t	typeref:struct:hiISP_CMOS_SHADING_S
ISP_CMOS_SHADING_S	include/hi_comm_sns.h	/^} ISP_CMOS_SHADING_S;$/;"	t	typeref:struct:hiISP_CMOS_SHADING_S
ISP_CMOS_UVNR_S	component/isp/include/hi_comm_sns.h	/^} ISP_CMOS_UVNR_S;$/;"	t	typeref:struct:hiISP_CMOS_UVNR_S
ISP_CMOS_UVNR_S	include/hi_comm_sns.h	/^} ISP_CMOS_UVNR_S;$/;"	t	typeref:struct:hiISP_CMOS_UVNR_S
ISP_COLORMATRIX_ATTR_S	component/isp/include/hi_comm_isp.h	/^}ISP_COLORMATRIX_ATTR_S;$/;"	t	typeref:struct:hiISP_COLORMATRIX_ATTR_S
ISP_COLORMATRIX_ATTR_S	include/hi_comm_isp.h	/^}ISP_COLORMATRIX_ATTR_S;$/;"	t	typeref:struct:hiISP_COLORMATRIX_ATTR_S
ISP_COLORMATRIX_AUTO_S	component/isp/include/hi_comm_isp.h	/^} ISP_COLORMATRIX_AUTO_S;$/;"	t	typeref:struct:hiISP_COLORMATRIX_AUTO_S
ISP_COLORMATRIX_AUTO_S	include/hi_comm_isp.h	/^} ISP_COLORMATRIX_AUTO_S;$/;"	t	typeref:struct:hiISP_COLORMATRIX_AUTO_S
ISP_COLORMATRIX_MANUAL_S	component/isp/include/hi_comm_isp.h	/^} ISP_COLORMATRIX_MANUAL_S;$/;"	t	typeref:struct:hiISP_COLORMATRIX_MANUAL_S
ISP_COLORMATRIX_MANUAL_S	include/hi_comm_isp.h	/^} ISP_COLORMATRIX_MANUAL_S;$/;"	t	typeref:struct:hiISP_COLORMATRIX_MANUAL_S
ISP_COLOR_TONE_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_COLOR_TONE_ATTR_S;$/;"	t	typeref:struct:hiISP_COLOR_TONE_ATTR_S
ISP_COLOR_TONE_ATTR_S	include/hi_comm_isp.h	/^} ISP_COLOR_TONE_ATTR_S;$/;"	t	typeref:struct:hiISP_COLOR_TONE_ATTR_S
ISP_COMBINE_MODE_E	component/isp/include/hi_comm_isp.h	/^} ISP_COMBINE_MODE_E;$/;"	t	typeref:enum:hiISP_COMBINE_MODE_E
ISP_COMBINE_MODE_E	include/hi_comm_isp.h	/^} ISP_COMBINE_MODE_E;$/;"	t	typeref:enum:hiISP_COMBINE_MODE_E
ISP_COMM_STAT_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_COMM_STAT_S;$/;"	t	typeref:struct:hiISP_COMM_STAT_S
ISP_COMPANDER_S	component/isp/firmware/src/algorithms/isp_compander.c	/^} ISP_COMPANDER_S;$/;"	t	typeref:struct:hiISP_COMPANDER_S	file:
ISP_CONFIG_INFO_S	include/hi_comm_video.h	/^} ISP_CONFIG_INFO_S;$/;"	t	typeref:struct:hiSNAP_ISP_INFO_S
ISP_CR_ATTR_S	component/isp/include/hi_comm_isp.h	/^}ISP_CR_ATTR_S;$/;"	t	typeref:struct:hiISP_CR_ATTR_S
ISP_CR_ATTR_S	include/hi_comm_isp.h	/^}ISP_CR_ATTR_S;$/;"	t	typeref:struct:hiISP_CR_ATTR_S
ISP_CSC_ATTR	component/isp/firmware/src/algorithms/isp_csc.c	/^}ISP_CSC_ATTR;$/;"	t	typeref:struct:hiHI_ISP_CSC_ATTR	file:
ISP_CTRL_CMD_BUTT	component/isp/include/hi_comm_3a.h	/^    ISP_CTRL_CMD_BUTT,$/;"	e	enum:hiISP_CTRL_CMD_E
ISP_CTRL_CMD_BUTT	include/hi_comm_3a.h	/^    ISP_CTRL_CMD_BUTT,$/;"	e	enum:hiISP_CTRL_CMD_E
ISP_CTRL_CMD_E	component/isp/include/hi_comm_3a.h	/^} ISP_CTRL_CMD_E;$/;"	t	typeref:enum:hiISP_CTRL_CMD_E
ISP_CTRL_CMD_E	include/hi_comm_3a.h	/^} ISP_CTRL_CMD_E;$/;"	t	typeref:enum:hiISP_CTRL_CMD_E
ISP_CTRL_PROC_WRITE_S	component/isp/include/hi_comm_3a.h	/^} ISP_CTRL_PROC_WRITE_S;$/;"	t	typeref:struct:hiISP_CTRL_PROC_WRITE_S
ISP_CTRL_PROC_WRITE_S	include/hi_comm_3a.h	/^} ISP_CTRL_PROC_WRITE_S;$/;"	t	typeref:struct:hiISP_CTRL_PROC_WRITE_S
ISP_CTX_S	component/isp/firmware/src/main/isp_main.h	/^} ISP_CTX_S;$/;"	t	typeref:struct:hiISP_CTX_S
ISP_CacCtrl	component/isp/firmware/src/algorithms/isp_cac.c	/^HI_S32 ISP_CacCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_CacExit	component/isp/firmware/src/algorithms/isp_cac.c	/^HI_S32 ISP_CacExit(ISP_DEV IspDev)$/;"	f
ISP_CacInit	component/isp/firmware/src/algorithms/isp_cac.c	/^HI_S32 ISP_CacInit(ISP_DEV IspDev)$/;"	f
ISP_CacRun	component/isp/firmware/src/algorithms/isp_cac.c	/^HI_S32 ISP_CacRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_CheckBLCAttr	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32 ISP_CheckBLCAttr(const ISP_BLC_ATTR_S *pstBLCAttr)$/;"	f
ISP_CheckCalibrateAttr	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32 ISP_CheckCalibrateAttr(VI_DEV ViDev, ISP_FPN_CALIBRATE_ATTR_S *pstCalibrate)$/;"	f
ISP_CheckCorrectionAttr	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32 ISP_CheckCorrectionAttr(VI_DEV ViDev, const ISP_FPN_ATTR_S *pstCorrection)$/;"	f
ISP_CheckFpnConfig	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32 ISP_CheckFpnConfig(ISP_FPN_TYPE_E enFpnType, $/;"	f
ISP_CommCtrl	component/isp/firmware/src/algorithms/isp_common.c	/^HI_S32 ISP_CommCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_CommExit	component/isp/firmware/src/algorithms/isp_common.c	/^HI_S32 ISP_CommExit(ISP_DEV IspDev)$/;"	f
ISP_CommInit	component/isp/firmware/src/algorithms/isp_common.c	/^HI_S32 ISP_CommInit(ISP_DEV IspDev)$/;"	f
ISP_CommRun	component/isp/firmware/src/algorithms/isp_common.c	/^HI_S32 ISP_CommRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_CompanderCtrl	component/isp/firmware/src/algorithms/isp_compander.c	/^HI_S32 ISP_CompanderCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_CompanderExit	component/isp/firmware/src/algorithms/isp_compander.c	/^HI_S32 ISP_CompanderExit(ISP_DEV IspDev)$/;"	f
ISP_CompanderInit	component/isp/firmware/src/algorithms/isp_compander.c	/^HI_S32 ISP_CompanderInit(ISP_DEV IspDev)$/;"	f
ISP_CompanderRun	component/isp/firmware/src/algorithms/isp_compander.c	/^HI_S32 ISP_CompanderRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_CscCtrl	component/isp/firmware/src/algorithms/isp_csc.c	/^HI_S32 ISP_CscCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_CscExit	component/isp/firmware/src/algorithms/isp_csc.c	/^HI_S32 ISP_CscExit(ISP_DEV IspDev)$/;"	f
ISP_CscInit	component/isp/firmware/src/algorithms/isp_csc.c	/^HI_S32 ISP_CscInit(ISP_DEV IspDev)$/;"	f
ISP_CscRun	component/isp/firmware/src/algorithms/isp_csc.c	/^HI_S32 ISP_CscRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_DBG	component/isp/firmware/drv/mkp_isp.h	625;"	d
ISP_DBG_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_DBG_ATTR_S;$/;"	t	typeref:struct:hiISP_DBG_ATTR_S
ISP_DBG_ATTR_S	include/hi_comm_isp.h	/^} ISP_DBG_ATTR_S;$/;"	t	typeref:struct:hiISP_DBG_ATTR_S
ISP_DBG_CTRL_S	component/isp/firmware/src/main/isp_debug.h	/^} ISP_DBG_CTRL_S;$/;"	t	typeref:struct:hiISP_DBG_CTRL_S
ISP_DBG_STATUS_S	component/isp/include/hi_comm_isp.h	/^} ISP_DBG_STATUS_S;$/;"	t	typeref:struct:hiISP_DBG_STATUS_S
ISP_DBG_STATUS_S	include/hi_comm_isp.h	/^} ISP_DBG_STATUS_S;$/;"	t	typeref:struct:hiISP_DBG_STATUS_S
ISP_DCFINFO_BUF_EXIT	component/isp/firmware/drv/mkp_isp.h	583;"	d
ISP_DCFINFO_BUF_INIT	component/isp/firmware/drv/mkp_isp.h	582;"	d
ISP_DCFINFO_CTRL_S	component/isp/firmware/src/arch/hi3518e/isp_dcfinfo.h	/^} ISP_DCFINFO_CTRL_S;$/;"	t	typeref:struct:hiISP_DCFINFO_CTRL_S
ISP_DCFINFO_GET	component/isp/include/hi_comm_3a.h	/^    ISP_DCFINFO_GET,$/;"	e	enum:hiISP_CTRL_CMD_E
ISP_DCFINFO_GET	include/hi_comm_3a.h	/^    ISP_DCFINFO_GET,$/;"	e	enum:hiISP_CTRL_CMD_E
ISP_DCFInfoExit	component/isp/firmware/src/arch/hi3518e/isp_dcfinfo.c	/^HI_S32 ISP_DCFInfoExit(ISP_DEV IspDev,ISP_DCFINFO_CTRL_S* pstDcfInfoCtrl)$/;"	f
ISP_DCFInfoInit	component/isp/firmware/src/arch/hi3518e/isp_dcfinfo.c	/^HI_S32 ISP_DCFInfoInit(ISP_DEV IspDev,ISP_DCFINFO_CTRL_S* pstDcfInfoCtrl)$/;"	f
ISP_DCF_INFO_GET	component/isp/firmware/drv/mkp_isp.h	581;"	d
ISP_DCF_INFO_S	include/hi_comm_video.h	/^} ISP_DCF_INFO_S;$/;"	t	typeref:struct:hiISP_DCF_INFO_S
ISP_DCF_INFO_SET	component/isp/firmware/drv/mkp_isp.h	580;"	d
ISP_DCF_UPDATE_INFO_S	include/hi_comm_video.h	/^} ISP_DCF_UPDATE_INFO_S;$/;"	t	typeref:struct:hiISP_DCF_UPDATE_INFO_S
ISP_DCIRIS_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_DCIRIS_ATTR_S;$/;"	t	typeref:struct:hiISP_DCIRIS_ATTR_S
ISP_DCIRIS_ATTR_S	include/hi_comm_isp.h	/^} ISP_DCIRIS_ATTR_S;$/;"	t	typeref:struct:hiISP_DCIRIS_ATTR_S
ISP_DEADPIXEL_MAXCOUNT	component/isp/firmware/src/algorithms/isp_defect_pixel.c	35;"	d	file:
ISP_DEAD_DEV_THRESH	component/isp/firmware/src/algorithms/isp_defect_pixel.c	37;"	d	file:
ISP_DEBUG_Exit	tools/isp_debug.c	/^HI_S32 ISP_DEBUG_Exit(HI_VOID)$/;"	f
ISP_DEBUG_HandleSig	tools/isp_debug.c	/^HI_VOID ISP_DEBUG_HandleSig(HI_S32 s32SigNo)$/;"	f
ISP_DEBUG_INFO_S	component/isp/include/hi_comm_isp.h	/^} ISP_DEBUG_INFO_S;$/;"	t	typeref:struct:hiISP_DEBUG_INFO_S
ISP_DEBUG_INFO_S	include/hi_comm_isp.h	/^} ISP_DEBUG_INFO_S;$/;"	t	typeref:struct:hiISP_DEBUG_INFO_S
ISP_DEFECT_PIXEL_S	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^}ISP_DEFECT_PIXEL_S;$/;"	t	typeref:struct:hiISP_DEFECT_PIXEL_S	file:
ISP_DEFOG_ATTR_S	component/isp/include/hi_comm_isp.h	/^}ISP_DEFOG_ATTR_S;$/;"	t	typeref:struct:hiISP_DEFOG_ATTR_S
ISP_DEFOG_ATTR_S	include/hi_comm_isp.h	/^}ISP_DEFOG_ATTR_S;$/;"	t	typeref:struct:hiISP_DEFOG_ATTR_S
ISP_DEFOG_AUTO_ATTR_S	component/isp/include/hi_comm_isp.h	/^}ISP_DEFOG_AUTO_ATTR_S;$/;"	t	typeref:struct:hiISP_DEFOG_AUTO_ATTR_S
ISP_DEFOG_AUTO_ATTR_S	include/hi_comm_isp.h	/^}ISP_DEFOG_AUTO_ATTR_S;$/;"	t	typeref:struct:hiISP_DEFOG_AUTO_ATTR_S
ISP_DEFOG_MANUAL_ATTR_S	component/isp/include/hi_comm_isp.h	/^}ISP_DEFOG_MANUAL_ATTR_S;$/;"	t	typeref:struct:hiISP_DEFOG_MANUAL_ATTR_S
ISP_DEFOG_MANUAL_ATTR_S	include/hi_comm_isp.h	/^}ISP_DEFOG_MANUAL_ATTR_S;$/;"	t	typeref:struct:hiISP_DEFOG_MANUAL_ATTR_S
ISP_DEHAZE_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_DEHAZE_REG_CFG_S;$/;"	t	typeref:struct:hiISP_DEHAZE_REG_CFG_S
ISP_DEHAZE_STAT_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_DEHAZE_STAT_S;$/;"	t	typeref:struct:hiISP_DEHAZE_STAT_S
ISP_DEMOSAIC_ATTR_S	component/isp/include/hi_comm_isp.h	/^}ISP_DEMOSAIC_ATTR_S;$/;"	t	typeref:struct:hiISP_DEMOSAIC_ATTR_S
ISP_DEMOSAIC_ATTR_S	include/hi_comm_isp.h	/^}ISP_DEMOSAIC_ATTR_S;$/;"	t	typeref:struct:hiISP_DEMOSAIC_ATTR_S
ISP_DEMOSAIC_CFG_AA	component/isp/include/hi_comm_isp.h	/^    ISP_DEMOSAIC_CFG_AA,$/;"	e	enum:hiISP_DEMOSAIC_CFG_E
ISP_DEMOSAIC_CFG_AA	include/hi_comm_isp.h	/^    ISP_DEMOSAIC_CFG_AA,$/;"	e	enum:hiISP_DEMOSAIC_CFG_E
ISP_DEMOSAIC_CFG_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_DEMOSAIC_CFG_BUTT,$/;"	e	enum:hiISP_DEMOSAIC_CFG_E
ISP_DEMOSAIC_CFG_BUTT	include/hi_comm_isp.h	/^    ISP_DEMOSAIC_CFG_BUTT,$/;"	e	enum:hiISP_DEMOSAIC_CFG_E
ISP_DEMOSAIC_CFG_DEFAULT	component/isp/include/hi_comm_isp.h	/^    ISP_DEMOSAIC_CFG_DEFAULT = 0,$/;"	e	enum:hiISP_DEMOSAIC_CFG_E
ISP_DEMOSAIC_CFG_DEFAULT	include/hi_comm_isp.h	/^    ISP_DEMOSAIC_CFG_DEFAULT = 0,$/;"	e	enum:hiISP_DEMOSAIC_CFG_E
ISP_DEMOSAIC_CFG_E	component/isp/include/hi_comm_isp.h	/^} ISP_DEMOSAIC_CFG_E;$/;"	t	typeref:enum:hiISP_DEMOSAIC_CFG_E
ISP_DEMOSAIC_CFG_E	include/hi_comm_isp.h	/^} ISP_DEMOSAIC_CFG_E;$/;"	t	typeref:enum:hiISP_DEMOSAIC_CFG_E
ISP_DEMOSAIC_CFG_UU	component/isp/include/hi_comm_isp.h	/^    ISP_DEMOSAIC_CFG_UU,$/;"	e	enum:hiISP_DEMOSAIC_CFG_E
ISP_DEMOSAIC_CFG_UU	include/hi_comm_isp.h	/^    ISP_DEMOSAIC_CFG_UU,$/;"	e	enum:hiISP_DEMOSAIC_CFG_E
ISP_DEMOSAIC_CFG_VA	component/isp/include/hi_comm_isp.h	/^    ISP_DEMOSAIC_CFG_VA,$/;"	e	enum:hiISP_DEMOSAIC_CFG_E
ISP_DEMOSAIC_CFG_VA	include/hi_comm_isp.h	/^    ISP_DEMOSAIC_CFG_VA,$/;"	e	enum:hiISP_DEMOSAIC_CFG_E
ISP_DEMOSAIC_CFG_VH	component/isp/include/hi_comm_isp.h	/^    ISP_DEMOSAIC_CFG_VH,$/;"	e	enum:hiISP_DEMOSAIC_CFG_E
ISP_DEMOSAIC_CFG_VH	include/hi_comm_isp.h	/^    ISP_DEMOSAIC_CFG_VH,$/;"	e	enum:hiISP_DEMOSAIC_CFG_E
ISP_DEMOSAIC_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^}ISP_DEMOSAIC_REG_CFG_S;$/;"	t	typeref:struct:hiISP_DEMOSAIC_REG_CFG
ISP_DEMOSAIC_S	component/isp/firmware/src/algorithms/isp_demosaic.c	/^} ISP_DEMOSAIC_S;$/;"	t	typeref:struct:hiISP_DEMOSAIC_S	file:
ISP_DEV	include/hi_common.h	/^typedef HI_S32 ISP_DEV;$/;"	t
ISP_DEV_SET_FD	component/isp/firmware/drv/mkp_isp.h	557;"	d
ISP_DIGITAL_GAIN_MAX	component/isp/firmware/drv/isp.h	67;"	d
ISP_DIGITAL_GAIN_MIN	component/isp/firmware/drv/isp.h	68;"	d
ISP_DIGITAL_GAIN_SHIFT	component/isp/firmware/drv/isp.h	66;"	d
ISP_DIS_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_DIS_ATTR_S;$/;"	t	typeref:struct:hiISP_DIS_ATTR_S
ISP_DIS_ATTR_S	include/hi_comm_isp.h	/^} ISP_DIS_ATTR_S;$/;"	t	typeref:struct:hiISP_DIS_ATTR_S
ISP_DITHER_ROUND_BUTT	component/isp/firmware/src/algorithms/isp_common.c	/^	ISP_DITHER_ROUND_BUTT,$/;"	e	enum:ISP_DITHER_ROUND_MODE	file:
ISP_DITHER_ROUND_CUT	component/isp/firmware/src/algorithms/isp_common.c	/^	ISP_DITHER_ROUND_CUT = 0,$/;"	e	enum:ISP_DITHER_ROUND_MODE	file:
ISP_DITHER_ROUND_MODE	component/isp/firmware/src/algorithms/isp_common.c	/^typedef enum ISP_DITHER_ROUND_MODE$/;"	g	file:
ISP_DITHER_ROUND_MODE_EN	component/isp/firmware/src/algorithms/isp_common.c	/^}ISP_DITHER_ROUND_MODE_EN;$/;"	t	typeref:enum:ISP_DITHER_ROUND_MODE	file:
ISP_DITHER_ROUND_OFF	component/isp/firmware/src/algorithms/isp_common.c	/^	ISP_DITHER_ROUND_OFF,$/;"	e	enum:ISP_DITHER_ROUND_MODE	file:
ISP_DITHER_ROUND_RANDOM	component/isp/firmware/src/algorithms/isp_common.c	/^	ISP_DITHER_ROUND_RANDOM,$/;"	e	enum:ISP_DITHER_ROUND_MODE	file:
ISP_DPCC_BPDATA	component/isp/firmware/src/algorithms/isp_defect_pixel.c	38;"	d	file:
ISP_DPCC_DEAD_MODE	component/isp/firmware/src/algorithms/isp_defect_pixel.c	31;"	d	file:
ISP_DPCC_DERIVED_PARAM_S	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^}ISP_DPCC_DERIVED_PARAM_S;$/;"	t	typeref:struct:__anon88	file:
ISP_DPCC_ENABLE	component/isp/firmware/src/algorithms/isp_defect_pixel.c	39;"	d	file:
ISP_DPCC_HIGHLIGHT_MODE	component/isp/firmware/src/algorithms/isp_defect_pixel.c	32;"	d	file:
ISP_DPCC_HOT_MODE	component/isp/firmware/src/algorithms/isp_defect_pixel.c	30;"	d	file:
ISP_DPCC_MODE	component/isp/firmware/src/algorithms/isp_defect_pixel.c	29;"	d	file:
ISP_DPCC_PAR_MAX_COUNT	component/isp/firmware/src/algorithms/isp_defect_pixel.c	40;"	d	file:
ISP_DPC_CFG_S	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^} ISP_DPC_CFG_S;$/;"	t	typeref:struct:__anon87	file:
ISP_DPC_Linear_Interpol	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^HI_S32 ISP_DPC_Linear_Interpol(HI_S32 xm,HI_S32 x0,HI_S32 y0,HI_S32 x1,HI_S32 y1)$/;"	f
ISP_DPC_SLOPE_GRADE	component/isp/firmware/src/algorithms/isp_defect_pixel.c	41;"	d	file:
ISP_DP_DYNAMIC_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_DP_DYNAMIC_ATTR_S;$/;"	t	typeref:struct:hiISP_DP_DYNAMIC_ATTR_S
ISP_DP_DYNAMIC_ATTR_S	include/hi_comm_isp.h	/^} ISP_DP_DYNAMIC_ATTR_S;$/;"	t	typeref:struct:hiISP_DP_DYNAMIC_ATTR_S
ISP_DP_DYNAMIC_AUTO_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_DP_DYNAMIC_AUTO_ATTR_S;$/;"	t	typeref:struct:hiISP_DP_DYNAMIC_AUTO_ATTR_S
ISP_DP_DYNAMIC_AUTO_ATTR_S	include/hi_comm_isp.h	/^} ISP_DP_DYNAMIC_AUTO_ATTR_S;$/;"	t	typeref:struct:hiISP_DP_DYNAMIC_AUTO_ATTR_S
ISP_DP_DYNAMIC_MANUAL_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_DP_DYNAMIC_MANUAL_ATTR_S;$/;"	t	typeref:struct:hiISP_DP_DYNAMIC_MANUAL_ATTR_S
ISP_DP_DYNAMIC_MANUAL_ATTR_S	include/hi_comm_isp.h	/^} ISP_DP_DYNAMIC_MANUAL_ATTR_S;$/;"	t	typeref:struct:hiISP_DP_DYNAMIC_MANUAL_ATTR_S
ISP_DP_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_DP_REG_CFG_S;$/;"	t	typeref:struct:hiISP_DP_REG_CFG_S
ISP_DP_STATIC_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_DP_STATIC_ATTR_S;$/;"	t	typeref:struct:hiISP_DP_STATIC_ATTR_S
ISP_DP_STATIC_ATTR_S	include/hi_comm_isp.h	/^} ISP_DP_STATIC_ATTR_S;$/;"	t	typeref:struct:hiISP_DP_STATIC_ATTR_S
ISP_DP_STATIC_CALIBRATE_S	component/isp/include/hi_comm_isp.h	/^} ISP_DP_STATIC_CALIBRATE_S;$/;"	t	typeref:struct:hiISP_DP_STATIC_CALIBRATE_S
ISP_DP_STATIC_CALIBRATE_S	include/hi_comm_isp.h	/^} ISP_DP_STATIC_CALIBRATE_S;$/;"	t	typeref:struct:hiISP_DP_STATIC_CALIBRATE_S
ISP_DP_STAT_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_DP_STAT_S;$/;"	t	typeref:struct:hiISP_DP_STAT_S
ISP_DRC_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_DRC_ATTR_S;$/;"	t	typeref:struct:hiISP_DRC_ATTR_S
ISP_DRC_ATTR_S	include/hi_comm_isp.h	/^} ISP_DRC_ATTR_S;$/;"	t	typeref:struct:hiISP_DRC_ATTR_S
ISP_DRC_AUTO_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_DRC_AUTO_ATTR_S;$/;"	t	typeref:struct:hiISP_DRC_AUTO_ATTR_S
ISP_DRC_AUTO_ATTR_S	include/hi_comm_isp.h	/^} ISP_DRC_AUTO_ATTR_S;$/;"	t	typeref:struct:hiISP_DRC_AUTO_ATTR_S
ISP_DRC_HIST_S	component/isp/firmware/src/algorithms/isp_drc.c	/^} ISP_DRC_HIST_S;$/;"	t	typeref:struct:hiISP_DRC_HIST_S	file:
ISP_DRC_MANUAL_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_DRC_MANUAL_ATTR_S;$/;"	t	typeref:struct:hiISP_DRC_MANUAL_ATTR_S
ISP_DRC_MANUAL_ATTR_S	include/hi_comm_isp.h	/^} ISP_DRC_MANUAL_ATTR_S;$/;"	t	typeref:struct:hiISP_DRC_MANUAL_ATTR_S
ISP_DRC_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_DRC_REG_CFG_S;$/;"	t	typeref:struct:hiISP_DRC_REG_CFG_S
ISP_DRC_S	component/isp/firmware/src/algorithms/isp_drc.c	/^} ISP_DRC_S;$/;"	t	typeref:struct:hiISP_DRC_S	file:
ISP_DRV_CTX_S	component/isp/firmware/drv/isp.h	/^} ISP_DRV_CTX_S;$/;"	t	typeref:struct:hiISP_DRV_CTX_S
ISP_DRV_CalcSyncCfg	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_CalcSyncCfg(ISP_SYNC_CFG_S *pstSyncCfg)$/;"	f
ISP_DRV_DBG_INFO_S	component/isp/firmware/drv/isp.h	/^} ISP_DRV_DBG_INFO_S;$/;"	t	typeref:struct:hiISP_DRV_DBG_INFO_S
ISP_DRV_DCFInfoBufExit	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_DCFInfoBufExit(ISP_DEV IspDev)$/;"	f
ISP_DRV_DCFInfoBufInit	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_DCFInfoBufInit(ISP_DEV IspDev)$/;"	f
ISP_DRV_Exit	component/isp/firmware/drv/isp.c	/^static int ISP_DRV_Exit(void)$/;"	f	file:
ISP_DRV_FuncPreFilter	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_FuncPreFilter(unsigned int cmd)$/;"	f
ISP_DRV_GET_CTX	component/isp/firmware/drv/isp.h	167;"	d
ISP_DRV_GetSyncControlnfo	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_GetSyncControlnfo(ISP_SYNC_CFG_S *pstSyncCfg)$/;"	f
ISP_DRV_Init	component/isp/firmware/drv/isp.c	/^static int ISP_DRV_Init(void)$/;"	f	file:
ISP_DRV_LSCRegConfig	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_LSCRegConfig(ISP_REG_CFG_S *pstRegCfgInfo)$/;"	f
ISP_DRV_ProcExit	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_ProcExit(ISP_DEV IspDev)$/;"	f
ISP_DRV_ProcInit	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_ProcInit(ISP_DEV IspDev)$/;"	f
ISP_DRV_ProcPrintf	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_ProcPrintf(ISP_DEV IspDev, osal_proc_entry_t *s)$/;"	f
ISP_DRV_RegConfig	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_RegConfig(ISP_REG_CFG_S *pstRegCfgInfo)$/;"	f
ISP_DRV_RegConfigIsp	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_RegConfigIsp(ISP_DRV_CTX_S *pstDrvCtx)$/;"	f
ISP_DRV_RegConfigSensor	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_RegConfigSensor(ISP_DRV_CTX_S *pstDrvCtx)$/;"	f
ISP_DRV_StatBufBusyPut	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_StatBufBusyPut(ISP_DEV IspDev)$/;"	f
ISP_DRV_StatBufExit	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_StatBufExit(ISP_DEV IspDev)$/;"	f
ISP_DRV_StatBufInit	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_StatBufInit(ISP_DEV IspDev)$/;"	f
ISP_DRV_StatBufUserGet	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_StatBufUserGet(ISP_DEV IspDev, ISP_STAT_INFO_S **ppstStatInfo)$/;"	f
ISP_DRV_StatBufUserPut	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_StatBufUserPut(ISP_DEV IspDev, ISP_STAT_INFO_S *pstStatInfo)$/;"	f
ISP_DRV_StatisticsRead	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_StatisticsRead(ISP_STAT_INFO_S *pstStatInfo)$/;"	f
ISP_DRV_SwitchMode	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_DRV_SwitchMode(ISP_DRV_CTX_S *pstDrvCtx)$/;"	f
ISP_DbgGet	component/isp/firmware/src/main/isp_debug.c	/^HI_S32 ISP_DbgGet(ISP_DEBUG_INFO_S *pstDbgInfo)$/;"	f
ISP_DbgRunBgn	component/isp/firmware/src/main/isp_debug.c	/^HI_S32 ISP_DbgRunBgn(ISP_DBG_CTRL_S *pstDbg, HI_U32 u32FrmCnt)$/;"	f
ISP_DbgRunEnd	component/isp/firmware/src/main/isp_debug.c	/^HI_S32 ISP_DbgRunEnd(ISP_DBG_CTRL_S *pstDbg, HI_U32 u32FrmCnt)$/;"	f
ISP_DbgSet	component/isp/firmware/src/main/isp_debug.c	/^HI_S32 ISP_DbgSet(const ISP_DEBUG_INFO_S *pstDbgInfo)$/;"	f
ISP_DemosaicCtrl	component/isp/firmware/src/algorithms/isp_demosaic.c	/^HI_S32 ISP_DemosaicCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_DemosaicExit	component/isp/firmware/src/algorithms/isp_demosaic.c	/^HI_S32 ISP_DemosaicExit(ISP_DEV IspDev)$/;"	f
ISP_DemosaicFw	component/isp/firmware/src/algorithms/isp_demosaic.c	/^HI_S32 ISP_DemosaicFw(HI_U32 u32Iso, ISP_DEV IspDev, ISP_DEMOSAIC_REG_CFG_S *pstDmCfg)$/;"	f
ISP_DemosaicInit	component/isp/firmware/src/algorithms/isp_demosaic.c	/^HI_S32 ISP_DemosaicInit(ISP_DEV IspDev)$/;"	f
ISP_DemosaicRun	component/isp/firmware/src/algorithms/isp_demosaic.c	/^HI_S32 ISP_DemosaicRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_DpCtrl	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^HI_S32 ISP_DpCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_DpExit	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^HI_S32 ISP_DpExit(ISP_DEV IspDev)$/;"	f
ISP_DpInit	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^HI_S32 ISP_DpInit(ISP_DEV IspDev)$/;"	f
ISP_DpRun	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^HI_S32 ISP_DpRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_Dpc_StaticCalibration	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^HI_VOID ISP_Dpc_StaticCalibration(ISP_DEV IspDev, ISP_DEFECT_PIXEL_S  *pstDp)$/;"	f
ISP_Dpcc_Fw	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^HI_VOID ISP_Dpcc_Fw(HI_S32 s32Iso, ISP_DP_REG_CFG_S *pstDpcHwCfg, ISP_DEFECT_PIXEL_S *pstDpcFwCfg)$/;"	f
ISP_DrcCtrl	component/isp/firmware/src/algorithms/isp_drc.c	/^HI_S32 ISP_DrcCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_DrcExit	component/isp/firmware/src/algorithms/isp_drc.c	/^HI_S32 ISP_DrcExit(ISP_DEV IspDev)$/;"	f
ISP_DrcInit	component/isp/firmware/src/algorithms/isp_drc.c	/^HI_S32 ISP_DrcInit(ISP_DEV IspDev)$/;"	f
ISP_DrcRun	component/isp/firmware/src/algorithms/isp_drc.c	/^HI_S32 ISP_DrcRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_Dynamic_set	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^HI_S32 ISP_Dynamic_set(HI_S32 s32Iso,ISP_DP_REG_CFG_S *pstDpcHwCfg,ISP_DEFECT_PIXEL_S *pstDpcFwCfg)$/;"	f
ISP_ERR_CODE_E	component/isp/include/hi_comm_isp.h	/^} ISP_ERR_CODE_E;$/;"	t	typeref:enum:hiISP_ERR_CODE_E
ISP_ERR_CODE_E	include/hi_comm_isp.h	/^} ISP_ERR_CODE_E;$/;"	t	typeref:enum:hiISP_ERR_CODE_E
ISP_EXPORT_FUNC_S	component/isp/firmware/drv/isp_ext.h	/^} ISP_EXPORT_FUNC_S;$/;"	t	typeref:struct:hiISP_EXPORT_FUNC_S
ISP_EXPOSURE_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_EXPOSURE_ATTR_S;$/;"	t	typeref:struct:hiISP_EXPOSURE_ATTR_S
ISP_EXPOSURE_ATTR_S	include/hi_comm_isp.h	/^} ISP_EXPOSURE_ATTR_S;$/;"	t	typeref:struct:hiISP_EXPOSURE_ATTR_S
ISP_EXP_INFO_S	component/isp/include/hi_comm_isp.h	/^}ISP_EXP_INFO_S;$/;"	t	typeref:struct:hiISP_EXP_INFO_S
ISP_EXP_INFO_S	include/hi_comm_isp.h	/^}ISP_EXP_INFO_S;$/;"	t	typeref:struct:hiISP_EXP_INFO_S
ISP_EXT_SYSTEM_DEHAZE_CTP_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3022;"	d
ISP_EXT_SYSTEM_DEHAZE_CTP_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3021;"	d
ISP_EXT_SYSTEM_DEHAZE_CT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3073;"	d
ISP_EXT_SYSTEM_DEHAZE_CT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3072;"	d
ISP_EXT_SYSTEM_DEHAZE_DEBUG_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3124;"	d
ISP_EXT_SYSTEM_DEHAZE_DEBUG_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3123;"	d
ISP_EXT_SYSTEM_DEHAZE_MFS_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3056;"	d
ISP_EXT_SYSTEM_DEHAZE_MFS_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3055;"	d
ISP_EXT_SYSTEM_DEHAZE_MFT_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3038;"	d
ISP_EXT_SYSTEM_DEHAZE_TFDC_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3107;"	d
ISP_EXT_SYSTEM_DEHAZE_TFDC_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3106;"	d
ISP_EXT_SYSTEM_DEHAZE_TFIC_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3090;"	d
ISP_EXT_SYSTEM_DEHAZE_TFIC_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3089;"	d
ISP_EXT_SYSTEM_FPN_STRENGTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3155;"	d
ISP_EXT_SYSTEM_FPN_STRENGTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3154;"	d
ISP_EXT_SYSTEM_MANUAL_DEHAZE_AUTOSTRENGTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3212;"	d
ISP_EXT_SYSTEM_MANUAL_DEHAZE_AUTOSTRENGTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3211;"	d
ISP_EXT_SYSTEM_MANUAL_DEHAZE_ENABLE_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2971;"	d
ISP_EXT_SYSTEM_MANUAL_DEHAZE_ENABLE_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2970;"	d
ISP_EXT_SYSTEM_MANUAL_DEHAZE_HBLK_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2988;"	d
ISP_EXT_SYSTEM_MANUAL_DEHAZE_HBLK_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	2987;"	d
ISP_EXT_SYSTEM_MANUAL_DEHAZE_MFT_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3039;"	d
ISP_EXT_SYSTEM_MANUAL_DEHAZE_STRENGTH_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3141;"	d
ISP_EXT_SYSTEM_MANUAL_DEHAZE_STRENGTH_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3140;"	d
ISP_EXT_SYSTEM_MANUAL_DEHAZE_VBLK_DATASIZE	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3005;"	d
ISP_EXT_SYSTEM_MANUAL_DEHAZE_VBLK_DEFAULT	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	3004;"	d
ISP_Exit	component/isp/firmware/drv/isp.c	/^HI_VOID ISP_Exit(void)$/;"	f
ISP_ExtRegsDefault	component/isp/firmware/src/main/isp_defaults.c	/^HI_VOID ISP_ExtRegsDefault(HI_VOID)$/;"	f
ISP_ExtRegsInitialize	component/isp/firmware/src/main/isp_defaults.c	/^HI_VOID ISP_ExtRegsInitialize(ISP_DEV IspDev)$/;"	f
ISP_FMW_STATE_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_FMW_STATE_BUTT$/;"	e	enum:hiISP_FMW_STATE_E
ISP_FMW_STATE_BUTT	include/hi_comm_isp.h	/^    ISP_FMW_STATE_BUTT$/;"	e	enum:hiISP_FMW_STATE_E
ISP_FMW_STATE_E	component/isp/include/hi_comm_isp.h	/^} ISP_FMW_STATE_E;$/;"	t	typeref:enum:hiISP_FMW_STATE_E
ISP_FMW_STATE_E	include/hi_comm_isp.h	/^} ISP_FMW_STATE_E;$/;"	t	typeref:enum:hiISP_FMW_STATE_E
ISP_FMW_STATE_FREEZE	component/isp/include/hi_comm_isp.h	/^    ISP_FMW_STATE_FREEZE,$/;"	e	enum:hiISP_FMW_STATE_E
ISP_FMW_STATE_FREEZE	include/hi_comm_isp.h	/^    ISP_FMW_STATE_FREEZE,$/;"	e	enum:hiISP_FMW_STATE_E
ISP_FMW_STATE_RUN	component/isp/include/hi_comm_isp.h	/^    ISP_FMW_STATE_RUN = 0,$/;"	e	enum:hiISP_FMW_STATE_E
ISP_FMW_STATE_RUN	include/hi_comm_isp.h	/^    ISP_FMW_STATE_RUN = 0,$/;"	e	enum:hiISP_FMW_STATE_E
ISP_FOCUS_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_FOCUS_ATTR_S;$/;"	t	typeref:struct:hiISP_FOCUS_ATTR_S
ISP_FOCUS_ATTR_S	include/hi_comm_isp.h	/^} ISP_FOCUS_ATTR_S;$/;"	t	typeref:struct:hiISP_FOCUS_ATTR_S
ISP_FOCUS_STATISTICS_CFG_S	component/isp/include/hi_comm_isp.h	/^} ISP_FOCUS_STATISTICS_CFG_S;$/;"	t	typeref:struct:hiISP_FOCUS_STATISTICS_CFG_S
ISP_FOCUS_STATISTICS_CFG_S	include/hi_comm_isp.h	/^} ISP_FOCUS_STATISTICS_CFG_S;$/;"	t	typeref:struct:hiISP_FOCUS_STATISTICS_CFG_S
ISP_FOCUS_STATISTICS_S	component/isp/include/hi_comm_isp.h	/^} ISP_FOCUS_STATISTICS_S;$/;"	t	typeref:struct:hiISP_FOCUS_STATISTICS_S
ISP_FOCUS_STATISTICS_S	include/hi_comm_isp.h	/^} ISP_FOCUS_STATISTICS_S;$/;"	t	typeref:struct:hiISP_FOCUS_STATISTICS_S
ISP_FOCUS_ZONE_S	component/isp/include/hi_comm_isp.h	/^} ISP_FOCUS_ZONE_S;$/;"	t	typeref:struct:hiISP_FOCUS_ZONE_S
ISP_FOCUS_ZONE_S	include/hi_comm_isp.h	/^} ISP_FOCUS_ZONE_S;$/;"	t	typeref:struct:hiISP_FOCUS_ZONE_S
ISP_FPNCtrl	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32 ISP_FPNCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_FPNExit	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32 ISP_FPNExit(ISP_DEV IspDev)$/;"	f
ISP_FPNInit	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32 ISP_FPNInit(ISP_DEV IspDev)$/;"	f
ISP_FPNRun	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32 ISP_FPNRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_FPN_ATTR_S	component/isp/include/hi_comm_isp.h	/^}ISP_FPN_ATTR_S;$/;"	t	typeref:struct:hiISP_FPN_ATTR_S
ISP_FPN_ATTR_S	include/hi_comm_isp.h	/^}ISP_FPN_ATTR_S;$/;"	t	typeref:struct:hiISP_FPN_ATTR_S
ISP_FPN_AUTO_ATTR_S	component/isp/include/hi_comm_isp.h	/^}ISP_FPN_AUTO_ATTR_S;$/;"	t	typeref:struct:hiISP_FPN_AUTO_ATTR_S
ISP_FPN_AUTO_ATTR_S	include/hi_comm_isp.h	/^}ISP_FPN_AUTO_ATTR_S;$/;"	t	typeref:struct:hiISP_FPN_AUTO_ATTR_S
ISP_FPN_CALIBRATE_ATTR_S	component/isp/include/hi_comm_isp.h	/^}ISP_FPN_CALIBRATE_ATTR_S;$/;"	t	typeref:struct:hiISP_FPN_CALIBRATE_ATTR_S
ISP_FPN_CALIBRATE_ATTR_S	include/hi_comm_isp.h	/^}ISP_FPN_CALIBRATE_ATTR_S;$/;"	t	typeref:struct:hiISP_FPN_CALIBRATE_ATTR_S
ISP_FPN_CLIP	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_U32 ISP_FPN_CLIP(HI_U32 u32Gain,HI_U32 u32Min, HI_U32 u32Max)$/;"	f
ISP_FPN_FRAME_INFO_S	component/isp/include/hi_comm_isp.h	/^}ISP_FPN_FRAME_INFO_S;$/;"	t	typeref:struct:hiISP_FPN_FRAME_INFO_S
ISP_FPN_FRAME_INFO_S	include/hi_comm_isp.h	/^}ISP_FPN_FRAME_INFO_S;$/;"	t	typeref:struct:hiISP_FPN_FRAME_INFO_S
ISP_FPN_MANUAL_ATTR_S	component/isp/include/hi_comm_isp.h	/^}ISP_FPN_MANUAL_ATTR_S;$/;"	t	typeref:struct:hiISP_FPN_MANUAL_ATTR_S
ISP_FPN_MANUAL_ATTR_S	include/hi_comm_isp.h	/^}ISP_FPN_MANUAL_ATTR_S;$/;"	t	typeref:struct:hiISP_FPN_MANUAL_ATTR_S
ISP_FPN_TYPE_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_FPN_TYPE_BUTT       $/;"	e	enum:hiISP_FPN_TYPE_E
ISP_FPN_TYPE_BUTT	include/hi_comm_isp.h	/^    ISP_FPN_TYPE_BUTT       $/;"	e	enum:hiISP_FPN_TYPE_E
ISP_FPN_TYPE_E	component/isp/include/hi_comm_isp.h	/^}ISP_FPN_TYPE_E;$/;"	t	typeref:enum:hiISP_FPN_TYPE_E
ISP_FPN_TYPE_E	include/hi_comm_isp.h	/^}ISP_FPN_TYPE_E;$/;"	t	typeref:enum:hiISP_FPN_TYPE_E
ISP_FPN_TYPE_FRAME	component/isp/include/hi_comm_isp.h	/^    ISP_FPN_TYPE_FRAME = 0, $/;"	e	enum:hiISP_FPN_TYPE_E
ISP_FPN_TYPE_FRAME	include/hi_comm_isp.h	/^    ISP_FPN_TYPE_FRAME = 0, $/;"	e	enum:hiISP_FPN_TYPE_E
ISP_FPN_TYPE_LINE	component/isp/include/hi_comm_isp.h	/^    ISP_FPN_TYPE_LINE = 1, $/;"	e	enum:hiISP_FPN_TYPE_E
ISP_FPN_TYPE_LINE	include/hi_comm_isp.h	/^    ISP_FPN_TYPE_LINE = 1, $/;"	e	enum:hiISP_FPN_TYPE_E
ISP_FRAME_INFO_S	include/hi_comm_video.h	/^} ISP_FRAME_INFO_S;$/;"	t	typeref:struct:hiISP_FRAME_INFO_S
ISP_FSWDR_LONG_FRAME_MODE	component/isp/include/hi_comm_isp.h	/^    ISP_FSWDR_LONG_FRAME_MODE = 0x1,$/;"	e	enum:hiISP_FSWDR_MODE_E
ISP_FSWDR_LONG_FRAME_MODE	include/hi_comm_isp.h	/^    ISP_FSWDR_LONG_FRAME_MODE = 0x1,$/;"	e	enum:hiISP_FSWDR_MODE_E
ISP_FSWDR_MODE_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_FSWDR_MODE_BUTT$/;"	e	enum:hiISP_FSWDR_MODE_E
ISP_FSWDR_MODE_BUTT	include/hi_comm_isp.h	/^    ISP_FSWDR_MODE_BUTT$/;"	e	enum:hiISP_FSWDR_MODE_E
ISP_FSWDR_MODE_E	component/isp/include/hi_comm_isp.h	/^}ISP_FSWDR_MODE_E;$/;"	t	typeref:enum:hiISP_FSWDR_MODE_E
ISP_FSWDR_MODE_E	include/hi_comm_isp.h	/^}ISP_FSWDR_MODE_E;$/;"	t	typeref:enum:hiISP_FSWDR_MODE_E
ISP_FSWDR_NORMAL_MODE	component/isp/include/hi_comm_isp.h	/^    ISP_FSWDR_NORMAL_MODE = 0x0,$/;"	e	enum:hiISP_FSWDR_MODE_E
ISP_FSWDR_NORMAL_MODE	include/hi_comm_isp.h	/^    ISP_FSWDR_NORMAL_MODE = 0x0,$/;"	e	enum:hiISP_FSWDR_MODE_E
ISP_FS_WDR_S	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	/^} ISP_FS_WDR_S;$/;"	t	typeref:struct:hiISP_FS_WDR_S	file:
ISP_FUNC_PTR	component/isp/firmware/drv/isp_st.c	/^typedef void (*ISP_FUNC_PTR)(unsigned long data);$/;"	t	file:
ISP_FindLib	component/isp/firmware/src/algorithms/isp_alg.h	/^static inline HI_S32 ISP_FindLib(const ISP_LIB_NODE_S *astLibs,$/;"	f
ISP_Fpn_GetStrength	component/isp/firmware/src/algorithms/isp_fpn.c	/^inline HI_U32 ISP_Fpn_GetStrength(HI_U32 u32Iso, HI_S32 s32K1, HI_S32 s32K2, HI_S32 s32K3, HI_U32 u32CalibrateIso)$/;"	f
ISP_FrameWDRCtrl	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	/^HI_S32 ISP_FrameWDRCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_FrameWDRExit	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	/^HI_S32 ISP_FrameWDRExit(ISP_DEV IspDev)$/;"	f
ISP_FrameWDRInit	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	/^HI_S32 ISP_FrameWDRInit(ISP_DEV IspDev)$/;"	f
ISP_FrameWDRRun	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	/^HI_S32 ISP_FrameWDRRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_Freeze	component/isp/firmware/drv/isp.c	/^static HI_S32 ISP_Freeze(osal_dev_t *pdev)$/;"	f	file:
ISP_GAMMAFE_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_GAMMAFE_ATTR_S;$/;"	t	typeref:struct:hiISP_GAMMAFE_ATTR_S
ISP_GAMMAFE_ATTR_S	include/hi_comm_isp.h	/^} ISP_GAMMAFE_ATTR_S;$/;"	t	typeref:struct:hiISP_GAMMAFE_ATTR_S
ISP_GAMMAFE_S	component/isp/firmware/src/algorithms/isp_pregamma.c	/^} ISP_GAMMAFE_S;$/;"	t	typeref:struct:hiISP_GAMMAFE_S	file:
ISP_GAMMA_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_GAMMA_ATTR_S;$/;"	t	typeref:struct:hiISP_GAMMA_ATTR_S
ISP_GAMMA_ATTR_S	include/hi_comm_isp.h	/^} ISP_GAMMA_ATTR_S;$/;"	t	typeref:struct:hiISP_GAMMA_ATTR_S
ISP_GAMMA_CURVE_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_GAMMA_CURVE_BUTT$/;"	e	enum:hiISP_GAMMA_CURVE_TYPE_E
ISP_GAMMA_CURVE_BUTT	include/hi_comm_isp.h	/^    ISP_GAMMA_CURVE_BUTT$/;"	e	enum:hiISP_GAMMA_CURVE_TYPE_E
ISP_GAMMA_CURVE_DEFAULT	component/isp/include/hi_comm_isp.h	/^    ISP_GAMMA_CURVE_DEFAULT = 0x0,  \/* default Gamma curve *\/$/;"	e	enum:hiISP_GAMMA_CURVE_TYPE_E
ISP_GAMMA_CURVE_DEFAULT	include/hi_comm_isp.h	/^    ISP_GAMMA_CURVE_DEFAULT = 0x0,  \/* default Gamma curve *\/$/;"	e	enum:hiISP_GAMMA_CURVE_TYPE_E
ISP_GAMMA_CURVE_SRGB	component/isp/include/hi_comm_isp.h	/^    ISP_GAMMA_CURVE_SRGB,$/;"	e	enum:hiISP_GAMMA_CURVE_TYPE_E
ISP_GAMMA_CURVE_SRGB	include/hi_comm_isp.h	/^    ISP_GAMMA_CURVE_SRGB,$/;"	e	enum:hiISP_GAMMA_CURVE_TYPE_E
ISP_GAMMA_CURVE_TYPE_E	component/isp/include/hi_comm_isp.h	/^} ISP_GAMMA_CURVE_TYPE_E;$/;"	t	typeref:enum:hiISP_GAMMA_CURVE_TYPE_E
ISP_GAMMA_CURVE_TYPE_E	include/hi_comm_isp.h	/^} ISP_GAMMA_CURVE_TYPE_E;$/;"	t	typeref:enum:hiISP_GAMMA_CURVE_TYPE_E
ISP_GAMMA_CURVE_USER_DEFINE	component/isp/include/hi_comm_isp.h	/^    ISP_GAMMA_CURVE_USER_DEFINE,    \/* user defined Gamma curve, Gamma Table must be correct *\/$/;"	e	enum:hiISP_GAMMA_CURVE_TYPE_E
ISP_GAMMA_CURVE_USER_DEFINE	include/hi_comm_isp.h	/^    ISP_GAMMA_CURVE_USER_DEFINE,    \/* user defined Gamma curve, Gamma Table must be correct *\/$/;"	e	enum:hiISP_GAMMA_CURVE_TYPE_E
ISP_GET_CTX	component/isp/firmware/src/main/isp_main.h	211;"	d
ISP_GET_DEV	component/isp/firmware/drv/mkp_isp.h	596;"	d
ISP_GET_FRAME_EDGE	component/isp/firmware/drv/mkp_isp.h	558;"	d
ISP_GET_MOD_PARAM	component/isp/firmware/drv/mkp_isp.h	508;"	d
ISP_GET_VD_TIMEOUT	component/isp/firmware/drv/mkp_isp.h	559;"	d
ISP_GET_VERSION	component/isp/firmware/drv/mkp_isp.h	561;"	d
ISP_GE_REG_CFG_BUFFER_S	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^}ISP_GE_REG_CFG_BUFFER_S;$/;"	t	typeref:struct:hiISP_GE_REG_CFG_BUFFER_S	file:
ISP_GE_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_GE_REG_CFG_S;$/;"	t	typeref:struct:hiISP_GE_REG_CFG_S
ISP_GREEN_EQUALIZATION_S	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^} ISP_GREEN_EQUALIZATION_S;$/;"	t	typeref:struct:hiISP_GREEN_EQUALIZATION_S	file:
ISP_GammaCtrl	component/isp/firmware/src/algorithms/isp_gamma.c	/^HI_S32 ISP_GammaCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_GammaExit	component/isp/firmware/src/algorithms/isp_gamma.c	/^HI_S32 ISP_GammaExit(ISP_DEV IspDev)$/;"	f
ISP_GammaFeCtrl	component/isp/firmware/src/algorithms/isp_pregamma.c	/^HI_S32 ISP_GammaFeCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_GammaFeExit	component/isp/firmware/src/algorithms/isp_pregamma.c	/^HI_S32 ISP_GammaFeExit(ISP_DEV IspDev)$/;"	f
ISP_GammaFeInit	component/isp/firmware/src/algorithms/isp_pregamma.c	/^HI_S32 ISP_GammaFeInit(ISP_DEV IspDev)$/;"	f
ISP_GammaFeRun	component/isp/firmware/src/algorithms/isp_pregamma.c	/^HI_S32 ISP_GammaFeRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_GammaInit	component/isp/firmware/src/algorithms/isp_gamma.c	/^HI_S32 ISP_GammaInit(ISP_DEV IspDev)$/;"	f
ISP_GammaRun	component/isp/firmware/src/algorithms/isp_gamma.c	/^HI_S32 ISP_GammaRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_GeCtrl	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^HI_S32 ISP_GeCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_GeExit	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^HI_S32 ISP_GeExit(ISP_DEV IspDev)$/;"	f
ISP_GeInit	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^HI_S32 ISP_GeInit(ISP_DEV IspDev)$/;"	f
ISP_GeRun	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^HI_S32 ISP_GeRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_GetCorrectionAttr	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32 ISP_GetCorrectionAttr(VI_DEV ViDev, ISP_FPN_ATTR_S *pstCorrection)$/;"	f
ISP_GetDCFInfo	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_GetDCFInfo(ISP_DEV IspDev,ISP_DCF_INFO_S *pstIspDCF)$/;"	f
ISP_GetFrameEdge	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_GetFrameEdge(ISP_DEV IspDev, HI_U32 *pu32Status)$/;"	f
ISP_GetModParam	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_GetModParam(ISP_MOD_PARAM_S *pstIspModParam)$/;"	f
ISP_GetVdTimeOut	component/isp/firmware/drv/isp.c	/^static int ISP_GetVdTimeOut(ISP_DEV IspDev, ISP_VD_INFO_S  *pIspVdInfo,$/;"	f	file:
ISP_GetVerMagic	component/isp/firmware/drv/isp.c	/^static HI_U32 ISP_GetVerMagic(HI_VOID)$/;"	f	file:
ISP_GetVersion	component/isp/firmware/src/main/mpi_isp_entry.c	/^static HI_BOOL ISP_GetVersion(HI_VOID)$/;"	f	file:
ISP_GlobalInitialize	component/isp/firmware/src/main/isp_defaults.c	/^HI_VOID ISP_GlobalInitialize(ISP_DEV IspDev)$/;"	f
ISP_HOTPIXEL_MAXCOUNT	component/isp/firmware/src/algorithms/isp_defect_pixel.c	34;"	d	file:
ISP_HOT_DEV_THRESH	component/isp/firmware/src/algorithms/isp_defect_pixel.c	36;"	d	file:
ISP_I2C_DATA_S	component/isp/include/hi_comm_isp.h	/^} ISP_I2C_DATA_S;$/;"	t	typeref:struct:hiISP_I2C_DATA_S
ISP_I2C_DATA_S	include/hi_comm_isp.h	/^} ISP_I2C_DATA_S;$/;"	t	typeref:struct:hiISP_I2C_DATA_S
ISP_INC	component/isp/3a/sample_ae/Makefile	/^ISP_INC := $(ISP_PATH)\/include$/;"	m
ISP_INC	component/isp/Makefile	/^ISP_INC := .\/include$/;"	m
ISP_INC	component/isp/firmware/src/Makefile	/^ISP_INC := -I$(ISP_PATH)\/include\\$/;"	m
ISP_INC	component/isp/iniparser/Makefile	/^ISP_INC := $(ISP_PATH)\/include$/;"	m
ISP_INC	component/isp/sensor/aptina_9m034/Makefile	/^ISP_INC := $(ISP_PATH)\/include$/;"	m
ISP_INC	component/isp/sensor/aptina_ar0230/Makefile	/^ISP_INC := $(ISP_PATH)\/include$/;"	m
ISP_INC	component/isp/sensor/ar0130/Makefile	/^ISP_INC := $(ISP_PATH)\/include$/;"	m
ISP_INC	component/isp/sensor/hi_cmoscfg/Makefile	/^ISP_INC := $(ISP_PATH)\/include$/;"	m
ISP_INC	component/isp/sensor/omnivision_ov2718/Makefile	/^ISP_INC := $(ISP_PATH)\/include$/;"	m
ISP_INC	component/isp/sensor/omnivision_ov9712/Makefile	/^ISP_INC := $(ISP_PATH)\/include$/;"	m
ISP_INC	component/isp/sensor/omnivision_ov9732/Makefile	/^ISP_INC := $(ISP_PATH)\/include$/;"	m
ISP_INC	component/isp/sensor/omnivision_ov9750/Makefile	/^ISP_INC := $(ISP_PATH)\/include$/;"	m
ISP_INC	component/isp/sensor/omnivision_ov9752/Makefile	/^ISP_INC := $(ISP_PATH)\/include$/;"	m
ISP_INC	component/isp/sensor/panasonic_mn34222/Makefile	/^ISP_INC := $(ISP_PATH)\/include$/;"	m
ISP_INC	component/isp/sensor/sony_imx222/Makefile	/^ISP_INC := $(ISP_PATH)\/include$/;"	m
ISP_INNER_STATE_INFO_S	component/isp/include/hi_comm_isp.h	/^} ISP_INNER_STATE_INFO_S;$/;"	t	typeref:struct:hiISP_INNER_STATE_INFO_S
ISP_INNER_STATE_INFO_S	include/hi_comm_isp.h	/^} ISP_INNER_STATE_INFO_S;$/;"	t	typeref:struct:hiISP_INNER_STATE_INFO_S
ISP_INT	component/isp/firmware/drv/isp.c	73;"	d	file:
ISP_INTERRUPT_SCH_S	component/isp/firmware/drv/isp.h	/^} ISP_INTERRUPT_SCH_S;$/;"	t	typeref:struct:hiISP_INTERRUPT_SCH_S
ISP_INT_MASK	component/isp/firmware/drv/isp.c	72;"	d	file:
ISP_IRIS_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_IRIS_ATTR_S;$/;"	t	typeref:struct:hiISP_IRIS_ATTR_S
ISP_IRIS_ATTR_S	include/hi_comm_isp.h	/^} ISP_IRIS_ATTR_S;$/;"	t	typeref:struct:hiISP_IRIS_ATTR_S
ISP_IRIS_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_BUTT$/;"	e	enum:hiISP_IRIS_STATUS_E
ISP_IRIS_BUTT	include/hi_comm_isp.h	/^    ISP_IRIS_BUTT$/;"	e	enum:hiISP_IRIS_STATUS_E
ISP_IRIS_CLOSE	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_CLOSE = 2,       \/* Close Iris to the min *\/$/;"	e	enum:hiISP_IRIS_STATUS_E
ISP_IRIS_CLOSE	include/hi_comm_isp.h	/^    ISP_IRIS_CLOSE = 2,       \/* Close Iris to the min *\/$/;"	e	enum:hiISP_IRIS_STATUS_E
ISP_IRIS_DC_TYPE	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_DC_TYPE = 0,$/;"	e	enum:hiISP_IRIS_TYPE_E
ISP_IRIS_DC_TYPE	include/hi_comm_isp.h	/^    ISP_IRIS_DC_TYPE = 0,$/;"	e	enum:hiISP_IRIS_TYPE_E
ISP_IRIS_F_NO_11_0	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_11_0,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_11_0	include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_11_0,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_16_0	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_16_0,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_16_0	include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_16_0,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_1_0	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_1_0,    $/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_1_0	include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_1_0,    $/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_1_4	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_1_4,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_1_4	include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_1_4,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_22_0	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_22_0,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_22_0	include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_22_0,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_2_0	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_2_0,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_2_0	include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_2_0,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_2_8	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_2_8,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_2_8	include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_2_8,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_32_0	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_32_0 = 0,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_32_0	include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_32_0 = 0,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_4_0	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_4_0,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_4_0	include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_4_0,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_5_6	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_5_6,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_5_6	include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_5_6,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_8_0	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_8_0,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_8_0	include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_8_0,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_BUTT,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_BUTT	include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_BUTT,$/;"	e	enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_E	component/isp/include/hi_comm_isp.h	/^} ISP_IRIS_F_NO_E;$/;"	t	typeref:enum:hiISP_IRIS_F_NO_E
ISP_IRIS_F_NO_E	include/hi_comm_isp.h	/^} ISP_IRIS_F_NO_E;$/;"	t	typeref:enum:hiISP_IRIS_F_NO_E
ISP_IRIS_KEEP	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_KEEP  = 0,       \/* In this mode can set the MI holdvalue *\/$/;"	e	enum:hiISP_IRIS_STATUS_E
ISP_IRIS_KEEP	include/hi_comm_isp.h	/^    ISP_IRIS_KEEP  = 0,       \/* In this mode can set the MI holdvalue *\/$/;"	e	enum:hiISP_IRIS_STATUS_E
ISP_IRIS_OPEN	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_OPEN  = 1,       \/* Open Iris to the max *\/$/;"	e	enum:hiISP_IRIS_STATUS_E
ISP_IRIS_OPEN	include/hi_comm_isp.h	/^    ISP_IRIS_OPEN  = 1,       \/* Open Iris to the max *\/$/;"	e	enum:hiISP_IRIS_STATUS_E
ISP_IRIS_P_TYPE	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_P_TYPE,$/;"	e	enum:hiISP_IRIS_TYPE_E
ISP_IRIS_P_TYPE	include/hi_comm_isp.h	/^    ISP_IRIS_P_TYPE,$/;"	e	enum:hiISP_IRIS_TYPE_E
ISP_IRIS_STATUS_E	component/isp/include/hi_comm_isp.h	/^} ISP_IRIS_STATUS_E;$/;"	t	typeref:enum:hiISP_IRIS_STATUS_E
ISP_IRIS_STATUS_E	include/hi_comm_isp.h	/^} ISP_IRIS_STATUS_E;$/;"	t	typeref:enum:hiISP_IRIS_STATUS_E
ISP_IRIS_TYPE_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_TYPE_BUTT,$/;"	e	enum:hiISP_IRIS_TYPE_E
ISP_IRIS_TYPE_BUTT	include/hi_comm_isp.h	/^    ISP_IRIS_TYPE_BUTT,$/;"	e	enum:hiISP_IRIS_TYPE_E
ISP_IRIS_TYPE_E	component/isp/include/hi_comm_isp.h	/^} ISP_IRIS_TYPE_E;$/;"	t	typeref:enum:hiISP_IRIS_TYPE_E
ISP_IRIS_TYPE_E	include/hi_comm_isp.h	/^} ISP_IRIS_TYPE_E;$/;"	t	typeref:enum:hiISP_IRIS_TYPE_E
ISP_IRPOS_TYPE_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_IRPOS_TYPE_BUTT$/;"	e	enum:hiISP_IRPOS_TYPE_E
ISP_IRPOS_TYPE_BUTT	include/hi_comm_isp.h	/^    ISP_IRPOS_TYPE_BUTT$/;"	e	enum:hiISP_IRPOS_TYPE_E
ISP_IRPOS_TYPE_E	component/isp/include/hi_comm_isp.h	/^}ISP_IRPOS_TYPE_E;$/;"	t	typeref:enum:hiISP_IRPOS_TYPE_E
ISP_IRPOS_TYPE_E	include/hi_comm_isp.h	/^}ISP_IRPOS_TYPE_E;$/;"	t	typeref:enum:hiISP_IRPOS_TYPE_E
ISP_IRPOS_TYPE_GB	component/isp/include/hi_comm_isp.h	/^    ISP_IRPOS_TYPE_GB,$/;"	e	enum:hiISP_IRPOS_TYPE_E
ISP_IRPOS_TYPE_GB	include/hi_comm_isp.h	/^    ISP_IRPOS_TYPE_GB,$/;"	e	enum:hiISP_IRPOS_TYPE_E
ISP_IRPOS_TYPE_GR	component/isp/include/hi_comm_isp.h	/^    ISP_IRPOS_TYPE_GR = 0x0,$/;"	e	enum:hiISP_IRPOS_TYPE_E
ISP_IRPOS_TYPE_GR	include/hi_comm_isp.h	/^    ISP_IRPOS_TYPE_GR = 0x0,$/;"	e	enum:hiISP_IRPOS_TYPE_E
ISP_IRQ_NR	component/isp/firmware/drv/isp.h	34;"	d
ISP_ISR	component/isp/firmware/drv/isp.c	/^static inline irqreturn_t ISP_ISR(int irq, void *id)$/;"	f	file:
ISP_Init	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_Init(void *p)$/;"	f
ISP_IntBottomHalf	component/isp/firmware/drv/isp.c	/^void ISP_IntBottomHalf(unsigned long data)$/;"	f
ISP_KO	component/isp/Makefile	/^ISP_KO := .\/ko$/;"	m
ISP_LIB	component/isp/Makefile	/^ISP_LIB := .\/lib$/;"	m
ISP_LIB_INFO_S	component/isp/firmware/src/main/isp_main.h	/^} ISP_LIB_INFO_S;$/;"	t	typeref:struct:hiISP_LIB_INFO_S
ISP_LIB_NODE_S	component/isp/firmware/src/main/isp_main.h	/^} ISP_LIB_NODE_S;$/;"	t	typeref:struct:hiISP_LIB_NODE_S
ISP_LIB_VERSION	component/isp/firmware/src/main/mpi_isp_entry.c	52;"	d	file:
ISP_LINKAGE_S	component/isp/firmware/src/main/isp_main.h	/^} ISP_LINKAGE_S;$/;"	t	typeref:struct:hiISP_LINKAGE_S
ISP_LSC_BAYERFORMAT_E	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^}ISP_LSC_BAYERFORMAT_E;$/;"	t	typeref:enum:hiISP_LSC_BAYERFORMAT
ISP_LSC_CABLI_TABLE_S	component/isp/include/hi_comm_sns.h	/^}ISP_LSC_CABLI_TABLE_S;$/;"	t	typeref:struct:hiISP_LSC_CABLI_TABLE_S
ISP_LSC_CABLI_TABLE_S	include/hi_comm_sns.h	/^}ISP_LSC_CABLI_TABLE_S;$/;"	t	typeref:struct:hiISP_LSC_CABLI_TABLE_S
ISP_LSC_CABLI_UNI_TABLE_S	component/isp/include/hi_comm_sns.h	/^}ISP_LSC_CABLI_UNI_TABLE_S;$/;"	t	typeref:struct:hiISP_LSC_CABLI_UNI_TABLE_S
ISP_LSC_CABLI_UNI_TABLE_S	include/hi_comm_sns.h	/^}ISP_LSC_CABLI_UNI_TABLE_S;$/;"	t	typeref:struct:hiISP_LSC_CABLI_UNI_TABLE_S
ISP_LSC_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^}ISP_LSC_REG_CFG_S;$/;"	t	typeref:struct:hiISP_LSC_REG_CFG
ISP_LSC_S	component/isp/firmware/src/algorithms/isp_lsc.c	/^}ISP_LSC_S;$/;"	t	typeref:struct:hiISP_LSC	file:
ISP_LSC_UPDATE_MODE_GET	component/isp/firmware/drv/mkp_isp.h	595;"	d
ISP_LibsUnRegister	component/isp/firmware/src/algorithms/isp_alg.h	/^static inline HI_VOID ISP_LibsUnRegister(ISP_DEV IspDev)$/;"	f
ISP_LscCtrl	component/isp/firmware/src/algorithms/isp_lsc.c	/^HI_S32 ISP_LscCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_LscExit	component/isp/firmware/src/algorithms/isp_lsc.c	/^HI_S32 ISP_LscExit(ISP_DEV IspDev)$/;"	f
ISP_LscInit	component/isp/firmware/src/algorithms/isp_lsc.c	/^HI_S32 ISP_LscInit(ISP_DEV IspDev)$/;"	f
ISP_LscRun	component/isp/firmware/src/algorithms/isp_lsc.c	/^HI_S32 ISP_LscRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_Lsc_Fw	component/isp/firmware/src/algorithms/isp_lsc.c	/^HI_VOID ISP_Lsc_Fw(ISP_LSC_S *pstLsc)$/;"	f
ISP_MAGIC_OFFSET	component/isp/firmware/drv/isp.c	84;"	d	file:
ISP_MAX_ALGS_NUM	component/isp/firmware/src/main/isp_main.h	38;"	d
ISP_MAX_DEV_NUM	component/isp/include/hi_comm_isp.h	65;"	d
ISP_MAX_DEV_NUM	include/hi_comm_isp.h	65;"	d
ISP_MAX_SNS_REGS	component/isp/include/hi_comm_isp.h	64;"	d
ISP_MAX_SNS_REGS	include/hi_comm_isp.h	64;"	d
ISP_MEM_INFO_GET	component/isp/firmware/drv/mkp_isp.h	573;"	d
ISP_MEM_INFO_SET	component/isp/firmware/drv/mkp_isp.h	572;"	d
ISP_ME_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_ME_ATTR_S;$/;"	t	typeref:struct:hiISP_ME_ATTR_S
ISP_ME_ATTR_S	include/hi_comm_isp.h	/^} ISP_ME_ATTR_S;$/;"	t	typeref:struct:hiISP_ME_ATTR_S
ISP_MF_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_MF_ATTR_S;$/;"	t	typeref:struct:hiISP_MF_ATTR_S
ISP_MF_ATTR_S	include/hi_comm_isp.h	/^} ISP_MF_ATTR_S;$/;"	t	typeref:struct:hiISP_MF_ATTR_S
ISP_MI_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_MI_ATTR_S;$/;"	t	typeref:struct:hiISP_MI_ATTR_S
ISP_MI_ATTR_S	include/hi_comm_isp.h	/^} ISP_MI_ATTR_S;$/;"	t	typeref:struct:hiISP_MI_ATTR_S
ISP_MODULE_CTRL_U	component/isp/include/hi_comm_isp.h	/^}ISP_MODULE_CTRL_U;$/;"	t	typeref:union:hiISP_MODULE_CTRL_U
ISP_MODULE_CTRL_U	include/hi_comm_isp.h	/^}ISP_MODULE_CTRL_U;$/;"	t	typeref:union:hiISP_MODULE_CTRL_U
ISP_MODULE_PARAMS_S	component/isp/firmware/init/HuaweiLite/hi_isp_param.h	/^}ISP_MODULE_PARAMS_S;$/;"	t	typeref:struct:hiISP_MODULE_PARAMS_S
ISP_MODULE_PARAMS_S	include/hi_isp_param.h	/^}ISP_MODULE_PARAMS_S;$/;"	t	typeref:struct:hiISP_MODULE_PARAMS_S
ISP_MOD_PARAM_S	component/isp/include/hi_comm_isp.h	/^}ISP_MOD_PARAM_S;$/;"	t	typeref:struct:hiISP_MOD_PARAM_S
ISP_MOD_PARAM_S	include/hi_comm_isp.h	/^}ISP_MOD_PARAM_S;$/;"	t	typeref:struct:hiISP_MOD_PARAM_S
ISP_MWB_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_MWB_ATTR_S;$/;"	t	typeref:struct:hiISP_MWB_ATTR_S
ISP_MWB_ATTR_S	include/hi_comm_isp.h	/^} ISP_MWB_ATTR_S;$/;"	t	typeref:struct:hiISP_MWB_ATTR_S
ISP_MedFilterFw	component/isp/firmware/src/algorithms/isp_uvnr.c	/^HI_S32 ISP_MedFilterFw(ISP_UVNR_ATTR *pstUVNRCfg, ISP_UVNR_REG_CFG_S * isp_uvnr_reg)$/;"	f
ISP_ModExit	component/isp/firmware/drv/isp.c	/^void  ISP_ModExit(void)$/;"	f
ISP_ModInit	component/isp/firmware/drv/isp.c	/^int ISP_ModInit(void)$/;"	f
ISP_NOISE_REDUCTION_S	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^} ISP_NOISE_REDUCTION_S;$/;"	t	typeref:struct:hiISP_NOISE_REDUCTION_S	file:
ISP_NR_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_NR_ATTR_S;$/;"	t	typeref:struct:hiISP_NR_ATTR_S
ISP_NR_ATTR_S	include/hi_comm_isp.h	/^} ISP_NR_ATTR_S;$/;"	t	typeref:struct:hiISP_NR_ATTR_S
ISP_NR_AUTO_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_NR_AUTO_ATTR_S;$/;"	t	typeref:struct:hiISP_NR_AUTO_ATTR_S
ISP_NR_AUTO_ATTR_S	include/hi_comm_isp.h	/^} ISP_NR_AUTO_ATTR_S;$/;"	t	typeref:struct:hiISP_NR_AUTO_ATTR_S
ISP_NR_CABLI_PARA_S	component/isp/include/hi_comm_sns.h	/^}ISP_NR_CABLI_PARA_S;$/;"	t	typeref:struct:hiISP_NR_CABLI_PARA_S
ISP_NR_CABLI_PARA_S	include/hi_comm_sns.h	/^}ISP_NR_CABLI_PARA_S;$/;"	t	typeref:struct:hiISP_NR_CABLI_PARA_S
ISP_NR_ISO_PARA_TABLE_S	component/isp/include/hi_comm_sns.h	/^}ISP_NR_ISO_PARA_TABLE_S;$/;"	t	typeref:struct:hiISP_NR_ISO_PARA_TABLE_S
ISP_NR_ISO_PARA_TABLE_S	include/hi_comm_sns.h	/^}ISP_NR_ISO_PARA_TABLE_S;$/;"	t	typeref:struct:hiISP_NR_ISO_PARA_TABLE_S
ISP_NR_MANUAL_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_NR_MANUAL_ATTR_S;$/;"	t	typeref:struct:hiISP_NR_MANUAL_ATTR_S
ISP_NR_MANUAL_ATTR_S	include/hi_comm_isp.h	/^} ISP_NR_MANUAL_ATTR_S;$/;"	t	typeref:struct:hiISP_NR_MANUAL_ATTR_S
ISP_NR_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_NR_REG_CFG_S;$/;"	t	typeref:struct:hiISP_NR_REG_CFG_S
ISP_NrCtrl	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^HI_S32 ISP_NrCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_NrExit	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^HI_S32 ISP_NrExit(ISP_DEV IspDev)$/;"	f
ISP_NrInit	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^static HI_S32 ISP_NrInit(ISP_DEV IspDev)$/;"	f	file:
ISP_NrRun	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^HI_S32 ISP_NrRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_OBJ	component/isp/Makefile	/^ISP_OBJ := .\/obj$/;"	m
ISP_OFFSET	component/isp/firmware/drv/isp.c	61;"	d	file:
ISP_OFFSET_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_OFFSET_REG_CFG_S;$/;"	t	typeref:struct:hiISP_OFFSET_REG_CFG_S
ISP_OP_TYPE_E	component/isp/include/hi_comm_isp.h	/^} ISP_OP_TYPE_E;$/;"	t	typeref:enum:hiISP_OP_TYPE_E
ISP_OP_TYPE_E	include/hi_comm_isp.h	/^} ISP_OP_TYPE_E;$/;"	t	typeref:enum:hiISP_OP_TYPE_E
ISP_PARA_REC_S	component/isp/firmware/src/main/isp_main.h	/^} ISP_PARA_REC_S;$/;"	t	typeref:struct:hiISP_PARA_REC_S
ISP_PATH	component/isp/3a/sample_ae/Makefile	/^ISP_PATH := $(SDK_PATH)\/mpp\/component\/isp$/;"	m
ISP_PATH	component/isp/firmware/src/Makefile	/^ISP_PATH := $(SDK_PATH)\/mpp\/component\/isp$/;"	m
ISP_PATH	component/isp/iniparser/Makefile	/^ISP_PATH := $(SDK_PATH)\/mpp\/component\/isp$/;"	m
ISP_PATH	component/isp/sensor/aptina_9m034/Makefile	/^ISP_PATH := $(SDK_PATH)\/mpp\/component\/isp$/;"	m
ISP_PATH	component/isp/sensor/aptina_ar0230/Makefile	/^ISP_PATH := $(SDK_PATH)\/mpp\/component\/isp$/;"	m
ISP_PATH	component/isp/sensor/ar0130/Makefile	/^ISP_PATH := $(SDK_PATH)\/mpp\/component\/isp$/;"	m
ISP_PATH	component/isp/sensor/hi_cmoscfg/Makefile	/^ISP_PATH := $(SDK_PATH)\/mpp\/component\/isp$/;"	m
ISP_PATH	component/isp/sensor/omnivision_ov2718/Makefile	/^ISP_PATH := $(SDK_PATH)\/mpp\/component\/isp$/;"	m
ISP_PATH	component/isp/sensor/omnivision_ov9712/Makefile	/^ISP_PATH := $(SDK_PATH)\/mpp\/component\/isp$/;"	m
ISP_PATH	component/isp/sensor/omnivision_ov9732/Makefile	/^ISP_PATH := $(SDK_PATH)\/mpp\/component\/isp$/;"	m
ISP_PATH	component/isp/sensor/omnivision_ov9750/Makefile	/^ISP_PATH := $(SDK_PATH)\/mpp\/component\/isp$/;"	m
ISP_PATH	component/isp/sensor/omnivision_ov9752/Makefile	/^ISP_PATH := $(SDK_PATH)\/mpp\/component\/isp$/;"	m
ISP_PATH	component/isp/sensor/panasonic_mn34222/Makefile	/^ISP_PATH := $(SDK_PATH)\/mpp\/component\/isp$/;"	m
ISP_PATH	component/isp/sensor/sony_imx222/Makefile	/^ISP_PATH := $(SDK_PATH)\/mpp\/component\/isp$/;"	m
ISP_PIRIS_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_PIRIS_ATTR_S;$/;"	t	typeref:struct:hiISP_PIRIS_ATTR_S
ISP_PIRIS_ATTR_S	include/hi_comm_isp.h	/^} ISP_PIRIS_ATTR_S;$/;"	t	typeref:struct:hiISP_PIRIS_ATTR_S
ISP_PIRIS_CALLBACK_S	component/isp/firmware/drv/isp_ext.h	/^} ISP_PIRIS_CALLBACK_S;$/;"	t	typeref:struct:hiISP_PIRIS_CALLBACK_S
ISP_PROC_EXIT	component/isp/firmware/drv/mkp_isp.h	578;"	d
ISP_PROC_INIT	component/isp/firmware/drv/mkp_isp.h	575;"	d
ISP_PROC_MEM_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_PROC_MEM_S;$/;"	t	typeref:struct:hiISP_PROC_MEM_S
ISP_PROC_PARAM_GET	component/isp/firmware/drv/mkp_isp.h	579;"	d
ISP_PROC_PRINTF	component/isp/firmware/src/main/isp_proc.h	33;"	d
ISP_PROC_S	component/isp/firmware/src/main/isp_proc.c	/^} ISP_PROC_S;$/;"	t	typeref:struct:hiISP_PROC_S	file:
ISP_PROC_SIZE	component/isp/firmware/drv/isp.c	85;"	d	file:
ISP_PROC_WRITE	component/isp/include/hi_comm_3a.h	/^    ISP_PROC_WRITE,$/;"	e	enum:hiISP_CTRL_CMD_E
ISP_PROC_WRITE	include/hi_comm_3a.h	/^    ISP_PROC_WRITE,$/;"	e	enum:hiISP_CTRL_CMD_E
ISP_PROC_WRITE_ING	component/isp/firmware/drv/mkp_isp.h	576;"	d
ISP_PROC_WRITE_OK	component/isp/firmware/drv/mkp_isp.h	577;"	d
ISP_PUB_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_PUB_ATTR_S;$/;"	t	typeref:struct:hiISP_PUB_ATTR_S
ISP_PUB_ATTR_S	include/hi_comm_isp.h	/^} ISP_PUB_ATTR_S;$/;"	t	typeref:struct:hiISP_PUB_ATTR_S
ISP_PWM_NUM_GET	component/isp/firmware/drv/mkp_isp.h	593;"	d
ISP_ProcExit	component/isp/firmware/src/main/isp_proc.c	/^HI_S32 ISP_ProcExit(ISP_DEV IspDev)$/;"	f
ISP_ProcInit	component/isp/firmware/src/main/isp_proc.c	/^HI_S32 ISP_ProcInit(ISP_DEV IspDev)$/;"	f
ISP_ProcShow	component/isp/firmware/drv/isp.c	/^static int ISP_ProcShow(osal_proc_entry_t *s)$/;"	f	file:
ISP_ProcWrite	component/isp/firmware/src/main/isp_proc.c	/^HI_S32 ISP_ProcWrite(const ISP_ALG_NODE_S *astAlgs, ISP_DEV IspDev)$/;"	f
ISP_RAW_STAT_INFO_S	include/hi_comm_vi.h	/^} ISP_RAW_STAT_INFO_S;$/;"	t	typeref:struct:hiISP_RAW_STAT_INFO_S
ISP_REGCFG_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_REGCFG_S;$/;"	t	typeref:struct:hiISP_REGCFG_S
ISP_REG_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_REG_ATTR_S;$/;"	t	typeref:struct:hiISP_REG_ATTR_S
ISP_REG_ATTR_S	include/hi_comm_isp.h	/^} ISP_REG_ATTR_S;$/;"	t	typeref:struct:hiISP_REG_ATTR_S
ISP_REG_BASE	component/isp/include/hi_vreg.h	43;"	d
ISP_REG_BASE	include/hi_vreg.h	43;"	d
ISP_REG_BASE_ADDR	include/hi_io.h	52;"	d
ISP_REG_CFG_INIT	component/isp/firmware/drv/mkp_isp.h	570;"	d
ISP_REG_CFG_KEY_U	component/isp/firmware/drv/mkp_isp.h	/^}ISP_REG_CFG_KEY_U;$/;"	t	typeref:union:hiISP_REG_CFG_KEY_U
ISP_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_REG_CFG_S;$/;"	t	typeref:struct:hiISP_REG_CFG_S
ISP_REG_CFG_SET	component/isp/firmware/drv/mkp_isp.h	571;"	d
ISP_REG_KERNEL_CFG_KEY_U	component/isp/firmware/drv/mkp_isp.h	/^} ISP_REG_KERNEL_CFG_KEY_U;$/;"	t	typeref:union:hiISP_REG_KERNEL_CFG_KEY_U
ISP_REG_KERNEL_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_REG_KERNEL_CFG_S;$/;"	t	typeref:struct:hiISP_REG_KERNEL_CFG_S
ISP_REG_SIZE	component/isp/include/hi_vreg.h	44;"	d
ISP_REG_SIZE	include/hi_vreg.h	44;"	d
ISP_RESET	component/isp/firmware/drv/isp.c	81;"	d	file:
ISP_RES_SWITCH_MODE_S	component/isp/firmware/drv/mkp_isp.h	/^}ISP_RES_SWITCH_MODE_S;$/;"	t	typeref:struct:hiISP_RES_SWITCH_MODE_S
ISP_RES_SWITCH_SET	component/isp/firmware/drv/mkp_isp.h	587;"	d
ISP_RGBIR_ATTR_S	component/isp/include/hi_comm_isp.h	/^}ISP_RGBIR_ATTR_S;$/;"	t	typeref:struct:hiISP_RGBIR_ATTR_S
ISP_RGBIR_ATTR_S	include/hi_comm_isp.h	/^}ISP_RGBIR_ATTR_S;$/;"	t	typeref:struct:hiISP_RGBIR_ATTR_S
ISP_RGBIR_CTRL_S	component/isp/include/hi_comm_isp.h	/^}ISP_RGBIR_CTRL_S;$/;"	t	typeref:struct:hiISP_RGBIR_CTRL_S
ISP_RGBIR_CTRL_S	include/hi_comm_isp.h	/^}ISP_RGBIR_CTRL_S;$/;"	t	typeref:struct:hiISP_RGBIR_CTRL_S
ISP_RGBIR_S	component/isp/firmware/src/algorithms/isp_rgbir.c	/^} ISP_RGBIR_S;$/;"	t	typeref:struct:hiISP_RGBIR_S	file:
ISP_ReadExtregs	component/isp/firmware/src/main/isp_main.c	/^HI_S32 ISP_ReadExtregs(ISP_DEV IspDev)$/;"	f
ISP_RegCfgInit	component/isp/firmware/src/arch/hi3518e/isp_regcfg.c	/^HI_S32 ISP_RegCfgInit(ISP_DEV IspDev, HI_VOID **ppCfg)$/;"	f
ISP_RegCfgSet	component/isp/firmware/src/arch/hi3518e/isp_regcfg.c	/^HI_S32 ISP_RegCfgSet(ISP_DEV IspDev)$/;"	f
ISP_RegConfig	component/isp/firmware/src/arch/hi3518e/isp_regcfg.c	/^HI_S32 ISP_RegConfig(ISP_REG_CFG_S *pstRegCfgInfo)$/;"	f
ISP_RegConfigInit	component/isp/firmware/src/arch/hi3518e/isp_regcfg.c	/^HI_S32 ISP_RegConfigInit(ISP_REG_CFG_S *pstRegCfgInfo)$/;"	f
ISP_RegisterBusCallBack	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_RegisterBusCallBack (ISP_DEV IspDev,$/;"	f
ISP_RegisterPirisCallBack	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_RegisterPirisCallBack (ISP_DEV IspDev, ISP_PIRIS_CALLBACK_S *pstPirisCb)$/;"	f
ISP_RegsDefault	component/isp/firmware/src/main/isp_defaults.c	/^HI_VOID ISP_RegsDefault(HI_VOID) $/;"	f
ISP_RegsInitialize	component/isp/firmware/src/main/isp_defaults.c	/^HI_VOID ISP_RegsInitialize(ISP_DEV IspDev)$/;"	f
ISP_Restore	component/isp/firmware/drv/isp.c	/^static HI_S32 ISP_Restore(osal_dev_t *pdev)$/;"	f	file:
ISP_RgbirCtrl	component/isp/firmware/src/algorithms/isp_rgbir.c	/^HI_S32 ISP_RgbirCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_RgbirExit	component/isp/firmware/src/algorithms/isp_rgbir.c	/^HI_S32 ISP_RgbirExit(ISP_DEV IspDev)$/;"	f
ISP_RgbirInit	component/isp/firmware/src/algorithms/isp_rgbir.c	/^static HI_S32 ISP_RgbirInit(ISP_DEV IspDev)$/;"	f	file:
ISP_RgbirRun	component/isp/firmware/src/algorithms/isp_rgbir.c	/^HI_S32 ISP_RgbirRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_RouteCheck	component/isp/3a/sample_ae/sample_ae_mpi.c	/^HI_S32 ISP_RouteCheck(HI_U8 u8Id, const ISP_AE_ROUTE_S *pstRoute)$/;"	f
ISP_Run	component/isp/firmware/src/main/isp_main.c	/^HI_S32 ISP_Run(ISP_DEV IspDev)$/;"	f
ISP_SATURATION_ATTR_S	component/isp/include/hi_comm_isp.h	/^}ISP_SATURATION_ATTR_S;$/;"	t	typeref:struct:hiISP_SATURATION_ATTR_S
ISP_SATURATION_ATTR_S	include/hi_comm_isp.h	/^}ISP_SATURATION_ATTR_S;$/;"	t	typeref:struct:hiISP_SATURATION_ATTR_S
ISP_SATURATION_AUTO_S	component/isp/include/hi_comm_isp.h	/^} ISP_SATURATION_AUTO_S;$/;"	t	typeref:struct:hiISP_SATURATION_AUTO_S
ISP_SATURATION_AUTO_S	include/hi_comm_isp.h	/^} ISP_SATURATION_AUTO_S;$/;"	t	typeref:struct:hiISP_SATURATION_AUTO_S
ISP_SATURATION_MANUAL_S	component/isp/include/hi_comm_isp.h	/^} ISP_SATURATION_MANUAL_S;$/;"	t	typeref:struct:hiISP_SATURATION_MANUAL_S
ISP_SATURATION_MANUAL_S	include/hi_comm_isp.h	/^} ISP_SATURATION_MANUAL_S;$/;"	t	typeref:struct:hiISP_SATURATION_MANUAL_S
ISP_SENSOR_EXP_FUNC_S	component/isp/include/hi_comm_sns.h	/^} ISP_SENSOR_EXP_FUNC_S;$/;"	t	typeref:struct:hiISP_SENSOR_EXP_FUNC_S
ISP_SENSOR_EXP_FUNC_S	include/hi_comm_sns.h	/^} ISP_SENSOR_EXP_FUNC_S;$/;"	t	typeref:struct:hiISP_SENSOR_EXP_FUNC_S
ISP_SENSOR_IMAGE_MODE_S	component/isp/firmware/src/main/isp_main.h	/^}ISP_SENSOR_IMAGE_MODE_S;$/;"	t	typeref:struct:hiISP_SENSOR_IMAGE_MODE_S
ISP_SENSOR_REGISTER_S	component/isp/include/hi_comm_sns.h	/^} ISP_SENSOR_REGISTER_S;$/;"	t	typeref:struct:hiISP_SENSOR_REGISTER_S
ISP_SENSOR_REGISTER_S	include/hi_comm_sns.h	/^} ISP_SENSOR_REGISTER_S;$/;"	t	typeref:struct:hiISP_SENSOR_REGISTER_S
ISP_SENSOR_S	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^} ISP_SENSOR_S;$/;"	t	typeref:struct:hiISP_SENSOR_S	file:
ISP_SET_INT_ENABLE	component/isp/firmware/drv/mkp_isp.h	560;"	d
ISP_SET_MOD_PARAM	component/isp/firmware/drv/mkp_isp.h	507;"	d
ISP_SHADING_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_SHADING_ATTR_S;$/;"	t	typeref:struct:hiISP_SHADING_ATTR_S
ISP_SHADING_ATTR_S	include/hi_comm_isp.h	/^} ISP_SHADING_ATTR_S;$/;"	t	typeref:struct:hiISP_SHADING_ATTR_S
ISP_SHARPEN_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_SHARPEN_ATTR_S;$/;"	t	typeref:struct:hiISP_SHARPEN_ATTR_S
ISP_SHARPEN_ATTR_S	include/hi_comm_isp.h	/^} ISP_SHARPEN_ATTR_S;$/;"	t	typeref:struct:hiISP_SHARPEN_ATTR_S
ISP_SHARPEN_AUTO_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_SHARPEN_AUTO_ATTR_S;$/;"	t	typeref:struct:hiISP_SHARPEN_AUTO_ATTR_S
ISP_SHARPEN_AUTO_ATTR_S	include/hi_comm_isp.h	/^} ISP_SHARPEN_AUTO_ATTR_S;$/;"	t	typeref:struct:hiISP_SHARPEN_AUTO_ATTR_S
ISP_SHARPEN_MANUAL_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_SHARPEN_MANUAL_ATTR_S;$/;"	t	typeref:struct:hiISP_SHARPEN_MANUAL_ATTR_S
ISP_SHARPEN_MANUAL_ATTR_S	include/hi_comm_isp.h	/^} ISP_SHARPEN_MANUAL_ATTR_S;$/;"	t	typeref:struct:hiISP_SHARPEN_MANUAL_ATTR_S
ISP_SHARPEN_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_SHARPEN_REG_CFG_S;$/;"	t	typeref:struct:hiISP_SHARPEN_REG_CFG_S
ISP_SHARPEN_S	component/isp/firmware/src/algorithms/isp_sharpen.c	/^} ISP_SHARPEN_S;$/;"	t	typeref:struct:hiISP_SHARPEN_S	file:
ISP_SNS_I2C_TYPE	component/isp/include/hi_comm_isp.h	/^    ISP_SNS_I2C_TYPE = 0,$/;"	e	enum:hiISP_SNS_TYPE_E
ISP_SNS_I2C_TYPE	include/hi_comm_isp.h	/^    ISP_SNS_I2C_TYPE = 0,$/;"	e	enum:hiISP_SNS_TYPE_E
ISP_SNS_REGS_INFO_S	component/isp/include/hi_comm_isp.h	/^} ISP_SNS_REGS_INFO_S;$/;"	t	typeref:struct:hiISP_SNS_REGS_INFO_S
ISP_SNS_REGS_INFO_S	include/hi_comm_isp.h	/^} ISP_SNS_REGS_INFO_S;$/;"	t	typeref:struct:hiISP_SNS_REGS_INFO_S
ISP_SNS_SSP_TYPE	component/isp/include/hi_comm_isp.h	/^    ISP_SNS_SSP_TYPE,$/;"	e	enum:hiISP_SNS_TYPE_E
ISP_SNS_SSP_TYPE	include/hi_comm_isp.h	/^    ISP_SNS_SSP_TYPE,$/;"	e	enum:hiISP_SNS_TYPE_E
ISP_SNS_TYPE_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_SNS_TYPE_BUTT,$/;"	e	enum:hiISP_SNS_TYPE_E
ISP_SNS_TYPE_BUTT	include/hi_comm_isp.h	/^    ISP_SNS_TYPE_BUTT,$/;"	e	enum:hiISP_SNS_TYPE_E
ISP_SNS_TYPE_E	component/isp/include/hi_comm_isp.h	/^} ISP_SNS_TYPE_E;$/;"	t	typeref:enum:hiISP_SNS_TYPE_E
ISP_SNS_TYPE_E	include/hi_comm_isp.h	/^} ISP_SNS_TYPE_E;$/;"	t	typeref:enum:hiISP_SNS_TYPE_E
ISP_SSP_DATA_S	component/isp/include/hi_comm_isp.h	/^} ISP_SSP_DATA_S;$/;"	t	typeref:struct:hiISP_SSP_DATA_S
ISP_SSP_DATA_S	include/hi_comm_isp.h	/^} ISP_SSP_DATA_S;$/;"	t	typeref:struct:hiISP_SSP_DATA_S
ISP_STATE_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_STATE_BUTT$/;"	e	enum:hiISP_STATE_E
ISP_STATE_BUTT	include/hi_comm_isp.h	/^    ISP_STATE_BUTT$/;"	e	enum:hiISP_STATE_E
ISP_STATE_INIT	component/isp/include/hi_comm_isp.h	/^    ISP_STATE_INIT     = 0, $/;"	e	enum:hiISP_STATE_E
ISP_STATE_INIT	include/hi_comm_isp.h	/^    ISP_STATE_INIT     = 0, $/;"	e	enum:hiISP_STATE_E
ISP_STATE_SUCCESS	component/isp/include/hi_comm_isp.h	/^    ISP_STATE_SUCCESS  = 1,$/;"	e	enum:hiISP_STATE_E
ISP_STATE_SUCCESS	include/hi_comm_isp.h	/^    ISP_STATE_SUCCESS  = 1,$/;"	e	enum:hiISP_STATE_E
ISP_STATE_TIMEOUT	component/isp/include/hi_comm_isp.h	/^    ISP_STATE_TIMEOUT  = 2,$/;"	e	enum:hiISP_STATE_E
ISP_STATE_TIMEOUT	include/hi_comm_isp.h	/^    ISP_STATE_TIMEOUT  = 2,$/;"	e	enum:hiISP_STATE_E
ISP_STATIC_DP_BRIGHT	component/isp/include/hi_comm_isp.h	/^    ISP_STATIC_DP_BRIGHT = 0x0,  $/;"	e	enum:hiISP_STATIC_DP_TYPE_E
ISP_STATIC_DP_BRIGHT	include/hi_comm_isp.h	/^    ISP_STATIC_DP_BRIGHT = 0x0,  $/;"	e	enum:hiISP_STATIC_DP_TYPE_E
ISP_STATIC_DP_BUTT	component/isp/include/hi_comm_isp.h	/^    ISP_STATIC_DP_BUTT$/;"	e	enum:hiISP_STATIC_DP_TYPE_E
ISP_STATIC_DP_BUTT	include/hi_comm_isp.h	/^    ISP_STATIC_DP_BUTT$/;"	e	enum:hiISP_STATIC_DP_TYPE_E
ISP_STATIC_DP_DARK	component/isp/include/hi_comm_isp.h	/^    ISP_STATIC_DP_DARK,    $/;"	e	enum:hiISP_STATIC_DP_TYPE_E
ISP_STATIC_DP_DARK	include/hi_comm_isp.h	/^    ISP_STATIC_DP_DARK,    $/;"	e	enum:hiISP_STATIC_DP_TYPE_E
ISP_STATIC_DP_TYPE_E	component/isp/include/hi_comm_isp.h	/^} ISP_STATIC_DP_TYPE_E;$/;"	t	typeref:enum:hiISP_STATIC_DP_TYPE_E
ISP_STATIC_DP_TYPE_E	include/hi_comm_isp.h	/^} ISP_STATIC_DP_TYPE_E;$/;"	t	typeref:enum:hiISP_STATIC_DP_TYPE_E
ISP_STATISTICS_CFG_S	component/isp/include/hi_comm_isp.h	/^} ISP_STATISTICS_CFG_S;$/;"	t	typeref:struct:hiISP_STATISTICS_CFG_S
ISP_STATISTICS_CFG_S	include/hi_comm_isp.h	/^} ISP_STATISTICS_CFG_S;$/;"	t	typeref:struct:hiISP_STATISTICS_CFG_S
ISP_STATISTICS_CTRL_U	component/isp/include/hi_comm_isp.h	/^}ISP_STATISTICS_CTRL_U;$/;"	t	typeref:union:hiISP_STATISTICS_CTRL_U
ISP_STATISTICS_CTRL_U	include/hi_comm_isp.h	/^}ISP_STATISTICS_CTRL_U;$/;"	t	typeref:union:hiISP_STATISTICS_CTRL_U
ISP_STATISTICS_S	component/isp/include/hi_comm_isp.h	/^} ISP_STATISTICS_S;$/;"	t	typeref:struct:hiISP_STATISTICS_S
ISP_STATISTICS_S	include/hi_comm_isp.h	/^} ISP_STATISTICS_S;$/;"	t	typeref:struct:hiISP_STATISTICS_S
ISP_STATUS_E	component/isp/include/hi_comm_isp.h	/^} ISP_STATUS_E;$/;"	t	typeref:enum:hiISP_STATE_E
ISP_STATUS_E	include/hi_comm_isp.h	/^} ISP_STATUS_E;$/;"	t	typeref:enum:hiISP_STATE_E
ISP_STAT_BUF_EXIT	component/isp/firmware/drv/mkp_isp.h	563;"	d
ISP_STAT_BUF_GET	component/isp/firmware/drv/mkp_isp.h	564;"	d
ISP_STAT_BUF_INIT	component/isp/firmware/drv/mkp_isp.h	562;"	d
ISP_STAT_BUF_PUT	component/isp/firmware/drv/mkp_isp.h	565;"	d
ISP_STAT_BUF_S	component/isp/firmware/drv/isp.h	/^} ISP_STAT_BUF_S;$/;"	t	typeref:struct:hiISP_STAT_BUF_S
ISP_STAT_DRC_MEM	component/isp/firmware/drv/isp.c	91;"	d	file:
ISP_STAT_DRC_MEM_NUM	component/isp/firmware/drv/isp.c	92;"	d	file:
ISP_STAT_INFO_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_STAT_INFO_S;$/;"	t	typeref:struct:hiISP_STAT_INFO_S
ISP_STAT_KEY_U	component/isp/firmware/drv/mkp_isp.h	/^}ISP_STAT_KEY_U;$/;"	t	typeref:union:hiISP_STAT_KEY_U
ISP_STAT_NODE_S	component/isp/firmware/drv/isp.h	/^} ISP_STAT_NODE_S;$/;"	t	typeref:struct:hiISP_STAT_NODE_S
ISP_STAT_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_STAT_S;$/;"	t	typeref:struct:hiISP_STAT_S
ISP_STAT_SHADOW_MEMPHY_GET	component/isp/firmware/drv/mkp_isp.h	567;"	d
ISP_STAT_SHADOW_MEMSTATE_SET	component/isp/firmware/drv/mkp_isp.h	568;"	d
ISP_STAT_SHADOW_MEM_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_STAT_SHADOW_MEM_S;$/;"	t	typeref:struct:hiISP_STAT_SHADOW_MEM_S
ISP_STA_S	component/isp/firmware/src/arch/hi3518e/isp_statistics.c	/^} ISP_STA_S;$/;"	t	typeref:struct:hiISP_STA_S	file:
ISP_SUBFLICKER_S	component/isp/include/hi_comm_isp.h	/^} ISP_SUBFLICKER_S;$/;"	t	typeref:struct:hiISP_SUBFLICKER_S
ISP_SUBFLICKER_S	include/hi_comm_isp.h	/^} ISP_SUBFLICKER_S;$/;"	t	typeref:struct:hiISP_SUBFLICKER_S
ISP_SYNC_BUF_NODE_NUM	component/isp/firmware/drv/mkp_isp.h	491;"	d
ISP_SYNC_CFG_BUF_NODE_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_SYNC_CFG_BUF_NODE_S;$/;"	t	typeref:struct:hiISP_SYNC_CFG_BUF_NODE_S
ISP_SYNC_CFG_BUF_S	component/isp/firmware/drv/isp.h	/^} ISP_SYNC_CFG_BUF_S;$/;"	t	typeref:struct:hiISP_SYNC_CFG_BUF_S
ISP_SYNC_CFG_S	component/isp/firmware/drv/isp.h	/^} ISP_SYNC_CFG_S;$/;"	t	typeref:struct:hiISP_SYNC_CFG_S
ISP_SYNC_CFG_SET	component/isp/firmware/drv/mkp_isp.h	585;"	d
ISP_SYNC_TASK_NODE_S	component/isp/firmware/drv/isp_ext.h	/^} ISP_SYNC_TASK_NODE_S;   $/;"	t	typeref:struct:hiISP_SYNC_TASK_NODE_S
ISP_SYNC_TSK_CTX_S	component/isp/firmware/drv/isp_st.c	/^ } ISP_SYNC_TSK_CTX_S; $/;"	t	typeref:struct:hiISP_SYNC_TSK_CTX_S	file:
ISP_SYNC_TSK_GET_CTX	component/isp/firmware/drv/isp_st.c	35;"	d	file:
ISP_SYNC_TSK_MAX_NODES	component/isp/firmware/drv/isp_st.c	33;"	d	file:
ISP_SYNC_TSK_METHOD_BUTT	component/isp/firmware/drv/isp_ext.h	/^    ISP_SYNC_TSK_METHOD_BUTT$/;"	e	enum:hiISP_SYNC_TSK_METHOD_E
ISP_SYNC_TSK_METHOD_E	component/isp/firmware/drv/isp_ext.h	/^} ISP_SYNC_TSK_METHOD_E;$/;"	t	typeref:enum:hiISP_SYNC_TSK_METHOD_E
ISP_SYNC_TSK_METHOD_HW_IRQ	component/isp/firmware/drv/isp_ext.h	/^    ISP_SYNC_TSK_METHOD_HW_IRQ = 0,$/;"	e	enum:hiISP_SYNC_TSK_METHOD_E
ISP_SYNC_TSK_METHOD_TSKLET	component/isp/firmware/drv/isp_ext.h	/^    ISP_SYNC_TSK_METHOD_TSKLET,$/;"	e	enum:hiISP_SYNC_TSK_METHOD_E
ISP_SYNC_TSK_METHOD_WORKQUE	component/isp/firmware/drv/isp_ext.h	/^    ISP_SYNC_TSK_METHOD_WORKQUE,$/;"	e	enum:hiISP_SYNC_TSK_METHOD_E
ISP_SYNC_TSK_TRIG_POS_E	component/isp/firmware/drv/isp_st.c	/^} ISP_SYNC_TSK_TRIG_POS_E;$/;"	t	typeref:enum:hiISP_SYNC_TSK_TRIG_POS_E	file:
ISP_SearchAlg	component/isp/firmware/src/algorithms/isp_alg.h	/^static inline ISP_ALG_NODE_S * ISP_SearchAlg(ISP_ALG_NODE_S *astAlgs)$/;"	f
ISP_SearchLib	component/isp/firmware/src/algorithms/isp_alg.h	/^static inline ISP_LIB_NODE_S * ISP_SearchLib(ISP_LIB_NODE_S *astLibs, const ALG_LIB_S *pstLib)$/;"	f
ISP_SensorExit	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^HI_S32 ISP_SensorExit(ISP_DEV IspDev)$/;"	f
ISP_SensorGetBlc	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^HI_S32 ISP_SensorGetBlc(ISP_DEV IspDev, ISP_CMOS_BLACK_LEVEL_S **ppstSnsBlackLevel)$/;"	f
ISP_SensorGetDefault	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^HI_S32 ISP_SensorGetDefault(ISP_DEV IspDev, ISP_CMOS_DEFAULT_S **ppstSnsDft)$/;"	f
ISP_SensorGetId	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^HI_S32 ISP_SensorGetId(ISP_DEV IspDev, SENSOR_ID *pSensorId)$/;"	f
ISP_SensorGetMaxResolution	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^HI_S32 ISP_SensorGetMaxResolution(ISP_DEV IspDev, ISP_CMOS_SENSOR_MAX_RESOLUTION_S **ppstSnsMaxResolution)$/;"	f
ISP_SensorGetSnsReg	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^HI_S32 ISP_SensorGetSnsReg(ISP_DEV IspDev, ISP_SNS_REGS_INFO_S **ppstSnsRegInfo)$/;"	f
ISP_SensorInit	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^HI_S32 ISP_SensorInit(ISP_DEV IspDev)$/;"	f
ISP_SensorRegCallBack	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^HI_S32 ISP_SensorRegCallBack(ISP_DEV IspDev, SENSOR_ID SensorId, ISP_SENSOR_REGISTER_S *pstRegister)$/;"	f
ISP_SensorSetImageMode	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^HI_S32 ISP_SensorSetImageMode(ISP_DEV IspDev, ISP_CMOS_SENSOR_IMAGE_MODE_S *pstSnsImageMode)$/;"	f
ISP_SensorSetPixelDetect	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^HI_S32 ISP_SensorSetPixelDetect(ISP_DEV IspDev, HI_BOOL bEnable)$/;"	f
ISP_SensorSetWDRMode	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^HI_S32 ISP_SensorSetWDRMode(ISP_DEV IspDev, HI_U8 u8Mode)$/;"	f
ISP_SensorUpdateAll	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^HI_S32 ISP_SensorUpdateAll(ISP_DEV IspDev)$/;"	f
ISP_SensorUpdateBlc	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^HI_S32 ISP_SensorUpdateBlc(ISP_DEV IspDev)$/;"	f
ISP_SensorUpdateDefault	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^HI_S32 ISP_SensorUpdateDefault(ISP_DEV IspDev)$/;"	f
ISP_SensorUpdateSnsReg	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^HI_S32 ISP_SensorUpdateSnsReg(ISP_DEV IspDev)$/;"	f
ISP_SetCalibrateAttr	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32  ISP_SetCalibrateAttr(VI_DEV ViDev, ISP_FPN_CALIBRATE_ATTR_S *pstCalibrate)$/;"	f
ISP_SetCorrectionAttr	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32 ISP_SetCorrectionAttr(VI_DEV ViDev, const ISP_FPN_ATTR_S *pstCorrection)$/;"	f
ISP_SetDCFInfo	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_SetDCFInfo(ISP_DEV IspDev,ISP_DCF_INFO_S *pstIspDCF)$/;"	f
ISP_SetIntEnable	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_SetIntEnable(ISP_DEV IspDev, HI_BOOL bEn)$/;"	f
ISP_SetModParam	component/isp/firmware/drv/isp.c	/^HI_S32 ISP_SetModParam(ISP_MOD_PARAM_S *pstIspModParam)$/;"	f
ISP_SharpenCtrl	component/isp/firmware/src/algorithms/isp_sharpen.c	/^HI_S32 ISP_SharpenCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_SharpenExit	component/isp/firmware/src/algorithms/isp_sharpen.c	/^HI_S32 ISP_SharpenExit(ISP_DEV IspDev)$/;"	f
ISP_SharpenInit	component/isp/firmware/src/algorithms/isp_sharpen.c	/^HI_S32 ISP_SharpenInit(ISP_DEV IspDev)$/;"	f
ISP_SharpenRun	component/isp/firmware/src/algorithms/isp_sharpen.c	/^HI_S32 ISP_SharpenRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_Sharpen_GetRegCfg	component/isp/firmware/src/algorithms/isp_sharpen.c	/^HI_S32 ISP_Sharpen_GetRegCfg(HI_U32 iso, HI_U32 expTime, ISP_DEV IspDev, ISP_SHARPEN_REG_CFG_S *pstSharpenReg)$/;"	f
ISP_StatisticsExit	component/isp/firmware/src/arch/hi3518e/isp_statistics.c	/^HI_S32 ISP_StatisticsExit(ISP_DEV IspDev)$/;"	f
ISP_StatisticsGetBuf	component/isp/firmware/src/arch/hi3518e/isp_statistics.c	/^HI_S32 ISP_StatisticsGetBuf(ISP_DEV IspDev, HI_VOID **ppStat)$/;"	f
ISP_StatisticsInit	component/isp/firmware/src/arch/hi3518e/isp_statistics.c	/^HI_S32 ISP_StatisticsInit(ISP_DEV IspDev)$/;"	f
ISP_StatisticsPutBuf	component/isp/firmware/src/arch/hi3518e/isp_statistics.c	/^HI_S32 ISP_StatisticsPutBuf(ISP_DEV IspDev)$/;"	f
ISP_SwitchImageMode	component/isp/firmware/src/main/isp_main.c	/^HI_S32 ISP_SwitchImageMode(ISP_DEV IspDev)$/;"	f
ISP_SwitchWDRMode	component/isp/firmware/src/main/isp_main.c	/^HI_S32 ISP_SwitchWDRMode(ISP_DEV IspDev)$/;"	f
ISP_SyncCfgSet	component/isp/firmware/src/arch/hi3518e/isp_regcfg.c	/^HI_S32 ISP_SyncCfgSet(ISP_DEV IspDev)$/;"	f
ISP_TRACE	component/isp/include/hi_isp_debug.h	31;"	d
ISP_TRACE	include/hi_isp_debug.h	31;"	d
ISP_Test_Exit	component/isp/firmware/drv/isp.c	/^static int ISP_Test_Exit(void)$/;"	f	file:
ISP_Test_Init	component/isp/firmware/drv/isp.c	/^static int ISP_Test_Init(void)$/;"	f	file:
ISP_UNDEF_INT	component/isp/firmware/drv/mkp_isp.h	547;"	d
ISP_UVNR_ATTR	component/isp/firmware/src/algorithms/isp_uvnr.c	/^}ISP_UVNR_ATTR;$/;"	t	typeref:struct:hiHI_ISP_UVNR_ATTR	file:
ISP_UVNR_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_UVNR_ATTR_S;$/;"	t	typeref:struct:hiISP_UVNR_ATTR_S
ISP_UVNR_ATTR_S	include/hi_comm_isp.h	/^} ISP_UVNR_ATTR_S;$/;"	t	typeref:struct:hiISP_UVNR_ATTR_S
ISP_UVNR_AUTO_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_UVNR_AUTO_ATTR_S;$/;"	t	typeref:struct:hiISP_UVNR_AUTO_ATTR_S
ISP_UVNR_AUTO_ATTR_S	include/hi_comm_isp.h	/^} ISP_UVNR_AUTO_ATTR_S;$/;"	t	typeref:struct:hiISP_UVNR_AUTO_ATTR_S
ISP_UVNR_MANUAL_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_UVNR_MANUAL_ATTR_S;$/;"	t	typeref:struct:hiISP_UVNR_MANUAL_ATTR_S
ISP_UVNR_MANUAL_ATTR_S	include/hi_comm_isp.h	/^} ISP_UVNR_MANUAL_ATTR_S;$/;"	t	typeref:struct:hiISP_UVNR_MANUAL_ATTR_S
ISP_UVNR_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_UVNR_REG_CFG_S;$/;"	t	typeref:struct:hiISP_UVNR_REG_CFG_S
ISP_UpdateDCFInfo	component/isp/firmware/src/main/isp_main.c	/^HI_S32 ISP_UpdateDCFInfo(ISP_DEV IspDev)$/;"	f
ISP_UpdateProcParam	component/isp/firmware/src/main/isp_proc.c	/^HI_S32 ISP_UpdateProcParam(ISP_DEV IspDev)$/;"	f
ISP_UvnrCtrl	component/isp/firmware/src/algorithms/isp_uvnr.c	/^HI_S32 ISP_UvnrCtrl(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
ISP_UvnrExit	component/isp/firmware/src/algorithms/isp_uvnr.c	/^HI_S32 ISP_UvnrExit(ISP_DEV IspDev)$/;"	f
ISP_UvnrFw	component/isp/firmware/src/algorithms/isp_uvnr.c	/^HI_S32 ISP_UvnrFw(HI_U32 u32iso, ISP_UVNR_ATTR *pstUVNRCfg, ISP_UVNR_REG_CFG_S * isp_uvnr_reg)$/;"	f
ISP_UvnrInit	component/isp/firmware/src/algorithms/isp_uvnr.c	/^HI_S32 ISP_UvnrInit(ISP_DEV IspDev)$/;"	f
ISP_UvnrRun	component/isp/firmware/src/algorithms/isp_uvnr.c	/^HI_S32 ISP_UvnrRun(ISP_DEV IspDev, const HI_VOID *pStatInfo,$/;"	f
ISP_Uvnr_GetValueFromLut	component/isp/firmware/src/algorithms/isp_uvnr.c	/^static HI_FLOAT ISP_Uvnr_GetValueFromLut (HI_S32 x, const HI_S32 * xLut, HI_FLOAT * yLut, HI_S32 length)$/;"	f	file:
ISP_VD_INFO_S	component/isp/include/hi_comm_isp.h	/^}ISP_VD_INFO_S;$/;"	t	typeref:struct:hiISP_VD_INFO_S
ISP_VD_INFO_S	include/hi_comm_isp.h	/^}ISP_VD_INFO_S;$/;"	t	typeref:struct:hiISP_VD_INFO_S
ISP_VD_TIMEOUT_S	component/isp/firmware/drv/mkp_isp.h	/^}ISP_VD_TIMEOUT_S;$/;"	t	typeref:struct:hiISP_VD_TIMEOUT_S
ISP_VERSION	component/isp/firmware/drv/mkp_isp.h	29;"	d
ISP_VERSION_MAGIC	component/isp/firmware/src/main/mpi_isp_entry.c	83;"	d	file:
ISP_VERSION_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_VERSION_S;$/;"	t	typeref:struct:hiISP_VERSION_S
ISP_VER_PRIX	component/isp/firmware/drv/mkp_isp.h	28;"	d
ISP_VREG_BASE	component/isp/include/hi_vreg.h	53;"	d
ISP_VREG_BASE	include/hi_vreg.h	53;"	d
ISP_VREG_SIZE	component/isp/include/hi_vreg.h	54;"	d
ISP_VREG_SIZE	include/hi_vreg.h	54;"	d
ISP_WB_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_WB_ATTR_S;$/;"	t	typeref:struct:hiISP_WB_ATTR_S
ISP_WB_ATTR_S	include/hi_comm_isp.h	/^} ISP_WB_ATTR_S;$/;"	t	typeref:struct:hiISP_WB_ATTR_S
ISP_WB_BAYER_STATISTICS_INFO_S	component/isp/include/hi_comm_isp.h	/^} ISP_WB_BAYER_STATISTICS_INFO_S; $/;"	t	typeref:struct:hiISP_WB_BAYER_STATISTICS_S
ISP_WB_BAYER_STATISTICS_INFO_S	include/hi_comm_isp.h	/^} ISP_WB_BAYER_STATISTICS_INFO_S; $/;"	t	typeref:struct:hiISP_WB_BAYER_STATISTICS_S
ISP_WB_INFO_S	component/isp/include/hi_comm_isp.h	/^}ISP_WB_INFO_S;$/;"	t	typeref:struct:hiISP_WB_INFO_S
ISP_WB_INFO_S	include/hi_comm_isp.h	/^}ISP_WB_INFO_S;$/;"	t	typeref:struct:hiISP_WB_INFO_S
ISP_WB_RGB_STATISTICS_INFO_S	component/isp/include/hi_comm_isp.h	/^} ISP_WB_RGB_STATISTICS_INFO_S; $/;"	t	typeref:struct:hiISP_WB_RGB_STATISTICS_S
ISP_WB_RGB_STATISTICS_INFO_S	include/hi_comm_isp.h	/^} ISP_WB_RGB_STATISTICS_INFO_S; $/;"	t	typeref:struct:hiISP_WB_RGB_STATISTICS_S
ISP_WB_STATISTICS_CFG_PARA_S	component/isp/include/hi_comm_isp.h	/^} ISP_WB_STATISTICS_CFG_PARA_S;$/;"	t	typeref:struct:hiISP_WB_STATISTICS_CFG_PARA_S
ISP_WB_STATISTICS_CFG_PARA_S	include/hi_comm_isp.h	/^} ISP_WB_STATISTICS_CFG_PARA_S;$/;"	t	typeref:struct:hiISP_WB_STATISTICS_CFG_PARA_S
ISP_WB_STATISTICS_CFG_S	component/isp/include/hi_comm_isp.h	/^} ISP_WB_STATISTICS_CFG_S;$/;"	t	typeref:struct:hiISP_WB_STATISTICS_CFG_S
ISP_WB_STATISTICS_CFG_S	include/hi_comm_isp.h	/^} ISP_WB_STATISTICS_CFG_S;$/;"	t	typeref:struct:hiISP_WB_STATISTICS_CFG_S
ISP_WB_STATISTICS_S	component/isp/include/hi_comm_isp.h	/^} ISP_WB_STATISTICS_S;$/;"	t	typeref:struct:hiISP_WB_STATISTICS_S
ISP_WB_STATISTICS_S	include/hi_comm_isp.h	/^} ISP_WB_STATISTICS_S;$/;"	t	typeref:struct:hiISP_WB_STATISTICS_S
ISP_WDRCfgSet	component/isp/firmware/src/main/isp_main.c	/^HI_S32 ISP_WDRCfgSet(ISP_DEV IspDev)$/;"	f
ISP_WDR_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_WDR_CFG_S;$/;"	t	typeref:struct:hiISP_WDR_CFG_S
ISP_WDR_CFG_SET	component/isp/firmware/drv/mkp_isp.h	586;"	d
ISP_WDR_FS_ATTR_S	component/isp/include/hi_comm_isp.h	/^} ISP_WDR_FS_ATTR_S;$/;"	t	typeref:struct:hiISP_WDR_FS_ATTR_S
ISP_WDR_FS_ATTR_S	include/hi_comm_isp.h	/^} ISP_WDR_FS_ATTR_S;$/;"	t	typeref:struct:hiISP_WDR_FS_ATTR_S
ISP_WDR_MODE_S	component/isp/include/hi_comm_isp.h	/^} ISP_WDR_MODE_S;$/;"	t	typeref:struct:hiISP_WDR_MODE_S
ISP_WDR_MODE_S	include/hi_comm_isp.h	/^} ISP_WDR_MODE_S;$/;"	t	typeref:struct:hiISP_WDR_MODE_S
ISP_WDR_MODE_SET	component/isp/include/hi_comm_3a.h	/^    ISP_WDR_MODE_SET = 8000,$/;"	e	enum:hiISP_CTRL_CMD_E
ISP_WDR_MODE_SET	include/hi_comm_3a.h	/^    ISP_WDR_MODE_SET = 8000,$/;"	e	enum:hiISP_CTRL_CMD_E
ISP_WDR_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^} ISP_WDR_REG_CFG_S;$/;"	t	typeref:struct:hiISP_WDR_REG_CFG_S
ISP_close	component/isp/firmware/drv/isp.c	/^static int ISP_close(void *private_data)$/;"	f	file:
ISP_init	init/sdk_init.c	/^static HI_S32 ISP_init(void)$/;"	f	file:
ISP_ioctl	component/isp/firmware/drv/isp.c	/^static long ISP_ioctl(unsigned int cmd, unsigned long arg, void *private_data)$/;"	f	file:
ISP_open	component/isp/firmware/drv/isp.c	/^static int ISP_open(void *private_data)$/;"	f	file:
IS_2to1_WDR_MODE	component/isp/firmware/drv/mkp_isp.h	500;"	d
IS_2to1_WDR_MODE	component/isp/include/hi_comm_3a.h	35;"	d
IS_2to1_WDR_MODE	include/hi_comm_3a.h	35;"	d
IS_3to1_WDR_MODE	component/isp/firmware/drv/mkp_isp.h	501;"	d
IS_3to1_WDR_MODE	component/isp/include/hi_comm_3a.h	36;"	d
IS_3to1_WDR_MODE	include/hi_comm_3a.h	36;"	d
IS_4to1_WDR_MODE	component/isp/firmware/drv/mkp_isp.h	502;"	d
IS_4to1_WDR_MODE	component/isp/include/hi_comm_3a.h	37;"	d
IS_4to1_WDR_MODE	include/hi_comm_3a.h	37;"	d
IS_BUILT_IN_WDR_MODE	component/isp/firmware/drv/mkp_isp.h	498;"	d
IS_BUILT_IN_WDR_MODE	component/isp/include/hi_comm_3a.h	33;"	d
IS_BUILT_IN_WDR_MODE	include/hi_comm_3a.h	33;"	d
IS_FS_WDR_MODE	component/isp/firmware/drv/mkp_isp.h	499;"	d
IS_FS_WDR_MODE	component/isp/include/hi_comm_3a.h	34;"	d
IS_FS_WDR_MODE	include/hi_comm_3a.h	34;"	d
IS_FULL_WDR_MODE	component/isp/firmware/drv/mkp_isp.h	503;"	d
IS_FULL_WDR_MODE	component/isp/include/hi_comm_3a.h	38;"	d
IS_FULL_WDR_MODE	include/hi_comm_3a.h	38;"	d
IS_HALF_WDR_MODE	component/isp/firmware/drv/mkp_isp.h	504;"	d
IS_HALF_WDR_MODE	component/isp/include/hi_comm_3a.h	39;"	d
IS_HALF_WDR_MODE	include/hi_comm_3a.h	39;"	d
IS_LINEAR_MODE	component/isp/firmware/drv/mkp_isp.h	496;"	d
IS_LINEAR_MODE	component/isp/include/hi_comm_3a.h	31;"	d
IS_LINEAR_MODE	include/hi_comm_3a.h	31;"	d
IS_LINE_WDR_MODE	component/isp/firmware/drv/mkp_isp.h	505;"	d
IS_LINE_WDR_MODE	component/isp/include/hi_comm_3a.h	40;"	d
IS_LINE_WDR_MODE	include/hi_comm_3a.h	40;"	d
IS_LITTLE_END	include/hi_math.h	/^__inline static HI_BOOL IS_LITTLE_END(void)$/;"	f
IS_WDR_MODE	component/isp/firmware/drv/mkp_isp.h	497;"	d
IS_WDR_MODE	component/isp/include/hi_comm_3a.h	32;"	d
IS_WDR_MODE	include/hi_comm_3a.h	32;"	d
ITX	include/hi_comm_vpss.h	/^    HI_U8 ITX;         \/*[0, 255]*\/$/;"	m	struct:__anon9
IVE2_ALIGN	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	40;"	d	file:
IVE_16BIT_TO_8BIT_CTRL_S	include/hi_ive.h	/^}IVE_16BIT_TO_8BIT_CTRL_S;$/;"	t	typeref:struct:hiIVE_16BIT_TO_8BIT_CTRL_S
IVE_16BIT_TO_8BIT_MODE_BUTT	include/hi_ive.h	/^	IVE_16BIT_TO_8BIT_MODE_BUTT$/;"	e	enum:hiIVE_16BIT_TO_8BIT_MODE_E
IVE_16BIT_TO_8BIT_MODE_E	include/hi_ive.h	/^}IVE_16BIT_TO_8BIT_MODE_E;$/;"	t	typeref:enum:hiIVE_16BIT_TO_8BIT_MODE_E
IVE_16BIT_TO_8BIT_MODE_S16_TO_S8	include/hi_ive.h	/^	IVE_16BIT_TO_8BIT_MODE_S16_TO_S8		=  0x0,$/;"	e	enum:hiIVE_16BIT_TO_8BIT_MODE_E
IVE_16BIT_TO_8BIT_MODE_S16_TO_U8_ABS	include/hi_ive.h	/^	IVE_16BIT_TO_8BIT_MODE_S16_TO_U8_ABS	=  0x1,$/;"	e	enum:hiIVE_16BIT_TO_8BIT_MODE_E
IVE_16BIT_TO_8BIT_MODE_S16_TO_U8_BIAS	include/hi_ive.h	/^	IVE_16BIT_TO_8BIT_MODE_S16_TO_U8_BIAS	=  0x2,$/;"	e	enum:hiIVE_16BIT_TO_8BIT_MODE_E
IVE_16BIT_TO_8BIT_MODE_U16_TO_U8	include/hi_ive.h	/^	IVE_16BIT_TO_8BIT_MODE_U16_TO_U8		=  0x3,$/;"	e	enum:hiIVE_16BIT_TO_8BIT_MODE_E
IVE_8BIT_U	include/hi_comm_ive.h	/^}IVE_8BIT_U;	$/;"	t	typeref:union:hiIVE_8BIT_U
IVE_ADD_CTRL_S	include/hi_ive.h	/^}IVE_ADD_CTRL_S;$/;"	t	typeref:struct:hiIVE_ADD_CTRL_S
IVE_ALIGN	sample/common/sample_comm_ive.h	33;"	d
IVE_ANN_MLP_ACTIV_FUNC_BUTT	include/hi_ive.h	/^    IVE_ANN_MLP_ACTIV_FUNC_BUTT$/;"	e	enum:hiIVE_ANN_MLP_ACTIV_FUNC_E
IVE_ANN_MLP_ACTIV_FUNC_E	include/hi_ive.h	/^}IVE_ANN_MLP_ACTIV_FUNC_E;$/;"	t	typeref:enum:hiIVE_ANN_MLP_ACTIV_FUNC_E
IVE_ANN_MLP_ACTIV_FUNC_GAUSSIAN	include/hi_ive.h	/^    IVE_ANN_MLP_ACTIV_FUNC_GAUSSIAN     = 0x2,$/;"	e	enum:hiIVE_ANN_MLP_ACTIV_FUNC_E
IVE_ANN_MLP_ACTIV_FUNC_IDENTITY	include/hi_ive.h	/^    IVE_ANN_MLP_ACTIV_FUNC_IDENTITY     = 0x0,$/;"	e	enum:hiIVE_ANN_MLP_ACTIV_FUNC_E
IVE_ANN_MLP_ACTIV_FUNC_SIGMOID_SYM	include/hi_ive.h	/^    IVE_ANN_MLP_ACTIV_FUNC_SIGMOID_SYM  = 0x1,$/;"	e	enum:hiIVE_ANN_MLP_ACTIV_FUNC_E
IVE_ANN_MLP_MODEL_S	include/hi_ive.h	/^}IVE_ANN_MLP_MODEL_S;$/;"	t	typeref:struct:hiIVE_ANN_MLP_MODEL_S
IVE_BG_LIFE_S	include/hi_ive.h	/^}IVE_BG_LIFE_S;$/;"	t	typeref:struct:hiIVE_BG_LIFE_S
IVE_BG_MODEL_PIX_S	include/hi_ive.h	/^}IVE_BG_MODEL_PIX_S;$/;"	t	typeref:struct:hiIVE_BG_MODEL_PIX_S
IVE_BG_STAT_DATA_S	include/hi_ive.h	/^}IVE_BG_STAT_DATA_S;$/;"	t	typeref:struct:hiIVE_BG_STAT_DATA_S
IVE_CANDI_BG_PIX_S	include/hi_ive.h	/^}IVE_CANDI_BG_PIX_S;$/;"	t	typeref:struct:hiIVE_CANDI_BG_PIX_S
IVE_CANNY_HYS_EDGE_CTRL_S	include/hi_ive.h	/^} IVE_CANNY_HYS_EDGE_CTRL_S;$/;"	t	typeref:struct:hiIVE_CANNY_HYS_EDGE_CTRL_S
IVE_CANNY_STACK_SIZE_S	include/hi_ive.h	/^}IVE_CANNY_STACK_SIZE_S;$/;"	t	typeref:struct:hiIVE_CANNY_STACK_SIZE_S
IVE_CCBLOB_S	include/hi_ive.h	/^}IVE_CCBLOB_S;$/;"	t	typeref:struct:hiIVE_CCBLOB_S
IVE_CCL_CTRL_S	include/hi_ive.h	/^}IVE_CCL_CTRL_S;$/;"	t	typeref:struct:hiIVE_CCL_CTRL_S
IVE_CHAR_CALH	sample/common/sample_comm_ive.h	35;"	d
IVE_CHAR_CALW	sample/common/sample_comm_ive.h	34;"	d
IVE_CHAR_NUM	sample/common/sample_comm_ive.h	36;"	d
IVE_CLOSE_FILE	sample/common/sample_comm_ive.h	97;"	d
IVE_CSC_CTRL_S	include/hi_ive.h	/^}IVE_CSC_CTRL_S;$/;"	t	typeref:struct:hiIVE_CSC_CTRL_S
IVE_CSC_MODE_BUTT	include/hi_ive.h	/^    IVE_CSC_MODE_BUTT$/;"	e	enum:hiIVE_CSC_MODE_E
IVE_CSC_MODE_E	include/hi_ive.h	/^}IVE_CSC_MODE_E;$/;"	t	typeref:enum:hiIVE_CSC_MODE_E
IVE_CSC_MODE_PIC_BT601_RGB2YUV	include/hi_ive.h	/^	IVE_CSC_MODE_PIC_BT601_RGB2YUV   =  0xa,   	\/*CSC: RGB2YUV, picture transfer mode, Y:[16, 235],U\\V:[16, 240]*\/$/;"	e	enum:hiIVE_CSC_MODE_E
IVE_CSC_MODE_PIC_BT601_YUV2HSV	include/hi_ive.h	/^	IVE_CSC_MODE_PIC_BT601_YUV2HSV   =  0x4,	\/*CSC: YUV2HSV, picture transfer mode, HSV value range [0, 255]*\/$/;"	e	enum:hiIVE_CSC_MODE_E
IVE_CSC_MODE_PIC_BT601_YUV2LAB	include/hi_ive.h	/^	IVE_CSC_MODE_PIC_BT601_YUV2LAB   =  0x6,	\/*CSC: YUV2LAB, picture transfer mode, Lab value range [0, 255]*\/$/;"	e	enum:hiIVE_CSC_MODE_E
IVE_CSC_MODE_PIC_BT601_YUV2RGB	include/hi_ive.h	/^    IVE_CSC_MODE_PIC_BT601_YUV2RGB   =  0x2,	\/*CSC: YUV2RGB, picture transfer mode, RGB value range [0, 255]*\/$/;"	e	enum:hiIVE_CSC_MODE_E
IVE_CSC_MODE_PIC_BT709_RGB2YUV	include/hi_ive.h	/^	IVE_CSC_MODE_PIC_BT709_RGB2YUV   =  0xb,	\/*CSC: RGB2YUV, picture transfer mode, Y:[16, 235],U\\V:[16, 240]*\/$/;"	e	enum:hiIVE_CSC_MODE_E
IVE_CSC_MODE_PIC_BT709_YUV2HSV	include/hi_ive.h	/^	IVE_CSC_MODE_PIC_BT709_YUV2HSV   =  0x5,	\/*CSC: YUV2HSV, picture transfer mode, HSV value range [0, 255]*\/$/;"	e	enum:hiIVE_CSC_MODE_E
IVE_CSC_MODE_PIC_BT709_YUV2LAB	include/hi_ive.h	/^	IVE_CSC_MODE_PIC_BT709_YUV2LAB   =  0x7,	\/*CSC: YUV2LAB, picture transfer mode, Lab value range [0, 255]*\/$/;"	e	enum:hiIVE_CSC_MODE_E
IVE_CSC_MODE_PIC_BT709_YUV2RGB	include/hi_ive.h	/^    IVE_CSC_MODE_PIC_BT709_YUV2RGB   =  0x3,	\/*CSC: YUV2RGB, picture transfer mode, RGB value range [0, 255]*\/$/;"	e	enum:hiIVE_CSC_MODE_E
IVE_CSC_MODE_VIDEO_BT601_RGB2YUV	include/hi_ive.h	/^	IVE_CSC_MODE_VIDEO_BT601_RGB2YUV =  0x8,   	\/*CSC: RGB2YUV, video transfer mode, YUV value range [0, 255]*\/$/;"	e	enum:hiIVE_CSC_MODE_E
IVE_CSC_MODE_VIDEO_BT601_YUV2RGB	include/hi_ive.h	/^    IVE_CSC_MODE_VIDEO_BT601_YUV2RGB =  0x0,	\/*CSC: YUV2RGB, video transfer mode, RGB value range [16, 235]*\/    $/;"	e	enum:hiIVE_CSC_MODE_E
IVE_CSC_MODE_VIDEO_BT709_RGB2YUV	include/hi_ive.h	/^	IVE_CSC_MODE_VIDEO_BT709_RGB2YUV =  0x9,	\/*CSC: RGB2YUV, video transfer mode, YUV value range [0, 255]*\/$/;"	e	enum:hiIVE_CSC_MODE_E
IVE_CSC_MODE_VIDEO_BT709_YUV2RGB	include/hi_ive.h	/^    IVE_CSC_MODE_VIDEO_BT709_YUV2RGB =  0x1,	\/*CSC: YUV2RGB, video transfer mode, RGB value range [16, 235]*\/$/;"	e	enum:hiIVE_CSC_MODE_E
IVE_DATA_S	include/hi_comm_ive.h	/^}IVE_DATA_S;$/;"	t	typeref:struct:hiIVE_DATA_S
IVE_DILATE_CTRL_S	include/hi_ive.h	/^}IVE_DILATE_CTRL_S;$/;"	t	typeref:struct:hiIVE_DILATE_CTRL_S
IVE_DMA_CTRL_S	include/hi_ive.h	/^}IVE_DMA_CTRL_S;$/;"	t	typeref:struct:hiIVE_DMA_CTRL_S
IVE_DMA_MODE_BUTT	include/hi_ive.h	/^    IVE_DMA_MODE_BUTT$/;"	e	enum:hiIVE_DMA_MODE_E
IVE_DMA_MODE_DIRECT_COPY	include/hi_ive.h	/^    IVE_DMA_MODE_DIRECT_COPY    =  0x0,$/;"	e	enum:hiIVE_DMA_MODE_E
IVE_DMA_MODE_E	include/hi_ive.h	/^}IVE_DMA_MODE_E;$/;"	t	typeref:enum:hiIVE_DMA_MODE_E
IVE_DMA_MODE_INTERVAL_COPY	include/hi_ive.h	/^    IVE_DMA_MODE_INTERVAL_COPY  =  0x1,$/;"	e	enum:hiIVE_DMA_MODE_E
IVE_DMA_MODE_SET_3BYTE	include/hi_ive.h	/^    IVE_DMA_MODE_SET_3BYTE      =  0x2,$/;"	e	enum:hiIVE_DMA_MODE_E
IVE_DMA_MODE_SET_8BYTE	include/hi_ive.h	/^    IVE_DMA_MODE_SET_8BYTE      =  0x3,$/;"	e	enum:hiIVE_DMA_MODE_E
IVE_DST_DATA_S	include/hi_comm_ive.h	/^typedef IVE_DATA_S IVE_DST_DATA_S;$/;"	t
IVE_DST_IMAGE_S	include/hi_comm_ive.h	/^typedef IVE_IMAGE_S IVE_DST_IMAGE_S;$/;"	t
IVE_DST_MEM_INFO_S	include/hi_comm_ive.h	/^typedef IVE_MEM_INFO_S IVE_DST_MEM_INFO_S;$/;"	t
IVE_DetectDestory	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^int IVE_DetectDestory(IVE_MD* pstIveMd)$/;"	f
IVE_DetectInit	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^int IVE_DetectInit(IVE_MD* pstIveMd)$/;"	f
IVE_EQUALIZE_HIST_CTRL_MEM_S	include/hi_ive.h	/^}IVE_EQUALIZE_HIST_CTRL_MEM_S;$/;"	t	typeref:struct:hiIVE_EQUALIZE_HIST_CTRL_MEM_S
IVE_EQUALIZE_HIST_CTRL_S	include/hi_ive.h	/^}IVE_EQUALIZE_HIST_CTRL_S;$/;"	t	typeref:struct:hiIVE_EQUALIZE_HIST_CTRL_S
IVE_ERODE_CTRL_S	include/hi_ive.h	/^}IVE_ERODE_CTRL_S;$/;"	t	typeref:struct:hiIVE_ERODE_CTRL_S
IVE_FG_STAT_DATA_S	include/hi_ive.h	/^}IVE_FG_STAT_DATA_S;$/;"	t	typeref:struct:hiIVE_FG_STAT_DATA_S
IVE_FILE_NAME_LEN	sample/common/sample_comm_ive.h	37;"	d
IVE_FILTER_AND_CSC_CTRL_S	include/hi_ive.h	/^}IVE_FILTER_AND_CSC_CTRL_S;$/;"	t	typeref:struct:hiIVE_FILTER_AND_CSC_CTRL_S
IVE_FILTER_CTRL_S	include/hi_ive.h	/^}IVE_FILTER_CTRL_S;$/;"	t	typeref:struct:hiIVE_FILTER_CTRL_S
IVE_GMM_CTRL_S	include/hi_ive.h	/^}IVE_GMM_CTRL_S;$/;"	t	typeref:struct:hiIVE_GMM_CTRL_S
IVE_GRAD_FG_CTRL_S	include/hi_ive.h	/^}IVE_GRAD_FG_CTRL_S;$/;"	t	typeref:struct:hiIVE_GRAD_FG_CTRL_S
IVE_GRAD_FG_MODE_BUTT	include/hi_ive.h	/^    IVE_GRAD_FG_MODE_BUTT$/;"	e	enum:hiIVE_GRAD_FG_MODE_E
IVE_GRAD_FG_MODE_E	include/hi_ive.h	/^}IVE_GRAD_FG_MODE_E;$/;"	t	typeref:enum:hiIVE_GRAD_FG_MODE_E
IVE_GRAD_FG_MODE_FIND_MIN_GRAD	include/hi_ive.h	/^    IVE_GRAD_FG_MODE_FIND_MIN_GRAD =  0x1, $/;"	e	enum:hiIVE_GRAD_FG_MODE_E
IVE_GRAD_FG_MODE_USE_CUR_GRAD	include/hi_ive.h	/^    IVE_GRAD_FG_MODE_USE_CUR_GRAD  =  0x0, $/;"	e	enum:hiIVE_GRAD_FG_MODE_E
IVE_HANDLE	include/hi_common.h	/^typedef HI_S32 IVE_HANDLE;$/;"	t
IVE_HIST_NUM	include/hi_ive.h	30;"	d
IVE_IMAGE_S	include/hi_comm_ive.h	/^}IVE_IMAGE_S;$/;"	t	typeref:struct:hiIVE_IMAGE_S
IVE_IMAGE_TYPE_BUTT	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_BUTT$/;"	e	enum:hiIVE_IMAGE_TYPE_E
IVE_IMAGE_TYPE_E	include/hi_comm_ive.h	/^}IVE_IMAGE_TYPE_E;$/;"	t	typeref:enum:hiIVE_IMAGE_TYPE_E
IVE_IMAGE_TYPE_S16C1	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_S16C1          =  0x8,$/;"	e	enum:hiIVE_IMAGE_TYPE_E
IVE_IMAGE_TYPE_S32C1	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_S32C1          =  0xc,		$/;"	e	enum:hiIVE_IMAGE_TYPE_E
IVE_IMAGE_TYPE_S64C1	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_S64C1          =  0xe,$/;"	e	enum:hiIVE_IMAGE_TYPE_E
IVE_IMAGE_TYPE_S8C1	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_S8C1           =  0x1,$/;"	e	enum:hiIVE_IMAGE_TYPE_E
IVE_IMAGE_TYPE_S8C2_PACKAGE	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_S8C2_PACKAGE   =  0x6,$/;"	e	enum:hiIVE_IMAGE_TYPE_E
IVE_IMAGE_TYPE_S8C2_PLANAR	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_S8C2_PLANAR    =  0x7,$/;"	e	enum:hiIVE_IMAGE_TYPE_E
IVE_IMAGE_TYPE_U16C1	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_U16C1          =  0x9,$/;"	e	enum:hiIVE_IMAGE_TYPE_E
IVE_IMAGE_TYPE_U32C1	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_U32C1          =  0xd,$/;"	e	enum:hiIVE_IMAGE_TYPE_E
IVE_IMAGE_TYPE_U64C1	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_U64C1          =  0xf,$/;"	e	enum:hiIVE_IMAGE_TYPE_E
IVE_IMAGE_TYPE_U8C1	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_U8C1           =  0x0,$/;"	e	enum:hiIVE_IMAGE_TYPE_E
IVE_IMAGE_TYPE_U8C3_PACKAGE	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_U8C3_PACKAGE   =  0xa,$/;"	e	enum:hiIVE_IMAGE_TYPE_E
IVE_IMAGE_TYPE_U8C3_PLANAR	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_U8C3_PLANAR    =  0xb,$/;"	e	enum:hiIVE_IMAGE_TYPE_E
IVE_IMAGE_TYPE_YUV420P	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_YUV420P        =  0x4,		\/*YUV420 Planar *\/$/;"	e	enum:hiIVE_IMAGE_TYPE_E
IVE_IMAGE_TYPE_YUV420SP	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_YUV420SP       =  0x2,		\/*YUV420 SemiPlanar*\/$/;"	e	enum:hiIVE_IMAGE_TYPE_E
IVE_IMAGE_TYPE_YUV422P	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_YUV422P		  =	 0x5,       \/*YUV422 planar *\/$/;"	e	enum:hiIVE_IMAGE_TYPE_E
IVE_IMAGE_TYPE_YUV422SP	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_YUV422SP       =  0x3,		\/*YUV422 SemiPlanar*\/$/;"	e	enum:hiIVE_IMAGE_TYPE_E
IVE_INTEG_CTRL_S	include/hi_ive.h	/^}IVE_INTEG_CTRL_S;$/;"	t	typeref:struct:hiIVE_INTEG_CTRL_S
IVE_INTEG_OUT_CTRL_BUTT	include/hi_ive.h	/^	IVE_INTEG_OUT_CTRL_BUTT$/;"	e	enum:hiIVE_INTEG_OUT_CTRL_E
IVE_INTEG_OUT_CTRL_COMBINE	include/hi_ive.h	/^	IVE_INTEG_OUT_CTRL_COMBINE  =  0x0,$/;"	e	enum:hiIVE_INTEG_OUT_CTRL_E
IVE_INTEG_OUT_CTRL_E	include/hi_ive.h	/^}IVE_INTEG_OUT_CTRL_E;$/;"	t	typeref:enum:hiIVE_INTEG_OUT_CTRL_E
IVE_INTEG_OUT_CTRL_SQSUM	include/hi_ive.h	/^	IVE_INTEG_OUT_CTRL_SQSUM    =  0x2,$/;"	e	enum:hiIVE_INTEG_OUT_CTRL_E
IVE_INTEG_OUT_CTRL_SUM	include/hi_ive.h	/^	IVE_INTEG_OUT_CTRL_SUM	    =  0x1,$/;"	e	enum:hiIVE_INTEG_OUT_CTRL_E
IVE_LBP_CMP_MODE_ABS	include/hi_ive.h	/^    IVE_LBP_CMP_MODE_ABS = 0x1,		\/* Abs(P(x)-P(center))>=un8BitThr.u8Val, s(x)=1; else s(x)=0; *\/$/;"	e	enum:hiIVE_LBP_CMP_MODE_E
IVE_LBP_CMP_MODE_BUTT	include/hi_ive.h	/^    IVE_LBP_CMP_MODE_BUTT$/;"	e	enum:hiIVE_LBP_CMP_MODE_E
IVE_LBP_CMP_MODE_E	include/hi_ive.h	/^}IVE_LBP_CMP_MODE_E;$/;"	t	typeref:enum:hiIVE_LBP_CMP_MODE_E
IVE_LBP_CMP_MODE_NORMAL	include/hi_ive.h	/^    IVE_LBP_CMP_MODE_NORMAL = 0x0,	\/* P(x)-P(center)>= un8BitThr.s8Val, s(x)=1; else s(x)=0; *\/$/;"	e	enum:hiIVE_LBP_CMP_MODE_E
IVE_LBP_CTRL_S	include/hi_ive.h	/^}IVE_LBP_CTRL_S; $/;"	t	typeref:struct:hiIVE_LBP_CTRL_S
IVE_LINEAR_DATA_S	sample/common/sample_comm_ive.h	/^}IVE_LINEAR_DATA_S;$/;"	t	typeref:struct:hiIVE_LINEAR_DATA_S
IVE_LK_OPTICAL_FLOW_CTRL_S	include/hi_ive.h	/^}IVE_LK_OPTICAL_FLOW_CTRL_S;$/;"	t	typeref:struct:hiIVE_LK_OPTICAL_FLOW_CTRL_S
IVE_LOOK_UP_TABLE_S	include/hi_comm_ive.h	/^}IVE_LOOK_UP_TABLE_S;$/;"	t	typeref:struct:hiIVE_LOOK_UP_TABLE_S
IVE_MAG_AND_ANG_CTRL_S	include/hi_ive.h	/^}IVE_MAG_AND_ANG_CTRL_S;$/;"	t	typeref:struct:hiIVE_MAG_AND_ANG_CTRL_S
IVE_MAG_AND_ANG_OUT_CTRL_BUTT	include/hi_ive.h	/^    IVE_MAG_AND_ANG_OUT_CTRL_BUTT$/;"	e	enum:hiIVE_MAG_AND_ANG_OUT_CTRL_E
IVE_MAG_AND_ANG_OUT_CTRL_E	include/hi_ive.h	/^}IVE_MAG_AND_ANG_OUT_CTRL_E;$/;"	t	typeref:enum:hiIVE_MAG_AND_ANG_OUT_CTRL_E
IVE_MAG_AND_ANG_OUT_CTRL_MAG	include/hi_ive.h	/^    IVE_MAG_AND_ANG_OUT_CTRL_MAG          =  0x0,      \/*Only the magnitude is output.*\/    $/;"	e	enum:hiIVE_MAG_AND_ANG_OUT_CTRL_E
IVE_MAG_AND_ANG_OUT_CTRL_MAG_AND_ANG	include/hi_ive.h	/^    IVE_MAG_AND_ANG_OUT_CTRL_MAG_AND_ANG  =  0x1,      \/*The magnitude and angle are output.*\/$/;"	e	enum:hiIVE_MAG_AND_ANG_OUT_CTRL_E
IVE_MAP_LUT_MEM_S	include/hi_ive.h	/^}IVE_MAP_LUT_MEM_S;$/;"	t	typeref:struct:hiIVE_MAP_LUT_MEM_S
IVE_MAP_NUM	include/hi_ive.h	31;"	d
IVE_MATCH_BG_MODEL_CTRL_S	include/hi_ive.h	/^}IVE_MATCH_BG_MODEL_CTRL_S;$/;"	t	typeref:struct:hiIVE_MATCH_BG_MODEL_CTRL_S
IVE_MAX_REGION_NUM	include/hi_ive.h	32;"	d
IVE_MD	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^typedef struct IVE_MD$/;"	s	file:
IVE_MD	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^} IVE_MD;$/;"	t	typeref:struct:IVE_MD	file:
IVE_MEM_INFO_S	include/hi_comm_ive.h	/^}IVE_MEM_INFO_S;$/;"	t	typeref:struct:hiIVE_MEM_INFO_S
IVE_MMZ_FREE	sample/common/sample_comm_ive.h	87;"	d
IVE_MMZ_FREE	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	57;"	d	file:
IVE_MODULE_PARAMS_S	include/hi_module_param.h	/^}IVE_MODULE_PARAMS_S;$/;"	t	typeref:struct:hiIVE_MODULE_PARAMS_S
IVE_MV_S9Q7_S	include/hi_ive.h	/^}IVE_MV_S9Q7_S;$/;"	t	typeref:struct:hiIVE_MV_S9Q7_S
IVE_NCC_DST_MEM_S	include/hi_ive.h	/^}IVE_NCC_DST_MEM_S;$/;"	t	typeref:struct:hiIVE_NCC_DST_MEM_S
IVE_NORM_GRAD_CTRL_S	include/hi_ive.h	/^}IVE_NORM_GRAD_CTRL_S;$/;"	t	typeref:struct:hiIVE_NORM_GRAD_CTRL_S
IVE_NORM_GRAD_OUT_CTRL_BUTT	include/hi_ive.h	/^	IVE_NORM_GRAD_OUT_CTRL_BUTT$/;"	e	enum:hiIVE_NORM_GRAD_OUT_CTRL_E
IVE_NORM_GRAD_OUT_CTRL_COMBINE	include/hi_ive.h	/^	IVE_NORM_GRAD_OUT_CTRL_COMBINE      =  0x3,$/;"	e	enum:hiIVE_NORM_GRAD_OUT_CTRL_E
IVE_NORM_GRAD_OUT_CTRL_E	include/hi_ive.h	/^}IVE_NORM_GRAD_OUT_CTRL_E;$/;"	t	typeref:enum:hiIVE_NORM_GRAD_OUT_CTRL_E
IVE_NORM_GRAD_OUT_CTRL_HOR	include/hi_ive.h	/^	IVE_NORM_GRAD_OUT_CTRL_HOR		    =  0x1,$/;"	e	enum:hiIVE_NORM_GRAD_OUT_CTRL_E
IVE_NORM_GRAD_OUT_CTRL_HOR_AND_VER	include/hi_ive.h	/^	IVE_NORM_GRAD_OUT_CTRL_HOR_AND_VER  =  0x0,$/;"	e	enum:hiIVE_NORM_GRAD_OUT_CTRL_E
IVE_NORM_GRAD_OUT_CTRL_VER	include/hi_ive.h	/^	IVE_NORM_GRAD_OUT_CTRL_VER			=  0x2,$/;"	e	enum:hiIVE_NORM_GRAD_OUT_CTRL_E
IVE_ORD_STAT_FILTER_CTRL_S	include/hi_ive.h	/^}IVE_ORD_STAT_FILTER_CTRL_S; $/;"	t	typeref:struct:hiIVE_ORD_STAT_FILTER_CTRL_S
IVE_ORD_STAT_FILTER_MODE_BUTT	include/hi_ive.h	/^    IVE_ORD_STAT_FILTER_MODE_BUTT $/;"	e	enum:hiIVE_ORD_STAT_FILTER_MODE_E
IVE_ORD_STAT_FILTER_MODE_E	include/hi_ive.h	/^}IVE_ORD_STAT_FILTER_MODE_E;$/;"	t	typeref:enum:hiIVE_ORD_STAT_FILTER_MODE_E
IVE_ORD_STAT_FILTER_MODE_MAX	include/hi_ive.h	/^    IVE_ORD_STAT_FILTER_MODE_MAX     =  0x1,$/;"	e	enum:hiIVE_ORD_STAT_FILTER_MODE_E
IVE_ORD_STAT_FILTER_MODE_MEDIAN	include/hi_ive.h	/^    IVE_ORD_STAT_FILTER_MODE_MEDIAN  =  0x0,$/;"	e	enum:hiIVE_ORD_STAT_FILTER_MODE_E
IVE_ORD_STAT_FILTER_MODE_MIN	include/hi_ive.h	/^    IVE_ORD_STAT_FILTER_MODE_MIN     =  0x2,$/;"	e	enum:hiIVE_ORD_STAT_FILTER_MODE_E
IVE_POINT_S16_S	include/hi_comm_ive.h	/^}IVE_POINT_S16_S;$/;"	t	typeref:struct:hiIVE_POINT_S16_S
IVE_POINT_S25Q7_S	include/hi_comm_ive.h	/^}IVE_POINT_S25Q7_S;$/;"	t	typeref:struct:hiIVE_POINT_S25Q7_S
IVE_POINT_U16_S	include/hi_comm_ive.h	/^}IVE_POINT_U16_S;$/;"	t	typeref:struct:hiIVE_POINT_U16_S
IVE_RECT_U16_S	include/hi_comm_ive.h	/^}IVE_RECT_U16_S;$/;"	t	typeref:struct:hiIVE_RECT_U16_S
IVE_REGION_S	include/hi_ive.h	/^}IVE_REGION_S;$/;"	t	typeref:struct:hiIVE_REGION_S
IVE_SAD_CTRL_S	include/hi_ive.h	/^}IVE_SAD_CTRL_S; $/;"	t	typeref:struct:hiIVE_SAD_CTRL_S
IVE_SAD_MODE_BUTT	include/hi_ive.h	/^	IVE_SAD_MODE_BUTT$/;"	e	enum:hiIVE_SAD_MODE_E
IVE_SAD_MODE_E	include/hi_ive.h	/^}IVE_SAD_MODE_E;$/;"	t	typeref:enum:hiIVE_SAD_MODE_E
IVE_SAD_MODE_MB_16X16	include/hi_ive.h	/^	IVE_SAD_MODE_MB_16X16	= 0x2, \/*16x16*\/$/;"	e	enum:hiIVE_SAD_MODE_E
IVE_SAD_MODE_MB_4X4	include/hi_ive.h	/^	IVE_SAD_MODE_MB_4X4		= 0x0, \/*4x4*\/$/;"	e	enum:hiIVE_SAD_MODE_E
IVE_SAD_MODE_MB_8X8	include/hi_ive.h	/^	IVE_SAD_MODE_MB_8X8		= 0x1, \/*8x8*\/$/;"	e	enum:hiIVE_SAD_MODE_E
IVE_SAD_OUT_CTRL_16BIT_BOTH	include/hi_ive.h	/^	IVE_SAD_OUT_CTRL_16BIT_BOTH	= 0x0, \/*Output 16 bit sad and thresh*\/$/;"	e	enum:hiIVE_SAD_OUT_CTRL_E
IVE_SAD_OUT_CTRL_16BIT_SAD	include/hi_ive.h	/^	IVE_SAD_OUT_CTRL_16BIT_SAD	= 0x2, \/*Output 16 bit sad*\/$/;"	e	enum:hiIVE_SAD_OUT_CTRL_E
IVE_SAD_OUT_CTRL_8BIT_BOTH	include/hi_ive.h	/^	IVE_SAD_OUT_CTRL_8BIT_BOTH	= 0x1, \/*Output 8 bit sad and thresh*\/$/;"	e	enum:hiIVE_SAD_OUT_CTRL_E
IVE_SAD_OUT_CTRL_8BIT_SAD	include/hi_ive.h	/^	IVE_SAD_OUT_CTRL_8BIT_SAD	= 0x3, \/*Output 8 bit sad*\/$/;"	e	enum:hiIVE_SAD_OUT_CTRL_E
IVE_SAD_OUT_CTRL_BUTT	include/hi_ive.h	/^	IVE_SAD_OUT_CTRL_BUTT$/;"	e	enum:hiIVE_SAD_OUT_CTRL_E
IVE_SAD_OUT_CTRL_E	include/hi_ive.h	/^}IVE_SAD_OUT_CTRL_E;$/;"	t	typeref:enum:hiIVE_SAD_OUT_CTRL_E
IVE_SAD_OUT_CTRL_THRESH	include/hi_ive.h	/^	IVE_SAD_OUT_CTRL_THRESH		= 0x4, \/*Output thresh,16 bits sad *\/$/;"	e	enum:hiIVE_SAD_OUT_CTRL_E
IVE_SCLCOEF_BUTT	component/isp/firmware/drv/sys_ext.h	/^    IVE_SCLCOEF_BUTT$/;"	e	enum:hiIVE_SCLCOEF_MODE_E
IVE_SCLCOEF_BYLINEAR	component/isp/firmware/drv/sys_ext.h	/^	IVE_SCLCOEF_BYLINEAR = 4,$/;"	e	enum:hiIVE_SCLCOEF_MODE_E
IVE_SCLCOEF_MODE_E	component/isp/firmware/drv/sys_ext.h	/^}IVE_SCLCOEF_MODE_E;$/;"	t	typeref:enum:hiIVE_SCLCOEF_MODE_E
IVE_SCLCOEF_NONE	component/isp/firmware/drv/sys_ext.h	/^    IVE_SCLCOEF_NONE = 0,$/;"	e	enum:hiIVE_SCLCOEF_MODE_E
IVE_SCLCOEF_TAP4	component/isp/firmware/drv/sys_ext.h	/^    IVE_SCLCOEF_TAP4 = 1,$/;"	e	enum:hiIVE_SCLCOEF_MODE_E
IVE_SCLCOEF_TAP6	component/isp/firmware/drv/sys_ext.h	/^    IVE_SCLCOEF_TAP6 = 2,$/;"	e	enum:hiIVE_SCLCOEF_MODE_E
IVE_SCLCOEF_TAP8	component/isp/firmware/drv/sys_ext.h	/^    IVE_SCLCOEF_TAP8 = 3,$/;"	e	enum:hiIVE_SCLCOEF_MODE_E
IVE_SOBEL_CTRL_S	include/hi_ive.h	/^}IVE_SOBEL_CTRL_S;$/;"	t	typeref:struct:hiIVE_SOBEL_CTRL_S
IVE_SOBEL_OUT_CTRL_BOTH	include/hi_ive.h	/^	IVE_SOBEL_OUT_CTRL_BOTH =  0x0, \/*Output horizontal and vertical*\/$/;"	e	enum:hiIVE_SOBEL_OUT_CTRL_E
IVE_SOBEL_OUT_CTRL_BUTT	include/hi_ive.h	/^	IVE_SOBEL_OUT_CTRL_BUTT$/;"	e	enum:hiIVE_SOBEL_OUT_CTRL_E
IVE_SOBEL_OUT_CTRL_E	include/hi_ive.h	/^}IVE_SOBEL_OUT_CTRL_E;$/;"	t	typeref:enum:hiIVE_SOBEL_OUT_CTRL_E
IVE_SOBEL_OUT_CTRL_HOR	include/hi_ive.h	/^	IVE_SOBEL_OUT_CTRL_HOR  =  0x1,	\/*Output horizontal*\/$/;"	e	enum:hiIVE_SOBEL_OUT_CTRL_E
IVE_SOBEL_OUT_CTRL_VER	include/hi_ive.h	/^	IVE_SOBEL_OUT_CTRL_VER  =  0x2,	\/*Output vertical*\/$/;"	e	enum:hiIVE_SOBEL_OUT_CTRL_E
IVE_SRC_DATA_S	include/hi_comm_ive.h	/^typedef IVE_DATA_S IVE_SRC_DATA_S;$/;"	t
IVE_SRC_IMAGE_S	include/hi_comm_ive.h	/^typedef IVE_IMAGE_S IVE_SRC_IMAGE_S;$/;"	t
IVE_SRC_MEM_INFO_S	include/hi_comm_ive.h	/^typedef IVE_MEM_INFO_S IVE_SRC_MEM_INFO_S;$/;"	t
IVE_ST_CANDI_CORNER_CTRL_S	include/hi_ive.h	/^}IVE_ST_CANDI_CORNER_CTRL_S;$/;"	t	typeref:struct:hiIVE_ST_CANDI_CORNER_CTRL_S
IVE_ST_CORNER_CTRL_S	include/hi_ive.h	/^}IVE_ST_CORNER_CTRL_S;$/;"	t	typeref:struct:hiIVE_ST_CORNER_CTRL_S
IVE_ST_CORNER_INFO_S	include/hi_ive.h	/^}IVE_ST_CORNER_INFO_S;$/;"	t	typeref:struct:hiIVE_ST_CORNER_INFO_S
IVE_ST_MAX_CORNER_NUM	include/hi_ive.h	33;"	d
IVE_ST_MAX_EIG_S	include/hi_ive.h	/^}IVE_ST_MAX_EIG_S;$/;"	t	typeref:struct:hiIVE_ST_MAX_EIG_S
IVE_SUB_CTRL_S	include/hi_ive.h	/^}IVE_SUB_CTRL_S;$/;"	t	typeref:struct:hiIVE_SUB_CTRL_S
IVE_SUB_MODE_ABS	include/hi_ive.h	/^    IVE_SUB_MODE_ABS	=  0x0,	  \/*Absolute value of the difference*\/$/;"	e	enum:hiIVE_SUB_MODE_E
IVE_SUB_MODE_BUTT	include/hi_ive.h	/^    IVE_SUB_MODE_BUTT$/;"	e	enum:hiIVE_SUB_MODE_E
IVE_SUB_MODE_E	include/hi_ive.h	/^}IVE_SUB_MODE_E;$/;"	t	typeref:enum:hiIVE_SUB_MODE_E
IVE_SUB_MODE_SHIFT	include/hi_ive.h	/^    IVE_SUB_MODE_SHIFT  =  0x1,   \/*The output result is obtained by shifting the result one digit right to reserve the signed bit.*\/ $/;"	e	enum:hiIVE_SUB_MODE_E
IVE_SVM_KERNEL_TYPE_BUTT	include/hi_ive.h	/^    IVE_SVM_KERNEL_TYPE_BUTT$/;"	e	enum:hiIVE_SVM_KERNEL_TYPE_E
IVE_SVM_KERNEL_TYPE_E	include/hi_ive.h	/^}IVE_SVM_KERNEL_TYPE_E;$/;"	t	typeref:enum:hiIVE_SVM_KERNEL_TYPE_E
IVE_SVM_KERNEL_TYPE_LINEAR	include/hi_ive.h	/^    IVE_SVM_KERNEL_TYPE_LINEAR  = 0x0,$/;"	e	enum:hiIVE_SVM_KERNEL_TYPE_E
IVE_SVM_KERNEL_TYPE_POLY	include/hi_ive.h	/^    IVE_SVM_KERNEL_TYPE_POLY    = 0x1,$/;"	e	enum:hiIVE_SVM_KERNEL_TYPE_E
IVE_SVM_KERNEL_TYPE_RBF	include/hi_ive.h	/^    IVE_SVM_KERNEL_TYPE_RBF     = 0x2,$/;"	e	enum:hiIVE_SVM_KERNEL_TYPE_E
IVE_SVM_KERNEL_TYPE_SIGMOID	include/hi_ive.h	/^    IVE_SVM_KERNEL_TYPE_SIGMOID = 0x3,$/;"	e	enum:hiIVE_SVM_KERNEL_TYPE_E
IVE_SVM_MODEL_S	include/hi_ive.h	/^}IVE_SVM_MODEL_S;$/;"	t	typeref:struct:hiIVE_SVM_MODEL_S
IVE_SVM_TYPE_BUTT	include/hi_ive.h	/^    IVE_SVM_TYPE_BUTT$/;"	e	enum:hiIVE_SVM_TYPE_E
IVE_SVM_TYPE_C_SVC	include/hi_ive.h	/^    IVE_SVM_TYPE_C_SVC   = 0x0,$/;"	e	enum:hiIVE_SVM_TYPE_E
IVE_SVM_TYPE_E	include/hi_ive.h	/^}IVE_SVM_TYPE_E;$/;"	t	typeref:enum:hiIVE_SVM_TYPE_E
IVE_SVM_TYPE_NU_SVC	include/hi_ive.h	/^    IVE_SVM_TYPE_NU_SVC  = 0x1,$/;"	e	enum:hiIVE_SVM_TYPE_E
IVE_THRESH_CTRL_S	include/hi_ive.h	/^}IVE_THRESH_CTRL_S;$/;"	t	typeref:struct:hiIVE_THRESH_CTRL_S
IVE_THRESH_MODE_BINARY	include/hi_ive.h	/^    IVE_THRESH_MODE_BINARY       =  0x0,  \/*srcVal <= lowThr, dstVal = minVal; srcVal > lowThr, dstVal = maxVal.*\/$/;"	e	enum:hiIVE_THRESH_MODE_E
IVE_THRESH_MODE_BUTT	include/hi_ive.h	/^	IVE_THRESH_MODE_BUTT$/;"	e	enum:hiIVE_THRESH_MODE_E
IVE_THRESH_MODE_E	include/hi_ive.h	/^}IVE_THRESH_MODE_E;$/;"	t	typeref:enum:hiIVE_THRESH_MODE_E
IVE_THRESH_MODE_MIN_MID_MAX	include/hi_ive.h	/^	IVE_THRESH_MODE_MIN_MID_MAX  =  0x3,  \/*srcVal <= lowThr, dstVal = minVal;  lowThr < srcVal <= highThr, dstVal = midVal; srcVal > highThr, dstVal = maxVal.*\/$/;"	e	enum:hiIVE_THRESH_MODE_E
IVE_THRESH_MODE_MIN_MID_ORI	include/hi_ive.h	/^	IVE_THRESH_MODE_MIN_MID_ORI  =  0x5,  \/*srcVal <= lowThr, dstVal = minVal;  lowThr < srcVal <= highThr, dstVal = midVal; srcVal > highThr, dstVal = srcVal.*\/$/;"	e	enum:hiIVE_THRESH_MODE_E
IVE_THRESH_MODE_MIN_ORI_MAX	include/hi_ive.h	/^	IVE_THRESH_MODE_MIN_ORI_MAX  =  0x6,  \/*srcVal <= lowThr, dstVal = minVal;  lowThr < srcVal <= highThr, dstVal = srcVal; srcVal > highThr, dstVal = maxVal.*\/$/;"	e	enum:hiIVE_THRESH_MODE_E
IVE_THRESH_MODE_ORI_MID_MAX	include/hi_ive.h	/^	IVE_THRESH_MODE_ORI_MID_MAX  =  0x4,  \/*srcVal <= lowThr, dstVal = srcVal;  lowThr < srcVal <= highThr, dstVal = midVal; srcVal > highThr, dstVal = maxVal.*\/     $/;"	e	enum:hiIVE_THRESH_MODE_E
IVE_THRESH_MODE_ORI_MID_ORI	include/hi_ive.h	/^	IVE_THRESH_MODE_ORI_MID_ORI  =  0x7,  \/*srcVal <= lowThr, dstVal = srcVal;  lowThr < srcVal <= highThr, dstVal = midVal; srcVal > highThr, dstVal = srcVal.*\/$/;"	e	enum:hiIVE_THRESH_MODE_E
IVE_THRESH_MODE_TO_MINVAL	include/hi_ive.h	/^    IVE_THRESH_MODE_TO_MINVAL    =  0x2,  \/*srcVal <= lowThr, dstVal = minVal; srcVal > lowThr, dstVal = srcVal.*\/$/;"	e	enum:hiIVE_THRESH_MODE_E
IVE_THRESH_MODE_TRUNC	include/hi_ive.h	/^    IVE_THRESH_MODE_TRUNC        =  0x1,  \/*srcVal <= lowThr, dstVal = srcVal; srcVal > lowThr, dstVal = maxVal.*\/$/;"	e	enum:hiIVE_THRESH_MODE_E
IVE_THRESH_S16_CTRL_S	include/hi_ive.h	/^}IVE_THRESH_S16_CTRL_S;$/;"	t	typeref:struct:hiIVE_THRESH_S16_CTRL_S
IVE_THRESH_S16_MODE_BUTT	include/hi_ive.h	/^    IVE_THRESH_S16_MODE_BUTT$/;"	e	enum:hiIVE_THRESH_S16_MODE_E
IVE_THRESH_S16_MODE_E	include/hi_ive.h	/^}IVE_THRESH_S16_MODE_E;$/;"	t	typeref:enum:hiIVE_THRESH_S16_MODE_E
IVE_THRESH_S16_MODE_S16_TO_S8_MIN_MID_MAX	include/hi_ive.h	/^    IVE_THRESH_S16_MODE_S16_TO_S8_MIN_MID_MAX  =  0x0,$/;"	e	enum:hiIVE_THRESH_S16_MODE_E
IVE_THRESH_S16_MODE_S16_TO_S8_MIN_ORI_MAX	include/hi_ive.h	/^    IVE_THRESH_S16_MODE_S16_TO_S8_MIN_ORI_MAX  =  0x1,$/;"	e	enum:hiIVE_THRESH_S16_MODE_E
IVE_THRESH_S16_MODE_S16_TO_U8_MIN_MID_MAX	include/hi_ive.h	/^    IVE_THRESH_S16_MODE_S16_TO_U8_MIN_MID_MAX  =  0x2,$/;"	e	enum:hiIVE_THRESH_S16_MODE_E
IVE_THRESH_S16_MODE_S16_TO_U8_MIN_ORI_MAX	include/hi_ive.h	/^    IVE_THRESH_S16_MODE_S16_TO_U8_MIN_ORI_MAX  =  0x3,$/;"	e	enum:hiIVE_THRESH_S16_MODE_E
IVE_THRESH_U16_CTRL_S	include/hi_ive.h	/^}IVE_THRESH_U16_CTRL_S;$/;"	t	typeref:struct:hiIVE_THRESH_U16_CTRL_S
IVE_THRESH_U16_MODE_BUTT	include/hi_ive.h	/^    IVE_THRESH_U16_MODE_BUTT$/;"	e	enum:hiIVE_THRESH_U16_MODE_E
IVE_THRESH_U16_MODE_E	include/hi_ive.h	/^}IVE_THRESH_U16_MODE_E;$/;"	t	typeref:enum:hiIVE_THRESH_U16_MODE_E
IVE_THRESH_U16_MODE_U16_TO_U8_MIN_MID_MAX	include/hi_ive.h	/^    IVE_THRESH_U16_MODE_U16_TO_U8_MIN_MID_MAX  =  0x0,$/;"	e	enum:hiIVE_THRESH_U16_MODE_E
IVE_THRESH_U16_MODE_U16_TO_U8_MIN_ORI_MAX	include/hi_ive.h	/^    IVE_THRESH_U16_MODE_U16_TO_U8_MIN_ORI_MAX  =  0x1,$/;"	e	enum:hiIVE_THRESH_U16_MODE_E
IVE_UPDATE_BG_MODEL_CTRL_S	include/hi_ive.h	/^} IVE_UPDATE_BG_MODEL_CTRL_S;$/;"	t	typeref:struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
IVE_WORK_BG_PIX_S	include/hi_ive.h	/^}IVE_WORK_BG_PIX_S;$/;"	t	typeref:struct:hiIVE_WORK_BG_PIX_S
ImageAnalyProc	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_VOID* ImageAnalyProc(HI_VOID* pArgs)$/;"	f
InitFps	include/hi_math.h	/^__inline static HI_VOID InitFps(FPS_CTRL_S *pFrmCtrl, HI_U32 u32FullFps,$/;"	f
InterScalingList8X8	include/hi_comm_venc.h	/^    HI_U8  InterScalingList8X8[64];                $/;"	m	struct:hiVENC_PARAM_H264_TRANS_S
Interpolate	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_VOID Interpolate(SCENEAUTO_INIPARAM_3DNRCFG_S *pst3dnrcfg, HI_U32 u32Mid, $/;"	f
InterpolationCalculate	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 InterpolationCalculate(HI_S32 v, HI_S32 x0, HI_S32 y0, HI_S32 x1, HI_S32 y1)$/;"	f
IntraScalingList8X8	include/hi_comm_venc.h	/^    HI_U8  IntraScalingList8X8[64];                $/;"	m	struct:hiVENC_PARAM_H264_TRANS_S
IsSensorInput	sample/common/sample_comm_vi.c	/^HI_BOOL IsSensorInput(SAMPLE_VI_MODE_E enViMode)$/;"	f
IsViVpssOnline	tools/vi_dump.c	/^HI_BOOL IsViVpssOnline(void)$/;"	f
IspDev	include/hi_comm_vi.h	/^    ISP_DEV     IspDev;         \/* which ISP is used *\/$/;"	m	struct:hiVI_SNAP_ATTR_S
IspSetStrength	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_VOID IspSetStrength(ISP_DEV IspDev)$/;"	f
IspSyncTaskProcess	component/isp/firmware/drv/isp_st.c	/^HI_S32 IspSyncTaskProcess(ISP_DEV dev)$/;"	f
IveMod_init	init/sdk_init.c	/^static HI_S32 IveMod_init(void)$/;"	f	file:
JPEGE_MAX_HEIGHT	include/hi_defines.h	79;"	d
JPEGE_MAX_WIDTH	include/hi_defines.h	78;"	d
JPEGE_MIN_HEIGHT	include/hi_defines.h	81;"	d
JPEGE_MIN_WIDTH	include/hi_defines.h	80;"	d
JPEGE_PACK_APP	include/hi_comm_venc.h	/^     JPEGE_PACK_APP = 6,                            \/*APP types*\/$/;"	e	enum:hiJPEGE_PACK_TYPE_E
JPEGE_PACK_BUTT	include/hi_comm_venc.h	/^     JPEGE_PACK_BUTT$/;"	e	enum:hiJPEGE_PACK_TYPE_E
JPEGE_PACK_ECS	include/hi_comm_venc.h	/^     JPEGE_PACK_ECS = 5,                            \/*ECS types*\/$/;"	e	enum:hiJPEGE_PACK_TYPE_E
JPEGE_PACK_PIC	include/hi_comm_venc.h	/^     JPEGE_PACK_PIC = 8,                            \/*PIC types*\/$/;"	e	enum:hiJPEGE_PACK_TYPE_E
JPEGE_PACK_TYPE_E	include/hi_comm_venc.h	/^} JPEGE_PACK_TYPE_E;$/;"	t	typeref:enum:hiJPEGE_PACK_TYPE_E
JPEGE_PACK_VDO	include/hi_comm_venc.h	/^     JPEGE_PACK_VDO = 7,                            \/*VDO types*\/$/;"	e	enum:hiJPEGE_PACK_TYPE_E
JPEGE_init	init/sdk_init.c	/^static HI_S32 JPEGE_init(void)$/;"	f	file:
JPEG_DCF_S	include/hi_comm_video.h	/^} JPEG_DCF_S;$/;"	t	typeref:struct:hiJPEG_DCF_S
JPEG_SNAP_ALL	include/hi_comm_venc.h	/^    JPEG_SNAP_ALL   = 0,                           \/* Jpeg channel snap all the pictures when started. *\/$/;"	e	enum:hiVENC_JPEG_SNAP_MODE_E
JPEG_SNAP_BUTT	include/hi_comm_venc.h	/^    JPEG_SNAP_BUTT,$/;"	e	enum:hiVENC_JPEG_SNAP_MODE_E
JPEG_SNAP_FLASH	include/hi_comm_venc.h	/^    JPEG_SNAP_FLASH = 1,                           \/* Jpeg channel snap the flashed pictures when started. *\/$/;"	e	enum:hiVENC_JPEG_SNAP_MODE_E
K1	component/isp/firmware/src/algorithms/isp_drc.c	/^    HI_U32    K1;$/;"	m	struct:hiISP_DRC_S	file:
KERNEL_CONFIG_S	component/isp/firmware/drv/mkp_sys.h	/^}KERNEL_CONFIG_S;$/;"	t	typeref:struct:hiKERNEL_CONFIG_S
KVCSIZE	component/isp/iniparser/iniparser.h	38;"	d
KVCSIZE	include/iniparser.h	38;"	d
LANE0_SYNC_ERR	include/hi_mipi.h	/^    LANE0_SYNC_ERR = 0x1,$/;"	e	enum:__anon20
LANE1_SYNC_ERR	include/hi_mipi.h	/^    LANE1_SYNC_ERR = 0x2,$/;"	e	enum:__anon20
LANE2_SYNC_ERR	include/hi_mipi.h	/^    LANE2_SYNC_ERR = 0x4,$/;"	e	enum:__anon20
LANE3_SYNC_ERR	include/hi_mipi.h	/^    LANE3_SYNC_ERR = 0x8,$/;"	e	enum:__anon20
LANE4_SYNC_ERR	include/hi_mipi.h	/^    LANE4_SYNC_ERR = 0x10,$/;"	e	enum:__anon20
LANE5_SYNC_ERR	include/hi_mipi.h	/^    LANE5_SYNC_ERR = 0x20,$/;"	e	enum:__anon20
LANE6_SYNC_ERR	include/hi_mipi.h	/^    LANE6_SYNC_ERR = 0x40,$/;"	e	enum:__anon20
LANE7_SYNC_ERR	include/hi_mipi.h	/^    LANE7_SYNC_ERR = 0x80,$/;"	e	enum:__anon20
LANE_NUM_PER_LINK	include/hi_mipi.h	15;"	d
LDC_ATTR_S	include/hi_comm_video.h	/^} LDC_ATTR_S;$/;"	t	typeref:struct:hiLDC_ATTR_S
LDC_VIEW_TYPE_ALL	include/hi_comm_video.h	/^    LDC_VIEW_TYPE_ALL 	= 0,  	\/* View scale all but x and y independtly, this will keep both x and y axis ,but corner maybe lost*\/$/;"	e	enum:hiLDC_VIEW_TYPE_E
LDC_VIEW_TYPE_BUTT	include/hi_comm_video.h	/^    LDC_VIEW_TYPE_BUTT,$/;"	e	enum:hiLDC_VIEW_TYPE_E
LDC_VIEW_TYPE_CROP	include/hi_comm_video.h	/^    LDC_VIEW_TYPE_CROP	= 1,	\/* Not use view scale, this will lost some side and corner *\/$/;"	e	enum:hiLDC_VIEW_TYPE_E
LDC_VIEW_TYPE_E	include/hi_comm_video.h	/^} LDC_VIEW_TYPE_E;$/;"	t	typeref:enum:hiLDC_VIEW_TYPE_E
LESSTHAN_LUM_THRESH	include/hi_comm_region.h	/^    LESSTHAN_LUM_THRESH = 0,   \/* the lum of the video is less than the lum threshold which is set by u32LumThresh  *\/ $/;"	e	enum:hiINVERT_COLOR_MODE_E
LIBPATH	component/isp/3a/sample_ae/Makefile	/^LIBPATH = .\/lib$/;"	m
LIBPATH	component/isp/iniparser/Makefile	/^LIBPATH = $(ISP_PATH)\/lib$/;"	m
LIBPATH	component/isp/sensor/aptina_9m034/Makefile	/^LIBPATH = $(ISP_PATH)\/lib$/;"	m
LIBPATH	component/isp/sensor/aptina_ar0230/Makefile	/^LIBPATH = $(ISP_PATH)\/lib$/;"	m
LIBPATH	component/isp/sensor/ar0130/Makefile	/^LIBPATH = $(ISP_PATH)\/lib$/;"	m
LIBPATH	component/isp/sensor/hi_cmoscfg/Makefile	/^LIBPATH = $(ISP_PATH)\/lib$/;"	m
LIBPATH	component/isp/sensor/omnivision_ov2718/Makefile	/^LIBPATH = $(ISP_PATH)\/lib$/;"	m
LIBPATH	component/isp/sensor/omnivision_ov9712/Makefile	/^LIBPATH = $(ISP_PATH)\/lib$/;"	m
LIBPATH	component/isp/sensor/omnivision_ov9732/Makefile	/^LIBPATH = $(ISP_PATH)\/lib$/;"	m
LIBPATH	component/isp/sensor/omnivision_ov9750/Makefile	/^LIBPATH = $(ISP_PATH)\/lib$/;"	m
LIBPATH	component/isp/sensor/omnivision_ov9752/Makefile	/^LIBPATH = $(ISP_PATH)\/lib$/;"	m
LIBPATH	component/isp/sensor/panasonic_mn34222/Makefile	/^LIBPATH = $(ISP_PATH)\/lib$/;"	m
LIBPATH	component/isp/sensor/sony_imx222/Makefile	/^LIBPATH = $(ISP_PATH)\/lib$/;"	m
LIB_A	component/isp/3a/sample_ae/Makefile	/^LIB_A := $(LIBPATH)\/lib_hiae_v2.a$/;"	m
LIB_A	component/isp/firmware/src/Makefile	/^LIB_A := $(LIB_PATH)\/libisp.a$/;"	m
LIB_A	component/isp/iniparser/Makefile	/^LIB_A := $(LIBPATH)\/lib_iniparser.a$/;"	m
LIB_A	component/isp/sensor/hi_cmoscfg/Makefile	/^LIB_A := $(LIBPATH)\/lib_cmoscfg.a$/;"	m
LIB_PATH	component/isp/firmware/src/Makefile	/^LIB_PATH = $(ISP_PATH)\/lib\/$/;"	m
LIB_S	component/isp/3a/sample_ae/Makefile	/^LIB_S := $(LIBPATH)\/lib_hiae_v2.so$/;"	m
LIB_S	component/isp/firmware/src/Makefile	/^LIB_S := $(LIB_PATH)\/libisp.so$/;"	m
LIB_S	component/isp/iniparser/Makefile	/^LIB_S := $(LIBPATH)\/lib_iniparser.so$/;"	m
LIB_S	component/isp/sensor/hi_cmoscfg/Makefile	/^LIB_S := $(LIBPATH)\/lib_cmoscfg.so$/;"	m
LIGHTSOURCE_NUM	component/isp/include/hi_comm_isp.h	49;"	d
LIGHTSOURCE_NUM	include/hi_comm_isp.h	49;"	d
LINE_LENGTH_PCK_720P_30FPS	component/isp/sensor/aptina_9m034/m034_cmos.c	57;"	d	file:
LINE_LENGTH_PCK_720P_30FPS	component/isp/sensor/ar0130/ar0130_cmos.c	55;"	d	file:
LINE_LENGTH_PCK_960P_30FPS	component/isp/sensor/aptina_9m034/m034_cmos.c	58;"	d	file:
LINE_LENGTH_PCK_960P_30FPS	component/isp/sensor/ar0130/ar0130_cmos.c	56;"	d	file:
LINE_LEN_PCK	component/isp/sensor/aptina_9m034/m034_cmos.c	49;"	d	file:
LINE_LEN_PCK	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	49;"	d	file:
LINE_LEN_PCK	component/isp/sensor/ar0130/ar0130_cmos.c	47;"	d	file:
LINK_INT_STAT	include/hi_mipi.h	/^}LINK_INT_STAT;$/;"	t	typeref:enum:__anon19
LINK_SYNC_ERR	include/hi_mipi.h	/^    LINK_SYNC_ERR       = 0x3F0000,  \/* link\/link*\/$/;"	e	enum:__anon20
LIST_ENTRY_S	component/isp/firmware/drv/isp_st.c	/^} LIST_ENTRY_S;$/;"	t	typeref:struct:hiLIST_ENTRY_S	file:
LIST_HEAD_INIT	include/list.h	47;"	d
LOG_LEVEL_CONF_S	include/hi_debug.h	/^} LOG_LEVEL_CONF_S;$/;"	t	typeref:struct:hiLOG_LEVEL_CONF_S
LONG_AGC_ADDR	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	50;"	d	file:
LONG_AGC_ADDR	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	50;"	d	file:
LONG_EXPOSURE_ADDR	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	47;"	d	file:
LONG_EXPOSURE_ADDR	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	47;"	d	file:
LONG_EXP_SHT_CLIP	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	60;"	d	file:
LOW_WORD	include/hi_comm_fisheye.h	31;"	d
LSC_2D_GRID	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^typedef struct LSC_2D_GRID$/;"	s
LSC_2D_GRID_S	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^}LSC_2D_GRID_S;$/;"	t	typeref:struct:LSC_2D_GRID
LSC_GET_CTX	component/isp/firmware/src/algorithms/isp_lsc.c	91;"	d	file:
LSC_GRID_COLS	component/isp/firmware/src/algorithms/isp_lsc.c	34;"	d	file:
LSC_GRID_COLS	component/isp/firmware/src/algorithms/lsc_calib_info.h	30;"	d
LSC_GRID_MAX_VALUE	component/isp/firmware/src/algorithms/isp_lsc.c	39;"	d	file:
LSC_GRID_POINTS	component/isp/firmware/src/algorithms/isp_lsc.c	35;"	d	file:
LSC_GRID_POINTS	component/isp/firmware/src/algorithms/lsc_calib_info.h	31;"	d
LSC_GRID_Q_VALUE	component/isp/firmware/src/algorithms/isp_lsc.c	38;"	d	file:
LSC_GRID_Q_VALUE	component/isp/firmware/src/algorithms/lsc_calib_info.h	33;"	d
LSC_GRID_ROWS	component/isp/firmware/src/algorithms/isp_lsc.c	33;"	d	file:
LSC_GRID_ROWS	component/isp/firmware/src/algorithms/lsc_calib_info.h	29;"	d
LUTDEFNUM	component/isp/firmware/drv/acm_ext.h	30;"	d
LUT_MAX_NODE	component/isp/firmware/src/algorithms/isp_drc.c	58;"	d	file:
LUT_MIX_CTRL	component/isp/firmware/src/algorithms/isp_drc.c	66;"	d	file:
LVDS_4lane_SENSOR_IMX136_12BIT_1080_NOWDR_ATTR	sample/common/sample_comm_vi.c	/^combo_dev_attr_t LVDS_4lane_SENSOR_IMX136_12BIT_1080_NOWDR_ATTR =$/;"	v
LVDS_4lane_SENSOR_IMX178_12BIT_1080p_ATTR	sample/common/sample_comm_vi.c	/^combo_dev_attr_t LVDS_4lane_SENSOR_IMX178_12BIT_1080p_ATTR =$/;"	v
LVDS_4lane_SENSOR_IMX178_12BIT_5M_NOWDR_ATTR	sample/common/sample_comm_vi.c	/^combo_dev_attr_t LVDS_4lane_SENSOR_IMX178_12BIT_5M_NOWDR_ATTR =$/;"	v
LVDS_ENDIAN_BIG	include/hi_mipi.h	/^    LVDS_ENDIAN_BIG     = 0x1,$/;"	e	enum:__anon28
LVDS_ENDIAN_BUTT	include/hi_mipi.h	/^    LVDS_ENDIAN_BUTT$/;"	e	enum:__anon28
LVDS_ENDIAN_LITTLE	include/hi_mipi.h	/^    LVDS_ENDIAN_LITTLE  = 0x0,$/;"	e	enum:__anon28
LVDS_LANE_NUM	include/hi_mipi.h	19;"	d
LVDS_MIN_HEIGHT	include/hi_mipi.h	11;"	d
LVDS_MIN_WIDTH	include/hi_mipi.h	10;"	d
LVDS_SYNC_INTR_ERR	include/hi_mipi.h	/^}LVDS_SYNC_INTR_ERR;$/;"	t	typeref:enum:__anon20
LVDS_SYNC_MODE_BUTT	include/hi_mipi.h	/^    LVDS_SYNC_MODE_BUTT$/;"	e	enum:__anon29
LVDS_SYNC_MODE_SAV	include/hi_mipi.h	/^    LVDS_SYNC_MODE_SAV,             \/* SAV, EAV *\/$/;"	e	enum:__anon29
LVDS_SYNC_MODE_SOL	include/hi_mipi.h	/^    LVDS_SYNC_MODE_SOL = 0,         \/* sensor SOL, EOL, SOF, EOF *\/$/;"	e	enum:__anon29
LinearInter	component/isp/firmware/src/algorithms/isp_sharpen.c	/^HI_S32 LinearInter(HI_S32 v, HI_S32 x0, HI_S32 y0, HI_S32 x1, HI_S32 y1)$/;"	f
LoadBMP	sample/common/loadbmp.c	/^int LoadBMP(const char *filename, OSD_LOGO_T *pVideoLogo)$/;"	f
LoadBMPCanvas	sample/common/loadbmp.c	/^int LoadBMPCanvas(const char *filename, OSD_LOGO_T *pVideoLogo, OSD_COLOR_FMT_E enFmt)$/;"	f
LoadBMPEx	sample/common/loadbmp.c	/^int LoadBMPEx(const char *filename, OSD_LOGO_T *pVideoLogo, OSD_COLOR_FMT_E enFmt)$/;"	f
LoadBitMap2Surface	sample/common/loadbmp.c	/^HI_S32 LoadBitMap2Surface(const HI_CHAR *pszFileName, const OSD_SURFACE_S *pstSurface, HI_U8 *pu8Virt)$/;"	f
LoadCanvasEx	sample/common/loadbmp.c	/^int LoadCanvasEx(const char *filename, OSD_LOGO_T *pVideoLogo, OSD_COLOR_FMT_E enFmt)$/;"	f
LoadImage	sample/common/loadbmp.c	/^int LoadImage(const char *filename, OSD_LOGO_T *pVideoLogo)$/;"	f
LoadImageEx	sample/common/loadbmp.c	/^int LoadImageEx(const char *filename, OSD_LOGO_T *pVideoLogo, OSD_COLOR_FMT_E enFmt)$/;"	f
LscExtRegsDefault	component/isp/firmware/src/algorithms/isp_lsc.c	/^static HI_VOID LscExtRegsDefault(HI_VOID)$/;"	f	file:
LscExtRegsInitialize	component/isp/firmware/src/algorithms/isp_lsc.c	/^static HI_VOID LscExtRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
LscReadExtRegs	component/isp/firmware/src/algorithms/isp_lsc.c	/^static HI_VOID LscReadExtRegs(ISP_DEV IspDev)$/;"	f	file:
LscRegsDefault	component/isp/firmware/src/algorithms/isp_lsc.c	/^static HI_VOID LscRegsDefault(HI_VOID)$/;"	f	file:
Luma_MotionThresh	include/hi_comm_vpss.h	/^    HI_U16  Luma_MotionThresh;              \/* [0,511] *\/$/;"	m	struct:__anon6
Luma_SF_MoveArea	include/hi_comm_vpss.h	/^    HI_U8   Luma_SF_MoveArea;               \/* [0,255] *\/$/;"	m	struct:__anon6
Luma_SF_StillArea	include/hi_comm_vpss.h	/^    HI_U8   Luma_SF_StillArea;              \/* [0, 64] *\/ $/;"	m	struct:__anon6
Luma_TF_Strength	include/hi_comm_vpss.h	/^    HI_U8   Luma_TF_Strength;               \/* [0,15] *\/$/;"	m	struct:__anon6
Lut	component/isp/defog/isp_dehaze.h	/^    HI_U8  Lut[DEHAZE_CURVE_MAX_NODE];$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
Lut	include/isp_dehaze.h	/^    HI_U8  Lut[DEHAZE_CURVE_MAX_NODE];$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
LutValue0	component/isp/firmware/src/algorithms/isp_drc.c	/^    HI_DOUBLE LutValue0[201];$/;"	m	struct:hiISP_DRC_S	file:
LutValue1	component/isp/firmware/src/algorithms/isp_drc.c	/^    HI_DOUBLE LutValue1[201];    $/;"	m	struct:hiISP_DRC_S	file:
M034_ID	component/isp/sensor/aptina_9m034/m034_cmos.c	21;"	d	file:
MAAT	include/hi_comm_vpss.h	/^    int  SFS,  SFS1, SPS1,SPT1,  TFP1,TFR1,SBF1,  MDDZ, MAAT,  SFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
MABW	include/hi_comm_vpss.h	/^    HI_U16  MABW : 1;$/;"	m	struct:hiVPSS_GRP_VPPNRXEX_S
MABW	include/hi_comm_vpss.h	/^    HI_U8 MABW    : 1;  \/*[0, 1]*\/$/;"	m	struct:__anon8
MABW	include/hi_comm_vpss.h	/^  HI_U16 MABW : 1;  \/*[0, 1]*\/ $/;"	m	struct:__anon13
MAEWeight	component/isp/sensor/hi_cmoscfg/hi_cmos_cfg.c	/^static int MAEWeight[256];$/;"	v	file:
MAEWeight	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^static int MAEWeight[128];$/;"	v	file:
MAKE_DWORD	include/hi_comm_fisheye.h	29;"	d
MATE	include/hi_comm_vpss.h	/^    HI_U8 MATE; 		\/*[0, 8]*\/$/;"	m	struct:__anon9
MATH	include/hi_comm_vpss.h	/^    HI_U16  MATH : 9;$/;"	m	struct:hiVPSS_GRP_VPPNRXEX_S
MATH	include/hi_comm_vpss.h	/^    HI_U16 MATH : 10;   \/*[0, 511]*\/$/;"	m	struct:__anon7
MATH	include/hi_comm_vpss.h	/^    HI_U8 MATH;		\/*[0, 100]*\/$/;"	m	struct:__anon9
MATH	include/hi_comm_vpss.h	/^    int  TFS,  SFS2, SPS2,SPT2,  TFP2,TFR2,SBF2,  MATH, MATW,  TFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
MATH	include/hi_comm_vpss.h	/^  HI_U16 MATH : 9;  \/*[0, 511]*\/$/;"	m	struct:__anon13
MATH	include/hi_comm_vpss.h	/^  int  TFS,   TFP, TFQ, TFR,     SHP,      MDDZ, MATH;$/;"	m	struct:hiVPSS_GRP_VPPNRX_S
MATH1	include/hi_comm_vpss.h	/^    HI_U8 MDP,   MATH1, MATH2, Pro3;$/;"	m	struct:hiNRS_PARAM_V2_S
MATH2	include/hi_comm_vpss.h	/^    HI_U8 MDP,   MATH1, MATH2, Pro3;$/;"	m	struct:hiNRS_PARAM_V2_S
MATW	include/hi_comm_vpss.h	/^    HI_U8   MATW : 3;    $/;"	m	struct:hiVPSS_GRP_VPPNRXEX_S
MATW	include/hi_comm_vpss.h	/^    HI_U8 MATW    : 2;  \/*[0, 3]*\/$/;"	m	struct:__anon8
MATW	include/hi_comm_vpss.h	/^    int  TFS,  SFS2, SPS2,SPT2,  TFP2,TFR2,SBF2,  MATH, MATW,  TFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
MATW	include/hi_comm_vpss.h	/^  HI_U16 MATW : 3;  \/*[0, 5]*\/$/;"	m	struct:__anon13
MAX	component/isp/firmware/src/algorithms/isp_demosaic.c	66;"	d	file:
MAX	component/isp/firmware/src/algorithms/isp_drc.c	86;"	d	file:
MAX	component/isp/firmware/src/algorithms/isp_noise_reduction.c	36;"	d	file:
MAX	component/isp/firmware/src/algorithms/isp_uvnr.c	109;"	d	file:
MAX	sample/tde/sample_tde.c	32;"	d	file:
MAX2	component/isp/firmware/src/algorithms/isp_sharpen.c	35;"	d	file:
MAX2	include/hi_math.h	55;"	d
MAX3	include/hi_math.h	57;"	d
MAXVALSZ	component/isp/iniparser/dictionary.c	47;"	d	file:
MAX_AE_LIB_NUM	component/isp/3a/sample_ae/sample_ae_adp.h	52;"	d
MAX_AE_LIB_NUM	component/isp/firmware/drv/mkp_isp.h	549;"	d
MAX_AE_REGISTER_SNS_NUM	component/isp/3a/sample_ae/sample_ae_adp.h	51;"	d
MAX_AF_LIB_NUM	component/isp/firmware/drv/mkp_isp.h	551;"	d
MAX_AI_POINT_NUM	include/hi_comm_aio.h	39;"	d
MAX_AI_USRFRM_DEPTH	include/hi_comm_aio.h	47;"	d
MAX_ALG_LIB_VREG_NUM	component/isp/include/hi_vreg.h	60;"	d
MAX_ALG_LIB_VREG_NUM	include/hi_vreg.h	60;"	d
MAX_AO_POINT_NUM	include/hi_comm_aio.h	37;"	d
MAX_AUDIO_FILE_NAME_LEN	include/hi_comm_aio.h	50;"	d
MAX_AUDIO_FILE_PATH_LEN	include/hi_comm_aio.h	49;"	d
MAX_AUDIO_FRAME_LEN	include/hi_comm_aio.h	42;"	d
MAX_AUDIO_FRAME_NUM	include/hi_comm_aio.h	31;"	d
MAX_AUDIO_POINT_BYTES	include/hi_comm_aio.h	32;"	d
MAX_AUDIO_POINT_NUM	include/hi_comm_aio.h	36;"	d
MAX_AUDIO_STREAM_LEN	include/hi_comm_aio.h	45;"	d
MAX_AWB_LIB_NUM	component/isp/firmware/drv/mkp_isp.h	550;"	d
MAX_BLK_NUM	component/isp/firmware/src/algorithms/isp_green_equalization.c	29;"	d	file:
MAX_BLK_NUM_X	component/isp/firmware/src/algorithms/isp_green_equalization.c	30;"	d	file:
MAX_BLK_NUM_Y	component/isp/firmware/src/algorithms/isp_green_equalization.c	31;"	d	file:
MAX_FRM_CNT	tools/vi_bayerdump.c	38;"	d	file:
MAX_FRM_CNT	tools/vi_dump.c	26;"	d	file:
MAX_FRM_CNT	tools/vpss_chn_dump.c	42;"	d	file:
MAX_FRM_WIDTH	tools/vi_dump.c	27;"	d	file:
MAX_FRM_WIDTH	tools/vpss_chn_dump.c	20;"	d	file:
MAX_FRM_WIDTH	tools/vpss_src_dump.c	20;"	d	file:
MAX_ISP_STAT_BUF_NUM	component/isp/firmware/drv/mkp_isp.h	26;"	d
MAX_LEVEL	sample/scene_auto/src/common/hi_srdk_sceneauto.c	21;"	d	file:
MAX_MMZ_NAME_LEN	include/hi_defines.h	53;"	d
MAX_MOD_NAME	component/isp/firmware/drv/mod_ext.h	43;"	d
MAX_MOD_NAME	include/mod_ext.h	43;"	d
MAX_MPP_MODULES	component/isp/firmware/drv/mod_ext.h	39;"	d
MAX_MPP_MODULES	include/mod_ext.h	39;"	d
MAX_NODE_NUM	include/hi_defines.h	55;"	d
MAX_REGISTER_ALG_LIB_NUM	component/isp/include/hi_comm_3a.h	42;"	d
MAX_REGISTER_ALG_LIB_NUM	include/hi_comm_3a.h	42;"	d
MAX_THM_SIZE	sample/common/sample_comm_venc.c	41;"	d	file:
MAX_VENC_WORK_CHN_NUM	sample/region/sample_region.c	55;"	d	file:
MAX_VOICE_POINT_NUM	include/hi_comm_aio.h	34;"	d
MBRCMODE_E	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^} MBRCMODE_E;$/;"	t	typeref:enum:HI_MBRCMODE_E	file:
MDAF	include/hi_comm_vpss.h	/^    HI_U8 MDAF    : 3;  \/*[0, 7]*\/$/;"	m	struct:__anon8
MDAF	include/hi_comm_vpss.h	/^  HI_U16 MDAF : 3;  \/*[0, 7]*\/$/;"	m	struct:__anon13
MDDRC_ZONE_MAX_NUM	include/hi_defines.h	204;"	d
MDDZ	include/hi_comm_vpss.h	/^    HI_U16  MDDZ : 7;$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
MDDZ	include/hi_comm_vpss.h	/^    int  SFS,  SFS1, SPS1,SPT1,  TFP1,TFR1,SBF1,  MDDZ, MAAT,  SFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
MDDZ	include/hi_comm_vpss.h	/^  int  TFS,   TFP, TFQ, TFR,     SHP,      MDDZ, MATH;$/;"	m	struct:hiVPSS_GRP_VPPNRX_S
MDDZ1	include/hi_comm_vpss.h	/^    HI_U8 MDDZ1, MDDZ2;$/;"	m	struct:hiNRS_PARAM_V2_S
MDDZ2	include/hi_comm_vpss.h	/^    HI_U8 MDDZ1, MDDZ2;$/;"	m	struct:hiNRS_PARAM_V2_S
MDP	include/hi_comm_vpss.h	/^    HI_U8 MDP,   MATH1, MATH2, Pro3;$/;"	m	struct:hiNRS_PARAM_V2_S
MDZ	include/hi_comm_vpss.h	/^  HI_U8 MDZ;        \/*[0, 127]*\/$/;"	m	struct:__anon12
MDZi	include/hi_comm_vpss.h	/^    HI_U8 MDZi;         \/*[0, 127]*\/$/;"	m	struct:__anon7
MDZj	include/hi_comm_vpss.h	/^    HI_U8 MDZj;         \/*[0, 127]*\/$/;"	m	struct:__anon7
MD_ALG_MODE_BG	include/hi_md.h	/^	MD_ALG_MODE_BG	= 0x0,\/*Base on background image*\/$/;"	e	enum:hiMD_ALG_MODE_E
MD_ALG_MODE_BUTT	include/hi_md.h	/^	MD_ALG_MODE_BUTT$/;"	e	enum:hiMD_ALG_MODE_E
MD_ALG_MODE_E	include/hi_md.h	/^}MD_ALG_MODE_E;$/;"	t	typeref:enum:hiMD_ALG_MODE_E
MD_ALG_MODE_REF	include/hi_md.h	/^	MD_ALG_MODE_REF	= 0x1,\/*Base on reference image*\/$/;"	e	enum:hiMD_ALG_MODE_E
MD_ATTR_S	include/hi_md.h	/^}MD_ATTR_S;$/;"	t	typeref:struct:hiMD_ATTR_S
MD_CHN	include/hi_common.h	/^typedef HI_S32 MD_CHN;$/;"	t
MD_MAX_CHN	include/hi_defines.h	246;"	d
MD_MAX_HEIGHT	include/hi_defines.h	248;"	d
MD_MAX_WIDTH	include/hi_defines.h	247;"	d
MD_MIN_HEIGHT	include/hi_defines.h	250;"	d
MD_MIN_WIDTH	include/hi_defines.h	249;"	d
MEAN2	include/hi_math.h	60;"	d
MEDIAN	include/hi_math.h	59;"	d
MEDIA_G726_16K	include/hi_comm_aio.h	/^    MEDIA_G726_16K,     \/* G726 16kbps for ASF ... *\/ $/;"	e	enum:hiG726_BPS_E
MEDIA_G726_24K	include/hi_comm_aio.h	/^    MEDIA_G726_24K,     \/* G726 24kbps for ASF ... *\/$/;"	e	enum:hiG726_BPS_E
MEDIA_G726_32K	include/hi_comm_aio.h	/^    MEDIA_G726_32K,     \/* G726 32kbps for ASF ... *\/$/;"	e	enum:hiG726_BPS_E
MEDIA_G726_40K	include/hi_comm_aio.h	/^    MEDIA_G726_40K,     \/* G726 40kbps for ASF ... *\/$/;"	e	enum:hiG726_BPS_E
MEM_DEV_CLOSE	tools/vi_bayerdump.c	61;"	d	file:
MEM_DEV_CLOSE	tools/vi_dump.c	47;"	d	file:
MEM_DEV_OPEN	tools/vi_bayerdump.c	48;"	d	file:
MEM_DEV_OPEN	tools/vi_dump.c	34;"	d	file:
MIDDLE_AGC_ADDR	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	51;"	d	file:
MIDDLE_AGC_ADDR	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	51;"	d	file:
MIDDLE_EXPOSURE_ADDR	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	48;"	d	file:
MIDDLE_EXPOSURE_ADDR	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	48;"	d	file:
MIN	component/isp/firmware/src/algorithms/isp_awb.c	30;"	d	file:
MIN	component/isp/firmware/src/algorithms/isp_demosaic.c	70;"	d	file:
MIN	component/isp/firmware/src/algorithms/isp_drc.c	90;"	d	file:
MIN	component/isp/firmware/src/algorithms/isp_noise_reduction.c	40;"	d	file:
MIN	component/isp/firmware/src/algorithms/isp_uvnr.c	113;"	d	file:
MIN	sample/tde/sample_tde.c	31;"	d	file:
MIN2	include/hi_math.h	56;"	d
MIN3	include/hi_math.h	58;"	d
MIN_AUDIO_POINT_NUM	include/hi_comm_aio.h	38;"	d
MIPI_2lane_SENSOR_MN34222_12BIT_NOWDR_ATTR	sample/common/sample_comm_vi.c	/^combo_dev_attr_t MIPI_2lane_SENSOR_MN34222_12BIT_NOWDR_ATTR =$/;"	v
MIPI_2lane_SENSOR_OV9752_12BIT_NOWDR_ATTR	sample/common/sample_comm_vi.c	/^combo_dev_attr_t MIPI_2lane_SENSOR_OV9752_12BIT_NOWDR_ATTR = $/;"	v
MIPI_4lane_SENSOR_MN34220_MIPI_12BIT_ATTR	sample/common/sample_comm_vi.c	/^combo_dev_attr_t MIPI_4lane_SENSOR_MN34220_MIPI_12BIT_ATTR = $/;"	v
MIPI_4lane_SENSOR_OV4682_10BIT_ATTR	sample/common/sample_comm_vi.c	/^combo_dev_attr_t MIPI_4lane_SENSOR_OV4682_10BIT_ATTR = $/;"	v
MIPI_BT1120_ATTR	sample/common/sample_comm_vi.c	/^combo_dev_attr_t MIPI_BT1120_ATTR =$/;"	v
MIPI_CMOS3V3_ATTR	sample/common/sample_comm_vi.c	/^combo_dev_attr_t MIPI_CMOS3V3_ATTR =$/;"	v
MIPI_DEV	include/hi_common.h	/^typedef HI_S32 MIPI_DEV;$/;"	t
MIPI_ESC_CLK	include/hi_mipi.h	/^    MIPI_ESC_CLK  = 0x1 << 0,               \/*MIPILink 0 clock lane escape*\/$/;"	e	enum:__anon19
MIPI_ESC_D0	include/hi_mipi.h	/^    MIPI_ESC_D0   = 0x1 << 1,               \/*data lane 0 escape*\/$/;"	e	enum:__anon19
MIPI_ESC_D1	include/hi_mipi.h	/^    MIPI_ESC_D1   = 0x1 << 2,               \/*data lane 1 escape*\/$/;"	e	enum:__anon19
MIPI_ESC_D2	include/hi_mipi.h	/^    MIPI_ESC_D2   = 0x1 << 3,               \/*data lane 2 escape*\/$/;"	e	enum:__anon19
MIPI_ESC_D3	include/hi_mipi.h	/^    MIPI_ESC_D3   = 0x1 << 4,               \/*data lane 3 escape*\/$/;"	e	enum:__anon19
MIPI_HEADER_ERR	include/hi_mipi.h	/^    MIPI_HEADER_ERR    = 0x1 << 28,        \/*Header2ECC*\/$/;"	e	enum:__anon17
MIPI_INT1_INT_DEF	include/hi_mipi.h	30;"	d
MIPI_INT2_ERR	include/hi_mipi.h	/^}MIPI_INT2_ERR;$/;"	t	typeref:enum:__anon18
MIPI_INT2_INT_DEF	include/hi_mipi.h	33;"	d
MIPI_INT_ERR	include/hi_mipi.h	/^}MIPI_INT_ERR;$/;"	t	typeref:enum:__anon17
MIPI_INT_MASK	include/hi_mipi.h	36;"	d
MIPI_LANE_NUM	include/hi_mipi.h	18;"	d
MIPI_PHY	include/hi_mipi.h	/^typedef unsigned int MIPI_PHY;$/;"	t
MIPI_TIMEOUT_CLK	include/hi_mipi.h	/^    MIPI_TIMEOUT_CLK = 0x1 << 8,            \/*clock lane FSM timeout *\/$/;"	e	enum:__anon19
MIPI_TIMEOUT_D0	include/hi_mipi.h	/^    MIPI_TIMEOUT_D0  = 0x1 << 9,            \/*data lane 0 FSM timeout *\/$/;"	e	enum:__anon19
MIPI_TIMEOUT_D1	include/hi_mipi.h	/^    MIPI_TIMEOUT_D1  = 0x1 << 10,           \/*data lane 1 FSM timeout *\/$/;"	e	enum:__anon19
MIPI_TIMEOUT_D2	include/hi_mipi.h	/^    MIPI_TIMEOUT_D2  = 0x1 << 11,           \/*data lane 2 FSM timeout *\/$/;"	e	enum:__anon19
MIPI_TIMEOUT_D3	include/hi_mipi.h	/^    MIPI_TIMEOUT_D3  = 0x1 << 12,           \/*data lane 3 FSM timeout *\/$/;"	e	enum:__anon19
MIPI_VC0_FRAME_CRC	include/hi_mipi.h	/^    MIPI_VC0_FRAME_CRC = 0x1 << 12,        \/*VC0CRC*\/$/;"	e	enum:__anon17
MIPI_VC0_INVALID_DT	include/hi_mipi.h	/^    MIPI_VC0_INVALID_DT = 0x1 << 12,        \/*VC0*\/    $/;"	e	enum:__anon18
MIPI_VC0_NO_MATCH	include/hi_mipi.h	/^    MIPI_VC0_NO_MATCH  = 0x1 << 4,        \/*VC0*\/$/;"	e	enum:__anon17
MIPI_VC0_ORDER_ERR	include/hi_mipi.h	/^    MIPI_VC0_ORDER_ERR = 0x1 << 8,        \/*VC0*\/$/;"	e	enum:__anon17
MIPI_VC1_FRAME_CRC	include/hi_mipi.h	/^    MIPI_VC1_FRAME_CRC = 0x1 << 13,        \/*VC1CRC*\/$/;"	e	enum:__anon17
MIPI_VC1_INVALID_DT	include/hi_mipi.h	/^    MIPI_VC1_INVALID_DT = 0x1 << 13,        \/*VC1*\/$/;"	e	enum:__anon18
MIPI_VC1_NO_MATCH	include/hi_mipi.h	/^    MIPI_VC1_NO_MATCH  = 0x1 << 5,        \/*VC1*\/$/;"	e	enum:__anon17
MIPI_VC1_ORDER_ERR	include/hi_mipi.h	/^    MIPI_VC1_ORDER_ERR = 0x1 << 9,        \/*VC1*\/$/;"	e	enum:__anon17
MIPI_VC2_FRAME_CRC	include/hi_mipi.h	/^    MIPI_VC2_FRAME_CRC = 0x1 << 14,        \/*VC2CRC*\/$/;"	e	enum:__anon17
MIPI_VC2_INVALID_DT	include/hi_mipi.h	/^    MIPI_VC2_INVALID_DT = 0x1 << 14,        \/*VC2*\/$/;"	e	enum:__anon18
MIPI_VC2_NO_MATCH	include/hi_mipi.h	/^    MIPI_VC2_NO_MATCH  = 0x1 << 6,        \/*VC2*\/$/;"	e	enum:__anon17
MIPI_VC2_ORDER_ERR	include/hi_mipi.h	/^    MIPI_VC2_ORDER_ERR = 0x1 << 10,       \/*VC2*\/$/;"	e	enum:__anon17
MIPI_VC3_FRAME_CRC	include/hi_mipi.h	/^    MIPI_VC3_FRAME_CRC = 0x1 << 15,        \/*VC3CRC*\/$/;"	e	enum:__anon17
MIPI_VC3_INVALID_DT	include/hi_mipi.h	/^    MIPI_VC3_INVALID_DT = 0x1 << 15,        \/*VC3*\/$/;"	e	enum:__anon18
MIPI_VC3_NO_MATCH	include/hi_mipi.h	/^    MIPI_VC3_NO_MATCH  = 0x1 << 7,        \/*VC3*\/$/;"	e	enum:__anon17
MIPI_VC3_ORDER_ERR	include/hi_mipi.h	/^    MIPI_VC3_ORDER_ERR = 0x1 << 11,       \/*VC3*\/$/;"	e	enum:__anon17
MIPI_VSYNC_ERR	include/hi_mipi.h	/^    MIPI_VSYNC_ERR   = 0x1 << 21,           \/* LVDSLink 0 lane vsync*\/$/;"	e	enum:__anon19
MIPI_init	init/sdk_init.c	/^static HI_S32 MIPI_init(void)$/;"	f	file:
MK_VERSION	include/hi_common.h	68;"	d
MMZ_BUFFER_S	component/isp/firmware/drv/acm_ext.h	/^}MMZ_BUFFER_S;$/;"	t	typeref:struct:__anon91
MMZ_init	init/sdk_init.c	/^static HI_S32 MMZ_init(void)$/;"	f	file:
MN34222_ID	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	22;"	d	file:
MODTYPE_BUTT	include/hi_comm_venc.h	/^    MODTYPE_BUTT$/;"	e	enum:hiVENC_MODTYPE_E
MODTYPE_H264E	include/hi_comm_venc.h	/^    MODTYPE_H264E,                     $/;"	e	enum:hiVENC_MODTYPE_E
MODTYPE_H265E	include/hi_comm_venc.h	/^    MODTYPE_H265E,$/;"	e	enum:hiVENC_MODTYPE_E
MODTYPE_JPEGE	include/hi_comm_venc.h	/^    MODTYPE_JPEGE,$/;"	e	enum:hiVENC_MODTYPE_E
MODTYPE_VENC	include/hi_comm_venc.h	/^    MODTYPE_VENC = 1,               $/;"	e	enum:hiVENC_MODTYPE_E
MODZ	include/hi_comm_vpss.h	/^    HI_U8 MODZ;		\/*[0, 100]*\/$/;"	m	struct:__anon9
MOD_ID_E	include/hi_common.h	/^} MOD_ID_E;$/;"	t	typeref:enum:hiMOD_ID_E
MOD_NOTICE_ID_E	component/isp/firmware/drv/mod_ext.h	/^}MOD_NOTICE_ID_E;$/;"	t	typeref:enum:hiMOD_NOTICE_ID_E
MOD_NOTICE_ID_E	include/mod_ext.h	/^}MOD_NOTICE_ID_E;$/;"	t	typeref:enum:hiMOD_NOTICE_ID_E
MOD_NOTICE_STOP	component/isp/firmware/drv/mod_ext.h	/^    MOD_NOTICE_STOP = 0x11,$/;"	e	enum:hiMOD_NOTICE_ID_E
MOD_NOTICE_STOP	include/mod_ext.h	/^    MOD_NOTICE_STOP = 0x11,$/;"	e	enum:hiMOD_NOTICE_ID_E
MOD_STATE_BUSY	component/isp/firmware/drv/mod_ext.h	/^    MOD_STATE_BUSY = 0X22,$/;"	e	enum:hiMOD_STATE_E
MOD_STATE_BUSY	include/mod_ext.h	/^    MOD_STATE_BUSY = 0X22,$/;"	e	enum:hiMOD_STATE_E
MOD_STATE_E	component/isp/firmware/drv/mod_ext.h	/^}MOD_STATE_E;$/;"	t	typeref:enum:hiMOD_STATE_E
MOD_STATE_E	include/mod_ext.h	/^}MOD_STATE_E;$/;"	t	typeref:enum:hiMOD_STATE_E
MOD_STATE_FREE	component/isp/firmware/drv/mod_ext.h	/^    MOD_STATE_FREE = 0x11,$/;"	e	enum:hiMOD_STATE_E
MOD_STATE_FREE	include/mod_ext.h	/^    MOD_STATE_FREE = 0x11,$/;"	e	enum:hiMOD_STATE_E
MOMD	include/hi_comm_vpss.h	/^    HI_U8  MOMD       : 6;		\/*[0, 48]*\/$/;"	m	struct:__anon10
MORETHAN_LUM_THRESH	include/hi_comm_region.h	/^    MORETHAN_LUM_THRESH,       \/* the lum of the video is more than the lum threshold which is set by u32LumThresh  *\/$/;"	e	enum:hiINVERT_COLOR_MODE_E
MOSAIC_BLK_SIZE_16	include/hi_comm_region.h	/^    MOSAIC_BLK_SIZE_16,       \/*block size 16*16 of MOSAIC*\/$/;"	e	enum:hiMOSAIC_BLK_SIZE_E
MOSAIC_BLK_SIZE_32	include/hi_comm_region.h	/^    MOSAIC_BLK_SIZE_32,       \/*block size 32*32 of MOSAIC*\/$/;"	e	enum:hiMOSAIC_BLK_SIZE_E
MOSAIC_BLK_SIZE_64	include/hi_comm_region.h	/^    MOSAIC_BLK_SIZE_64,       \/*block size 64*64 of MOSAIC*\/$/;"	e	enum:hiMOSAIC_BLK_SIZE_E
MOSAIC_BLK_SIZE_8	include/hi_comm_region.h	/^    MOSAIC_BLK_SIZE_8 = 0,    \/*block size 8*8 of MOSAIC*\/$/;"	e	enum:hiMOSAIC_BLK_SIZE_E
MOSAIC_BLK_SIZE_BUTT	include/hi_comm_region.h	/^    MOSAIC_BLK_SIZE_BUTT$/;"	e	enum:hiMOSAIC_BLK_SIZE_E
MOSAIC_BLK_SIZE_E	include/hi_comm_region.h	/^}MOSAIC_BLK_SIZE_E;$/;"	t	typeref:enum:hiMOSAIC_BLK_SIZE_E
MOSAIC_CHN_ATTR_S	include/hi_comm_region.h	/^}MOSAIC_CHN_ATTR_S;$/;"	t	typeref:struct:hiMOSAIC_CHN_ATTR_S
MOSAIC_RGN	include/hi_comm_region.h	/^    MOSAIC_RGN,$/;"	e	enum:hiRGN_TYPE_E
MPEG4E_PACK_GVOP	include/hi_comm_venc.h	/^     MPEG4E_PACK_GVOP  = 9                          \/*GROUP of vop types *\/$/;"	e	enum:hiMPEG4E_PACK_TYPE_E
MPEG4E_PACK_TYPE_E	include/hi_comm_venc.h	/^} MPEG4E_PACK_TYPE_E;$/;"	t	typeref:enum:hiMPEG4E_PACK_TYPE_E
MPEG4E_PACK_VO	include/hi_comm_venc.h	/^     MPEG4E_PACK_VO    = 7,                         \/*VO types*\/$/;"	e	enum:hiMPEG4E_PACK_TYPE_E
MPEG4E_PACK_VOL	include/hi_comm_venc.h	/^     MPEG4E_PACK_VOL   = 8,                         \/*VOL types*\/$/;"	e	enum:hiMPEG4E_PACK_TYPE_E
MPEG4E_PACK_VOP_I	include/hi_comm_venc.h	/^     MPEG4E_PACK_VOP_I = 5,                         \/*I VOP packet types*\/$/;"	e	enum:hiMPEG4E_PACK_TYPE_E
MPEG4E_PACK_VOP_P	include/hi_comm_venc.h	/^     MPEG4E_PACK_VOP_P = 1,                         \/*P VOP packet types*\/$/;"	e	enum:hiMPEG4E_PACK_TYPE_E
MPEG4E_PACK_VOS	include/hi_comm_venc.h	/^     MPEG4E_PACK_VOS   = 6,                         \/*VOS types*\/$/;"	e	enum:hiMPEG4E_PACK_TYPE_E
MPP_BIND_SRC_S	component/isp/firmware/drv/mkp_sys.h	/^}MPP_BIND_SRC_S;$/;"	t	typeref:struct:hiMPP_BIND_SRC_S
MPP_CHN_S	include/hi_common.h	/^} MPP_CHN_S;$/;"	t	typeref:struct:hiMPP_CHN_S
MPP_DATA_AUDIO_FRAME	component/isp/firmware/drv/mkp_sys.h	/^    MPP_DATA_AUDIO_FRAME,   \/* *\/$/;"	e	enum:hiMPP_DATA_TYPE_E
MPP_DATA_BUTT	component/isp/firmware/drv/mkp_sys.h	/^    MPP_DATA_BUTT$/;"	e	enum:hiMPP_DATA_TYPE_E
MPP_DATA_TYPE_E	component/isp/firmware/drv/mkp_sys.h	/^} MPP_DATA_TYPE_E;$/;"	t	typeref:enum:hiMPP_DATA_TYPE_E
MPP_DATA_VDEC_FRAME	component/isp/firmware/drv/mkp_sys.h	/^    MPP_DATA_VDEC_FRAME,    \/* VIDEO_FRAME_INFO_S   *\/$/;"	e	enum:hiMPP_DATA_TYPE_E
MPP_DATA_VIDEO_FRAME	component/isp/firmware/drv/mkp_sys.h	/^    MPP_DATA_VIDEO_FRAME,   \/* VIDEO_FRAME_INFO_S   *\/$/;"	e	enum:hiMPP_DATA_TYPE_E
MPP_DATA_VIU_FRAME	component/isp/firmware/drv/mkp_sys.h	/^    MPP_DATA_VIU_FRAME,     \/* VIDEO_FRAME_INFO_S   *\/$/;"	e	enum:hiMPP_DATA_TYPE_E
MPP_DATA_VOU_FRAME	component/isp/firmware/drv/mkp_sys.h	/^    MPP_DATA_VOU_FRAME,     \/* VIDEO_FRAME_INFO_S *\/$/;"	e	enum:hiMPP_DATA_TYPE_E
MPP_DATA_VOU_WBC_FRAME	component/isp/firmware/drv/mkp_sys.h	/^    MPP_DATA_VOU_WBC_FRAME,$/;"	e	enum:hiMPP_DATA_TYPE_E
MPP_DATA_VPSS_FRAME	component/isp/firmware/drv/mkp_sys.h	/^    MPP_DATA_VPSS_FRAME,    \/* VIDEO_FRAME_INFO_S   *\/$/;"	e	enum:hiMPP_DATA_TYPE_E
MPP_MOD_ACODEC	include/hi_common.h	248;"	d
MPP_MOD_ADEC	include/hi_common.h	246;"	d
MPP_MOD_AENC	include/hi_common.h	245;"	d
MPP_MOD_AI	include/hi_common.h	243;"	d
MPP_MOD_AIO	include/hi_common.h	247;"	d
MPP_MOD_AO	include/hi_common.h	244;"	d
MPP_MOD_CHNL	include/hi_common.h	223;"	d
MPP_MOD_CMPI	include/hi_common.h	252;"	d
MPP_MOD_DCCM	include/hi_common.h	261;"	d
MPP_MOD_DCCS	include/hi_common.h	262;"	d
MPP_MOD_DSU	include/hi_common.h	219;"	d
MPP_MOD_FB	include/hi_common.h	265;"	d
MPP_MOD_FD	include/hi_common.h	230;"	d
MPP_MOD_FISHEYE	include/hi_common.h	221;"	d
MPP_MOD_GRP	include/hi_common.h	225;"	d
MPP_MOD_H264D	include/hi_common.h	240;"	d
MPP_MOD_H264E	include/hi_common.h	233;"	d
MPP_MOD_H265E	include/hi_common.h	234;"	d
MPP_MOD_HDMI	include/hi_common.h	218;"	d
MPP_MOD_ISP	include/hi_common.h	272;"	d
MPP_MOD_IVE	include/hi_common.h	229;"	d
MPP_MOD_JPEGD	include/hi_common.h	241;"	d
MPP_MOD_JPEGE	include/hi_common.h	235;"	d
MPP_MOD_LOG	include/hi_common.h	258;"	d
MPP_MOD_MD	include/hi_common.h	231;"	d
MPP_MOD_MPEG4E	include/hi_common.h	236;"	d
MPP_MOD_MST_LOG	include/hi_common.h	259;"	d
MPP_MOD_PCIV	include/hi_common.h	254;"	d
MPP_MOD_PCIVFMW	include/hi_common.h	255;"	d
MPP_MOD_PROC	include/hi_common.h	257;"	d
MPP_MOD_RC	include/hi_common.h	267;"	d
MPP_MOD_RGN	include/hi_common.h	228;"	d
MPP_MOD_SYS	include/hi_common.h	251;"	d
MPP_MOD_TDE	include/hi_common.h	271;"	d
MPP_MOD_USR	include/hi_common.h	273;"	d
MPP_MOD_VB	include/hi_common.h	250;"	d
MPP_MOD_VCMP	include/hi_common.h	264;"	d
MPP_MOD_VDA	include/hi_common.h	226;"	d
MPP_MOD_VDEC	include/hi_common.h	239;"	d
MPP_MOD_VEDU	include/hi_common.h	237;"	d
MPP_MOD_VENC	include/hi_common.h	224;"	d
MPP_MOD_VGS	include/hi_common.h	220;"	d
MPP_MOD_VIU	include/hi_common.h	216;"	d
MPP_MOD_VOIE	include/hi_common.h	269;"	d
MPP_MOD_VOU	include/hi_common.h	217;"	d
MPP_MOD_VPSS	include/hi_common.h	227;"	d
MPP_SYS_CONF_S	include/hi_comm_sys.h	/^} MPP_SYS_CONF_S;$/;"	t	typeref:struct:hiMPP_SYS_CONF_S
MPP_SYS_DDR_NAME_S	component/isp/firmware/drv/mkp_sys.h	/^}MPP_SYS_DDR_NAME_S;$/;"	t	typeref:struct:hiMPP_SYS_DDR_NAME_S
MPP_VERSION	include/hi_common.h	69;"	d
MPP_VERSION_S	include/hi_common.h	/^} MPP_VERSION_S;$/;"	t	typeref:struct:hiMPP_VERSION_S
MPP_VER_PRIX	include/hi_defines.h	41;"	d
MPP_VER_PRIX	include/hi_defines.h	44;"	d
MSBF	include/hi_comm_vpss.h	/^    HI_U8 MSBF;		\/*[0, 128]*\/$/;"	m	struct:__anon9
MSDZ	include/hi_comm_vpss.h	/^    HI_U8 MSDZ;		\/*[0, 255]*\/$/;"	m	struct:__anon9
MSHP	include/hi_comm_vpss.h	/^    HI_U8 MSHP;		\/*[0, 255]*\/$/;"	m	struct:__anon9
MSHP	include/hi_comm_vpss.h	/^  HI_U8 MSHP;       \/*[0, 16]*\/$/;"	m	struct:__anon12
MSHT	include/hi_comm_vpss.h	/^    HI_U8 MSHT;		\/*[0, 64]*\/$/;"	m	struct:__anon9
MSTH	include/hi_comm_vpss.h	/^    HI_U8 MSTH;		\/*[0, 100]*\/$/;"	m	struct:__anon9
MTFR	include/hi_comm_vpss.h	/^    HI_U8 MTFR;		\/*[0, 63]*\/$/;"	m	struct:__anon9
MTFR	include/hi_comm_vpss.h	/^  HI_U8 MTFR;       \/*[0, 16]*\/$/;"	m	struct:__anon12
MTFS	include/hi_comm_vpss.h	/^    HI_U8 MTFS;         \/*[0, 255]*\/$/;"	m	struct:__anon8
MULTI_OF_2_POWER	include/hi_math.h	83;"	d
MaSHP	include/hi_comm_vpss.h	/^    HI_U16  MaSHP : 7;$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
MaTFP	include/hi_comm_vpss.h	/^    HI_U16  MaTFP : 2;$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
MaTFR	include/hi_comm_vpss.h	/^    HI_U16  MaTFR : 5;$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
MaTFS	include/hi_comm_vpss.h	/^    HI_U16  MaTFS : 4;$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
MamiMax	include/hi_comm_vpss.h	/^    HI_U8  MamiMax;			    \/*[0, 255]*\/  $/;"	m	struct:__anon10
MapISO	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^static int MapISO(int iso)$/;"	f	file:
MiBaTFP	include/hi_comm_vpss.h	/^    HI_U8  MiBaTFP;    $/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
MiDaTFP	include/hi_comm_vpss.h	/^    HI_U8  MiDaTFP;$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
ModeNumMax	component/isp/sensor/hi_cmoscfg/hi_cmos_cfg.c	18;"	d	file:
NRB_PARAM_V1_S	include/hi_comm_vpss.h	/^} NRB_PARAM_V1_S;$/;"	t	typeref:struct:__anon13
NRB_PARAM_V2_S	include/hi_comm_vpss.h	/^typedef VPSS_GRP_VPPNRB_S NRB_PARAM_V2_S;$/;"	t
NRB_SF_PARAM_V1_S	include/hi_comm_vpss.h	/^} NRB_SF_PARAM_V1_S;  $/;"	t	typeref:struct:__anon11
NRB_TF_PARAM_V1_S	include/hi_comm_vpss.h	/^} NRB_TF_PARAM_V1_S;  $/;"	t	typeref:struct:__anon12
NRS_PARAM_V1_S	include/hi_comm_vpss.h	/^typedef VPSS_NR_PARAM_V1_S NRS_PARAM_V1_S;$/;"	t
NRS_PARAM_V2_S	include/hi_comm_vpss.h	/^} NRS_PARAM_V2_S;$/;"	t	typeref:struct:hiNRS_PARAM_V2_S
NR_GET_CTX	component/isp/firmware/src/algorithms/isp_noise_reduction.c	60;"	d	file:
NULL	include/hi_type.h	116;"	d
NUMERATOR32	include/hi_math.h	138;"	d
NVALS	component/isp/iniparser/dictionary.c	599;"	d	file:
N_IMAGES	sample/tde/sample_tde.c	46;"	d	file:
NrExtRegsDefault	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^static HI_VOID NrExtRegsDefault(HI_VOID)$/;"	f	file:
NrExtRegsInitialize	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^static HI_VOID NrExtRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
NrLumaNrGain	component/isp/firmware/drv/mkp_isp.h	/^	HI_U8    NrLumaNrGain;      \/\/ $/;"	m	struct:hiISP_NR_REG_CFG_S
NrLutEnable	component/isp/firmware/drv/mkp_isp.h	/^	HI_U8    NrLutEnable;	   \/\/ 1bit Luma Noise Reduction Enable$/;"	m	struct:hiISP_NR_REG_CFG_S
NrOffsetCalculate	component/isp/firmware/src/algorithms/isp_demosaic.c	/^static __inline HI_U16 NrOffsetCalculate($/;"	f	file:
NrOffsetCalculate	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^static __inline HI_U16 NrOffsetCalculate($/;"	f	file:
NrProcWrite	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^HI_S32 NrProcWrite(ISP_DEV IspDev, ISP_CTRL_PROC_WRITE_S *pstProc)$/;"	f
NrReadExtregs	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^static HI_S32 NrReadExtregs(ISP_DEV IspDev)$/;"	f	file:
NrRegisterGuider	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^static HI_VOID NrRegisterGuider(HI_U32 u32Iso, ISP_DEV IspDev, ISP_NR_REG_CFG_S *pstReg)$/;"	f	file:
NrRegsDefault	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^static HI_VOID NrRegsDefault(HI_VOID) $/;"	f	file:
OBJ	tools/Makefile	/^OBJ  := $(SRC:%.c=%.o)$/;"	m
OBJPATH	component/isp/3a/sample_ae/Makefile	/^OBJPATH = .\/obj$/;"	m
OBJPATH	component/isp/iniparser/Makefile	/^OBJPATH = .\/obj$/;"	m
OBJPATH	component/isp/sensor/aptina_9m034/Makefile	/^OBJPATH = .\/obj$/;"	m
OBJPATH	component/isp/sensor/aptina_ar0230/Makefile	/^OBJPATH = .\/obj$/;"	m
OBJPATH	component/isp/sensor/ar0130/Makefile	/^OBJPATH = .\/obj$/;"	m
OBJPATH	component/isp/sensor/hi_cmoscfg/Makefile	/^OBJPATH = .\/obj$/;"	m
OBJPATH	component/isp/sensor/omnivision_ov2718/Makefile	/^OBJPATH = .\/obj$/;"	m
OBJPATH	component/isp/sensor/omnivision_ov9712/Makefile	/^OBJPATH = .\/obj$/;"	m
OBJPATH	component/isp/sensor/omnivision_ov9732/Makefile	/^OBJPATH = .\/obj$/;"	m
OBJPATH	component/isp/sensor/omnivision_ov9750/Makefile	/^OBJPATH = .\/obj$/;"	m
OBJPATH	component/isp/sensor/omnivision_ov9752/Makefile	/^OBJPATH = .\/obj$/;"	m
OBJPATH	component/isp/sensor/panasonic_mn34222/Makefile	/^OBJPATH = .\/obj$/;"	m
OBJPATH	component/isp/sensor/sony_imx222/Makefile	/^OBJPATH = .\/obj$/;"	m
OBJS	component/isp/3a/sample_ae/Makefile	/^OBJS := $(OBJS:.\/%=obj\/%)$/;"	m
OBJS	component/isp/3a/sample_ae/Makefile	/^OBJS = $(SRCS:%.c=%.o)$/;"	m
OBJS	component/isp/firmware/src/Makefile	/^OBJS := $(SRCS:%.c=$(OBJ_PATH)\/%.o)$/;"	m
OBJS	component/isp/iniparser/Makefile	/^OBJS := $(OBJS:.\/%=obj\/%)$/;"	m
OBJS	component/isp/iniparser/Makefile	/^OBJS = $(SRCS:%.c=%.o)$/;"	m
OBJS	component/isp/sensor/aptina_9m034/Makefile	/^OBJS := $(OBJS:.\/%=obj\/%)$/;"	m
OBJS	component/isp/sensor/aptina_9m034/Makefile	/^OBJS = $(SRCS:%.c=%.o)$/;"	m
OBJS	component/isp/sensor/aptina_ar0230/Makefile	/^OBJS := $(OBJS:.\/%=obj\/%)$/;"	m
OBJS	component/isp/sensor/aptina_ar0230/Makefile	/^OBJS = $(SRCS:%.c=%.o)$/;"	m
OBJS	component/isp/sensor/ar0130/Makefile	/^OBJS := $(OBJS:.\/%=obj\/%)$/;"	m
OBJS	component/isp/sensor/ar0130/Makefile	/^OBJS = $(SRCS:%.c=%.o)$/;"	m
OBJS	component/isp/sensor/hi_cmoscfg/Makefile	/^OBJS := $(OBJS:.\/%=obj\/%)$/;"	m
OBJS	component/isp/sensor/hi_cmoscfg/Makefile	/^OBJS = $(SRCS:%.c=%.o)$/;"	m
OBJS	component/isp/sensor/omnivision_ov2718/Makefile	/^OBJS := $(OBJS:.\/%=obj\/%)$/;"	m
OBJS	component/isp/sensor/omnivision_ov2718/Makefile	/^OBJS = $(SRCS:%.c=%.o)$/;"	m
OBJS	component/isp/sensor/omnivision_ov9712/Makefile	/^OBJS := $(OBJS:.\/%=obj\/%)$/;"	m
OBJS	component/isp/sensor/omnivision_ov9712/Makefile	/^OBJS = $(SRCS:%.c=%.o)$/;"	m
OBJS	component/isp/sensor/omnivision_ov9732/Makefile	/^OBJS := $(OBJS:.\/%=obj\/%)$/;"	m
OBJS	component/isp/sensor/omnivision_ov9732/Makefile	/^OBJS = $(SRCS:%.c=%.o)$/;"	m
OBJS	component/isp/sensor/omnivision_ov9750/Makefile	/^OBJS := $(OBJS:.\/%=obj\/%)$/;"	m
OBJS	component/isp/sensor/omnivision_ov9750/Makefile	/^OBJS = $(SRCS:%.c=%.o)$/;"	m
OBJS	component/isp/sensor/omnivision_ov9752/Makefile	/^OBJS := $(OBJS:.\/%=obj\/%)$/;"	m
OBJS	component/isp/sensor/omnivision_ov9752/Makefile	/^OBJS = $(SRCS:%.c=%.o)$/;"	m
OBJS	component/isp/sensor/panasonic_mn34222/Makefile	/^OBJS := $(OBJS:.\/%=obj\/%)$/;"	m
OBJS	component/isp/sensor/panasonic_mn34222/Makefile	/^OBJS = $(SRCS:%.c=%.o)$/;"	m
OBJS	component/isp/sensor/sony_imx222/Makefile	/^OBJS := $(OBJS:.\/%=obj\/%)$/;"	m
OBJS	component/isp/sensor/sony_imx222/Makefile	/^OBJS = $(SRCS:%.c=%.o)$/;"	m
OBJ_PATH	component/isp/firmware/src/Makefile	/^OBJ_PATH = $(ISP_PATH)\/firmware\/src\/obj$/;"	m
OMNIVISION_OV9712_DC_720P_30FPS	sample/common/sample_comm.h	/^    OMNIVISION_OV9712_DC_720P_30FPS,$/;"	e	enum:sample_vi_mode_e
OMNIVISION_OV9732_DC_720P_30FPS	sample/common/sample_comm.h	/^    OMNIVISION_OV9732_DC_720P_30FPS,$/;"	e	enum:sample_vi_mode_e
OMNIVISION_OV9750_MIPI_720P_30FPS	sample/common/sample_comm.h	/^    OMNIVISION_OV9750_MIPI_720P_30FPS,$/;"	e	enum:sample_vi_mode_e
OMNIVISION_OV9752_MIPI_720P_30FPS	sample/common/sample_comm.h	/^    OMNIVISION_OV9752_MIPI_720P_30FPS,$/;"	e	enum:sample_vi_mode_e
OP_CMOS_TYPE_AUTO	component/isp/include/hi_comm_sns.h	/^    OP_CMOS_TYPE_AUTO    = 0,$/;"	e	enum:hiISP_CMOS_OP_TYPE_E
OP_CMOS_TYPE_AUTO	include/hi_comm_sns.h	/^    OP_CMOS_TYPE_AUTO    = 0,$/;"	e	enum:hiISP_CMOS_OP_TYPE_E
OP_CMOS_TYPE_BUTT	component/isp/include/hi_comm_sns.h	/^    OP_CMOS_TYPE_BUTT$/;"	e	enum:hiISP_CMOS_OP_TYPE_E
OP_CMOS_TYPE_BUTT	include/hi_comm_sns.h	/^    OP_CMOS_TYPE_BUTT$/;"	e	enum:hiISP_CMOS_OP_TYPE_E
OP_CMOS_TYPE_MANUAL	component/isp/include/hi_comm_sns.h	/^    OP_CMOS_TYPE_MANUAL  = 1,$/;"	e	enum:hiISP_CMOS_OP_TYPE_E
OP_CMOS_TYPE_MANUAL	include/hi_comm_sns.h	/^    OP_CMOS_TYPE_MANUAL  = 1,$/;"	e	enum:hiISP_CMOS_OP_TYPE_E
OP_TYPE_AUTO	component/isp/include/hi_comm_isp.h	/^    OP_TYPE_AUTO    = 0,$/;"	e	enum:hiISP_OP_TYPE_E
OP_TYPE_AUTO	include/hi_comm_isp.h	/^    OP_TYPE_AUTO    = 0,$/;"	e	enum:hiISP_OP_TYPE_E
OP_TYPE_BUTT	component/isp/include/hi_comm_isp.h	/^    OP_TYPE_BUTT$/;"	e	enum:hiISP_OP_TYPE_E
OP_TYPE_BUTT	include/hi_comm_isp.h	/^    OP_TYPE_BUTT$/;"	e	enum:hiISP_OP_TYPE_E
OP_TYPE_MANUAL	component/isp/include/hi_comm_isp.h	/^    OP_TYPE_MANUAL  = 1,$/;"	e	enum:hiISP_OP_TYPE_E
OP_TYPE_MANUAL	include/hi_comm_isp.h	/^    OP_TYPE_MANUAL  = 1,$/;"	e	enum:hiISP_OP_TYPE_E
OSDRV_MODULE_VERSION_STRING	include/hiir.h	21;"	d
OSD_BITMAPFILEHEADER	sample/common/loadbmp.h	/^} OSD_BITMAPFILEHEADER; $/;"	t	typeref:struct:tag_OSD_BITMAPFILEHEADER
OSD_BITMAPINFO	sample/common/loadbmp.h	/^} OSD_BITMAPINFO;$/;"	t	typeref:struct:tag_OSD_BITMAPINFO
OSD_BITMAPINFOHEADER	sample/common/loadbmp.h	/^} OSD_BITMAPINFOHEADER;$/;"	t	typeref:struct:tag_OSD_BITMAPINFOHEADER
OSD_COLOR_FMT_BUTT	sample/common/loadbmp.h	/^    OSD_COLOR_FMT_BUTT$/;"	e	enum:hiOSD_COLOR_FMT_E
OSD_COLOR_FMT_E	sample/common/loadbmp.h	/^}OSD_COLOR_FMT_E;$/;"	t	typeref:enum:hiOSD_COLOR_FMT_E
OSD_COLOR_FMT_RGB1555	sample/common/loadbmp.h	/^    OSD_COLOR_FMT_RGB1555   = 4,$/;"	e	enum:hiOSD_COLOR_FMT_E
OSD_COLOR_FMT_RGB444	sample/common/loadbmp.h	/^    OSD_COLOR_FMT_RGB444    = 0,$/;"	e	enum:hiOSD_COLOR_FMT_E
OSD_COLOR_FMT_RGB4444	sample/common/loadbmp.h	/^    OSD_COLOR_FMT_RGB4444   = 1,$/;"	e	enum:hiOSD_COLOR_FMT_E
OSD_COLOR_FMT_RGB555	sample/common/loadbmp.h	/^    OSD_COLOR_FMT_RGB555    = 2,$/;"	e	enum:hiOSD_COLOR_FMT_E
OSD_COLOR_FMT_RGB565	sample/common/loadbmp.h	/^    OSD_COLOR_FMT_RGB565    = 3,$/;"	e	enum:hiOSD_COLOR_FMT_E
OSD_COLOR_FMT_RGB888	sample/common/loadbmp.h	/^    OSD_COLOR_FMT_RGB888    = 6,$/;"	e	enum:hiOSD_COLOR_FMT_E
OSD_COLOR_FMT_RGB8888	sample/common/loadbmp.h	/^    OSD_COLOR_FMT_RGB8888   = 7,$/;"	e	enum:hiOSD_COLOR_FMT_E
OSD_COMP_INFO	sample/common/loadbmp.h	/^}OSD_COMP_INFO;$/;"	t	typeref:struct:hiOSD_COMPONENT_INFO_S
OSD_LOGO_T	sample/common/loadbmp.h	/^}OSD_LOGO_T;$/;"	t	typeref:struct:tag_OSD_Logo
OSD_MAKECOLOR_U16	sample/common/loadbmp.c	/^inline HI_U16 OSD_MAKECOLOR_U16(HI_U8 r, HI_U8 g, HI_U8 b, OSD_COMP_INFO compinfo)$/;"	f
OSD_REVERSE_RGN_MAXCNT	sample/region/sample_region.c	54;"	d	file:
OSD_RGBQUAD	sample/common/loadbmp.h	/^} OSD_RGBQUAD;$/;"	t	typeref:struct:tag_OSD_RGBQUAD
OSD_RGB_S	sample/common/loadbmp.h	/^}OSD_RGB_S;$/;"	t	typeref:struct:hiOSD_RGB_S
OSD_SURFACE_S	sample/common/loadbmp.h	/^}OSD_SURFACE_S;$/;"	t	typeref:struct:hiOSD_SURFACE_S
OUTPUT_DATA_WIDTH_2BIT	include/hi_mipi.h	/^    OUTPUT_DATA_WIDTH_2BIT=0,$/;"	e	enum:__anon21
OUTPUT_DATA_WIDTH_4BIT	include/hi_mipi.h	/^    OUTPUT_DATA_WIDTH_4BIT,$/;"	e	enum:__anon21
OUTPUT_DATA_WIDTH_8BIT	include/hi_mipi.h	/^    OUTPUT_DATA_WIDTH_8BIT,$/;"	e	enum:__anon21
OUTPUT_DATA_WIDTH_BUTT	include/hi_mipi.h	/^    OUTPUT_DATA_WIDTH_BUTT$/;"	e	enum:__anon21
OUTPUT_MSB_BUTT	include/hi_mipi.h	/^    OUTPUT_MSB_BUTT$/;"	e	enum:__anon23
OUTPUT_NORM_MSB	include/hi_mipi.h	/^    OUTPUT_NORM_MSB=0,$/;"	e	enum:__anon23
OUTPUT_REVERSE_MSB	include/hi_mipi.h	/^    OUTPUT_REVERSE_MSB,$/;"	e	enum:__anon23
OV2718_ID	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	22;"	d	file:
OV9712_ID	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	22;"	d	file:
OV9732_ID	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	22;"	d	file:
OV9750_ID	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	22;"	d	file:
OV9752_ID	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	22;"	d	file:
OVERLAYEX_ATTR_S	include/hi_comm_region.h	/^}OVERLAYEX_ATTR_S;$/;"	t	typeref:struct:hiOVERLAYEX_COMM_ATTR_S
OVERLAYEX_CHN_ATTR_S	include/hi_comm_region.h	/^}OVERLAYEX_CHN_ATTR_S;$/;"	t	typeref:struct:hiOVERLAYEX_CHN_ATTR_S
OVERLAYEX_MAX_NUM_PCIV	include/hi_defines.h	138;"	d
OVERLAYEX_MAX_NUM_VI	include/hi_defines.h	123;"	d
OVERLAYEX_MAX_NUM_VO	include/hi_defines.h	136;"	d
OVERLAYEX_MAX_NUM_VPSS	include/hi_defines.h	132;"	d
OVERLAYEX_RGN	include/hi_comm_region.h	/^    OVERLAYEX_RGN,$/;"	e	enum:hiRGN_TYPE_E
OVERLAY_ATTR_S	include/hi_comm_region.h	/^}OVERLAY_ATTR_S;$/;"	t	typeref:struct:hiOVERLAY_ATTR_S
OVERLAY_CHN_ATTR_S	include/hi_comm_region.h	/^}OVERLAY_CHN_ATTR_S;$/;"	t	typeref:struct:hiOVERLAY_CHN_ATTR_S
OVERLAY_INVERT_COLOR_S	include/hi_comm_region.h	/^}OVERLAY_INVERT_COLOR_S;$/;"	t	typeref:struct:hiOVERLAY_INVERT_COLOR_S
OVERLAY_MAX_NUM_VENC	include/hi_defines.h	125;"	d
OVERLAY_MAX_NUM_VI	include/hi_defines.h	122;"	d
OVERLAY_MAX_NUM_VPSS	include/hi_defines.h	131;"	d
OVERLAY_MAX_X_VENC	include/hi_defines.h	126;"	d
OVERLAY_MAX_Y_VENC	include/hi_defines.h	127;"	d
OVERLAY_QP_INFO_S	include/hi_comm_region.h	/^}OVERLAY_QP_INFO_S;$/;"	t	typeref:struct:hiOVERLAY_QP_INFO_S
OVERLAY_RGN	include/hi_comm_region.h	/^    OVERLAY_RGN = 0,     \/* video overlay region *\/$/;"	e	enum:hiRGN_TYPE_E
PANASONIC_MN34222_MIPI_1080P_30FPS	sample/common/sample_comm.h	/^    PANASONIC_MN34222_MIPI_1080P_30FPS,$/;"	e	enum:sample_vi_mode_e
PARAM_FILE	component/isp/3a/sample_ae/Makefile	/^	PARAM_FILE:=..\/..\/..\/..\/Makefile.param$/;"	m
PARAM_FILE	component/isp/Makefile	/^    PARAM_FILE:=..\/..\/Makefile.param$/;"	m
PARAM_FILE	component/isp/firmware/drv/Makefile	/^	PARAM_FILE:=..\/..\/..\/..\/Makefile.param$/;"	m
PARAM_FILE	component/isp/firmware/src/Makefile	/^	PARAM_FILE:=..\/..\/..\/..\/Makefile.param$/;"	m
PARAM_FILE	component/isp/iniparser/Makefile	/^	PARAM_FILE:=..\/..\/..\/Makefile.param$/;"	m
PARAM_FILE	component/isp/sensor/aptina_9m034/Makefile	/^	PARAM_FILE:=..\/..\/..\/..\/Makefile.param$/;"	m
PARAM_FILE	component/isp/sensor/aptina_ar0230/Makefile	/^	PARAM_FILE:=..\/..\/..\/..\/Makefile.param$/;"	m
PARAM_FILE	component/isp/sensor/ar0130/Makefile	/^	PARAM_FILE:=..\/..\/..\/..\/Makefile.param$/;"	m
PARAM_FILE	component/isp/sensor/hi_cmoscfg/Makefile	/^	PARAM_FILE:=..\/..\/..\/..\/Makefile.param$/;"	m
PARAM_FILE	component/isp/sensor/omnivision_ov2718/Makefile	/^	PARAM_FILE:=..\/..\/..\/..\/Makefile.param$/;"	m
PARAM_FILE	component/isp/sensor/omnivision_ov9712/Makefile	/^	PARAM_FILE:=..\/..\/..\/..\/Makefile.param$/;"	m
PARAM_FILE	component/isp/sensor/omnivision_ov9732/Makefile	/^	PARAM_FILE:=..\/..\/..\/..\/Makefile.param$/;"	m
PARAM_FILE	component/isp/sensor/omnivision_ov9750/Makefile	/^	PARAM_FILE:=..\/..\/..\/..\/Makefile.param$/;"	m
PARAM_FILE	component/isp/sensor/omnivision_ov9752/Makefile	/^	PARAM_FILE:=..\/..\/..\/..\/Makefile.param$/;"	m
PARAM_FILE	component/isp/sensor/panasonic_mn34222/Makefile	/^	PARAM_FILE:=..\/..\/..\/..\/Makefile.param$/;"	m
PARAM_FILE	component/isp/sensor/sony_imx222/Makefile	/^	PARAM_FILE:=..\/..\/..\/..\/Makefile.param$/;"	m
PARAM_FILE	tools/Makefile	/^     PARAM_FILE:=..\/Makefile.param$/;"	m
PATHLEN_MAX	component/isp/sensor/aptina_9m034/m034_cmos.c	89;"	d	file:
PATHLEN_MAX	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	90;"	d	file:
PATHLEN_MAX	component/isp/sensor/ar0130/ar0130_cmos.c	86;"	d	file:
PATHLEN_MAX	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	89;"	d	file:
PATHLEN_MAX	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	69;"	d	file:
PATHLEN_MAX	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	77;"	d	file:
PATHLEN_MAX	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	95;"	d	file:
PATHLEN_MAX	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	94;"	d	file:
PATHLEN_MAX	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	94;"	d	file:
PATHLEN_MAX	component/isp/sensor/sony_imx222/imx222_cmos.c	80;"	d	file:
PAYLOAD_TYPE_E	include/hi_common.h	/^} PAYLOAD_TYPE_E;$/;"	t	typeref:enum:__anon36
PBW	include/hi_comm_vpss.h	/^    HI_U8  PBW        : 1;	    \/*[0, 1]*\/$/;"	m	struct:__anon10
PCIV_MAX_CHN_NUM	include/hi_defines.h	243;"	d
PHY0_FRAME_SYNC_ERR	include/hi_mipi.h	/^    PHY0_FRAME_SYNC_ERR = 0x200,$/;"	e	enum:__anon20
PHY0_LINE_SYNC_ERR	include/hi_mipi.h	/^    PHY0_LINE_SYNC_ERR  = 0x100,$/;"	e	enum:__anon20
PHY1_FRAME_SYNC_ERR	include/hi_mipi.h	/^    PHY1_FRAME_SYNC_ERR = 0x800,$/;"	e	enum:__anon20
PHY1_LINE_SYNC_ERR	include/hi_mipi.h	/^    PHY1_LINE_SYNC_ERR  = 0x400,$/;"	e	enum:__anon20
PIC_12M	include/hi_comm_video.h	/^	PIC_12M,     	\/* 4000 * 3000 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_16M	include/hi_comm_video.h	/^	PIC_16M,     	\/* 4608 * 3456 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_2304x1296	include/hi_comm_video.h	/^    PIC_2304x1296, \/* 3M:2304 * 1296 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_2592x1520	include/hi_comm_video.h	/^    PIC_2592x1520, \/* 4M:2592 * 1520 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_2CIF	include/hi_comm_video.h	/^    PIC_2CIF,$/;"	e	enum:hiPIC_SIZE_E
PIC_3Kx3K	include/hi_comm_video.h	/^    PIC_3Kx3K,      \/* 3000 * 3000 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_5M	include/hi_comm_video.h	/^    PIC_5M,        \/* 2592 * 1944 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_960H	include/hi_comm_video.h	/^    PIC_960H,$/;"	e	enum:hiPIC_SIZE_E
PIC_BUTT	include/hi_comm_video.h	/^    PIC_BUTT$/;"	e	enum:hiPIC_SIZE_E
PIC_CIF	include/hi_comm_video.h	/^    PIC_CIF,$/;"	e	enum:hiPIC_SIZE_E
PIC_D1	include/hi_comm_video.h	/^    PIC_D1,$/;"	e	enum:hiPIC_SIZE_E
PIC_HD1	include/hi_comm_video.h	/^    PIC_HD1,$/;"	e	enum:hiPIC_SIZE_E
PIC_HD1080	include/hi_comm_video.h	/^    PIC_HD1080,  \/* 1920 * 1080 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_HD720	include/hi_comm_video.h	/^    PIC_HD720,   \/* 1280 * 720 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_QCIF	include/hi_comm_video.h	/^    PIC_QCIF = 0,$/;"	e	enum:hiPIC_SIZE_E
PIC_QVGA	include/hi_comm_video.h	/^    PIC_QVGA,    \/* 320 * 240 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_QXGA	include/hi_comm_video.h	/^    PIC_QXGA,    \/* 2048 * 1536 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_SIZE_E	include/hi_comm_video.h	/^} PIC_SIZE_E;$/;"	t	typeref:enum:hiPIC_SIZE_E
PIC_SXGA	include/hi_comm_video.h	/^    PIC_SXGA,    \/* 1400 * 1050 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_UHD4K	include/hi_comm_video.h	/^    PIC_UHD4K,     \/* 3840 * 2160 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_UXGA	include/hi_comm_video.h	/^    PIC_UXGA,    \/* 1600 * 1200 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_VGA	include/hi_comm_video.h	/^    PIC_VGA,     \/* 640 * 480 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_WQXGA	include/hi_comm_video.h	/^    PIC_WQXGA,   \/* 2560 * 1600 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_WSXGA	include/hi_comm_video.h	/^    PIC_WSXGA,   \/* 1680 * 1050 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_WUXGA	include/hi_comm_video.h	/^    PIC_WUXGA,   \/* 1920 * 1200 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_WVGA	include/hi_comm_video.h	/^    PIC_WVGA,    \/* 854 * 480 *\/$/;"	e	enum:hiPIC_SIZE_E
PIC_XGA	include/hi_comm_video.h	/^    PIC_XGA,     \/* 1024 * 768 *\/$/;"	e	enum:hiPIC_SIZE_E
PIP_MAX_CHN_NUM	include/hi_defines.h	195;"	d
PIXEL_FORMAT_BUTT	include/hi_comm_video.h	/^    PIXEL_FORMAT_BUTT$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_E	include/hi_comm_video.h	/^} PIXEL_FORMAT_E;$/;"	t	typeref:enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_RGB_1555	include/hi_comm_video.h	/^    PIXEL_FORMAT_RGB_1555,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_RGB_1BPP	include/hi_comm_video.h	/^    PIXEL_FORMAT_RGB_1BPP = 0,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_RGB_2BPP	include/hi_comm_video.h	/^    PIXEL_FORMAT_RGB_2BPP,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_RGB_444	include/hi_comm_video.h	/^    PIXEL_FORMAT_RGB_444,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_RGB_4444	include/hi_comm_video.h	/^    PIXEL_FORMAT_RGB_4444,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_RGB_4BPP	include/hi_comm_video.h	/^    PIXEL_FORMAT_RGB_4BPP,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_RGB_555	include/hi_comm_video.h	/^    PIXEL_FORMAT_RGB_555,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_RGB_565	include/hi_comm_video.h	/^    PIXEL_FORMAT_RGB_565,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_RGB_888	include/hi_comm_video.h	/^    PIXEL_FORMAT_RGB_888,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_RGB_8888	include/hi_comm_video.h	/^    PIXEL_FORMAT_RGB_8888,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_RGB_8BPP	include/hi_comm_video.h	/^    PIXEL_FORMAT_RGB_8BPP,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_RGB_BAYER	include/hi_comm_video.h	/^    PIXEL_FORMAT_RGB_BAYER,         \/* 16 bpp *\/$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_RGB_BAYER_10BPP	include/hi_comm_video.h	/^    PIXEL_FORMAT_RGB_BAYER_10BPP,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_RGB_BAYER_12BPP	include/hi_comm_video.h	/^    PIXEL_FORMAT_RGB_BAYER_12BPP,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_RGB_BAYER_14BPP	include/hi_comm_video.h	/^    PIXEL_FORMAT_RGB_BAYER_14BPP,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_RGB_BAYER_8BPP	include/hi_comm_video.h	/^    PIXEL_FORMAT_RGB_BAYER_8BPP,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_RGB_PLANAR_888	include/hi_comm_video.h	/^    PIXEL_FORMAT_RGB_PLANAR_888,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_UYVY_PACKAGE_422	include/hi_comm_video.h	/^    PIXEL_FORMAT_UYVY_PACKAGE_422,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_VYUY_PACKAGE_422	include/hi_comm_video.h	/^    PIXEL_FORMAT_VYUY_PACKAGE_422,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_YCbCr_PLANAR	include/hi_comm_video.h	/^    PIXEL_FORMAT_YCbCr_PLANAR,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_YUV_400	include/hi_comm_video.h	/^    PIXEL_FORMAT_YUV_400,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_YUV_A422	include/hi_comm_video.h	/^    PIXEL_FORMAT_YUV_A422,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_YUV_A444	include/hi_comm_video.h	/^    PIXEL_FORMAT_YUV_A444,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_YUV_PLANAR_420	include/hi_comm_video.h	/^    PIXEL_FORMAT_YUV_PLANAR_420,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_YUV_PLANAR_422	include/hi_comm_video.h	/^    PIXEL_FORMAT_YUV_PLANAR_422,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_YUV_PLANAR_444	include/hi_comm_video.h	/^    PIXEL_FORMAT_YUV_PLANAR_444,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_YUV_SEMIPLANAR_420	include/hi_comm_video.h	/^    PIXEL_FORMAT_YUV_SEMIPLANAR_420,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_YUV_SEMIPLANAR_422	include/hi_comm_video.h	/^    PIXEL_FORMAT_YUV_SEMIPLANAR_422,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_YUV_SEMIPLANAR_444	include/hi_comm_video.h	/^    PIXEL_FORMAT_YUV_SEMIPLANAR_444,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXEL_FORMAT_YUYV_PACKAGE_422	include/hi_comm_video.h	/^    PIXEL_FORMAT_YUYV_PACKAGE_422,$/;"	e	enum:hiPIXEL_FORMAT_E
PIXFMT	sample/tde/sample_tde.c	51;"	d	file:
POINT_S	include/hi_comm_video.h	/^} POINT_S;$/;"	t	typeref:struct:hiPOINT_S
POOL_OWNER_COMMON	include/hi_comm_vb.h	86;"	d
POOL_OWNER_PRIVATE	include/hi_comm_vb.h	89;"	d
POOL_TYPE_BUTT	include/hi_comm_vb.h	/^	POOL_TYPE_BUTT$/;"	e	enum:hiPOOL_TYPE_E
POOL_TYPE_COMMON	include/hi_comm_vb.h	/^	POOL_TYPE_COMMON			= 0,$/;"	e	enum:hiPOOL_TYPE_E
POOL_TYPE_E	include/hi_comm_vb.h	/^} POOL_TYPE_E;$/;"	t	typeref:enum:hiPOOL_TYPE_E
POOL_TYPE_MODULE_COMMON	include/hi_comm_vb.h	/^	POOL_TYPE_MODULE_COMMON		= 2,$/;"	e	enum:hiPOOL_TYPE_E
POOL_TYPE_PRIVATE	include/hi_comm_vb.h	/^	POOL_TYPE_PRIVATE			= 1,$/;"	e	enum:hiPOOL_TYPE_E
PREPARE_FIRST_FRAME	component/isp/firmware/drv/mkp_vi.h	43;"	d
PROC_ENTRY_ACODEC	component/isp/firmware/drv/proc_ext.h	74;"	d
PROC_ENTRY_ADEC	component/isp/firmware/drv/proc_ext.h	73;"	d
PROC_ENTRY_AENC	component/isp/firmware/drv/proc_ext.h	72;"	d
PROC_ENTRY_AI	component/isp/firmware/drv/proc_ext.h	70;"	d
PROC_ENTRY_AO	component/isp/firmware/drv/proc_ext.h	71;"	d
PROC_ENTRY_CHNL	component/isp/firmware/drv/proc_ext.h	69;"	d
PROC_ENTRY_DCCM	component/isp/firmware/drv/proc_ext.h	82;"	d
PROC_ENTRY_DCCS	component/isp/firmware/drv/proc_ext.h	83;"	d
PROC_ENTRY_FD	component/isp/firmware/drv/proc_ext.h	88;"	d
PROC_ENTRY_FISHEYE	component/isp/firmware/drv/proc_ext.h	92;"	d
PROC_ENTRY_GRP	component/isp/firmware/drv/proc_ext.h	76;"	d
PROC_ENTRY_H264D	component/isp/firmware/drv/proc_ext.h	65;"	d
PROC_ENTRY_H264E	component/isp/firmware/drv/proc_ext.h	63;"	d
PROC_ENTRY_H265E	component/isp/firmware/drv/proc_ext.h	64;"	d
PROC_ENTRY_HDMI	component/isp/firmware/drv/proc_ext.h	90;"	d
PROC_ENTRY_ISP	component/isp/firmware/drv/proc_ext.h	91;"	d
PROC_ENTRY_IVE	component/isp/firmware/drv/proc_ext.h	87;"	d
PROC_ENTRY_JPEGD	component/isp/firmware/drv/proc_ext.h	67;"	d
PROC_ENTRY_JPEGE	component/isp/firmware/drv/proc_ext.h	66;"	d
PROC_ENTRY_LOG	component/isp/firmware/drv/proc_ext.h	81;"	d
PROC_ENTRY_MD	component/isp/firmware/drv/proc_ext.h	89;"	d
PROC_ENTRY_MPEG4E	component/isp/firmware/drv/proc_ext.h	68;"	d
PROC_ENTRY_MST_LOG	component/isp/firmware/drv/proc_ext.h	84;"	d
PROC_ENTRY_PCIV	component/isp/firmware/drv/proc_ext.h	80;"	d
PROC_ENTRY_PCIVFMW	component/isp/firmware/drv/proc_ext.h	85;"	d
PROC_ENTRY_RC	component/isp/firmware/drv/proc_ext.h	86;"	d
PROC_ENTRY_RGN	component/isp/firmware/drv/proc_ext.h	78;"	d
PROC_ENTRY_SYS	component/isp/firmware/drv/proc_ext.h	79;"	d
PROC_ENTRY_VB	component/isp/firmware/drv/proc_ext.h	75;"	d
PROC_ENTRY_VDA	component/isp/firmware/drv/proc_ext.h	62;"	d
PROC_ENTRY_VDEC	component/isp/firmware/drv/proc_ext.h	61;"	d
PROC_ENTRY_VENC	component/isp/firmware/drv/proc_ext.h	60;"	d
PROC_ENTRY_VGS	component/isp/firmware/drv/proc_ext.h	59;"	d
PROC_ENTRY_VIU	component/isp/firmware/drv/proc_ext.h	57;"	d
PROC_ENTRY_VOU	component/isp/firmware/drv/proc_ext.h	58;"	d
PROC_ENTRY_VPSS	component/isp/firmware/drv/proc_ext.h	77;"	d
PROC_GET_CTX	component/isp/firmware/src/main/isp_proc.c	40;"	d	file:
PROC_PRT_SLICE_SIZE	component/isp/firmware/drv/isp.c	86;"	d	file:
PROFILE_1080P_30	include/hi_common.h	/^    PROFILE_1080P_30 = 0,$/;"	e	enum:hiPROFILE_TYPE_E
PROFILE_1080P_60	include/hi_common.h	/^    PROFILE_1080P_60,$/;"	e	enum:hiPROFILE_TYPE_E
PROFILE_3M_30	include/hi_common.h	/^    PROFILE_3M_30,$/;"	e	enum:hiPROFILE_TYPE_E
PROFILE_5M_30	include/hi_common.h	/^    PROFILE_5M_30,$/;"	e	enum:hiPROFILE_TYPE_E
PROFILE_BUTT	include/hi_common.h	/^    PROFILE_BUTT,$/;"	e	enum:hiPROFILE_TYPE_E
PROFILE_TYPE_E	include/hi_common.h	/^} PROFILE_TYPE_E;$/;"	t	typeref:enum:hiPROFILE_TYPE_E
PROW	include/hi_comm_vpss.h	/^    HI_U8  PROW       : 4;		\/*[0, 15]*\/$/;"	m	struct:__anon10
PSBS	include/hi_comm_vpss.h	/^    HI_U8  PSBS;				\/*[0, 32]*\/$/;"	m	struct:__anon10
PSDS	include/hi_comm_vpss.h	/^    HI_U8  PSDS;				\/*[0, 32]*\/$/;"	m	struct:__anon10
PSF	include/hi_comm_vpss.h	/^    HI_U8  PSF        : 1;		\/*[0, 1]*\/$/;"	m	struct:__anon10
PSFS	include/hi_comm_vpss.h	/^    HI_U16 PSFS : 4;    \/*[0, 8]*\/$/;"	m	struct:__anon7
PSFS	include/hi_comm_vpss.h	/^  HI_U8 PSFS;       \/*[0, 8]*\/$/;"	m	struct:__anon13
PTHREAD_HIFB_SAMPLE_INFO	sample/hifb/sample_hifb.c	/^} PTHREAD_HIFB_SAMPLE_INFO;$/;"	t	typeref:struct:hiPTHREAD_HIFB_SAMPLE	file:
PTHREAD_VENC	sample/region/sample_region.c	/^typedef struct PTHREAD_VENC$/;"	s	file:
PT_1016	include/hi_common.h	/^    PT_1016          = 1,$/;"	e	enum:__anon36
PT_AAC	include/hi_common.h	/^    PT_AAC           = 37,$/;"	e	enum:__anon36
PT_AACLC	include/hi_common.h	/^    PT_AACLC         = 42,$/;"	e	enum:__anon36
PT_ADPCMA	include/hi_common.h	/^    PT_ADPCMA        = 49,$/;"	e	enum:__anon36
PT_AEC	include/hi_common.h	/^    PT_AEC           = 50,$/;"	e	enum:__anon36
PT_AMR	include/hi_common.h	/^    PT_AMR           = 1001,$/;"	e	enum:__anon36
PT_AMRWB	include/hi_common.h	/^    PT_AMRWB         = 1003,$/;"	e	enum:__anon36
PT_AVS	include/hi_common.h	/^    PT_AVS			 = 258,$/;"	e	enum:__anon36
PT_BUTT	include/hi_common.h	/^    PT_BUTT$/;"	e	enum:__anon36
PT_CN	include/hi_common.h	/^    PT_CN            = 13,$/;"	e	enum:__anon36
PT_CPV	include/hi_common.h	/^    PT_CPV           = 30,$/;"	e	enum:__anon36
PT_CUSM	include/hi_common.h	/^    PT_CUSM          = 27,$/;"	e	enum:__anon36
PT_CelB	include/hi_common.h	/^    PT_CelB          = 25,$/;"	e	enum:__anon36
PT_DIVX3	include/hi_common.h	/^    PT_DIVX3		 = 257,$/;"	e	enum:__anon36
PT_DVI4_16K	include/hi_common.h	/^    PT_DVI4_16K      = 6,$/;"	e	enum:__anon36
PT_DVI4_3	include/hi_common.h	/^    PT_DVI4_3        = 16,$/;"	e	enum:__anon36
PT_DVI4_4	include/hi_common.h	/^    PT_DVI4_4        = 17,$/;"	e	enum:__anon36
PT_DVI4_8K	include/hi_common.h	/^    PT_DVI4_8K       = 5,$/;"	e	enum:__anon36
PT_D_AVI	include/hi_common.h	/^    PT_D_AVI         = 256,$/;"	e	enum:__anon36
PT_D_BMPEG	include/hi_common.h	/^    PT_D_BMPEG       = 224,$/;"	e	enum:__anon36
PT_D_BT656	include/hi_common.h	/^    PT_D_BT656       = 220,$/;"	e	enum:__anon36
PT_D_GSM_EFR	include/hi_common.h	/^    PT_D_GSM_EFR     = 201,$/;"	e	enum:__anon36
PT_D_GSM_HR	include/hi_common.h	/^    PT_D_GSM_HR      = 200,$/;"	e	enum:__anon36
PT_D_H263_1998	include/hi_common.h	/^    PT_D_H263_1998   = 221,$/;"	e	enum:__anon36
PT_D_L8	include/hi_common.h	/^    PT_D_L8          = 202,$/;"	e	enum:__anon36
PT_D_MP1S	include/hi_common.h	/^    PT_D_MP1S        = 222,$/;"	e	enum:__anon36
PT_D_MP2P	include/hi_common.h	/^    PT_D_MP2P        = 223,$/;"	e	enum:__anon36
PT_D_RED	include/hi_common.h	/^    PT_D_RED         = 203,$/;"	e	enum:__anon36
PT_D_VDVI	include/hi_common.h	/^    PT_D_VDVI        = 204,$/;"	e	enum:__anon36
PT_G711A	include/hi_common.h	/^    PT_G711A         = 19,$/;"	e	enum:__anon36
PT_G711U	include/hi_common.h	/^    PT_G711U         = 20,$/;"	e	enum:__anon36
PT_G721	include/hi_common.h	/^    PT_G721          = 2,$/;"	e	enum:__anon36
PT_G722	include/hi_common.h	/^    PT_G722          = 9,$/;"	e	enum:__anon36
PT_G723	include/hi_common.h	/^    PT_G723          = 4,$/;"	e	enum:__anon36
PT_G726	include/hi_common.h	/^    PT_G726          = 21,$/;"	e	enum:__anon36
PT_G728	include/hi_common.h	/^    PT_G728          = 15,$/;"	e	enum:__anon36
PT_G729	include/hi_common.h	/^    PT_G729          = 18,$/;"	e	enum:__anon36
PT_G729A	include/hi_common.h	/^    PT_G729A         = 22,$/;"	e	enum:__anon36
PT_GSM	include/hi_common.h	/^    PT_GSM           = 3,$/;"	e	enum:__anon36
PT_H261	include/hi_common.h	/^    PT_H261          = 31,$/;"	e	enum:__anon36
PT_H263	include/hi_common.h	/^    PT_H263          = 34,$/;"	e	enum:__anon36
PT_H264	include/hi_common.h	/^    PT_H264          = 96,$/;"	e	enum:__anon36
PT_H265	include/hi_common.h	/^    PT_H265          = 265,$/;"	e	enum:__anon36
PT_HEAAC	include/hi_common.h	/^    PT_HEAAC         = 39,$/;"	e	enum:__anon36
PT_JPEG	include/hi_common.h	/^    PT_JPEG          = 26,$/;"	e	enum:__anon36
PT_JVC_ASF	include/hi_common.h	/^    PT_JVC_ASF       = 255,$/;"	e	enum:__anon36
PT_LPC	include/hi_common.h	/^    PT_LPC           = 7,$/;"	e	enum:__anon36
PT_LPCM	include/hi_common.h	/^    PT_LPCM          = 23,$/;"	e	enum:__anon36
PT_MAX	include/hi_common.h	/^    PT_MAX           = 266,$/;"	e	enum:__anon36
PT_MJPEG	include/hi_common.h	/^    PT_MJPEG         = 1002,$/;"	e	enum:__anon36
PT_MP3	include/hi_common.h	/^    PT_MP3           = 43,$/;"	e	enum:__anon36
PT_MP4AUDIO	include/hi_common.h	/^    PT_MP4AUDIO      = 237,$/;"	e	enum:__anon36
PT_MP4VIDEO	include/hi_common.h	/^    PT_MP4VIDEO      = 230,$/;"	e	enum:__anon36
PT_MPEG2TS	include/hi_common.h	/^    PT_MPEG2TS       = 33,$/;"	e	enum:__anon36
PT_MPEG2VIDEO	include/hi_common.h	/^    PT_MPEG2VIDEO    = 36,$/;"	e	enum:__anon36
PT_MPEGAUDIO	include/hi_common.h	/^    PT_MPEGAUDIO     = 14,$/;"	e	enum:__anon36
PT_MPEGVIDEO	include/hi_common.h	/^    PT_MPEGVIDEO     = 32,$/;"	e	enum:__anon36
PT_NV	include/hi_common.h	/^    PT_NV            = 28,$/;"	e	enum:__anon36
PT_PCMA	include/hi_common.h	/^    PT_PCMA          = 8,$/;"	e	enum:__anon36
PT_PCMU	include/hi_common.h	/^    PT_PCMU          = 0,$/;"	e	enum:__anon36
PT_PCM_AUDIO	include/hi_common.h	/^    PT_PCM_AUDIO     = 41,$/;"	e	enum:__anon36
PT_PCM_VOICE	include/hi_common.h	/^    PT_PCM_VOICE     = 40,$/;"	e	enum:__anon36
PT_PICW	include/hi_common.h	/^    PT_PICW          = 29,$/;"	e	enum:__anon36
PT_QCELP	include/hi_common.h	/^    PT_QCELP         = 12,$/;"	e	enum:__anon36
PT_REAL8	include/hi_common.h	/^    PT_REAL8		 = 259,$/;"	e	enum:__anon36
PT_REAL9	include/hi_common.h	/^    PT_REAL9		 = 260,$/;"	e	enum:__anon36
PT_S16BE_MONO	include/hi_common.h	/^    PT_S16BE_MONO    = 11,$/;"	e	enum:__anon36
PT_S16BE_STEREO	include/hi_common.h	/^    PT_S16BE_STEREO  = 10,$/;"	e	enum:__anon36
PT_SORENSON	include/hi_common.h	/^    PT_SORENSON	 	 = 264,$/;"	e	enum:__anon36
PT_SPEG	include/hi_common.h	/^    PT_SPEG          = 35,$/;"	e	enum:__anon36
PT_VC1	include/hi_common.h	/^    PT_VC1           = 238,$/;"	e	enum:__anon36
PT_VP6	include/hi_common.h	/^    PT_VP6			 = 261,$/;"	e	enum:__anon36
PT_VP6A	include/hi_common.h	/^    PT_VP6A			 = 263,$/;"	e	enum:__anon36
PT_VP6F	include/hi_common.h	/^    PT_VP6F			 = 262,$/;"	e	enum:__anon36
PT_WMA9STD	include/hi_common.h	/^    PT_WMA9STD       = 38,$/;"	e	enum:__anon36
PT_X_LD	include/hi_common.h	/^    PT_X_LD          = 95,$/;"	e	enum:__anon36
PWM_init	init/sdk_init.c	/^static HI_S32 PWM_init(void)$/;"	f	file:
Pid	sample/common/sample_comm.h	/^    pthread_t Pid;$/;"	m	struct:sample_video_loss_s
Piris_init	init/sdk_init.c	/^static HI_S32 Piris_init(void)$/;"	f	file:
Post	include/hi_comm_vpss.h	/^    HI_U16 Post : 1;    \/*[0, 1]*\/$/;"	m	struct:__anon7
PostROW	include/hi_comm_vpss.h	/^    HI_U8  PostROW : 5, _reserved_b1_ : 3;    $/;"	m	struct:hiVPSS_GRP_VPPNRXEX_S
PostROW	include/hi_comm_vpss.h	/^    HI_U8 PostROW : 5;  \/*[0, 31]*\/$/;"	m	struct:__anon8
PostSBS	include/hi_comm_vpss.h	/^    HI_U8  PostSBS;$/;"	m	struct:hiVPSS_GRP_VPPNRXEX_S
PostSDS	include/hi_comm_vpss.h	/^    HI_U8  PostSDS;$/;"	m	struct:hiVPSS_GRP_VPPNRXEX_S
PostSFS	include/hi_comm_vpss.h	/^    HI_U8  PostSFS : 4,  _reserved_b2_ : 1;$/;"	m	struct:hiVPSS_GRP_VPPNRXEX_S
PostSHP	include/hi_comm_vpss.h	/^    HI_U8  PostSHP;$/;"	m	struct:hiVPSS_GRP_VPPNRXEX_S
Pro3	include/hi_comm_vpss.h	/^    HI_U8 MDP,   MATH1, MATH2, Pro3;$/;"	m	struct:hiNRS_PARAM_V2_S
RANGE_FLT_COEF	component/isp/firmware/src/algorithms/isp_drc.c	73;"	d	file:
RAW_DATA_10BIT	include/hi_mipi.h	/^    RAW_DATA_10BIT,$/;"	e	enum:__anon30
RAW_DATA_12BIT	include/hi_mipi.h	/^    RAW_DATA_12BIT,$/;"	e	enum:__anon30
RAW_DATA_14BIT	include/hi_mipi.h	/^    RAW_DATA_14BIT,$/;"	e	enum:__anon30
RAW_DATA_8BIT	include/hi_mipi.h	/^    RAW_DATA_8BIT = 1,$/;"	e	enum:__anon30
RAW_DATA_BUTT	include/hi_mipi.h	/^    RAW_DATA_BUTT$/;"	e	enum:__anon30
RAW_MODE	component/isp/firmware/src/algorithms/isp_af.c	30;"	d	file:
RAW_READ_MAX_FRAME_NUM	include/hi_comm_vi.h	536;"	d
RC_RQRATIO_SIZE	include/hi_defines.h	90;"	d
RC_TEXTURE_THR_SIZE	include/hi_defines.h	89;"	d
RC_init	init/sdk_init.c	/^static HI_S32 RC_init(void)$/;"	f	file:
RECT_S	include/hi_comm_video.h	/^} RECT_S;$/;"	t	typeref:struct:hiRECT_S
REGCFG_GET_CTX	component/isp/firmware/src/arch/hi3518e/isp_regcfg.c	31;"	d	file:
REGION_init	init/sdk_init.c	/^static HI_S32 REGION_init(void)$/;"	f	file:
REG_ACCESS_WIDTH	component/isp/include/hi_vreg.h	31;"	d
REG_ACCESS_WIDTH	include/hi_io.h	50;"	d
REG_ACCESS_WIDTH	include/hi_vreg.h	31;"	d
REG_ACCESS_WIDTH_1	component/isp/include/hi_vreg.h	30;"	d
REG_ACCESS_WIDTH_1	include/hi_vreg.h	30;"	d
REL_FILE	component/isp/iniparser/Makefile	/^REL_FILE := $(shell find $(ISP_PATH)\/iniparser -name "*.h")$/;"	m
RESERVE_MMZ_NAME	include/hi_comm_vb.h	102;"	d
RGB	include/hi_math.h	147;"	d
RGBIR_AUTO_GAIN_EN__DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	41;"	d	file:
RGBIR_BLACK_LEVEL_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	47;"	d	file:
RGBIR_BLC_OFF_EN_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	39;"	d	file:
RGBIR_EN_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	36;"	d	file:
RGBIR_EXP_VALULE_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	59;"	d	file:
RGBIR_FILTER_COEF00_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	50;"	d	file:
RGBIR_FILTER_COEF01_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	49;"	d	file:
RGBIR_FILTER_COEF02_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	48;"	d	file:
RGBIR_FILTER_COEF10_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	53;"	d	file:
RGBIR_FILTER_COEF11_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	52;"	d	file:
RGBIR_FILTER_COEF12_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	51;"	d	file:
RGBIR_FILTER_COEF20_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	56;"	d	file:
RGBIR_FILTER_COEF21_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	55;"	d	file:
RGBIR_FILTER_COEF22_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	54;"	d	file:
RGBIR_GET_CTX	component/isp/firmware/src/algorithms/isp_rgbir.c	86;"	d	file:
RGBIR_G_MIN_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	45;"	d	file:
RGBIR_IR_FILTER_EN_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	38;"	d	file:
RGBIR_IR_OUT_EN_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	37;"	d	file:
RGBIR_IR_POSITION_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	43;"	d	file:
RGBIR_MANU_GAIN_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	44;"	d	file:
RGBIR_MANU_GAIN_EN_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	42;"	d	file:
RGBIR_MATRIX_NUM	component/isp/include/hi_comm_isp.h	69;"	d
RGBIR_MATRIX_NUM	component/isp/include/hi_comm_sns.h	43;"	d
RGBIR_MATRIX_NUM	include/hi_comm_isp.h	69;"	d
RGBIR_MATRIX_NUM	include/hi_comm_sns.h	43;"	d
RGBIR_RB_MAX_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	46;"	d	file:
RGBIR_REMOVEL_EN_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	40;"	d	file:
RGBIR_SCALE_B_B_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	60;"	d	file:
RGBIR_SCALE_B_G_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	61;"	d	file:
RGBIR_SCALE_B_R_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	62;"	d	file:
RGBIR_SCALE_C_B_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	72;"	d	file:
RGBIR_SCALE_C_G_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	73;"	d	file:
RGBIR_SCALE_C_R_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	74;"	d	file:
RGBIR_SCALE_G_B_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	63;"	d	file:
RGBIR_SCALE_G_G_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	64;"	d	file:
RGBIR_SCALE_G_R_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	65;"	d	file:
RGBIR_SCALE_IR_B_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	69;"	d	file:
RGBIR_SCALE_IR_G_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	70;"	d	file:
RGBIR_SCALE_IR_R_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	71;"	d	file:
RGBIR_SCALE_R_B_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	66;"	d	file:
RGBIR_SCALE_R_G_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	67;"	d	file:
RGBIR_SCALE_R_R_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	68;"	d	file:
RGBIR_THRE1_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	58;"	d	file:
RGBIR_THRE2_DEFAULT	component/isp/firmware/src/algorithms/isp_rgbir.c	57;"	d	file:
RGB_B	include/hi_math.h	150;"	d
RGB_G	include/hi_math.h	149;"	d
RGB_R	include/hi_math.h	148;"	d
RGN_ALIGN	include/hi_defines.h	114;"	d
RGN_AREA_TYPE_E	include/hi_comm_region.h	/^} RGN_AREA_TYPE_E;$/;"	t	typeref:enum:hiRGN_AREA_TYPE_E
RGN_ATTR_INFO_S	sample/region/sample_region.c	/^}RGN_ATTR_INFO_S;$/;"	t	typeref:struct:hiRGN_ATTR_INFO_S	file:
RGN_ATTR_S	include/hi_comm_region.h	/^} RGN_ATTR_S;$/;"	t	typeref:struct:hiRGN_ATTR_S
RGN_ATTR_U	include/hi_comm_region.h	/^} RGN_ATTR_U;$/;"	t	typeref:union:hiRGN_ATTR_U
RGN_BMP_UPDATE_CFG_S	include/hi_comm_region.h	/^} RGN_BMP_UPDATE_CFG_S;$/;"	t	typeref:struct:hiRGN_BMP_UPDATE_CFG_S
RGN_BMP_UPDATE_S	include/hi_comm_region.h	/^} RGN_BMP_UPDATE_S;$/;"	t	typeref:struct:hiRGN_BMP_UPDATE_S
RGN_BUTT	include/hi_comm_region.h	/^    RGN_BUTT$/;"	e	enum:hiRGN_TYPE_E
RGN_CANVAS_INFO_S	include/hi_comm_region.h	/^} RGN_CANVAS_INFO_S;$/;"	t	typeref:struct:hiRGN_CANVAS_INFO_S
RGN_CHANGE_TYPE_BGALPHA	sample/common/sample_comm.h	/^    RGN_CHANGE_TYPE_BGALPHA,$/;"	e	enum:sample_rgn_change_type_e
RGN_CHANGE_TYPE_FGALPHA	sample/common/sample_comm.h	/^    RGN_CHANGE_TYPE_FGALPHA = 0,$/;"	e	enum:sample_rgn_change_type_e
RGN_CHANGE_TYPE_LAYER	sample/common/sample_comm.h	/^    RGN_CHANGE_TYPE_LAYER$/;"	e	enum:sample_rgn_change_type_e
RGN_CHN_ATTR_S	include/hi_comm_region.h	/^} RGN_CHN_ATTR_S;$/;"	t	typeref:struct:hiRGN_CHN_ATTR_S
RGN_CHN_ATTR_U	include/hi_comm_region.h	/^} RGN_CHN_ATTR_U;$/;"	t	typeref:union:hiRGN_CHN_ATTR_U
RGN_COVER_MAX_HEIGHT	include/hi_defines.h	105;"	d
RGN_COVER_MAX_WIDTH	include/hi_defines.h	104;"	d
RGN_COVER_MAX_X	include/hi_defines.h	102;"	d
RGN_COVER_MAX_Y	include/hi_defines.h	103;"	d
RGN_COVER_MIN_X	include/hi_defines.h	100;"	d
RGN_COVER_MIN_Y	include/hi_defines.h	101;"	d
RGN_HANDLE	include/hi_comm_region.h	/^typedef HI_U32 RGN_HANDLE;$/;"	t
RGN_HANDLE_MAX	include/hi_defines.h	116;"	d
RGN_MAX_BMP_UPDATE_NUM	include/hi_comm_region.h	223;"	d
RGN_MAX_BUF_NUM	include/hi_defines.h	118;"	d
RGN_MIN_HEIGHT	include/hi_defines.h	98;"	d
RGN_MIN_WIDTH	include/hi_defines.h	97;"	d
RGN_OSD_REVERSE_INFO_S	sample/region/sample_region.c	/^}RGN_OSD_REVERSE_INFO_S;$/;"	t	typeref:struct:hiRGN_OSD_REVERSE_INFO_S	file:
RGN_OVERLAY_MAX_HEIGHT	include/hi_defines.h	112;"	d
RGN_OVERLAY_MAX_WIDTH	include/hi_defines.h	111;"	d
RGN_OVERLAY_MAX_X	include/hi_defines.h	109;"	d
RGN_OVERLAY_MAX_Y	include/hi_defines.h	110;"	d
RGN_OVERLAY_MIN_X	include/hi_defines.h	107;"	d
RGN_OVERLAY_MIN_Y	include/hi_defines.h	108;"	d
RGN_QUADRANGLE_S	include/hi_comm_region.h	/^} RGN_QUADRANGLE_S;$/;"	t	typeref:struct:hiRGN_QUADRANGLE_S
RGN_SIZE_S	sample/region/sample_region.c	/^}RGN_SIZE_S;$/;"	t	typeref:struct:hiRGN_SIZE_S	file:
RGN_TYPE_E	include/hi_comm_region.h	/^} RGN_TYPE_E;$/;"	t	typeref:enum:hiRGN_TYPE_E
ROTATE_180	include/hi_common.h	/^    ROTATE_180  = 2,$/;"	e	enum:hiROTATE_E
ROTATE_270	include/hi_common.h	/^    ROTATE_270  = 3,$/;"	e	enum:hiROTATE_E
ROTATE_90	include/hi_common.h	/^    ROTATE_90   = 1,$/;"	e	enum:hiROTATE_E
ROTATE_BUTT	include/hi_common.h	/^    ROTATE_BUTT$/;"	e	enum:hiROTATE_E
ROTATE_E	include/hi_common.h	/^} ROTATE_E;$/;"	t	typeref:enum:hiROTATE_E
ROTATE_NONE	include/hi_common.h	/^    ROTATE_NONE = 0,$/;"	e	enum:hiROTATE_E
R_DGC_ADDR	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	56;"	d	file:
R_DGC_ADDR	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	56;"	d	file:
RefMode	include/hi_comm_vpss.h	/^    HI_U8  RefMode;			    \/*[0, 3]*\/$/;"	m	struct:__anon10
Rgb2Yc	include/hi_math.h	/^__inline static HI_VOID Rgb2Yc(HI_U8 r, HI_U8 g, HI_U8 b, HI_U8 * py, HI_U8 * pcb, HI_U8 * pcr)$/;"	f
Rgb2Yuv	include/hi_math.h	/^__inline static HI_U32 Rgb2Yuv(HI_U32 u32Rgb)$/;"	f
RgbirExtRegsDefault	component/isp/firmware/src/algorithms/isp_rgbir.c	/^static HI_VOID RgbirExtRegsDefault(HI_VOID)$/;"	f	file:
RgbirExtRegsInitialize	component/isp/firmware/src/algorithms/isp_rgbir.c	/^static HI_VOID RgbirExtRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
RgbirProcWrite	component/isp/firmware/src/algorithms/isp_rgbir.c	/^HI_S32 RgbirProcWrite(ISP_DEV IspDev, ISP_CTRL_PROC_WRITE_S *pstProc)$/;"	f
RgbirReadExtregs	component/isp/firmware/src/algorithms/isp_rgbir.c	/^static HI_S32 RgbirReadExtregs(ISP_DEV IspDev)$/;"	f	file:
RgbirRegsDefault	component/isp/firmware/src/algorithms/isp_rgbir.c	/^static HI_VOID RgbirRegsDefault(HI_VOID) $/;"	f	file:
RgbirRegsInitialize	component/isp/firmware/src/algorithms/isp_rgbir.c	/^static HI_VOID RgbirRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
Rgnmutex_Tmp	sample/region/sample_region.c	/^pthread_mutex_t Rgnmutex_Tmp = PTHREAD_MUTEX_INITIALIZER;$/;"	v
SAMLE_VIO_ResolutionSwitch_Preview	sample/vio/sample_vio.c	/^HI_S32 SAMLE_VIO_ResolutionSwitch_Preview(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_ADEC_S	sample/common/sample_comm_audio.c	/^} SAMPLE_ADEC_S;$/;"	t	typeref:struct:tagSAMPLE_ADEC_S	file:
SAMPLE_AENC_S	sample/common/sample_comm_audio.c	/^} SAMPLE_AENC_S;$/;"	t	typeref:struct:tagSAMPLE_AENC_S	file:
SAMPLE_AE_CTX_S	component/isp/3a/sample_ae/sample_ae_adp.h	/^} SAMPLE_AE_CTX_S;$/;"	t	typeref:struct:hiSAMPLE_AE_CTX_S
SAMPLE_AE_Calculate	component/isp/3a/sample_ae/sample_ae_adp.c	/^HI_S32 SAMPLE_AE_Calculate(HI_S32 s32Handle)$/;"	f
SAMPLE_AE_Ctrl	component/isp/3a/sample_ae/sample_ae_adp.c	/^HI_S32 SAMPLE_AE_Ctrl(HI_S32 s32Handle, HI_U32 u32Cmd, HI_VOID *pValue)$/;"	f
SAMPLE_AE_Exit	component/isp/3a/sample_ae/sample_ae_adp.c	/^HI_S32 SAMPLE_AE_Exit(HI_S32 s32Handle)$/;"	f
SAMPLE_AE_ExtRegsInitialize	component/isp/3a/sample_ae/sample_ae_adp.c	/^HI_S32 SAMPLE_AE_ExtRegsInitialize(HI_S32 s32Handle)$/;"	f
SAMPLE_AE_Init	component/isp/3a/sample_ae/sample_ae_adp.c	/^HI_S32 SAMPLE_AE_Init(HI_S32 s32Handle, const ISP_AE_PARAM_S *pstAeParam)$/;"	f
SAMPLE_AE_IspRegsInit	component/isp/3a/sample_ae/sample_ae_adp.c	/^HI_S32 SAMPLE_AE_IspRegsInit(HI_S32 s32Handle)$/;"	f
SAMPLE_AE_ReadExtRegs	component/isp/3a/sample_ae/sample_ae_adp.c	/^HI_S32 SAMPLE_AE_ReadExtRegs(HI_S32 s32Handle)$/;"	f
SAMPLE_AE_Run	component/isp/3a/sample_ae/sample_ae_adp.c	/^HI_S32 SAMPLE_AE_Run(HI_S32 s32Handle, const ISP_AE_INFO_S *pstAeInfo,$/;"	f
SAMPLE_AE_UpdateExtRegs	component/isp/3a/sample_ae/sample_ae_adp.c	/^HI_S32 SAMPLE_AE_UpdateExtRegs(HI_S32 s32Handle)$/;"	f
SAMPLE_AI_S	sample/common/sample_comm_audio.c	/^} SAMPLE_AI_S;$/;"	t	typeref:struct:tagSAMPLE_AI_S	file:
SAMPLE_ALIGN_BACK	sample/common/sample_comm_ive.h	39;"	d
SAMPLE_AO_S	sample/common/sample_comm_audio.c	/^} SAMPLE_AO_S;$/;"	t	typeref:struct:tagSAMPLE_AO_S	file:
SAMPLE_AUDIO_AI_DEV	sample/common/sample_comm.h	106;"	d
SAMPLE_AUDIO_AO_DEV	sample/common/sample_comm.h	107;"	d
SAMPLE_AUDIO_AdecAo	sample/audio/sample_audio.c	/^HI_S32 SAMPLE_AUDIO_AdecAo(HI_VOID)$/;"	f
SAMPLE_AUDIO_AiAenc	sample/audio/sample_audio.c	/^HI_S32 SAMPLE_AUDIO_AiAenc(HI_VOID)$/;"	f
SAMPLE_AUDIO_AiAo	sample/audio/sample_audio.c	/^HI_S32 SAMPLE_AUDIO_AiAo(HI_VOID)$/;"	f
SAMPLE_AUDIO_AiVqeProcessAo	sample/audio/sample_audio.c	/^HI_S32 SAMPLE_AUDIO_AiVqeProcessAo(HI_VOID)$/;"	f
SAMPLE_AUDIO_HandleSig	sample/audio/sample_audio.c	/^void SAMPLE_AUDIO_HandleSig(HI_S32 signo)$/;"	f
SAMPLE_AUDIO_OpenAdecFile	sample/audio/sample_audio.c	/^static FILE *SAMPLE_AUDIO_OpenAdecFile(ADEC_CHN AdChn, PAYLOAD_TYPE_E enType)$/;"	f	file:
SAMPLE_AUDIO_OpenAencFile	sample/audio/sample_audio.c	/^static FILE * SAMPLE_AUDIO_OpenAencFile(AENC_CHN AeChn, PAYLOAD_TYPE_E enType)$/;"	f	file:
SAMPLE_AUDIO_PTNUMPERFRM	sample/common/sample_comm.h	108;"	d
SAMPLE_AUDIO_Pt2Str	sample/audio/sample_audio.c	/^static char* SAMPLE_AUDIO_Pt2Str(PAYLOAD_TYPE_E enType)$/;"	f	file:
SAMPLE_AUDIO_Usage	sample/audio/sample_audio.c	/^HI_VOID SAMPLE_AUDIO_Usage(HI_VOID)$/;"	f
SAMPLE_CFG_OPT_E	sample/common/sample_comm.h	/^}SAMPLE_CFG_OPT_E;$/;"	t	typeref:enum:sample_ispcfg_opt_e
SAMPLE_CHECK_EXPR_GOTO	sample/common/sample_comm_ive.h	49;"	d
SAMPLE_CHECK_EXPR_RET	sample/common/sample_comm_ive.h	40;"	d
SAMPLE_COMM_AUDIO_AdecProc	sample/common/sample_comm_audio.c	/^void* SAMPLE_COMM_AUDIO_AdecProc(void* parg)$/;"	f
SAMPLE_COMM_AUDIO_AencBindAi	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_AencBindAi(AUDIO_DEV AiDev, AI_CHN AiChn, AENC_CHN AeChn)$/;"	f
SAMPLE_COMM_AUDIO_AencProc	sample/common/sample_comm_audio.c	/^void* SAMPLE_COMM_AUDIO_AencProc(void* parg)$/;"	f
SAMPLE_COMM_AUDIO_AencUnbindAi	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_AencUnbindAi(AUDIO_DEV AiDev, AI_CHN AiChn, AENC_CHN AeChn)$/;"	f
SAMPLE_COMM_AUDIO_AiProc	sample/common/sample_comm_audio.c	/^void* SAMPLE_COMM_AUDIO_AiProc(void* parg)$/;"	f
SAMPLE_COMM_AUDIO_AoBindAdec	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_AoBindAdec(AUDIO_DEV AoDev, AO_CHN AoChn, ADEC_CHN AdChn)$/;"	f
SAMPLE_COMM_AUDIO_AoBindAi	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_AoBindAi(AUDIO_DEV AiDev, AI_CHN AiChn, AUDIO_DEV AoDev, AO_CHN AoChn)$/;"	f
SAMPLE_COMM_AUDIO_AoUnbindAdec	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_AoUnbindAdec(AUDIO_DEV AoDev, AO_CHN AoChn, ADEC_CHN AdChn)$/;"	f
SAMPLE_COMM_AUDIO_AoUnbindAi	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_AoUnbindAi(AUDIO_DEV AiDev, AI_CHN AiChn, AUDIO_DEV AoDev, AO_CHN AoChn)$/;"	f
SAMPLE_COMM_AUDIO_AoVolProc	sample/common/sample_comm_audio.c	/^void* SAMPLE_COMM_AUDIO_AoVolProc(void* parg)$/;"	f
SAMPLE_COMM_AUDIO_CfgAcodec	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_CfgAcodec(AIO_ATTR_S* pstAioAttr)$/;"	f
SAMPLE_COMM_AUDIO_CreatTrdAencAdec	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_CreatTrdAencAdec(AENC_CHN AeChn, ADEC_CHN AdChn, FILE* pAecFd)$/;"	f
SAMPLE_COMM_AUDIO_CreatTrdAiAenc	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_CreatTrdAiAenc(AUDIO_DEV AiDev, AI_CHN AiChn, AENC_CHN AeChn)$/;"	f
SAMPLE_COMM_AUDIO_CreatTrdAiAo	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_CreatTrdAiAo(AUDIO_DEV AiDev, AI_CHN AiChn, AUDIO_DEV AoDev, AO_CHN AoChn)$/;"	f
SAMPLE_COMM_AUDIO_CreatTrdAoVolCtrl	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_CreatTrdAoVolCtrl(AUDIO_DEV AoDev)$/;"	f
SAMPLE_COMM_AUDIO_CreatTrdFileAdec	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_CreatTrdFileAdec(ADEC_CHN AdChn, FILE* pAdcFd)$/;"	f
SAMPLE_COMM_AUDIO_DestoryAllTrd	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_DestoryAllTrd()$/;"	f
SAMPLE_COMM_AUDIO_DestoryTrdAencAdec	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_DestoryTrdAencAdec(AENC_CHN AeChn)$/;"	f
SAMPLE_COMM_AUDIO_DestoryTrdAi	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_DestoryTrdAi(AUDIO_DEV AiDev, AI_CHN AiChn)$/;"	f
SAMPLE_COMM_AUDIO_DestoryTrdAoVolCtrl	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_DestoryTrdAoVolCtrl(AUDIO_DEV AoDev)$/;"	f
SAMPLE_COMM_AUDIO_DestoryTrdFileAdec	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_DestoryTrdFileAdec(ADEC_CHN AdChn)$/;"	f
SAMPLE_COMM_AUDIO_StartAdec	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_StartAdec(ADEC_CHN AdChn, PAYLOAD_TYPE_E enType)$/;"	f
SAMPLE_COMM_AUDIO_StartAenc	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_StartAenc(HI_S32 s32AencChnCnt, HI_U32 u32AencPtNumPerFrm, PAYLOAD_TYPE_E enType)$/;"	f
SAMPLE_COMM_AUDIO_StartAi	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_StartAi(AUDIO_DEV AiDevId, HI_S32 s32AiChnCnt,$/;"	f
SAMPLE_COMM_AUDIO_StartAo	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_StartAo(AUDIO_DEV AoDevId, HI_S32 s32AoChnCnt,$/;"	f
SAMPLE_COMM_AUDIO_StopAdec	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_StopAdec(ADEC_CHN AdChn)$/;"	f
SAMPLE_COMM_AUDIO_StopAenc	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_StopAenc(HI_S32 s32AencChnCnt)$/;"	f
SAMPLE_COMM_AUDIO_StopAi	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_StopAi(AUDIO_DEV AiDevId, HI_S32 s32AiChnCnt,$/;"	f
SAMPLE_COMM_AUDIO_StopAo	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_COMM_AUDIO_StopAo(AUDIO_DEV AoDevId, HI_S32 s32AoChnCnt, HI_BOOL bResampleEn, HI_BOOL bVqeEn)$/;"	f
SAMPLE_COMM_DmaImage	sample/common/sample_comm_ive.c	/^HI_S32 SAMPLE_COMM_DmaImage(VIDEO_FRAME_INFO_S *pstFrameInfo,IVE_DST_IMAGE_S *pstDst,HI_BOOL bInstant)$/;"	f
SAMPLE_COMM_ISP_ChangeSensorMode	sample/common/sample_comm_isp.c	/^HI_S32 SAMPLE_COMM_ISP_ChangeSensorMode(HI_U8 u8Mode)$/;"	f
SAMPLE_COMM_ISP_Init	sample/common/sample_comm_isp.c	/^HI_S32 SAMPLE_COMM_ISP_Init(WDR_MODE_E  enWDRMode)$/;"	f
SAMPLE_COMM_ISP_Run	sample/common/sample_comm_isp.c	/^HI_S32 SAMPLE_COMM_ISP_Run()$/;"	f
SAMPLE_COMM_ISP_Stop	sample/common/sample_comm_isp.c	/^HI_VOID SAMPLE_COMM_ISP_Stop()$/;"	f
SAMPLE_COMM_IVE_BT1120_720P_PreView	sample/common/sample_comm_ive.c	/^HI_S32 SAMPLE_COMM_IVE_BT1120_720P_PreView(SAMPLE_IVE_VI_VO_CONFIG_S *pstViVoConfig,$/;"	f
SAMPLE_COMM_IVE_BT1120_720P_Stop	sample/common/sample_comm_ive.c	/^HI_VOID SAMPLE_COMM_IVE_BT1120_720P_Stop(SAMPLE_IVE_VI_VO_CONFIG_S *pstViVoConfig,$/;"	f
SAMPLE_COMM_IVE_BlobToRect	sample/common/sample_comm_ive.c	/^HI_VOID SAMPLE_COMM_IVE_BlobToRect(IVE_CCBLOB_S *pstBlob, SAMPLE_RECT_ARRAY_S *pstRect,$/;"	f
SAMPLE_COMM_IVE_CalcStride	sample/common/sample_comm_ive.c	/^HI_U16 SAMPLE_COMM_IVE_CalcStride(HI_U16 u16Width, HI_U8 u8Align)$/;"	f
SAMPLE_COMM_IVE_CheckIveMpiInit	sample/common/sample_comm_ive.c	/^HI_VOID SAMPLE_COMM_IVE_CheckIveMpiInit(HI_VOID)$/;"	f
SAMPLE_COMM_IVE_CreateImage	sample/common/sample_comm_ive.c	/^HI_S32 SAMPLE_COMM_IVE_CreateImage(IVE_IMAGE_S *pstImg,IVE_IMAGE_TYPE_E enType,HI_U16 u16Width,HI_U16 u16Height)$/;"	f
SAMPLE_COMM_IVE_CreateImageByCached	sample/common/sample_comm_ive.c	/^HI_S32 SAMPLE_COMM_IVE_CreateImageByCached(IVE_IMAGE_S *pstImg,$/;"	f
SAMPLE_COMM_IVE_CreateMemInfo	sample/common/sample_comm_ive.c	/^HI_S32 SAMPLE_COMM_IVE_CreateMemInfo(IVE_MEM_INFO_S*pstMemInfo,HI_U32 u32Size)$/;"	f
SAMPLE_COMM_IVE_IveMpiExit	sample/common/sample_comm_ive.c	/^HI_S32 SAMPLE_COMM_IVE_IveMpiExit(HI_VOID)$/;"	f
SAMPLE_COMM_IVE_ReadFile	sample/common/sample_comm_ive.c	/^HI_S32 SAMPLE_COMM_IVE_ReadFile(IVE_IMAGE_S *pstImg, FILE *pFp)$/;"	f
SAMPLE_COMM_IVE_StopVpss	sample/common/sample_comm_ive.c	/^static HI_S32 SAMPLE_COMM_IVE_StopVpss(HI_S32 s32VpssGrpCnt, HI_S32 s32VpssChnCnt)$/;"	f	file:
SAMPLE_COMM_IVE_VpssGrpAttr	sample/common/sample_comm_ive.c	/^static HI_VOID	SAMPLE_COMM_IVE_VpssGrpAttr(HI_U32 u32VpssGrpCnt, VPSS_GRP_ATTR_S *pstVpssGrpAttr, SIZE_S *pstSize)$/;"	f	file:
SAMPLE_COMM_IVE_VpssStart	sample/common/sample_comm_ive.c	/^static HI_S32 SAMPLE_COMM_IVE_VpssStart(HI_S32 s32VpssGrpCnt, SIZE_S astSize[],$/;"	f	file:
SAMPLE_COMM_IVE_WriteFile	sample/common/sample_comm_ive.c	/^HI_S32 SAMPLE_COMM_IVE_WriteFile(IVE_IMAGE_S *pstImg, FILE *pFp)$/;"	f
SAMPLE_COMM_SYS_CalcHistVbBlkSize	sample/common/sample_comm_sys.c	/^HI_U32 SAMPLE_COMM_SYS_CalcHistVbBlkSize(VIDEO_NORM_E enNorm, PIC_SIZE_E enPicSize, SIZE_S *pstHistBlkSize, HI_U32 u32AlignWidth)$/;"	f
SAMPLE_COMM_SYS_CalcPicVbBlkSize	sample/common/sample_comm_sys.c	/^HI_U32 SAMPLE_COMM_SYS_CalcPicVbBlkSize(VIDEO_NORM_E enNorm, PIC_SIZE_E enPicSize, PIXEL_FORMAT_E enPixFmt, HI_U32 u32AlignWidth)$/;"	f
SAMPLE_COMM_SYS_Exit	sample/common/sample_comm_sys.c	/^HI_VOID SAMPLE_COMM_SYS_Exit(void)$/;"	f
SAMPLE_COMM_SYS_GetPicSize	sample/common/sample_comm_sys.c	/^HI_S32 SAMPLE_COMM_SYS_GetPicSize(VIDEO_NORM_E enNorm, PIC_SIZE_E enPicSize, SIZE_S *pstSize)$/;"	f
SAMPLE_COMM_SYS_Init	sample/common/sample_comm_sys.c	/^HI_S32 SAMPLE_COMM_SYS_Init(VB_CONF_S *pstVbConf)$/;"	f
SAMPLE_COMM_SYS_MemConfig	sample/common/sample_comm_sys.c	/^HI_S32 SAMPLE_COMM_SYS_MemConfig(HI_VOID)$/;"	f
SAMPLE_COMM_SYS_Payload2FilePostfix	sample/common/sample_comm_sys.c	/^HI_S32 SAMPLE_COMM_SYS_Payload2FilePostfix(PAYLOAD_TYPE_E enPayload, HI_CHAR* szFilePostfix)$/;"	f
SAMPLE_COMM_VDEC_BindVenc	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VDEC_BindVenc(VDEC_CHN VdChn,VENC_CHN VeChn)$/;"	f
SAMPLE_COMM_VDEC_UnBindVenc	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VDEC_UnBindVenc(VDEC_CHN VdChn,VENC_CHN VeChn)$/;"	f
SAMPLE_COMM_VENC_BindVo	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_BindVo(VO_DEV VoDev,VO_CHN VoChn,VENC_CHN VeChn)$/;"	f
SAMPLE_COMM_VENC_BindVpss	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_BindVpss(VENC_CHN VeChn,VPSS_GRP VpssGrp,VPSS_CHN VpssChn)$/;"	f
SAMPLE_COMM_VENC_GetFilePostfix	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_GetFilePostfix(PAYLOAD_TYPE_E enPayload, char *szFilePostfix)$/;"	f
SAMPLE_COMM_VENC_GetVencStreamProc	sample/common/sample_comm_venc.c	/^HI_VOID* SAMPLE_COMM_VENC_GetVencStreamProc(HI_VOID *p)$/;"	f
SAMPLE_COMM_VENC_GetVencStreamProc_Svc_t	sample/common/sample_comm_venc.c	/^HI_VOID *SAMPLE_COMM_VENC_GetVencStreamProc_Svc_t(void *p)$/;"	f
SAMPLE_COMM_VENC_Getdcfinfo	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_Getdcfinfo(char* SrcJpgPath, char* DstThmPath)$/;"	f
SAMPLE_COMM_VENC_MemConfig	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_MemConfig(HI_VOID)$/;"	f
SAMPLE_COMM_VENC_PlanToSemi	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_PlanToSemi(HI_U8 *pY, HI_S32 yStride, $/;"	f
SAMPLE_COMM_VENC_ReadOneFrame	sample/common/sample_comm_venc.c	/^HI_VOID SAMPLE_COMM_VENC_ReadOneFrame( FILE * fp, HI_U8 * pY, HI_U8 * pU, HI_U8 * pV,$/;"	f
SAMPLE_COMM_VENC_SaveFile	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_SaveFile(FILE* pFd, VENC_STREAM_BUF_INFO_S *pstStreamBuf, VENC_STREAM_S* pstStream)$/;"	f
SAMPLE_COMM_VENC_SaveH264	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_SaveH264(FILE* fpH264File, VENC_STREAM_S *pstStream)$/;"	f
SAMPLE_COMM_VENC_SaveH265	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_SaveH265(FILE* fpH265File, VENC_STREAM_S *pstStream)$/;"	f
SAMPLE_COMM_VENC_SaveJPEG	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_SaveJPEG(FILE *fpJpegFile, VENC_STREAM_S *pstStream)$/;"	f
SAMPLE_COMM_VENC_SaveJpeg	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_SaveJpeg(FILE* fpJpegFile, VENC_STREAM_S *pstStream)$/;"	f
SAMPLE_COMM_VENC_SaveMJpeg	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_SaveMJpeg(FILE* fpMJpegFile, VENC_STREAM_S *pstStream)$/;"	f
SAMPLE_COMM_VENC_SaveSnap	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_SaveSnap(VENC_STREAM_BUF_INFO_S* pstStreamBufInfo,VENC_STREAM_S* pstStream)$/;"	f
SAMPLE_COMM_VENC_SaveStream	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_SaveStream(PAYLOAD_TYPE_E enType,FILE *pFd, VENC_STREAM_S *pstStream)$/;"	f
SAMPLE_COMM_VENC_SnapProcess	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_SnapProcess(VENC_CHN VencChn)$/;"	f
SAMPLE_COMM_VENC_SnapStart	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_SnapStart(VENC_CHN VencChn, SIZE_S *pstSize)$/;"	f
SAMPLE_COMM_VENC_SnapStop	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_SnapStop(VENC_CHN VencChn)$/;"	f
SAMPLE_COMM_VENC_Start	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_Start(VENC_CHN VencChn, PAYLOAD_TYPE_E enType, VIDEO_NORM_E enNorm, PIC_SIZE_E enSize, SAMPLE_RC_E enRcMode,HI_U32  u32Profile)$/;"	f
SAMPLE_COMM_VENC_StartGetStream	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_StartGetStream(HI_S32 s32Cnt)$/;"	f
SAMPLE_COMM_VENC_StartGetStream_Svc_t	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_StartGetStream_Svc_t(HI_S32 s32Cnt)$/;"	f
SAMPLE_COMM_VENC_Stop	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_Stop(VENC_CHN VencChn)$/;"	f
SAMPLE_COMM_VENC_StopGetStream	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_StopGetStream()$/;"	f
SAMPLE_COMM_VENC_UnBindVo	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_UnBindVo(VENC_CHN GrpChn,VO_DEV VoDev,VO_CHN VoChn)$/;"	f
SAMPLE_COMM_VENC_UnBindVpss	sample/common/sample_comm_venc.c	/^HI_S32 SAMPLE_COMM_VENC_UnBindVpss(VENC_CHN VeChn,VPSS_GRP VpssGrp,VPSS_CHN VpssChn)$/;"	f
SAMPLE_COMM_VGS_AddDrawRectJob	sample/common/sample_comm_ive.c	/^HI_S32 SAMPLE_COMM_VGS_AddDrawRectJob(VGS_HANDLE VgsHandle, IVE_IMAGE_S *pstSrc, IVE_IMAGE_S *pstDst, $/;"	f
SAMPLE_COMM_VGS_FillRect	sample/common/sample_comm_ive.c	/^HI_S32 SAMPLE_COMM_VGS_FillRect(VIDEO_FRAME_INFO_S *pstFrmInfo, SAMPLE_RECT_ARRAY_S *pstRect,HI_U32 u32Color)$/;"	f
SAMPLE_COMM_VI_ADStart	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_ADStart(SAMPLE_VI_MODE_E enViMode, VIDEO_NORM_E enNorm)$/;"	f
SAMPLE_COMM_VI_BindVenc	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_BindVenc(SAMPLE_VI_MODE_E enViMode)$/;"	f
SAMPLE_COMM_VI_BindVpss	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_BindVpss(SAMPLE_VI_MODE_E enViMode)$/;"	f
SAMPLE_COMM_VI_CORRECTION_CONFIG	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_CORRECTION_CONFIG(const char* fpn_file,    \/* fpn file name *\/$/;"	f
SAMPLE_COMM_VI_ChangeCapSize	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_ChangeCapSize(VI_CHN ViChn, HI_U32 u32CapWidth, HI_U32 u32CapHeight,HI_U32 u32Width, HI_U32 u32Height)$/;"	f
SAMPLE_COMM_VI_ExitMpp	sample/common/sample_comm_vi.c	/^int SAMPLE_COMM_VI_ExitMpp( int s32poolId)$/;"	f
SAMPLE_COMM_VI_FPN_CALIBRATE_CONFIG	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_FPN_CALIBRATE_CONFIG(const char* fpn_file,    \/* fpn file name *\/$/;"	f
SAMPLE_COMM_VI_GetDev	sample/common/sample_comm_vi.c	/^VI_DEV SAMPLE_COMM_VI_GetDev(SAMPLE_VI_MODE_E enViMode, VI_CHN ViChn)$/;"	f
SAMPLE_COMM_VI_GetFPNFrame_FromRaw	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_GetFPNFrame_FromRaw(FILE *pRawFile,$/;"	f
SAMPLE_COMM_VI_GetRgbirAttrBySensor	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_GetRgbirAttrBySensor(ISP_RGBIR_ATTR_S *pstRgbirAttr)$/;"	f
SAMPLE_COMM_VI_GetRgbirCtrlBySensor	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_GetRgbirCtrlBySensor(ISP_RGBIR_CTRL_S *pstRgbirCtrl)$/;"	f
SAMPLE_COMM_VI_GetSizeBySensor	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_GetSizeBySensor(PIC_SIZE_E *penSize)$/;"	f
SAMPLE_COMM_VI_GetVBFromPool	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_GetVBFromPool(HI_U32 u32Width, $/;"	f
SAMPLE_COMM_VI_GetVFrameFromYUV	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_GetVFrameFromYUV(FILE *pYUVFile, HI_U32 u32Width, HI_U32 u32Height,HI_U32 u32Stride, VIDEO_FRAME_INFO_S *pstVFrameInfo)$/;"	f
SAMPLE_COMM_VI_MemConfig	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_MemConfig(SAMPLE_VI_MODE_E enViMode)$/;"	f
SAMPLE_COMM_VI_Mode2Param	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_Mode2Param(SAMPLE_VI_MODE_E enViMode, SAMPLE_VI_PARAM_S *pstViParam)$/;"	f
SAMPLE_COMM_VI_Mode2Size	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_Mode2Size(SAMPLE_VI_MODE_E enViMode, VIDEO_NORM_E enNorm, SIZE_S *pstSize)$/;"	f
SAMPLE_COMM_VI_PlanToSemi	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_PlanToSemi(HI_U8 *pY, HI_S32 yStride,$/;"	f
SAMPLE_COMM_VI_ReadFrame	sample/common/sample_comm_vi.c	/^HI_VOID SAMPLE_COMM_VI_ReadFrame(FILE * fp, HI_U8 * pY, HI_U8 * pU, HI_U8 * pV, HI_U32 width, HI_U32 height, HI_U32 stride, HI_U32 stride2)$/;"	f
SAMPLE_COMM_VI_ReadOneFpnFrame	sample/common/sample_comm_vi.c	/^HI_VOID SAMPLE_COMM_VI_ReadOneFpnFrame(FILE * fp, $/;"	f
SAMPLE_COMM_VI_ReadOneRawFile	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_ReadOneRawFile(const char* file_name, $/;"	f
SAMPLE_COMM_VI_ReleaseVBToPool	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_ReleaseVBToPool(SAMPLE_VI_FRAME_INFO_S *pstVMstFrameInfo)$/;"	f
SAMPLE_COMM_VI_SaveFpnData	sample/common/sample_comm_vi.c	/^void SAMPLE_COMM_VI_SaveFpnData(ISP_FPN_FRAME_INFO_S *pVBuf, $/;"	f
SAMPLE_COMM_VI_SetMipiAttr	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_SetMipiAttr(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_COMM_VI_StartBT656	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_StartBT656(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_COMM_VI_StartChn	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_StartChn(VI_CHN ViChn, RECT_S *pstCapRect, SIZE_S *pstTarSize, SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_COMM_VI_StartDev	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_StartDev(VI_DEV ViDev, SAMPLE_VI_MODE_E enViMode)$/;"	f
SAMPLE_COMM_VI_StartIspAndVi	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_StartIspAndVi(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_COMM_VI_StartMIPI	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_StartMIPI(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_COMM_VI_StartMIPI_BT1120	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_StartMIPI_BT1120(SAMPLE_VI_MODE_E enViMode)$/;"	f
SAMPLE_COMM_VI_StartVi	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_StartVi(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_COMM_VI_StopBT656	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_StopBT656(SAMPLE_VI_MODE_E enViMode)$/;"	f
SAMPLE_COMM_VI_StopIsp	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_StopIsp(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_COMM_VI_StopVi	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_StopVi(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_COMM_VI_SwitchResParam	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_SwitchResParam( SAMPLE_VI_CONFIG_S* pstViConfig,$/;"	f
SAMPLE_COMM_VI_UnBindVenc	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_UnBindVenc(SAMPLE_VI_MODE_E enViMode)$/;"	f
SAMPLE_COMM_VI_UnBindVpss	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_COMM_VI_UnBindVpss(SAMPLE_VI_MODE_E enViMode)$/;"	f
SAMPLE_COMM_VO_BindVi	sample/common/sample_comm_vo.c	/^HI_S32 SAMPLE_COMM_VO_BindVi(VO_LAYER VoLayer, VO_CHN VoChn, VI_CHN ViChn)$/;"	f
SAMPLE_COMM_VO_BindVpss	sample/common/sample_comm_vo.c	/^HI_S32 SAMPLE_COMM_VO_BindVpss(VO_LAYER VoLayer,VO_CHN VoChn,VPSS_GRP VpssGrp,VPSS_CHN VpssChn)$/;"	f
SAMPLE_COMM_VO_GetWH	sample/common/sample_comm_vo.c	/^HI_S32 SAMPLE_COMM_VO_GetWH(VO_INTF_SYNC_E enIntfSync, HI_U32 *pu32W,HI_U32 *pu32H, HI_U32 *pu32Frm)$/;"	f
SAMPLE_COMM_VO_MemConfig	sample/common/sample_comm_vo.c	/^HI_S32 SAMPLE_COMM_VO_MemConfig(VO_DEV VoDev, HI_CHAR *pcMmzName)$/;"	f
SAMPLE_COMM_VO_StartChn	sample/common/sample_comm_vo.c	/^HI_S32 SAMPLE_COMM_VO_StartChn(VO_LAYER VoLayer, SAMPLE_VO_MODE_E enMode)$/;"	f
SAMPLE_COMM_VO_StartDev	sample/common/sample_comm_vo.c	/^HI_S32 SAMPLE_COMM_VO_StartDev(VO_DEV VoDev, VO_PUB_ATTR_S *pstPubAttr)$/;"	f
SAMPLE_COMM_VO_StartLayer	sample/common/sample_comm_vo.c	/^HI_S32 SAMPLE_COMM_VO_StartLayer(VO_LAYER VoLayer,const VO_VIDEO_LAYER_ATTR_S *pstLayerAttr, HI_BOOL bVgsBypass)$/;"	f
SAMPLE_COMM_VO_StopChn	sample/common/sample_comm_vo.c	/^HI_S32 SAMPLE_COMM_VO_StopChn(VO_LAYER VoLayer, SAMPLE_VO_MODE_E enMode)$/;"	f
SAMPLE_COMM_VO_StopDev	sample/common/sample_comm_vo.c	/^HI_S32 SAMPLE_COMM_VO_StopDev(VO_DEV VoDev)$/;"	f
SAMPLE_COMM_VO_StopLayer	sample/common/sample_comm_vo.c	/^HI_S32 SAMPLE_COMM_VO_StopLayer(VO_LAYER VoLayer)$/;"	f
SAMPLE_COMM_VO_UnBindVi	sample/common/sample_comm_vo.c	/^HI_S32 SAMPLE_COMM_VO_UnBindVi(VO_LAYER VoLayer, VO_CHN VoChn)$/;"	f
SAMPLE_COMM_VO_UnBindVpss	sample/common/sample_comm_vo.c	/^HI_S32 SAMPLE_COMM_VO_UnBindVpss(VO_LAYER VoLayer,VO_CHN VoChn,VPSS_GRP VpssGrp,VPSS_CHN VpssChn)$/;"	f
SAMPLE_COMM_VPSS_DisableChn	sample/common/sample_comm_vpss.c	/^HI_S32 SAMPLE_COMM_VPSS_DisableChn(VPSS_GRP VpssGrp, VPSS_CHN VpssChn)$/;"	f
SAMPLE_COMM_VPSS_EnableChn	sample/common/sample_comm_vpss.c	/^HI_S32 SAMPLE_COMM_VPSS_EnableChn(VPSS_GRP VpssGrp, VPSS_CHN VpssChn, $/;"	f
SAMPLE_COMM_VPSS_MemConfig	sample/common/sample_comm_vpss.c	/^HI_S32 SAMPLE_COMM_VPSS_MemConfig()$/;"	f
SAMPLE_COMM_VPSS_Start	sample/common/sample_comm_vpss.c	/^HI_S32 SAMPLE_COMM_VPSS_Start(HI_S32 s32GrpCnt, SIZE_S *pstSize, HI_S32 s32ChnCnt,VPSS_GRP_ATTR_S *pstVpssGrpAttr)$/;"	f
SAMPLE_COMM_VPSS_StartGroup	sample/common/sample_comm_vpss.c	/^HI_S32 SAMPLE_COMM_VPSS_StartGroup(VPSS_GRP VpssGrp, VPSS_GRP_ATTR_S *pstVpssGrpAttr)$/;"	f
SAMPLE_COMM_VPSS_Stop	sample/common/sample_comm_vpss.c	/^HI_S32 SAMPLE_COMM_VPSS_Stop(HI_S32 s32GrpCnt, HI_S32 s32ChnCnt)$/;"	f
SAMPLE_COMM_VPSS_StopGroup	sample/common/sample_comm_vpss.c	/^HI_S32 SAMPLE_COMM_VPSS_StopGroup(VPSS_GRP VpssGrp)$/;"	f
SAMPLE_DBG	sample/audio/sample_audio.c	41;"	d	file:
SAMPLE_DISABLE	sample/common/sample_comm.h	100;"	d
SAMPLE_ENABLE	sample/common/sample_comm.h	99;"	d
SAMPLE_HIFB_DoubleBufMode	sample/hifb/sample_hifb.c	/^HI_S32 SAMPLE_HIFB_DoubleBufMode(HI_VOID)$/;"	f
SAMPLE_HIFB_HandleSig	sample/hifb/sample_hifb.c	/^HI_VOID SAMPLE_HIFB_HandleSig(HI_S32 signo)$/;"	f
SAMPLE_HIFB_LoadBmp	sample/hifb/sample_hifb.c	/^HI_S32 SAMPLE_HIFB_LoadBmp(const char* filename, HI_U8* pAddr)$/;"	f
SAMPLE_HIFB_NoneBufMode	sample/hifb/sample_hifb.c	/^HI_S32 SAMPLE_HIFB_NoneBufMode(HI_VOID)$/;"	f
SAMPLE_HIFB_OneBufMode	sample/hifb/sample_hifb.c	/^HI_S32 SAMPLE_HIFB_OneBufMode(HI_VOID)$/;"	f
SAMPLE_HIFB_PANDISPLAY	sample/hifb/sample_hifb.c	/^HI_VOID* SAMPLE_HIFB_PANDISPLAY(void* pData)$/;"	f
SAMPLE_HIFB_REFRESH	sample/hifb/sample_hifb.c	/^HI_VOID* SAMPLE_HIFB_REFRESH(void* pData)$/;"	f
SAMPLE_HIFB_StandardMode	sample/hifb/sample_hifb.c	/^HI_S32 SAMPLE_HIFB_StandardMode(HI_VOID)$/;"	f
SAMPLE_HIFB_Usage1	sample/hifb/sample_hifb.c	/^HI_VOID SAMPLE_HIFB_Usage1(HI_CHAR* sPrgNm)$/;"	f
SAMPLE_HIFB_Usage2	sample/hifb/sample_hifb.c	/^HI_VOID SAMPLE_HIFB_Usage2(HI_VOID)$/;"	f
SAMPLE_HI_MPI_AE_Register	component/isp/3a/sample_ae/sample_ae_adp.c	/^HI_S32 SAMPLE_HI_MPI_AE_Register(ISP_DEV IspDev, ALG_LIB_S *pstAeLib)$/;"	f
SAMPLE_HI_MPI_AE_SensorRegCallBack	component/isp/3a/sample_ae/sample_ae_adp.c	/^HI_S32 SAMPLE_HI_MPI_AE_SensorRegCallBack(ISP_DEV IspDev, ALG_LIB_S *pstAeLib, SENSOR_ID SensorId,$/;"	f
SAMPLE_HI_MPI_AE_SensorUnRegCallBack	component/isp/3a/sample_ae/sample_ae_adp.c	/^HI_S32 SAMPLE_HI_MPI_AE_SensorUnRegCallBack(ISP_DEV IspDev, ALG_LIB_S *pstAeLib, SENSOR_ID SensorId)$/;"	f
SAMPLE_HI_MPI_AE_UnRegister	component/isp/3a/sample_ae/sample_ae_adp.c	/^HI_S32 SAMPLE_HI_MPI_AE_UnRegister(ISP_DEV IspDev, ALG_LIB_S *pstAeLib)$/;"	f
SAMPLE_IMAGE1_PATH	sample/hifb/sample_hifb.c	62;"	d	file:
SAMPLE_IMAGE_HEIGHT	sample/hifb/sample_hifb.c	56;"	d	file:
SAMPLE_IMAGE_NUM	sample/hifb/sample_hifb.c	57;"	d	file:
SAMPLE_IMAGE_WIDTH	sample/hifb/sample_hifb.c	55;"	d	file:
SAMPLE_INNER_CODEC_CfgAudio	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_INNER_CODEC_CfgAudio(AUDIO_SAMPLE_RATE_E enSample)$/;"	f
SAMPLE_IVE_CANNY_INFO_S	sample/ive/sample/sample_ive_canny.c	/^}SAMPLE_IVE_CANNY_INFO_S;$/;"	t	typeref:struct:hiSAMPLE_IVE_CANNY_INFO_S	file:
SAMPLE_IVE_Canny	sample/ive/sample/sample_ive_canny.c	/^HI_VOID SAMPLE_IVE_Canny(HI_CHAR chComplete)$/;"	f
SAMPLE_IVE_Canny_Init	sample/ive/sample/sample_ive_canny.c	/^static HI_S32 SAMPLE_IVE_Canny_Init(SAMPLE_IVE_CANNY_INFO_S *pstCannyInfo,$/;"	f	file:
SAMPLE_IVE_Canny_Uninit	sample/ive/sample/sample_ive_canny.c	/^static HI_VOID SAMPLE_IVE_Canny_Uninit(SAMPLE_IVE_CANNY_INFO_S *pstCannyInfo)$/;"	f	file:
SAMPLE_IVE_Complate_Canny	sample/ive/sample/sample_ive_canny.c	/^static HI_VOID SAMPLE_IVE_Complate_Canny(SAMPLE_IVE_CANNY_INFO_S *pstCannyInfo)$/;"	f	file:
SAMPLE_IVE_HandleSig	sample/ive/sample_ive_main.c	/^HI_VOID SAMPLE_IVE_HandleSig(HI_S32 s32Signo)$/;"	f
SAMPLE_IVE_Linear2DClassifer	sample/ive/sample/sample_ive_od.c	/^static HI_S32 SAMPLE_IVE_Linear2DClassifer(POINT_S *pstChar, HI_S32 s32CharNum, $/;"	f	file:
SAMPLE_IVE_MD_IMAGE_NUM	sample/ive/sample/sample_ive_md.c	35;"	d	file:
SAMPLE_IVE_MD_S	sample/ive/sample/sample_ive_md.c	/^}SAMPLE_IVE_MD_S;$/;"	t	typeref:struct:hiSAMPLE_IVE_MD_S	file:
SAMPLE_IVE_MPI_Init	sample/common/sample_comm_ive.c	/^static HI_S32 SAMPLE_IVE_MPI_Init(HI_VOID)$/;"	f	file:
SAMPLE_IVE_Md	sample/ive/sample/sample_ive_md.c	/^HI_VOID SAMPLE_IVE_Md(HI_CHAR chUseFile)$/;"	f
SAMPLE_IVE_MdProc	sample/ive/sample/sample_ive_md.c	/^static HI_VOID * SAMPLE_IVE_MdProc(HI_VOID * pArgs)$/;"	f	file:
SAMPLE_IVE_MdProc_File	sample/ive/sample/sample_ive_md.c	/^static HI_VOID * SAMPLE_IVE_MdProc_File(HI_VOID * pArgs)$/;"	f	file:
SAMPLE_IVE_Md_Init	sample/ive/sample/sample_ive_md.c	/^static HI_S32 SAMPLE_IVE_Md_Init(SAMPLE_IVE_MD_S *pstMd,HI_U16 u16ExtWidth,HI_U16 u16ExtHeight,$/;"	f	file:
SAMPLE_IVE_Md_Uninit	sample/ive/sample/sample_ive_md.c	/^static HI_VOID SAMPLE_IVE_Md_Uninit(SAMPLE_IVE_MD_S *pstMd)$/;"	f	file:
SAMPLE_IVE_OD_S	sample/ive/sample/sample_ive_od.c	/^}SAMPLE_IVE_OD_S;$/;"	t	typeref:struct:hiSAMPLE_IVE_OD_S	file:
SAMPLE_IVE_Od	sample/ive/sample/sample_ive_od.c	/^HI_VOID SAMPLE_IVE_Od(HI_VOID)$/;"	f
SAMPLE_IVE_OdProc	sample/ive/sample/sample_ive_od.c	/^static HI_VOID * SAMPLE_IVE_OdProc(HI_VOID * pArgs)$/;"	f	file:
SAMPLE_IVE_Od_Init	sample/ive/sample/sample_ive_od.c	/^static HI_S32 SAMPLE_IVE_Od_Init(SAMPLE_IVE_OD_S *pstOd,HI_U16 u16Width,HI_U16 u16Height)$/;"	f	file:
SAMPLE_IVE_Od_Uninit	sample/ive/sample/sample_ive_od.c	/^static HI_VOID SAMPLE_IVE_Od_Uninit(SAMPLE_IVE_OD_S *pstOd)$/;"	f	file:
SAMPLE_IVE_Part_Canny	sample/ive/sample/sample_ive_canny.c	/^static HI_VOID SAMPLE_IVE_Part_Canny(SAMPLE_IVE_CANNY_INFO_S *pstCannyInfo)$/;"	f	file:
SAMPLE_IVE_RECT_S	sample/common/sample_comm_ive.h	/^}SAMPLE_IVE_RECT_S;$/;"	t	typeref:struct:hiSAMPLE_IVE_RECT_S
SAMPLE_IVE_SOBEL_S	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^}SAMPLE_IVE_SOBEL_S;$/;"	t	typeref:struct:hiSAMPLE_IVE_SOBEL_S	file:
SAMPLE_IVE_Sobel	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^HI_VOID SAMPLE_IVE_Sobel(HI_VOID)$/;"	f
SAMPLE_IVE_SobelProc	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^static HI_VOID SAMPLE_IVE_SobelProc(SAMPLE_IVE_SOBEL_S *pstSobel)$/;"	f	file:
SAMPLE_IVE_Sobel_Init	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^static HI_S32 SAMPLE_IVE_Sobel_Init(SAMPLE_IVE_SOBEL_S *pstSobel,$/;"	f	file:
SAMPLE_IVE_Sobel_Uninit	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^static HI_VOID SAMPLE_IVE_Sobel_Uninit(SAMPLE_IVE_SOBEL_S *pstSobel)$/;"	f	file:
SAMPLE_IVE_TestMemory	sample/ive/sample/sample_ive_test_memory.c	/^HI_VOID SAMPLE_IVE_TestMemory(HI_VOID)$/;"	f
SAMPLE_IVE_TestMemoryProc	sample/ive/sample/sample_ive_test_memory.c	/^static HI_VOID SAMPLE_IVE_TestMemoryProc(TEST_MEMORY_S *pstTestMem)$/;"	f	file:
SAMPLE_IVE_TestMemory_Init	sample/ive/sample/sample_ive_test_memory.c	/^static HI_S32 SAMPLE_IVE_TestMemory_Init(TEST_MEMORY_S *pstTestMem,HI_CHAR *pchSrcFileName,$/;"	f	file:
SAMPLE_IVE_TestMemory_Uninit	sample/ive/sample/sample_ive_test_memory.c	/^static HI_VOID SAMPLE_IVE_TestMemory_Uninit(TEST_MEMORY_S *pstTestMem)$/;"	f	file:
SAMPLE_IVE_Usage	sample/ive/sample_ive_main.c	/^HI_VOID SAMPLE_IVE_Usage(HI_CHAR *pchPrgName)$/;"	f
SAMPLE_IVE_VI_VO_CONFIG_S	sample/common/sample_comm_ive.h	/^}SAMPLE_IVE_VI_VO_CONFIG_S;$/;"	t	typeref:struct:hiSAMPLE_IVE_VI_VO_CONFIG_S
SAMPLE_MISC_GETVB	tools/vi_dump.c	/^HI_S32 SAMPLE_MISC_GETVB(VIDEO_FRAME_INFO_S* pstOutFrame, VIDEO_FRAME_INFO_S* pstInFrame,$/;"	f
SAMPLE_MISC_ViDump	tools/vi_dump.c	/^HI_S32 SAMPLE_MISC_ViDump(VI_CHN ViChn, HI_U32 u32Cnt)$/;"	f
SAMPLE_MISC_ViDumpRaw	tools/vi_dump.c	/^HI_S32 SAMPLE_MISC_ViDumpRaw(VI_CHN ViChn, HI_U32 u32Cnt)$/;"	f
SAMPLE_MISC_VoDump	tools/vou_chn_dump.c	/^static HI_S32 SAMPLE_MISC_VoDump(VO_DEV VoDev, HI_S32 s32Cnt)$/;"	f	file:
SAMPLE_MISC_VoDump	tools/vou_screen_dump.c	/^static HI_S32 SAMPLE_MISC_VoDump(VO_LAYER VoLayer, HI_S32 s32Cnt)$/;"	f	file:
SAMPLE_MISC_VpssDump	tools/vpss_chn_dump.c	/^HI_VOID* SAMPLE_MISC_VpssDump(VPSS_GRP Grp, VPSS_CHN Chn, HI_U32 u32FrameCnt)$/;"	f
SAMPLE_MISC_VpssDumpSrcImage	tools/vpss_src_dump.c	/^HI_S32 SAMPLE_MISC_VpssDumpSrcImage(VPSS_GRP Grp)$/;"	f
SAMPLE_NOUSE	sample/common/sample_comm.h	101;"	d
SAMPLE_PIXEL_FORMAT	sample/common/sample_comm.h	84;"	d
SAMPLE_PRT	sample/common/sample_comm.h	123;"	d
SAMPLE_RC_CBR	sample/common/sample_comm.h	/^    SAMPLE_RC_CBR = 0,$/;"	e	enum:sample_rc_e
SAMPLE_RC_E	sample/common/sample_comm.h	/^}SAMPLE_RC_E;$/;"	t	typeref:enum:sample_rc_e
SAMPLE_RC_FIXQP	sample/common/sample_comm.h	/^    SAMPLE_RC_FIXQP$/;"	e	enum:sample_rc_e
SAMPLE_RC_VBR	sample/common/sample_comm.h	/^    SAMPLE_RC_VBR,$/;"	e	enum:sample_rc_e
SAMPLE_RECT_ARRAY_S	sample/common/sample_comm_ive.h	/^}SAMPLE_RECT_ARRAY_S;$/;"	t	typeref:struct:hiSAMPLE_RECT_ARRAY_S
SAMPLE_RGN_AddCoverExToVpss	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_AddCoverExToVpss(HI_VOID)$/;"	f
SAMPLE_RGN_AddCoverToVpss	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_AddCoverToVpss(HI_VOID)$/;"	f
SAMPLE_RGN_AddOsdToVencAndVpss	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_AddOsdToVencAndVpss(HI_VOID)$/;"	f
SAMPLE_RGN_AddOsdToVpss	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_AddOsdToVpss(HI_VOID)$/;"	f
SAMPLE_RGN_AddReverseColorTask	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_AddReverseColorTask(TDE_HANDLE handle, $/;"	f
SAMPLE_RGN_CHANGE_TYPE_EN	sample/common/sample_comm.h	/^}SAMPLE_RGN_CHANGE_TYPE_EN;$/;"	t	typeref:enum:sample_rgn_change_type_e
SAMPLE_RGN_ChgColor	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_ChgColor(RGN_HANDLE RgnHandle, HI_U32 u32Color)$/;"	f
SAMPLE_RGN_ConvOsdCavasToTdeSurface	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_ConvOsdCavasToTdeSurface(TDE2_SURFACE_S *pstSurface, const RGN_CANVAS_INFO_S *pstCanvasInfo)$/;"	f
SAMPLE_RGN_CreateCover	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_CreateCover(RGN_HANDLE Handle, HI_U32 u32Num)$/;"	f
SAMPLE_RGN_CreateCoverEx	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_CreateCoverEx(RGN_HANDLE Handle, HI_U32 u32Num)$/;"	f
SAMPLE_RGN_CreateOverlayExForVpss	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_CreateOverlayExForVpss(RGN_HANDLE Handle, HI_U32 u32Num)$/;"	f
SAMPLE_RGN_CreateOverlayForVenc	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_CreateOverlayForVenc(RGN_HANDLE Handle, HI_U32 u32Num)$/;"	f
SAMPLE_RGN_CreateRegion	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_CreateRegion(RGN_SIZE_S stRgnsize)$/;"	f
SAMPLE_RGN_DestroyRegion	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_DestroyRegion(RGN_HANDLE Handle, HI_U32 u32Num)$/;"	f
SAMPLE_RGN_GetStream	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_GetStream( HI_S32 chnId,FILE* pfStream ,HI_BOOL bByFrame)$/;"	f
SAMPLE_RGN_GetVoAttr	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_GetVoAttr(VO_DEV VoDev, VO_INTF_SYNC_E enIntfSync, $/;"	f
SAMPLE_RGN_GetVoDisplayNum	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_GetVoDisplayNum(HI_U32 u32VoChnNum)$/;"	f
SAMPLE_RGN_GetVoLayer	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_GetVoLayer(VO_DEV VoDev)$/;"	f
SAMPLE_RGN_HandleSig	sample/region/sample_region.c	/^HI_VOID SAMPLE_RGN_HandleSig(HI_S32 signo)$/;"	f
SAMPLE_RGN_LoadBmp	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_LoadBmp(const char *filename, BITMAP_S *pstBitmap, HI_BOOL bFil, HI_U32 u16FilColor)$/;"	f
SAMPLE_RGN_NOT_PASS	sample/region/sample_region.c	72;"	d	file:
SAMPLE_RGN_ReverseOsdColor	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_ReverseOsdColor(TDE2_SURFACE_S *pstSrcSurface, TDE2_SURFACE_S *pstDstSurface, $/;"	f
SAMPLE_RGN_SYS_Exit	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_SYS_Exit(HI_VOID)$/;"	f
SAMPLE_RGN_StartVenc	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_StartVenc(VENC_CHN VencChn)$/;"	f
SAMPLE_RGN_StartVo	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_StartVo(VO_DEV VoDev, HI_U32 u32VoChnNum, VO_PUB_ATTR_S *pstPubAttr)$/;"	f
SAMPLE_RGN_StartVpss	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_StartVpss(HI_S32 s32VpssGrpNum, HI_U32 u32VpssChnNum)$/;"	f
SAMPLE_RGN_StartVpssHD	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_StartVpssHD(HI_S32 s32VpssGrpNum, HI_U32 u32VpssChnNum)$/;"	f
SAMPLE_RGN_StopVenc	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_StopVenc(VENC_CHN VencChn)$/;"	f
SAMPLE_RGN_StopVoChn	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_StopVoChn(VO_DEV VoDev, HI_U32 u32VoChnNum)$/;"	f
SAMPLE_RGN_StopVoDev	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_StopVoDev(VO_DEV VoDev)$/;"	f
SAMPLE_RGN_StopVpss	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_StopVpss(HI_S32 s32VpssGrpNum)$/;"	f
SAMPLE_RGN_UpdateCanvas	sample/region/sample_region.c	/^HI_S32 SAMPLE_RGN_UpdateCanvas(const char *filename, BITMAP_S *pstBitmap, HI_BOOL bFil, $/;"	f
SAMPLE_RGN_Usage1	sample/region/sample_region.c	/^HI_VOID SAMPLE_RGN_Usage1(HI_CHAR *sPrgNm)$/;"	f
SAMPLE_RGN_Usage2	sample/region/sample_region.c	/^HI_VOID SAMPLE_RGN_Usage2(HI_VOID)$/;"	f
SAMPLE_RGN_VencGetStream	sample/region/sample_region.c	/^HI_VOID *SAMPLE_RGN_VencGetStream(void *pData)$/;"	f
SAMPLE_RGN_VencOSdDynamicDisplay	sample/region/sample_region.c	/^void* SAMPLE_RGN_VencOSdDynamicDisplay(void* p)$/;"	f
SAMPLE_RGN_VencOsdReverse	sample/region/sample_region.c	/^HI_VOID *SAMPLE_RGN_VencOsdReverse(void *pData)$/;"	f
SAMPLE_RGN_VpssCoverDynamicDisplay	sample/region/sample_region.c	/^void* SAMPLE_RGN_VpssCoverDynamicDisplay(void* p)$/;"	f
SAMPLE_RGN_VpssCoverExDynamicDisplay	sample/region/sample_region.c	/^void* SAMPLE_RGN_VpssCoverExDynamicDisplay(void* p)$/;"	f
SAMPLE_RGN_VpssOSdDynamicDisplay	sample/region/sample_region.c	/^void* SAMPLE_RGN_VpssOSdDynamicDisplay(void* p)$/;"	f
SAMPLE_RGN_VpssOsdReverse	sample/region/sample_region.c	/^HI_VOID *SAMPLE_RGN_VpssOsdReverse(void *pData)$/;"	f
SAMPLE_RGN_WriteStreamToFile	sample/region/sample_region.c	/^HI_VOID SAMPLE_RGN_WriteStreamToFile( FILE * fp, VENC_PACK_S * pstNalu )$/;"	f
SAMPLE_SCENE_HandleSig	sample/scene_auto/sample_scene.c	/^void SAMPLE_SCENE_HandleSig(HI_S32 signo)$/;"	f
SAMPLE_SYS_ALIGN_WIDTH	sample/common/sample_comm.h	61;"	d
SAMPLE_TDE_HandleSig	sample/tde/sample_tde.c	/^void SAMPLE_TDE_HandleSig(HI_S32 signo)$/;"	f
SAMPLE_TDE_Usage	sample/tde/sample_tde.c	/^HI_VOID SAMPLE_TDE_Usage(HI_CHAR *sPrgNm)$/;"	f
SAMPLE_TW2865_CfgV	sample/common/sample_comm_vi.c	/^HI_S32 SAMPLE_TW2865_CfgV(VIDEO_NORM_E enVideoMode,VI_WORK_MODE_E enWorkMode)$/;"	f
SAMPLE_Tlv320_CfgAudio	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_Tlv320_CfgAudio(AIO_MODE_E enWorkmode, AUDIO_SAMPLE_RATE_E enSample)$/;"	f
SAMPLE_Tlv320_Disable	sample/common/sample_comm_audio.c	/^HI_S32 SAMPLE_Tlv320_Disable()$/;"	f
SAMPLE_VENC_CLASSIC	sample/venc/sample_venc.c	/^HI_S32 SAMPLE_VENC_CLASSIC(HI_VOID)$/;"	f
SAMPLE_VENC_GETSTREAM_PARA_S	sample/common/sample_comm.h	/^}SAMPLE_VENC_GETSTREAM_PARA_S;$/;"	t	typeref:struct:sample_venc_getstream_s
SAMPLE_VENC_HandleSig	sample/venc/sample_venc.c	/^void SAMPLE_VENC_HandleSig(HI_S32 signo)$/;"	f
SAMPLE_VENC_LOW_DELAY	sample/venc/sample_venc.c	/^HI_S32 SAMPLE_VENC_LOW_DELAY(HI_VOID)$/;"	f
SAMPLE_VENC_MJPEG_JPEG	sample/venc/sample_venc.c	/^HI_S32 SAMPLE_VENC_MJPEG_JPEG(HI_VOID)$/;"	f
SAMPLE_VENC_ROIBG_CLASSIC	sample/venc/sample_venc.c	/^HI_S32 SAMPLE_VENC_ROIBG_CLASSIC(HI_VOID)$/;"	f
SAMPLE_VENC_SVC_H264	sample/venc/sample_venc.c	/^HI_S32 SAMPLE_VENC_SVC_H264(HI_VOID)$/;"	f
SAMPLE_VENC_StreamHandleSig	sample/venc/sample_venc.c	/^void SAMPLE_VENC_StreamHandleSig(HI_S32 signo)$/;"	f
SAMPLE_VENC_Usage	sample/venc/sample_venc.c	/^void SAMPLE_VENC_Usage(char *sPrgNm)$/;"	f
SAMPLE_VIDEO_LOSS_S	sample/common/sample_comm.h	/^} SAMPLE_VIDEO_LOSS_S;$/;"	t	typeref:struct:sample_video_loss_s
SAMPLE_VIO_720P_Extchn_Preview	sample/vio/sample_vio.c	/^HI_S32 SAMPLE_VIO_720P_Extchn_Preview(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_VIO_720P_SensorModeChange_Preview	sample/vio/sample_vio.c	/^HI_S32 SAMPLE_VIO_720P_SensorModeChange_Preview(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_VIO_BT1120_PreView	sample/vio/sample_vio.c	/^HI_S32 SAMPLE_VIO_BT1120_PreView(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_VIO_FRAME_FPN_PreView	sample/vio/sample_vio.c	/^HI_S32 SAMPLE_VIO_FRAME_FPN_PreView(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_VIO_HandleSig	sample/vio/sample_vio.c	/^void SAMPLE_VIO_HandleSig(HI_S32 signo)$/;"	f
SAMPLE_VIO_InitGlobalArgs	sample/vio/sample_vio.c	/^void SAMPLE_VIO_InitGlobalArgs()$/;"	f
SAMPLE_VIO_PreView	sample/vio/sample_vio.c	/^HI_S32 SAMPLE_VIO_PreView(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_VIO_RGBIR_PreView	sample/vio/sample_vio.c	/^HI_S32 SAMPLE_VIO_RGBIR_PreView(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_VIO_Start16CV200	sample/vio/sample_vio.c	/^HI_S32 SAMPLE_VIO_Start16CV200(SAMPLE_VI_CONFIG_S *pstViConfig, char *pchPrgNm)$/;"	f
SAMPLE_VIO_Start18EV200	sample/vio/sample_vio.c	/^HI_S32 SAMPLE_VIO_Start18EV200(SAMPLE_VI_CONFIG_S *pstViConfig, char *pchPrgNm)$/;"	f
SAMPLE_VIO_Start18EV201	sample/vio/sample_vio.c	/^HI_S32 SAMPLE_VIO_Start18EV201(SAMPLE_VI_CONFIG_S *pstViConfig, char *pchPrgNm)$/;"	f
SAMPLE_VIO_Usage	sample/vio/sample_vio.c	/^void SAMPLE_VIO_Usage(char* sPrgNm)$/;"	f
SAMPLE_VI_BackupAttr	tools/vi_dump.c	/^HI_S32 SAMPLE_VI_BackupAttr(VI_CHN ViChn)$/;"	f
SAMPLE_VI_CHN_SET_E	sample/common/sample_comm.h	/^}SAMPLE_VI_CHN_SET_E;$/;"	t	typeref:enum:sample_vi_chn_set_e
SAMPLE_VI_CONFIG_S	sample/common/sample_comm.h	/^}SAMPLE_VI_CONFIG_S;$/;"	t	typeref:struct:sample_vi_config_s
SAMPLE_VI_DEV_TYPE_E	sample/common/sample_comm.h	/^}SAMPLE_VI_DEV_TYPE_E;$/;"	t	typeref:enum:__anon103
SAMPLE_VI_DIS_VPSS_VO_PreView	sample/vio/sample_vio.c	/^HI_S32 SAMPLE_VI_DIS_VPSS_VO_PreView(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_VI_FRAME_INFO_S	sample/common/sample_comm.h	/^}SAMPLE_VI_FRAME_INFO_S;$/;"	t	typeref:struct:sample_vi_frame_info_s
SAMPLE_VI_LDC_VO_PreView	sample/vio/sample_vio.c	/^HI_S32 SAMPLE_VI_LDC_VO_PreView(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_VI_MODE_1_D1	sample/common/sample_comm.h	/^    SAMPLE_VI_MODE_1_D1,$/;"	e	enum:sample_vi_mode_e
SAMPLE_VI_MODE_BT1120_1080P	sample/common/sample_comm.h	/^    SAMPLE_VI_MODE_BT1120_1080P,$/;"	e	enum:sample_vi_mode_e
SAMPLE_VI_MODE_BT1120_720P	sample/common/sample_comm.h	/^    SAMPLE_VI_MODE_BT1120_720P,$/;"	e	enum:sample_vi_mode_e
SAMPLE_VI_MODE_E	sample/common/sample_comm.h	/^}SAMPLE_VI_MODE_E;$/;"	t	typeref:enum:sample_vi_mode_e
SAMPLE_VI_PARAM_S	sample/common/sample_comm.h	/^}SAMPLE_VI_PARAM_S;$/;"	t	typeref:struct:sample_vi_param_s
SAMPLE_VI_PAUSE	sample/common/sample_comm_ive.h	106;"	d
SAMPLE_VI_ROTATE_VO_PreView	sample/vio/sample_vio.c	/^HI_S32 SAMPLE_VI_ROTATE_VO_PreView(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_VI_RestoreAttr	tools/vi_dump.c	/^HI_S32 SAMPLE_VI_RestoreAttr(VI_CHN ViChn)$/;"	f
SAMPLE_VI_VPSS_ROTATE_VO_PreView	sample/vio/sample_vio.c	/^HI_S32 SAMPLE_VI_VPSS_ROTATE_VO_PreView(SAMPLE_VI_CONFIG_S* pstViConfig)$/;"	f
SAMPLE_VO_DEV_DSD0	sample/common/sample_comm.h	93;"	d
SAMPLE_VO_DEV_DSD1	sample/common/sample_comm.h	92;"	d
SAMPLE_VO_MODE_E	sample/common/sample_comm.h	/^}SAMPLE_VO_MODE_E;$/;"	t	typeref:enum:sample_vo_mode_e
SBF	include/hi_comm_vpss.h	/^    HI_U8  SBF:2;$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
SBF	include/hi_comm_vpss.h	/^    HI_U8 SBF;         \/*[0, 128]*\/$/;"	m	struct:__anon9
SBF	include/hi_comm_vpss.h	/^  HI_U8 SBF;        \/*[0, 3]*\/$/;"	m	struct:__anon11
SBF1	include/hi_comm_vpss.h	/^    int  SFS,  SFS1, SPS1,SPT1,  TFP1,TFR1,SBF1,  MDDZ, MAAT,  SFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
SBF2	include/hi_comm_vpss.h	/^    int  TFS,  SFS2, SPS2,SPT2,  TFP2,TFR2,SBF2,  MATH, MATW,  TFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
SBFi	include/hi_comm_vpss.h	/^    HI_U16 SBFi : 2;    \/*[0, 3]*\/$/;"	m	struct:__anon7
SBFj	include/hi_comm_vpss.h	/^    HI_U16 SBFj : 2;    \/*[0, 3]*\/$/;"	m	struct:__anon7
SBFk	include/hi_comm_vpss.h	/^    HI_U16 SBFk : 2;    \/*[0, 3]*\/$/;"	m	struct:__anon7
SBS	include/hi_comm_vpss.h	/^    HI_U8  SBS ;$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
SBS	include/hi_comm_vpss.h	/^    HI_U8 SBS;         \/*[0, 255]*\/$/;"	m	struct:__anon9
SBS	include/hi_comm_vpss.h	/^  HI_U8 SBS;        \/*[0, 255]*\/$/;"	m	struct:__anon11
SBS0	include/hi_comm_vpss.h	/^    HI_U8 SBS0,  SBS1,  SBS2,  SBS3; $/;"	m	struct:hiNRS_PARAM_V2_S
SBS1	include/hi_comm_vpss.h	/^    HI_U8 SBS0,  SBS1,  SBS2,  SBS3; $/;"	m	struct:hiNRS_PARAM_V2_S
SBS2	include/hi_comm_vpss.h	/^    HI_U8 SBS0,  SBS1,  SBS2,  SBS3; $/;"	m	struct:hiNRS_PARAM_V2_S
SBS3	include/hi_comm_vpss.h	/^    HI_U8 SBS0,  SBS1,  SBS2,  SBS3; $/;"	m	struct:hiNRS_PARAM_V2_S
SBSi	include/hi_comm_vpss.h	/^    HI_U8 SBSi;         \/*[0, 255]*\/$/;"	m	struct:__anon7
SBSj	include/hi_comm_vpss.h	/^    HI_U8 SBSj;         \/*[0, 255]*\/$/;"	m	struct:__anon7
SBSk	include/hi_comm_vpss.h	/^    HI_U8 SBSk;         \/*[0, 255]*\/$/;"	m	struct:__anon7
SBT	include/hi_comm_vpss.h	/^    HI_U8 SBT;         \/*[0, 255]*\/$/;"	m	struct:__anon9
SBT	include/hi_comm_vpss.h	/^  HI_U8 SBT;        \/*[0, 64]*\/$/;"	m	struct:__anon11
SBTi	include/hi_comm_vpss.h	/^    HI_U8 SBTi;         \/*[0, 64]*\/$/;"	m	struct:__anon7
SBTj	include/hi_comm_vpss.h	/^    HI_U8 SBTj;         \/*[0, 64]*\/$/;"	m	struct:__anon7
SBTk	include/hi_comm_vpss.h	/^    HI_U8 SBTk;         \/*[0, 64]*\/$/;"	m	struct:__anon7
SCALE_COEFF_INFO_S	include/hi_comm_sys.h	/^} SCALE_COEFF_INFO_S;$/;"	t	typeref:struct:hiSCALE_COEFF_INFO_S
SCALE_COEFF_LEVEL_S	include/hi_comm_sys.h	/^} SCALE_COEFF_LEVEL_S;$/;"	t	typeref:struct:hiSCALE_COEFF_LEVEL_S
SCALE_COEF_OPT_S	component/isp/firmware/drv/sys_ext.h	/^}SCALE_COEF_OPT_S;$/;"	t	typeref:struct:hiSCALE_COEF_OPT_S
SCALE_RANGE_0	include/hi_comm_sys.h	/^    SCALE_RANGE_0 = 0,      \/* scale range <  1\/4 *\/$/;"	e	enum:hiSCALE_RANGE_E
SCALE_RANGE_1	include/hi_comm_sys.h	/^    SCALE_RANGE_1,          \/* scale range >= 1\/4 *\/$/;"	e	enum:hiSCALE_RANGE_E
SCALE_RANGE_2	include/hi_comm_sys.h	/^    SCALE_RANGE_2,          \/* scale range >= 1\/3 *\/$/;"	e	enum:hiSCALE_RANGE_E
SCALE_RANGE_3	include/hi_comm_sys.h	/^    SCALE_RANGE_3,          \/* scale range >= 1\/2 *\/$/;"	e	enum:hiSCALE_RANGE_E
SCALE_RANGE_4	include/hi_comm_sys.h	/^    SCALE_RANGE_4,          \/* scale range >= 3\/4 *\/$/;"	e	enum:hiSCALE_RANGE_E
SCALE_RANGE_5	include/hi_comm_sys.h	/^    SCALE_RANGE_5,          \/* scale range == 1\/1 *\/$/;"	e	enum:hiSCALE_RANGE_E
SCALE_RANGE_6	include/hi_comm_sys.h	/^    SCALE_RANGE_6,          \/* scale range >  1   *\/$/;"	e	enum:hiSCALE_RANGE_E
SCALE_RANGE_BUTT	include/hi_comm_sys.h	/^    SCALE_RANGE_BUTT,$/;"	e	enum:hiSCALE_RANGE_E
SCALE_RANGE_E	include/hi_comm_sys.h	/^} SCALE_RANGE_E;$/;"	t	typeref:enum:hiSCALE_RANGE_E
SCALE_RANGE_S	include/hi_comm_sys.h	/^} SCALE_RANGE_S;$/;"	t	typeref:struct:hiSCALE_RANGE_S
SCENEAUTO_ACM_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_ACM_S;$/;"	t	typeref:struct:hiSCENEAUTO_ACM_S
SCENEAUTO_AEATTR_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_AEATTR_S;$/;"	t	typeref:struct:hiSCENEAUTO_AEATTR_S
SCENEAUTO_AERELATEDBIT_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_AERELATEDBIT_S;$/;"	t	typeref:struct:hiSCENEAUTO_AERELATEDBIT_S
SCENEAUTO_AERELATEDEXP_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_AERELATEDEXP_S;$/;"	t	typeref:struct:hiSCENEAUTO_AERELATEDEXP_S
SCENEAUTO_AEROUTE_NODE_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_AEROUTE_NODE_S;$/;"	t	typeref:struct:hiSCENEAUTO_AEROUTE_NODE_S
SCENEAUTO_AEROUTE_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_AEROUTE_S;$/;"	t	typeref:struct:hiSCENEAUTO_AEROUTE_S
SCENEAUTO_CCM_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_CCM_S;$/;"	t	typeref:struct:hiSCENEAUTO_CCM_S
SCENEAUTO_DCIPARAM_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_DCIPARAM_S;$/;"	t	typeref:struct:hiSCENEAUTO_DCIPARAM_S
SCENEAUTO_DEMOSAIC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^} SCENEAUTO_DEMOSAIC_S;$/;"	t	typeref:struct:hiSCENEAUTO_DEMOSAIC_S
SCENEAUTO_DEPATTR_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_DEPATTR_S;$/;"	t	typeref:struct:hiSCENEAUTO_DEPATTR_S
SCENEAUTO_DIS_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_DIS_S;$/;"	t	typeref:struct:hiSCENEAUTO_DIS_S
SCENEAUTO_DRCATTR_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_DRCATTR_S;$/;"	t	typeref:struct:hiSCENEAUTO_DRCATTR_S
SCENEAUTO_GAMMA_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_GAMMA_S;$/;"	t	typeref:struct:hiSCENEAUTO_GAMMA_S
SCENEAUTO_H264DBLK_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_H264DBLK_S;$/;"	t	typeref:struct:hiSCENEAUTO_H264DBLK_S
SCENEAUTO_H264VENC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_H264VENC_S;$/;"	t	typeref:struct:hiSCENEAUTO_H264VENC_S
SCENEAUTO_H265VENC_FACECFG_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_H265VENC_FACECFG_S;$/;"	t	typeref:struct:hiSCENEAUTO_H265VENC_FACECFG_S
SCENEAUTO_H265VENC_RCPARAM_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_H265VENC_RCPARAM_S;$/;"	t	typeref:struct:hiSCENEAUTO_H265VENC_RCPARAM_S
SCENEAUTO_H265VENC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_H265VENC_S;$/;"	t	typeref:struct:hiSCENEAUTO_H265VENC_S
SCENEAUTO_INIPARAM_3DNRCFG_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_3DNRCFG_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_3DNRCFG_S
SCENEAUTO_INIPARAM_3DNR_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^} SCENEAUTO_INIPARAM_3DNR_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_3DNR_S
SCENEAUTO_INIPARAM_AE_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_AE_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_AE_S
SCENEAUTO_INIPARAM_BLC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_BLC_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_BLC_S
SCENEAUTO_INIPARAM_CCM_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_CCM_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_ACM_S
SCENEAUTO_INIPARAM_DEMOSAIC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_DEMOSAIC_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_DEMOSAIC_S
SCENEAUTO_INIPARAM_DP_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_DP_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_DP_S
SCENEAUTO_INIPARAM_DRC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_DRC_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_DRC_S
SCENEAUTO_INIPARAM_DYNAMIC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_DYNAMIC_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_DYNAMIC_S
SCENEAUTO_INIPARAM_GAMMA_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_GAMMA_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_GAMMA_S
SCENEAUTO_INIPARAM_H264VENC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_H264VENC_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_H264VENC_S
SCENEAUTO_INIPARAM_H265VENC_FACECFG_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_H265VENC_FACECFG_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_H265VENC_FACECFG_S
SCENEAUTO_INIPARAM_H265VENC_RCPARAM_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_H265VENC_RCPARAM_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_H265VENC_RCPARAM_S
SCENEAUTO_INIPARAM_H265VENC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_H265VENC_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_H265VENC_S
SCENEAUTO_INIPARAM_HLC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_HLC_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_HLC_S
SCENEAUTO_INIPARAM_IR_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_IR_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_IR_S
SCENEAUTO_INIPARAM_MPINFO_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^} SCENEAUTO_INIPARAM_MPINFO_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_MPINFO_S
SCENEAUTO_INIPARAM_NRPROFILE_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_NRPROFILE_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_NRPROFILE_S
SCENEAUTO_INIPARAM_SHARPEN_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_SHARPEN_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_SHARPEN_S
SCENEAUTO_INIPARAM_THRESHVALUE_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARAM_THRESHVALUE_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARAM_THRESHVALUE_S
SCENEAUTO_INIPARA_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_INIPARA_S;$/;"	t	typeref:struct:hiSCENEAUTO_INIPARA_S
SCENEAUTO_PREVIOUSPARA_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_PREVIOUSPARA_S;$/;"	t	typeref:struct:hiSCENEAUTO_PREVIOUSPARA_S
SCENEAUTO_ROUTE_NODE_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_ROUTE_NODE_S;$/;"	t	typeref:struct:hiSCENEAUTO_ROUTE_NODE_S
SCENEAUTO_SATURATION_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_SATURATION_S;$/;"	t	typeref:struct:hiSCENEAUTO_SATURATION_S
SCENEAUTO_SHARPEN_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_SHARPEN_S;$/;"	t	typeref:struct:hiSCENEAUTO_SHARPEN_S
SCENEAUTO_WBATTR_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^}SCENEAUTO_WBATTR_S;$/;"	t	typeref:struct:hiSCENEAUTO_WBATTR_S
SCREEN_HEIGHT	sample/tde/sample_tde.c	54;"	d	file:
SCREEN_WIDTH	sample/tde/sample_tde.c	53;"	d	file:
SDK_init	init/sdk_init.c	/^HI_VOID SDK_init(void)$/;"	f
SDS	include/hi_comm_vpss.h	/^    HI_U8  SDS , _reserved_b_ : 6;$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
SDS	include/hi_comm_vpss.h	/^    HI_U8 SDS;         \/*[0, 255]*\/$/;"	m	struct:__anon9
SDS	include/hi_comm_vpss.h	/^  HI_U8 SDS;        \/*[0, 255]*\/$/;"	m	struct:__anon11
SDS0	include/hi_comm_vpss.h	/^    HI_U8 SDS0,  SDS1,  SDS2,  SDS3;$/;"	m	struct:hiNRS_PARAM_V2_S
SDS1	include/hi_comm_vpss.h	/^    HI_U8 SDS0,  SDS1,  SDS2,  SDS3;$/;"	m	struct:hiNRS_PARAM_V2_S
SDS2	include/hi_comm_vpss.h	/^    HI_U8 SDS0,  SDS1,  SDS2,  SDS3;$/;"	m	struct:hiNRS_PARAM_V2_S
SDS3	include/hi_comm_vpss.h	/^    HI_U8 SDS0,  SDS1,  SDS2,  SDS3;$/;"	m	struct:hiNRS_PARAM_V2_S
SDSi	include/hi_comm_vpss.h	/^    HI_U8 SDSi;         \/*[0, 255]*\/$/;"	m	struct:__anon7
SDSj	include/hi_comm_vpss.h	/^    HI_U8 SDSj;         \/*[0, 255]*\/$/;"	m	struct:__anon7
SDSk	include/hi_comm_vpss.h	/^    HI_U8 SDSk;         \/*[0, 255]*\/$/;"	m	struct:__anon7
SDT	include/hi_comm_vpss.h	/^    HI_U8 SDT;         \/*[0, 255]*\/$/;"	m	struct:__anon9
SDT	include/hi_comm_vpss.h	/^  HI_U8 SDT;        \/*[0, 64]*\/$/;"	m	struct:__anon11
SDTi	include/hi_comm_vpss.h	/^    HI_U8 SDTi;         \/*[0, 64]*\/$/;"	m	struct:__anon7
SDTj	include/hi_comm_vpss.h	/^    HI_U8 SDTj;         \/*[0, 64]*\/$/;"	m	struct:__anon7
SDTk	include/hi_comm_vpss.h	/^    HI_U8 SDTk;         \/*[0, 64]*\/$/;"	m	struct:__anon7
SDZ	include/hi_comm_vpss.h	/^    HI_U8 SDZ;         \/*[0, 255]*\/$/;"	m	struct:__anon9
SENSOR_1080P_30FPS_MODE	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	59;"	d	file:
SENSOR_1080P_30FPS_MODE	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	64;"	d	file:
SENSOR_1080P_30FPS_MODE	component/isp/sensor/sony_imx222/imx222_cmos.c	46;"	d	file:
SENSOR_2M_1080p30_MODE	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	51;"	d	file:
SENSOR_2M_1080p60_MODE	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	52;"	d	file:
SENSOR_720P_25FPS_MODE	component/isp/sensor/omnivision_ov9712/ov9712_sensor_ctl.c	175;"	d	file:
SENSOR_720P_30FPS_MODE	component/isp/sensor/aptina_9m034/m034_cmos.c	51;"	d	file:
SENSOR_720P_30FPS_MODE	component/isp/sensor/ar0130/ar0130_cmos.c	49;"	d	file:
SENSOR_720P_30FPS_MODE	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	50;"	d	file:
SENSOR_720P_30FPS_MODE	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	43;"	d	file:
SENSOR_720P_30FPS_MODE	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	60;"	d	file:
SENSOR_720P_30FPS_MODE	component/isp/sensor/omnivision_ov9750/ov9750_sensor_ctl.c	166;"	d	file:
SENSOR_720P_30FPS_MODE	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	60;"	d	file:
SENSOR_720P_30FPS_MODE	component/isp/sensor/omnivision_ov9752/ov9752_sensor_ctl.c	166;"	d	file:
SENSOR_720P_60FPS_MODE	component/isp/sensor/sony_imx222/imx222_cmos.c	47;"	d	file:
SENSOR_960P_30FPS_MODE	component/isp/sensor/aptina_9m034/m034_cmos.c	52;"	d	file:
SENSOR_960P_30FPS_MODE	component/isp/sensor/ar0130/ar0130_cmos.c	50;"	d	file:
SENSOR_960P_30FPS_MODE	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	61;"	d	file:
SENSOR_960P_30FPS_MODE	component/isp/sensor/omnivision_ov9750/ov9750_sensor_ctl.c	167;"	d	file:
SENSOR_960P_30FPS_MODE	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	61;"	d	file:
SENSOR_960P_30FPS_MODE	component/isp/sensor/omnivision_ov9752/ov9752_sensor_ctl.c	167;"	d	file:
SENSOR_GET_CTX	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	39;"	d	file:
SENSOR_HEIGHT	sample/common/sample_comm.h	103;"	d
SENSOR_I2C_init	init/sdk_init.c	/^static HI_S32 SENSOR_I2C_init(void)$/;"	f	file:
SENSOR_ID	include/hi_common.h	/^typedef HI_S32 SENSOR_ID;$/;"	t
SENSOR_SPI_init	init/sdk_init.c	/^static HI_S32 SENSOR_SPI_init(void)$/;"	f	file:
SENSOR_WIDTH	sample/common/sample_comm.h	104;"	d
SFB	include/hi_comm_vpss.h	/^  HI_U8 SFB;        \/*[0, 255]*\/$/;"	m	struct:__anon11
SFC	include/hi_comm_vpss.h	/^    HI_U8  SFC;				    \/*[0,255]*\/$/;"	m	struct:__anon10
SFC	include/hi_comm_vpss.h	/^    HI_U8  SFC;$/;"	m	struct:hiVPSS_GRP_VPPNRXEX_S
SFC	include/hi_comm_vpss.h	/^    HI_U8 SFC, TFC, TPC, TRC;$/;"	m	struct:hiNRS_PARAM_V2_S
SFC	include/hi_comm_vpss.h	/^    HI_U8 SFC;          \/*[0, 255]*\/      $/;"	m	struct:__anon7
SFC	include/hi_comm_vpss.h	/^    int  SFS,  SFS1, SPS1,SPT1,  TFP1,TFR1,SBF1,  MDDZ, MAAT,  SFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
SFC	include/hi_comm_vpss.h	/^  HI_U8  SFC;       \/*[0, 80]*\/$/;"	m	struct:__anon13
SFS	include/hi_comm_vpss.h	/^    int  SFS,  SFS1, SPS1,SPT1,  TFP1,TFR1,SBF1,  MDDZ, MAAT,  SFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
SFS1	include/hi_comm_vpss.h	/^    int  SFS,  SFS1, SPS1,SPT1,  TFP1,TFR1,SBF1,  MDDZ, MAAT,  SFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
SFS2	include/hi_comm_vpss.h	/^    int  TFS,  SFS2, SPS2,SPT2,  TFP2,TFR2,SBF2,  MATH, MATW,  TFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
SFyEx	include/hi_comm_vpss.h	/^    HI_U8  SFyEx      : 2;		\/*[0, 2]*\/$/;"	m	struct:__anon10
SHADING_MESH_NUM	component/isp/include/hi_comm_isp.h	55;"	d
SHADING_MESH_NUM	include/hi_comm_isp.h	55;"	d
SHARPEN_EN	component/isp/firmware/src/algorithms/isp_sharpen.c	60;"	d	file:
SHARPEN_EN_PIXSEL	component/isp/firmware/src/algorithms/isp_sharpen.c	61;"	d	file:
SHARPEN_GET_CTX	component/isp/firmware/src/algorithms/isp_sharpen.c	66;"	d	file:
SHARPEN_LINE_THD1	component/isp/firmware/src/algorithms/isp_sharpen.c	62;"	d	file:
SHARPEN_LINE_THD2	component/isp/firmware/src/algorithms/isp_sharpen.c	63;"	d	file:
SHARPEN_OP_TYPE_AUTO	include/hi_comm_vpss.h	/^    SHARPEN_OP_TYPE_AUTO    = 0,$/;"	e	enum:hiVPSS_GRP_SHARPEN_TYPE_E
SHARPEN_OP_TYPE_BUTT	include/hi_comm_vpss.h	/^    SHARPEN_OP_TYPE_BUTT$/;"	e	enum:hiVPSS_GRP_SHARPEN_TYPE_E
SHARPEN_OP_TYPE_MANUAL	include/hi_comm_vpss.h	/^    SHARPEN_OP_TYPE_MANUAL  = 1,$/;"	e	enum:hiVPSS_GRP_SHARPEN_TYPE_E
SHARP_LUT_SIZE	component/isp/firmware/vreg/arch/hi3518e/isp_sharpen_mem_config.h	49;"	d
SHORT_AGC_ADDR	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	52;"	d	file:
SHORT_AGC_ADDR	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	52;"	d	file:
SHORT_EXPOSURE_ADDR	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	49;"	d	file:
SHORT_EXPOSURE_ADDR	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	49;"	d	file:
SHORT_EXPOSURE_ADDR_H	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	50;"	d	file:
SHORT_EXPOSURE_ADDR_L	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	51;"	d	file:
SHP	include/hi_comm_vpss.h	/^    HI_U16  SHP : 7;$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
SHP	include/hi_comm_vpss.h	/^    HI_U8 SHP;         \/*[0, 255]*\/$/;"	m	struct:__anon9
SHP	include/hi_comm_vpss.h	/^  HI_U8 SHP;        \/*[0, 32]*\/$/;"	m	struct:__anon11
SHP	include/hi_comm_vpss.h	/^  int  TFS,   TFP, TFQ, TFR,     SHP,      MDDZ, MATH;$/;"	m	struct:hiVPSS_GRP_VPPNRX_S
SHPi	include/hi_comm_vpss.h	/^    HI_U8 SHPi;         \/*[0, 127]*\/$/;"	m	struct:__anon7
SHPj	include/hi_comm_vpss.h	/^    HI_U8 SHPj;         \/*Post=1,SHPj=[0, 127];  Post=0,SHPj=[0, 64]*\/$/;"	m	struct:__anon7
SHPk	include/hi_comm_vpss.h	/^    HI_U8 SHPk;         \/*[0, 64]*\/$/;"	m	struct:__anon7
SHS1_ADDR	component/isp/sensor/sony_imx222/imx222_cmos.c	42;"	d	file:
SHT	include/hi_comm_vpss.h	/^    HI_U8 SHT;         \/*[0, 64]*\/  $/;"	m	struct:__anon9
SIZE_S	include/hi_comm_video.h	/^} SIZE_S;$/;"	t	typeref:struct:hiSIZE_S
SNAP_ISP_STATE_E	include/hi_comm_video.h	/^} SNAP_ISP_STATE_E;$/;"	t	typeref:enum:hiSNAP_ISP_STATE_E
SNAP_STATE_BUTT	include/hi_comm_video.h	/^    SNAP_STATE_BUTT$/;"	e	enum:hiSNAP_ISP_STATE_E
SNAP_STATE_CFG	include/hi_comm_video.h	/^    SNAP_STATE_CFG  = 1,$/;"	e	enum:hiSNAP_ISP_STATE_E
SNAP_STATE_EFF	include/hi_comm_video.h	/^    SNAP_STATE_EFF  = 2,$/;"	e	enum:hiSNAP_ISP_STATE_E
SNAP_STATE_NULL	include/hi_comm_video.h	/^    SNAP_STATE_NULL = 0,$/;"	e	enum:hiSNAP_ISP_STATE_E
SNAP_TYPE_BUTT	include/hi_comm_video.h	/^    SNAP_TYPE_BUTT$/;"	e	enum:hiSNAP_TYPE_E
SNAP_TYPE_E	include/hi_comm_video.h	/^} SNAP_TYPE_E;$/;"	t	typeref:enum:hiSNAP_TYPE_E
SNAP_TYPE_NONE	include/hi_comm_video.h	/^    SNAP_TYPE_NONE = 0, \/* video mode *\/$/;"	e	enum:hiSNAP_TYPE_E
SNAP_TYPE_NORMAL	include/hi_comm_video.h	/^    SNAP_TYPE_NORMAL,   \/* ZSL and none-ZSL type *\/$/;"	e	enum:hiSNAP_TYPE_E
SNAP_TYPE_PRO	include/hi_comm_video.h	/^    SNAP_TYPE_PRO,      \/* Professional type support HDR, AEB, LongExposure *\/$/;"	e	enum:hiSNAP_TYPE_E
SNAP_TYPE_USER	include/hi_comm_video.h	/^    SNAP_TYPE_USER,     \/* USER SEND RAW type *\/$/;"	e	enum:hiSNAP_TYPE_E
SNS	tools/Makefile	/^SNS:=$(MAKECMDGOALS)$/;"	m
SNS	tools/Makefile	/^SNS:=imx222$/;"	m
SONY_IMX222_DC_1080P_30FPS	sample/common/sample_comm.h	/^    SONY_IMX222_DC_1080P_30FPS,$/;"	e	enum:sample_vi_mode_e
SONY_IMX222_DC_720P_30FPS	sample/common/sample_comm.h	/^    SONY_IMX222_DC_720P_30FPS,$/;"	e	enum:sample_vi_mode_e
SPAN	include/hi_math.h	95;"	d
SPI_3WIRE	include/hi_spi.h	28;"	d
SPI_CPHA	include/hi_spi.h	18;"	d
SPI_CPOL	include/hi_spi.h	19;"	d
SPI_CS_HIGH	include/hi_spi.h	26;"	d
SPI_IOC_MAGIC	include/hi_spi.h	37;"	d
SPI_IOC_MESSAGE	include/hi_spi.h	97;"	d
SPI_IOC_RD_BITS_PER_WORD	include/hi_spi.h	109;"	d
SPI_IOC_RD_LSB_FIRST	include/hi_spi.h	105;"	d
SPI_IOC_RD_MAX_SPEED_HZ	include/hi_spi.h	113;"	d
SPI_IOC_RD_MODE	include/hi_spi.h	101;"	d
SPI_IOC_WR_BITS_PER_WORD	include/hi_spi.h	110;"	d
SPI_IOC_WR_LSB_FIRST	include/hi_spi.h	106;"	d
SPI_IOC_WR_MAX_SPEED_HZ	include/hi_spi.h	114;"	d
SPI_IOC_WR_MODE	include/hi_spi.h	102;"	d
SPI_LOOP	include/hi_spi.h	29;"	d
SPI_LSB_FIRST	include/hi_spi.h	27;"	d
SPI_MODE_0	include/hi_spi.h	21;"	d
SPI_MODE_1	include/hi_spi.h	22;"	d
SPI_MODE_2	include/hi_spi.h	23;"	d
SPI_MODE_3	include/hi_spi.h	24;"	d
SPI_MSGSIZE	include/hi_spi.h	94;"	d
SPI_NO_CS	include/hi_spi.h	30;"	d
SPI_READY	include/hi_spi.h	31;"	d
SPS1	include/hi_comm_vpss.h	/^    int  SFS,  SFS1, SPS1,SPT1,  TFP1,TFR1,SBF1,  MDDZ, MAAT,  SFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
SPS2	include/hi_comm_vpss.h	/^    int  TFS,  SFS2, SPS2,SPT2,  TFP2,TFR2,SBF2,  MATH, MATW,  TFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
SPT1	include/hi_comm_vpss.h	/^    int  SFS,  SFS1, SPS1,SPT1,  TFP1,TFR1,SBF1,  MDDZ, MAAT,  SFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
SPT2	include/hi_comm_vpss.h	/^    int  TFS,  SFS2, SPS2,SPT2,  TFP2,TFR2,SBF2,  MATH, MATW,  TFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
SRC	tools/Makefile	/^SRC  := $(wildcard *.c)$/;"	m
SRCS	component/isp/3a/sample_ae/Makefile	/^SRCS = $(wildcard .\/*.c)$/;"	m
SRCS	component/isp/firmware/src/Makefile	/^     SRCS := $(filter-out $(DEL_SRC_C), $(SRCS))$/;"	m
SRCS	component/isp/firmware/src/Makefile	/^SRCS := $(foreach file,$(subst -S, ,$(SRC_DIR)), $(notdir $(wildcard $(file)\/*.c)))$/;"	m
SRCS	component/isp/iniparser/Makefile	/^SRCS = $(wildcard .\/*.c)$/;"	m
SRCS	component/isp/sensor/aptina_9m034/Makefile	/^SRCS = $(wildcard .\/*.c)$/;"	m
SRCS	component/isp/sensor/aptina_ar0230/Makefile	/^SRCS = $(wildcard .\/*.c)$/;"	m
SRCS	component/isp/sensor/ar0130/Makefile	/^SRCS = $(wildcard .\/*.c)$/;"	m
SRCS	component/isp/sensor/hi_cmoscfg/Makefile	/^SRCS = $(wildcard .\/*.c)$/;"	m
SRCS	component/isp/sensor/omnivision_ov2718/Makefile	/^SRCS = $(wildcard .\/*.c)$/;"	m
SRCS	component/isp/sensor/omnivision_ov9712/Makefile	/^SRCS = $(wildcard .\/*.c)$/;"	m
SRCS	component/isp/sensor/omnivision_ov9732/Makefile	/^SRCS = $(wildcard .\/*.c)$/;"	m
SRCS	component/isp/sensor/omnivision_ov9750/Makefile	/^SRCS = $(wildcard .\/*.c)$/;"	m
SRCS	component/isp/sensor/omnivision_ov9752/Makefile	/^SRCS = $(wildcard .\/*.c)$/;"	m
SRCS	component/isp/sensor/panasonic_mn34222/Makefile	/^SRCS = $(wildcard .\/*.c)$/;"	m
SRCS	component/isp/sensor/sony_imx222/Makefile	/^SRCS = $(wildcard .\/*.c)$/;"	m
SRCS	sample/audio/Makefile	/^SRCS := $(wildcard *.c)$/;"	m
SRCS	sample/hifb/Makefile	/^SRCS := $(wildcard *.c) $/;"	m
SRCS	sample/ive/Makefile	/^SRCS := $(wildcard *.c) $/;"	m
SRCS	sample/region/Makefile	/^SRCS  := $(wildcard *.c) $/;"	m
SRCS	sample/tde/Makefile	/^SRCS := $(wildcard *.c) $/;"	m
SRCS	sample/venc/Makefile	/^SRCS := $(wildcard *.c) $/;"	m
SRCS	sample/vio/Makefile	/^SRCS := $(wildcard *.c) $/;"	m
SRC_DIR	component/isp/firmware/src/Makefile	/^SRC_DIR := $(ISP_PATH)\/firmware\/src\/algorithms\\$/;"	m
SRC_INC	component/isp/3a/sample_ae/Makefile	/^SRC_INC := $(ISP_PATH)\/firmware\/src\/main$/;"	m
SRDK_SCENEAUTO_SEPCIAL_SCENE_E	sample/scene_auto/src/include/hi_srdk_sceneauto_define_ext.h	/^} SRDK_SCENEAUTO_SEPCIAL_SCENE_E;$/;"	t	typeref:enum:hiSRDK_SCENEAUTO_SEPCIAL_SCENE_E
SRDK_SCENEAUTO_SPECIAL_SCENE_BLC	sample/scene_auto/src/include/hi_srdk_sceneauto_define_ext.h	/^    SRDK_SCENEAUTO_SPECIAL_SCENE_BLC,$/;"	e	enum:hiSRDK_SCENEAUTO_SEPCIAL_SCENE_E
SRDK_SCENEAUTO_SPECIAL_SCENE_BUTT	sample/scene_auto/src/include/hi_srdk_sceneauto_define_ext.h	/^    SRDK_SCENEAUTO_SPECIAL_SCENE_BUTT$/;"	e	enum:hiSRDK_SCENEAUTO_SEPCIAL_SCENE_E
SRDK_SCENEAUTO_SPECIAL_SCENE_DRC	sample/scene_auto/src/include/hi_srdk_sceneauto_define_ext.h	/^    SRDK_SCENEAUTO_SPECIAL_SCENE_DRC,$/;"	e	enum:hiSRDK_SCENEAUTO_SEPCIAL_SCENE_E
SRDK_SCENEAUTO_SPECIAL_SCENE_DYNAMIC	sample/scene_auto/src/include/hi_srdk_sceneauto_define_ext.h	/^    SRDK_SCENEAUTO_SPECIAL_SCENE_DYNAMIC,$/;"	e	enum:hiSRDK_SCENEAUTO_SEPCIAL_SCENE_E
SRDK_SCENEAUTO_SPECIAL_SCENE_HLC	sample/scene_auto/src/include/hi_srdk_sceneauto_define_ext.h	/^    SRDK_SCENEAUTO_SPECIAL_SCENE_HLC,$/;"	e	enum:hiSRDK_SCENEAUTO_SEPCIAL_SCENE_E
SRDK_SCENEAUTO_SPECIAL_SCENE_IR	sample/scene_auto/src/include/hi_srdk_sceneauto_define_ext.h	/^    SRDK_SCENEAUTO_SPECIAL_SCENE_IR,$/;"	e	enum:hiSRDK_SCENEAUTO_SEPCIAL_SCENE_E
SRDK_SCENEAUTO_SPECIAL_SCENE_NONE	sample/scene_auto/src/include/hi_srdk_sceneauto_define_ext.h	/^    SRDK_SCENEAUTO_SPECIAL_SCENE_NONE = 0,$/;"	e	enum:hiSRDK_SCENEAUTO_SEPCIAL_SCENE_E
STATIC_DP_COUNT_MAX	component/isp/include/hi_comm_isp.h	51;"	d
STATIC_DP_COUNT_MAX	include/hi_comm_isp.h	51;"	d
STATISTICS_GET_CTX	component/isp/firmware/src/arch/hi3518e/isp_statistics.c	40;"	d	file:
STH	include/hi_comm_vpss.h	/^    HI_U8 STH;         \/*[0, 100]*\/$/;"	m	struct:__anon9
STH0	include/hi_comm_vpss.h	/^    HI_U8 STH0,  STH1,  STH2,  STH3;$/;"	m	struct:hiNRS_PARAM_V2_S
STH1	include/hi_comm_vpss.h	/^    HI_U8 STH0,  STH1,  STH2,  STH3;$/;"	m	struct:hiNRS_PARAM_V2_S
STH2	include/hi_comm_vpss.h	/^    HI_U8 STH0,  STH1,  STH2,  STH3;$/;"	m	struct:hiNRS_PARAM_V2_S
STH3	include/hi_comm_vpss.h	/^    HI_U8 STH0,  STH1,  STH2,  STH3;$/;"	m	struct:hiNRS_PARAM_V2_S
STITCH_ERR_THRESH_MAX	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	133;"	d	file:
STITCH_ERR_THRESH_MIN	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	134;"	d	file:
STITCH_ERR_THRESH_PARAM	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	132;"	d	file:
STYP	include/hi_comm_vpss.h	/^    HI_U8 STYP : 1;	\/*[0, 1]*\/$/;"	m	struct:__anon9
SUBCHN	include/hi_comm_vi.h	92;"	d
SUBLVDS_4lane_SENSOR_MN34220_12BIT_1080_2WDR1_ATTR	sample/common/sample_comm_vi.c	/^combo_dev_attr_t SUBLVDS_4lane_SENSOR_MN34220_12BIT_1080_2WDR1_ATTR =$/;"	v
SUBLVDS_4lane_SENSOR_MN34220_12BIT_1080_NOWDR_ATTR	sample/common/sample_comm_vi.c	/^combo_dev_attr_t SUBLVDS_4lane_SENSOR_MN34220_12BIT_1080_NOWDR_ATTR =$/;"	v
SUBLVDS_4lane_SENSOR_MN34220_12BIT_720_2WDR1_ATTR	sample/common/sample_comm_vi.c	/^combo_dev_attr_t SUBLVDS_4lane_SENSOR_MN34220_12BIT_720_2WDR1_ATTR =$/;"	v
SUBLVDS_4lane_SENSOR_MN34220_12BIT_720_NOWDR_ATTR	sample/common/sample_comm_vi.c	/^combo_dev_attr_t SUBLVDS_4lane_SENSOR_MN34220_12BIT_720_NOWDR_ATTR =$/;"	v
SUPERFRM_BUTT	include/hi_comm_rc.h	/^    SUPERFRM_BUTT$/;"	e	enum:hiRC_SUPERFRM_MODE_E
SUPERFRM_DISCARD	include/hi_comm_rc.h	/^    SUPERFRM_DISCARD,               \/* the super frame is discarded *\/$/;"	e	enum:hiRC_SUPERFRM_MODE_E
SUPERFRM_NONE	include/hi_comm_rc.h	/^    SUPERFRM_NONE=0,                \/* sdk don't care super frame *\/$/;"	e	enum:hiRC_SUPERFRM_MODE_E
SUPERFRM_REENCODE	include/hi_comm_rc.h	/^    SUPERFRM_REENCODE,              \/* the super frame is re-encode *\/$/;"	e	enum:hiRC_SUPERFRM_MODE_E
SYNC_CODE_NUM	include/hi_mipi.h	23;"	d
SYNC_LCD	sample/common/sample_comm.h	140;"	d
SYNC_LCD	sample/common/sample_comm.h	147;"	d
SYNC_LCD	sample/common/sample_comm.h	154;"	d
SYS_AIO_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_AIO_CLK_EN, $/;"	e	enum:hiSYS_FUNC_E
SYS_AIO_CLK_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_AIO_CLK_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_AIO_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_AIO_RESET_SEL,          $/;"	e	enum:hiSYS_FUNC_E
SYS_AI_BITCKL_DIVSEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_AI_BITCKL_DIVSEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_AI_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_AI_CLK_EN,             $/;"	e	enum:hiSYS_FUNC_E
SYS_AI_MASTER	component/isp/firmware/drv/sys_ext.h	/^    SYS_AI_MASTER,         $/;"	e	enum:hiSYS_FUNC_E
SYS_AI_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_AI_RESET_SEL,          $/;"	e	enum:hiSYS_FUNC_E
SYS_AI_SAMPLECLK_DIVSEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_AI_SAMPLECLK_DIVSEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_AI_SYSCKL_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_AI_SYSCKL_SEL,     $/;"	e	enum:hiSYS_FUNC_E
SYS_AO_BITCKL_DIVSEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_AO_BITCKL_DIVSEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_AO_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_AO_CLK_EN,             $/;"	e	enum:hiSYS_FUNC_E
SYS_AO_MASTER	component/isp/firmware/drv/sys_ext.h	/^    SYS_AO_MASTER,         $/;"	e	enum:hiSYS_FUNC_E
SYS_AO_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_AO_RESET_SEL,          $/;"	e	enum:hiSYS_FUNC_E
SYS_AO_SAMPLECLK_DIVSEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_AO_SAMPLECLK_DIVSEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_AO_SYSCKL_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_AO_SYSCKL_SEL,     $/;"	e	enum:hiSYS_FUNC_E
SYS_BIND_ARGS_S	component/isp/firmware/drv/mkp_sys.h	/^} SYS_BIND_ARGS_S;$/;"	t	typeref:struct:hiSYS_BIND_ARGS_S
SYS_BIND_CTRL	component/isp/firmware/drv/mkp_sys.h	169;"	d
SYS_BIND_SRC_ARGS_S	component/isp/firmware/drv/mkp_sys.h	/^} SYS_BIND_SRC_ARGS_S;$/;"	t	typeref:struct:hiSYS_BIND_SRC_ARGS_S
SYS_BUTT	component/isp/firmware/drv/sys_ext.h	/^    SYS_BUTT,$/;"	e	enum:hiSYS_FUNC_E
SYS_CHECK_NULL_PTR	component/isp/firmware/drv/mkp_sys.h	30;"	d
SYS_CIPHER_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_CIPHER_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_CIPHER_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_CIPHER_RESET_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_DDR_MAXNUM	component/isp/firmware/drv/mkp_sys.h	91;"	d
SYS_EXIT_CTRL	component/isp/firmware/drv/mkp_sys.h	162;"	d
SYS_EXPORT_FUNC_S	component/isp/firmware/drv/sys_ext.h	/^} SYS_EXPORT_FUNC_S;$/;"	t	typeref:struct:hiSYS_EXPORT_FUNC_S
SYS_FD_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^	SYS_FD_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_FD_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_FD_RESET_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_FISHEYE_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_FISHEYE_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_FISHEYE_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^	SYS_FISHEYE_RESET_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_FUNC_E	component/isp/firmware/drv/sys_ext.h	/^} SYS_FUNC_E;$/;"	t	typeref:enum:hiSYS_FUNC_E
SYS_GETBINDBYDEST	component/isp/firmware/drv/mkp_sys.h	171;"	d
SYS_GETBINDBYSRC	component/isp/firmware/drv/mkp_sys.h	172;"	d
SYS_GET_CHIPID	component/isp/firmware/drv/mkp_sys.h	183;"	d
SYS_GET_CONFIG_CTRL	component/isp/firmware/drv/mkp_sys.h	164;"	d
SYS_GET_CURPTS	component/isp/firmware/drv/mkp_sys.h	167;"	d
SYS_GET_CUST_CODE	component/isp/firmware/drv/mkp_sys.h	177;"	d
SYS_GET_KERNELCONFIG	component/isp/firmware/drv/mkp_sys.h	181;"	d
SYS_GET_PROFILE	component/isp/firmware/drv/mkp_sys.h	189;"	d
SYS_GET_RESULT	component/isp/firmware/drv/mkp_sys.h	192;"	d
SYS_GET_SCALE_COEFF	component/isp/firmware/drv/mkp_sys.h	197;"	d
SYS_GET_TIME_ZONE	component/isp/firmware/drv/mkp_sys.h	200;"	d
SYS_GET_VIVPSS_MODE	component/isp/firmware/drv/mkp_sys.h	185;"	d
SYS_HDMI_BUS_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_HDMI_BUS_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_HDMI_PIXEL_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_HDMI_PIXEL_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_HDMI_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_HDMI_RESET_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_HEVC_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_HEVC_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_HEVC_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_HEVC_RESET_SEL, $/;"	e	enum:hiSYS_FUNC_E
SYS_INIT_CTRL	component/isp/firmware/drv/mkp_sys.h	161;"	d
SYS_INIT_PTSBASE	component/isp/firmware/drv/mkp_sys.h	165;"	d
SYS_IVE_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_IVE_CLK_EN,  $/;"	e	enum:hiSYS_FUNC_E
SYS_IVE_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_IVE_RESET_SEL,        $/;"	e	enum:hiSYS_FUNC_E
SYS_JPGE_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_JPGE_CLK_EN,          $/;"	e	enum:hiSYS_FUNC_E
SYS_JPGE_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_JPGE_RESET_SEL,       $/;"	e	enum:hiSYS_FUNC_E
SYS_LCD_MCLK_DIV	component/isp/firmware/drv/sys_ext.h	/^    SYS_LCD_MCLK_DIV,$/;"	e	enum:hiSYS_FUNC_E
SYS_MD_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_MD_CLK_EN,            $/;"	e	enum:hiSYS_FUNC_E
SYS_MD_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_MD_RESET_SEL,         $/;"	e	enum:hiSYS_FUNC_E
SYS_MEM_ARGS_S	component/isp/firmware/drv/mkp_sys.h	/^}SYS_MEM_ARGS_S;$/;"	t	typeref:struct:hiSYS_MEM_ARGS_S
SYS_MEM_CACHE_INFO_S	component/isp/firmware/drv/mkp_sys.h	/^}SYS_MEM_CACHE_INFO_S;$/;"	t	typeref:struct:hiSYS_MEM_CACHE_INFO_S
SYS_MEM_GET_CTRL	component/isp/firmware/drv/mkp_sys.h	175;"	d
SYS_MEM_SET_CTRL	component/isp/firmware/drv/mkp_sys.h	174;"	d
SYS_MFLUSH_CACHE	component/isp/firmware/drv/mkp_sys.h	194;"	d
SYS_MODULE_PARAMS_S	include/hi_module_param.h	/^}SYS_MODULE_PARAMS_S;$/;"	t	typeref:struct:hiSYS_MODULE_PARAMS_S
SYS_PCIE_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_PCIE_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_PCIE_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_PCIE_RESET_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_SENSOR_CLK_OUT_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_SENSOR_CLK_OUT_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_SET_CONFIG_CTRL	component/isp/firmware/drv/mkp_sys.h	163;"	d
SYS_SET_PROFILE	component/isp/firmware/drv/mkp_sys.h	187;"	d
SYS_SET_RESULT	component/isp/firmware/drv/mkp_sys.h	191;"	d
SYS_SET_SCALE_COEFF	component/isp/firmware/drv/mkp_sys.h	196;"	d
SYS_SET_TIME_ZONE	component/isp/firmware/drv/mkp_sys.h	199;"	d
SYS_SET_WIZARD	component/isp/firmware/drv/mkp_sys.h	179;"	d
SYS_SYNC_PTS	component/isp/firmware/drv/mkp_sys.h	166;"	d
SYS_SclRate	component/isp/firmware/drv/sys_ext.h	/^}SYS_SclRate;$/;"	t	typeref:struct:__anon90
SYS_TDE_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_TDE_CLK_EN,           $/;"	e	enum:hiSYS_FUNC_E
SYS_TDE_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_TDE_RESET_SEL,        $/;"	e	enum:hiSYS_FUNC_E
SYS_UNBIND_CTRL	component/isp/firmware/drv/mkp_sys.h	170;"	d
SYS_VEDU_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VEDU_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VEDU_CLK_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VEDU_CLK_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VEDU_GETRESETINFO_SEL	component/isp/firmware/drv/sys_ext.h	/^	SYS_VEDU_GETRESETINFO_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VEDU_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VEDU_RESET_SEL,       $/;"	e	enum:hiSYS_FUNC_E
SYS_VEDU_SED_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VEDU_SED_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VEDU_SED_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VEDU_SED_RESET_SEL,       $/;"	e	enum:hiSYS_FUNC_E
SYS_VEDU_SKIP_INIT	component/isp/firmware/drv/sys_ext.h	/^    SYS_VEDU_SKIP_INIT,$/;"	e	enum:hiSYS_FUNC_E
SYS_VGS_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VGS_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VGS_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VGS_RESET_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VIRMEM_INFO_S	include/hi_comm_sys.h	/^} SYS_VIRMEM_INFO_S;$/;"	t	typeref:struct:hiSYS_VIRMEM_INFO_S
SYS_VIU_BUS_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VIU_BUS_CLK_EN,          \/* *\/$/;"	e	enum:hiSYS_FUNC_E
SYS_VIU_BUS_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VIU_BUS_RESET_SEL,       \/* *\/$/;"	e	enum:hiSYS_FUNC_E
SYS_VIU_CHN_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VIU_CHN_CLK_EN,         \/*only valid for hi3520d*\/$/;"	e	enum:hiSYS_FUNC_E
SYS_VIU_CHN_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VIU_CHN_RESET_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VIU_DEV_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VIU_DEV_CLK_EN,         \/* *\/$/;"	e	enum:hiSYS_FUNC_E
SYS_VIU_DEV_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VIU_DEV_RESET_SEL,       \/* *\/$/;"	e	enum:hiSYS_FUNC_E
SYS_VIU_DIV_CHN_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VIU_DIV_CHN_CLK_EN,     \/* *\/$/;"	e	enum:hiSYS_FUNC_E
SYS_VIU_ISP_CFG_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VIU_ISP_CFG_RESET_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VIU_ISP_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VIU_ISP_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VIU_ISP_CORE_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VIU_ISP_CORE_RESET_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VI_DEV_CLK_DIV_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VI_DEV_CLK_DIV_SEL,         \/* valid for all chip *\/$/;"	e	enum:hiSYS_FUNC_E
SYS_VI_DEV_CLK_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VI_DEV_CLK_SEL,             \/* select clock source for device,valid for hi3521 *\/$/;"	e	enum:hiSYS_FUNC_E
SYS_VI_EVEN_DEV_CLK_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VI_EVEN_DEV_CLK_SEL = 3,    \/* select clock source for device 2 and 6,only valid for  hi3531*\/$/;"	e	enum:hiSYS_FUNC_E
SYS_VI_ODD_DEV_CLK_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VI_ODD_DEV_CLK_SEL,         \/* select clock source for odd devices,only valid for hi3531\/3532*\/$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_APB_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_APB_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_BUS_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_BUS_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_BUS_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_BUS_RESET_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_CFG_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_CFG_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_CORE_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_CORE_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_DAC_CLK_PHASIC_REVERSE_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_DAC_CLK_PHASIC_REVERSE_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_DEV_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_DEV_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_DEV_MODE_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_DEV_MODE_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_HD_CLKOUT_PHASIC_REVERSE_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_HD_CLKOUT_PHASIC_REVERSE_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_HD_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_HD_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_HD_CLK_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_HD_CLK_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_HD_DAC_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_HD_DAC_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_HD_DATE_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_HD_DATE_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_HD_DATE_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_HD_DATE_RESET_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_HD_LCD_CLK_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_HD_LCD_CLK_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_HD_OUT_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_HD_OUT_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_HD_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_HD_RESET_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_LCD_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_LCD_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_LCD_CLK_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_LCD_CLK_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_OUT_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_OUT_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_OUT_CLK_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_OUT_CLK_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_PPC_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_PPC_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_SD_DAC_DETECT_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_SD_DAC_DETECT_EN,       $/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_SD_DAC_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_SD_DAC_EN,   $/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_SD_DAC_PWR_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_SD_DAC_PWR_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_SD_DATE_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_SD_DATE_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_SD_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_SD_RESET_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VOU_WORK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VOU_WORK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VO_BT1120_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VO_BT1120_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VO_BT1120_CLK_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VO_BT1120_CLK_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VO_CLK_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VO_CLK_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VO_GET_HD_CLK_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VO_GET_HD_CLK_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VO_HDDAC_CLK_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VO_HDDAC_CLK_SEL,          $/;"	e	enum:hiSYS_FUNC_E
SYS_VO_HDDATE_CLK_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VO_HDDATE_CLK_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VO_HDMI_CLK_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VO_HDMI_CLK_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_VO_PLL_FBDIV_SET	component/isp/firmware/drv/sys_ext.h	/^    SYS_VO_PLL_FBDIV_SET,$/;"	e	enum:hiSYS_FUNC_E
SYS_VO_PLL_FRAC_SET	component/isp/firmware/drv/sys_ext.h	/^    SYS_VO_PLL_FRAC_SET,$/;"	e	enum:hiSYS_FUNC_E
SYS_VO_PLL_POSTDIV1_SET	component/isp/firmware/drv/sys_ext.h	/^    SYS_VO_PLL_POSTDIV1_SET,$/;"	e	enum:hiSYS_FUNC_E
SYS_VO_PLL_POSTDIV2_SET	component/isp/firmware/drv/sys_ext.h	/^    SYS_VO_PLL_POSTDIV2_SET,$/;"	e	enum:hiSYS_FUNC_E
SYS_VO_PLL_REFDIV_SET	component/isp/firmware/drv/sys_ext.h	/^    SYS_VO_PLL_REFDIV_SET,$/;"	e	enum:hiSYS_FUNC_E
SYS_VO_SD_CLK_DIV	component/isp/firmware/drv/sys_ext.h	/^    SYS_VO_SD_CLK_DIV,$/;"	e	enum:hiSYS_FUNC_E
SYS_VPSS_CLK_EN	component/isp/firmware/drv/sys_ext.h	/^    SYS_VPSS_CLK_EN,$/;"	e	enum:hiSYS_FUNC_E
SYS_VPSS_RESET_SEL	component/isp/firmware/drv/sys_ext.h	/^    SYS_VPSS_RESET_SEL,$/;"	e	enum:hiSYS_FUNC_E
SYS_cfg	init/sdk_init.c	/^static HI_VOID SYS_cfg(void)$/;"	f	file:
SYS_init	init/sdk_init.c	/^static HI_S32 SYS_init(void)$/;"	f	file:
Scenauto_SetAERealtedExp	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 Scenauto_SetAERealtedExp(HI_S32 s32IspDev, HI_S32 s32AECurPos)$/;"	f
Scenauto_SetIRAERealtedExp	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 Scenauto_SetIRAERealtedExp(HI_S32 s32IspDev, HI_S32 s32IRAECurPos)$/;"	f
SceneAuto_HLCAutoOff	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 SceneAuto_HLCAutoOff()$/;"	f
SceneAuto_HLCAutoOn	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 SceneAuto_HLCAutoOn()$/;"	f
SceneAuto_NormalThread	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^void *SceneAuto_NormalThread(void *pVoid)$/;"	f
SceneAuto_SetAERealtedBit	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 SceneAuto_SetAERealtedBit(HI_S32 s32IspDev, HI_S32 s32AEBitrateLevel)$/;"	f
SceneAuto_SetAERoute	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 SceneAuto_SetAERoute()$/;"	f
SceneAuto_SetBLC	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 SceneAuto_SetBLC()$/;"	f
SceneAuto_SetDRC	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 SceneAuto_SetDRC()$/;"	f
SceneAuto_SetDefaultGamma	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 SceneAuto_SetDefaultGamma()$/;"	f
SceneAuto_SetDynamic	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 SceneAuto_SetDynamic()$/;"	f
SceneAuto_SetGamma	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 SceneAuto_SetGamma(HI_S32 s32IspDev, HI_S32 s32GammaExpLevel, HI_S32 s32LastGammaExpLevel)$/;"	f
SceneAuto_SetH264Debolck	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 SceneAuto_SetH264Debolck(HI_S32 s32VencChn, HI_S32 s32VencBitrateLevel)$/;"	f
SceneAuto_SetH264RcParam	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 SceneAuto_SetH264RcParam(HI_S32 s32VencChn, HI_S32 s32VencBitrateLevel)$/;"	f
SceneAuto_SetH264Trans	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 SceneAuto_SetH264Trans(HI_S32  s32VencChn, HI_S32 s32VencBitrateLevel)$/;"	f
SceneAuto_SetH265FaceCfg	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 SceneAuto_SetH265FaceCfg(HI_S32 s32VencChn, HI_S32 s32H265FaceCfgExpLevel, HI_S32 s32H265FaceCfgBitrateLevel)$/;"	f
SceneAuto_SetH265RcParam	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 SceneAuto_SetH265RcParam(HI_S32 s32VencChn, HI_S32 s32VencBitrateLevel)$/;"	f
SceneAuto_SetHLC	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 SceneAuto_SetHLC()$/;"	f
SceneAuto_SetIR	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 SceneAuto_SetIR()$/;"	f
SceneAuto_SetPreviousPara	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 SceneAuto_SetPreviousPara()$/;"	f
SceneAuto_SpecialThread	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^void *SceneAuto_SpecialThread(void *pVoid)$/;"	f
Sceneauto_FreeDict	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_VOID Sceneauto_FreeDict()$/;"	f
Sceneauto_FreeMem	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_VOID Sceneauto_FreeMem()$/;"	f
Sceneauto_GetPreviousPara	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 Sceneauto_GetPreviousPara()$/;"	f
Sceneauto_IVEStart	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 Sceneauto_IVEStart()$/;"	f
Sceneauto_IVEStop	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 Sceneauto_IVEStop()$/;"	f
Sceneauto_LoadFile	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 Sceneauto_LoadFile(const HI_CHAR *pszFILENAME)$/;"	f
Sceneauto_LoadINIPara	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 Sceneauto_LoadINIPara()$/;"	f
Sceneauto_Set3DNR	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_S32 Sceneauto_Set3DNR(HI_U32 s32VpssGrp, SCENEAUTO_INIPARAM_3DNRCFG_S stSceneauto3dnr)$/;"	f
SclCfg	component/isp/firmware/drv/sys_ext.h	/^} SclCfg;$/;"	t	typeref:struct:__anon89
SensorId	component/isp/3a/sample_ae/sample_ae_adp.h	/^    SENSOR_ID               SensorId;$/;"	m	struct:hiSAMPLE_AE_CTX_S
SensorId	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^    SENSOR_ID               SensorId;$/;"	m	struct:hiISP_SENSOR_S	file:
SensorId	component/isp/include/hi_comm_3a.h	/^    SENSOR_ID   SensorId;$/;"	m	struct:hiISP_BIND_ATTR_S
SensorId	component/isp/include/hi_comm_3a.h	/^    SENSOR_ID SensorId;$/;"	m	struct:hiISP_AE_PARAM_S
SensorId	component/isp/include/hi_comm_3a.h	/^    SENSOR_ID SensorId;$/;"	m	struct:hiISP_AF_PARAM_S
SensorId	component/isp/include/hi_comm_3a.h	/^    SENSOR_ID SensorId;$/;"	m	struct:hiISP_AWB_PARAM_S
SensorId	include/hi_comm_3a.h	/^    SENSOR_ID   SensorId;$/;"	m	struct:hiISP_BIND_ATTR_S
SensorId	include/hi_comm_3a.h	/^    SENSOR_ID SensorId;$/;"	m	struct:hiISP_AE_PARAM_S
SensorId	include/hi_comm_3a.h	/^    SENSOR_ID SensorId;$/;"	m	struct:hiISP_AF_PARAM_S
SensorId	include/hi_comm_3a.h	/^    SENSOR_ID SensorId;$/;"	m	struct:hiISP_AWB_PARAM_S
SharpThdDelta	component/isp/firmware/src/algorithms/isp_sharpen.c	/^static const HI_U16 SharpThdDelta[ISP_AUTO_ISO_STENGTH_NUM]={50,60,80,150,200,250,300,350,400,500,600,700,700,700,700,700};$/;"	v	file:
SharpThdDeltaWDR	component/isp/firmware/src/algorithms/isp_sharpen.c	/^static const HI_U16 SharpThdDeltaWDR[ISP_AUTO_ISO_STENGTH_NUM]={1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1};$/;"	v	file:
SharpenExtRegsDefault	component/isp/firmware/src/algorithms/isp_sharpen.c	/^static HI_VOID SharpenExtRegsDefault(HI_VOID)$/;"	f	file:
SharpenExtRegsInitialize	component/isp/firmware/src/algorithms/isp_sharpen.c	/^static HI_VOID SharpenExtRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
SharpenGetIsoIndex	component/isp/firmware/src/algorithms/isp_sharpen.c	/^static inline HI_U8 SharpenGetIsoIndex(HI_U32 u32Iso)$/;"	f	file:
SharpenProcWrite	component/isp/firmware/src/algorithms/isp_sharpen.c	/^HI_S32 SharpenProcWrite(ISP_DEV IspDev, ISP_CTRL_PROC_WRITE_S *pstProc)$/;"	f
SharpenReadExtregs	component/isp/firmware/src/algorithms/isp_sharpen.c	/^static HI_S32 SharpenReadExtregs(ISP_DEV IspDev)$/;"	f	file:
SharpenRegsDefault	component/isp/firmware/src/algorithms/isp_sharpen.c	/^static HI_VOID SharpenRegsDefault(HI_VOID) $/;"	f	file:
SharpenRegsInitialize	component/isp/firmware/src/algorithms/isp_sharpen.c	/^static HI_VOID SharpenRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
SigHandler	tools/vi_bayerdump.c	/^static HI_VOID SigHandler(HI_S32 signo)$/;"	f	file:
SigHandler	tools/vi_dump.c	/^static void SigHandler(HI_S32 signo)$/;"	f	file:
Sqrt32	component/isp/firmware/drv/isp.c	/^static HI_U16 Sqrt32(HI_U32 u32Arg)$/;"	f	file:
Sqrt32	component/isp/firmware/src/main/isp_math_utils.c	/^HI_U16 Sqrt32(HI_U32 u32Arg)$/;"	f
StBaseFreq	include/hi_comm_vpss.h	/^  int  StStrength, StProSpati, StProTempo, StBaseFreq;$/;"	m	struct:hiVPSS_GRP_VPPNRX_S
StProSpati	include/hi_comm_vpss.h	/^  int  StStrength, StProSpati, StProTempo, StBaseFreq;$/;"	m	struct:hiVPSS_GRP_VPPNRX_S
StProTempo	include/hi_comm_vpss.h	/^  int  StStrength, StProSpati, StProTempo, StBaseFreq;$/;"	m	struct:hiVPSS_GRP_VPPNRX_S
StStrength	include/hi_comm_vpss.h	/^  int  StStrength, StProSpati, StProTempo, StBaseFreq;$/;"	m	struct:hiVPSS_GRP_VPPNRX_S
SyncTaskDestroy	component/isp/firmware/drv/isp_st.c	/^void SyncTaskDestroy(ISP_DEV dev)$/;"	f
SyncTaskInit	component/isp/firmware/drv/isp_st.c	/^void SyncTaskInit(ISP_DEV dev)$/;"	f
TARGET	sample/audio/Makefile	/^TARGET := $(SRCS:%.c=%)$/;"	m
TARGET	sample/hifb/Makefile	/^TARGET := $(SRCS:%.c=%)$/;"	m
TARGET	sample/ive/Makefile	/^TARGET := sample_ive_main$/;"	m
TARGET	sample/region/Makefile	/^TARGET := $(SRCS:%.c=%)$/;"	m
TARGET	sample/scene_auto/Makefile	/^TARGET  := sample_scene$/;"	m
TARGET	sample/tde/Makefile	/^TARGET := $(SRCS:%.c=%)$/;"	m
TARGET	sample/venc/Makefile	/^TARGET := sample_venc$/;"	m
TARGET	sample/vio/Makefile	/^TARGET := sample_vio$/;"	m
TARGETLIB	component/isp/sensor/aptina_9m034/Makefile	/^TARGETLIB := $(LIBPATH)\/libsns_9m034.a$/;"	m
TARGETLIB	component/isp/sensor/aptina_ar0230/Makefile	/^TARGETLIB := $(LIBPATH)\/libsns_ar0230.a$/;"	m
TARGETLIB	component/isp/sensor/ar0130/Makefile	/^TARGETLIB := $(LIBPATH)\/libsns_ar0130.a$/;"	m
TARGETLIB	component/isp/sensor/omnivision_ov2718/Makefile	/^TARGETLIB := $(LIBPATH)\/libsns_ov2718.a$/;"	m
TARGETLIB	component/isp/sensor/omnivision_ov9712/Makefile	/^TARGETLIB := $(LIBPATH)\/libsns_ov9712.a$/;"	m
TARGETLIB	component/isp/sensor/omnivision_ov9732/Makefile	/^TARGETLIB := $(LIBPATH)\/libsns_ov9732.a$/;"	m
TARGETLIB	component/isp/sensor/omnivision_ov9750/Makefile	/^TARGETLIB := $(LIBPATH)\/libsns_ov9750.a$/;"	m
TARGETLIB	component/isp/sensor/omnivision_ov9752/Makefile	/^TARGETLIB := $(LIBPATH)\/libsns_ov9752.a$/;"	m
TARGETLIB	component/isp/sensor/panasonic_mn34222/Makefile	/^TARGETLIB := $(LIBPATH)\/libsns_mn34222.a$/;"	m
TARGETLIB	component/isp/sensor/sony_imx222/Makefile	/^TARGETLIB := $(LIBPATH)\/libsns_imx222.a$/;"	m
TARGETLIB_SO	component/isp/sensor/aptina_9m034/Makefile	/^TARGETLIB_SO := $(LIBPATH)\/libsns_9m034.so$/;"	m
TARGETLIB_SO	component/isp/sensor/aptina_ar0230/Makefile	/^TARGETLIB_SO := $(LIBPATH)\/libsns_ar0230.so$/;"	m
TARGETLIB_SO	component/isp/sensor/ar0130/Makefile	/^TARGETLIB_SO := $(LIBPATH)\/libsns_ar0130.so$/;"	m
TARGETLIB_SO	component/isp/sensor/omnivision_ov2718/Makefile	/^TARGETLIB_SO := $(LIBPATH)\/libsns_ov2718.so$/;"	m
TARGETLIB_SO	component/isp/sensor/omnivision_ov9712/Makefile	/^TARGETLIB_SO := $(LIBPATH)\/libsns_ov9712.so$/;"	m
TARGETLIB_SO	component/isp/sensor/omnivision_ov9732/Makefile	/^TARGETLIB_SO := $(LIBPATH)\/libsns_ov9732.so$/;"	m
TARGETLIB_SO	component/isp/sensor/omnivision_ov9750/Makefile	/^TARGETLIB_SO := $(LIBPATH)\/libsns_ov9750.so$/;"	m
TARGETLIB_SO	component/isp/sensor/omnivision_ov9752/Makefile	/^TARGETLIB_SO := $(LIBPATH)\/libsns_ov9752.so$/;"	m
TARGETLIB_SO	component/isp/sensor/panasonic_mn34222/Makefile	/^TARGETLIB_SO := $(LIBPATH)\/libsns_mn34222.so$/;"	m
TARGETLIB_SO	component/isp/sensor/sony_imx222/Makefile	/^TARGETLIB_SO := $(LIBPATH)\/libsns_imx222.so$/;"	m
TDE2_ALUCMD_BLEND	include/hi_tde_type.h	/^    TDE2_ALUCMD_BLEND = 0x1,        \/**< Alpha blending type *\/$/;"	e	enum:hiTDE2_ALUCMD_E
TDE2_ALUCMD_BUTT	include/hi_tde_type.h	/^    TDE2_ALUCMD_BUTT = 0x8          $/;"	e	enum:hiTDE2_ALUCMD_E
TDE2_ALUCMD_COLORIZE	include/hi_tde_type.h	/^    TDE2_ALUCMD_COLORIZE = 0x4,     \/**< Colorize *\/$/;"	e	enum:hiTDE2_ALUCMD_E
TDE2_ALUCMD_E	include/hi_tde_type.h	/^} TDE2_ALUCMD_E;$/;"	t	typeref:enum:hiTDE2_ALUCMD_E
TDE2_ALUCMD_NONE	include/hi_tde_type.h	/^    TDE2_ALUCMD_NONE = 0x0,         \/**< none *\/    $/;"	e	enum:hiTDE2_ALUCMD_E
TDE2_ALUCMD_ROP	include/hi_tde_type.h	/^    TDE2_ALUCMD_ROP = 0x2,          \/**< rop *\/$/;"	e	enum:hiTDE2_ALUCMD_E
TDE2_BLENDCMD_ADD	include/hi_tde_type.h	/^    TDE2_BLENDCMD_ADD,      \/**< fs: 1.0     fd: 1.0 *\/$/;"	e	enum:hiTDE2_BLENDCMD_E
TDE2_BLENDCMD_BUTT	include/hi_tde_type.h	/^    TDE2_BLENDCMD_BUTT$/;"	e	enum:hiTDE2_BLENDCMD_E
TDE2_BLENDCMD_CLEAR	include/hi_tde_type.h	/^    TDE2_BLENDCMD_CLEAR,    \/**< fs: 0.0     fd: 0.0 *\/$/;"	e	enum:hiTDE2_BLENDCMD_E
TDE2_BLENDCMD_CONFIG	include/hi_tde_type.h	/^    TDE2_BLENDCMD_CONFIG,   \/**< User-defined configuration *\/$/;"	e	enum:hiTDE2_BLENDCMD_E
TDE2_BLENDCMD_DST	include/hi_tde_type.h	/^    TDE2_BLENDCMD_DST,      \/**< fs: 0.0     fd: 1.0 *\/$/;"	e	enum:hiTDE2_BLENDCMD_E
TDE2_BLENDCMD_DSTATOP	include/hi_tde_type.h	/^    TDE2_BLENDCMD_DSTATOP,  \/**< fs: 1.0-da  fd: sa *\/$/;"	e	enum:hiTDE2_BLENDCMD_E
TDE2_BLENDCMD_DSTIN	include/hi_tde_type.h	/^    TDE2_BLENDCMD_DSTIN,    \/**< fs: 0.0     fd: sa *\/$/;"	e	enum:hiTDE2_BLENDCMD_E
TDE2_BLENDCMD_DSTOUT	include/hi_tde_type.h	/^    TDE2_BLENDCMD_DSTOUT,   \/**< fs: 0.0     fd: 1.0-sa *\/$/;"	e	enum:hiTDE2_BLENDCMD_E
TDE2_BLENDCMD_DSTOVER	include/hi_tde_type.h	/^    TDE2_BLENDCMD_DSTOVER,  \/**< fs: 1.0-da  fd: 1.0 *\/$/;"	e	enum:hiTDE2_BLENDCMD_E
TDE2_BLENDCMD_E	include/hi_tde_type.h	/^}TDE2_BLENDCMD_E;$/;"	t	typeref:enum:hiTDE2_BLENDCMD_E
TDE2_BLENDCMD_NONE	include/hi_tde_type.h	/^    TDE2_BLENDCMD_NONE = 0x0,     \/**< fs: sa      fd: 1.0-sa *\/$/;"	e	enum:hiTDE2_BLENDCMD_E
TDE2_BLENDCMD_SRC	include/hi_tde_type.h	/^    TDE2_BLENDCMD_SRC,      \/**< fs: 1.0     fd: 0.0 *\/$/;"	e	enum:hiTDE2_BLENDCMD_E
TDE2_BLENDCMD_SRCATOP	include/hi_tde_type.h	/^    TDE2_BLENDCMD_SRCATOP,  \/**< fs: da      fd: 1.0-sa *\/$/;"	e	enum:hiTDE2_BLENDCMD_E
TDE2_BLENDCMD_SRCIN	include/hi_tde_type.h	/^    TDE2_BLENDCMD_SRCIN,    \/**< fs: da      fd: 0.0 *\/$/;"	e	enum:hiTDE2_BLENDCMD_E
TDE2_BLENDCMD_SRCOUT	include/hi_tde_type.h	/^    TDE2_BLENDCMD_SRCOUT,   \/**< fs: 1.0-da  fd: 0.0 *\/$/;"	e	enum:hiTDE2_BLENDCMD_E
TDE2_BLENDCMD_SRCOVER	include/hi_tde_type.h	/^    TDE2_BLENDCMD_SRCOVER,  \/**< fs: 1.0     fd: 1.0-sa *\/$/;"	e	enum:hiTDE2_BLENDCMD_E
TDE2_BLENDCMD_XOR	include/hi_tde_type.h	/^    TDE2_BLENDCMD_XOR,      \/**< fs: 1.0-da  fd: 1.0-sa *\/$/;"	e	enum:hiTDE2_BLENDCMD_E
TDE2_BLEND_BUTT	include/hi_tde_type.h	/^    TDE2_BLEND_BUTT$/;"	e	enum:hiTDE2_BLEND_MODE_E
TDE2_BLEND_INVSRC1ALPHA	include/hi_tde_type.h	/^    TDE2_BLEND_INVSRC1ALPHA,$/;"	e	enum:hiTDE2_BLEND_MODE_E
TDE2_BLEND_INVSRC1COLOR	include/hi_tde_type.h	/^    TDE2_BLEND_INVSRC1COLOR,$/;"	e	enum:hiTDE2_BLEND_MODE_E
TDE2_BLEND_INVSRC2ALPHA	include/hi_tde_type.h	/^    TDE2_BLEND_INVSRC2ALPHA,$/;"	e	enum:hiTDE2_BLEND_MODE_E
TDE2_BLEND_INVSRC2COLOR	include/hi_tde_type.h	/^    TDE2_BLEND_INVSRC2COLOR,$/;"	e	enum:hiTDE2_BLEND_MODE_E
TDE2_BLEND_MODE_E	include/hi_tde_type.h	/^}TDE2_BLEND_MODE_E;$/;"	t	typeref:enum:hiTDE2_BLEND_MODE_E
TDE2_BLEND_ONE	include/hi_tde_type.h	/^    TDE2_BLEND_ONE,$/;"	e	enum:hiTDE2_BLEND_MODE_E
TDE2_BLEND_OPT_S	include/hi_tde_type.h	/^}TDE2_BLEND_OPT_S;$/;"	t	typeref:struct:hiTDE2_BLEND_OPT_S
TDE2_BLEND_SRC1ALPHA	include/hi_tde_type.h	/^    TDE2_BLEND_SRC1ALPHA,$/;"	e	enum:hiTDE2_BLEND_MODE_E
TDE2_BLEND_SRC1COLOR	include/hi_tde_type.h	/^    TDE2_BLEND_SRC1COLOR,$/;"	e	enum:hiTDE2_BLEND_MODE_E
TDE2_BLEND_SRC2ALPHA	include/hi_tde_type.h	/^    TDE2_BLEND_SRC2ALPHA,$/;"	e	enum:hiTDE2_BLEND_MODE_E
TDE2_BLEND_SRC2ALPHASAT	include/hi_tde_type.h	/^    TDE2_BLEND_SRC2ALPHASAT,$/;"	e	enum:hiTDE2_BLEND_MODE_E
TDE2_BLEND_SRC2COLOR	include/hi_tde_type.h	/^    TDE2_BLEND_SRC2COLOR,$/;"	e	enum:hiTDE2_BLEND_MODE_E
TDE2_BLEND_ZERO	include/hi_tde_type.h	/^    TDE2_BLEND_ZERO = 0x0,$/;"	e	enum:hiTDE2_BLEND_MODE_E
TDE2_CLIPMODE_BUTT	include/hi_tde_type.h	/^    TDE2_CLIPMODE_BUTT$/;"	e	enum:hiTDE2_CLIPMODE_E
TDE2_CLIPMODE_E	include/hi_tde_type.h	/^} TDE2_CLIPMODE_E;$/;"	t	typeref:enum:hiTDE2_CLIPMODE_E
TDE2_CLIPMODE_INSIDE	include/hi_tde_type.h	/^    TDE2_CLIPMODE_INSIDE,   $/;"	e	enum:hiTDE2_CLIPMODE_E
TDE2_CLIPMODE_NONE	include/hi_tde_type.h	/^    TDE2_CLIPMODE_NONE = 0, $/;"	e	enum:hiTDE2_CLIPMODE_E
TDE2_CLIPMODE_OUTSIDE	include/hi_tde_type.h	/^    TDE2_CLIPMODE_OUTSIDE,  $/;"	e	enum:hiTDE2_CLIPMODE_E
TDE2_COLORKEY_COMP_S	include/hi_tde_type.h	/^} TDE2_COLORKEY_COMP_S;$/;"	t	typeref:struct:hiTDE2_COLORKEY_COMP_S
TDE2_COLORKEY_MODE_BACKGROUND	include/hi_tde_type.h	/^    TDE2_COLORKEY_MODE_BACKGROUND,   \/**< Performs the colorkey operation in the background mode*\/$/;"	e	enum:hiTDE2_COLORKEY_MODE_E
TDE2_COLORKEY_MODE_BUTT	include/hi_tde_type.h	/^    TDE2_COLORKEY_MODE_BUTT$/;"	e	enum:hiTDE2_COLORKEY_MODE_E
TDE2_COLORKEY_MODE_E	include/hi_tde_type.h	/^} TDE2_COLORKEY_MODE_E;$/;"	t	typeref:enum:hiTDE2_COLORKEY_MODE_E
TDE2_COLORKEY_MODE_FOREGROUND	include/hi_tde_type.h	/^    TDE2_COLORKEY_MODE_FOREGROUND,   \/**< Performs the colorkey operation in the foreground mode*\/$/;"	e	enum:hiTDE2_COLORKEY_MODE_E
TDE2_COLORKEY_MODE_NONE	include/hi_tde_type.h	/^    TDE2_COLORKEY_MODE_NONE = 0,     \/**< no color key operation*\/$/;"	e	enum:hiTDE2_COLORKEY_MODE_E
TDE2_COLORKEY_U	include/hi_tde_type.h	/^} TDE2_COLORKEY_U;$/;"	t	typeref:union:hiTDE2_COLORKEY_U
TDE2_COLOR_FMT_A1	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_A1,                  \/**<alpha format, 1bit *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_A8	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_A8,                  \/**<alpha format, 8bit *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_ABGR1555	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_ABGR1555,            \/**< ABGR1555 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_ABGR4444	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_ABGR4444,            \/**< ABGR4444 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_ABGR8565	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_ABGR8565,            \/**< ABGR8565 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_ABGR8888	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_ABGR8888,            \/**< ABGR8888 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_ACLUT44	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_ACLUT44,             \/**CLUT44 *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_ACLUT88	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_ACLUT88,             \/**CLUT88 *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_ARGB1555	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_ARGB1555,            \/**< ARGB1555 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_ARGB4444	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_ARGB4444,            \/**< ARGB4444 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_ARGB8565	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_ARGB8565,            \/**< ARGB8565 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_ARGB8888	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_ARGB8888,            \/**< ARGB8888 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_AYCbCr8888	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_AYCbCr8888,          \/**<YUV packet format, with alpha*\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_BGR444	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_BGR444,              \/**< BGR444 format *\/    $/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_BGR555	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_BGR555,              \/**< BGR555 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_BGR565	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_BGR565,              \/**< BGR565 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_BGR888	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_BGR888,              \/**< BGR888 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_BGRA1555	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_BGRA1555,            \/**< BGRA1555 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_BGRA4444	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_BGRA4444,            \/**< BGRA4444 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_BGRA8565	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_BGRA8565,            \/**< BGRA8565 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_BGRA8888	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_BGRA8888,            \/**< BGRA8888 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_BUTT	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_BUTT                 $/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_CLUT1	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_CLUT1,               \/**CLUT1 *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_CLUT2	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_CLUT2,               \/**CLUT2 *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_CLUT4	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_CLUT4,               \/**CLUT4 *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_CLUT8	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_CLUT8,               \/**CLUT8 *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_E	include/hi_tde_type.h	/^} TDE2_COLOR_FMT_E;$/;"	t	typeref:enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_JPG_YCbCr400MBP	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_JPG_YCbCr400MBP,     \/**<Semi-planar YUV400 format in the JPEG encoding format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_JPG_YCbCr420MBP	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_JPG_YCbCr420MBP,     \/**<Semi-planar YUV400 format in the JPEG encoding format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_JPG_YCbCr422MBHP	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_JPG_YCbCr422MBHP,    \/**<Semi-planar YUV422 format (half of the horizontal sampling)*\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_JPG_YCbCr422MBVP	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_JPG_YCbCr422MBVP,    \/**<Semi-planar YUV422 format (half of the vertical sampling) *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_JPG_YCbCr444MBP	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_JPG_YCbCr444MBP,     \/**<Semi-planar YUV444 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_MP1_YCbCr420MBP	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_MP1_YCbCr420MBP,     \/**<Semi-planar YUV420 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_MP2_YCbCr420MBI	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_MP2_YCbCr420MBI,     \/**<Semi-planar YUV400 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_MP2_YCbCr420MBP	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_MP2_YCbCr420MBP,     \/**<Semi-planar YUV420 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_RABG8888	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_RABG8888,            \/**<RABG8888 format*\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_RGB444	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_RGB444 = 0,          \/**< RGB444 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_RGB555	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_RGB555,              \/**< RGB555 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_RGB565	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_RGB565,              \/**< RGB565 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_RGB888	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_RGB888,              \/**< RGB888 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_RGBA1555	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_RGBA1555,            \/**< RGBA1555 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_RGBA4444	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_RGBA4444,            \/**< RGBA4444 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_RGBA8565	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_RGBA8565,            \/**< RGBA8565 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_RGBA8888	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_RGBA8888,            \/**< RGBA8888 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_YCbCr422	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_YCbCr422,            \/**<YUV packet422 format *\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_YCbCr888	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_YCbCr888,            \/**<YUV packet format, no alpha*\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_byte	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_byte,                \/**<byte*\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_COLOR_FMT_halfword	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_halfword,            \/**<halfword*\/$/;"	e	enum:hiTDE2_COLOR_FMT_E
TDE2_CSC_OPT_S	include/hi_tde_type.h	/^}TDE2_CSC_OPT_S;$/;"	t	typeref:struct:hiTDE2_CSC_OPT_S
TDE2_DEFLICKER_MODE_BOTH	include/hi_tde_type.h	/^    TDE2_DEFLICKER_MODE_BOTH,       \/**< Anti-flicker on alpha component *\/$/;"	e	enum:hiTDE2_DEFLICKER_MODE_E
TDE2_DEFLICKER_MODE_BUTT	include/hi_tde_type.h	/^    TDE2_DEFLICKER_MODE_BUTT$/;"	e	enum:hiTDE2_DEFLICKER_MODE_E
TDE2_DEFLICKER_MODE_E	include/hi_tde_type.h	/^}TDE2_DEFLICKER_MODE_E;$/;"	t	typeref:enum:hiTDE2_DEFLICKER_MODE_E
TDE2_DEFLICKER_MODE_NONE	include/hi_tde_type.h	/^    TDE2_DEFLICKER_MODE_NONE = 0,   \/**< No anti-flicker *\/$/;"	e	enum:hiTDE2_DEFLICKER_MODE_E
TDE2_DEFLICKER_MODE_RGB	include/hi_tde_type.h	/^    TDE2_DEFLICKER_MODE_RGB,        \/**< Anti-flicker on RGB component *\/$/;"	e	enum:hiTDE2_DEFLICKER_MODE_E
TDE2_FILLCOLOR_S	include/hi_tde_type.h	/^} TDE2_FILLCOLOR_S;$/;"	t	typeref:struct:hiTDE2_FILLCOLOR_S
TDE2_FILTER_MODE_ALPHA	include/hi_tde_type.h	/^    TDE2_FILTER_MODE_ALPHA,     \/**< Filters the alpha *\/$/;"	e	enum:hiTDE2_FILTER_MODE_E
TDE2_FILTER_MODE_BOTH	include/hi_tde_type.h	/^    TDE2_FILTER_MODE_BOTH,      \/* both color and alpha will be filter *\/$/;"	e	enum:hiTDE2_FILTER_MODE_E
TDE2_FILTER_MODE_BUTT	include/hi_tde_type.h	/^    TDE2_FILTER_MODE_BUTT$/;"	e	enum:hiTDE2_FILTER_MODE_E
TDE2_FILTER_MODE_COLOR	include/hi_tde_type.h	/^    TDE2_FILTER_MODE_COLOR = 0, \/**< Filters the color *\/$/;"	e	enum:hiTDE2_FILTER_MODE_E
TDE2_FILTER_MODE_E	include/hi_tde_type.h	/^} TDE2_FILTER_MODE_E;$/;"	t	typeref:enum:hiTDE2_FILTER_MODE_E
TDE2_MBOPT_S	include/hi_tde_type.h	/^} TDE2_MBOPT_S;$/;"	t	typeref:struct:hiTDE2_MBOPT_S
TDE2_MBRESIZE_BUTT	include/hi_tde_type.h	/^    TDE2_MBRESIZE_BUTT$/;"	e	enum:hiTDE2_MBRESIZE_E
TDE2_MBRESIZE_E	include/hi_tde_type.h	/^} TDE2_MBRESIZE_E;$/;"	t	typeref:enum:hiTDE2_MBRESIZE_E
TDE2_MBRESIZE_NONE	include/hi_tde_type.h	/^    TDE2_MBRESIZE_NONE = 0,         $/;"	e	enum:hiTDE2_MBRESIZE_E
TDE2_MBRESIZE_QUALITY_HIGH	include/hi_tde_type.h	/^    TDE2_MBRESIZE_QUALITY_HIGH,    $/;"	e	enum:hiTDE2_MBRESIZE_E
TDE2_MBRESIZE_QUALITY_LOW	include/hi_tde_type.h	/^    TDE2_MBRESIZE_QUALITY_LOW,      $/;"	e	enum:hiTDE2_MBRESIZE_E
TDE2_MBRESIZE_QUALITY_MIDDLE	include/hi_tde_type.h	/^    TDE2_MBRESIZE_QUALITY_MIDDLE,   $/;"	e	enum:hiTDE2_MBRESIZE_E
TDE2_MB_COLOR_FMT_BUTT	include/hi_tde_type.h	/^    TDE2_MB_COLOR_FMT_BUTT$/;"	e	enum:hiTDE2_MB_COLORFMT_E
TDE2_MB_COLOR_FMT_E	include/hi_tde_type.h	/^} TDE2_MB_COLOR_FMT_E;$/;"	t	typeref:enum:hiTDE2_MB_COLORFMT_E
TDE2_MB_COLOR_FMT_JPG_YCbCr400MBP	include/hi_tde_type.h	/^    TDE2_MB_COLOR_FMT_JPG_YCbCr400MBP = 0,\/**<Macroblock 400 in the JPEG encoding format*\/$/;"	e	enum:hiTDE2_MB_COLORFMT_E
TDE2_MB_COLOR_FMT_JPG_YCbCr420MBP	include/hi_tde_type.h	/^    TDE2_MB_COLOR_FMT_JPG_YCbCr420MBP,    \/**<Macroblock 420 in the JPEG encoding format *\/$/;"	e	enum:hiTDE2_MB_COLORFMT_E
TDE2_MB_COLOR_FMT_JPG_YCbCr422MBHP	include/hi_tde_type.h	/^    TDE2_MB_COLOR_FMT_JPG_YCbCr422MBHP,   \/**<Macroblock 422 in the JPEG encoding format (half of the horizontal sampling) *\/$/;"	e	enum:hiTDE2_MB_COLORFMT_E
TDE2_MB_COLOR_FMT_JPG_YCbCr422MBVP	include/hi_tde_type.h	/^    TDE2_MB_COLOR_FMT_JPG_YCbCr422MBVP,   \/**<Macroblock 422 in the JPEG encoding format (half of the vertical sampling) *\/$/;"	e	enum:hiTDE2_MB_COLORFMT_E
TDE2_MB_COLOR_FMT_JPG_YCbCr444MBP	include/hi_tde_type.h	/^    TDE2_MB_COLOR_FMT_JPG_YCbCr444MBP,    \/**<Macroblock 444 in the JPEG encoding format *\/$/;"	e	enum:hiTDE2_MB_COLORFMT_E
TDE2_MB_COLOR_FMT_MP1_YCbCr420MBP	include/hi_tde_type.h	/^    TDE2_MB_COLOR_FMT_MP1_YCbCr420MBP,    \/**<Macroblock 420 in the MPEG-1 encoding format *\/$/;"	e	enum:hiTDE2_MB_COLORFMT_E
TDE2_MB_COLOR_FMT_MP2_YCbCr420MBI	include/hi_tde_type.h	/^    TDE2_MB_COLOR_FMT_MP2_YCbCr420MBI,    \/**<Macroblock 420 in the MPEG-2 encoding format (interlaced) *\/$/;"	e	enum:hiTDE2_MB_COLORFMT_E
TDE2_MB_COLOR_FMT_MP2_YCbCr420MBP	include/hi_tde_type.h	/^    TDE2_MB_COLOR_FMT_MP2_YCbCr420MBP,    \/**<Macroblock 420 in the MPEG-2 encoding format *\/$/;"	e	enum:hiTDE2_MB_COLORFMT_E
TDE2_MB_S	include/hi_tde_type.h	/^} TDE2_MB_S;$/;"	t	typeref:struct:hiTDE2_MB_S
TDE2_MIRROR_BOTH	include/hi_tde_type.h	/^    TDE2_MIRROR_BOTH,           $/;"	e	enum:hiTDE2_MIRROR_E
TDE2_MIRROR_BUTT	include/hi_tde_type.h	/^    TDE2_MIRROR_BUTT$/;"	e	enum:hiTDE2_MIRROR_E
TDE2_MIRROR_E	include/hi_tde_type.h	/^} TDE2_MIRROR_E;$/;"	t	typeref:enum:hiTDE2_MIRROR_E
TDE2_MIRROR_HORIZONTAL	include/hi_tde_type.h	/^    TDE2_MIRROR_HORIZONTAL,     $/;"	e	enum:hiTDE2_MIRROR_E
TDE2_MIRROR_NONE	include/hi_tde_type.h	/^    TDE2_MIRROR_NONE = 0,       $/;"	e	enum:hiTDE2_MIRROR_E
TDE2_MIRROR_VERTICAL	include/hi_tde_type.h	/^    TDE2_MIRROR_VERTICAL,       $/;"	e	enum:hiTDE2_MIRROR_E
TDE2_OPT_S	include/hi_tde_type.h	/^} TDE2_OPT_S;$/;"	t	typeref:struct:hiTDE2_OPT_S
TDE2_OUTALPHA_FROM_BACKGROUND	include/hi_tde_type.h	/^    TDE2_OUTALPHA_FROM_BACKGROUND,  \/* from background *\/$/;"	e	enum:hiTDE2_OUTALPHA_FROM_E
TDE2_OUTALPHA_FROM_BUTT	include/hi_tde_type.h	/^    TDE2_OUTALPHA_FROM_BUTT$/;"	e	enum:hiTDE2_OUTALPHA_FROM_E
TDE2_OUTALPHA_FROM_E	include/hi_tde_type.h	/^} TDE2_OUTALPHA_FROM_E;$/;"	t	typeref:enum:hiTDE2_OUTALPHA_FROM_E
TDE2_OUTALPHA_FROM_FOREGROUND	include/hi_tde_type.h	/^    TDE2_OUTALPHA_FROM_FOREGROUND,  \/* from foreground *\/$/;"	e	enum:hiTDE2_OUTALPHA_FROM_E
TDE2_OUTALPHA_FROM_GLOBALALPHA	include/hi_tde_type.h	/^    TDE2_OUTALPHA_FROM_GLOBALALPHA, \/* from the global alpha *\/$/;"	e	enum:hiTDE2_OUTALPHA_FROM_E
TDE2_OUTALPHA_FROM_NORM	include/hi_tde_type.h	/^    TDE2_OUTALPHA_FROM_NORM = 0,    \/* from the result of the alpha $/;"	e	enum:hiTDE2_OUTALPHA_FROM_E
TDE2_PATTERN_FILL_OPT_S	include/hi_tde_type.h	/^}TDE2_PATTERN_FILL_OPT_S;$/;"	t	typeref:struct:hiTDE2_PATTERN_FILL_OPT_S
TDE2_RECT_S	include/hi_tde_type.h	/^} TDE2_RECT_S;$/;"	t	typeref:struct:hiTDE2_RECT_S
TDE2_ROP_BLACK	include/hi_tde_type.h	/^    TDE2_ROP_BLACK = 0,     \/**<Blackness*\/$/;"	e	enum:hiTDE2_ROP_CODE_E
TDE2_ROP_BUTT	include/hi_tde_type.h	/^    TDE2_ROP_BUTT$/;"	e	enum:hiTDE2_ROP_CODE_E
TDE2_ROP_CODE_E	include/hi_tde_type.h	/^} TDE2_ROP_CODE_E;$/;"	t	typeref:enum:hiTDE2_ROP_CODE_E
TDE2_ROP_COPYPEN	include/hi_tde_type.h	/^    TDE2_ROP_COPYPEN,       \/**< S2 *\/$/;"	e	enum:hiTDE2_ROP_CODE_E
TDE2_ROP_MASKNOTPEN	include/hi_tde_type.h	/^    TDE2_ROP_MASKNOTPEN,    \/**<~S2&S1*\/$/;"	e	enum:hiTDE2_ROP_CODE_E
TDE2_ROP_MASKPEN	include/hi_tde_type.h	/^    TDE2_ROP_MASKPEN,       \/**< S2&S1 *\/$/;"	e	enum:hiTDE2_ROP_CODE_E
TDE2_ROP_MASKPENNOT	include/hi_tde_type.h	/^    TDE2_ROP_MASKPENNOT,    \/**< S2&~S1 *\/$/;"	e	enum:hiTDE2_ROP_CODE_E
TDE2_ROP_MERGENOTPEN	include/hi_tde_type.h	/^    TDE2_ROP_MERGENOTPEN,   \/**< ~S2|S1 *\/$/;"	e	enum:hiTDE2_ROP_CODE_E
TDE2_ROP_MERGEPEN	include/hi_tde_type.h	/^    TDE2_ROP_MERGEPEN,      \/**< S2|S1 *\/$/;"	e	enum:hiTDE2_ROP_CODE_E
TDE2_ROP_MERGEPENNOT	include/hi_tde_type.h	/^    TDE2_ROP_MERGEPENNOT,   \/**< S2|~S1 *\/$/;"	e	enum:hiTDE2_ROP_CODE_E
TDE2_ROP_NOP	include/hi_tde_type.h	/^    TDE2_ROP_NOP,           \/**< S1 *\/$/;"	e	enum:hiTDE2_ROP_CODE_E
TDE2_ROP_NOT	include/hi_tde_type.h	/^    TDE2_ROP_NOT,           \/**< ~S1 *\/$/;"	e	enum:hiTDE2_ROP_CODE_E
TDE2_ROP_NOTCOPYPEN	include/hi_tde_type.h	/^    TDE2_ROP_NOTCOPYPEN,    \/**< ~S2*\/$/;"	e	enum:hiTDE2_ROP_CODE_E
TDE2_ROP_NOTMASKPEN	include/hi_tde_type.h	/^    TDE2_ROP_NOTMASKPEN,    \/**< ~(S2 & S1) *\/$/;"	e	enum:hiTDE2_ROP_CODE_E
TDE2_ROP_NOTMERGEPEN	include/hi_tde_type.h	/^    TDE2_ROP_NOTMERGEPEN,   \/**<~(S2 | S1)*\/$/;"	e	enum:hiTDE2_ROP_CODE_E
TDE2_ROP_NOTXORPEN	include/hi_tde_type.h	/^    TDE2_ROP_NOTXORPEN,     \/**< ~(S2^S1) *\/$/;"	e	enum:hiTDE2_ROP_CODE_E
TDE2_ROP_WHITE	include/hi_tde_type.h	/^    TDE2_ROP_WHITE,         \/**< Whiteness *\/$/;"	e	enum:hiTDE2_ROP_CODE_E
TDE2_ROP_XORPEN	include/hi_tde_type.h	/^    TDE2_ROP_XORPEN,        \/**< S2^S1 *\/$/;"	e	enum:hiTDE2_ROP_CODE_E
TDE2_SURFACE_S	include/hi_tde_type.h	/^} TDE2_SURFACE_S;$/;"	t	typeref:struct:hiTDE2_SURFACE_S
TDE_COMPOSOR_S	include/hi_tde_type.h	/^}TDE_COMPOSOR_S;$/;"	t	typeref:struct:hiTDE_COMPOSOR_S
TDE_CreateSurfaceByFile	sample/tde/sample_tde.c	/^static HI_S32 TDE_CreateSurfaceByFile(const HI_CHAR *pszFileName, TDE2_SURFACE_S *pstSurface, HI_U8 *pu8Virt)$/;"	f	file:
TDE_DEFLICKER_AUTO	include/hi_tde_type.h	/^    TDE_DEFLICKER_AUTO = 0, \/**< *<The anti-flicker coefficient is selected by the TDE*\/$/;"	e	enum:hiTDE_DEFLICKER_LEVEL_E
TDE_DEFLICKER_BUTT	include/hi_tde_type.h	/^    TDE_DEFLICKER_BUTT$/;"	e	enum:hiTDE_DEFLICKER_LEVEL_E
TDE_DEFLICKER_HIGH	include/hi_tde_type.h	/^    TDE_DEFLICKER_HIGH,     \/**< *Intermediate-level anti-flicker*\/$/;"	e	enum:hiTDE_DEFLICKER_LEVEL_E
TDE_DEFLICKER_LEVEL_E	include/hi_tde_type.h	/^}TDE_DEFLICKER_LEVEL_E;$/;"	t	typeref:enum:hiTDE_DEFLICKER_LEVEL_E
TDE_DEFLICKER_LOW	include/hi_tde_type.h	/^    TDE_DEFLICKER_LOW,      \/**< *Low-level anti-flicker*\/$/;"	e	enum:hiTDE_DEFLICKER_LEVEL_E
TDE_DEFLICKER_MIDDLE	include/hi_tde_type.h	/^    TDE_DEFLICKER_MIDDLE,   \/**< *Medium-level anti-flicker*\/$/;"	e	enum:hiTDE_DEFLICKER_LEVEL_E
TDE_DrawGraphicSample	sample/tde/sample_tde.c	/^HI_S32 TDE_DrawGraphicSample(HI_U32 u32VoIntf)$/;"	f
TDE_FUNC_CB	include/hi_tde_type.h	/^typedef HI_VOID (* TDE_FUNC_CB) (HI_VOID *pParaml, HI_VOID *pParamr);$/;"	t
TDE_HANDLE	include/hi_tde_type.h	/^typedef HI_S32 TDE_HANDLE;$/;"	t
TDE_PRINT	sample/tde/sample_tde.c	25;"	d	file:
TDE_SURFACE_LIST_S	include/hi_tde_type.h	/^}TDE_SURFACE_LIST_S;$/;"	t	typeref:struct:hiTDE_SURFACE_LIST_S
TDE_init	init/sdk_init.c	/^static HI_S32 TDE_init(void)$/;"	f	file:
TEMP_BUF_LEN	sample/common/sample_comm_venc.c	40;"	d	file:
TEMP_SEL_FIXMODE	include/hi_rtc.h	/^	TEMP_SEL_FIXMODE  = 0,$/;"	e	enum:temp_sel_mode
TEMP_SEL_INTERNAL	include/hi_rtc.h	/^	TEMP_SEL_INTERNAL,$/;"	e	enum:temp_sel_mode
TEMP_SEL_OUTSIDE	include/hi_rtc.h	/^	TEMP_SEL_OUTSIDE,$/;"	e	enum:temp_sel_mode
TEST_MEMORY_S	sample/ive/sample/sample_ive_test_memory.c	/^}TEST_MEMORY_S;$/;"	t	typeref:struct:hiTEST_MEMORY_S	file:
TFC	include/hi_comm_vpss.h	/^    HI_U16  TFC  : 6;$/;"	m	struct:hiVPSS_GRP_VPPNRXEX_S
TFC	include/hi_comm_vpss.h	/^    HI_U8  TFC;				    \/*[0, 32]*\/$/;"	m	struct:__anon10
TFC	include/hi_comm_vpss.h	/^    HI_U8 SFC, TFC, TPC, TRC;$/;"	m	struct:hiNRS_PARAM_V2_S
TFC	include/hi_comm_vpss.h	/^    HI_U8 TFC;          \/*[0, 32]*\/ $/;"	m	struct:__anon7
TFC	include/hi_comm_vpss.h	/^    int  TFS,  SFS2, SPS2,SPT2,  TFP2,TFR2,SBF2,  MATH, MATW,  TFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
TFC	include/hi_comm_vpss.h	/^  HI_U8  TFC;       \/*[0, 32]*\/$/;"	m	struct:__anon13
TFP	include/hi_comm_vpss.h	/^    HI_U16  TFP   : 6, _reserved_b0_ : 1;$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
TFP	include/hi_comm_vpss.h	/^  HI_U8 TFP;        \/*[0, 31]*\/$/;"	m	struct:__anon12
TFP	include/hi_comm_vpss.h	/^  int  TFS,   TFP, TFQ, TFR,     SHP,      MDDZ, MATH;$/;"	m	struct:hiVPSS_GRP_VPPNRX_S
TFP1	include/hi_comm_vpss.h	/^    int  SFS,  SFS1, SPS1,SPT1,  TFP1,TFR1,SBF1,  MDDZ, MAAT,  SFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
TFP2	include/hi_comm_vpss.h	/^    int  TFS,  SFS2, SPS2,SPT2,  TFP2,TFR2,SBF2,  MATH, MATW,  TFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
TFQ	include/hi_comm_vpss.h	/^  int  TFS,   TFP, TFQ, TFR,     SHP,      MDDZ, MATH;$/;"	m	struct:hiVPSS_GRP_VPPNRX_S
TFR	include/hi_comm_vpss.h	/^    HI_U16  TFR : 5;$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
TFR	include/hi_comm_vpss.h	/^    HI_U8 TFR;         \/*[0, 63]*\/ $/;"	m	struct:__anon9
TFR	include/hi_comm_vpss.h	/^  HI_U8 TFR;        \/*[0, 31]*\/$/;"	m	struct:__anon12
TFR	include/hi_comm_vpss.h	/^  int  TFS,   TFP, TFQ, TFR,     SHP,      MDDZ, MATH;$/;"	m	struct:hiVPSS_GRP_VPPNRX_S
TFR1	include/hi_comm_vpss.h	/^    int  SFS,  SFS1, SPS1,SPT1,  TFP1,TFR1,SBF1,  MDDZ, MAAT,  SFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
TFR2	include/hi_comm_vpss.h	/^    int  TFS,  SFS2, SPS2,SPT2,  TFP2,TFR2,SBF2,  MATH, MATW,  TFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
TFRi	include/hi_comm_vpss.h	/^    HI_U16 TFRi : 5;    \/*[0, 31]*\/$/;"	m	struct:__anon7
TFRj	include/hi_comm_vpss.h	/^    HI_U16 TFRj : 5;    \/*[0, 31]*\/$/;"	m	struct:__anon7
TFRk	include/hi_comm_vpss.h	/^    HI_U16 TFRk : 5;    \/*[0, 31]*\/$/;"	m	struct:__anon7
TFS	include/hi_comm_vpss.h	/^    HI_U16  TFS : 4;$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
TFS	include/hi_comm_vpss.h	/^    HI_U8 TFS; 		\/*[0, 15]*\/$/;"	m	struct:__anon9
TFS	include/hi_comm_vpss.h	/^    int  TFS,  SFS2, SPS2,SPT2,  TFP2,TFR2,SBF2,  MATH, MATW,  TFC;$/;"	m	struct:hiVPSS_GRP_VPPNRZ_S
TFS	include/hi_comm_vpss.h	/^  HI_U8 TFS;        \/*[0, 15]*\/$/;"	m	struct:__anon12
TFS	include/hi_comm_vpss.h	/^  int  TFS,   TFP, TFQ, TFR,     SHP,      MDDZ, MATH;$/;"	m	struct:hiVPSS_GRP_VPPNRX_S
TFS1	include/hi_comm_vpss.h	/^    HI_U8 TFS1,  TFS2;$/;"	m	struct:hiNRS_PARAM_V2_S
TFS2	include/hi_comm_vpss.h	/^    HI_U8 TFS1,  TFS2;$/;"	m	struct:hiNRS_PARAM_V2_S
TFSi	include/hi_comm_vpss.h	/^    HI_U16 TFSi : 4;    \/*[0, 15]*\/$/;"	m	struct:__anon7
TFSj	include/hi_comm_vpss.h	/^    HI_U16 TFSj : 4;    \/*[0, 15]*\/$/;"	m	struct:__anon7
TFSk	include/hi_comm_vpss.h	/^    HI_U16 TFSk : 4;    \/*[0, 15]*\/$/;"	m	struct:__anon7
TLV320_FILE	sample/common/sample_comm.h	88;"	d
TOOL_AUDIO_HandleSig	tools/aenc_dump.c	/^static void TOOL_AUDIO_HandleSig(HI_S32 signo)$/;"	f	file:
TOOL_AUDIO_HandleSig	tools/ai_dump.c	/^static void TOOL_AUDIO_HandleSig(HI_S32 signo)$/;"	f	file:
TOOL_AUDIO_HandleSig	tools/ao_dump.c	/^static void TOOL_AUDIO_HandleSig(HI_S32 signo)$/;"	f	file:
TOOL_AUDIO_Usage	tools/aenc_dump.c	/^static HI_VOID TOOL_AUDIO_Usage(HI_VOID)$/;"	f	file:
TOOL_AUDIO_Usage	tools/ai_dump.c	/^static HI_VOID TOOL_AUDIO_Usage(HI_VOID)$/;"	f	file:
TOOL_AUDIO_Usage	tools/ao_dump.c	/^static HI_VOID TOOL_AUDIO_Usage(HI_VOID)$/;"	f	file:
TPC	include/hi_comm_vpss.h	/^    HI_U8 SFC, TFC, TPC, TRC;$/;"	m	struct:hiNRS_PARAM_V2_S
TRC	include/hi_comm_vpss.h	/^    HI_U8 SFC, TFC, TPC, TRC;$/;"	m	struct:hiNRS_PARAM_V2_S
TRIG_POS_BUTT	component/isp/firmware/drv/isp_st.c	/^    TRIG_POS_BUTT$/;"	e	enum:hiISP_SYNC_TSK_TRIG_POS_E	file:
TRIG_POS_FIRST_PIXEL	component/isp/firmware/drv/isp_st.c	/^    TRIG_POS_FIRST_PIXEL = 1 << 0,$/;"	e	enum:hiISP_SYNC_TSK_TRIG_POS_E	file:
TRIG_POS_LAST_PIXEL	component/isp/firmware/drv/isp_st.c	/^    TRIG_POS_LAST_PIXEL  = 1 << 1,$/;"	e	enum:hiISP_SYNC_TSK_TRIG_POS_E	file:
TRIG_POS_VSYNC_SIGNAL	component/isp/firmware/drv/isp_st.c	/^    TRIG_POS_VSYNC_SIGNAL = 1 << 2,$/;"	e	enum:hiISP_SYNC_TSK_TRIG_POS_E	file:
TW2865_FILE	sample/common/sample_comm.h	86;"	d
TW2960_FILE	sample/common/sample_comm.h	87;"	d
Test_ISP_Run	sample/common/sample_comm_isp.c	/^HI_VOID* Test_ISP_Run(HI_VOID *param)$/;"	f
TextThr	include/hi_comm_vpss.h	/^    HI_U8 TextThr;      \/*[0, 255]*\/$/;"	m	struct:__anon8
ToneMappingDiff0	component/isp/firmware/src/algorithms/isp_drc.c	/^    HI_U16 ToneMappingDiff0[200];$/;"	m	struct:hiISP_DRC_S	file:
ToneMappingDiff1	component/isp/firmware/src/algorithms/isp_drc.c	/^    HI_U16 ToneMappingDiff1[200];$/;"	m	struct:hiISP_DRC_S	file:
ToneMappingValue0	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_U16 ToneMappingValue0[200];$/;"	m	struct:hiISP_DRC_S	file:
ToneMappingValue1	component/isp/firmware/src/algorithms/isp_drc.c	/^    HI_U16 ToneMappingValue1[200];$/;"	m	struct:hiISP_DRC_S	file:
UMAP_ACODEC_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	67;"	d
UMAP_ADEC_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	49;"	d
UMAP_AENC_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	48;"	d
UMAP_AIO_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	46;"	d
UMAP_AI_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	40;"	d
UMAP_AO_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	41;"	d
UMAP_CHNL_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	61;"	d
UMAP_DEVNAME_ACODEC_BASE	component/isp/firmware/drv/dev_ext.h	95;"	d
UMAP_DEVNAME_ADEC_BASE	component/isp/firmware/drv/dev_ext.h	101;"	d
UMAP_DEVNAME_AENC_BASE	component/isp/firmware/drv/dev_ext.h	100;"	d
UMAP_DEVNAME_AIO_BASE	component/isp/firmware/drv/dev_ext.h	97;"	d
UMAP_DEVNAME_AI_BASE	component/isp/firmware/drv/dev_ext.h	98;"	d
UMAP_DEVNAME_AO_BASE	component/isp/firmware/drv/dev_ext.h	99;"	d
UMAP_DEVNAME_CHNL_BASE	component/isp/firmware/drv/dev_ext.h	113;"	d
UMAP_DEVNAME_DSU_BASE	component/isp/firmware/drv/dev_ext.h	87;"	d
UMAP_DEVNAME_FD_BASE	component/isp/firmware/drv/dev_ext.h	94;"	d
UMAP_DEVNAME_FISHEYE_BASE	component/isp/firmware/drv/dev_ext.h	107;"	d
UMAP_DEVNAME_GRP_BASE	component/isp/firmware/drv/dev_ext.h	91;"	d
UMAP_DEVNAME_H264E_BASE	component/isp/firmware/drv/dev_ext.h	109;"	d
UMAP_DEVNAME_H265E_BASE	component/isp/firmware/drv/dev_ext.h	110;"	d
UMAP_DEVNAME_HDMI_BASE	component/isp/firmware/drv/dev_ext.h	103;"	d
UMAP_DEVNAME_IVE_BASE	component/isp/firmware/drv/dev_ext.h	93;"	d
UMAP_DEVNAME_JPEGE_BASE	component/isp/firmware/drv/dev_ext.h	111;"	d
UMAP_DEVNAME_LOG_BASE	component/isp/firmware/drv/dev_ext.h	80;"	d
UMAP_DEVNAME_MPEG4E_BASE	component/isp/firmware/drv/dev_ext.h	112;"	d
UMAP_DEVNAME_MPEG4E_BASE	component/isp/firmware/drv/dev_ext.h	115;"	d
UMAP_DEVNAME_MST_LOG_BASE	component/isp/firmware/drv/dev_ext.h	81;"	d
UMAP_DEVNAME_PCIVFMW_BASE	component/isp/firmware/drv/dev_ext.h	118;"	d
UMAP_DEVNAME_PCIV_BASE	component/isp/firmware/drv/dev_ext.h	117;"	d
UMAP_DEVNAME_RC_BASE	component/isp/firmware/drv/dev_ext.h	114;"	d
UMAP_DEVNAME_RGN_BASE	component/isp/firmware/drv/dev_ext.h	92;"	d
UMAP_DEVNAME_SYSCTL	component/isp/firmware/drv/dev_ext.h	79;"	d
UMAP_DEVNAME_VB_BASE	component/isp/firmware/drv/dev_ext.h	89;"	d
UMAP_DEVNAME_VDA_BASE	component/isp/firmware/drv/dev_ext.h	88;"	d
UMAP_DEVNAME_VDEC_BASE	component/isp/firmware/drv/dev_ext.h	86;"	d
UMAP_DEVNAME_VEDU_BASE	component/isp/firmware/drv/dev_ext.h	119;"	d
UMAP_DEVNAME_VENC_BASE	component/isp/firmware/drv/dev_ext.h	85;"	d
UMAP_DEVNAME_VGS_BASE	component/isp/firmware/drv/dev_ext.h	105;"	d
UMAP_DEVNAME_VI_BASE	component/isp/firmware/drv/dev_ext.h	83;"	d
UMAP_DEVNAME_VO_BASE	component/isp/firmware/drv/dev_ext.h	84;"	d
UMAP_DEVNAME_VPSS_BASE	component/isp/firmware/drv/dev_ext.h	90;"	d
UMAP_DEV_NUM	component/isp/firmware/drv/dev_ext.h	32;"	d
UMAP_FD_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	66;"	d
UMAP_FISHEYE_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	63;"	d
UMAP_GET_CHN	component/isp/firmware/drv/dev_ext.h	72;"	d
UMAP_GRP_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	42;"	d
UMAP_H264E_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	58;"	d
UMAP_H265E_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	59;"	d
UMAP_HDMI_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	53;"	d
UMAP_ISP_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	56;"	d
UMAP_IVE_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	52;"	d
UMAP_JPEGE_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	60;"	d
UMAP_LOG_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	47;"	d
UMAP_MODULE_S	component/isp/firmware/drv/mod_ext.h	/^}UMAP_MODULE_S;$/;"	t	typeref:struct:hiMPP_MODULE_S
UMAP_MODULE_S	include/mod_ext.h	/^}UMAP_MODULE_S;$/;"	t	typeref:struct:hiMPP_MODULE_S
UMAP_MPEG4E_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	62;"	d
UMAP_MST_LOG_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	50;"	d
UMAP_NAME	component/isp/firmware/drv/dev_ext.h	75;"	d
UMAP_NAME_AUDIO	component/isp/firmware/drv/dev_ext.h	77;"	d
UMAP_NAME_MAXLEN	component/isp/firmware/drv/dev_ext.h	33;"	d
UMAP_NAME_VIDEO	component/isp/firmware/drv/dev_ext.h	76;"	d
UMAP_PCIVFMW_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	65;"	d
UMAP_PCIV_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	64;"	d
UMAP_RC_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	57;"	d
UMAP_RGN_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	51;"	d
UMAP_SET_CHN	component/isp/firmware/drv/dev_ext.h	73;"	d
UMAP_SYS_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	43;"	d
UMAP_VB_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	44;"	d
UMAP_VDA_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	39;"	d
UMAP_VDEC_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	38;"	d
UMAP_VEDU_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	68;"	d
UMAP_VENC_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	37;"	d
UMAP_VGS_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	54;"	d
UMAP_VI_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	35;"	d
UMAP_VO_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	36;"	d
UMAP_VPSS_MINOR_BASE	component/isp/firmware/drv/dev_ext.h	45;"	d
USAGE_HELP	tools/rc_attr.c	19;"	d	file:
USAGE_HELP	tools/vpss_attr.c	19;"	d	file:
UVNR_2UP_SCALE	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	UVNR_2UP_SCALE = 0,$/;"	e	enum:__anon85	file:
UVNR_4UP_SCALE	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	UVNR_4UP_SCALE = 1$/;"	e	enum:__anon85	file:
UVNR_GET_CTX	component/isp/firmware/src/algorithms/isp_uvnr.c	106;"	d	file:
UVNR_PIXEL_OUT_FORMAT	component/isp/firmware/src/algorithms/isp_uvnr.c	/^}UVNR_PIXEL_OUT_FORMAT;$/;"	t	typeref:enum:__anon86	file:
UVNR_PIXEL_OUT_FORMAT_420	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	UVNR_PIXEL_OUT_FORMAT_420 = 0,$/;"	e	enum:__anon86	file:
UVNR_PIXEL_OUT_FORMAT_422	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	UVNR_PIXEL_OUT_FORMAT_422 = 1,$/;"	e	enum:__anon86	file:
UVNR_PIXEL_OUT_FORMAT_BUTT	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	UVNR_PIXEL_OUT_FORMAT_BUTT$/;"	e	enum:__anon86	file:
UVNR_UP_SCALE_MODE	component/isp/firmware/src/algorithms/isp_uvnr.c	/^}UVNR_UP_SCALE_MODE;$/;"	t	typeref:enum:__anon85	file:
UVNR_blendRatio	component/isp/include/hi_comm_sns.h	/^	HI_S8   UVNR_blendRatio [ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_UVNR_S
UVNR_blendRatio	include/hi_comm_sns.h	/^	HI_S8   UVNR_blendRatio [ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_UVNR_S
UVNR_lutSigma	component/isp/include/hi_comm_sns.h	/^	HI_S32  UVNR_lutSigma   [ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_UVNR_S
UVNR_lutSigma	include/hi_comm_sns.h	/^	HI_S32  UVNR_lutSigma   [ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_UVNR_S
UVNR_nrStrength	component/isp/firmware/src/algorithms/isp_uvnr.c	35;"	d	file:
UVNR_sigmaSP	component/isp/firmware/src/algorithms/isp_uvnr.c	36;"	d	file:
Unit	include/hi_comm_vpss.h	/^    VPSS_GRP_VPPNRB19CORE_S  Unit[4]; $/;"	m	struct:__anon10
UpdateRect	include/hifb.h	/^    HIFB_RECT UpdateRect;       \/* refresh region*\/$/;"	m	struct:__anon61
Useage	tools/isp_debug.c	/^static inline HI_VOID Useage(HI_VOID)$/;"	f	file:
UvnrGetIsoIndex	component/isp/firmware/src/algorithms/isp_uvnr.c	/^static inline HI_U8 UvnrGetIsoIndex(HI_U32 u32Iso)$/;"	f	file:
UvnrProcWrite	component/isp/firmware/src/algorithms/isp_uvnr.c	/^HI_S32 UvnrProcWrite(ISP_DEV IspDev, ISP_CTRL_PROC_WRITE_S *pstProc)$/;"	f
UvnrReadExtregs	component/isp/firmware/src/algorithms/isp_uvnr.c	/^static HI_S32 UvnrReadExtregs(ISP_DEV IspDev)$/;"	f	file:
UvnrRegsDefault	component/isp/firmware/src/algorithms/isp_uvnr.c	/^static HI_VOID UvnrRegsDefault(HI_VOID) $/;"	f	file:
UvnrRegsInitialize	component/isp/firmware/src/algorithms/isp_uvnr.c	/^static HI_VOID UvnrRegsInitialize(ISP_DEV IspDev)$/;"	f	file:
VALUE_BETWEEN	include/hi_math.h	71;"	d
VALUE_BETWEEN	tools/vpss_chn_dump.c	22;"	d	file:
VALUE_BETWEEN	tools/vpss_src_dump.c	22;"	d	file:
VARRANGE	component/isp/firmware/src/algorithms/isp_drc.c	72;"	d	file:
VARSPATIAL	component/isp/firmware/src/algorithms/isp_drc.c	71;"	d	file:
VB_ALIGN	include/hi_defines.h	266;"	d
VB_BLK	include/hi_comm_vb.h	/^typedef HI_U32 VB_BLK;$/;"	t
VB_CNT	sample/common/sample_comm.h	165;"	d
VB_CNT	sample/common/sample_comm.h	167;"	d
VB_CNT	sample/common/sample_comm.h	169;"	d
VB_CONF_S	include/hi_comm_vb.h	/^} VB_CONF_S;$/;"	t	typeref:struct:hiVB_CONF_S
VB_HEADER_STRIDE	include/hi_defines.h	265;"	d
VB_H_ALIGN	include/hi_defines.h	264;"	d
VB_INVALID_HANDLE	include/hi_comm_vb.h	83;"	d
VB_INVALID_POOLID	include/hi_comm_vb.h	82;"	d
VB_MAX_COMM_POOLS	include/hi_comm_vb.h	46;"	d
VB_MAX_MOD_COMM_POOLS	include/hi_comm_vb.h	47;"	d
VB_MAX_POOLS	include/hi_comm_vb.h	45;"	d
VB_MAX_USER	include/hi_comm_vb.h	51;"	d
VB_PIC_BLK_SIZE	include/hi_defines.h	289;"	d
VB_PIC_HEADER_SIZE	include/hi_defines.h	273;"	d
VB_PIC_Y_HEADER_SIZE	include/hi_defines.h	268;"	d
VB_POOL	include/hi_comm_vb.h	/^typedef HI_U32 VB_POOL;$/;"	t
VB_POOL_STATUS_S	include/hi_comm_vb.h	/^}VB_POOL_STATUS_S;$/;"	t	typeref:struct:hiVB_POOL_STATUS_S
VB_SUPPLEMENT_CONF_S	include/hi_comm_vb.h	/^}VB_SUPPLEMENT_CONF_S;$/;"	t	typeref:struct:hiVB_SUPPLEMENT_CONF_S
VB_SUPPLEMENT_ISPINFO_MASK	include/hi_comm_vb.h	124;"	d
VB_SUPPLEMENT_JPEG_MASK	include/hi_comm_vb.h	122;"	d
VB_SUPPLEMENT_USERINFO_MASK	include/hi_comm_vb.h	123;"	d
VB_UID_AENC	include/hi_comm_vb.h	/^	VB_UID_AENC 		= 17,$/;"	e	enum:hiVB_UID_E
VB_UID_AI	include/hi_comm_vb.h	/^	VB_UID_AI			= 16,$/;"	e	enum:hiVB_UID_E
VB_UID_BUTT	include/hi_comm_vb.h	/^    VB_UID_BUTT$/;"	e	enum:hiVB_UID_E
VB_UID_E	include/hi_comm_vb.h	/^} VB_UID_E;$/;"	t	typeref:enum:hiVB_UID_E
VB_UID_FISHEYE	include/hi_comm_vb.h	/^	VB_UID_FISHEYE      = 22,$/;"	e	enum:hiVB_UID_E
VB_UID_GRP	include/hi_comm_vb.h	/^	VB_UID_GRP			= 13,$/;"	e	enum:hiVB_UID_E
VB_UID_H264D	include/hi_comm_vb.h	/^	VB_UID_H264D		= 9,$/;"	e	enum:hiVB_UID_E
VB_UID_H264E	include/hi_comm_vb.h	/^	VB_UID_H264E		= 6,$/;"	e	enum:hiVB_UID_E
VB_UID_H265E	include/hi_comm_vb.h	/^	VB_UID_H265E		= 21,$/;"	e	enum:hiVB_UID_E
VB_UID_JPEGD	include/hi_comm_vb.h	/^	VB_UID_JPEGD		= 10,$/;"	e	enum:hiVB_UID_E
VB_UID_JPEGE	include/hi_comm_vb.h	/^	VB_UID_JPEGE		= 7,$/;"	e	enum:hiVB_UID_E
VB_UID_MPEG4D	include/hi_comm_vb.h	/^	VB_UID_MPEG4D		= 11,$/;"	e	enum:hiVB_UID_E
VB_UID_MPEG4E	include/hi_comm_vb.h	/^	VB_UID_MPEG4E		= 8,$/;"	e	enum:hiVB_UID_E
VB_UID_MPI	include/hi_comm_vb.h	/^	VB_UID_MPI			= 14,$/;"	e	enum:hiVB_UID_E
VB_UID_PCIV	include/hi_comm_vb.h	/^	VB_UID_PCIV 		= 15,$/;"	e	enum:hiVB_UID_E
VB_UID_RC	include/hi_comm_vb.h	/^	VB_UID_RC			= 18,$/;"	e	enum:hiVB_UID_E
VB_UID_USER	include/hi_comm_vb.h	/^	VB_UID_USER 		= 20,$/;"	e	enum:hiVB_UID_E
VB_UID_VDA	include/hi_comm_vb.h	/^	VB_UID_VDA			= 5,$/;"	e	enum:hiVB_UID_E
VB_UID_VDEC	include/hi_comm_vb.h	/^	VB_UID_VDEC 		= 4,$/;"	e	enum:hiVB_UID_E
VB_UID_VENC	include/hi_comm_vb.h	/^	VB_UID_VENC 		= 3,$/;"	e	enum:hiVB_UID_E
VB_UID_VFMW	include/hi_comm_vb.h	/^	VB_UID_VFMW 		= 19,$/;"	e	enum:hiVB_UID_E
VB_UID_VGS	include/hi_comm_vb.h	/^	VB_UID_VGS			= 2,$/;"	e	enum:hiVB_UID_E
VB_UID_VIU	include/hi_comm_vb.h	/^	VB_UID_VIU			= 0,$/;"	e	enum:hiVB_UID_E
VB_UID_VOU	include/hi_comm_vb.h	/^	VB_UID_VOU			= 1,$/;"	e	enum:hiVB_UID_E
VB_UID_VPSS	include/hi_comm_vb.h	/^	VB_UID_VPSS 		= 12,$/;"	e	enum:hiVB_UID_E
VB_W_ALIGN	include/hi_defines.h	263;"	d
VC_NUM_ADDR	component/isp/firmware/drv/isp.c	79;"	d	file:
VDA_CHN	include/hi_common.h	/^typedef HI_S32 VDA_CHN;$/;"	t
VDA_CHN_NUM_MAX	include/hi_defines.h	60;"	d
VDA_MAX_HEIGHT	include/hi_defines.h	62;"	d
VDA_MAX_INTERNAL	include/hi_defines.h	59;"	d
VDA_MAX_NODE_NUM	include/hi_defines.h	58;"	d
VDA_MAX_WIDTH	include/hi_defines.h	61;"	d
VDA_MIN_HEIGHT	include/hi_defines.h	64;"	d
VDA_MIN_WIDTH	include/hi_defines.h	63;"	d
VDEC_CHN	include/hi_common.h	/^typedef HI_S32 VDEC_CHN;$/;"	t
VDEC_MAX_CHN_NUM	include/hi_defines.h	93;"	d
VEDU_VREG_BASE	component/isp/include/hi_vreg.h	70;"	d
VEDU_VREG_BASE	include/hi_vreg.h	70;"	d
VENC_ATTR_H264_ABR_S	include/hi_comm_rc.h	/^}VENC_ATTR_H264_ABR_S;$/;"	t	typeref:struct:hiVENC_ATTR_H264_ABR_S
VENC_ATTR_H264_AVBR_S	include/hi_comm_rc.h	/^}VENC_ATTR_H264_AVBR_S;$/;"	t	typeref:struct:hiVENC_ATTR_H264_AVBR_S
VENC_ATTR_H264_CBR_S	include/hi_comm_rc.h	/^} VENC_ATTR_H264_CBR_S;                                         $/;"	t	typeref:struct:hiVENC_ATTR_H264_CBR_S
VENC_ATTR_H264_FIXQP_S	include/hi_comm_rc.h	/^} VENC_ATTR_H264_FIXQP_S;$/;"	t	typeref:struct:hiVENC_ATTR_H264_FIXQP_S
VENC_ATTR_H264_S	include/hi_comm_venc.h	/^}VENC_ATTR_H264_S;$/;"	t	typeref:struct:hiVENC_ATTR_H264_S
VENC_ATTR_H264_VBR_S	include/hi_comm_rc.h	/^}VENC_ATTR_H264_VBR_S;$/;"	t	typeref:struct:hiVENC_ATTR_H264_VBR_S
VENC_ATTR_H265_AVBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_ATTR_H264_AVBR_S   VENC_ATTR_H265_AVBR_S;$/;"	t	typeref:struct:hiVENC_ATTR_H264_AVBR_S
VENC_ATTR_H265_CBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_ATTR_H264_CBR_S   VENC_ATTR_H265_CBR_S;$/;"	t	typeref:struct:hiVENC_ATTR_H264_CBR_S
VENC_ATTR_H265_FIXQP_S	include/hi_comm_rc.h	/^typedef struct hiVENC_ATTR_H264_FIXQP_S VENC_ATTR_H265_FIXQP_S;$/;"	t	typeref:struct:hiVENC_ATTR_H264_FIXQP_S
VENC_ATTR_H265_S	include/hi_comm_venc.h	/^}VENC_ATTR_H265_S;$/;"	t	typeref:struct:hiVENC_ATTR_H265_S
VENC_ATTR_H265_VBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_ATTR_H264_VBR_S   VENC_ATTR_H265_VBR_S;$/;"	t	typeref:struct:hiVENC_ATTR_H264_VBR_S
VENC_ATTR_JPEG_S	include/hi_comm_venc.h	/^}VENC_ATTR_JPEG_S;$/;"	t	typeref:struct:hiVENC_ATTR_JPEG_S
VENC_ATTR_MJPEG_CBR_S	include/hi_comm_rc.h	/^} VENC_ATTR_MJPEG_CBR_S;$/;"	t	typeref:struct:hiVENC_ATTR_MJPEG_CBR_S
VENC_ATTR_MJPEG_FIXQP_S	include/hi_comm_rc.h	/^}VENC_ATTR_MJPEG_FIXQP_S;$/;"	t	typeref:struct:hiVENC_ATTR_MJPEG_FIXQP_S
VENC_ATTR_MJPEG_S	include/hi_comm_venc.h	/^}VENC_ATTR_MJPEG_S;$/;"	t	typeref:struct:hiVENC_ATTR_MJPEG_S
VENC_ATTR_MJPEG_VBR_S	include/hi_comm_rc.h	/^}VENC_ATTR_MJPEG_VBR_S;$/;"	t	typeref:struct:hiVENC_ATTR_MJPEG_VBR_S
VENC_ATTR_MPEG4_CBR_S	include/hi_comm_rc.h	/^}VENC_ATTR_MPEG4_CBR_S;$/;"	t	typeref:struct:hiVENC_ATTR_MPEG4_CBR_S
VENC_ATTR_MPEG4_FIXQP_S	include/hi_comm_rc.h	/^}VENC_ATTR_MPEG4_FIXQP_S;$/;"	t	typeref:struct:hiVENC_ATTR_MPEG4_FIXQP_S
VENC_ATTR_MPEG4_S	include/hi_comm_venc.h	/^}VENC_ATTR_MPEG4_S;$/;"	t	typeref:struct:hiVENC_ATTR_MPEG4_S
VENC_ATTR_MPEG4_VBR_S	include/hi_comm_rc.h	/^}VENC_ATTR_MPEG4_VBR_S;$/;"	t	typeref:struct:hiVENC_ATTR_MPEG4_VBR_S
VENC_ATTR_S	include/hi_comm_venc.h	/^}VENC_ATTR_S;$/;"	t	typeref:struct:hiVENC_ATTR_S
VENC_CHN	include/hi_common.h	/^typedef HI_S32 VENC_CHN;$/;"	t
VENC_CHN_ATTR_S	include/hi_comm_venc.h	/^}VENC_CHN_ATTR_S;$/;"	t	typeref:struct:hiVENC_CHN_ATTR_S
VENC_CHN_STAT_S	include/hi_comm_venc.h	/^}VENC_CHN_STAT_S;$/;"	t	typeref:struct:hiVENC_CHN_STAT_S
VENC_COLOR2GREY_S	include/hi_comm_venc.h	/^}VENC_COLOR2GREY_S;$/;"	t	typeref:struct:hiVENC_COLOR2GREY_S
VENC_CROP_CFG_S	include/hi_comm_venc.h	/^}VENC_CROP_CFG_S;$/;"	t	typeref:struct:hiVENC_CROP_CFG_S
VENC_DATA_TYPE_U	include/hi_comm_venc.h	/^}VENC_DATA_TYPE_U;$/;"	t	typeref:union:hiVENC_DATA_TYPE_U
VENC_FACE_CFG_S	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^} VENC_FACE_CFG_S;$/;"	t	typeref:struct:hiVENC_FACE_CFG_S	file:
VENC_FRAMELOST_MODE_E	include/hi_comm_rc.h	/^}VENC_FRAMELOST_MODE_E;$/;"	t	typeref:enum:hiVENC_FRAMELOST_MODE_E
VENC_FRAME_RATE_S	include/hi_comm_venc.h	/^} VENC_FRAME_RATE_S;$/;"	t	typeref:struct:hiVENC_FRAME_RATE_S
VENC_GRP	include/hi_common.h	/^typedef HI_S32 VENC_GRP;$/;"	t
VENC_H264_IDRPICID_CFG_S	include/hi_comm_venc.h	/^} VENC_H264_IDRPICID_CFG_S;     $/;"	t	typeref:struct:hiVENC_H264_IDRPICID_CFG_S
VENC_JPEG_SNAP_MODE_E	include/hi_comm_venc.h	/^}VENC_JPEG_SNAP_MODE_E;$/;"	t	typeref:enum:hiVENC_JPEG_SNAP_MODE_E
VENC_MAX_CHN_NUM	include/hi_defines.h	68;"	d
VENC_MAX_GRP_NUM	include/hi_defines.h	69;"	d
VENC_MAX_NAME_LEN	include/hi_defines.h	67;"	d
VENC_MAX_ROI_NUM	include/hi_defines.h	82;"	d
VENC_MODTYPE_E	include/hi_comm_venc.h	/^} VENC_MODTYPE_E;$/;"	t	typeref:enum:hiVENC_MODTYPE_E
VENC_PACK_INFO_S	include/hi_comm_venc.h	/^}VENC_PACK_INFO_S;$/;"	t	typeref:struct:hiVENC_PACK_INFO_S
VENC_PACK_S	include/hi_comm_venc.h	/^}VENC_PACK_S;$/;"	t	typeref:struct:hiVENC_PACK_S
VENC_PARAM_FRAMELOST_S	include/hi_comm_rc.h	/^}VENC_PARAM_FRAMELOST_S;$/;"	t	typeref:struct:hiVENC_PARAM_FRAMELOST_S
VENC_PARAM_H264_AVBR_S	include/hi_comm_rc.h	/^} VENC_PARAM_H264_AVBR_S;$/;"	t	typeref:struct:hiVENC_PARAM_H264_AVBR_S
VENC_PARAM_H264_CBR_S	include/hi_comm_rc.h	/^}VENC_PARAM_H264_CBR_S;$/;"	t	typeref:struct:hiVENC_PARAM_H264_CBR_S
VENC_PARAM_H264_DBLK_S	include/hi_comm_venc.h	/^}VENC_PARAM_H264_DBLK_S;$/;"	t	typeref:struct:hiVENC_PARAM_H264_DBLK_S
VENC_PARAM_H264_ENTROPY_S	include/hi_comm_venc.h	/^}VENC_PARAM_H264_ENTROPY_S;$/;"	t	typeref:struct:hiVENC_PARAM_H264_ENTROPY_S
VENC_PARAM_H264_INTER_PRED_S	include/hi_comm_venc.h	/^} VENC_PARAM_H264_INTER_PRED_S;$/;"	t	typeref:struct:hiVENC_PARAM_H264_INTER_PRED_S
VENC_PARAM_H264_INTRA_PRED_S	include/hi_comm_venc.h	/^}VENC_PARAM_H264_INTRA_PRED_S;$/;"	t	typeref:struct:hiVENC_PARAM_H264_INTRA_PRED_S
VENC_PARAM_H264_POC_S	include/hi_comm_venc.h	/^}VENC_PARAM_H264_POC_S;$/;"	t	typeref:struct:hiVENC_PARAM_H264_POC_S
VENC_PARAM_H264_SLICE_SPLIT_S	include/hi_comm_venc.h	/^} VENC_PARAM_H264_SLICE_SPLIT_S;$/;"	t	typeref:struct:hiVENC_PARAM_H264_SLICE_SPLIT_S
VENC_PARAM_H264_TRANS_S	include/hi_comm_venc.h	/^}VENC_PARAM_H264_TRANS_S;$/;"	t	typeref:struct:hiVENC_PARAM_H264_TRANS_S
VENC_PARAM_H264_VBR_S	include/hi_comm_rc.h	/^}VENC_PARAM_H264_VBR_S;$/;"	t	typeref:struct:hiVENC_PARAM_H264_VBR_S
VENC_PARAM_H264_VUI_S	include/hi_comm_venc.h	/^}VENC_PARAM_H264_VUI_S;$/;"	t	typeref:struct:hiVENC_PARAM_H264_VUI_S
VENC_PARAM_H265_AVBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_PARAM_H264_AVBR_S  VENC_PARAM_H265_AVBR_S; $/;"	t	typeref:struct:hiVENC_PARAM_H264_AVBR_S
VENC_PARAM_H265_CBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_PARAM_H264_CBR_S   VENC_PARAM_H265_CBR_S; $/;"	t	typeref:struct:hiVENC_PARAM_H264_CBR_S
VENC_PARAM_H265_DBLK_S	include/hi_comm_venc.h	/^}VENC_PARAM_H265_DBLK_S;$/;"	t	typeref:struct:hiVENC_PARAM_H265_DBLK_S
VENC_PARAM_H265_ENTROPY_S	include/hi_comm_venc.h	/^}VENC_PARAM_H265_ENTROPY_S;$/;"	t	typeref:struct:hiVENC_PARAM_H265_ENTROPY_S
VENC_PARAM_H265_INTER_PRED_S	include/hi_comm_venc.h	/^} VENC_PARAM_H265_INTER_PRED_S;$/;"	t	typeref:struct:hiVENC_PARAM_H265_INTER_PRED_S
VENC_PARAM_H265_INTRA_PRED_S	include/hi_comm_venc.h	/^}VENC_PARAM_H265_INTRA_PRED_S;$/;"	t	typeref:struct:hiVENC_PARAM_H265_INTRA_PRED_S
VENC_PARAM_H265_PU_S	include/hi_comm_venc.h	/^}VENC_PARAM_H265_PU_S;$/;"	t	typeref:struct:hiVENC_PARAM_H265_PU_S
VENC_PARAM_H265_SAO_S	include/hi_comm_venc.h	/^}VENC_PARAM_H265_SAO_S;$/;"	t	typeref:struct:hiVENC_PARAM_H265_SAO_S
VENC_PARAM_H265_SLICE_SPLIT_S	include/hi_comm_venc.h	/^} VENC_PARAM_H265_SLICE_SPLIT_S;$/;"	t	typeref:struct:hiVENC_PARAM_H265_SLICE_SPLIT_S
VENC_PARAM_H265_TIMING_S	include/hi_comm_venc.h	/^}VENC_PARAM_H265_TIMING_S;$/;"	t	typeref:struct:hiVENC_PARAM_H265_TIMING_S
VENC_PARAM_H265_TRANS_S	include/hi_comm_venc.h	/^} VENC_PARAM_H265_TRANS_S;$/;"	t	typeref:struct:hiVENC_PARAM_H265_TRANS_S
VENC_PARAM_H265_VBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_PARAM_H264_VBR_S   VENC_PARAM_H265_VBR_S; $/;"	t	typeref:struct:hiVENC_PARAM_H264_VBR_S
VENC_PARAM_H265_VUI_S	include/hi_comm_venc.h	/^}VENC_PARAM_H265_VUI_S;$/;"	t	typeref:struct:hiVENC_PARAM_H265_VUI_S
VENC_PARAM_INTRA_REFRESH_S	include/hi_comm_venc.h	/^}VENC_PARAM_INTRA_REFRESH_S;$/;"	t	typeref:struct:hiVENC_PARAM_INTRA_REFRESH_S
VENC_PARAM_JPEG_S	include/hi_comm_venc.h	/^} VENC_PARAM_JPEG_S;$/;"	t	typeref:struct:hiVENC_PARAM_JPEG_S
VENC_PARAM_MJPEG_CBR_S	include/hi_comm_rc.h	/^}VENC_PARAM_MJPEG_CBR_S;$/;"	t	typeref:struct:hiVENC_PARAM_MJPEG_CBR_S
VENC_PARAM_MJPEG_S	include/hi_comm_venc.h	/^} VENC_PARAM_MJPEG_S;$/;"	t	typeref:struct:hiVENC_PARAM_MJPEG_S
VENC_PARAM_MJPEG_VBR_S	include/hi_comm_rc.h	/^}VENC_PARAM_MJPEG_VBR_S;$/;"	t	typeref:struct:hiVENC_PARAM_MJPEG_VBR_S
VENC_PARAM_MOD_H264E_S	include/hi_comm_venc.h	/^} VENC_PARAM_MOD_H264E_S;$/;"	t	typeref:struct:hiVENC_PARAM_MOD_H264E_S
VENC_PARAM_MOD_H265E_S	include/hi_comm_venc.h	/^} VENC_PARAM_MOD_H265E_S;$/;"	t	typeref:struct:hiVENC_PARAM_MOD_H265E_S
VENC_PARAM_MOD_JPEGE_S	include/hi_comm_venc.h	/^} VENC_PARAM_MOD_JPEGE_S;$/;"	t	typeref:struct:hiVENC_PARAM_MOD_JPEGE_S
VENC_PARAM_MOD_S	include/hi_comm_venc.h	/^} VENC_PARAM_MOD_S;$/;"	t	typeref:struct:hiVENC_MODPARAM_S
VENC_PARAM_MOD_VENC_S	include/hi_comm_venc.h	/^} VENC_PARAM_MOD_VENC_S;$/;"	t	typeref:struct:hiVENC_PARAM_MOD_VENC_S
VENC_PARAM_MPEG4_CBR_S	include/hi_comm_rc.h	/^}VENC_PARAM_MPEG4_CBR_S;$/;"	t	typeref:struct:hiVENC_PARAM_MPEG4_CBR_S
VENC_PARAM_MPEG4_VBR_S	include/hi_comm_rc.h	/^}VENC_PARAM_MPEG4_VBR_S;$/;"	t	typeref:struct:hiVENC_PARAM_MPEG4_VBR_S
VENC_PARAM_REF_EX_S	include/hi_comm_venc.h	/^} VENC_PARAM_REF_EX_S;$/;"	t	typeref:struct:hiVENC_PARAM_REF_EX_S
VENC_PARAM_REF_S	include/hi_comm_venc.h	/^} VENC_PARAM_REF_S;$/;"	t	typeref:struct:hiVENC_PARAM_REF_S
VENC_PARAM_VUI_ASPECT_RATIO_S	include/hi_comm_venc.h	/^}VENC_PARAM_VUI_ASPECT_RATIO_S;$/;"	t	typeref:struct:hiVENC_PARAM_VUI_ASPECT_RATIO_S
VENC_PARAM_VUI_BITSTREAM_RESTRIC_S	include/hi_comm_venc.h	/^}VENC_PARAM_VUI_BITSTREAM_RESTRIC_S;$/;"	t	typeref:struct:hiVENC_PARAM_VUI_BITSTREAM_RESTRIC_S
VENC_PARAM_VUI_H264_TIME_INFO_S	include/hi_comm_venc.h	/^}VENC_PARAM_VUI_H264_TIME_INFO_S;$/;"	t	typeref:struct:hiVENC_PARAM_H264_VUI_TIME_INFO_S
VENC_PARAM_VUI_H265_ASPECT_RATIO_S	include/hi_comm_venc.h	/^}VENC_PARAM_VUI_H265_ASPECT_RATIO_S;$/;"	t	typeref:struct:hiVENC_PARAM_H265_ASPECT_RATIO_S
VENC_PARAM_VUI_H265_TIME_INFO_S	include/hi_comm_venc.h	/^}VENC_PARAM_VUI_H265_TIME_INFO_S;$/;"	t	typeref:struct:hiVENC_PARAM_H265_TIME_INFO_S
VENC_PARAM_VUI_VIDEO_SIGNAL_S	include/hi_comm_venc.h	/^}VENC_PARAM_VUI_VIDEO_SIGNAL_S;$/;"	t	typeref:struct:hiVENC_PARAM_VUI_VIDEO_SIGNAL_S
VENC_PTHREAD_INFO_S	sample/region/sample_region.c	/^}VENC_PTHREAD_INFO_S;$/;"	t	typeref:struct:PTHREAD_VENC	file:
VENC_RC_ATTR_S	include/hi_comm_rc.h	/^}VENC_RC_ATTR_S;$/;"	t	typeref:struct:hiVENC_RC_ATTR_S
VENC_RC_MODE_BUTT	include/hi_comm_rc.h	/^    VENC_RC_MODE_BUTT,$/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_MODE_E	include/hi_comm_rc.h	/^}VENC_RC_MODE_E;$/;"	t	typeref:enum:hiVENC_RC_MODE_E
VENC_RC_MODE_H264ABR	include/hi_comm_rc.h	/^    VENC_RC_MODE_H264ABR,        $/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_MODE_H264AVBR	include/hi_comm_rc.h	/^    VENC_RC_MODE_H264AVBR,        $/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_MODE_H264CBR	include/hi_comm_rc.h	/^    VENC_RC_MODE_H264CBR = 1,    $/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_MODE_H264FIXQP	include/hi_comm_rc.h	/^    VENC_RC_MODE_H264FIXQP,      $/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_MODE_H264VBR	include/hi_comm_rc.h	/^    VENC_RC_MODE_H264VBR, $/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_MODE_H265AVBR	include/hi_comm_rc.h	/^    VENC_RC_MODE_H265AVBR,$/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_MODE_H265CBR	include/hi_comm_rc.h	/^    VENC_RC_MODE_H265CBR,    $/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_MODE_H265FIXQP	include/hi_comm_rc.h	/^    VENC_RC_MODE_H265FIXQP,    $/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_MODE_H265VBR	include/hi_comm_rc.h	/^    VENC_RC_MODE_H265VBR, $/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_MODE_MJPEGABR	include/hi_comm_rc.h	/^    VENC_RC_MODE_MJPEGABR,        $/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_MODE_MJPEGCBR	include/hi_comm_rc.h	/^    VENC_RC_MODE_MJPEGCBR,    $/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_MODE_MJPEGFIXQP	include/hi_comm_rc.h	/^    VENC_RC_MODE_MJPEGFIXQP,  $/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_MODE_MJPEGVBR	include/hi_comm_rc.h	/^    VENC_RC_MODE_MJPEGVBR,        $/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_MODE_MPEG4ABR	include/hi_comm_rc.h	/^    VENC_RC_MODE_MPEG4ABR,        $/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_MODE_MPEG4CBR	include/hi_comm_rc.h	/^    VENC_RC_MODE_MPEG4CBR,    $/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_MODE_MPEG4FIXQP	include/hi_comm_rc.h	/^    VENC_RC_MODE_MPEG4FIXQP,  $/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_MODE_MPEG4VBR	include/hi_comm_rc.h	/^    VENC_RC_MODE_MPEG4VBR,        $/;"	e	enum:hiVENC_RC_MODE_E
VENC_RC_PARAM_S	include/hi_comm_rc.h	/^}VENC_RC_PARAM_S;$/;"	t	typeref:struct:hiVENC_RC_PARAM_S
VENC_RC_PRIORITY_BITRATE_FIRST	include/hi_comm_rc.h	/^    VENC_RC_PRIORITY_BITRATE_FIRST = 1,    $/;"	e	enum:hiVENC_RC_PRIORITY_E
VENC_RC_PRIORITY_BUTT	include/hi_comm_rc.h	/^    VENC_RC_PRIORITY_BUTT,$/;"	e	enum:hiVENC_RC_PRIORITY_E
VENC_RC_PRIORITY_E	include/hi_comm_rc.h	/^} VENC_RC_PRIORITY_E;$/;"	t	typeref:enum:hiVENC_RC_PRIORITY_E
VENC_RC_PRIORITY_FRAMEBITS_FIRST	include/hi_comm_rc.h	/^    VENC_RC_PRIORITY_FRAMEBITS_FIRST,$/;"	e	enum:hiVENC_RC_PRIORITY_E
VENC_RECV_PIC_PARAM_S	include/hi_comm_venc.h	/^} VENC_RECV_PIC_PARAM_S;$/;"	t	typeref:struct:hiVENC_RECV_PIC_PARAM_S
VENC_ROIBG_FRAME_RATE_S	include/hi_comm_venc.h	/^}VENC_ROIBG_FRAME_RATE_S;$/;"	t	typeref:struct:hiVENC_ROIBG_FRAME_RATE_S
VENC_ROI_CFG_S	include/hi_comm_venc.h	/^}VENC_ROI_CFG_S;$/;"	t	typeref:struct:hiVENC_ROI_CFG_S
VENC_STREAM_BUF_INFO_S	include/hi_comm_venc.h	/^} VENC_STREAM_BUF_INFO_S;$/;"	t	typeref:struct:hiVENC_STREAM_BUF_INFO_S
VENC_STREAM_INFO_H264_S	include/hi_comm_venc.h	/^}VENC_STREAM_INFO_H264_S;$/;"	t	typeref:struct:hiVENC_STREAM_INFO_H264_S
VENC_STREAM_INFO_H265_S	include/hi_comm_venc.h	/^}VENC_STREAM_INFO_H265_S;$/;"	t	typeref:struct:hiVENC_STREAM_INFO_H265_S
VENC_STREAM_INFO_JPEG_S	include/hi_comm_venc.h	/^}VENC_STREAM_INFO_JPEG_S;$/;"	t	typeref:struct:hiVENC_STREAM_INFO_JPEG_S
VENC_STREAM_INFO_MPEG4_S	include/hi_comm_venc.h	/^}VENC_STREAM_INFO_MPEG4_S;$/;"	t	typeref:struct:hiVENC_STREAM_INFO_MPEG4_S
VENC_STREAM_S	include/hi_comm_venc.h	/^}VENC_STREAM_S;$/;"	t	typeref:struct:hiVENC_STREAM_S
VENC_SUPERFRAME_CFG_S	include/hi_comm_rc.h	/^}VENC_SUPERFRAME_CFG_S;$/;"	t	typeref:struct:hiVENC_SUPERFRAME_CFG_S
VENC_SUPERFRM_MODE_E	include/hi_comm_rc.h	/^}VENC_SUPERFRM_MODE_E;$/;"	t	typeref:enum:hiRC_SUPERFRM_MODE_E
VENC_init	init/sdk_init.c	/^static HI_S32 VENC_init(void)$/;"	f	file:
VERSION_MAGIC	component/isp/firmware/drv/mod_ext.h	41;"	d
VERSION_MAGIC	include/mod_ext.h	41;"	d
VERSION_NAME_MAXLEN	include/hi_common.h	71;"	d
VER_B	include/hi_common.h	58;"	d
VER_D	include/hi_common.h	62;"	d
VER_D	include/hi_common.h	64;"	d
VER_P	include/hi_common.h	54;"	d
VER_X	include/hi_common.h	42;"	d
VER_Y	include/hi_common.h	46;"	d
VER_Z	include/hi_common.h	50;"	d
VGS_ADD_COVER_S	include/hi_comm_vgs.h	/^} VGS_ADD_COVER_S;$/;"	t	typeref:struct:hiVGS_ADD_COVER_S
VGS_ADD_OSD_S	include/hi_comm_vgs.h	/^} VGS_ADD_OSD_S;$/;"	t	typeref:struct:hiVGS_ADD_OSD_S
VGS_ADD_QUICK_COPY_S	include/hi_comm_vgs.h	/^} VGS_ADD_QUICK_COPY_S;$/;"	t	typeref:struct:hiVGS_ADD_QUICK_COPY_S
VGS_ADD_REVERT_S	include/hi_comm_vgs.h	/^} VGS_ADD_REVERT_S;$/;"	t	typeref:struct:hiVGS_ADD_REVERT_S
VGS_COLOR_REVERT_ALPHA	include/hi_comm_vgs.h	/^	VGS_COLOR_REVERT_ALPHA,$/;"	e	enum:hiVGS_COLOR_REVERT_MODE_E
VGS_COLOR_REVERT_BOTH	include/hi_comm_vgs.h	/^	VGS_COLOR_REVERT_BOTH,$/;"	e	enum:hiVGS_COLOR_REVERT_MODE_E
VGS_COLOR_REVERT_BUTT	include/hi_comm_vgs.h	/^	VGS_COLOR_REVERT_BUTT$/;"	e	enum:hiVGS_COLOR_REVERT_MODE_E
VGS_COLOR_REVERT_MODE_E	include/hi_comm_vgs.h	/^}VGS_COLOR_REVERT_MODE_E;$/;"	t	typeref:enum:hiVGS_COLOR_REVERT_MODE_E
VGS_COLOR_REVERT_RGB	include/hi_comm_vgs.h	/^	VGS_COLOR_REVERT_RGB = 0,$/;"	e	enum:hiVGS_COLOR_REVERT_MODE_E
VGS_COVER_TYPE_E	include/hi_comm_vgs.h	/^} VGS_COVER_TYPE_E;$/;"	t	typeref:enum:hiVGS_COVER_TYPE_E
VGS_DRAW_LINE_S	include/hi_comm_vgs.h	/^} VGS_DRAW_LINE_S;$/;"	t	typeref:struct:hiVGS_DRAW_LINE_S
VGS_HANDLE	include/hi_comm_vgs.h	/^typedef HI_S32      VGS_HANDLE;$/;"	t
VGS_MODULE_PARAMS_S	include/hi_module_param.h	/^}VGS_MODULE_PARAMS_S;$/;"	t	typeref:struct:hiVGS_MODULE_PARAMS_S
VGS_PRIVATE_DATA_LEN	include/hi_comm_vgs.h	39;"	d
VGS_QUADRANGLE_COVER_S	include/hi_comm_vgs.h	/^} VGS_QUADRANGLE_COVER_S;$/;"	t	typeref:struct:hiVGS_QUADRANGLE_COVER_S
VGS_TASK_ATTR_S	include/hi_comm_vgs.h	/^} VGS_TASK_ATTR_S;$/;"	t	typeref:struct:hiVGS_TASK_ATTR_S
VGS_init	init/sdk_init.c	/^static HI_S32 VGS_init(void)$/;"	f	file:
VHD_MAX_CHN_NUM	include/hi_defines.h	196;"	d
VICAP_BASE	component/isp/firmware/drv/isp.c	55;"	d	file:
VICAP_HD_INTTERRUPT	component/isp/firmware/drv/isp.c	65;"	d	file:
VICAP_HD_MASK	component/isp/firmware/drv/isp.c	64;"	d	file:
VIDEO_CONTROL_MODE_BUTT	include/hi_comm_video.h	/^    VIDEO_CONTROL_MODE_BUTT$/;"	e	enum:hiVIDEO_CONTROL_MODE_E
VIDEO_CONTROL_MODE_E	include/hi_comm_video.h	/^} VIDEO_CONTROL_MODE_E;$/;"	t	typeref:enum:hiVIDEO_CONTROL_MODE_E
VIDEO_CONTROL_MODE_MASTER	include/hi_comm_video.h	/^    VIDEO_CONTROL_MODE_MASTER,$/;"	e	enum:hiVIDEO_CONTROL_MODE_E
VIDEO_CONTROL_MODE_SLAVER	include/hi_comm_video.h	/^    VIDEO_CONTROL_MODE_SLAVER = 0,$/;"	e	enum:hiVIDEO_CONTROL_MODE_E
VIDEO_DISPLAY_MODE_BUTT	include/hi_comm_video.h	/^    VIDEO_DISPLAY_MODE_BUTT$/;"	e	enum:hiVIDEO_DISPLAY_MODE_E
VIDEO_DISPLAY_MODE_E	include/hi_comm_video.h	/^} VIDEO_DISPLAY_MODE_E;$/;"	t	typeref:enum:hiVIDEO_DISPLAY_MODE_E
VIDEO_DISPLAY_MODE_PLAYBACK	include/hi_comm_video.h	/^    VIDEO_DISPLAY_MODE_PLAYBACK		= 0x1,$/;"	e	enum:hiVIDEO_DISPLAY_MODE_E
VIDEO_DISPLAY_MODE_PREVIEW	include/hi_comm_video.h	/^    VIDEO_DISPLAY_MODE_PREVIEW		= 0x0,$/;"	e	enum:hiVIDEO_DISPLAY_MODE_E
VIDEO_ENCODING_MODE_AUTO	include/hi_comm_video.h	/^    VIDEO_ENCODING_MODE_AUTO,$/;"	e	enum:hiVIDEO_NORM_E
VIDEO_ENCODING_MODE_BUTT	include/hi_comm_video.h	/^    VIDEO_ENCODING_MODE_BUTT$/;"	e	enum:hiVIDEO_NORM_E
VIDEO_ENCODING_MODE_NTSC	include/hi_comm_video.h	/^    VIDEO_ENCODING_MODE_NTSC,$/;"	e	enum:hiVIDEO_NORM_E
VIDEO_ENCODING_MODE_PAL	include/hi_comm_video.h	/^    VIDEO_ENCODING_MODE_PAL = 0,$/;"	e	enum:hiVIDEO_NORM_E
VIDEO_FIELD_BOTTOM	include/hi_comm_video.h	/^    VIDEO_FIELD_BOTTOM      = 0x2,    \/* odd field *\/$/;"	e	enum:hiVIDEO_FIELD_E
VIDEO_FIELD_BUTT	include/hi_comm_video.h	/^    VIDEO_FIELD_BUTT$/;"	e	enum:hiVIDEO_FIELD_E
VIDEO_FIELD_E	include/hi_comm_video.h	/^} VIDEO_FIELD_E;$/;"	t	typeref:enum:hiVIDEO_FIELD_E
VIDEO_FIELD_FRAME	include/hi_comm_video.h	/^    VIDEO_FIELD_FRAME       = 0x4,    \/* frame *\/$/;"	e	enum:hiVIDEO_FIELD_E
VIDEO_FIELD_INTERLACED	include/hi_comm_video.h	/^    VIDEO_FIELD_INTERLACED  = 0x3,    \/* two interlaced fields *\/$/;"	e	enum:hiVIDEO_FIELD_E
VIDEO_FIELD_TOP	include/hi_comm_video.h	/^    VIDEO_FIELD_TOP         = 0x1,    \/* even field *\/$/;"	e	enum:hiVIDEO_FIELD_E
VIDEO_FORMAT_BUTT	include/hi_comm_video.h	/^    VIDEO_FORMAT_BUTT$/;"	e	enum:hiVIDEO_FORMAT_E
VIDEO_FORMAT_E	include/hi_comm_video.h	/^} VIDEO_FORMAT_E;$/;"	t	typeref:enum:hiVIDEO_FORMAT_E
VIDEO_FORMAT_LINEAR	include/hi_comm_video.h	/^    VIDEO_FORMAT_LINEAR		= 0x0,		\/* nature video line *\/$/;"	e	enum:hiVIDEO_FORMAT_E
VIDEO_FORMAT_TILE	include/hi_comm_video.h	/^    VIDEO_FORMAT_TILE		= 0x1,		\/* tile cell: 256pixel x 16line, default tile mode *\/$/;"	e	enum:hiVIDEO_FORMAT_E
VIDEO_FORMAT_TILE64	include/hi_comm_video.h	/^    VIDEO_FORMAT_TILE64		= 0x2,		\/* tile cell: 64pixel x 16line *\/$/;"	e	enum:hiVIDEO_FORMAT_E
VIDEO_FRAME_INFO_S	include/hi_comm_video.h	/^} VIDEO_FRAME_INFO_S;$/;"	t	typeref:struct:hiVIDEO_FRAME_INFO_S
VIDEO_FRAME_S	include/hi_comm_video.h	/^} VIDEO_FRAME_S;$/;"	t	typeref:struct:hiVIDEO_FRAME_S
VIDEO_HEIGHT	sample/common/sample_comm_ive.h	32;"	d
VIDEO_NORM_E	include/hi_comm_video.h	/^} VIDEO_NORM_E;$/;"	t	typeref:enum:hiVIDEO_NORM_E
VIDEO_SUPPLEMENT_S	include/hi_comm_video.h	/^} VIDEO_SUPPLEMENT_S;$/;"	t	typeref:struct:hiVIDEO_SUPPLEMENT_S
VIDEO_VBI_INFO_S	include/hi_comm_video.h	/^} VIDEO_VBI_INFO_S;$/;"	t	typeref:struct:hiVIDEO_VBI_INFO_S
VIDEO_WIDTH	sample/common/sample_comm_ive.h	31;"	d
VIDIEO_TEST_GEN	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	2086;"	d
VIU_BIND_FLAG2FD	component/isp/firmware/drv/mkp_vi.h	292;"	d
VIU_CAS_CHN_START	include/hi_defines.h	181;"	d
VIU_CHNID_DEV_FACTOR	include/hi_defines.h	174;"	d
VIU_CHN_ATTR_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	274;"	d
VIU_CHN_ATTR_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	273;"	d
VIU_CHN_BIND_CTRL	component/isp/firmware/drv/mkp_vi.h	269;"	d
VIU_CHN_DISABLE_CTRL	component/isp/firmware/drv/mkp_vi.h	277;"	d
VIU_CHN_DISABLE_INT_CTRL	component/isp/firmware/drv/mkp_vi.h	279;"	d
VIU_CHN_ENABLE_CTRL	component/isp/firmware/drv/mkp_vi.h	276;"	d
VIU_CHN_ENABLE_INT_CTRL	component/isp/firmware/drv/mkp_vi.h	278;"	d
VIU_CHN_FISHEYE_ATTR_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	345;"	d
VIU_CHN_FISHEYE_ATTR_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	344;"	d
VIU_CHN_FISHEYE_CONFIG_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	342;"	d
VIU_CHN_FISHEYE_CONFIG_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	341;"	d
VIU_CHN_FISHEYE_LDC_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	305;"	d
VIU_CHN_GETBIND_CTRL	component/isp/firmware/drv/mkp_vi.h	270;"	d
VIU_CHN_LDC_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	304;"	d
VIU_CHN_LDC_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	303;"	d
VIU_CHN_LUMA_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	310;"	d
VIU_CHN_MAX_HEIGHT	include/hi_defines.h	167;"	d
VIU_CHN_MAX_WIDTH	include/hi_defines.h	166;"	d
VIU_CHN_MIN_HEIGHT	include/hi_defines.h	165;"	d
VIU_CHN_MIN_WIDTH	include/hi_defines.h	164;"	d
VIU_CHN_QUERYSTAT_CTRL	component/isp/firmware/drv/mkp_vi.h	291;"	d
VIU_CHN_ROTATE_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	308;"	d
VIU_CHN_ROTATE_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	307;"	d
VIU_CHN_STITCHING_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	365;"	d
VIU_CHN_STITCHING_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	364;"	d
VIU_CHN_UNBIND_CTRL	component/isp/firmware/drv/mkp_vi.h	271;"	d
VIU_CHN_USRFRM_MODE_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	363;"	d
VIU_CSC_COEF_NUM	include/hi_comm_vi.h	47;"	d
VIU_CSC_IDC_NUM	include/hi_comm_vi.h	45;"	d
VIU_CSC_ODC_NUM	include/hi_comm_vi.h	46;"	d
VIU_DCI_PARAM_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	339;"	d
VIU_DCI_PARAM_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	338;"	d
VIU_DELAY_TIME_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	294;"	d
VIU_DEV_AD_CHN_NUM	include/hi_comm_vi.h	43;"	d
VIU_DEV_ATTR_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	263;"	d
VIU_DEV_ATTR_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	261;"	d
VIU_DEV_BIND_CTRL	component/isp/firmware/drv/mkp_vi.h	367;"	d
VIU_DEV_COMP_MASK_NUM	include/hi_comm_vi.h	42;"	d
VIU_DEV_CSC_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	301;"	d
VIU_DEV_CSC_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	300;"	d
VIU_DEV_DISABLE_CTRL	component/isp/firmware/drv/mkp_vi.h	267;"	d
VIU_DEV_DUMP_ATTR_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	322;"	d
VIU_DEV_DUMP_ATTR_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	321;"	d
VIU_DEV_ENABLE_CTRL	component/isp/firmware/drv/mkp_vi.h	266;"	d
VIU_DEV_EXATTR_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	264;"	d
VIU_DEV_EXATTR_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	262;"	d
VIU_DEV_FLASH_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	297;"	d
VIU_DEV_FLASH_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	296;"	d
VIU_DEV_FLASH_TRIGGER_CTRL	component/isp/firmware/drv/mkp_vi.h	298;"	d
VIU_DEV_GETBIND_CTRL	component/isp/firmware/drv/mkp_vi.h	368;"	d
VIU_DEV_MAX_HEIGHT	include/hi_defines.h	163;"	d
VIU_DEV_MAX_WIDTH	include/hi_defines.h	162;"	d
VIU_DEV_MIN_HEIGHT	include/hi_defines.h	161;"	d
VIU_DEV_MIN_WIDTH	include/hi_defines.h	160;"	d
VIU_DISABLE_BAYER_DUMP_CTRL	component/isp/firmware/drv/mkp_vi.h	325;"	d
VIU_DISABLE_BAYER_READ_CTRL	component/isp/firmware/drv/mkp_vi.h	331;"	d
VIU_DISABLE_USER_PIC_CTRL	component/isp/firmware/drv/mkp_vi.h	289;"	d
VIU_DIS_ATTR_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	336;"	d
VIU_DIS_ATTR_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	335;"	d
VIU_DIS_CONFIG_GET	component/isp/firmware/drv/mkp_vi.h	352;"	d
VIU_DIS_CONFIG_SET	component/isp/firmware/drv/mkp_vi.h	351;"	d
VIU_DIS_DYNAMICATTR_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	356;"	d
VIU_DIS_DYNAMICATTR_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	355;"	d
VIU_DIS_EXIT_CTRL	component/isp/firmware/drv/mkp_vi.h	354;"	d
VIU_DIS_FRM_DROP_CTRL	component/isp/firmware/drv/mkp_vi.h	357;"	d
VIU_DIS_INFO_GET	component/isp/firmware/drv/mkp_vi.h	349;"	d
VIU_DIS_INFO_SET	component/isp/firmware/drv/mkp_vi.h	350;"	d
VIU_DIS_INIT_CTRL	component/isp/firmware/drv/mkp_vi.h	353;"	d
VIU_ENABLE_BAYER_DUMP_CTRL	component/isp/firmware/drv/mkp_vi.h	324;"	d
VIU_ENABLE_BAYER_READ_CTRL	component/isp/firmware/drv/mkp_vi.h	330;"	d
VIU_ENABLE_USER_PIC_CTRL	component/isp/firmware/drv/mkp_vi.h	288;"	d
VIU_EXTCHN_ATTR_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	313;"	d
VIU_EXTCHN_ATTR_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	312;"	d
VIU_EXTCHN_CROP_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	316;"	d
VIU_EXTCHN_CROP_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	315;"	d
VIU_EXTCHN_MAX_HEIGHT	include/hi_defines.h	171;"	d
VIU_EXTCHN_MAX_WIDTH	include/hi_defines.h	170;"	d
VIU_EXTCHN_MINIFICATION	include/hi_defines.h	172;"	d
VIU_EXTCHN_MIN_HEIGHT	include/hi_defines.h	169;"	d
VIU_EXTCHN_MIN_WIDTH	include/hi_defines.h	168;"	d
VIU_EXT_CHN_START	include/hi_defines.h	153;"	d
VIU_FPN_ATTR_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	328;"	d
VIU_FPN_ATTR_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	327;"	d
VIU_FRAME_DEPTH_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	282;"	d
VIU_FRAME_DEPTH_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	281;"	d
VIU_FRAME_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	283;"	d
VIU_FRAME_RELEASE_CTRL	component/isp/firmware/drv/mkp_vi.h	285;"	d
VIU_GETCHN_BY_IOCFD	component/isp/firmware/drv/mkp_vi.h	41;"	d
VIU_GETDEV_BY_IOCFD	component/isp/firmware/drv/mkp_vi.h	39;"	d
VIU_GETWAY_BY_IOCFD	component/isp/firmware/drv/mkp_vi.h	40;"	d
VIU_GET_RAW_CHN	include/hi_defines.h	311;"	d
VIU_MAKE_IOCFD	component/isp/firmware/drv/mkp_vi.h	38;"	d
VIU_MAX_CAS_CHN_NUM	include/hi_defines.h	179;"	d
VIU_MAX_CHN_NUM	include/hi_defines.h	157;"	d
VIU_MAX_CHN_NUM_PER_DEV	include/hi_defines.h	150;"	d
VIU_MAX_DEV_NUM	include/hi_defines.h	148;"	d
VIU_MAX_EXTCHN_BIND_PER_CHN	include/hi_defines.h	155;"	d
VIU_MAX_EXT_CHN_NUM	include/hi_defines.h	154;"	d
VIU_MAX_PHYCHN_NUM	include/hi_defines.h	151;"	d
VIU_MAX_RAWCHN_NUM	include/hi_defines.h	152;"	d
VIU_MAX_UFLIST_NUM	include/hi_defines.h	158;"	d
VIU_MAX_USER_FRAME_DEPTH	include/hi_comm_vi.h	41;"	d
VIU_MAX_VBI_LEN	include/hi_defines.h	186;"	d
VIU_MAX_VBI_NUM	include/hi_defines.h	184;"	d
VIU_MAX_WAY_NUM_PER_DEV	include/hi_defines.h	149;"	d
VIU_MOD_PARAM_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	361;"	d
VIU_MOD_PARAM_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	360;"	d
VIU_PYRAMID_INFO_GET	component/isp/firmware/drv/mkp_vi.h	348;"	d
VIU_RAW_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	284;"	d
VIU_ROTATE_MAX_WIDTH	include/hi_defines.h	176;"	d
VIU_SEND_BAYER_DATA	component/isp/firmware/drv/mkp_vi.h	332;"	d
VIU_SEND_RAW_DATA	component/isp/firmware/drv/mkp_vi.h	333;"	d
VIU_SET_USER_PIC_CTRL	component/isp/firmware/drv/mkp_vi.h	287;"	d
VIU_SNAP_ATTR_GET	component/isp/firmware/drv/mkp_vi.h	370;"	d
VIU_SNAP_ATTR_SET	component/isp/firmware/drv/mkp_vi.h	369;"	d
VIU_SNAP_DISABLE	component/isp/firmware/drv/mkp_vi.h	372;"	d
VIU_SNAP_ENABLE	component/isp/firmware/drv/mkp_vi.h	371;"	d
VIU_SNAP_TRIGGER	component/isp/firmware/drv/mkp_vi.h	373;"	d
VIU_SUB_CHN_START	include/hi_defines.h	180;"	d
VIU_VREG_BASE	component/isp/include/hi_vreg.h	68;"	d
VIU_VREG_BASE	include/hi_vreg.h	68;"	d
VIU_WDR_ATTR_GET_CTRL	component/isp/firmware/drv/mkp_vi.h	319;"	d
VIU_WDR_ATTR_SET_CTRL	component/isp/firmware/drv/mkp_vi.h	318;"	d
VI_BAS_ATTR_S	include/hi_comm_vi.h	/^} VI_BAS_ATTR_S;$/;"	t	typeref:struct:hiVI_BAS_ATTR_S
VI_BAS_REPHASE_ATTR_S	include/hi_comm_vi.h	/^} VI_BAS_REPHASE_ATTR_S;$/;"	t	typeref:struct:hiVI_BAS_REPHASE_ATTR_S
VI_BAS_SCALE_ATTR_S	include/hi_comm_vi.h	/^} VI_BAS_SCALE_ATTR_S;$/;"	t	typeref:struct:hiVI_BAS_SCALE_ATTR_S
VI_BT656_SYNC_CFG_S	include/hi_comm_vi.h	/^}VI_BT656_SYNC_CFG_S;$/;"	t	typeref:struct:hiVI_BT656_SYNC_CFG_S
VI_CAPSEL_BOTH	include/hi_comm_vi.h	/^    VI_CAPSEL_BOTH,                     \/* top and bottom field *\/$/;"	e	enum:hiVI_CAPSEL_E
VI_CAPSEL_BOTTOM	include/hi_comm_vi.h	/^    VI_CAPSEL_BOTTOM,                   \/* bottom field *\/$/;"	e	enum:hiVI_CAPSEL_E
VI_CAPSEL_BUTT	include/hi_comm_vi.h	/^    VI_CAPSEL_BUTT$/;"	e	enum:hiVI_CAPSEL_E
VI_CAPSEL_E	include/hi_comm_vi.h	/^} VI_CAPSEL_E;$/;"	t	typeref:enum:hiVI_CAPSEL_E
VI_CAPSEL_TOP	include/hi_comm_vi.h	/^    VI_CAPSEL_TOP = 0,                  \/* top field *\/$/;"	e	enum:hiVI_CAPSEL_E
VI_CAS_CHN_1	include/hi_comm_vi.h	95;"	d
VI_CAS_CHN_2	include/hi_comm_vi.h	96;"	d
VI_CHN	include/hi_common.h	/^typedef HI_S32 VI_CHN;$/;"	t
VI_CHN_ATTR_S	include/hi_comm_vi.h	/^} VI_CHN_ATTR_S;$/;"	t	typeref:struct:hiVI_CHN_ATTR_S
VI_CHN_BIND_ATTR_S	include/hi_comm_vi.h	/^} VI_CHN_BIND_ATTR_S;$/;"	t	typeref:struct:hiVI_CHN_BIND_ATTR_S
VI_CHN_LUM_S	include/hi_comm_vi.h	/^} VI_CHN_LUM_S;$/;"	t	typeref:struct:hiVI_CHN_LUM_S
VI_CHN_SET_FLIP	sample/common/sample_comm.h	/^    VI_CHN_SET_FLIP,            \/* open filp *\/$/;"	e	enum:sample_vi_chn_set_e
VI_CHN_SET_FLIP_MIRROR	sample/common/sample_comm.h	/^    VI_CHN_SET_FLIP_MIRROR      \/* mirror, flip *\/$/;"	e	enum:sample_vi_chn_set_e
VI_CHN_SET_MIRROR	sample/common/sample_comm.h	/^    VI_CHN_SET_MIRROR,          \/* open MIRROR *\/$/;"	e	enum:sample_vi_chn_set_e
VI_CHN_SET_NORMAL	sample/common/sample_comm.h	/^    VI_CHN_SET_NORMAL = 0,      \/* mirror, flip close *\/$/;"	e	enum:sample_vi_chn_set_e
VI_CHN_STAT_S	include/hi_comm_vi.h	/^} VI_CHN_STAT_S;$/;"	t	typeref:struct:hiVI_CHN_STAT_S
VI_CLK_EDGE_BUTT	include/hi_comm_vi.h	/^    VI_CLK_EDGE_BUTT$/;"	e	enum:hiVI_CLK_EDGE_E
VI_CLK_EDGE_E	include/hi_comm_vi.h	/^} VI_CLK_EDGE_E;$/;"	t	typeref:enum:hiVI_CLK_EDGE_E
VI_CLK_EDGE_SINGLE_DOWN	include/hi_comm_vi.h	/^    VI_CLK_EDGE_SINGLE_DOWN,           \/* single-edge mode and in falling edge *\/$/;"	e	enum:hiVI_CLK_EDGE_E
VI_CLK_EDGE_SINGLE_UP	include/hi_comm_vi.h	/^    VI_CLK_EDGE_SINGLE_UP = 0,         \/* single-edge mode and in rising edge *\/$/;"	e	enum:hiVI_CLK_EDGE_E
VI_COMBINE_BUTT	include/hi_comm_vi.h	/^    VI_COMBINE_BUTT,$/;"	e	enum:hiVI_COMBINE_MODE_E
VI_COMBINE_COMPOSITE	include/hi_comm_vi.h	/^    VI_COMBINE_COMPOSITE = 0,     \/* Composite mode *\/$/;"	e	enum:hiVI_COMBINE_MODE_E
VI_COMBINE_MODE_E	include/hi_comm_vi.h	/^} VI_COMBINE_MODE_E;$/;"	t	typeref:enum:hiVI_COMBINE_MODE_E
VI_COMBINE_SEPARATE	include/hi_comm_vi.h	/^    VI_COMBINE_SEPARATE,          \/* Separate mode *\/$/;"	e	enum:hiVI_COMBINE_MODE_E
VI_COMM_SYS_CalcPicVbBlkSize	sample/common/sample_comm_sys.c	/^HI_U32 VI_COMM_SYS_CalcPicVbBlkSize(VIDEO_NORM_E enNorm,HI_U32  u32Width ,HI_U32  u32Height, PIXEL_FORMAT_E enPixFmt, HI_U32 u32AlignWidth)$/;"	f
VI_COMP_MODE_BUTT	include/hi_comm_vi.h	/^    VI_COMP_MODE_BUTT,$/;"	e	enum:hiVI_COMP_MODE_E
VI_COMP_MODE_DOUBLE	include/hi_comm_vi.h	/^    VI_COMP_MODE_DOUBLE = 1,           \/* in double component mode *\/$/;"	e	enum:hiVI_COMP_MODE_E
VI_COMP_MODE_E	include/hi_comm_vi.h	/^}VI_COMP_MODE_E;$/;"	t	typeref:enum:hiVI_COMP_MODE_E
VI_COMP_MODE_SINGLE	include/hi_comm_vi.h	/^    VI_COMP_MODE_SINGLE = 0,           \/* in single component mode *\/$/;"	e	enum:hiVI_COMP_MODE_E
VI_CSC_ATTR_S	include/hi_comm_vi.h	/^} VI_CSC_ATTR_S;$/;"	t	typeref:struct:hiVI_CSC_ATTR_S
VI_CSC_MATRIX_S	include/hi_comm_vi.h	/^}VI_CSC_MATRIX_S;$/;"	t	typeref:struct:hiVI_CSC_MATRIX_S
VI_CSC_TYPE_601	include/hi_comm_vi.h	/^    VI_CSC_TYPE_601 = 0,                \/* CSC Type: 601 *\/$/;"	e	enum:hiVI_CSC_TYPE_E
VI_CSC_TYPE_709	include/hi_comm_vi.h	/^    VI_CSC_TYPE_709,                    \/* CSC Type: 709 *\/$/;"	e	enum:hiVI_CSC_TYPE_E
VI_CSC_TYPE_BUTT	include/hi_comm_vi.h	/^    VI_CSC_TYPE_BUTT,$/;"	e	enum:hiVI_CSC_TYPE_E
VI_CSC_TYPE_E	include/hi_comm_vi.h	/^} VI_CSC_TYPE_E;$/;"	t	typeref:enum:hiVI_CSC_TYPE_E
VI_CSC_TYPE_USER	include/hi_comm_vi.h	/^    VI_CSC_TYPE_USER,                   \/* CSC Type: user define *\/$/;"	e	enum:hiVI_CSC_TYPE_E
VI_DATA_PATH_E	include/hi_comm_vi.h	/^}VI_DATA_PATH_E;$/;"	t	typeref:enum:hiVI_DATA_PATH_E
VI_DATA_TYPE_BUTT	include/hi_comm_vi.h	/^    VI_DATA_TYPE_BUTT$/;"	e	enum:hiVI_DATA_TYPE_E
VI_DATA_TYPE_E	include/hi_comm_vi.h	/^} VI_DATA_TYPE_E;$/;"	t	typeref:enum:hiVI_DATA_TYPE_E
VI_DATA_TYPE_RGB	include/hi_comm_vi.h	/^    VI_DATA_TYPE_RGB = 1,$/;"	e	enum:hiVI_DATA_TYPE_E
VI_DATA_TYPE_YUV	include/hi_comm_vi.h	/^    VI_DATA_TYPE_YUV = 0,$/;"	e	enum:hiVI_DATA_TYPE_E
VI_DATA_YUV_BUTT	include/hi_comm_vi.h	/^    VI_DATA_YUV_BUTT$/;"	e	enum:hiVI_DATA_YUV_SEQ_E
VI_DATA_YUV_SEQ_E	include/hi_comm_vi.h	/^} VI_DATA_YUV_SEQ_E;$/;"	t	typeref:enum:hiVI_DATA_YUV_SEQ_E
VI_DCI_PARAM_S	include/hi_comm_vi.h	/^} VI_DCI_PARAM_S;$/;"	t	typeref:struct:hiVI_DCI_PARAM_S
VI_DEV	include/hi_common.h	/^typedef HI_S32 VI_DEV;$/;"	t
VI_DEV_1080P_HD_1MUX	sample/common/sample_comm.h	/^    VI_DEV_1080P_HD_1MUX,$/;"	e	enum:__anon103
VI_DEV_720P_HD_1MUX	sample/common/sample_comm.h	/^    VI_DEV_720P_HD_1MUX,$/;"	e	enum:__anon103
VI_DEV_ATTR_EX_S	include/hi_comm_vi.h	/^} VI_DEV_ATTR_EX_S;$/;"	t	typeref:struct:hiVI_DEV_ATTR_EX_S
VI_DEV_ATTR_S	include/hi_comm_vi.h	/^} VI_DEV_ATTR_S;$/;"	t	typeref:struct:hiVI_DEV_ATTR_S
VI_DEV_BIND_ATTR_S	include/hi_comm_vi.h	/^}VI_DEV_BIND_ATTR_S;$/;"	t	typeref:struct:hiVI_DEV_BIND_ATTR_S
VI_DEV_BT656_960H_1MUX	sample/common/sample_comm.h	/^    VI_DEV_BT656_960H_1MUX,$/;"	e	enum:__anon103
VI_DEV_BT656_960H_4MUX	sample/common/sample_comm.h	/^    VI_DEV_BT656_960H_4MUX,$/;"	e	enum:__anon103
VI_DEV_BT656_D1_1MUX	sample/common/sample_comm.h	/^    VI_DEV_BT656_D1_1MUX = 0,$/;"	e	enum:__anon103
VI_DEV_BT656_D1_4MUX	sample/common/sample_comm.h	/^    VI_DEV_BT656_D1_4MUX,$/;"	e	enum:__anon103
VI_DEV_BUTT	sample/common/sample_comm.h	/^    VI_DEV_BUTT$/;"	e	enum:__anon103
VI_DIS_ACCURACY_BUTT	include/hi_comm_vi.h	/^	VI_DIS_ACCURACY_BUTT$/;"	e	enum:hiVI_DIS_ACCURACY_E
VI_DIS_ACCURACY_E	include/hi_comm_vi.h	/^}VI_DIS_ACCURACY_E;$/;"	t	typeref:enum:hiVI_DIS_ACCURACY_E
VI_DIS_ACCURACY_HIGH	include/hi_comm_vi.h	/^	VI_DIS_ACCURACY_HIGH,$/;"	e	enum:hiVI_DIS_ACCURACY_E
VI_DIS_ACCURACY_LOW	include/hi_comm_vi.h	/^	VI_DIS_ACCURACY_LOW,$/;"	e	enum:hiVI_DIS_ACCURACY_E
VI_DIS_ACCURACY_MIDDLE	include/hi_comm_vi.h	/^	VI_DIS_ACCURACY_MIDDLE,$/;"	e	enum:hiVI_DIS_ACCURACY_E
VI_DIS_ANGLE_TYPE_BUTT	include/hi_comm_vi.h	/^    VI_DIS_ANGLE_TYPE_BUTT,$/;"	e	enum:hiVI_DIS_ANGLE_TYPE_E
VI_DIS_ANGLE_TYPE_DIAGONAL	include/hi_comm_vi.h	/^    VI_DIS_ANGLE_TYPE_DIAGONAL,$/;"	e	enum:hiVI_DIS_ANGLE_TYPE_E
VI_DIS_ANGLE_TYPE_E	include/hi_comm_vi.h	/^}VI_DIS_ANGLE_TYPE_E;$/;"	t	typeref:enum:hiVI_DIS_ANGLE_TYPE_E
VI_DIS_ANGLE_TYPE_HORIZONTAL	include/hi_comm_vi.h	/^    VI_DIS_ANGLE_TYPE_HORIZONTAL,$/;"	e	enum:hiVI_DIS_ANGLE_TYPE_E
VI_DIS_ANGLE_TYPE_VERTICAL	include/hi_comm_vi.h	/^    VI_DIS_ANGLE_TYPE_VERTICAL,$/;"	e	enum:hiVI_DIS_ANGLE_TYPE_E
VI_DIS_ATTR_S	include/hi_comm_vi.h	/^}VI_DIS_ATTR_S;$/;"	t	typeref:struct:hiVI_DIS_ATTR_S
VI_DIS_CALLBACK_S	include/hi_comm_vi.h	/^}VI_DIS_CALLBACK_S;$/;"	t	typeref:struct:hiVI_DIS_CALLBACK_S
VI_DIS_CAMERA_MODE_BUTT	include/hi_comm_vi.h	/^	VI_DIS_CAMERA_MODE_BUTT	$/;"	e	enum:hiVI_DIS_CAMERA_MODE_E
VI_DIS_CAMERA_MODE_E	include/hi_comm_vi.h	/^}VI_DIS_CAMERA_MODE_E;$/;"	t	typeref:enum:hiVI_DIS_CAMERA_MODE_E
VI_DIS_CAMERA_MODE_IPC	include/hi_comm_vi.h	/^	VI_DIS_CAMERA_MODE_IPC,$/;"	e	enum:hiVI_DIS_CAMERA_MODE_E
VI_DIS_CAMERA_MODE_NORMAL	include/hi_comm_vi.h	/^	VI_DIS_CAMERA_MODE_NORMAL,$/;"	e	enum:hiVI_DIS_CAMERA_MODE_E
VI_DIS_CONFIG_S	include/hi_comm_vi.h	/^}VI_DIS_CONFIG_S;$/;"	t	typeref:struct:hiVI_DIS_CONFIG_S
VI_DIS_GYRO_DATA_S	include/hi_comm_vi.h	/^}VI_DIS_GYRO_DATA_S;$/;"	t	typeref:struct:hiVI_DIS_GYRO_DATA_S
VI_DIS_MOTION_4DOF_SOFT	include/hi_comm_vi.h	/^    VI_DIS_MOTION_4DOF_SOFT,$/;"	e	enum:hiVI_DIS_MOTION_TYPE_E
VI_DIS_MOTION_6DOF_HYBRID	include/hi_comm_vi.h	/^    VI_DIS_MOTION_6DOF_HYBRID,$/;"	e	enum:hiVI_DIS_MOTION_TYPE_E
VI_DIS_MOTION_6DOF_SOFT	include/hi_comm_vi.h	/^    VI_DIS_MOTION_6DOF_SOFT,$/;"	e	enum:hiVI_DIS_MOTION_TYPE_E
VI_DIS_MOTION_8DOF_HARD	include/hi_comm_vi.h	/^    VI_DIS_MOTION_8DOF_HARD,$/;"	e	enum:hiVI_DIS_MOTION_TYPE_E
VI_DIS_MOTION_BUTT	include/hi_comm_vi.h	/^    VI_DIS_MOTION_BUTT,$/;"	e	enum:hiVI_DIS_MOTION_TYPE_E
VI_DIS_MOTION_TYPE_E	include/hi_comm_vi.h	/^}VI_DIS_MOTION_TYPE_E;$/;"	t	typeref:enum:hiVI_DIS_MOTION_TYPE_E
VI_DIS_STATS_S	tools/vi_dump.c	/^} VI_DIS_STATS_S;$/;"	t	typeref:struct:hiVI_DIS_STATS_S	file:
VI_DUMP_ATTR_S	include/hi_comm_vi.h	/^}VI_DUMP_ATTR_S;$/;"	t	typeref:struct:hiVI_DUMP_ATTR_S
VI_DUMP_SEL_BAS	include/hi_comm_vi.h	/^	VI_DUMP_SEL_BAS    = 1,  $/;"	e	enum:hiVI_DUMP_SEL_E
VI_DUMP_SEL_BUTT	include/hi_comm_vi.h	/^	VI_DUMP_SEL_BUTT$/;"	e	enum:hiVI_DUMP_SEL_E
VI_DUMP_SEL_E	include/hi_comm_vi.h	/^}VI_DUMP_SEL_E;$/;"	t	typeref:enum:hiVI_DUMP_SEL_E
VI_DUMP_SEL_PORT	include/hi_comm_vi.h	/^	VI_DUMP_SEL_PORT   = 0,$/;"	e	enum:hiVI_DUMP_SEL_E
VI_DUMP_TYPE_BUTT	include/hi_comm_vi.h	/^    VI_DUMP_TYPE_BUTT$/;"	e	enum:hiVI_DUMP_TYPE_E
VI_DUMP_TYPE_E	include/hi_comm_vi.h	/^}VI_DUMP_TYPE_E;$/;"	t	typeref:enum:hiVI_DUMP_TYPE_E
VI_DUMP_TYPE_IR	include/hi_comm_vi.h	/^    VI_DUMP_TYPE_IR    = 1,$/;"	e	enum:hiVI_DUMP_TYPE_E
VI_DUMP_TYPE_RAW	include/hi_comm_vi.h	/^    VI_DUMP_TYPE_RAW   = 0,$/;"	e	enum:hiVI_DUMP_TYPE_E
VI_DUMP_TYPE_RGB	include/hi_comm_vi.h	/^    VI_DUMP_TYPE_RGB   = 3,$/;"	e	enum:hiVI_DUMP_TYPE_E
VI_DUMP_TYPE_YUV	include/hi_comm_vi.h	/^    VI_DUMP_TYPE_YUV   = 2,$/;"	e	enum:hiVI_DUMP_TYPE_E
VI_DumpBayer	tools/vi_bayerdump.c	/^HI_S32 VI_DumpBayer(VI_DEV ViDev, VI_DUMP_ATTR_S* pstViDumpAttr, HI_U32 u32Nbit, HI_U32 u32Cnt)$/;"	f
VI_EXT_CHN_ATTR_S	include/hi_comm_vi.h	/^}VI_EXT_CHN_ATTR_S;$/;"	t	typeref:struct:hiVI_EXT_CHN_ATTR_S
VI_FLASH_CONFIG_S	include/hi_comm_vi.h	/^}VI_FLASH_CONFIG_S;$/;"	t	typeref:struct:hiVI_FlASH_CONFIG_S
VI_FLASH_FREQ	include/hi_comm_vi.h	/^    VI_FLASH_FREQ = 1,                  \/* Flash frequently *\/$/;"	e	enum:hiVI_FLASH_MODE_E
VI_FLASH_MODE_BUTT	include/hi_comm_vi.h	/^    VI_FLASH_MODE_BUTT$/;"	e	enum:hiVI_FLASH_MODE_E
VI_FLASH_MODE_E	include/hi_comm_vi.h	/^}VI_FLASH_MODE_E;$/;"	t	typeref:enum:hiVI_FLASH_MODE_E
VI_FLASH_ONCE	include/hi_comm_vi.h	/^    VI_FLASH_ONCE = 0,		            \/* Flash one time *\/$/;"	e	enum:hiVI_FLASH_MODE_E
VI_FPN_ATTR_S	component/isp/firmware/drv/mkp_vi.h	/^} VI_FPN_ATTR_S;$/;"	t	typeref:struct:hiVI_FPN_ATTR_S
VI_FPN_CALIBRATE_ATTR_S	component/isp/firmware/drv/mkp_vi.h	/^} VI_FPN_CALIBRATE_ATTR_S;$/;"	t	typeref:struct:hiVIU_FPN_CALIBRATE_ATTR_S
VI_FPN_CORRECTION_ATTR_S	component/isp/firmware/drv/mkp_vi.h	/^} VI_FPN_CORRECTION_ATTR_S;$/;"	t	typeref:struct:hiVIU_FPN_CORRECTION_ATTR_S
VI_FPN_FRAME_INFO_S	component/isp/firmware/drv/mkp_vi.h	/^} VI_FPN_FRAME_INFO_S;$/;"	t	typeref:struct:hiVI_FPN_FRAME_INFO_S
VI_FPN_OP_TYPE_AUTO	component/isp/firmware/drv/mkp_vi.h	/^    VI_FPN_OP_TYPE_AUTO    = 0,$/;"	e	enum:hiVI_FPN_OP_TYPE_E
VI_FPN_OP_TYPE_BUTT	component/isp/firmware/drv/mkp_vi.h	/^    VI_FPN_OP_TYPE_BUTT$/;"	e	enum:hiVI_FPN_OP_TYPE_E
VI_FPN_OP_TYPE_E	component/isp/firmware/drv/mkp_vi.h	/^} VI_FPN_OP_TYPE_E;$/;"	t	typeref:enum:hiVI_FPN_OP_TYPE_E
VI_FPN_OP_TYPE_MANUAL	component/isp/firmware/drv/mkp_vi.h	/^    VI_FPN_OP_TYPE_MANUAL  = 1,$/;"	e	enum:hiVI_FPN_OP_TYPE_E
VI_FPN_TYPE_BUTT	component/isp/firmware/drv/mkp_vi.h	/^    VI_FPN_TYPE_BUTT$/;"	e	enum:hiVI_FPN_TYPE_E
VI_FPN_TYPE_E	component/isp/firmware/drv/mkp_vi.h	/^} VI_FPN_TYPE_E;$/;"	t	typeref:enum:hiVI_FPN_TYPE_E
VI_FPN_TYPE_FRAME	component/isp/firmware/drv/mkp_vi.h	/^    VI_FPN_TYPE_FRAME = 0,$/;"	e	enum:hiVI_FPN_TYPE_E
VI_FPN_TYPE_LINE	component/isp/firmware/drv/mkp_vi.h	/^    VI_FPN_TYPE_LINE = 1,$/;"	e	enum:hiVI_FPN_TYPE_E
VI_FPN_WORK_MODE_E	component/isp/firmware/drv/mkp_vi.h	/^} VI_FPN_WORK_MODE_E;$/;"	t	typeref:enum:hiVI_FPN_WORK_MODE_E
VI_FRAME_INFO_S	include/hi_comm_video.h	/^} VI_FRAME_INFO_S;$/;"	t	typeref:struct:hiVI_FRAME_INFO_S
VI_GetCorrectionAttr	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32  VI_GetCorrectionAttr(VI_DEV ViDev, VI_FPN_ATTR_S *pstFPNAttr)$/;"	f
VI_HSYNC_E	include/hi_comm_vi.h	/^} VI_HSYNC_E;$/;"	t	typeref:enum:hiVI_HSYNC_E
VI_HSYNC_NEG_E	include/hi_comm_vi.h	/^} VI_HSYNC_NEG_E;$/;"	t	typeref:enum:hiVI_HSYNC_NEG_E
VI_HSYNC_NEG_HIGH	include/hi_comm_vi.h	/^    VI_HSYNC_NEG_HIGH = 0,        \/*if VI_HSYNC_E = VI_HSYNC_VALID_SINGNAL,then the valid horizontal synchronization signal is high-level;$/;"	e	enum:hiVI_HSYNC_NEG_E
VI_HSYNC_NEG_LOW	include/hi_comm_vi.h	/^    VI_HSYNC_NEG_LOW              \/*if VI_HSYNC_E = VI_HSYNC_VALID_SINGNAL,then the valid horizontal synchronization signal is low-level;$/;"	e	enum:hiVI_HSYNC_NEG_E
VI_HSYNC_PULSE	include/hi_comm_vi.h	/^    VI_HSYNC_PULSE,               \/* the horizontal synchronization is pulse mode, a new pulse means the beginning of a new line *\/$/;"	e	enum:hiVI_HSYNC_E
VI_HSYNC_VALID_SINGNAL	include/hi_comm_vi.h	/^    VI_HSYNC_VALID_SINGNAL = 0,   \/* the horizontal synchronization is valid signal mode *\/$/;"	e	enum:hiVI_HSYNC_E
VI_INPUT_DATA_UVUV	include/hi_comm_vi.h	/^    VI_INPUT_DATA_UVUV,$/;"	e	enum:hiVI_DATA_YUV_SEQ_E
VI_INPUT_DATA_UYVY	include/hi_comm_vi.h	/^    VI_INPUT_DATA_UYVY = 0,$/;"	e	enum:hiVI_DATA_YUV_SEQ_E
VI_INPUT_DATA_VUVU	include/hi_comm_vi.h	/^    VI_INPUT_DATA_VUVU = 0,$/;"	e	enum:hiVI_DATA_YUV_SEQ_E
VI_INPUT_DATA_VYUY	include/hi_comm_vi.h	/^    VI_INPUT_DATA_VYUY,$/;"	e	enum:hiVI_DATA_YUV_SEQ_E
VI_INPUT_DATA_YUYV	include/hi_comm_vi.h	/^    VI_INPUT_DATA_YUYV,$/;"	e	enum:hiVI_DATA_YUV_SEQ_E
VI_INPUT_DATA_YVYU	include/hi_comm_vi.h	/^    VI_INPUT_DATA_YVYU,$/;"	e	enum:hiVI_DATA_YUV_SEQ_E
VI_INPUT_MODE_BT601	include/hi_comm_vi.h	/^    VI_INPUT_MODE_BT601,            \/* ITU-R BT.601 YUV4:2:2 *\/$/;"	e	enum:hiVI_INPUT_MODE_E
VI_INPUT_MODE_BT656	include/hi_comm_vi.h	/^    VI_INPUT_MODE_BT656 = 0,        \/* ITU-R BT.656 YUV4:2:2 *\/$/;"	e	enum:hiVI_INPUT_MODE_E
VI_INPUT_MODE_BUTT	include/hi_comm_vi.h	/^    VI_INPUT_MODE_BUTT$/;"	e	enum:hiVI_INPUT_MODE_E
VI_INPUT_MODE_DIGITAL_CAMERA	include/hi_comm_vi.h	/^    VI_INPUT_MODE_DIGITAL_CAMERA,   \/* digatal camera mode *\/$/;"	e	enum:hiVI_INPUT_MODE_E
VI_INPUT_MODE_E	include/hi_comm_vi.h	/^} VI_INPUT_MODE_E;$/;"	t	typeref:enum:hiVI_INPUT_MODE_E
VI_INPUT_MODE_HISPI	include/hi_comm_vi.h	/^    VI_INPUT_MODE_HISPI,$/;"	e	enum:hiVI_INPUT_MODE_E
VI_INPUT_MODE_INTERLEAVED	include/hi_comm_vi.h	/^    VI_INPUT_MODE_INTERLEAVED,$/;"	e	enum:hiVI_INPUT_MODE_E
VI_INPUT_MODE_LVDS	include/hi_comm_vi.h	/^    VI_INPUT_MODE_LVDS,$/;"	e	enum:hiVI_INPUT_MODE_E
VI_INPUT_MODE_MIPI	include/hi_comm_vi.h	/^    VI_INPUT_MODE_MIPI,             \/*MIPI mode*\/$/;"	e	enum:hiVI_INPUT_MODE_E
VI_INTF_MODE_E	include/hi_comm_vi.h	/^} VI_INTF_MODE_E;$/;"	t	typeref:enum:hiVI_INTF_MODE_E
VI_INVALID_FRMRATE	include/hi_comm_vi.h	40;"	d
VI_LDC_ATTR_S	include/hi_comm_vi.h	/^}VI_LDC_ATTR_S;$/;"	t	typeref:struct:hiVI_LDC_ATTR_S
VI_MIXCAP_STAT_S	include/hi_comm_video.h	/^} VI_MIXCAP_STAT_S;$/;"	t	typeref:struct:hiVI_MIXCAP_STAT_S
VI_MODE_BT1120_INTERLEAVED	include/hi_comm_vi.h	/^    VI_MODE_BT1120_INTERLEAVED,     \/* BT.1120 interstage mode *\/$/;"	e	enum:hiVI_INTF_MODE_E
VI_MODE_BT1120_STANDARD	include/hi_comm_vi.h	/^    VI_MODE_BT1120_STANDARD,        \/* BT.1120 progressive mode *\/$/;"	e	enum:hiVI_INTF_MODE_E
VI_MODE_BT601	include/hi_comm_vi.h	/^    VI_MODE_BT601,                  \/* ITU-R BT.601 YUV4:2:2 *\/$/;"	e	enum:hiVI_INTF_MODE_E
VI_MODE_BT656	include/hi_comm_vi.h	/^    VI_MODE_BT656 = 0,              \/* ITU-R BT.656 YUV4:2:2 *\/$/;"	e	enum:hiVI_INTF_MODE_E
VI_MODE_BUTT	include/hi_comm_vi.h	/^    VI_MODE_BUTT$/;"	e	enum:hiVI_INTF_MODE_E
VI_MODE_DIGITAL_CAMERA	include/hi_comm_vi.h	/^    VI_MODE_DIGITAL_CAMERA,         \/* digatal camera mode *\/$/;"	e	enum:hiVI_INTF_MODE_E
VI_MODE_HISPI	include/hi_comm_vi.h	/^    VI_MODE_HISPI, $/;"	e	enum:hiVI_INTF_MODE_E
VI_MODE_LVDS	include/hi_comm_vi.h	/^    VI_MODE_LVDS,$/;"	e	enum:hiVI_INTF_MODE_E
VI_MODE_MIPI	include/hi_comm_vi.h	/^    VI_MODE_MIPI,                   \/*MIPI mode*\/$/;"	e	enum:hiVI_INTF_MODE_E
VI_MODULE_PARAMS_S	include/hi_module_param.h	/^}VI_MODULE_PARAMS_S;$/;"	t	typeref:struct:hiVI_MODULE_PARAMS_S
VI_MOD_PARAM_S	include/hi_comm_vi.h	/^}VI_MOD_PARAM_S;$/;"	t	typeref:struct:hiVI_MOD_PARAM_S
VI_MST_NOTPASS_WITH_VALUE_RETURN	sample/common/sample_comm.h	110;"	d
VI_PATH_BUTT	include/hi_comm_vi.h	/^    VI_PATH_BUTT$/;"	e	enum:hiVI_DATA_PATH_E
VI_PATH_BYPASS	include/hi_comm_vi.h	/^    VI_PATH_BYPASS    = 0,        \/* ISP bypass *\/$/;"	e	enum:hiVI_DATA_PATH_E
VI_PATH_ISP	include/hi_comm_vi.h	/^    VI_PATH_ISP       = 1,        \/* ISP enable *\/$/;"	e	enum:hiVI_DATA_PATH_E
VI_PATH_RAW	include/hi_comm_vi.h	/^    VI_PATH_RAW       = 2,        \/* Capture raw data, for debug *\/$/;"	e	enum:hiVI_DATA_PATH_E
VI_PAUSE	sample/common/sample_comm.h	117;"	d
VI_PMF_ATTR_S	include/hi_comm_vi.h	/^}VI_PMF_ATTR_S;$/;"	t	typeref:struct:hiVI_PMF_ATTR_S
VI_PT0_INT	component/isp/firmware/drv/isp.c	68;"	d	file:
VI_PT0_INT_ERR	component/isp/firmware/drv/isp.c	70;"	d	file:
VI_PT0_INT_FSTART	component/isp/firmware/drv/isp.c	69;"	d	file:
VI_PT0_INT_MASK	component/isp/firmware/drv/isp.c	67;"	d	file:
VI_RAW_DATA_INFO_S	include/hi_comm_vi.h	/^}VI_RAW_DATA_INFO_S;$/;"	t	typeref:struct:__anon82
VI_RAW_FRAME_INFO_S	include/hi_comm_vi.h	/^}VI_RAW_FRAME_INFO_S;$/;"	t	typeref:struct:hiVI_RAW_FRAME_INFO_S
VI_REG_BASE	component/isp/include/hi_vreg.h	46;"	d
VI_REG_BASE	include/hi_vreg.h	46;"	d
VI_REG_SIZE	component/isp/include/hi_vreg.h	47;"	d
VI_REG_SIZE	include/hi_vreg.h	47;"	d
VI_REPHASE_MODE_BINNING_1_2	include/hi_comm_vi.h	/^	VI_REPHASE_MODE_BINNING_1_2	= 3,  		\/* binning 1\/2*\/$/;"	e	enum:hiVI_REPHASE_MODE_E
VI_REPHASE_MODE_BINNING_1_3	include/hi_comm_vi.h	/^	VI_REPHASE_MODE_BINNING_1_3	= 4,		\/* binning 1\/3*\/$/;"	e	enum:hiVI_REPHASE_MODE_E
VI_REPHASE_MODE_BUTT	include/hi_comm_vi.h	/^	VI_REPHASE_MODE_BUTT$/;"	e	enum:hiVI_REPHASE_MODE_E
VI_REPHASE_MODE_E	include/hi_comm_vi.h	/^}VI_REPHASE_MODE_E;$/;"	t	typeref:enum:hiVI_REPHASE_MODE_E
VI_REPHASE_MODE_NONE	include/hi_comm_vi.h	/^	VI_REPHASE_MODE_NONE 		= 0,$/;"	e	enum:hiVI_REPHASE_MODE_E
VI_REPHASE_MODE_SKIP_1_2	include/hi_comm_vi.h	/^	VI_REPHASE_MODE_SKIP_1_2	= 1,		\/*skip 1\/2*\/$/;"	e	enum:hiVI_REPHASE_MODE_E
VI_REPHASE_MODE_SKIP_1_3	include/hi_comm_vi.h	/^	VI_REPHASE_MODE_SKIP_1_3	= 2,			\/* skip 1\/3 *\/$/;"	e	enum:hiVI_REPHASE_MODE_E
VI_SCAN_BUTT	include/hi_comm_vi.h	/^    VI_SCAN_BUTT,$/;"	e	enum:hiVI_SCAN_MODE_E
VI_SCAN_INTERLACED	include/hi_comm_vi.h	/^    VI_SCAN_INTERLACED  = 0,$/;"	e	enum:hiVI_SCAN_MODE_E
VI_SCAN_MODE_E	include/hi_comm_vi.h	/^} VI_SCAN_MODE_E;$/;"	t	typeref:enum:hiVI_SCAN_MODE_E
VI_SCAN_PROGRESSIVE	include/hi_comm_vi.h	/^    VI_SCAN_PROGRESSIVE,$/;"	e	enum:hiVI_SCAN_MODE_E
VI_SEND_RAW_TIMEOUT_S	component/isp/firmware/drv/mkp_vi.h	/^} VI_SEND_RAW_TIMEOUT_S;$/;"	t	typeref:struct:hiVI_SEND_RAW_TIMEOUT_S
VI_SNAP_ATTR_S	include/hi_comm_vi.h	/^}VI_SNAP_ATTR_S;$/;"	t	typeref:struct:hiVI_SNAP_ATTR_S
VI_SNAP_NORMAL_ATTR_S	include/hi_comm_vi.h	/^}VI_SNAP_NORMAL_ATTR_S;$/;"	t	typeref:struct:hiVI_SNAP_NORMAL_ATTR_S
VI_SNAP_PRO_ATTR_S	include/hi_comm_vi.h	/^}VI_SNAP_PRO_ATTR_S;$/;"	t	typeref:struct:hiVI_SNAP_HDR_ATTR_S
VI_SNAP_USER_ATTR_S	include/hi_comm_vi.h	/^}VI_SNAP_USER_ATTR_S;$/;"	t	typeref:struct:hiVI_SNAP_USER_ATTR_S
VI_STITCH_CORRECTION_ATTR_S	include/hi_comm_vi.h	/^}VI_STITCH_CORRECTION_ATTR_S;$/;"	t	typeref:struct:hiVI_STITCH_CORRECTION_ATTR_S
VI_SYNC_CFG_S	include/hi_comm_vi.h	/^} VI_SYNC_CFG_S;$/;"	t	typeref:struct:hiVI_SYNC_CFG_S
VI_SetCalibrateAttr	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32  VI_SetCalibrateAttr(VI_DEV ViDev, VI_FPN_ATTR_S *pstFPNAttr)$/;"	f
VI_TIMING_BLANK_S	include/hi_comm_vi.h	/^}VI_TIMING_BLANK_S;$/;"	t	typeref:struct:hiVI_TIMING_BLANK_S
VI_TRACE	component/isp/firmware/drv/mkp_vi.h	45;"	d
VI_USERPIC_ATTR_S	include/hi_comm_vi.h	/^} VI_USERPIC_ATTR_S;$/;"	t	typeref:struct:hiVI_USERPIC_ATTR_S
VI_USERPIC_BGC_S	include/hi_comm_vi.h	/^} VI_USERPIC_BGC_S;$/;"	t	typeref:struct:hiVI_USERPIC_BGC_S
VI_USERPIC_MODE_BGC	include/hi_comm_vi.h	/^    VI_USERPIC_MODE_BGC,                \/* Background picture only with a color *\/$/;"	e	enum:hi_VI_USERPIC_MODE_E
VI_USERPIC_MODE_BUTT	include/hi_comm_vi.h	/^    VI_USERPIC_MODE_BUTT,$/;"	e	enum:hi_VI_USERPIC_MODE_E
VI_USERPIC_MODE_E	include/hi_comm_vi.h	/^} VI_USERPIC_MODE_E;$/;"	t	typeref:enum:hi_VI_USERPIC_MODE_E
VI_USERPIC_MODE_PIC	include/hi_comm_vi.h	/^    VI_USERPIC_MODE_PIC = 0,            \/* YUV picture *\/$/;"	e	enum:hi_VI_USERPIC_MODE_E
VI_USR_GET_FRM_TIMEOUT_S	component/isp/firmware/drv/mkp_vi.h	/^} VI_USR_GET_FRM_TIMEOUT_S;$/;"	t	typeref:struct:hiVI_USR_GET_FRM_TIMEOUT_S
VI_USR_GET_RAW_TIMEOUT_S	component/isp/firmware/drv/mkp_vi.h	/^} VI_USR_GET_RAW_TIMEOUT_S;$/;"	t	typeref:struct:hiVI_USR_GET_RAW_TIMEOUT_S
VI_USR_SEND_RAW_TIMEOUT_S	component/isp/firmware/drv/mkp_vi.h	/^} VI_USR_SEND_RAW_TIMEOUT_S;$/;"	t	typeref:struct:hiVI_USR_SEND_RAW_TIMEOUT_S
VI_VSYNC_E	include/hi_comm_vi.h	/^} VI_VSYNC_E;$/;"	t	typeref:enum:hiVI_VSYNC_E
VI_VSYNC_FIELD	include/hi_comm_vi.h	/^    VI_VSYNC_FIELD = 0,           \/* Field\/toggle mode:a signal reversal means a new frame or a field *\/$/;"	e	enum:hiVI_VSYNC_E
VI_VSYNC_NEG_E	include/hi_comm_vi.h	/^} VI_VSYNC_NEG_E;$/;"	t	typeref:enum:hiVI_VSYNC_NEG_E
VI_VSYNC_NEG_HIGH	include/hi_comm_vi.h	/^    VI_VSYNC_NEG_HIGH = 0,        \/*if VIU_VSYNC_E = VIU_VSYNC_FIELD,then the vertical synchronization signal of even field is high-level,$/;"	e	enum:hiVI_VSYNC_NEG_E
VI_VSYNC_NEG_LOW	include/hi_comm_vi.h	/^    VI_VSYNC_NEG_LOW              \/*if VIU_VSYNC_E = VIU_VSYNC_FIELD,then the vertical synchronization signal of even field is low-level,$/;"	e	enum:hiVI_VSYNC_NEG_E
VI_VSYNC_NORM_PULSE	include/hi_comm_vi.h	/^    VI_VSYNC_NORM_PULSE = 0,      \/* the vertical synchronization is pusle mode, a pusle means a new frame or field  *\/$/;"	e	enum:hiVI_VSYNC_VALID_E
VI_VSYNC_PULSE	include/hi_comm_vi.h	/^    VI_VSYNC_PULSE,               \/* Pusle\/effective mode:a pusle or an effective signal means a new frame or a field *\/$/;"	e	enum:hiVI_VSYNC_E
VI_VSYNC_VALID_E	include/hi_comm_vi.h	/^} VI_VSYNC_VALID_E;$/;"	t	typeref:enum:hiVI_VSYNC_VALID_E
VI_VSYNC_VALID_NEG_E	include/hi_comm_vi.h	/^} VI_VSYNC_VALID_NEG_E;$/;"	t	typeref:enum:hiVI_VSYNC_VALID_NEG_E
VI_VSYNC_VALID_NEG_HIGH	include/hi_comm_vi.h	/^    VI_VSYNC_VALID_NEG_HIGH = 0,  \/*if VI_VSYNC_VALID_E = VI_VSYNC_NORM_PULSE,a positive pulse means vertical synchronization pulse;$/;"	e	enum:hiVI_VSYNC_VALID_NEG_E
VI_VSYNC_VALID_NEG_LOW	include/hi_comm_vi.h	/^    VI_VSYNC_VALID_NEG_LOW        \/*if VI_VSYNC_VALID_E = VI_VSYNC_NORM_PULSE,a negative pulse means vertical synchronization pulse;$/;"	e	enum:hiVI_VSYNC_VALID_NEG_E
VI_VSYNC_VALID_SINGAL	include/hi_comm_vi.h	/^    VI_VSYNC_VALID_SINGAL,        \/* the vertical synchronization is effective mode, a effective signal means a new frame or field *\/$/;"	e	enum:hiVI_VSYNC_VALID_E
VI_WAY	include/hi_common.h	/^typedef HI_S32 VI_WAY;$/;"	t
VI_WDR_ATTR_S	include/hi_comm_vi.h	/^}VI_WDR_ATTR_S;$/;"	t	typeref:struct:hiVI_ISP_WDR_ATTR_S
VI_WORK_MODE_1Multiplex	include/hi_comm_vi.h	/^    VI_WORK_MODE_1Multiplex = 0,    \/* 1 Multiplex mode *\/$/;"	e	enum:hiVI_WORK_MODE_E
VI_WORK_MODE_2Multiplex	include/hi_comm_vi.h	/^    VI_WORK_MODE_2Multiplex,        \/* 2 Multiplex mode *\/$/;"	e	enum:hiVI_WORK_MODE_E
VI_WORK_MODE_4Multiplex	include/hi_comm_vi.h	/^    VI_WORK_MODE_4Multiplex,        \/* 4 Multiplex mode *\/$/;"	e	enum:hiVI_WORK_MODE_E
VI_WORK_MODE_BUTT	include/hi_comm_vi.h	/^    VI_WORK_MODE_BUTT$/;"	e	enum:hiVI_WORK_MODE_E
VI_WORK_MODE_E	include/hi_comm_vi.h	/^} VI_WORK_MODE_E;$/;"	t	typeref:enum:hiVI_WORK_MODE_E
VI_init	init/sdk_init.c	/^static HI_S32 VI_init(void)$/;"	f	file:
VMAX_1080P30	component/isp/sensor/sony_imx222/imx222_cmos.c	49;"	d	file:
VMAX_1080P30_LINEAR	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	58;"	d	file:
VMAX_1080P30_LINEAR	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	60;"	d	file:
VMAX_720P30_LINEAR	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	53;"	d	file:
VMAX_720P30_LINEAR	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	63;"	d	file:
VMAX_720P30_LINEAR	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	63;"	d	file:
VMAX_720P60	component/isp/sensor/sony_imx222/imx222_cmos.c	50;"	d	file:
VMAX_960P30_LINEAR	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	64;"	d	file:
VMAX_960P30_LINEAR	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	64;"	d	file:
VMAX_ADDR	component/isp/sensor/sony_imx222/imx222_cmos.c	44;"	d	file:
VMAX_ADDR_H	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	54;"	d	file:
VMAX_ADDR_H	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	47;"	d	file:
VMAX_ADDR_H	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	54;"	d	file:
VMAX_ADDR_H	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	54;"	d	file:
VMAX_ADDR_H	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	56;"	d	file:
VMAX_ADDR_L	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	55;"	d	file:
VMAX_ADDR_L	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	48;"	d	file:
VMAX_ADDR_L	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	55;"	d	file:
VMAX_ADDR_L	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	55;"	d	file:
VMAX_ADDR_L	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	57;"	d	file:
VMAX_OV9732_720P30_LINEAR	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	45;"	d	file:
VOU_Chn_HandleSig	tools/vou_chn_dump.c	/^void VOU_Chn_HandleSig(HI_S32 signo)$/;"	f
VOU_TOOL_HandleSig	tools/vou_screen_dump.c	/^void VOU_TOOL_HandleSig(HI_S32 signo)$/;"	f
VOU_VREG_BASE	component/isp/include/hi_vreg.h	71;"	d
VOU_VREG_BASE	include/hi_vreg.h	71;"	d
VOU_ZOOM_IN_BUTT	include/hi_comm_vo.h	/^    VOU_ZOOM_IN_BUTT$/;"	e	enum:hiVOU_ZOOM_IN_E
VOU_ZOOM_IN_E	include/hi_comm_vo.h	/^} VOU_ZOOM_IN_E;$/;"	t	typeref:enum:hiVOU_ZOOM_IN_E
VOU_ZOOM_IN_RATIO	include/hi_comm_vo.h	/^    VOU_ZOOM_IN_RATIO,          \/* zoom in by ratio *\/$/;"	e	enum:hiVOU_ZOOM_IN_E
VOU_ZOOM_IN_RECT	include/hi_comm_vo.h	/^    VOU_ZOOM_IN_RECT = 0,       \/* zoom in by rect *\/$/;"	e	enum:hiVOU_ZOOM_IN_E
VO_BORDER_S	include/hi_comm_vo.h	/^}VO_BORDER_S;$/;"	t	typeref:struct:hiVO_BORDER_S
VO_CHECK_RET	tools/vo_video_csc_config.c	35;"	d	file:
VO_CHN	include/hi_common.h	/^typedef HI_S32 VO_CHN;$/;"	t
VO_CHN_ATTR_S	include/hi_comm_vo.h	/^}VO_CHN_ATTR_S;$/;"	t	typeref:struct:hiVO_CHN_ATTR_S
VO_CSC_MATRIX_BT601_TO_BT709	include/hi_comm_vo.h	/^    VO_CSC_MATRIX_BT601_TO_BT709,$/;"	e	enum:hiVO_CSC_MATRIX_E
VO_CSC_MATRIX_BT601_TO_RGB_PC	include/hi_comm_vo.h	/^    VO_CSC_MATRIX_BT601_TO_RGB_PC,$/;"	e	enum:hiVO_CSC_MATRIX_E
VO_CSC_MATRIX_BT709_TO_BT601	include/hi_comm_vo.h	/^    VO_CSC_MATRIX_BT709_TO_BT601,$/;"	e	enum:hiVO_CSC_MATRIX_E
VO_CSC_MATRIX_BT709_TO_RGB_PC	include/hi_comm_vo.h	/^    VO_CSC_MATRIX_BT709_TO_RGB_PC,$/;"	e	enum:hiVO_CSC_MATRIX_E
VO_CSC_MATRIX_BUTT	include/hi_comm_vo.h	/^    VO_CSC_MATRIX_BUTT$/;"	e	enum:hiVO_CSC_MATRIX_E
VO_CSC_MATRIX_E	include/hi_comm_vo.h	/^} VO_CSC_MATRIX_E;$/;"	t	typeref:enum:hiVO_CSC_MATRIX_E
VO_CSC_MATRIX_IDENTITY	include/hi_comm_vo.h	/^    VO_CSC_MATRIX_IDENTITY = 0,$/;"	e	enum:hiVO_CSC_MATRIX_E
VO_CSC_MATRIX_RGB_TO_BT601_PC	include/hi_comm_vo.h	/^    VO_CSC_MATRIX_RGB_TO_BT601_PC,$/;"	e	enum:hiVO_CSC_MATRIX_E
VO_CSC_MATRIX_RGB_TO_BT709_PC	include/hi_comm_vo.h	/^    VO_CSC_MATRIX_RGB_TO_BT709_PC,$/;"	e	enum:hiVO_CSC_MATRIX_E
VO_CSC_S	include/hi_comm_vo.h	/^} VO_CSC_S;$/;"	t	typeref:struct:hiVO_CSC_S
VO_DEFAULT_CHN	include/hi_comm_vo.h	203;"	d
VO_DEF_CHN_BUF_LEN	include/hi_comm_vo.h	25;"	d
VO_DEF_DISP_BUF_LEN	include/hi_comm_vo.h	26;"	d
VO_DEF_VIRT_BUF_LEN	include/hi_comm_vo.h	27;"	d
VO_DEV	include/hi_common.h	/^typedef HI_S32 VO_DEV;$/;"	t
VO_DISPLAY_FIELD_E	include/hi_comm_vo.h	/^} VO_DISPLAY_FIELD_E;$/;"	t	typeref:enum:hiVO_DISPLAY_FIELD_E
VO_FIELD_BOTH	include/hi_comm_vo.h	/^    VO_FIELD_BOTH,                \/* top and bottom field*\/$/;"	e	enum:hiVO_DISPLAY_FIELD_E
VO_FIELD_BOTTOM	include/hi_comm_vo.h	/^    VO_FIELD_BOTTOM,              \/* bottom field*\/$/;"	e	enum:hiVO_DISPLAY_FIELD_E
VO_FIELD_BUTT	include/hi_comm_vo.h	/^    VO_FIELD_BUTT$/;"	e	enum:hiVO_DISPLAY_FIELD_E
VO_FIELD_TOP	include/hi_comm_vo.h	/^    VO_FIELD_TOP,                 \/* top field*\/$/;"	e	enum:hiVO_DISPLAY_FIELD_E
VO_GRP	include/hi_common.h	/^typedef HI_S32 VO_GRP;$/;"	t
VO_INTF_BT1120	include/hi_comm_vo.h	189;"	d
VO_INTF_BT656	include/hi_comm_vo.h	188;"	d
VO_INTF_BT656_H	include/hi_comm_vo.h	192;"	d
VO_INTF_BT656_L	include/hi_comm_vo.h	193;"	d
VO_INTF_CVBS	include/hi_comm_vo.h	185;"	d
VO_INTF_HDMI	include/hi_comm_vo.h	190;"	d
VO_INTF_LCD	include/hi_comm_vo.h	191;"	d
VO_INTF_LCD_16BIT	include/hi_comm_vo.h	196;"	d
VO_INTF_LCD_24BIT	include/hi_comm_vo.h	197;"	d
VO_INTF_LCD_6BIT	include/hi_comm_vo.h	194;"	d
VO_INTF_LCD_8BIT	include/hi_comm_vo.h	195;"	d
VO_INTF_SYNC_E	include/hi_comm_vo.h	/^} VO_INTF_SYNC_E;$/;"	t	typeref:enum:hiVO_INTF_SYNC_E
VO_INTF_TYPE_E	include/hi_comm_vo.h	/^typedef HI_U32 VO_INTF_TYPE_E;$/;"	t
VO_INTF_VGA	include/hi_comm_vo.h	187;"	d
VO_INTF_YPBPR	include/hi_comm_vo.h	186;"	d
VO_LAYER	include/hi_common.h	/^typedef HI_S32 VO_LAYER;$/;"	t
VO_MAX_CHN_NUM	include/hi_defines.h	197;"	d
VO_MAX_DEV_NUM	include/hi_defines.h	193;"	d
VO_MAX_GFX_LAYER_PER_DEV	include/hi_defines.h	202;"	d
VO_MAX_GRAPHICS_LAYER_NUM	include/hi_defines.h	203;"	d
VO_MAX_LAYER_IN_DEV	include/hi_defines.h	198;"	d
VO_MAX_LAYER_NUM	include/hi_defines.h	194;"	d
VO_MAX_PRIORITY	include/hi_defines.h	206;"	d
VO_MAX_TOLERATE	include/hi_defines.h	208;"	d
VO_MAX_ZOOM_RATIO	include/hi_defines.h	191;"	d
VO_MIN_CHN_HEIGHT	include/hi_defines.h	189;"	d
VO_MIN_CHN_LINE	include/hi_defines.h	199;"	d
VO_MIN_CHN_WIDTH	include/hi_defines.h	188;"	d
VO_MIN_TOLERATE	include/hi_defines.h	207;"	d
VO_MODE_1MUX	sample/common/sample_comm.h	/^    VO_MODE_1MUX = 0,$/;"	e	enum:sample_vo_mode_e
VO_MODE_2MUX	sample/common/sample_comm.h	/^    VO_MODE_2MUX = 1,$/;"	e	enum:sample_vo_mode_e
VO_MODE_BUTT	sample/common/sample_comm.h	/^    VO_MODE_BUTT$/;"	e	enum:sample_vo_mode_e
VO_MODULE_PARAMS_S	include/hi_module_param.h	/^}VO_MODULE_PARAMS_S;$/;"	t	typeref:struct:hiVO_MODULE_PARAMS_S
VO_OUTPUT_1024x768_60	include/hi_comm_vo.h	/^    VO_OUTPUT_1024x768_60,           \/* VESA 1024 x 768 at 60 Hz (non-interlaced) *\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_1080I50	include/hi_comm_vo.h	/^    VO_OUTPUT_1080I50,$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_1080I60	include/hi_comm_vo.h	/^    VO_OUTPUT_1080I60,    $/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_1080P24	include/hi_comm_vo.h	/^    VO_OUTPUT_1080P24,$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_1080P25	include/hi_comm_vo.h	/^    VO_OUTPUT_1080P25,$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_1080P30	include/hi_comm_vo.h	/^    VO_OUTPUT_1080P30,$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_1080P50	include/hi_comm_vo.h	/^    VO_OUTPUT_1080P50,$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_1080P60	include/hi_comm_vo.h	/^    VO_OUTPUT_1080P60,            $/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_1280x1024_60	include/hi_comm_vo.h	/^    VO_OUTPUT_1280x1024_60,          \/* VESA 1280 x 1024 at 60 Hz (non-interlaced) *\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_1280x800_60	include/hi_comm_vo.h	/^    VO_OUTPUT_1280x800_60,           \/* 1280*800@60Hz VGA@60Hz*\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_1366x768_60	include/hi_comm_vo.h	/^    VO_OUTPUT_1366x768_60,           \/* VESA 1366 x 768 at 60 Hz (non-interlaced) *\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_1440x900_60	include/hi_comm_vo.h	/^    VO_OUTPUT_1440x900_60,           \/* VESA 1440 x 900 at 60 Hz (non-interlaced) CVT Compliant *\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_1600x1200_60	include/hi_comm_vo.h	/^    VO_OUTPUT_1600x1200_60,          \/* VESA 1600 x 1200 at 60 Hz (non-interlaced) *\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_1680x1050_60	include/hi_comm_vo.h	/^    VO_OUTPUT_1680x1050_60,          \/* VESA 1680 x 1050 at 60 Hz (non-interlaced) *\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_1920x1200_60	include/hi_comm_vo.h	/^    VO_OUTPUT_1920x1200_60,          \/* VESA 1920 x 1600 at 60 Hz (non-interlaced) CVT (Reduced Blanking)*\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_240X320_50	include/hi_comm_vo.h	/^    VO_OUTPUT_240X320_50,            \/* For ili9341 at 50 Hz (6bit) *\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_240X320_60	include/hi_comm_vo.h	/^    VO_OUTPUT_240X320_60,            \/* For ili9341 at 60 Hz (16bit) *\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_320X240_50	include/hi_comm_vo.h	/^    VO_OUTPUT_320X240_50,            \/* For ili9342 at 50 Hz (6bit) *\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_320X240_60	include/hi_comm_vo.h	/^    VO_OUTPUT_320X240_60,            \/* For ota5182 at 60 Hz (8bit) *\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_3840x2160_30	include/hi_comm_vo.h	/^    VO_OUTPUT_3840x2160_30,          \/* 3840x2160_30 *\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_480P60	include/hi_comm_vo.h	/^    VO_OUTPUT_480P60,$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_576P50	include/hi_comm_vo.h	/^    VO_OUTPUT_576P50,$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_640x480_60	include/hi_comm_vo.h	/^    VO_OUTPUT_640x480_60,            \/* VESA 640 x 480 at 60 Hz (non-interlaced) CVT *\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_720P50	include/hi_comm_vo.h	/^    VO_OUTPUT_720P50, $/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_720P60	include/hi_comm_vo.h	/^    VO_OUTPUT_720P60,   $/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_800X600_50	include/hi_comm_vo.h	/^    VO_OUTPUT_800X600_50,            \/* For LCD at 50 Hz (24bit) *\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_800x600_60	include/hi_comm_vo.h	/^    VO_OUTPUT_800x600_60,            \/* VESA 800 x 600 at 60 Hz (non-interlaced) *\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_960H_NTSC	include/hi_comm_vo.h	/^    VO_OUTPUT_960H_NTSC,             \/* ITU-R BT.1302 960 x 480 at 60 Hz (interlaced)*\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_960H_PAL	include/hi_comm_vo.h	/^    VO_OUTPUT_960H_PAL,              \/* ITU-R BT.1302 960 x 576 at 50 Hz (interlaced)*\/$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_BUTT	include/hi_comm_vo.h	/^    VO_OUTPUT_BUTT$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_NTSC	include/hi_comm_vo.h	/^    VO_OUTPUT_NTSC,$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_PAL	include/hi_comm_vo.h	/^    VO_OUTPUT_PAL = 0,$/;"	e	enum:hiVO_INTF_SYNC_E
VO_OUTPUT_USER	include/hi_comm_vo.h	/^    VO_OUTPUT_USER,$/;"	e	enum:hiVO_INTF_SYNC_E
VO_PART_MODE_BUTT	include/hi_comm_vo.h	/^	VO_PART_MODE_BUTT$/;"	e	enum:hiVO_PART_MODE_E
VO_PART_MODE_E	include/hi_comm_vo.h	/^} VO_PART_MODE_E;$/;"	t	typeref:enum:hiVO_PART_MODE_E
VO_PART_MODE_MULTI	include/hi_comm_vo.h	/^	VO_PART_MODE_MULTI	= 1,		\/* muliti partition, each partition is a hardware cell *\/$/;"	e	enum:hiVO_PART_MODE_E
VO_PART_MODE_SINGLE	include/hi_comm_vo.h	/^    VO_PART_MODE_SINGLE	= 0,		\/* single partition, which use software to make multi-picture in one hardware cell *\/$/;"	e	enum:hiVO_PART_MODE_E
VO_PUB_ATTR_S	include/hi_comm_vo.h	/^} VO_PUB_ATTR_S;$/;"	t	typeref:struct:hiVO_PUB_ATTR_S
VO_QUERY_STATUS_S	include/hi_comm_vo.h	/^} VO_QUERY_STATUS_S;$/;"	t	typeref:struct:hiVO_QUERY_STATUS_S
VO_REGION_INFO_S	include/hi_comm_vo.h	/^}VO_REGION_INFO_S;$/;"	t	typeref:struct:hiVO_REGION_INFO_S
VO_SYNC_INFO_S	include/hi_comm_vo.h	/^} VO_SYNC_INFO_S;$/;"	t	typeref:struct:tagVO_SYNC_INFO_S
VO_VIDEO_LAYER_ATTR_S	include/hi_comm_vo.h	/^} VO_VIDEO_LAYER_ATTR_S;$/;"	t	typeref:struct:hiVO_VIDEO_LAYER_ATTR_S
VO_WBC	include/hi_common.h	/^typedef HI_S32 VO_WBC;$/;"	t
VO_ZOOM_ATTR_S	include/hi_comm_vo.h	/^} VO_ZOOM_ATTR_S;$/;"	t	typeref:struct:hiVO_ZOOM_ATTR_S
VO_ZOOM_RATIO_S	include/hi_comm_vo.h	/^} VO_ZOOM_RATIO_S;$/;"	t	typeref:struct:hiVO_ZOOM_RATIO_S
VO_init	init/sdk_init.c	/^static HI_S32 VO_init(void)$/;"	f	file:
VPATH	component/isp/firmware/src/Makefile	/^VPATH = $(subst -S, ,$(SRC_DIR))$/;"	m
VPP_VREG_BASE	component/isp/include/hi_vreg.h	69;"	d
VPP_VREG_BASE	include/hi_vreg.h	69;"	d
VPSS_CHN	include/hi_comm_vpss.h	/^typedef   HI_S32 VPSS_CHN;$/;"	t
VPSS_CHN0	include/hi_comm_vpss.h	55;"	d
VPSS_CHN1	include/hi_comm_vpss.h	56;"	d
VPSS_CHN2	include/hi_comm_vpss.h	57;"	d
VPSS_CHN3	include/hi_comm_vpss.h	58;"	d
VPSS_CHN_ATTR_S	include/hi_comm_vpss.h	/^}VPSS_CHN_ATTR_S;$/;"	t	typeref:struct:hiVPSS_CHN_ATTR_S
VPSS_CHN_MODE_AUTO	include/hi_comm_vpss.h	/^    VPSS_CHN_MODE_AUTO = 0, \/*Auto mode*\/$/;"	e	enum:hiVPSS_CHN_MODE_E
VPSS_CHN_MODE_E	include/hi_comm_vpss.h	/^}VPSS_CHN_MODE_E;$/;"	t	typeref:enum:hiVPSS_CHN_MODE_E
VPSS_CHN_MODE_S	include/hi_comm_vpss.h	/^}VPSS_CHN_MODE_S;$/;"	t	typeref:struct:hiVPSS_CHN_MODE_S
VPSS_CHN_MODE_USER	include/hi_comm_vpss.h	/^    VPSS_CHN_MODE_USER  =1 \/*User mode*\/$/;"	e	enum:hiVPSS_CHN_MODE_E
VPSS_CHN_PARAM_S	include/hi_comm_vpss.h	/^} VPSS_CHN_PARAM_S;$/;"	t	typeref:struct:hiVPSS_CHN_PARAM_S
VPSS_CROP_ABS_COOR	include/hi_comm_vpss.h	/^    VPSS_CROP_ABS_COOR          \/*Absolute coordinate*\/$/;"	e	enum:hiVPSS_CROP_COORDINATE_E
VPSS_CROP_COORDINATE_E	include/hi_comm_vpss.h	/^}VPSS_CROP_COORDINATE_E;$/;"	t	typeref:enum:hiVPSS_CROP_COORDINATE_E
VPSS_CROP_INFO_S	include/hi_comm_vpss.h	/^}VPSS_CROP_INFO_S;$/;"	t	typeref:struct:hiVPSS_CROP_INFO_S
VPSS_CROP_RATIO_COOR	include/hi_comm_vpss.h	/^    VPSS_CROP_RATIO_COOR = 0,   \/*Ratio coordinate*\/$/;"	e	enum:hiVPSS_CROP_COORDINATE_E
VPSS_Chn_Dump_HandleSig	tools/vpss_chn_dump.c	/^void VPSS_Chn_Dump_HandleSig(HI_S32 signo)$/;"	f
VPSS_DIE_MODE_AUTO	include/hi_comm_vpss.h	/^    VPSS_DIE_MODE_AUTO      = 0,$/;"	e	enum:hiVPSS_DIE_MODE_E
VPSS_DIE_MODE_BUTT	include/hi_comm_vpss.h	/^    VPSS_DIE_MODE_BUTT$/;"	e	enum:hiVPSS_DIE_MODE_E
VPSS_DIE_MODE_DIE	include/hi_comm_vpss.h	/^    VPSS_DIE_MODE_DIE       = 2,$/;"	e	enum:hiVPSS_DIE_MODE_E
VPSS_DIE_MODE_E	include/hi_comm_vpss.h	/^}VPSS_DIE_MODE_E;$/;"	t	typeref:enum:hiVPSS_DIE_MODE_E
VPSS_DIE_MODE_NODIE	include/hi_comm_vpss.h	/^    VPSS_DIE_MODE_NODIE     = 1,$/;"	e	enum:hiVPSS_DIE_MODE_E
VPSS_EXTCHN_MAX_IMAGE_HEIGHT	include/hi_defines.h	233;"	d
VPSS_EXTCHN_MAX_IMAGE_WIDTH	include/hi_defines.h	232;"	d
VPSS_EXT_CHN_ATTR_S	include/hi_comm_vpss.h	/^}VPSS_EXT_CHN_ATTR_S;$/;"	t	typeref:struct:hiVPSS_EXT_CHN_ATTR_S
VPSS_EXT_CHN_MAX_ZOOMIN	include/hi_defines.h	238;"	d
VPSS_EXT_CHN_MAX_ZOOMOUT	include/hi_defines.h	239;"	d
VPSS_FRAME_RATE_S	include/hi_comm_vpss.h	/^} VPSS_FRAME_RATE_S;$/;"	t	typeref:struct:hiVPSS_FRAME_RATE_S
VPSS_GRP	include/hi_comm_vpss.h	/^typedef   HI_S32 VPSS_GRP;$/;"	t
VPSS_GRP_ATTR_S	include/hi_comm_vpss.h	/^}VPSS_GRP_ATTR_S;$/;"	t	typeref:struct:hiVPSS_GRP_ATTR_S
VPSS_GRP_LEVEL2_PARAM_S	include/hi_comm_vpss.h	/^}VPSS_GRP_LEVEL2_PARAM_S;$/;"	t	typeref:struct:hiVPSS_GRP_LEVEL2_PARAM_S
VPSS_GRP_NRB_PARAM_S	include/hi_comm_vpss.h	/^}VPSS_GRP_NRB_PARAM_S;$/;"	t	typeref:struct:hiVPSS_GRP_NRB_PARAM_S
VPSS_GRP_NRS_PARAM_S	include/hi_comm_vpss.h	/^}VPSS_GRP_NRS_PARAM_S;$/;"	t	typeref:struct:hiVPSS_GRP_NRS_PARAM_S
VPSS_GRP_PARAM_S	include/hi_comm_vpss.h	/^}VPSS_GRP_PARAM_S;$/;"	t	typeref:struct:hiVPSS_GRP_PARAM_S
VPSS_GRP_PARAM_V2_S	include/hi_comm_vpss.h	/^} VPSS_GRP_PARAM_V2_S;$/;"	t	typeref:struct:__anon6
VPSS_GRP_SHARPEN_ATTR_S	include/hi_comm_vpss.h	/^} VPSS_GRP_SHARPEN_ATTR_S;$/;"	t	typeref:struct:hiVPSS_GRP_SHARPEN_ATTR_S
VPSS_GRP_SHARPEN_AUTO_ATTR_S	include/hi_comm_vpss.h	/^} VPSS_GRP_SHARPEN_AUTO_ATTR_S;$/;"	t	typeref:struct:hiVPSS_GRP_SHARPEN_AUTO_ATTR_S
VPSS_GRP_SHARPEN_MANUAL_ATTR_S	include/hi_comm_vpss.h	/^} VPSS_GRP_SHARPEN_MANUAL_ATTR_S;$/;"	t	typeref:struct:hiVPSS_GRP_SHARPEN_MANUAL_ATTR_S
VPSS_GRP_SHARPEN_TYPE_E	include/hi_comm_vpss.h	/^} VPSS_GRP_SHARPEN_TYPE_E;$/;"	t	typeref:enum:hiVPSS_GRP_SHARPEN_TYPE_E
VPSS_GRP_VPPNRB19CORE_S	include/hi_comm_vpss.h	/^typedef tV19zNRbCore VPSS_GRP_VPPNRB19CORE_S;$/;"	t
VPSS_GRP_VPPNRBCORE_S	include/hi_comm_vpss.h	/^} VPSS_GRP_VPPNRBCORE_S;$/;"	t	typeref:struct:__anon7
VPSS_GRP_VPPNRBEX_S	include/hi_comm_vpss.h	/^} VPSS_GRP_VPPNRBEX_S;$/;"	t	typeref:struct:__anon8
VPSS_GRP_VPPNRB_S	include/hi_comm_vpss.h	/^typedef tV19zNRb VPSS_GRP_VPPNRB_S;$/;"	t
VPSS_GRP_VPPNRS_S	include/hi_comm_vpss.h	/^}VPSS_GRP_VPPNRS_S;$/;"	t	typeref:struct:hiVPSS_GRP_VPPNRS_S
VPSS_GRP_VPPNRXCORE_S	include/hi_comm_vpss.h	/^} VPSS_GRP_VPPNRXCORE_S;  $/;"	t	typeref:struct:hiVPSS_GRP_VPPNRXCORE_S
VPSS_GRP_VPPNRXEX_S	include/hi_comm_vpss.h	/^}VPSS_GRP_VPPNRXEX_S;$/;"	t	typeref:struct:hiVPSS_GRP_VPPNRXEX_S
VPSS_GRP_VPPNRX_S	include/hi_comm_vpss.h	/^}VPSS_GRP_VPPNRX_S;$/;"	t	typeref:struct:hiVPSS_GRP_VPPNRX_S
VPSS_GRP_VPPNRZ_S	include/hi_comm_vpss.h	/^}VPSS_GRP_VPPNRZ_S;$/;"	t	typeref:struct:hiVPSS_GRP_VPPNRZ_S
VPSS_INVALID_CHN	include/hi_comm_vpss.h	59;"	d
VPSS_INVALID_FRMRATE	include/hi_comm_vpss.h	54;"	d
VPSS_LDC_ATTR_S	include/hi_comm_vpss.h	/^}VPSS_LDC_ATTR_S;$/;"	t	typeref:struct:hiVPSS_LDC_ATTR_S
VPSS_LOW_DELAY_INFO_S	include/hi_comm_vpss.h	/^}VPSS_LOW_DELAY_INFO_S;$/;"	t	typeref:struct:hiVPSS_LOW_DELAY_INFO_S
VPSS_MAX_CHN_NUM	include/hi_defines.h	223;"	d
VPSS_MAX_DELAY_CHN_NUM	include/hi_defines.h	224;"	d
VPSS_MAX_EXT_CHN_NUM	include/hi_defines.h	222;"	d
VPSS_MAX_GRP_NUM	include/hi_defines.h	219;"	d
VPSS_MAX_IMAGE_HEIGHT	include/hi_defines.h	230;"	d
VPSS_MAX_IMAGE_WIDTH	include/hi_defines.h	229;"	d
VPSS_MAX_PHY_CHN_NUM	include/hi_defines.h	221;"	d
VPSS_MAX_ZOOMIN	include/hi_defines.h	236;"	d
VPSS_MAX_ZOOMOUT	include/hi_defines.h	237;"	d
VPSS_MIN_IMAGE_HEIGHT	include/hi_defines.h	227;"	d
VPSS_MIN_IMAGE_WIDTH	include/hi_defines.h	226;"	d
VPSS_MODULE_PARAMS_S	include/hi_module_param.h	/^}VPSS_MODULE_PARAMS_S;$/;"	t	typeref:struct:hiVPSS_MODULE_PARAMS_S
VPSS_MOD_PARAM_S	include/hi_comm_vpss.h	/^}VPSS_MOD_PARAM_S;$/;"	t	typeref:struct:hiVPSS_PARAM_MOD_S
VPSS_NR_BUTT	include/hi_comm_vpss.h	/^    VPSS_NR_BUTT  $/;"	e	enum:hiVPSS_NR_VER_E
VPSS_NR_PARAM_U	include/hi_comm_vpss.h	/^}VPSS_NR_PARAM_U;$/;"	t	typeref:union:hiVPSS_NR_PARAM_U
VPSS_NR_PARAM_V1_S	include/hi_comm_vpss.h	/^} VPSS_NR_PARAM_V1_S;$/;"	t	typeref:struct:hiVPSS_NR_PARAM_V1_S
VPSS_NR_V1	include/hi_comm_vpss.h	/^    VPSS_NR_V1 = 1, $/;"	e	enum:hiVPSS_NR_VER_E
VPSS_NR_V2	include/hi_comm_vpss.h	/^    VPSS_NR_V2 = 2, $/;"	e	enum:hiVPSS_NR_VER_E
VPSS_NR_V3	include/hi_comm_vpss.h	/^    VPSS_NR_V3 = 3,$/;"	e	enum:hiVPSS_NR_VER_E
VPSS_NR_V4	include/hi_comm_vpss.h	/^    VPSS_NR_V4 = 4,$/;"	e	enum:hiVPSS_NR_VER_E
VPSS_NR_VER_E	include/hi_comm_vpss.h	/^}VPSS_NR_VER_E;$/;"	t	typeref:enum:hiVPSS_NR_VER_E
VPSS_REF_FROM_BUTT	include/hi_comm_vpss.h	/^    VPSS_REF_FROM_BUTT  $/;"	e	enum:hiVPSS_REF_SEL_MODE_E
VPSS_REF_FROM_CHN0	include/hi_comm_vpss.h	/^    VPSS_REF_FROM_CHN0 = 1, \/*reference frame from the CHN0   *\/$/;"	e	enum:hiVPSS_REF_SEL_MODE_E
VPSS_REF_FROM_RFR	include/hi_comm_vpss.h	/^    VPSS_REF_FROM_RFR  = 0, \/*reference frame from the rfr frame *\/$/;"	e	enum:hiVPSS_REF_SEL_MODE_E
VPSS_REF_SEL_MODE_E	include/hi_comm_vpss.h	/^}VPSS_REF_SEL_MODE_E;$/;"	t	typeref:enum:hiVPSS_REF_SEL_MODE_E
VPSS_REGION_INFO_S	include/hi_comm_vpss.h	/^}VPSS_REGION_INFO_S;$/;"	t	typeref:struct:hiVPSS_REGION_INFO_S
VPSS_Restore	tools/vpss_chn_dump.c	/^static HI_S32 VPSS_Restore(VPSS_GRP VpssGrp, VPSS_CHN VpssChn)$/;"	f	file:
VPSS_Restore	tools/vpss_src_dump.c	/^static HI_S32 VPSS_Restore(VPSS_GRP VpssGrp)$/;"	f	file:
VPSS_Src_Dump_HandleSig	tools/vpss_src_dump.c	/^void VPSS_Src_Dump_HandleSig(HI_S32 signo)$/;"	f
VPSS_init	init/sdk_init.c	/^static HI_S32 VPSS_init(void)$/;"	f	file:
VQE_EQ_BAND_NUM	include/hi_comm_aio.h	53;"	d
VQE_WORKSTATE_COMMON	include/hi_comm_aio.h	/^    VQE_WORKSTATE_COMMON  = 0,   \/* common environment, Applicable to the family of voice calls. *\/$/;"	e	enum:hiVQE_WORKSTATE_E
VQE_WORKSTATE_E	include/hi_comm_aio.h	/^} VQE_WORKSTATE_E;$/;"	t	typeref:enum:hiVQE_WORKSTATE_E
VQE_WORKSTATE_MUSIC	include/hi_comm_aio.h	/^    VQE_WORKSTATE_MUSIC   = 1,   \/* music environment , Applicable to the family of music environment. *\/$/;"	e	enum:hiVQE_WORKSTATE_E
VQE_WORKSTATE_NOISY	include/hi_comm_aio.h	/^    VQE_WORKSTATE_NOISY   = 2,   \/* noisy environment , Applicable to the noisy voice calls.  *\/$/;"	e	enum:hiVQE_WORKSTATE_E
VREG_ARGS_S	component/isp/firmware/vreg/hi_drv_vreg.h	/^} VREG_ARGS_S;$/;"	t	typeref:struct:hiVREG_ARGS_S
VREG_CHECK_OPEN	component/isp/firmware/vreg/hi_vreg.c	/^HI_S32 VREG_CHECK_OPEN(HI_VOID)$/;"	f
VREG_DRV_EXIT	component/isp/firmware/vreg/hi_drv_vreg.h	50;"	d
VREG_DRV_Exit	component/isp/firmware/vreg/hi_drv_vreg.c	/^HI_S32 VREG_DRV_Exit(HI_U32 u32BaseAddr)$/;"	f
VREG_DRV_GETADDR	component/isp/firmware/vreg/hi_drv_vreg.h	51;"	d
VREG_DRV_GetAddr	component/isp/firmware/vreg/hi_drv_vreg.c	/^HI_S32 VREG_DRV_GetAddr(HI_U32 u32BaseAddr, HI_U32 *pu32PhyAddr)$/;"	f
VREG_DRV_INIT	component/isp/firmware/vreg/hi_drv_vreg.h	49;"	d
VREG_DRV_Init	component/isp/firmware/vreg/hi_drv_vreg.c	/^HI_S32 VREG_DRV_Init(HI_U32 u32BaseAddr, HI_U32 u32Size)$/;"	f
VREG_DRV_ReleaseAll	component/isp/firmware/vreg/hi_drv_vreg.c	/^HI_VOID VREG_DRV_ReleaseAll(HI_VOID)$/;"	f
VREG_DRV_Search	component/isp/firmware/vreg/hi_drv_vreg.c	/^static inline VREG_ARGS_S *VREG_DRV_Search(HI_U32 u32BaseAddr)$/;"	f	file:
VREG_DRV_ioctl	component/isp/firmware/vreg/hi_drv_vreg.c	/^long VREG_DRV_ioctl(unsigned int cmd, unsigned long arg, void *private_data)$/;"	f
VREG_INC	component/isp/3a/sample_ae/Makefile	/^VREG_INC := $(ISP_PATH)\/firmware\/vreg$/;"	m
VREG_MAX_NUM	component/isp/include/hi_comm_isp.h	41;"	d
VREG_MAX_NUM	include/hi_comm_isp.h	41;"	d
VREG_MUNMAP_VIRTADDR	component/isp/firmware/vreg/hi_vreg.c	104;"	d	file:
VREG_SIZE_ALIGN	component/isp/include/hi_vreg.h	49;"	d
VREG_SIZE_ALIGN	include/hi_vreg.h	49;"	d
VReg_BaseAlign	component/isp/firmware/vreg/hi_vreg.c	/^static inline HI_U32 VReg_BaseAlign(HI_U32 u32BaseAddr)$/;"	f	file:
VReg_Exit	component/isp/firmware/vreg/hi_vreg.c	/^HI_S32 VReg_Exit(HI_U32 u32BaseAddr, HI_U32 u32Size)$/;"	f
VReg_GetVirtAddr	component/isp/firmware/vreg/hi_vreg.c	/^HI_U32 VReg_GetVirtAddr(HI_U32 u32BaseAddr)$/;"	f
VReg_GetVirtAddr_Vi	component/isp/firmware/vreg/hi_vreg.c	/^HI_U32 VReg_GetVirtAddr_Vi(HI_U32 u32BaseAddr)$/;"	f
VReg_Init	component/isp/firmware/vreg/hi_vreg.c	/^HI_S32 VReg_Init(HI_U32 u32BaseAddr, HI_U32 u32Size)$/;"	f
VReg_Match	component/isp/firmware/vreg/hi_vreg.c	/^static inline HI_VREG_ADDR_S *VReg_Match(HI_U32 u32BaseAddr)$/;"	f	file:
VReg_Munmap	component/isp/firmware/vreg/hi_vreg.c	/^HI_VOID VReg_Munmap(HI_VOID)$/;"	f
VReg_SizeAlign	component/isp/firmware/vreg/hi_vreg.c	/^static inline HI_U32 VReg_SizeAlign(HI_U32 u32Size)$/;"	f	file:
VbBlk	sample/common/sample_comm.h	/^    VB_BLK VbBlk;    $/;"	m	struct:sample_vi_frame_info_s
VeChnId	sample/region/sample_region.c	/^    VENC_CHN VeChnId;$/;"	m	struct:PTHREAD_VENC	file:
ViDev	include/hi_comm_vi.h	/^    VI_DEV ViDev;$/;"	m	struct:hiVI_CHN_BIND_ATTR_S
ViExtChn	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32 ViExtChn;$/;"	m	struct:IVE_MD	file:
ViWay	include/hi_comm_vi.h	/^    VI_WAY ViWay;$/;"	m	struct:hiVI_CHN_BIND_ATTR_S
VoChn	sample/tde/sample_tde.c	28;"	d	file:
VoDev	sample/hifb/sample_hifb.c	/^static VO_DEV VoDev = SAMPLE_VO_DEV_DSD0;$/;"	v	file:
VoDev	sample/tde/sample_tde.c	27;"	d	file:
VouBitValue	component/isp/firmware/drv/mkp_acm.c	73;"	d	file:
VpssChn	sample/region/sample_region.c	/^    VPSS_CHN VpssChn;$/;"	m	struct:hiRGN_OSD_REVERSE_INFO_S	file:
VpssChn	tools/vpss_chn_dump.c	/^static VPSS_CHN VpssChn = 0;$/;"	v	file:
VpssGrp	sample/region/sample_region.c	/^    VPSS_GRP VpssGrp;$/;"	m	struct:hiRGN_OSD_REVERSE_INFO_S	file:
VpssGrp	tools/vpss_chn_dump.c	/^static VPSS_GRP VpssGrp = 0;$/;"	v	file:
VpssGrp	tools/vpss_src_dump.c	/^static VPSS_GRP VpssGrp = 0;$/;"	v	file:
WATCHDOG_IOCTL_BASE	include/watchdog.h	15;"	d
WDIOC_GETBOOTSTATUS	include/watchdog.h	25;"	d
WDIOC_GETSTATUS	include/watchdog.h	24;"	d
WDIOC_GETSUPPORT	include/watchdog.h	23;"	d
WDIOC_GETTIMEOUT	include/watchdog.h	30;"	d
WDIOC_KEEPALIVE	include/watchdog.h	28;"	d
WDIOC_SETOPTIONS	include/watchdog.h	27;"	d
WDIOC_SETTIMEOUT	include/watchdog.h	29;"	d
WDIOF_CARDRESET	include/watchdog.h	43;"	d
WDIOF_EXTERN1	include/watchdog.h	40;"	d
WDIOF_EXTERN2	include/watchdog.h	41;"	d
WDIOF_FANFAULT	include/watchdog.h	39;"	d
WDIOF_KEEPALIVEPING	include/watchdog.h	48;"	d
WDIOF_MAGICCLOSE	include/watchdog.h	46;"	d
WDIOF_OVERHEAT	include/watchdog.h	38;"	d
WDIOF_POWEROVER	include/watchdog.h	44;"	d
WDIOF_POWERUNDER	include/watchdog.h	42;"	d
WDIOF_PRETIMEOUT	include/watchdog.h	47;"	d
WDIOF_SETTIMEOUT	include/watchdog.h	45;"	d
WDIOF_UNKNOWN	include/watchdog.h	35;"	d
WDIOS_DISABLECARD	include/watchdog.h	50;"	d
WDIOS_ENABLECARD	include/watchdog.h	51;"	d
WDIOS_TEMPPANIC	include/watchdog.h	52;"	d
WDIOS_UNKNOWN	include/watchdog.h	36;"	d
WDR_2TO1_OFFSET	component/isp/firmware/src/algorithms/isp_black_offset.c	31;"	d	file:
WDR_EXP_RATIO_SHIFT	component/isp/firmware/drv/mkp_isp.h	493;"	d
WDR_MODE_2To1_FRAME	include/hi_comm_video.h	/^    WDR_MODE_2To1_FRAME,$/;"	e	enum:hiWDR_MODE_E
WDR_MODE_2To1_FRAME_FULL_RATE	include/hi_comm_video.h	/^    WDR_MODE_2To1_FRAME_FULL_RATE,$/;"	e	enum:hiWDR_MODE_E
WDR_MODE_2To1_LINE	include/hi_comm_video.h	/^    WDR_MODE_2To1_LINE,$/;"	e	enum:hiWDR_MODE_E
WDR_MODE_3To1_FRAME	include/hi_comm_video.h	/^    WDR_MODE_3To1_FRAME,$/;"	e	enum:hiWDR_MODE_E
WDR_MODE_3To1_FRAME_FULL_RATE	include/hi_comm_video.h	/^    WDR_MODE_3To1_FRAME_FULL_RATE,$/;"	e	enum:hiWDR_MODE_E
WDR_MODE_3To1_LINE	include/hi_comm_video.h	/^    WDR_MODE_3To1_LINE,$/;"	e	enum:hiWDR_MODE_E
WDR_MODE_4To1_FRAME	include/hi_comm_video.h	/^    WDR_MODE_4To1_FRAME,$/;"	e	enum:hiWDR_MODE_E
WDR_MODE_4To1_FRAME_FULL_RATE	include/hi_comm_video.h	/^    WDR_MODE_4To1_FRAME_FULL_RATE,$/;"	e	enum:hiWDR_MODE_E
WDR_MODE_4To1_LINE	include/hi_comm_video.h	/^    WDR_MODE_4To1_LINE,$/;"	e	enum:hiWDR_MODE_E
WDR_MODE_BUILT_IN	include/hi_comm_video.h	/^    WDR_MODE_BUILT_IN,$/;"	e	enum:hiWDR_MODE_E
WDR_MODE_BUTT	include/hi_comm_video.h	/^    WDR_MODE_BUTT,$/;"	e	enum:hiWDR_MODE_E
WDR_MODE_E	include/hi_comm_video.h	/^} WDR_MODE_E;$/;"	t	typeref:enum:hiWDR_MODE_E
WDR_MODE_NONE	include/hi_comm_video.h	/^    WDR_MODE_NONE = 0,$/;"	e	enum:hiWDR_MODE_E
WDR_VC_NUM	include/hi_mipi.h	22;"	d
WIDTH_720	sample/hifb/sample_hifb.c	52;"	d	file:
WIDTH_LCD	sample/common/sample_comm.h	141;"	d
WIDTH_LCD	sample/common/sample_comm.h	148;"	d
WIDTH_LCD	sample/common/sample_comm.h	155;"	d
WINDOWS_INFO	component/isp/firmware/src/algorithms/isp_lsc.c	37;"	d	file:
WINDOWS_INFO	component/isp/firmware/src/algorithms/lsc_calib_info.h	35;"	d
WORK_MODE_BT1120	include/hi_mipi.h	/^    WORK_MODE_BT1120        = 0x4,$/;"	e	enum:__anon25
WORK_MODE_BUTT	include/hi_mipi.h	/^    WORK_MODE_BUTT$/;"	e	enum:__anon25
WORK_MODE_CMOS_18V	include/hi_mipi.h	/^    WORK_MODE_CMOS_18V      = 0x2,$/;"	e	enum:__anon25
WORK_MODE_CMOS_33V	include/hi_mipi.h	/^    WORK_MODE_CMOS_33V      = 0x4,$/;"	e	enum:__anon25
WORK_MODE_LVDS	include/hi_mipi.h	/^    WORK_MODE_LVDS          = 0x0,$/;"	e	enum:__anon25
WORK_MODE_MIPI	include/hi_mipi.h	/^    WORK_MODE_MIPI          = 0x1,$/;"	e	enum:__anon25
WRAP_MAX	include/hi_math.h	69;"	d
WRAP_MIN	include/hi_math.h	70;"	d
Weight	component/isp/sensor/hi_cmoscfg/hi_cmos_cfg.c	/^static int  Weight(const char *pcStr)$/;"	f	file:
Weight	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^static int  Weight(const char* b)$/;"	f	file:
YUV	include/hi_math.h	158;"	d
YUV_SHPLUMA_NUM	include/hi_comm_vpss.h	368;"	d
YUV_U	include/hi_math.h	160;"	d
YUV_V	include/hi_math.h	161;"	d
YUV_Y	include/hi_math.h	159;"	d
YhCoefPhyAddr	component/isp/firmware/drv/sys_ext.h	/^    HI_U32 YhCoefPhyAddr;$/;"	m	struct:__anon89
Yhrat	component/isp/firmware/drv/sys_ext.h	/^    HI_U32 Yhrat;$/;"	m	struct:__anon89
Yhstep	component/isp/firmware/drv/sys_ext.h	/^    HI_U32 Yhstep;$/;"	m	struct:__anon89
YvCoefPhyAddr	component/isp/firmware/drv/sys_ext.h	/^    HI_U32 YvCoefPhyAddr;$/;"	m	struct:__anon89
Yvrat	component/isp/firmware/drv/sys_ext.h	/^    HI_U32 Yvrat;$/;"	m	struct:__anon89
Yvstep	component/isp/firmware/drv/sys_ext.h	/^    HI_U32 Yvstep;$/;"	m	struct:__anon89
_ACODEC_H_	include/acodec.h	2;"	d
_DEV_EXT_H_	component/isp/firmware/drv/dev_ext.h	28;"	d
_DICTIONARY_H_	component/isp/iniparser/dictionary.h	24;"	d
_DICTIONARY_H_	include/dictionary.h	24;"	d
_EX__FILE_LINE	include/hi_debug.h	53;"	d
_HI_API_TDE2_H_	include/hi_tde_api.h	13;"	d
_HI_COMM_IVE_H_	include/hi_comm_ive.h	21;"	d
_HI_I2C_H	include/hi_i2c.h	2;"	d
_HI_IVE_H_	include/hi_ive.h	17;"	d
_HI_IVS_MD_H_	include/ivs_md.h	22;"	d
_HI_MD_H_	include/hi_md.h	20;"	d
_HI_MPI_IVE_H_	include/mpi_ive.h	21;"	d
_HI_SCENEAUTO_DEFINE_H_	sample/scene_auto/src/include/hi_sceneauto_define.h	2;"	d
_HPT_LIST_H_	include/list.h	33;"	d
_INIPARSER_H_	component/isp/iniparser/iniparser.h	13;"	d
_INIPARSER_H_	include/iniparser.h	13;"	d
_LINUX_WATCHDOG_H	include/watchdog.h	10;"	d
_SIGN	include/hi_math.h	44;"	d
_STRLIB_H_	component/isp/iniparser/strlib.h	23;"	d
_STRLIB_H_	include/strlib.h	23;"	d
__ACM_EXT_H__	component/isp/firmware/drv/acm_ext.h	18;"	d
__AR0130_CMOS_H_	component/isp/sensor/ar0130/ar0130_cmos.c	2;"	d	file:
__AR0230_CMOS_H_	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	2;"	d	file:
__FILE_LINE__	include/hi_debug.h	55;"	d
__HIFB_H__	include/hifb.h	19;"	d
__HI_AE_COMM_H__	component/isp/3a/include/hi_ae_comm.h	18;"	d
__HI_AE_COMM_H__	include/hi_ae_comm.h	18;"	d
__HI_AE_EXT_CONFIG_H__	component/isp/3a/sample_ae/sample_ae_ext_config.h	18;"	d
__HI_AF_COMM_H__	component/isp/3a/include/hi_af_comm.h	18;"	d
__HI_AF_COMM_H__	include/hi_af_comm.h	18;"	d
__HI_AWB_COMM_H__	component/isp/3a/include/hi_awb_comm.h	18;"	d
__HI_AWB_COMM_H__	include/hi_awb_comm.h	18;"	d
__HI_COMMON_H__	include/hi_common.h	28;"	d
__HI_COMM_3A_H__	component/isp/include/hi_comm_3a.h	19;"	d
__HI_COMM_3A_H__	include/hi_comm_3a.h	19;"	d
__HI_COMM_ADEC_H__	include/hi_comm_adec.h	24;"	d
__HI_COMM_AENC_H__	include/hi_comm_aenc.h	24;"	d
__HI_COMM_AIO_H__	include/hi_comm_aio.h	19;"	d
__HI_COMM_AI_H__	include/hi_comm_ai.h	19;"	d
__HI_COMM_AO_H__	include/hi_comm_ao.h	19;"	d
__HI_COMM_FISHEYE_H__	include/hi_comm_fisheye.h	16;"	d
__HI_COMM_ISP_H__	component/isp/include/hi_comm_isp.h	23;"	d
__HI_COMM_ISP_H__	include/hi_comm_isp.h	23;"	d
__HI_COMM_RC_H__	include/hi_comm_rc.h	16;"	d
__HI_COMM_REGION_H__	include/hi_comm_region.h	23;"	d
__HI_COMM_SNS_H__	component/isp/include/hi_comm_sns.h	19;"	d
__HI_COMM_SNS_H__	include/hi_comm_sns.h	19;"	d
__HI_COMM_SYS_H__	include/hi_comm_sys.h	30;"	d
__HI_COMM_VB_H__	include/hi_comm_vb.h	33;"	d
__HI_COMM_VENC_H__	include/hi_comm_venc.h	16;"	d
__HI_COMM_VGS_H__	include/hi_comm_vgs.h	16;"	d
__HI_COMM_VIDEO_H__	include/hi_comm_video.h	25;"	d
__HI_COMM_VI_H__	include/hi_comm_vi.h	26;"	d
__HI_COMM_VO_H__	include/hi_comm_vo.h	19;"	d
__HI_COMM_VPSS_H__	include/hi_comm_vpss.h	22;"	d
__HI_DEBUG_H__	include/hi_debug.h	37;"	d
__HI_DEFINES_H__	include/hi_defines.h	14;"	d
__HI_DRV_VREG_H__	component/isp/firmware/vreg/hi_drv_vreg.h	18;"	d
__HI_ERRNO_H__	include/hi_errno.h	35;"	d
__HI_IO_H__	include/hi_io.h	2;"	d
__HI_IR_H__	include/hiir.h	19;"	d
__HI_ISP_DEBUG_H__	component/isp/include/hi_isp_debug.h	19;"	d
__HI_ISP_DEBUG_H__	include/hi_isp_debug.h	19;"	d
__HI_ISP_DEHAZE_H__	component/isp/defog/isp_dehaze.h	18;"	d
__HI_ISP_DEHAZE_H__	include/isp_dehaze.h	18;"	d
__HI_ISP_MOD_PARAM__	component/isp/firmware/init/HuaweiLite/hi_isp_param.h	2;"	d
__HI_ISP_MOD_PARAM__	include/hi_isp_param.h	2;"	d
__HI_MATH_H__	include/hi_math.h	28;"	d
__HI_MIPI__	include/hi_mipi.h	2;"	d
__HI_MOD_PARAM__	include/hi_module_param.h	2;"	d
__HI_RTC__	include/hi_rtc.h	11;"	d
__HI_SCENEAUTO_COMM_EXT_H__	sample/scene_auto/src/include/hi_sceneauto_comm_ext.h	2;"	d
__HI_SCENEAUTO_COMM_H__	sample/scene_auto/src/include/hi_sceneauto_comm.h	2;"	d
__HI_SNS_CTRL_H__	component/isp/include/hi_sns_ctrl.h	19;"	d
__HI_SNS_CTRL_H__	include/hi_sns_ctrl.h	19;"	d
__HI_SPI_H__	include/hi_spi.h	2;"	d
__HI_SRDK_SCENEAUTO_DEFINE_EXT_H__	sample/scene_auto/src/include/hi_srdk_sceneauto_define_ext.h	18;"	d
__HI_SRDK_SCENEAUTO_EXT_H__	sample/scene_auto/src/include/hi_srdk_sceneauto_ext.h	18;"	d
__HI_SYS_H__	component/isp/firmware/drv/sys_ext.h	26;"	d
__HI_TYPE_H__	include/hi_type.h	31;"	d
__HI_UNF_CIPHER_H__	include/hi_unf_cipher.h	2;"	d
__HI_VREG_H__	component/isp/include/hi_vreg.h	19;"	d
__HI_VREG_H__	include/hi_vreg.h	19;"	d
__IMX222_CMOS_H_	component/isp/sensor/sony_imx222/imx222_cmos.c	2;"	d	file:
__IO_CALC_ADDRESS_DYNAMIC	component/isp/include/hi_vreg.h	86;"	d
__IO_CALC_ADDRESS_DYNAMIC	include/hi_io.h	62;"	d
__IO_CALC_ADDRESS_DYNAMIC	include/hi_vreg.h	86;"	d
__IO_CALC_ADDRESS_DYNAMIC_VI	component/isp/include/hi_vreg.h	110;"	d
__IO_CALC_ADDRESS_DYNAMIC_VI	include/hi_vreg.h	110;"	d
__ISP_ACM_CONFIG_H__	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	19;"	d
__ISP_AF_H__	component/isp/firmware/src/algorithms/isp_alg.h	18;"	d
__ISP_AXI_CONFIG_H__	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	19;"	d
__ISP_CONFIG_CONFIG_EX_H__	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	19;"	d
__ISP_CONFIG_H__	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	19;"	d
__ISP_DCFINFO_H__	component/isp/firmware/src/arch/hi3518e/isp_dcfinfo.h	18;"	d
__ISP_DEBUG_H__	component/isp/firmware/src/main/isp_debug.h	19;"	d
__ISP_DEFAULTS_H_	component/isp/firmware/src/main/isp_defaults.h	19;"	d
__ISP_EXT_CONFIG_H__	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	19;"	d
__ISP_EXT_H__	component/isp/firmware/drv/isp_ext.h	18;"	d
__ISP_GAMMA_FE0_MEM_CONFIG_H__	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_fe0_mem_config.h	19;"	d
__ISP_GAMMA_FE1_MEM_CONFIG_H__	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_fe1_mem_config.h	19;"	d
__ISP_GAMMA_RGB_MEM_CONFIG_H__	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_rgb_mem_config.h	19;"	d
__ISP_HISTOGRAM_MEM_CONFIG_H__	component/isp/firmware/vreg/arch/hi3518e/isp_histogram_mem_config.h	19;"	d
__ISP_H__	component/isp/firmware/drv/isp.h	19;"	d
__ISP_MAIN_H__	component/isp/firmware/src/main/isp_main.h	19;"	d
__ISP_MATH_UTILS_H__	component/isp/firmware/src/main/isp_math_utils.h	19;"	d
__ISP_METERING_MEM_CONFIG_H__	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	18;"	d
__ISP_PROC_H__	component/isp/firmware/src/main/isp_proc.h	18;"	d
__ISP_REGCFG_H__	component/isp/firmware/src/arch/hi3518e/isp_regcfg.h	18;"	d
__ISP_SENSOR_H__	component/isp/firmware/src/arch/hi3518e/isp_sensor.h	18;"	d
__ISP_SHADING_MEM_CONFIG_H__	component/isp/firmware/vreg/arch/hi3518e/isp_shading_mem_config.h	19;"	d
__ISP_SHARPEN_MEM_CONFIG_H__	component/isp/firmware/vreg/arch/hi3518e/isp_sharpen_mem_config.h	19;"	d
__ISP_STATISTICS_H__	component/isp/firmware/src/arch/hi3518e/isp_statistics.h	18;"	d
__KERNEL__	component/isp/firmware/vreg/hi_vreg.c	18;"	d	file:
__LOAD_BMP_H__	sample/common/loadbmp.h	2;"	d
__LSC_CALIB_INFO_H__	component/isp/firmware/src/algorithms/lsc_calib_info.h	20;"	d
__M034_CMOS_H_	component/isp/sensor/aptina_9m034/m034_cmos.c	2;"	d	file:
__MKP_IOCTL_H__	component/isp/firmware/drv/mkp_ioctl.h	19;"	d
__MKP_ISP_H__	component/isp/firmware/drv/mkp_isp.h	19;"	d
__MKP_SYS_H__	component/isp/firmware/drv/mkp_sys.h	18;"	d
__MKP_VI_H__	component/isp/firmware/drv/mkp_vi.h	21;"	d
__MK_VERSION	include/hi_common.h	67;"	d
__MM_EXT_H__	component/isp/firmware/drv/mm_ext.h	18;"	d
__MM_EXT_H__	component/isp/firmware/vreg/mm_ext.h	18;"	d
__MN34222_CMOS_H_	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	2;"	d	file:
__MOD_EXT_H__	component/isp/firmware/drv/mod_ext.h	37;"	d
__MOD_EXT_H__	include/mod_ext.h	37;"	d
__MPI_ADEC_H__	include/mpi_adec.h	17;"	d
__MPI_AENC_H__	include/mpi_aenc.h	17;"	d
__MPI_AE_H__	component/isp/3a/include/mpi_ae.h	18;"	d
__MPI_AE_H__	include/mpi_ae.h	18;"	d
__MPI_AF_H__	component/isp/3a/include/mpi_af.h	18;"	d
__MPI_AF_H__	include/mpi_af.h	18;"	d
__MPI_AI_H__	include/mpi_ai.h	17;"	d
__MPI_AO_H__	include/mpi_ao.h	17;"	d
__MPI_AWB_H__	component/isp/3a/include/mpi_awb.h	18;"	d
__MPI_AWB_H__	include/mpi_awb.h	18;"	d
__MPI_ISP_H__	component/isp/include/mpi_isp.h	19;"	d
__MPI_ISP_H__	include/mpi_isp.h	19;"	d
__MPI_REGION_H__	include/mpi_region.h	18;"	d
__MPI_SYS_H__	include/mpi_sys.h	22;"	d
__MPI_VB_H__	include/mpi_vb.h	17;"	d
__MPI_VENC_H__	include/mpi_venc.h	16;"	d
__MPI_VGS_H__	include/mpi_vgs.h	16;"	d
__MPI_VI_H__	include/mpi_vi.h	18;"	d
__MPI_VO_H__	include/mpi_vo.h	18;"	d
__MPI_VPSS_H__	include/mpi_vpss.h	19;"	d
__OV2718_CMOS_H_	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	2;"	d	file:
__OV9712_CMOS_H_	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	2;"	d	file:
__OV9732_CMOS_H_	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	2;"	d	file:
__OV9750_CMOS_H_	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	2;"	d	file:
__OV9752_CMOS_H_	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	2;"	d	file:
__PROC_EXT_H__	component/isp/firmware/drv/proc_ext.h	36;"	d
__SAMPLE_AE_ADP_H__	component/isp/3a/sample_ae/sample_ae_adp.h	18;"	d
__SAMPLE_COMM_H__	sample/common/sample_comm.h	10;"	d
__SAMPLE_COMM_IVE_H__	sample/common/sample_comm_ive.h	2;"	d
__SAMPLE_IVE_MAIN_H__	sample/ive/sample/sample_ive_main.h	2;"	d
__TDE_ERRCODE_H__	include/hi_tde_errcode.h	14;"	d
__TDE_TYPE_H__	include/hi_tde_type.h	20;"	d
__TOOLS_SHELL_CMD_H__	tools/HuaweiLite/tools_shell_cmd.h	2;"	d
__list_add	include/list.h	/^static HPT_INLINE void __list_add(struct list_head * _new, struct list_head * prev, struct list_head * next)$/;"	f
__list_del	include/list.h	/^static HPT_INLINE void __list_del(struct list_head * prev, struct list_head * next)$/;"	f
__list_splice	include/list.h	/^static HPT_INLINE void __list_splice(struct list_head *list,$/;"	f
__u16	include/hi_spi.h	/^typedef unsigned short      __u16;$/;"	t
__u32	include/hi_spi.h	/^typedef unsigned int        __u32;$/;"	t
__u64	include/hi_spi.h	/^typedef unsigned long long  __u64;$/;"	t
__u8	include/hi_spi.h	/^typedef unsigned char       __u8;$/;"	t
_clip	component/isp/firmware/src/algorithms/isp_noise_reduction.c	44;"	d	file:
_dictionary_	component/isp/iniparser/dictionary.h	/^typedef struct _dictionary_ {$/;"	s
_dictionary_	include/dictionary.h	/^typedef struct _dictionary_ {$/;"	s
_gauss	component/isp/firmware/src/algorithms/isp_uvnr.c	/^static HI_FLOAT _gauss (HI_FLOAT x, HI_FLOAT sigma) $/;"	f	file:
_linearinter	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^static HI_S32 _linearinter (HI_S32 v, HI_S32 x0, HI_S32 x1, HI_S32 y0, HI_S32 y1)$/;"	f	file:
_pow2_lut	component/isp/firmware/src/main/isp_math_utils.c	/^static HI_U32 _pow2_lut[33]={$/;"	v	file:
_reserved_	include/hi_comm_vpss.h	/^    HI_U8  _reserved_ : 1;	    \/*[0, 1]*\/$/;"	m	struct:__anon10
_reserved_B_	include/hi_comm_vpss.h	/^    HI_U8  HiDaTFP, _reserved_B_[3];$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
_reserved_b0_	include/hi_comm_vpss.h	/^    HI_U16  TFP   : 6, _reserved_b0_ : 1;$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
_reserved_b1_	include/hi_comm_vpss.h	/^    HI_U8  PostROW : 5, _reserved_b1_ : 3;    $/;"	m	struct:hiVPSS_GRP_VPPNRXEX_S
_reserved_b2_	include/hi_comm_vpss.h	/^    HI_U8  PostSFS : 4,  _reserved_b2_ : 1;$/;"	m	struct:hiVPSS_GRP_VPPNRXEX_S
_reserved_b_	include/hi_comm_vpss.h	/^    HI_U8  SDS , _reserved_b_ : 6;$/;"	m	struct:hiVPSS_GRP_VPPNRXCORE_S
aFileName	include/hi_comm_aio.h	/^	HI_CHAR  	aFileName[MAX_AUDIO_FILE_NAME_LEN];$/;"	m	struct:hiAUDIO_SAVE_FILE_INFO_S
aFilePath	include/hi_comm_aio.h	/^    HI_CHAR  	aFilePath[MAX_AUDIO_FILE_PATH_LEN];$/;"	m	struct:hiAUDIO_SAVE_FILE_INFO_S
aModName	component/isp/firmware/drv/mod_ext.h	/^    HI_CHAR aModName[MAX_MOD_NAME];$/;"	m	struct:hiMPP_MODULE_S
aModName	include/mod_ext.h	/^    HI_CHAR aModName[MAX_MOD_NAME];$/;"	m	struct:hiMPP_MODULE_S
aVersion	include/hi_common.h	/^    HI_CHAR aVersion[VERSION_NAME_MAXLEN];$/;"	m	struct:hiMPP_VERSION_S
abEnLowLumaShoot	component/isp/include/hi_comm_isp.h	/^    HI_BOOL abEnLowLumaShoot [ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_SHARPEN_AUTO_ATTR_S
abEnLowLumaShoot	include/hi_comm_isp.h	/^    HI_BOOL abEnLowLumaShoot [ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_SHARPEN_AUTO_ATTR_S
abEnLowLumaShoot	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_BOOL abEnLowLumaShoot[16];$/;"	m	struct:hiADPT_SCENEAUTO_SHARPEN_S
abEnLowLumaShoot	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_BOOL abEnLowLumaShoot[16];$/;"	m	struct:hiSCENEAUTO_SHARPEN_S
abEnLowLumaShoot	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL abEnLowLumaShoot[16];$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
abEnLowLumaShoot	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL abEnLowLumaShoot[16];$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
abEnPixSel	component/isp/firmware/src/algorithms/isp_sharpen.c	/^    HI_BOOL abEnPixSel[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_SHARPEN_S	file:
abEnPixSel	component/isp/include/hi_comm_sns.h	/^    HI_BOOL abEnPixSel[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_RGBSHARPEN_S
abEnPixSel	include/hi_comm_sns.h	/^    HI_BOOL abEnPixSel[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_RGBSHARPEN_S
abIIREn	component/isp/include/hi_comm_isp.h	/^    HI_BOOL     abIIREn[3];         \/* RW, Range: [0, 1]. IIR enable. *\/$/;"	m	struct:hiISP_AF_H_PARAM_S
abIIREn	include/hi_comm_isp.h	/^    HI_BOOL     abIIREn[3];         \/* RW, Range: [0, 1]. IIR enable. *\/$/;"	m	struct:hiISP_AF_H_PARAM_S
acLibName	component/isp/include/hi_comm_3a.h	/^    HI_CHAR acLibName[20];$/;"	m	struct:hiALG_LIB_S
acLibName	include/hi_comm_3a.h	/^    HI_CHAR acLibName[20];$/;"	m	struct:hiALG_LIB_S
acMmzName	component/isp/firmware/drv/mkp_sys.h	/^    HI_CHAR acMmzName[MAX_MMZ_NAME_LEN];$/;"	m	struct:hiSYS_MEM_ARGS_S
acMmzName	include/hi_comm_vb.h	/^        HI_CHAR acMmzName[MAX_MMZ_NAME_LEN];$/;"	m	struct:hiVB_CONF_S::hiVB_CPOOL_S
ad_gain_table	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static HI_U32 ad_gain_table[81]=$/;"	v	file:
addr_byte_num	include/hi_i2c.h	/^	unsigned int 	addr_byte_num;$/;"	m	struct:hiI2C_DATA_S
aenc_dump	tools/aenc_dump.c	/^HI_S32 aenc_dump(int argc, char* argv[])$/;"	f
af32B_Gain	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^	HI_FLOAT af32B_Gain[LSC_GRID_POINTS];	\/\/13bit	3.10             $/;"	m	struct:LSC_2D_GRID
af32Gb_Gain	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^	HI_FLOAT af32Gb_Gain[LSC_GRID_POINTS];	\/\/13bit	3.10$/;"	m	struct:LSC_2D_GRID
af32Gr_Gain	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^	HI_FLOAT af32Gr_Gain[LSC_GRID_POINTS];	\/\/13bit	3.10$/;"	m	struct:LSC_2D_GRID
af32R_Gain	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^    HI_FLOAT af32R_Gain[LSC_GRID_POINTS];	\/\/13bit	3.10     17*17 table$/;"	m	struct:LSC_2D_GRID
afp	tools/isp_debug.c	/^FILE*    afp[4]         = {HI_NULL};$/;"	v
again_table	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static  HI_U32  again_table[51] = $/;"	v	file:
again_table	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static HI_U32 again_table[8]=$/;"	v	file:
ai_dump	tools/ai_dump.c	/^HI_S32 ai_dump(int argc, char* argv[])$/;"	f
alen	sample/common/loadbmp.h	/^    int alen;$/;"	m	struct:hiOSD_COMPONENT_INFO_S
analog_gain_reg_table	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static HI_U32 analog_gain_reg_table[64] =$/;"	v	file:
analog_gain_table	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static HI_U32 analog_gain_table[4] =$/;"	v	file:
analog_gain_table	component/isp/sensor/ar0130/ar0130_cmos.c	/^static HI_U32 analog_gain_table[6] =$/;"	v	file:
analog_gain_table	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static HI_U32 analog_gain_table[64] =$/;"	v	file:
analog_gain_table	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static HI_U32 analog_gain_table[81] =$/;"	v	file:
ao_dump	tools/ao_dump.c	/^HI_S32 ao_dump(int argc, char *argv[])$/;"	f
apMmzName	component/isp/firmware/drv/mkp_sys.h	/^    HI_VOID *apMmzName[SYS_DDR_MAXNUM];$/;"	m	struct:hiMPP_SYS_DDR_NAME_S
apVirtAddr	tools/isp_debug.c	/^HI_VOID* apVirtAddr[4]  = {HI_NULL};    \/* virt addr mmap *\/$/;"	v
apVitAddr	tools/isp_debug.c	/^HI_VOID* apVitAddr[4]   = {HI_NULL};    \/* virt addr malloc memory *\/$/;"	v
app_init	sample/HuaweiLite/app_init.c	/^void app_init(void)$/;"	f
app_main	sample/audio/sample_audio.c	/^HI_S32 app_main(int argc, char* argv[])$/;"	f
app_main	sample/hifb/sample_hifb.c	/^int app_main(int argc, char *argv[])$/;"	f
app_main	sample/ive/sample_ive_main.c	/^int app_main(int argc, char *argv[])$/;"	f
app_main	sample/region/sample_region.c	/^int app_main(int argc, char *argv[])$/;"	f
app_main	sample/scene_auto/sample_scene.c	/^int app_main(int argc, char *argv[])$/;"	f
app_main	sample/tde/sample_tde.c	/^int app_main(int argc, char *argv[])$/;"	f
app_main	sample/venc/sample_venc.c	/^int app_main(int argc, char *argv[])$/;"	f
app_main	sample/vio/sample_vio.c	/^int app_main(int argc, char *argv[])$/;"	f
app_sample	sample/HuaweiLite/app_init.c	/^void app_sample(int argc, char **argv )$/;"	f
apstNode	component/isp/firmware/drv/isp.h	/^    ISP_SYNC_CFG_BUF_NODE_S  *apstNode[CFG2VLD_DLY_LIMIT+1];$/;"	m	struct:hiISP_SYNC_CFG_S
args_buf_t	sample/HuaweiLite/app_init.c	/^static char *args_buf_t = NULL;$/;"	v	file:
args_buf_t	tools/HuaweiLite/tools_shell_cmd.c	/^static char *args_buf_t = NULL;$/;"	v	file:
as16FIRH	component/isp/include/hi_comm_isp.h	/^    HI_S16 as16FIRH[5];     \/* RW, Range: [-31, 31]. FIR gain. *\/$/;"	m	struct:hiISP_AF_V_PARAM_S
as16FIRH	include/hi_comm_isp.h	/^    HI_S16 as16FIRH[5];     \/* RW, Range: [-31, 31]. FIR gain. *\/$/;"	m	struct:hiISP_AF_V_PARAM_S
as16H	component/isp/include/hi_comm_isp.h	/^    HI_S16 as16H[ACM_Y_NUM][ACM_S_NUM][ACM_H_NUM];   \/**<  *\/$/;"	m	struct:hi_ISP_ACM_LUT_S
as16H	include/hi_comm_isp.h	/^    HI_S16 as16H[ACM_Y_NUM][ACM_S_NUM][ACM_H_NUM];   \/**<  *\/$/;"	m	struct:hi_ISP_ACM_LUT_S
as16IIRGain	component/isp/include/hi_comm_isp.h	/^    HI_S16      as16IIRGain[7];     \/* RW, Range: gain0:[0,255]; others:[-511, 511]. IIR gain. *\/$/;"	m	struct:hiISP_AF_H_PARAM_S
as16IIRGain	include/hi_comm_isp.h	/^    HI_S16      as16IIRGain[7];     \/* RW, Range: gain0:[0,255]; others:[-511, 511]. IIR gain. *\/$/;"	m	struct:hiISP_AF_H_PARAM_S
as16S	component/isp/include/hi_comm_isp.h	/^    HI_S16 as16S[ACM_Y_NUM][ACM_S_NUM][ACM_H_NUM];   \/**<  *\/$/;"	m	struct:hi_ISP_ACM_LUT_S
as16S	include/hi_comm_isp.h	/^    HI_S16 as16S[ACM_Y_NUM][ACM_S_NUM][ACM_H_NUM];   \/**<  *\/$/;"	m	struct:hi_ISP_ACM_LUT_S
as16ScaleCoef	component/isp/include/hi_comm_isp.h	/^    HI_S16  as16ScaleCoef[RGBIR_MATRIX_NUM];    \/*RW, Range: [-512,511] Rgbir moudle removel ir translate matrix,bit9:signed bit,bit8:integer bit,bit7_0:decimal bit*\/$/;"	m	struct:hiISP_RGBIR_CTRL_S
as16ScaleCoef	component/isp/include/hi_comm_sns.h	/^    HI_S16  as16ScaleCoef[RGBIR_MATRIX_NUM];    \/*RW, Range: [-512,511] Rgbir moudle removel ir translate matrix,bit9:signed bit,bit8:integer bit,bit7_0:decimal bit*\/$/;"	m	struct:hiISP_CMOS_RGBIR_CTRL_S
as16ScaleCoef	include/hi_comm_isp.h	/^    HI_S16  as16ScaleCoef[RGBIR_MATRIX_NUM];    \/*RW, Range: [-512,511] Rgbir moudle removel ir translate matrix,bit9:signed bit,bit8:integer bit,bit7_0:decimal bit*\/$/;"	m	struct:hiISP_RGBIR_CTRL_S
as16ScaleCoef	include/hi_comm_sns.h	/^    HI_S16  as16ScaleCoef[RGBIR_MATRIX_NUM];    \/*RW, Range: [-512,511] Rgbir moudle removel ir translate matrix,bit9:signed bit,bit8:integer bit,bit7_0:decimal bit*\/$/;"	m	struct:hiISP_CMOS_RGBIR_CTRL_S
as16Y	component/isp/include/hi_comm_isp.h	/^    HI_S16 as16Y[ACM_Y_NUM][ACM_S_NUM][ACM_H_NUM];   \/**<  *\/$/;"	m	struct:hi_ISP_ACM_LUT_S
as16Y	include/hi_comm_isp.h	/^    HI_S16 as16Y[ACM_Y_NUM][ACM_S_NUM][ACM_H_NUM];   \/**<  *\/$/;"	m	struct:hi_ISP_ACM_LUT_S
as32CurvePara	component/isp/include/hi_comm_isp.h	/^    HI_S32 as32CurvePara[6];       \/*Calibration Information, as32CurvePara[3] != 0, as32CurvePara[4]==128*\/$/;"	m	struct:hiISP_AWB_ATTR_S
as32CurvePara	include/hi_comm_isp.h	/^    HI_S32 as32CurvePara[6];       \/*Calibration Information, as32CurvePara[3] != 0, as32CurvePara[4]==128*\/$/;"	m	struct:hiISP_AWB_ATTR_S
as32HDelta	tools/vi_dump.c	/^    HI_S32 as32HDelta[DIS_STATS_NUM];$/;"	m	struct:hiVI_DIS_STATS_S	file:
as32HMv	tools/vi_dump.c	/^    HI_S32 as32HMv[DIS_STATS_NUM];$/;"	m	struct:hiVI_DIS_STATS_S	file:
as32HSad	tools/vi_dump.c	/^    HI_S32 as32HSad[DIS_STATS_NUM];$/;"	m	struct:hiVI_DIS_STATS_S	file:
as32PMFCoef	include/hi_comm_vi.h	/^	HI_S32      				as32PMFCoef[9];$/;"	m	struct:hiVI_PMF_ATTR_S
as32VDelta	tools/vi_dump.c	/^    HI_S32 as32VDelta[DIS_STATS_NUM];$/;"	m	struct:hiVI_DIS_STATS_S	file:
as32VMv	tools/vi_dump.c	/^    HI_S32 as32VMv[DIS_STATS_NUM];$/;"	m	struct:hiVI_DIS_STATS_S	file:
as32VSad	tools/vi_dump.c	/^    HI_S32 as32VSad[DIS_STATS_NUM];$/;"	m	struct:hiVI_DIS_STATS_S	file:
as32WbPara	component/isp/3a/include/hi_awb_comm.h	/^    HI_S32  as32WbPara[6];      \/* parameter for wb curve,p1,p2,q1,a1,b1,c1 *\/$/;"	m	struct:hiAWB_SENSOR_DEFAULT_S
as32WbPara	include/hi_awb_comm.h	/^    HI_S32  as32WbPara[6];      \/* parameter for wb curve,p1,p2,q1,a1,b1,c1 *\/$/;"	m	struct:hiAWB_SENSOR_DEFAULT_S
as8Mask	include/hi_ive.h	/^	HI_S8 as8Mask[25];$/;"	m	struct:hiIVE_NORM_GRAD_CTRL_S
as8Mask	include/hi_ive.h	/^    HI_S8				as8Mask[25];	\/*Template parameter filter coefficient*\/$/;"	m	struct:hiIVE_FILTER_AND_CSC_CTRL_S
as8Mask	include/hi_ive.h	/^    HI_S8  as8Mask[25];         \/*Template parameter.*\/$/;"	m	struct:hiIVE_MAG_AND_ANG_CTRL_S
as8Mask	include/hi_ive.h	/^    HI_S8 as8Mask[25];			    \/*Template parameter*\/$/;"	m	struct:hiIVE_SOBEL_CTRL_S
as8Mask	include/hi_ive.h	/^    HI_S8 as8Mask[25];        \/*Template parameter filter coefficient*\/$/;"	m	struct:hiIVE_FILTER_CTRL_S
as8Mask	include/hi_ive.h	/^    HI_S8 as8Mask[25];$/;"	m	struct:hiIVE_CANNY_HYS_EDGE_CTRL_S
aspect_ratio_idc	include/hi_comm_venc.h	/^    HI_U32 aspect_ratio_idc;                      \/* default value: n\/a. [0,255],17~254 is reserved. *\/$/;"	m	struct:hiVENC_PARAM_H265_ASPECT_RATIO_S
aspect_ratio_idc	include/hi_comm_venc.h	/^    HI_U8  aspect_ratio_idc;                      \/* default value: n\/a. [0,255],17~254 is reserved. *\/$/;"	m	struct:hiVENC_PARAM_VUI_ASPECT_RATIO_S
aspect_ratio_info_present_flag	include/hi_comm_venc.h	/^    HI_U32 aspect_ratio_info_present_flag;        \/* default value: 0. If 1, aspectratio info belows will be encoded into vui. {0,1} *\/$/;"	m	struct:hiVENC_PARAM_H265_ASPECT_RATIO_S
aspect_ratio_info_present_flag	include/hi_comm_venc.h	/^    HI_U8  aspect_ratio_info_present_flag;        \/* default value: 0. If 1, aspectratio info belows will be encoded into vui. {0,1} *\/$/;"	m	struct:hiVENC_PARAM_VUI_ASPECT_RATIO_S
astAeAddr	component/isp/firmware/vreg/hi_vreg.c	/^    HI_VREG_ADDR_S astAeAddr[MAX_ALG_LIB_VREG_NUM];$/;"	m	struct:hiHI_VREG_S	file:
astAfAddr	component/isp/firmware/vreg/hi_vreg.c	/^    HI_VREG_ADDR_S astAfAddr[MAX_ALG_LIB_VREG_NUM];    $/;"	m	struct:hiHI_VREG_S	file:
astAlgs	component/isp/firmware/src/main/isp_main.h	/^    ISP_ALG_NODE_S          astAlgs[ISP_MAX_ALGS_NUM];$/;"	m	struct:hiISP_CTX_S
astAwbAddr	component/isp/firmware/vreg/hi_vreg.c	/^    HI_VREG_ADDR_S astAwbAddr[MAX_ALG_LIB_VREG_NUM];$/;"	m	struct:hiHI_VREG_S	file:
astBmpUpdate	include/hi_comm_region.h	/^    RGN_BMP_UPDATE_S    astBmpUpdate[RGN_MAX_BMP_UPDATE_NUM];$/;"	m	struct:hiRGN_BMP_UPDATE_CFG_S
astCommPool	include/hi_comm_vb.h	/^    }astCommPool[VB_MAX_COMM_POOLS];$/;"	m	struct:hiVB_CONF_S	typeref:struct:hiVB_CONF_S::hiVB_CPOOL_S
astCorner	include/hi_ive.h	/^    IVE_POINT_U16_S astCorner[IVE_ST_MAX_CORNER_NUM];$/;"	m	struct:hiIVE_ST_CORNER_INFO_S
astFisheyeRegionAttr	include/hi_comm_fisheye.h	/^	FISHEYE_REGION_ATTR_S 	astFisheyeRegionAttr[FISHEYE_MAX_REGION_NUM];\/* attribution of fisheye correction region *\/	 $/;"	m	struct:hiFISHEYE_ATTR_S
astFrame	tools/vpss_chn_dump.c	/^static VIDEO_FRAME_INFO_S astFrame[MAX_FRM_CNT];$/;"	v	file:
astI2cData	component/isp/include/hi_comm_isp.h	/^        ISP_I2C_DATA_S astI2cData[ISP_MAX_SNS_REGS];$/;"	m	union:hiISP_SNS_REGS_INFO_S::__anon102
astI2cData	include/hi_comm_isp.h	/^        ISP_I2C_DATA_S astI2cData[ISP_MAX_SNS_REGS];$/;"	m	union:hiISP_SNS_REGS_INFO_S::__anon72
astImg	sample/ive/sample/sample_ive_md.c	/^	IVE_SRC_IMAGE_S astImg[SAMPLE_IVE_MD_IMAGE_NUM];	$/;"	m	struct:hiSAMPLE_IVE_MD_S	file:
astLibs	component/isp/firmware/src/main/isp_main.h	/^    ISP_LIB_NODE_S  astLibs[MAX_REGISTER_ALG_LIB_NUM];$/;"	m	struct:hiISP_LIB_INFO_S
astMppChn	component/isp/firmware/drv/mkp_sys.h	/^    MPP_CHN_S astMppChn[BIND_SRC_MAXNUM];$/;"	m	struct:hiMPP_BIND_SRC_S
astNode	component/isp/firmware/drv/isp.h	/^    ISP_STAT_NODE_S astNode[MAX_ISP_STAT_BUF_NUM];$/;"	m	struct:hiISP_STAT_BUF_S
astPoint	sample/common/sample_comm_ive.h	/^	POINT_S astPoint[4];$/;"	m	struct:hiSAMPLE_IVE_RECT_S
astRect	sample/common/sample_comm_ive.h	/^    SAMPLE_IVE_RECT_S astRect[50];$/;"	m	struct:hiSAMPLE_RECT_ARRAY_S
astRegion	include/hi_ive.h	/^    IVE_REGION_S astRegion[IVE_MAX_REGION_NUM];	  \/*Valid regions with 'u32Area>0' and 'label = ArrayIndex+1'*\/$/;"	m	struct:hiIVE_CCBLOB_S
astRouteExNode	component/isp/include/hi_comm_isp.h	/^    ISP_AE_ROUTE_EX_NODE_S astRouteExNode[ISP_AE_ROUTE_EX_MAX_NODES];$/;"	m	struct:hiISP_AE_ROUTE_EX_S
astRouteExNode	include/hi_comm_isp.h	/^    ISP_AE_ROUTE_EX_NODE_S astRouteExNode[ISP_AE_ROUTE_EX_MAX_NODES];$/;"	m	struct:hiISP_AE_ROUTE_EX_S
astRouteNode	component/isp/include/hi_comm_isp.h	/^    ISP_AE_ROUTE_NODE_S astRouteNode[ISP_AE_ROUTE_MAX_NODES];$/;"	m	struct:hiISP_AE_ROUTE_S
astRouteNode	include/hi_comm_isp.h	/^    ISP_AE_ROUTE_NODE_S astRouteNode[ISP_AE_ROUTE_MAX_NODES];$/;"	m	struct:hiISP_AE_ROUTE_S
astRouteNode	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    ADPT_SCENEAUTO_AEROUTE_NODE_S astRouteNode[8];$/;"	m	struct:hiADPT_SCENEAUTO_AEROUTE_S
astRouteNode	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_AEROUTE_NODE_S astRouteNode[8];$/;"	m	struct:hiSCENEAUTO_AEROUTE_S
astSspData	component/isp/include/hi_comm_isp.h	/^        ISP_SSP_DATA_S astSspData[ISP_MAX_SNS_REGS];$/;"	m	union:hiISP_SNS_REGS_INFO_S::__anon102
astSspData	include/hi_comm_isp.h	/^        ISP_SSP_DATA_S astSspData[ISP_MAX_SNS_REGS];$/;"	m	union:hiISP_SNS_REGS_INFO_S::__anon72
astZoneDebug	component/isp/3a/include/hi_awb_comm.h	/^    AWB_ZONE_DBG_S astZoneDebug[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiAWB_DBG_STATUS_S
astZoneDebug	include/hi_awb_comm.h	/^    AWB_ZONE_DBG_S astZoneDebug[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiAWB_DBG_STATUS_S
aszName	include/hi_comm_adec.h	/^    HI_CHAR         aszName[16];$/;"	m	struct:hiADEC_DECODER_S
aszName	include/hi_comm_aenc.h	/^    HI_CHAR         aszName[16];    \/* encoder type,be used to print proc information *\/$/;"	m	struct:hiAENC_ENCODER_S
au16AccShiftH	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16AccShiftH[2];    \/* RW, Range: [0x0, 0xF]. IIR statistic shift. *\/$/;"	m	struct:hiISP_AF_FV_PARAM_S
au16AccShiftH	include/hi_comm_isp.h	/^    HI_U16 au16AccShiftH[2];    \/* RW, Range: [0x0, 0xF]. IIR statistic shift. *\/$/;"	m	struct:hiISP_AF_FV_PARAM_S
au16AccShiftV	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16AccShiftV[2];    \/* RW, Range: [0x0, 0xF]. FIR statistic shift. *\/$/;"	m	struct:hiISP_AF_FV_PARAM_S
au16AccShiftV	include/hi_comm_isp.h	/^    HI_U16 au16AccShiftV[2];    \/* RW, Range: [0x0, 0xF]. FIR statistic shift. *\/$/;"	m	struct:hiISP_AF_FV_PARAM_S
au16BShadingTbl	component/isp/include/hi_comm_sns.h	/^    HI_U16 au16BShadingTbl[CMOS_SHADING_TABLE_NODE_NUMBER_MAX];$/;"	m	struct:hiISP_CMOS_SHADING_S
au16BShadingTbl	include/hi_comm_sns.h	/^    HI_U16 au16BShadingTbl[CMOS_SHADING_TABLE_NODE_NUMBER_MAX];$/;"	m	struct:hiISP_CMOS_SHADING_S
au16BlackLevel	component/isp/firmware/src/algorithms/isp_black_offset.c	/^    HI_U16 au16BlackLevel[4];$/;"	m	struct:hiISP_BLACKLEVEL_S	file:
au16BlackLevel	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16BlackLevel[4]; \/* RW, Range: [0x0, 0x7FF]*\/ $/;"	m	struct:hiISP_BLACK_LEVEL_S
au16BlackLevel	component/isp/include/hi_comm_sns.h	/^    HI_U16  au16BlackLevel[4];$/;"	m	struct:hiISP_CMOS_BLACK_LEVEL_S
au16BlackLevel	include/hi_comm_isp.h	/^    HI_U16 au16BlackLevel[4]; \/* RW, Range: [0x0, 0x7FF]*\/ $/;"	m	struct:hiISP_BLACK_LEVEL_S
au16BlackLevel	include/hi_comm_sns.h	/^    HI_U16  au16BlackLevel[4];$/;"	m	struct:hiISP_CMOS_BLACK_LEVEL_S
au16BlackLevelOffset	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  au16BlackLevelOffset[4];$/;"	m	struct:hiISP_OFFSET_REG_CFG_S
au16BlendRatio	component/isp/include/hi_comm_isp.h	/^	HI_U16	au16BlendRatio[ISP_AUTO_ISO_STENGTH_NUM];	  \/* RW, Range: [0x0, 0x100] *\/$/;"	m	struct:hiISP_DP_DYNAMIC_AUTO_ATTR_S
au16BlendRatio	component/isp/include/hi_comm_sns.h	/^	HI_U16	au16BlendRatio[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_DPC_S
au16BlendRatio	include/hi_comm_isp.h	/^	HI_U16	au16BlendRatio[ISP_AUTO_ISO_STENGTH_NUM];	  \/* RW, Range: [0x0, 0x100] *\/$/;"	m	struct:hiISP_DP_DYNAMIC_AUTO_ATTR_S
au16BlendRatio	include/hi_comm_sns.h	/^	HI_U16	au16BlendRatio[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_DPC_S
au16BrightGainLmt	component/isp/firmware/src/algorithms/isp_drc.c	/^HI_U16 au16BrightGainLmt[161]= {	0x007f,0x0017,0x0017,0x0016,0x0016,0x0015,0x0015,0x0014,0x0014,0x0013,0x0013,0x0012,0x0012,0x0011,0x0011,0x0010,0x0010,0x000f,0x000f,$/;"	v
au16CCM	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 au16CCM[9];$/;"	m	struct:hiAWB_DBG_STATUS_S
au16CCM	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16CCM[9];              \/*RO, Current color correction matrix*\/$/;"	m	struct:hiISP_WB_INFO_S
au16CCM	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16CCM[9];          \/*RW,  Range: [0x0,  0xFFFF]*\/$/;"	m	struct:hiISP_COLORMATRIX_MANUAL_S
au16CCM	include/hi_awb_comm.h	/^    HI_U16 au16CCM[9];$/;"	m	struct:hiAWB_DBG_STATUS_S
au16CCM	include/hi_comm_isp.h	/^    HI_U16 au16CCM[9];              \/*RO, Current color correction matrix*\/$/;"	m	struct:hiISP_WB_INFO_S
au16CCM	include/hi_comm_isp.h	/^    HI_U16 au16CCM[9];          \/*RW,  Range: [0x0,  0xFFFF]*\/$/;"	m	struct:hiISP_COLORMATRIX_MANUAL_S
au16CapCCM	include/hi_comm_video.h	/^    HI_U16  au16CapCCM[9];$/;"	m	struct:hiSNAP_ISP_INFO_S
au16CbMax	component/isp/include/hi_comm_isp.h	/^    HI_U16  au16CbMax[ISP_AUTO_ISO_STENGTH_NUM];   \/*RW, Range:[0x0, 0xFFFF], au16CbMax[i] >= au16CbMin[i]*\/$/;"	m	struct:hiISP_AWB_CBCR_TRACK_ATTR_S
au16CbMax	include/hi_comm_isp.h	/^    HI_U16  au16CbMax[ISP_AUTO_ISO_STENGTH_NUM];   \/*RW, Range:[0x0, 0xFFFF], au16CbMax[i] >= au16CbMin[i]*\/$/;"	m	struct:hiISP_AWB_CBCR_TRACK_ATTR_S
au16CbMin	component/isp/include/hi_comm_isp.h	/^    HI_U16  au16CbMin[ISP_AUTO_ISO_STENGTH_NUM];   \/*RW, Range:[0x0, 0xFFFF]*\/$/;"	m	struct:hiISP_AWB_CBCR_TRACK_ATTR_S
au16CbMin	include/hi_comm_isp.h	/^    HI_U16  au16CbMin[ISP_AUTO_ISO_STENGTH_NUM];   \/*RW, Range:[0x0, 0xFFFF]*\/$/;"	m	struct:hiISP_AWB_CBCR_TRACK_ATTR_S
au16ColorCorrectionLut	component/isp/firmware/src/algorithms/isp_drc.c	/^    HI_U16    au16ColorCorrectionLut[33];$/;"	m	struct:hiISP_DRC_S	file:
au16ColorCorrectionLut	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16ColorCorrectionLut[COLORCORRECTIONLUT_NODE_NUMBER];\/*RW,Range:[0x0,0xFFF]*\/$/;"	m	struct:hiISP_DRC_ATTR_S
au16ColorCorrectionLut	component/isp/include/hi_comm_sns.h	/^    HI_U16 au16ColorCorrectionLut[COLORCORRECTIONLUT_NODE_NUMBER];$/;"	m	struct:hiISP_CMOS_DRC_S
au16ColorCorrectionLut	include/hi_comm_isp.h	/^    HI_U16 au16ColorCorrectionLut[COLORCORRECTIONLUT_NODE_NUMBER];\/*RW,Range:[0x0,0xFFF]*\/$/;"	m	struct:hiISP_DRC_ATTR_S
au16ColorCorrectionLut	include/hi_comm_sns.h	/^    HI_U16 au16ColorCorrectionLut[COLORCORRECTIONLUT_NODE_NUMBER];$/;"	m	struct:hiISP_CMOS_DRC_S
au16ColorMatrix	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  au16ColorMatrix[9];$/;"	m	struct:hiISP_AWB_REG_CFG_1_S
au16ColorMatrix	component/isp/include/hi_comm_3a.h	/^    HI_U16  au16ColorMatrix[9];$/;"	m	struct:hiISP_AWB_RESULT_S
au16ColorMatrix	include/hi_comm_3a.h	/^    HI_U16  au16ColorMatrix[9];$/;"	m	struct:hiISP_AWB_RESULT_S
au16CrMax	component/isp/include/hi_comm_isp.h	/^    HI_U16  au16CrMax[ISP_AUTO_ISO_STENGTH_NUM];   \/*RW, Range:[0x0, 0xFFFF], au16CrMax[i] >= au16CrMin[i]*\/$/;"	m	struct:hiISP_AWB_CBCR_TRACK_ATTR_S
au16CrMax	include/hi_comm_isp.h	/^    HI_U16  au16CrMax[ISP_AUTO_ISO_STENGTH_NUM];   \/*RW, Range:[0x0, 0xFFFF], au16CrMax[i] >= au16CrMin[i]*\/$/;"	m	struct:hiISP_AWB_CBCR_TRACK_ATTR_S
au16CrMin	component/isp/include/hi_comm_isp.h	/^    HI_U16  au16CrMin[ISP_AUTO_ISO_STENGTH_NUM];   \/*RW, Range:[0x0, 0xFFFF]*\/$/;"	m	struct:hiISP_AWB_CBCR_TRACK_ATTR_S
au16CrMin	include/hi_comm_isp.h	/^    HI_U16  au16CrMin[ISP_AUTO_ISO_STENGTH_NUM];   \/*RW, Range:[0x0, 0xFFFF]*\/$/;"	m	struct:hiISP_AWB_CBCR_TRACK_ATTR_S
au16DarkGainLmt	component/isp/firmware/src/algorithms/isp_drc.c	/^HI_U16 au16DarkGainLmt[134] = {	0x007f,0x8416,0x8415,0x8415,0x8414,0x8414,0x8413,0x8413,0x8412,0x8412,0x8411,0x8411,0x8410,0x8410,0x840f,0x840f,0x840e,0x840e,0x840d,$/;"	v
au16GShadingTbl	component/isp/include/hi_comm_sns.h	/^    HI_U16 au16GShadingTbl[CMOS_SHADING_TABLE_NODE_NUMBER_MAX];$/;"	m	struct:hiISP_CMOS_SHADING_S
au16GShadingTbl	include/hi_comm_sns.h	/^    HI_U16 au16GShadingTbl[CMOS_SHADING_TABLE_NODE_NUMBER_MAX];$/;"	m	struct:hiISP_CMOS_SHADING_S
au16GainOffset	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16  au16GainOffset[4];  \/* gain offset for white balance *\/$/;"	m	struct:hiAWB_SENSOR_DEFAULT_S
au16GainOffset	include/hi_awb_comm.h	/^    HI_U16  au16GainOffset[4];  \/* gain offset for white balance *\/$/;"	m	struct:hiAWB_SENSOR_DEFAULT_S
au16Gamma	component/isp/include/hi_comm_sns.h	/^    HI_U16  au16Gamma[GAMMA_NODE_NUMBER];$/;"	m	struct:hiISP_CMOS_GAMMA_S
au16Gamma	include/hi_comm_sns.h	/^    HI_U16  au16Gamma[GAMMA_NODE_NUMBER];$/;"	m	struct:hiISP_CMOS_GAMMA_S
au16GammaTable	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U16 au16GammaTable[257];$/;"	m	struct:hiADPT_SCENEAUTO_GAMMA_S
au16Gammafe0	component/isp/include/hi_comm_sns.h	/^    HI_U16  au16Gammafe0[GAMMA_FE0_LUT_SIZE];    $/;"	m	struct:hiISP_CMOS_GAMMAFE_S
au16Gammafe0	include/hi_comm_sns.h	/^    HI_U16  au16Gammafe0[GAMMA_FE0_LUT_SIZE];    $/;"	m	struct:hiISP_CMOS_GAMMAFE_S
au16Gammafe1	component/isp/include/hi_comm_sns.h	/^    HI_U16  au16Gammafe1[GAMMA_FE1_LUT_SIZE];$/;"	m	struct:hiISP_CMOS_GAMMAFE_S
au16Gammafe1	include/hi_comm_sns.h	/^    HI_U16  au16Gammafe1[GAMMA_FE1_LUT_SIZE];$/;"	m	struct:hiISP_CMOS_GAMMAFE_S
au16GlobalAvg	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16GlobalAvg[4];                                    \/*RO, Global average value, Range: [0x0, 0xFFFF]*\/$/;"	m	struct:hiISP_AE_STATISTICS_S
au16GlobalAvg	include/hi_comm_isp.h	/^    HI_U16 au16GlobalAvg[4];                                    \/*RO, Global average value, Range: [0x0, 0xFFFF]*\/$/;"	m	struct:hiISP_AE_STATISTICS_S
au16HighCCM	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 au16HighCCM[9];$/;"	m	struct:hiAWB_CCM_S
au16HighCCM	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16HighCCM[9];      \/*RW,  Range: [0x0,  0xFFFF]*\/$/;"	m	struct:hiISP_COLORMATRIX_AUTO_S
au16HighCCM	include/hi_awb_comm.h	/^    HI_U16 au16HighCCM[9];$/;"	m	struct:hiAWB_CCM_S
au16HighCCM	include/hi_comm_isp.h	/^    HI_U16 au16HighCCM[9];      \/*RW,  Range: [0x0,  0xFFFF]*\/$/;"	m	struct:hiISP_COLORMATRIX_AUTO_S
au16HighCCM	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U16 au16HighCCM[9];      $/;"	m	struct:hiADPT_SCENEAUTO_CCM_ATTR_S
au16HighCCM	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 au16HighCCM[9];      $/;"	m	struct:hiSCENEAUTO_CCM_S
au16HighCCMAcmOff	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 au16HighCCMAcmOff[9];$/;"	m	struct:hiSCENEAUTO_INIPARAM_ACM_S
au16HighCCMAcmOn	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 au16HighCCMAcmOn[9];$/;"	m	struct:hiSCENEAUTO_INIPARAM_ACM_S
au16Hist5Value	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16Hist5Value[5];                                   \/*RO, Global 5 bins histogram, Range: [0x0, 0xFFFF]*\/$/;"	m	struct:hiISP_AE_STATISTICS_S
au16Hist5Value	include/hi_comm_isp.h	/^    HI_U16 au16Hist5Value[5];                                   \/*RO, Global 5 bins histogram, Range: [0x0, 0xFFFF]*\/$/;"	m	struct:hiISP_AE_STATISTICS_S
au16HistWt	component/isp/include/hi_comm_isp.h	/^    HI_U16  au16HistWt[6];                    \/*In manual mode, user define luma weight. Range:[0x0, 0xFFFF]*\/$/;"	m	struct:hiISP_AWB_LUM_HISTGRAM_ATTR_S
au16HistWt	include/hi_comm_isp.h	/^    HI_U16  au16HistWt[6];                    \/*In manual mode, user define luma weight. Range:[0x0, 0xFFFF]*\/$/;"	m	struct:hiISP_AWB_LUM_HISTGRAM_ATTR_S
au16IIRShift	component/isp/include/hi_comm_isp.h	/^    HI_U16      au16IIRShift[4];    \/* RW, Range: [0x0, 0xF]. IIR shift. *\/$/;"	m	struct:hiISP_AF_H_PARAM_S
au16IIRShift	include/hi_comm_isp.h	/^    HI_U16      au16IIRShift[4];    \/* RW, Range: [0x0, 0xF]. IIR shift. *\/$/;"	m	struct:hiISP_AF_H_PARAM_S
au16LMFCoef	include/hi_comm_fisheye.h	/^    HI_U16               	au16LMFCoef[FISHEYE_LMFCOEF_NUM]; 	\/* LMF coefficient of fisheye len *\/$/;"	m	struct:hiFISHEYE_CONFIG_S
au16LayerCount	include/hi_ive.h	/^    HI_U16 au16LayerCount[8];    \/*8 layers, including input and output layer, every layerCount<=256*\/$/;"	m	struct:hiIVE_ANN_MLP_MODEL_S
au16LowCCM	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 au16LowCCM[9];$/;"	m	struct:hiAWB_CCM_S
au16LowCCM	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16LowCCM[9];       \/*RW,  Range: [0x0,  0xFFFF]*\/$/;"	m	struct:hiISP_COLORMATRIX_AUTO_S
au16LowCCM	include/hi_awb_comm.h	/^    HI_U16 au16LowCCM[9];$/;"	m	struct:hiAWB_CCM_S
au16LowCCM	include/hi_comm_isp.h	/^    HI_U16 au16LowCCM[9];       \/*RW,  Range: [0x0,  0xFFFF]*\/$/;"	m	struct:hiISP_COLORMATRIX_AUTO_S
au16LowCCM	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U16 au16LowCCM[9];       $/;"	m	struct:hiADPT_SCENEAUTO_CCM_ATTR_S
au16LowCCM	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 au16LowCCM[9];  $/;"	m	struct:hiSCENEAUTO_CCM_S
au16LowCCMAcmOff	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 au16LowCCMAcmOff[9];$/;"	m	struct:hiSCENEAUTO_INIPARAM_ACM_S
au16LowCCMAcmOn	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 au16LowCCMAcmOn[9];$/;"	m	struct:hiSCENEAUTO_INIPARAM_ACM_S
au16LumThresh	component/isp/include/hi_comm_isp.h	/^    HI_U16   au16LumThresh[ISP_AUTO_ISO_STENGTH_NUM];         \/* NOT SUPPORT *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
au16LumThresh	include/hi_comm_isp.h	/^    HI_U16   au16LumThresh[ISP_AUTO_ISO_STENGTH_NUM];         \/* NOT SUPPORT *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
au16MeteringHist	component/isp/include/hi_comm_3a.h	/^    HI_U16  au16MeteringHist[4];$/;"	m	struct:hiISP_AE_STAT_1_S
au16MeteringHist	include/hi_comm_3a.h	/^    HI_U16  au16MeteringHist[4];$/;"	m	struct:hiISP_AE_STAT_1_S
au16MeteringMemArrary	component/isp/include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrary[AE_ZONE_ROW][AE_ZONE_COLUMN][5];$/;"	m	struct:hiISP_AE_STAT_2_S
au16MeteringMemArrary	include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrary[AE_ZONE_ROW][AE_ZONE_COLUMN][5];$/;"	m	struct:hiISP_AE_STAT_2_S
au16MeteringMemArrayAvgB	component/isp/include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrayAvgB[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_4_S
au16MeteringMemArrayAvgB	include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrayAvgB[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_4_S
au16MeteringMemArrayAvgG	component/isp/include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrayAvgG[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_4_S
au16MeteringMemArrayAvgG	include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrayAvgG[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_4_S
au16MeteringMemArrayAvgR	component/isp/include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrayAvgR[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_4_S
au16MeteringMemArrayAvgR	include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrayAvgR[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_4_S
au16MeteringMemArrayBg	component/isp/include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrayBg[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_2_S
au16MeteringMemArrayBg	include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrayBg[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_2_S
au16MeteringMemArrayCountAll	component/isp/include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrayCountAll[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_4_S
au16MeteringMemArrayCountAll	include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrayCountAll[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_4_S
au16MeteringMemArrayCountMax	component/isp/include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrayCountMax[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_4_S
au16MeteringMemArrayCountMax	include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrayCountMax[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_4_S
au16MeteringMemArrayCountMin	component/isp/include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrayCountMin[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_4_S
au16MeteringMemArrayCountMin	include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrayCountMin[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_4_S
au16MeteringMemArrayRg	component/isp/include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrayRg[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_2_S
au16MeteringMemArrayRg	include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArrayRg[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_2_S
au16MeteringMemArraySum	component/isp/include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArraySum[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_2_S
au16MeteringMemArraySum	include/hi_comm_3a.h	/^    HI_U16  au16MeteringMemArraySum[AWB_ZONE_ROW * AWB_ZONE_COLUMN];$/;"	m	struct:hiISP_AWB_STAT_2_S
au16MidCCM	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 au16MidCCM[9];       $/;"	m	struct:hiAWB_CCM_S
au16MidCCM	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16MidCCM[9];       \/*RW,  Range: [0x0,  0xFFFF]*\/$/;"	m	struct:hiISP_COLORMATRIX_AUTO_S
au16MidCCM	include/hi_awb_comm.h	/^    HI_U16 au16MidCCM[9];       $/;"	m	struct:hiAWB_CCM_S
au16MidCCM	include/hi_comm_isp.h	/^    HI_U16 au16MidCCM[9];       \/*RW,  Range: [0x0,  0xFFFF]*\/$/;"	m	struct:hiISP_COLORMATRIX_AUTO_S
au16MidCCM	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U16 au16MidCCM[9];       $/;"	m	struct:hiADPT_SCENEAUTO_CCM_ATTR_S
au16MidCCM	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 au16MidCCM[9];       $/;"	m	struct:hiSCENEAUTO_CCM_S
au16MidCCMAcmOff	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 au16MidCCMAcmOff[9];$/;"	m	struct:hiSCENEAUTO_INIPARAM_ACM_S
au16MidCCMAcmOn	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 au16MidCCMAcmOn[9];$/;"	m	struct:hiSCENEAUTO_INIPARAM_ACM_S
au16MultiCTBin	component/isp/include/hi_comm_isp.h	/^    HI_U16  au16MultiCTBin[8];                          \/*AWB Support divide the color temperature range by 8 bins*\/$/;"	m	struct:hiISP_AWB_ATTR_EX_S
au16MultiCTBin	include/hi_comm_isp.h	/^    HI_U16  au16MultiCTBin[8];                          \/*AWB Support divide the color temperature range by 8 bins*\/$/;"	m	struct:hiISP_AWB_ATTR_EX_S
au16MultiCTWt	component/isp/include/hi_comm_isp.h	/^    HI_U16  au16MultiCTWt[8];                           \/*Weight for different color temperature, same value of 8 means CT weight does't work, [0x0, 0x400]*\/$/;"	m	struct:hiISP_AWB_ATTR_EX_S
au16MultiCTWt	include/hi_comm_isp.h	/^    HI_U16  au16MultiCTWt[8];                           \/*Weight for different color temperature, same value of 8 means CT weight does't work, [0x0, 0x400]*\/$/;"	m	struct:hiISP_AWB_ATTR_EX_S
au16NpOffset	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_U16 au16NpOffset[ISP_AUTO_ISO_STENGTH_NUM];		$/;"	m	struct:hiISP_DEMOSAIC_S	file:
au16NpOffset	component/isp/include/hi_comm_isp.h	/^    HI_U16   au16NpOffset[ISP_AUTO_ISO_STENGTH_NUM];   \/* RW, Range:[0x0, 0x3FF] *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
au16NpOffset	component/isp/include/hi_comm_sns.h	/^	HI_U16  au16NpOffset[ISP_AUTO_ISO_STENGTH_NUM];	$/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
au16NpOffset	include/hi_comm_isp.h	/^    HI_U16   au16NpOffset[ISP_AUTO_ISO_STENGTH_NUM];   \/* RW, Range:[0x0, 0x3FF] *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
au16NpOffset	include/hi_comm_sns.h	/^	HI_U16  au16NpOffset[ISP_AUTO_ISO_STENGTH_NUM];	$/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
au16RShadingTbl	component/isp/include/hi_comm_sns.h	/^    HI_U16 au16RShadingTbl[CMOS_SHADING_TABLE_NODE_NUMBER_MAX];$/;"	m	struct:hiISP_CMOS_SHADING_S
au16RShadingTbl	include/hi_comm_sns.h	/^    HI_U16 au16RShadingTbl[CMOS_SHADING_TABLE_NODE_NUMBER_MAX];$/;"	m	struct:hiISP_CMOS_SHADING_S
au16Slope	component/isp/include/hi_comm_isp.h	/^	HI_U16	au16Slope[ISP_AUTO_ISO_STENGTH_NUM];			  \/* RW, Range: [0x0, 0xff] *\/$/;"	m	struct:hiISP_DP_DYNAMIC_AUTO_ATTR_S
au16Slope	component/isp/include/hi_comm_sns.h	/^	HI_U16	au16Slope[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_DPC_S
au16Slope	include/hi_comm_isp.h	/^	HI_U16	au16Slope[ISP_AUTO_ISO_STENGTH_NUM];			  \/* RW, Range: [0x0, 0xff] *\/$/;"	m	struct:hiISP_DP_DYNAMIC_AUTO_ATTR_S
au16Slope	include/hi_comm_sns.h	/^	HI_U16	au16Slope[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_DPC_S
au16StaticWB	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16StaticWB[4];        \/*Calibration Information, Range:[0x0, 0xFFF]*\/$/;"	m	struct:hiISP_AWB_ATTR_S
au16StaticWB	include/hi_comm_isp.h	/^    HI_U16 au16StaticWB[4];        \/*Calibration Information, Range:[0x0, 0xFFF]*\/$/;"	m	struct:hiISP_AWB_ATTR_S
au16StepFNOTable	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16StepFNOTable[AI_MAX_STEP_FNO_NUM];   \/*RW, Range:[0, 1024], Step-F number mapping table. F1.0 is expressed as 1024, F32 is expressed as 1, it's related to the specific iris*\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
au16StepFNOTable	include/hi_comm_isp.h	/^    HI_U16 au16StepFNOTable[AI_MAX_STEP_FNO_NUM];   \/*RW, Range:[0, 1024], Step-F number mapping table. F1.0 is expressed as 1024, F32 is expressed as 1, it's related to the specific iris*\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
au16Strength	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^    HI_U16 au16Strength[ISP_AUTO_ISO_STENGTH_NUM];     $/;"	m	struct:hiISP_GREEN_EQUALIZATION_S	file:
au16Strength	component/isp/include/hi_comm_isp.h	/^    HI_U16   au16Strength[ISP_AUTO_ISO_STENGTH_NUM];   \/*RW, Range:[0, 0x3FFF]*\/    $/;"	m	struct:hiISP_CR_ATTR_S
au16Strength	component/isp/include/hi_comm_sns.h	/^	HI_U16  au16Strength[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_GE_S
au16Strength	include/hi_comm_isp.h	/^    HI_U16   au16Strength[ISP_AUTO_ISO_STENGTH_NUM];   \/*RW, Range:[0, 0x3FFF]*\/    $/;"	m	struct:hiISP_CR_ATTR_S
au16Strength	include/hi_comm_sns.h	/^	HI_U16  au16Strength[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_GE_S
au16Threshold	component/isp/include/hi_comm_isp.h	/^	HI_U16 au16Threshold[ISP_AUTO_ISO_STENGTH_NUM]; \/*Range: [0x0,0xFFFF]*\/  $/;"	m	struct:hiISP_NR_AUTO_ATTR_S
au16Threshold	include/hi_comm_isp.h	/^	HI_U16 au16Threshold[ISP_AUTO_ISO_STENGTH_NUM]; \/*Range: [0x0,0xFFFF]*\/  $/;"	m	struct:hiISP_NR_AUTO_ATTR_S
au16Wbgain	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_U16 au16Wbgain[2];$/;"	m	struct:hiISP_LSC	file:
au16WhiteBalanceGain	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  au16WhiteBalanceGain[4];    $/;"	m	struct:hiISP_COMM_STAT_S
au16ZoneAvg	component/isp/include/hi_comm_3a.h	/^    HI_U16  au16ZoneAvg[AE_ZONE_ROW][AE_ZONE_COLUMN][4];    $/;"	m	struct:hiISP_AE_STAT_5_S
au16ZoneAvg	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16ZoneAvg[AE_ZONE_ROW][AE_ZONE_COLUMN][4];         \/*RO, Zone average value, Range: [0x0, 0xFFFF]*\/$/;"	m	struct:hiISP_AE_STATISTICS_S
au16ZoneAvg	include/hi_comm_3a.h	/^    HI_U16  au16ZoneAvg[AE_ZONE_ROW][AE_ZONE_COLUMN][4];    $/;"	m	struct:hiISP_AE_STAT_5_S
au16ZoneAvg	include/hi_comm_isp.h	/^    HI_U16 au16ZoneAvg[AE_ZONE_ROW][AE_ZONE_COLUMN][4];         \/*RO, Zone average value, Range: [0x0, 0xFFFF]*\/$/;"	m	struct:hiISP_AE_STATISTICS_S
au16ZoneAvg	include/hi_comm_vi.h	/^	HI_U16	au16ZoneAvg[ISP_AE_ZONE_ROW][ISP_AE_ZONE_COLUMN][ISP_BAYER_CHN];	$/;"	m	struct:hiISP_RAW_STAT_INFO_S
au16ZoneAvgB	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16ZoneAvgB[AWB_ZONE_ROW][AWB_ZONE_COLUMN];            \/*RO, Zone Average B, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
au16ZoneAvgB	include/hi_comm_isp.h	/^    HI_U16 au16ZoneAvgB[AWB_ZONE_ROW][AWB_ZONE_COLUMN];            \/*RO, Zone Average B, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
au16ZoneAvgB	include/hi_comm_vi.h	/^	HI_U16 au16ZoneAvgB[ISP_AWB_ZONE_NUM];            \/*RO, Zone Average B, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_RAW_STAT_INFO_S
au16ZoneAvgG	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16ZoneAvgG[AWB_ZONE_ROW][AWB_ZONE_COLUMN];            \/*RO, Zone Average G, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
au16ZoneAvgG	include/hi_comm_isp.h	/^    HI_U16 au16ZoneAvgG[AWB_ZONE_ROW][AWB_ZONE_COLUMN];            \/*RO, Zone Average G, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
au16ZoneAvgG	include/hi_comm_vi.h	/^	HI_U16 au16ZoneAvgG[ISP_AWB_ZONE_NUM];            \/*RO, Zone Average G, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_RAW_STAT_INFO_S
au16ZoneAvgR	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16ZoneAvgR[AWB_ZONE_ROW][AWB_ZONE_COLUMN];            \/*RO, Zone Average R, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
au16ZoneAvgR	include/hi_comm_isp.h	/^    HI_U16 au16ZoneAvgR[AWB_ZONE_ROW][AWB_ZONE_COLUMN];            \/*RO, Zone Average R, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
au16ZoneAvgR	include/hi_comm_vi.h	/^	HI_U16 au16ZoneAvgR[ISP_AWB_ZONE_NUM];            \/*RO, Zone Average R, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_RAW_STAT_INFO_S
au16ZoneCountAll	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16ZoneCountAll[AWB_ZONE_ROW][AWB_ZONE_COLUMN];        \/*RO, normalized number of Gray points, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
au16ZoneCountAll	include/hi_comm_isp.h	/^    HI_U16 au16ZoneCountAll[AWB_ZONE_ROW][AWB_ZONE_COLUMN];        \/*RO, normalized number of Gray points, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
au16ZoneCountAll	include/hi_comm_vi.h	/^	HI_U16 au16ZoneCountAll[ISP_AWB_ZONE_NUM];        \/*RO, normalized number of Gray points, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_RAW_STAT_INFO_S
au16ZoneCountMax	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16ZoneCountMax[AWB_ZONE_ROW][AWB_ZONE_COLUMN];        \/*RO, normalized number of pixels above Whitelevel, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
au16ZoneCountMax	include/hi_comm_isp.h	/^    HI_U16 au16ZoneCountMax[AWB_ZONE_ROW][AWB_ZONE_COLUMN];        \/*RO, normalized number of pixels above Whitelevel, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
au16ZoneCountMax	include/hi_comm_vi.h	/^	HI_U16 au16ZoneCountMax[ISP_AWB_ZONE_NUM];        \/*RO, normalized number of pixels above Whitelevel, Range: [0x0, 0xFFFF]*\/ $/;"	m	struct:hiISP_RAW_STAT_INFO_S
au16ZoneCountMin	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16ZoneCountMin[AWB_ZONE_ROW][AWB_ZONE_COLUMN];        \/*RO, normalized number of pixels under BlackLevel, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
au16ZoneCountMin	include/hi_comm_isp.h	/^    HI_U16 au16ZoneCountMin[AWB_ZONE_ROW][AWB_ZONE_COLUMN];        \/*RO, normalized number of pixels under BlackLevel, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
au16ZoneCountMin	include/hi_comm_vi.h	/^	HI_U16 au16ZoneCountMin[ISP_AWB_ZONE_NUM];        \/*RO, normalized number of pixels under BlackLevel, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_RAW_STAT_INFO_S
au16ZoneGB	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16ZoneGB[AWB_ZONE_ROW][AWB_ZONE_COLUMN];       \/*RO, Zone WB output G\/B, 4.8-bit fix-point, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_RGB_STATISTICS_S
au16ZoneGB	include/hi_comm_isp.h	/^    HI_U16 au16ZoneGB[AWB_ZONE_ROW][AWB_ZONE_COLUMN];       \/*RO, Zone WB output G\/B, 4.8-bit fix-point, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_RGB_STATISTICS_S
au16ZoneGR	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16ZoneGR[AWB_ZONE_ROW][AWB_ZONE_COLUMN];       \/*RO, Zone WB output G\/R, 4.8-bit fix-point, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_RGB_STATISTICS_S
au16ZoneGR	include/hi_comm_isp.h	/^    HI_U16 au16ZoneGR[AWB_ZONE_ROW][AWB_ZONE_COLUMN];       \/*RO, Zone WB output G\/R, 4.8-bit fix-point, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_RGB_STATISTICS_S
au16ZoneHist5Value	component/isp/include/hi_comm_isp.h	/^    HI_U16 au16ZoneHist5Value[AE_ZONE_ROW][AE_ZONE_COLUMN][5];  \/*RO, Zone 5 bins histogram,Range: [0x0, 0xFFFF]*\/$/;"	m	struct:hiISP_AE_STATISTICS_S
au16ZoneHist5Value	include/hi_comm_isp.h	/^    HI_U16 au16ZoneHist5Value[AE_ZONE_ROW][AE_ZONE_COLUMN][5];  \/*RO, Zone 5 bins histogram,Range: [0x0, 0xFFFF]*\/$/;"	m	struct:hiISP_AE_STATISTICS_S
au16detail_th	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^    HI_U16  au16detail_th[Filt_NUM];      \/\/u14.0$/;"	m	struct:hiISP_GE_REG_CFG_BUFFER_S	file:
au16ge_th	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^    HI_U16  au16ge_th[Filt_NUM];          \/\/u14.0$/;"	m	struct:hiISP_GE_REG_CFG_BUFFER_S	file:
au32AeWeights	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  au32AeWeights[255];    $/;"	m	struct:hiAE_DBG_ATTR_S
au32AeWeights	include/hi_ae_comm.h	/^    HI_U32  au32AeWeights[255];    $/;"	m	struct:hiAE_DBG_ATTR_S
au32BGain	component/isp/include/hi_comm_isp.h	/^	HI_U32  au32BGain[SHADING_MESH_NUM];  \/*RW, Range:[0x0, 0x1FFF]*\/$/;"	m	struct:hiISP_SHADING_ATTR_S
au32BGain	include/hi_comm_isp.h	/^	HI_U32  au32BGain[SHADING_MESH_NUM];  \/*RW, Range:[0x0, 0x1FFF]*\/$/;"	m	struct:hiISP_SHADING_ATTR_S
au32B_Gain	component/isp/include/hi_comm_sns.h	/^	HI_U32 au32B_Gain[HI_ISP_LSC_GRID_POINTS];$/;"	m	struct:hiISP_LSC_CABLI_TABLE_S
au32B_Gain	include/hi_comm_sns.h	/^	HI_U32 au32B_Gain[HI_ISP_LSC_GRID_POINTS];$/;"	m	struct:hiISP_LSC_CABLI_TABLE_S
au32BrightTable	component/isp/include/hi_comm_isp.h	/^    HI_U32  au32BrightTable[STATIC_DP_COUNT_MAX];   \/* RW, Range: [0x0, 0x1FFFFFF],the first 13 bits represents the X coordinate of the defect pixel, the second 12 bits represent the Y coordinate of the defect pixel$/;"	m	struct:hiISP_DP_STATIC_ATTR_S
au32BrightTable	include/hi_comm_isp.h	/^    HI_U32  au32BrightTable[STATIC_DP_COUNT_MAX];   \/* RW, Range: [0x0, 0x1FFFFFF],the first 13 bits represents the X coordinate of the defect pixel, the second 12 bits represent the Y coordinate of the defect pixel$/;"	m	struct:hiISP_DP_STATIC_ATTR_S
au32CompMask	include/hi_comm_vi.h	/^    HI_U32              au32CompMask[VIU_DEV_COMP_MASK_NUM];    \/* Component mask *\/$/;"	m	struct:hiVI_DEV_ATTR_EX_S
au32CompMask	include/hi_comm_vi.h	/^    HI_U32              au32CompMask[VIU_DEV_COMP_MASK_NUM];    \/* Component mask *\/$/;"	m	struct:hiVI_DEV_ATTR_S
au32DarkTable	component/isp/include/hi_comm_isp.h	/^    HI_U32  au32DarkTable[STATIC_DP_COUNT_MAX];     \/* RW, Range: [0x0, 0x1FFFFFF],the first 13 bits represents the X coordinate of the defect pixel, the second 12 bits represent the Y coordinate of the defect pixel$/;"	m	struct:hiISP_DP_STATIC_ATTR_S
au32DarkTable	include/hi_comm_isp.h	/^    HI_U32  au32DarkTable[STATIC_DP_COUNT_MAX];     \/* RW, Range: [0x0, 0x1FFFFFF],the first 13 bits represents the X coordinate of the defect pixel, the second 12 bits represent the Y coordinate of the defect pixel$/;"	m	struct:hiISP_DP_STATIC_ATTR_S
au32Data	include/hi_comm_video.h	/^    HI_U32 au32Data[VIU_MAX_VBI_LEN];$/;"	m	struct:hiVIDEO_VBI_INFO_S
au32DehazeMaxStatDout	component/isp/defog/isp_dehaze.h	/^    HI_U8  au32DehazeMaxStatDout[DEFOG_ZONE_NUM];$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
au32DehazeMaxStatDout	include/isp_dehaze.h	/^    HI_U8  au32DehazeMaxStatDout[DEFOG_ZONE_NUM];$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
au32DehazeMinDout	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32  au32DehazeMinDout[DEFOG_ZONE_NUM\/4];$/;"	m	struct:hiISP_DEHAZE_STAT_S
au32DpccBpTable	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 au32DpccBpTable[2048];$/;"	m	struct:hiISP_DP_REG_CFG_S
au32GbGain	component/isp/include/hi_comm_isp.h	/^	HI_U32  au32GbGain[SHADING_MESH_NUM]; \/*RW, Range:[0x0, 0x1FFF]*\/$/;"	m	struct:hiISP_SHADING_ATTR_S
au32GbGain	include/hi_comm_isp.h	/^	HI_U32  au32GbGain[SHADING_MESH_NUM]; \/*RW, Range:[0x0, 0x1FFF]*\/$/;"	m	struct:hiISP_SHADING_ATTR_S
au32Gb_Gain	component/isp/include/hi_comm_sns.h	/^	HI_U32 au32Gb_Gain[HI_ISP_LSC_GRID_POINTS];	$/;"	m	struct:hiISP_LSC_CABLI_TABLE_S
au32Gb_Gain	include/hi_comm_sns.h	/^	HI_U32 au32Gb_Gain[HI_ISP_LSC_GRID_POINTS];	$/;"	m	struct:hiISP_LSC_CABLI_TABLE_S
au32GrGain	component/isp/include/hi_comm_isp.h	/^	HI_U32  au32GrGain[SHADING_MESH_NUM]; \/*RW, Range:[0x0, 0x1FFF]*\/$/;"	m	struct:hiISP_SHADING_ATTR_S
au32GrGain	include/hi_comm_isp.h	/^	HI_U32  au32GrGain[SHADING_MESH_NUM]; \/*RW, Range:[0x0, 0x1FFF]*\/$/;"	m	struct:hiISP_SHADING_ATTR_S
au32Gr_Gain	component/isp/include/hi_comm_sns.h	/^	HI_U32 au32Gr_Gain[HI_ISP_LSC_GRID_POINTS];	$/;"	m	struct:hiISP_LSC_CABLI_TABLE_S
au32Gr_Gain	include/hi_comm_sns.h	/^	HI_U32 au32Gr_Gain[HI_ISP_LSC_GRID_POINTS];	$/;"	m	struct:hiISP_LSC_CABLI_TABLE_S
au32Hist	include/hi_ive.h	/^    HI_U32 au32Hist[IVE_HIST_NUM];$/;"	m	struct:hiIVE_EQUALIZE_HIST_CTRL_MEM_S
au32Hist256Value	component/isp/include/hi_comm_isp.h	/^    HI_U32 au32Hist256Value[256];                               \/*RO, Global 256 bins histogram,Range: [0x0, 0xFFFFFFFF]*\/$/;"	m	struct:hiISP_AE_STATISTICS_S
au32Hist256Value	include/hi_comm_isp.h	/^    HI_U32 au32Hist256Value[256];                               \/*RO, Global 256 bins histogram,Range: [0x0, 0xFFFFFFFF]*\/$/;"	m	struct:hiISP_AE_STATISTICS_S
au32HistInfo	component/isp/3a/include/hi_awb_comm.h	/^    HI_U32 au32HistInfo[256];$/;"	m	struct:hiAWB_DBG_STATUS_S
au32HistInfo	include/hi_awb_comm.h	/^    HI_U32 au32HistInfo[256];$/;"	m	struct:hiAWB_DBG_STATUS_S
au32HistogramMemArray	component/isp/include/hi_comm_3a.h	/^    HI_U32  au32HistogramMemArray[256];$/;"	m	struct:hiISP_AE_STAT_3_S
au32HistogramMemArray	include/hi_comm_3a.h	/^    HI_U32  au32HistogramMemArray[256];$/;"	m	struct:hiISP_AE_STAT_3_S
au32NoiseControlGain	component/isp/include/hi_comm_isp.h	/^    HI_U32  au32NoiseControlGain[SHADING_MESH_NUM]; \/*RW, Range:[0x0, 0x1FFF]*\/        $/;"	m	struct:hiISP_SHADING_ATTR_S
au32NoiseControlGain	include/hi_comm_isp.h	/^    HI_U32  au32NoiseControlGain[SHADING_MESH_NUM]; \/*RW, Range:[0x0, 0x1FFF]*\/        $/;"	m	struct:hiISP_SHADING_ATTR_S
au32PhyAddr	tools/isp_debug.c	/^HI_U32  au32PhyAddr[4]  = {0};$/;"	v
au32RGain	component/isp/include/hi_comm_isp.h	/^	HI_U32  au32RGain[SHADING_MESH_NUM];  \/*RW, Range:[0x0, 0x1FFF]*\/$/;"	m	struct:hiISP_SHADING_ATTR_S
au32RGain	include/hi_comm_isp.h	/^	HI_U32  au32RGain[SHADING_MESH_NUM];  \/*RW, Range:[0x0, 0x1FFF]*\/$/;"	m	struct:hiISP_SHADING_ATTR_S
au32R_Gain	component/isp/include/hi_comm_sns.h	/^    HI_U32 au32R_Gain[HI_ISP_LSC_GRID_POINTS];	$/;"	m	struct:hiISP_LSC_CABLI_TABLE_S
au32R_Gain	include/hi_comm_sns.h	/^    HI_U32 au32R_Gain[HI_ISP_LSC_GRID_POINTS];	$/;"	m	struct:hiISP_LSC_CABLI_TABLE_S
au32Size	tools/isp_debug.c	/^HI_U32  au32Size[4]     = {0};$/;"	v
au32Table	component/isp/include/hi_comm_isp.h	/^    HI_U32      au32Table[STATIC_DP_COUNT_MAX];  \/* RO, Static defect-pixel calibraiton table,the first 13 bits represents the X coordinate of the defect pixel, the second 12 bits represent the Y coordinate of the defect pixel. *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
au32Table	include/hi_comm_isp.h	/^    HI_U32      au32Table[STATIC_DP_COUNT_MAX];  \/* RO, Static defect-pixel calibraiton table,the first 13 bits represents the X coordinate of the defect pixel, the second 12 bits represent the Y coordinate of the defect pixel. *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
au32WhiteBalanceGain	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32  au32WhiteBalanceGain[4];$/;"	m	struct:hiISP_AWB_REG_CFG_1_S
au32WhiteBalanceGain	component/isp/include/hi_comm_3a.h	/^    HI_U32  au32WhiteBalanceGain[4];$/;"	m	struct:hiISP_AWB_RESULT_S
au32WhiteBalanceGain	include/hi_comm_3a.h	/^    HI_U32  au32WhiteBalanceGain[4];$/;"	m	struct:hiISP_AWB_RESULT_S
au32WhiteBalanceGain	include/hi_comm_video.h	/^    HI_U32  au32WhiteBalanceGain[4];$/;"	m	struct:hiSNAP_ISP_INFO_S
au32XGridWidth	component/isp/include/hi_comm_isp.h	/^    HI_U32  au32XGridWidth[8];\/*RW, Range:[0x0, u32Width\/4]*\/$/;"	m	struct:hiISP_SHADING_ATTR_S
au32XGridWidth	include/hi_comm_isp.h	/^    HI_U32  au32XGridWidth[8];\/*RW, Range:[0x0, u32Width\/4]*\/$/;"	m	struct:hiISP_SHADING_ATTR_S
au32YGridWidth	component/isp/include/hi_comm_isp.h	/^    HI_U32  au32YGridWidth[8];\/*RW, Range:[0x0, u32Height\/4]*\/$/;"	m	struct:hiISP_SHADING_ATTR_S
au32YGridWidth	include/hi_comm_isp.h	/^    HI_U32  au32YGridWidth[8];\/*RW, Range:[0x0, u32Height\/4]*\/$/;"	m	struct:hiISP_SHADING_ATTR_S
au32ZoneSum	component/isp/include/hi_comm_isp.h	/^    HI_U32 au32ZoneSum[AWB_ZONE_ROW][AWB_ZONE_COLUMN];      \/*RO, Zone WB output population*\/$/;"	m	struct:hiISP_WB_RGB_STATISTICS_S
au32ZoneSum	include/hi_comm_isp.h	/^    HI_U32 au32ZoneSum[AWB_ZONE_ROW][AWB_ZONE_COLUMN];      \/*RO, Zone WB output population*\/$/;"	m	struct:hiISP_WB_RGB_STATISTICS_S
au32privateData	include/hi_comm_fisheye.h	/^    HI_U32                  au32privateData[4];  \/* task's private data *\/$/;"	m	struct:hiFISHEYE_TASK_ATTR_S
au32privateData	include/hi_comm_vgs.h	/^    HI_U32                  au32privateData[4];  \/* task's private data *\/$/;"	m	struct:hiVGS_TASK_ATTR_S
au8AeWeight	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U8 au8AeWeight[AE_WEIGHT_ROW][AE_WEIGHT_COLUMN];$/;"	m	struct:hiADPT_SCENEAUTO_AEATTR_S
au8AeWeight	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 au8AeWeight[AE_WEIGHT_ROW][AE_WEIGHT_COLUMN];$/;"	m	struct:hiSCENEAUTO_AEATTR_S
au8AutoSat	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 au8AutoSat[16]; $/;"	m	struct:hiADPT_SCENEAUTO_SATURATION_S
au8AutoSat	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 au8AutoSat[16]; $/;"	m	struct:hiSCENEAUTO_SATURATION_S
au8CaptureTime	include/hi_comm_video.h	/^    HI_U8           au8CaptureTime[DCF_CAPTURE_TIME_LENGTH];            \/*The date and time when the picture data was generated*\/$/;"	m	struct:hiJPEG_DCF_S
au8ColorCast	component/isp/include/hi_comm_isp.h	/^    HI_U8 au8ColorCast[ISP_AUTO_ISO_STENGTH_NUM];    		\/* RW,  Range:[0, 3]. *\/$/;"	m	struct:hiISP_UVNR_AUTO_ATTR_S
au8ColorCast	include/hi_comm_isp.h	/^    HI_U8 au8ColorCast[ISP_AUTO_ISO_STENGTH_NUM];    		\/* RW,  Range:[0, 3]. *\/$/;"	m	struct:hiISP_UVNR_AUTO_ATTR_S
au8Date	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8 au8Date[20];$/;"	m	struct:hiISP_VERSION_S
au8DciStrengthLut	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 au8DciStrengthLut[111];$/;"	m	struct:hiSCENEAUTO_INIPARA_S
au8DehazeMinDout	component/isp/defog/isp_dehaze.h	/^    HI_U8  au8DehazeMinDout[DEFOG_ZONE_NUM];$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
au8DehazeMinDout	include/isp_dehaze.h	/^    HI_U8  au8DehazeMinDout[DEFOG_ZONE_NUM];$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
au8DetailCtrl	include/hi_comm_vpss.h	/^    HI_U8 au8DetailCtrl[ISO_STENGTH_NUM];   \/*Different sharpen strength for detail and edge. When it is bigger than 128, detail sharpen strength will be stronger than edge*\/$/;"	m	struct:hiVPSS_GRP_SHARPEN_AUTO_ATTR_S
au8EdgeNoiseThd	component/isp/include/hi_comm_isp.h	/^    HI_U8 au8EdgeNoiseThd[ISP_AUTO_ISO_STENGTH_NUM];	\/*RW:  range [0: 255] *\/$/;"	m	struct:hiISP_SHARPEN_AUTO_ATTR_S
au8EdgeNoiseThd	include/hi_comm_isp.h	/^    HI_U8 au8EdgeNoiseThd[ISP_AUTO_ISO_STENGTH_NUM];	\/*RW:  range [0: 255] *\/$/;"	m	struct:hiISP_SHARPEN_AUTO_ATTR_S
au8EdgeThd	include/hi_comm_vpss.h	/^    HI_U8 au8EdgeThd[ISO_STENGTH_NUM];      \/*Sharpen threshold to distinguish the strong edge, only the edge bigger than the EdgeThd can be sharpen by SharpenEdge*\/$/;"	m	struct:hiVPSS_GRP_SHARPEN_AUTO_ATTR_S
au8EdgeThd2	component/isp/firmware/src/algorithms/isp_sharpen.c	/^    HI_U8  au8EdgeThd2[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_SHARPEN_S	file:
au8EdgeThd2	component/isp/include/hi_comm_sns.h	/^    HI_U8  au8EdgeThd2[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_RGBSHARPEN_S
au8EdgeThd2	include/hi_comm_sns.h	/^    HI_U8  au8EdgeThd2[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_RGBSHARPEN_S
au8FcrAutoStrength	component/isp/firmware/src/algorithms/isp_demosaic.c	/^    HI_U8 au8FcrAutoStrength[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_DEMOSAIC_S	file:
au8FcrAutoThreshold	component/isp/firmware/src/algorithms/isp_demosaic.c	/^    HI_U8 au8FcrAutoThreshold[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_DEMOSAIC_S	file:
au8FcrStrength	component/isp/include/hi_comm_sns.h	/^	HI_U8   au8FcrStrength[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
au8FcrStrength	include/hi_comm_sns.h	/^	HI_U8   au8FcrStrength[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
au8FcrThreshold	component/isp/include/hi_comm_sns.h	/^	HI_U8   au8FcrThreshold[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
au8FcrThreshold	include/hi_comm_sns.h	/^	HI_U8   au8FcrThreshold[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
au8FixStrength	component/isp/include/hi_comm_isp.h	/^    HI_U8 au8FixStrength[ISP_AUTO_ISO_STENGTH_NUM];     \/*Range: [0x0,0xFF]*\/ $/;"	m	struct:hiISP_NR_AUTO_ATTR_S
au8FixStrength	include/hi_comm_isp.h	/^    HI_U8 au8FixStrength[ISP_AUTO_ISO_STENGTH_NUM];     \/*Range: [0x0,0xFF]*\/ $/;"	m	struct:hiISP_NR_AUTO_ATTR_S
au8HistThresh	component/isp/3a/include/hi_ae_comm.h	/^    HI_U8   au8HistThresh[4];$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
au8HistThresh	component/isp/include/hi_comm_isp.h	/^    HI_U8   au8HistThresh[6];                 \/*In manual mode, user define luma thresh, thresh[0] = 0, thresh[5] = 0xFF,  thresh[i] >=  thresh[i-1]*\/$/;"	m	struct:hiISP_AWB_LUM_HISTGRAM_ATTR_S
au8HistThresh	component/isp/include/hi_comm_isp.h	/^    HI_U8  au8HistThresh[4];    \/*RW, Histogram threshold for bin 0\/1 1\/2 2\/3 3\/4 boundary, Range: [0x0, 0xFF]*\/$/;"	m	struct:hiISP_AE_STATISTICS_CFG_S
au8HistThresh	include/hi_ae_comm.h	/^    HI_U8   au8HistThresh[4];$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
au8HistThresh	include/hi_comm_isp.h	/^    HI_U8   au8HistThresh[6];                 \/*In manual mode, user define luma thresh, thresh[0] = 0, thresh[5] = 0xFF,  thresh[i] >=  thresh[i-1]*\/$/;"	m	struct:hiISP_AWB_LUM_HISTGRAM_ATTR_S
au8HistThresh	include/hi_comm_isp.h	/^    HI_U8  au8HistThresh[4];    \/*RW, Histogram threshold for bin 0\/1 1\/2 2\/3 3\/4 boundary, Range: [0x0, 0xFF]*\/$/;"	m	struct:hiISP_AE_STATISTICS_CFG_S
au8ImageDescription	include/hi_comm_video.h	/^    HI_U8       au8ImageDescription[DCF_DRSCRIPTION_LENGTH];        \/*Describes image*\/$/;"	m	struct:hiISP_DCF_INFO_S
au8IndexTh	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_U16 au8IndexTh[7];$/;"	m	struct:hiDRC_HIST_WEIGHT_CALC_S	file:
au8LowFreqSlope	component/isp/include/hi_comm_isp.h	/^    HI_U8 au8LowFreqSlope[ISP_AUTO_ISO_STENGTH_NUM];    \/*Range: [0x0,0x10]*\/$/;"	m	struct:hiISP_NR_AUTO_ATTR_S
au8LowFreqSlope	include/hi_comm_isp.h	/^    HI_U8 au8LowFreqSlope[ISP_AUTO_ISO_STENGTH_NUM];    \/*Range: [0x0,0x10]*\/$/;"	m	struct:hiISP_NR_AUTO_ATTR_S
au8LumThresh	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8   au8LumThresh[16];$/;"	m	struct:hiADPT_SCENEAUTO_DEMOSAIC_S
au8LumThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8   au8LumThresh[16];$/;"	m	struct:hiSCENEAUTO_DEMOSAIC_S
au8LumaWgt	include/hi_comm_vpss.h	/^	HI_U8 au8LumaWgt[YUV_SHPLUMA_NUM];       \/*sharpen weight based on loacal luma*\/$/;"	m	struct:hiVPSS_GRP_SHARPEN_ATTR_S
au8Make	include/hi_comm_video.h	/^    HI_U8       au8Make[DCF_DRSCRIPTION_LENGTH];                    \/*Shows manufacturer of digital cameras*\/$/;"	m	struct:hiISP_DCF_INFO_S
au8Map	include/hi_ive.h	/^    HI_U8  au8Map[IVE_MAP_NUM];$/;"	m	struct:hiIVE_EQUALIZE_HIST_CTRL_MEM_S
au8Map	include/hi_ive.h	/^    HI_U8  au8Map[IVE_MAP_NUM];$/;"	m	struct:hiIVE_MAP_LUT_MEM_S
au8Mask	include/hi_ive.h	/^    HI_U8 au8Mask[25];         \/*The template parameter value must be 0 or 255.*\/$/;"	m	struct:hiIVE_DILATE_CTRL_S
au8Mask	include/hi_ive.h	/^    HI_U8 au8Mask[25];         \/*The template parameter value must be 0 or 255.*\/$/;"	m	struct:hiIVE_ERODE_CTRL_S
au8MaxEdgeAmt	component/isp/firmware/src/algorithms/isp_sharpen.c	/^    HI_U8  au8MaxEdgeAmt[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_SHARPEN_S	file:
au8MaxEdgeAmt	component/isp/include/hi_comm_sns.h	/^    HI_U8  au8MaxEdgeAmt[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_RGBSHARPEN_S
au8MaxEdgeAmt	include/hi_comm_sns.h	/^    HI_U8  au8MaxEdgeAmt[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_RGBSHARPEN_S
au8MaxSharpAmt1	component/isp/firmware/src/algorithms/isp_sharpen.c	/^    HI_U8  au8MaxSharpAmt1[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_SHARPEN_S	file:
au8MaxSharpAmt1	component/isp/include/hi_comm_sns.h	/^    HI_U8  au8MaxSharpAmt1[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_RGBSHARPEN_S
au8MaxSharpAmt1	include/hi_comm_sns.h	/^    HI_U8  au8MaxSharpAmt1[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_RGBSHARPEN_S
au8MeteringHistThresh	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8   au8MeteringHistThresh[4];$/;"	m	struct:hiISP_AE_REG_CFG_1_S
au8MeteringHistThresh	component/isp/include/hi_comm_3a.h	/^    HI_U8   au8MeteringHistThresh[4];$/;"	m	struct:hiISP_AE_STAT_1_S
au8MeteringHistThresh	component/isp/include/hi_comm_3a.h	/^    HI_U8   au8MeteringHistThresh[4];$/;"	m	struct:hiISP_AE_STAT_2_S
au8MeteringHistThresh	component/isp/include/hi_comm_3a.h	/^    HI_U8   au8MeteringHistThresh[4];$/;"	m	struct:hiISP_AE_STAT_ATTR_S
au8MeteringHistThresh	include/hi_comm_3a.h	/^    HI_U8   au8MeteringHistThresh[4];$/;"	m	struct:hiISP_AE_STAT_1_S
au8MeteringHistThresh	include/hi_comm_3a.h	/^    HI_U8   au8MeteringHistThresh[4];$/;"	m	struct:hiISP_AE_STAT_2_S
au8MeteringHistThresh	include/hi_comm_3a.h	/^    HI_U8   au8MeteringHistThresh[4];$/;"	m	struct:hiISP_AE_STAT_ATTR_S
au8Model	include/hi_comm_video.h	/^    HI_U8       au8Model[DCF_DRSCRIPTION_LENGTH];                   \/*Shows model number of digital cameras*\/$/;"	m	struct:hiISP_DCF_INFO_S
au8MppVersion	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8 au8MppVersion[4];$/;"	m	struct:hiISP_VERSION_S
au8Np1	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 au8Np1[128];$/;"	m	struct:hiSCENEAUTO_INIPARAM_NRPROFILE_S
au8Np2	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 au8Np2[128];$/;"	m	struct:hiSCENEAUTO_INIPARAM_NRPROFILE_S
au8NpDefault1	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 au8NpDefault1[128];$/;"	m	struct:hiSCENEAUTO_INIPARAM_NRPROFILE_S
au8NpDefault2	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 au8NpDefault2[128];$/;"	m	struct:hiSCENEAUTO_INIPARAM_NRPROFILE_S
au8OverShoot	component/isp/include/hi_comm_isp.h	/^	HI_U8 au8OverShoot [ISP_AUTO_ISO_STENGTH_NUM];	\/*RW:  range [0: 255] *\/$/;"	m	struct:hiISP_SHARPEN_AUTO_ATTR_S
au8OverShoot	include/hi_comm_isp.h	/^	HI_U8 au8OverShoot [ISP_AUTO_ISO_STENGTH_NUM];	\/*RW:  range [0: 255] *\/$/;"	m	struct:hiISP_SHARPEN_AUTO_ATTR_S
au8OverShoot	include/hi_comm_vpss.h	/^    HI_U8 au8OverShoot[ISO_STENGTH_NUM];$/;"	m	struct:hiVPSS_GRP_SHARPEN_AUTO_ATTR_S
au8OvershootAmt	component/isp/firmware/src/algorithms/isp_sharpen.c	/^    HI_U8  au8OvershootAmt[ISP_AUTO_ISO_STENGTH_NUM]; $/;"	m	struct:hiISP_SHARPEN_S	file:
au8OvershootAmt	component/isp/include/hi_comm_sns.h	/^    HI_U8  au8OvershootAmt[ISP_AUTO_ISO_STENGTH_NUM]; $/;"	m	struct:hiISP_CMOS_RGBSHARPEN_S
au8OvershootAmt	include/hi_comm_sns.h	/^    HI_U8  au8OvershootAmt[ISP_AUTO_ISO_STENGTH_NUM]; $/;"	m	struct:hiISP_CMOS_RGBSHARPEN_S
au8Sat	component/isp/include/hi_comm_isp.h	/^    HI_U8   au8Sat[ISP_AUTO_ISO_STENGTH_NUM];           \/*RW,  Range: [0, 0xFF], should be decreased based on ISO increase *\/ $/;"	m	struct:hiISP_SATURATION_AUTO_S
au8Sat	include/hi_comm_isp.h	/^    HI_U8   au8Sat[ISP_AUTO_ISO_STENGTH_NUM];           \/*RW,  Range: [0, 0xFF], should be decreased based on ISO increase *\/ $/;"	m	struct:hiISP_SATURATION_AUTO_S
au8Saturation	component/isp/3a/include/hi_awb_comm.h	/^    HI_U8   au8Saturation[16];   \/* adjust saturation, different iso with different saturation *\/$/;"	m	struct:hiAWB_AGC_TABLE_S
au8Saturation	include/hi_awb_comm.h	/^    HI_U8   au8Saturation[16];   \/* adjust saturation, different iso with different saturation *\/$/;"	m	struct:hiAWB_AGC_TABLE_S
au8SharpThd2	component/isp/firmware/src/algorithms/isp_sharpen.c	/^    HI_U8  au8SharpThd2[ISP_AUTO_ISO_STENGTH_NUM]; $/;"	m	struct:hiISP_SHARPEN_S	file:
au8SharpThd2	component/isp/include/hi_comm_sns.h	/^    HI_U8  au8SharpThd2[ISP_AUTO_ISO_STENGTH_NUM]; $/;"	m	struct:hiISP_CMOS_RGBSHARPEN_S
au8SharpThd2	include/hi_comm_sns.h	/^    HI_U8  au8SharpThd2[ISP_AUTO_ISO_STENGTH_NUM]; $/;"	m	struct:hiISP_CMOS_RGBSHARPEN_S
au8SharpenD	component/isp/include/hi_comm_isp.h	/^    HI_U8 au8SharpenD  [ISP_AUTO_ISO_STENGTH_NUM];  \/*Sharpen strength of Edge, range [0: 255], equal to maxEdgeAmt in fw.*\/$/;"	m	struct:hiISP_SHARPEN_AUTO_ATTR_S
au8SharpenD	include/hi_comm_isp.h	/^    HI_U8 au8SharpenD  [ISP_AUTO_ISO_STENGTH_NUM];  \/*Sharpen strength of Edge, range [0: 255], equal to maxEdgeAmt in fw.*\/$/;"	m	struct:hiISP_SHARPEN_AUTO_ATTR_S
au8SharpenD	include/hi_comm_vpss.h	/^    HI_U8 au8SharpenD[ISO_STENGTH_NUM];     \/*Directional sharpen strength for directional detail and edge enhancement*\/$/;"	m	struct:hiVPSS_GRP_SHARPEN_AUTO_ATTR_S
au8SharpenEdge	include/hi_comm_vpss.h	/^    HI_U8 au8SharpenEdge[ISO_STENGTH_NUM];  \/*Sharpen strength for strong edge enhancement*\/$/;"	m	struct:hiVPSS_GRP_SHARPEN_AUTO_ATTR_S
au8SharpenUd	component/isp/include/hi_comm_isp.h	/^    HI_U8 au8SharpenUd [ISP_AUTO_ISO_STENGTH_NUM];  \/*Sharpen strength of detail, range [0: 255], equal to maxSharpAmt1 in fw *\/$/;"	m	struct:hiISP_SHARPEN_AUTO_ATTR_S
au8SharpenUd	include/hi_comm_isp.h	/^    HI_U8 au8SharpenUd [ISP_AUTO_ISO_STENGTH_NUM];  \/*Sharpen strength of detail, range [0: 255], equal to maxSharpAmt1 in fw *\/$/;"	m	struct:hiISP_SHARPEN_AUTO_ATTR_S
au8SharpenUd	include/hi_comm_vpss.h	/^    HI_U8 au8SharpenUd[ISO_STENGTH_NUM];    \/*Undirectional sharpen strength for undirectional detail enhancement*\/$/;"	m	struct:hiVPSS_GRP_SHARPEN_AUTO_ATTR_S
au8ShootSupStr	include/hi_comm_vpss.h	/^    HI_U8 au8ShootSupStr[ISO_STENGTH_NUM];   \/*Overshoot and undershoot suppression strength, the amplitude and width of shoot will be decrease when shootSupSt increase*\/$/;"	m	struct:hiVPSS_GRP_SHARPEN_AUTO_ATTR_S
au8Software	include/hi_comm_video.h	/^    HI_U8       au8Software[DCF_DRSCRIPTION_LENGTH];                \/*Shows firmware (internal software of digital cameras) version number*\/$/;"	m	struct:hiISP_DCF_INFO_S
au8Strength	component/isp/include/hi_comm_isp.h	/^    HI_U8 au8Strength[ISP_AUTO_ISO_STENGTH_NUM];    \/*RW, Range:[0, 0xFF]*\/  $/;"	m	struct:hiISP_ANTI_FALSECOLOR_AUTO_ATTR_S
au8Strength	component/isp/include/hi_comm_isp.h	/^    HI_U8 au8Strength[ISP_AUTO_ISO_STENGTH_NUM];  \/*not support *\/$/;"	m	struct:hiISP_NR_AUTO_ATTR_S
au8Strength	include/hi_comm_isp.h	/^    HI_U8 au8Strength[ISP_AUTO_ISO_STENGTH_NUM];    \/*RW, Range:[0, 0xFF]*\/  $/;"	m	struct:hiISP_ANTI_FALSECOLOR_AUTO_ATTR_S
au8Strength	include/hi_comm_isp.h	/^    HI_U8 au8Strength[ISP_AUTO_ISO_STENGTH_NUM];  \/*not support *\/$/;"	m	struct:hiISP_NR_AUTO_ATTR_S
au8TextureNoiseThd	component/isp/include/hi_comm_isp.h	/^	HI_U8 au8TextureNoiseThd[ISP_AUTO_ISO_STENGTH_NUM];	\/*RW:  range [0: 255] *\/$/;"	m	struct:hiISP_SHARPEN_AUTO_ATTR_S
au8TextureNoiseThd	include/hi_comm_isp.h	/^	HI_U8 au8TextureNoiseThd[ISP_AUTO_ISO_STENGTH_NUM];	\/*RW:  range [0: 255] *\/$/;"	m	struct:hiISP_SHARPEN_AUTO_ATTR_S
au8TextureThr	include/hi_comm_vpss.h	/^	HI_U8 au8TextureThr[ISO_STENGTH_NUM];   \/*Sharpen threshold for SharpenUd and SharpenD, noise is deemed as below the TextureThd without sharpness*\/$/;"	m	struct:hiVPSS_GRP_SHARPEN_AUTO_ATTR_S
au8Threshold	component/isp/include/hi_comm_isp.h	/^    HI_U8 au8Threshold[ISP_AUTO_ISO_STENGTH_NUM];   \/*RW, Range:[0, 0xFF]*\/  $/;"	m	struct:hiISP_ANTI_FALSECOLOR_AUTO_ATTR_S
au8Threshold	include/hi_comm_isp.h	/^    HI_U8 au8Threshold[ISP_AUTO_ISO_STENGTH_NUM];   \/*RW, Range:[0, 0xFF]*\/  $/;"	m	struct:hiISP_ANTI_FALSECOLOR_AUTO_ATTR_S
au8Time	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8 au8Time[20];$/;"	m	struct:hiISP_VERSION_S
au8UnderShoot	component/isp/include/hi_comm_isp.h	/^	HI_U8 au8UnderShoot[ISP_AUTO_ISO_STENGTH_NUM];	\/*RW:  range [0: 255] *\/$/;"	m	struct:hiISP_SHARPEN_AUTO_ATTR_S
au8UnderShoot	include/hi_comm_isp.h	/^	HI_U8 au8UnderShoot[ISP_AUTO_ISO_STENGTH_NUM];	\/*RW:  range [0: 255] *\/$/;"	m	struct:hiISP_SHARPEN_AUTO_ATTR_S
au8UnderShoot	include/hi_comm_vpss.h	/^    HI_U8 au8UnderShoot[ISO_STENGTH_NUM];$/;"	m	struct:hiVPSS_GRP_SHARPEN_AUTO_ATTR_S
au8UndershootAmt	component/isp/firmware/src/algorithms/isp_sharpen.c	/^    HI_U8  au8UndershootAmt[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_SHARPEN_S	file:
au8UndershootAmt	component/isp/include/hi_comm_sns.h	/^    HI_U8  au8UndershootAmt[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_RGBSHARPEN_S
au8UndershootAmt	include/hi_comm_sns.h	/^    HI_U8  au8UndershootAmt[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiISP_CMOS_RGBSHARPEN_S
au8UvnrStrength	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	HI_U8   au8UvnrStrength[ISP_AUTO_ISO_STENGTH_NUM];$/;"	m	struct:hiHI_ISP_UVNR_ATTR	file:
au8UvnrStrength	component/isp/include/hi_comm_isp.h	/^    HI_U8 au8UvnrStrength[ISP_AUTO_ISO_STENGTH_NUM]; 	\/* RW,  Range:[0, 34]. *\/$/;"	m	struct:hiISP_UVNR_AUTO_ATTR_S
au8UvnrStrength	include/hi_comm_isp.h	/^    HI_U8 au8UvnrStrength[ISP_AUTO_ISO_STENGTH_NUM]; 	\/* RW,  Range:[0, 34]. *\/$/;"	m	struct:hiISP_UVNR_AUTO_ATTR_S
au8UvnrThreshold	component/isp/include/hi_comm_isp.h	/^    HI_U8 au8UvnrThreshold[ISP_AUTO_ISO_STENGTH_NUM];    \/* RW,  Range:[0, 64]. *\/$/;"	m	struct:hiISP_UVNR_AUTO_ATTR_S
au8UvnrThreshold	include/hi_comm_isp.h	/^    HI_U8 au8UvnrThreshold[ISP_AUTO_ISO_STENGTH_NUM];    \/* RW,  Range:[0, 64]. *\/$/;"	m	struct:hiISP_UVNR_AUTO_ATTR_S
au8VarStrength	component/isp/include/hi_comm_isp.h	/^    HI_U8 au8VarStrength[ISP_AUTO_ISO_STENGTH_NUM];     \/*Range: [0x0,0xFF]*\/ $/;"	m	struct:hiISP_NR_AUTO_ATTR_S
au8VarStrength	include/hi_comm_isp.h	/^    HI_U8 au8VarStrength[ISP_AUTO_ISO_STENGTH_NUM];     \/*Range: [0x0,0xFF]*\/ $/;"	m	struct:hiISP_NR_AUTO_ATTR_S
au8Weight	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_U16 au8Weight[7];$/;"	m	struct:hiDRC_HIST_WEIGHT_CALC_S	file:
au8Weight	component/isp/include/hi_comm_isp.h	/^    HI_U8 au8Weight[AE_ZONE_ROW][AE_ZONE_COLUMN]; \/*Range :  [0, 0xF]*\/$/;"	m	struct:hiISP_AE_ATTR_S
au8Weight	include/hi_comm_isp.h	/^    HI_U8 au8Weight[AE_ZONE_ROW][AE_ZONE_COLUMN]; \/*Range :  [0, 0xF]*\/$/;"	m	struct:hiISP_AE_ATTR_S
au8Weight	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 au8Weight[AE_WEIGHT_ROW][AE_WEIGHT_COLUMN];$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
au8WeightTable	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8   au8WeightTable[15][17];$/;"	m	struct:hiISP_AE_REG_CFG_1_S
au8WeightTable	component/isp/include/hi_comm_3a.h	/^    HI_U8   au8WeightTable[AE_ZONE_ROW][AE_ZONE_COLUMN];$/;"	m	struct:hiISP_AE_STAT_ATTR_S
au8WeightTable	include/hi_comm_3a.h	/^    HI_U8   au8WeightTable[AE_ZONE_ROW][AE_ZONE_COLUMN];$/;"	m	struct:hiISP_AE_STAT_ATTR_S
au8detail_slop	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^    HI_U8   au8detail_slop[Filt_NUM];   \/\/u4.0 $/;"	m	struct:hiISP_GE_REG_CFG_BUFFER_S	file:
au8ge_th_slop	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^    HI_U8   au8ge_th_slop[Filt_NUM];    \/\/u4.0$/;"	m	struct:hiISP_GE_REG_CFG_BUFFER_S	file:
audio_disable_mute	init/sdk_init.c	/^static HI_VOID audio_disable_mute(void)$/;"	f	file:
bAERouteExValid	component/isp/3a/include/hi_ae_comm.h	/^    HI_BOOL bAERouteExValid;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
bAERouteExValid	component/isp/include/hi_comm_isp.h	/^    HI_BOOL   bAERouteExValid;         \/*RW,  use extend AE route or not *\/$/;"	m	struct:hiISP_EXPOSURE_ATTR_S
bAERouteExValid	include/hi_ae_comm.h	/^    HI_BOOL bAERouteExValid;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
bAERouteExValid	include/hi_comm_isp.h	/^    HI_BOOL   bAERouteExValid;         \/*RW,  use extend AE route or not *\/$/;"	m	struct:hiISP_EXPOSURE_ATTR_S
bAboveWhiteLevelClip	component/isp/firmware/drv/mkp_isp.h	/^    HI_BOOL bAboveWhiteLevelClip;$/;"	m	struct:hiISP_AWB_REG_CFG_3_S
bAboveWhiteLevelClip	component/isp/include/hi_comm_3a.h	/^    HI_BOOL bAboveWhiteLevelClip;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
bAboveWhiteLevelClip	include/hi_comm_3a.h	/^    HI_BOOL bAboveWhiteLevelClip;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
bAbsQp	include/hi_comm_region.h	/^    HI_BOOL 	bAbsQp;$/;"	m	struct:hiOVERLAY_QP_INFO_S
bAbsQp	include/hi_comm_venc.h	/^    HI_BOOL bAbsQp;                                \/* QP mode of an ROI.HI_FALSE: relative QP.HI_TURE: absolute QP.*\/$/;"	m	struct:hiVENC_ROI_CFG_S
bAcmEnable	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bAcmEnable;$/;"	m	struct:hiSCENEAUTO_INIPARAM_ACM_S
bAecOpen	include/hi_comm_aio.h	/^	HI_S32              bAecOpen;     $/;"	m	struct:hiAI_VQE_CONFIG_S
bAgcOpen	include/hi_comm_aio.h	/^    HI_S32              bAgcOpen;$/;"	m	struct:hiAI_VQE_CONFIG_S
bAgcOpen	include/hi_comm_aio.h	/^    HI_S32              bAgcOpen;$/;"	m	struct:hiAO_VQE_CONFIG_S
bAhdEnable	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_BOOL bAhdEnable;$/;"	m	struct:hiISP_DEMOSAIC_S	file:
bAlphaChannel	include/hifb.h	/^    HI_BOOL bAlphaChannel;  \/**<  alpha channel enable flag *\/$/;"	m	struct:__anon55
bAlphaEnable	include/hifb.h	/^    HI_BOOL bAlphaEnable;   \/**<  alpha enable flag *\/$/;"	m	struct:__anon55
bAlphaExt1555	include/hi_tde_type.h	/^    HI_BOOL bAlphaExt1555; $/;"	m	struct:hiTDE2_SURFACE_S
bAlphaMax255	include/hi_tde_type.h	/^    HI_BOOL bAlphaMax255;$/;"	m	struct:hiTDE2_SURFACE_S
bAnrOpen	include/hi_comm_aio.h	/^    HI_S32              bAnrOpen;      \/*Anr and Rnr can't enable at the same time,Anr used in voice noise reducing*\/$/;"	m	struct:hiAO_VQE_CONFIG_S
bAnrOpen	include/hi_comm_aio.h	/^    HI_S32              bAnrOpen;$/;"	m	struct:hiAI_VQE_CONFIG_S
bArea	sample/region/sample_region.c	/^HI_BOOL bArea   = HI_FALSE;$/;"	v
bBelowBlackLevelClip	component/isp/firmware/drv/mkp_isp.h	/^    HI_BOOL bBelowBlackLevelClip;$/;"	m	struct:hiISP_AWB_REG_CFG_3_S
bBelowBlackLevelClip	component/isp/include/hi_comm_3a.h	/^    HI_BOOL bBelowBlackLevelClip;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
bBelowBlackLevelClip	include/hi_comm_3a.h	/^    HI_BOOL bBelowBlackLevelClip;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
bBgColor	include/hi_comm_fisheye.h	/^	HI_BOOL                 bBgColor;       	\/* whether use background color or not *\/$/;"	m	struct:hiFISHEYE_ATTR_S
bBlackStretchEn	include/hi_comm_vi.h	/^    HI_BOOL     bBlackStretchEn;    \/*black stretch*\/$/;"	m	struct:hiVI_DCI_PARAM_S
bBorderEn	include/hi_comm_vo.h	/^    HI_BOOL bBorderEn;                   \/*do Frame or not*\/  $/;"	m	struct:hiVO_BORDER_S
bBorderEn	include/hi_comm_vpss.h	/^    HI_BOOL bBorderEn;          \/*Frame enable*\/$/;"	m	struct:hiVPSS_CHN_ATTR_S
bByFrame	include/hi_comm_venc.h	/^    HI_BOOL bByFrame;                               \/*get stream mode is field mode  or frame mode*\/$/;"	m	struct:hiVENC_ATTR_JPEG_S
bByFrame	include/hi_comm_venc.h	/^    HI_BOOL bByFrame;                               \/*get stream mode is field mode  or frame mode*\/$/;"	m	struct:hiVENC_ATTR_MJPEG_S
bByFrame	include/hi_comm_venc.h	/^    HI_BOOL bByFrame;                               \/*get stream mode is pack or frame*\/$/;"	m	struct:hiVENC_ATTR_MPEG4_S
bByFrame	include/hi_comm_venc.h	/^    HI_BOOL bByFrame;                               \/*get stream mode is slice mode or frame mode*\/$/;"	m	struct:hiVENC_ATTR_H264_S
bByFrame	include/hi_comm_venc.h	/^    HI_BOOL bByFrame;           \/*get stream mode is slice mode or frame mode*\/$/;"	m	struct:hiVENC_ATTR_H265_S
bByPass	component/isp/include/hi_comm_isp.h	/^    HI_BOOL         bByPass;$/;"	m	struct:hiISP_EXPOSURE_ATTR_S
bByPass	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bByPass;$/;"	m	struct:hiISP_WB_ATTR_S
bByPass	include/hi_comm_isp.h	/^    HI_BOOL         bByPass;$/;"	m	struct:hiISP_EXPOSURE_ATTR_S
bByPass	include/hi_comm_isp.h	/^    HI_BOOL bByPass;$/;"	m	struct:hiISP_WB_ATTR_S
bCached	include/hi_comm_sys.h	/^    HI_BOOL bCached;$/;"	m	struct:hiSYS_VIRMEM_INFO_S
bCfg	include/hi_comm_aio.h	/^    HI_BOOL     bCfg;$/;"	m	struct:hiAUDIO_SAVE_FILE_INFO_S
bChAvg	component/isp/firmware/drv/sys_ext.h	/^    HI_S32 bChAvg;$/;"	m	struct:__anon89
bChange	component/isp/include/hi_comm_3a.h	/^    HI_BOOL bChange;$/;"	m	struct:hiISP_AE_STAT_ATTR_S
bChange	component/isp/include/hi_comm_3a.h	/^    HI_BOOL bChange;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
bChange	component/isp/include/hi_comm_3a.h	/^    HI_BOOL bChange;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
bChange	include/hi_comm_3a.h	/^    HI_BOOL bChange;$/;"	m	struct:hiISP_AE_STAT_ATTR_S
bChange	include/hi_comm_3a.h	/^    HI_BOOL bChange;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
bChange	include/hi_comm_3a.h	/^    HI_BOOL bChange;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
bClusterMode	include/hi_comm_vo.h	/^    HI_BOOL bClusterMode;               \/* Whether to take Cluster way to use memory*\/ $/;"	m	struct:hiVO_VIDEO_LAYER_ATTR_S
bClutReload	include/hi_tde_type.h	/^    HI_BOOL bClutReload;                    \/**< Whether to reload the CLUT*\/$/;"	m	struct:hiTDE2_PATTERN_FILL_OPT_S
bClutReload	include/hi_tde_type.h	/^    HI_BOOL bClutReload;$/;"	m	struct:hiTDE2_OPT_S
bCmap	include/hifb.h	/^    HI_BOOL bCmap;          \/**<  whether support color map *\/$/;"	m	struct:__anon57
bColFmt	include/hifb.h	/^    HI_BOOL bColFmt[HIFB_FMT_BUTT]; \/**<  support which color format *\/$/;"	m	struct:__anon57
bColor2Grey	include/hi_comm_venc.h	/^    HI_BOOL bColor2Grey;                           \/* Whether to enable Color2Grey.*\/$/;"	m	struct:hiVENC_COLOR2GREY_S
bCompIgnore	include/hi_tde_type.h	/^    HI_U8 bCompIgnore;         \/*Whether to ignore a component.*\/$/;"	m	struct:hiTDE2_COLORKEY_COMP_S
bCompOut	include/hi_tde_type.h	/^    HI_U8 bCompOut;            \/*The colorkey of a component is within or out of the range.*\/$/;"	m	struct:hiTDE2_COLORKEY_COMP_S
bCompress	include/hi_comm_vi.h	/^	HI_BOOL 			bCompress;			\/*bayer scale compress.*\/$/;"	m	struct:hiVI_BAS_SCALE_ATTR_S
bCompress	include/hi_comm_vi.h	/^    HI_BOOL bCompress;$/;"	m	struct:hiVI_ISP_WDR_ATTR_S
bContrastModeEn	include/hi_comm_vi.h	/^    HI_BOOL bContrastModeEn;    \/*whether brightness changing with contrast changes.*\/$/;"	m	struct:hiVI_MOD_PARAM_S
bCpiAutoTimingEn	component/isp/firmware/drv/mkp_isp.h	/^	HI_BOOL bCpiAutoTimingEn;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
bCscCtMode	include/hi_module_param.h	/^    HI_BOOL bCscCtMode;$/;"	m	struct:hiVI_MODULE_PARAMS_S
bCscTvEnable	include/hi_module_param.h	/^    HI_BOOL bCscTvEnable;$/;"	m	struct:hiVI_MODULE_PARAMS_S
bCvAvg	component/isp/firmware/drv/sys_ext.h	/^    HI_S32 bCvAvg;$/;"	m	struct:__anon89
bDCIEnable	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bDCIEnable;$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
bDCIEnable	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bDCIEnable;$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
bDRCEnable	sample/scene_auto/src/include/hi_sceneauto_define.h	/^   	HI_BOOL bDRCEnable;$/;"	m	struct:hiSCENEAUTO_INIPARAM_DRC_S
bDRCEnable	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bDRCEnable;$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
bDRCManulEnable	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bDRCManulEnable;$/;"	m	struct:hiSCENEAUTO_INIPARAM_DRC_S
bDRCManulEnable	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bDRCManulEnable;$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
bDataRev	include/hi_comm_vi.h	/^    HI_BOOL             bDataRev;           \/* Data reverse *\/$/;"	m	struct:hiVI_DEV_ATTR_EX_S
bDataRev	include/hi_comm_vi.h	/^    HI_BOOL             bDataRev;           \/* Data reverse *\/$/;"	m	struct:hiVI_DEV_ATTR_S
bDbgCompleted	component/isp/defog/isp_dehaze.h	/^    HI_BOOL bDbgCompleted;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
bDbgCompleted	include/isp_dehaze.h	/^    HI_BOOL bDbgCompleted;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
bDciEn	include/hi_comm_vpss.h	/^    HI_BOOL         bDciEn;   \/*Dynamic contrast Improve enable*\/$/;"	m	struct:hiVPSS_GRP_ATTR_S
bDcmp	include/hifb.h	/^    HI_BOOL  bDcmp;$/;"	m	struct:__anon57
bDebugEn	component/isp/defog/isp_dehaze.h	/^    HI_BOOL bDebugEn;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
bDebugEn	component/isp/firmware/src/main/isp_debug.h	/^    HI_BOOL bDebugEn;$/;"	m	struct:hiISP_DBG_CTRL_S
bDebugEn	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bDebugEn;       \/*RW, 1:enable debug, 0:disable debug*\/$/;"	m	struct:hiISP_DEBUG_INFO_S
bDebugEn	include/hi_comm_isp.h	/^    HI_BOOL bDebugEn;       \/*RW, 1:enable debug, 0:disable debug*\/$/;"	m	struct:hiISP_DEBUG_INFO_S
bDebugEn	include/isp_dehaze.h	/^    HI_BOOL bDebugEn;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
bDebugOut	component/isp/defog/isp_dehaze.h	/^    HI_BOOL bDebugOut;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
bDebugOut	include/isp_dehaze.h	/^    HI_BOOL bDebugOut;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
bDefectPixel	component/isp/firmware/src/main/isp_main.h	/^    HI_BOOL bDefectPixel;  \/\/ each alg need to check this status$/;"	m	struct:hiISP_LINKAGE_S
bDeflicker	component/isp/firmware/drv/sys_ext.h	/^    HI_BOOL bDeflicker;$/;"	m	struct:hiSCALE_COEF_OPT_S
bDeflicker	include/hi_comm_vo.h	/^    HI_BOOL bDeflicker;                 \/* deflicker or not *\/$/;"	m	struct:hiVO_CHN_ATTR_S
bDeflicker	include/hi_tde_type.h	/^    HI_BOOL bDeflicker;$/;"	m	struct:hiTDE2_MBOPT_S
bDemoEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL         bDemoEnable     ;\/*0-debug closed; 1-debug open, the left screen is original video and the right screen is ACM-processed video*\/$/;"	m	struct:__anon100
bDemoEnable	include/hi_comm_isp.h	/^    HI_BOOL         bDemoEnable     ;\/*0-debug closed; 1-debug open, the left screen is original video and the right screen is ACM-processed video*\/$/;"	m	struct:__anon70
bDouble	include/hi_comm_vpss.h	/^    HI_BOOL bDouble;              \/*Field-frame transfer,only valid for VPSS_PRE0_CHN*\/$/;"	m	struct:hiVPSS_CHN_MODE_S
bDoubleFrame	include/hi_comm_vo.h	/^    HI_BOOL bDoubleFrame;               \/* Whether to double frames *\/  $/;"	m	struct:hiVO_VIDEO_LAYER_ATTR_S
bDrcDitherEn	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_BOOL bDrcDitherEn;$/;"	m	struct:hiISP_DRC_S	file:
bDynamicEnable	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_BOOL bDynamicEnable;			\/\/enable dynamic correction$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
bDynamicManual	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_BOOL bDynamicManual;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
bEdge	component/isp/firmware/drv/isp.h	/^    HI_BOOL bEdge;$/;"	m	struct:hiISP_DRV_CTX_S
bEnFilterH	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	HI_BOOL bEnFilterH;$/;"	m	struct:hiHI_ISP_UVNR_ATTR	file:
bEnFilterV	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	HI_BOOL bEnFilterV;$/;"	m	struct:hiHI_ISP_UVNR_ATTR	file:
bEnInter	component/isp/firmware/src/algorithms/isp_cac.c	/^    HI_BOOL bEnInter;              \/\/ Interplation enable. TRUE : interplation when using LUT          \/\/ 1-bit unsigned integer   \/\/ U1.0$/;"	m	struct:hiISP_CAC_REG_CFG_S	file:
bEnLowLumaShoot	component/isp/include/hi_comm_isp.h	/^  HI_BOOL bEnLowLumaShoot;$/;"	m	struct:hiISP_SHARPEN_MANUAL_ATTR_S
bEnLowLumaShoot	include/hi_comm_isp.h	/^  HI_BOOL bEnLowLumaShoot;$/;"	m	struct:hiISP_SHARPEN_MANUAL_ATTR_S
bEnMedianFilter	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	HI_BOOL bEnMedianFilter;$/;"	m	struct:hiHI_ISP_UVNR_ATTR	file:
bEnUV2C	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	HI_BOOL bEnUV2C;$/;"	m	struct:hiHI_ISP_UVNR_ATTR	file:
bEnUVNR	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	HI_BOOL bEnUVNR;$/;"	m	struct:hiHI_ISP_UVNR_ATTR	file:
bEnable	component/isp/firmware/drv/mkp_vi.h	/^    HI_BOOL                 bEnable;$/;"	m	struct:hiVIU_FPN_CORRECTION_ATTR_S
bEnable	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_BOOL bEnable;                \/\/ enable dpc module$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
bEnable	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_BOOL bEnable;			$/;"	m	struct:hiISP_DEMOSAIC_S	file:
bEnable	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_BOOL bEnable;$/;"	m	struct:hiISP_DRC_S	file:
bEnable	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_GREEN_EQUALIZATION_S	file:
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL               bEnable;$/;"	m	struct:hiISP_FPN_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL             bEnable;    $/;"	m	struct:hiISP_BLC_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL             bEnable;    \/* RW, Range: [0,1]. AF enable. *\/$/;"	m	struct:hiISP_AF_CFG_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL            bEnable;$/;"	m	struct:hiISP_DEFOG_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL         bEnable         ;$/;"	m	struct:__anon100
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL  bEnable;$/;"	m	struct:hiISP_CR_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;				\/* RW. Enable\/disable the static defect-pixel module.Default Value:1(0x1). *\/$/;"	m	struct:hiISP_DP_STATIC_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;                            \/*RW, Range: [false, true] Rgbir moudle enable  *\/$/;"	m	struct:hiISP_RGBIR_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;                          \/*If enabled, statistic parameter cr, cb will change according to iso*\/$/;"	m	struct:hiISP_AWB_CBCR_TRACK_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;                          \/*If enabled, zone weight to awb is combined with zone luma*\/$/;"	m	struct:hiISP_AWB_LUM_HISTGRAM_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;                 \/* iris enable\/disable *\/$/;"	m	struct:hiISP_IRIS_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;               \/*If AWB is disabled, static wb gain will be used, otherwise auto wb gain will be used*\/$/;"	m	struct:hiISP_AWB_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;             \/* not support *\/ $/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_ANTIFLICKER_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_ANTI_FALSECOLOR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_AWB_CT_LIMIT_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_DIS_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_DP_DYNAMIC_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_DRC_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_GAMMAFE_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_GAMMA_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_NR_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_SHADING_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_SHARPEN_ATTR_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_SUBFLICKER_S
bEnable	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_UVNR_ATTR_S
bEnable	component/isp/include/hi_comm_sns.h	/^	HI_BOOL bEnable;			$/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
bEnable	component/isp/include/hi_comm_sns.h	/^    HI_BOOL bEnable;                            \/*RW, Range: [false, true] Rgbir moudle enable  *\/$/;"	m	struct:hiISP_CMOS_RGBIR_ATTR_S
bEnable	component/isp/include/hi_comm_sns.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_CMOS_DRC_S
bEnable	component/isp/include/hi_comm_sns.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_CMOS_GE_S
bEnable	include/hi_comm_fisheye.h	/^	HI_BOOL 				bEnable;			\/* whether enable fisheye correction or not *\/$/;"	m	struct:hiFISHEYE_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL               bEnable;$/;"	m	struct:hiISP_FPN_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL             bEnable;    $/;"	m	struct:hiISP_BLC_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL             bEnable;    \/* RW, Range: [0,1]. AF enable. *\/$/;"	m	struct:hiISP_AF_CFG_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL            bEnable;$/;"	m	struct:hiISP_DEFOG_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL         bEnable         ;$/;"	m	struct:__anon70
bEnable	include/hi_comm_isp.h	/^    HI_BOOL  bEnable;$/;"	m	struct:hiISP_CR_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;				\/* RW. Enable\/disable the static defect-pixel module.Default Value:1(0x1). *\/$/;"	m	struct:hiISP_DP_STATIC_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;                            \/*RW, Range: [false, true] Rgbir moudle enable  *\/$/;"	m	struct:hiISP_RGBIR_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;                          \/*If enabled, statistic parameter cr, cb will change according to iso*\/$/;"	m	struct:hiISP_AWB_CBCR_TRACK_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;                          \/*If enabled, zone weight to awb is combined with zone luma*\/$/;"	m	struct:hiISP_AWB_LUM_HISTGRAM_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;                 \/* iris enable\/disable *\/$/;"	m	struct:hiISP_IRIS_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;               \/*If AWB is disabled, static wb gain will be used, otherwise auto wb gain will be used*\/$/;"	m	struct:hiISP_AWB_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;             \/* not support *\/ $/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_ANTIFLICKER_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_ANTI_FALSECOLOR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_AWB_CT_LIMIT_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_DIS_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_DP_DYNAMIC_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_DRC_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_GAMMAFE_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_GAMMA_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_NR_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_SHADING_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_SHARPEN_ATTR_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_SUBFLICKER_S
bEnable	include/hi_comm_isp.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_UVNR_ATTR_S
bEnable	include/hi_comm_sns.h	/^	HI_BOOL bEnable;			$/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
bEnable	include/hi_comm_sns.h	/^    HI_BOOL bEnable;                            \/*RW, Range: [false, true] Rgbir moudle enable  *\/$/;"	m	struct:hiISP_CMOS_RGBIR_ATTR_S
bEnable	include/hi_comm_sns.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_CMOS_DRC_S
bEnable	include/hi_comm_sns.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiISP_CMOS_GE_S
bEnable	include/hi_comm_venc.h	/^    HI_BOOL bEnable;                               \/* Crop region enable *\/$/;"	m	struct:hiVENC_CROP_CFG_S
bEnable	include/hi_comm_venc.h	/^    HI_BOOL bEnable;                               \/* Whether to enable this ROI *\/$/;"	m	struct:hiVENC_ROI_CFG_S
bEnable	include/hi_comm_vi.h	/^	HI_BOOL     				bEnable;	$/;"	m	struct:hiVI_PMF_ATTR_S
bEnable	include/hi_comm_vi.h	/^    HI_BOOL 		bEnable;					\/* DIS enable *\/$/;"	m	struct:hiVI_DIS_ATTR_S
bEnable	include/hi_comm_vi.h	/^    HI_BOOL     bEnable;$/;"	m	struct:hiVI_DCI_PARAM_S
bEnable	include/hi_comm_vi.h	/^    HI_BOOL bEnable;                    \/* Whether LDC is enbale *\/$/;"	m	struct:hiVI_LDC_ATTR_S
bEnable	include/hi_comm_vi.h	/^    HI_BOOL bEnable;                    \/* Whether this channel is enabled *\/$/;"	m	struct:hiVI_CHN_STAT_S
bEnable	include/hi_comm_vpss.h	/^    HI_BOOL bEnable;                    \/* Whether LDC is enbale *\/$/;"	m	struct:hiVPSS_LDC_ATTR_S
bEnable	include/hi_comm_vpss.h	/^    HI_BOOL bEnable;        \/*CROP enable*\/$/;"	m	struct:hiVPSS_CROP_INFO_S
bEnable	include/hi_comm_vpss.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiVPSS_LOW_DELAY_INFO_S
bEnable	include/hi_common.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiCROP_INFO_S
bEnable	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiADPT_SCENEAUTO_ACM_ATTR_S
bEnable	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiADPT_SCENEAUTO_DCIPARAM_S
bEnable	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiADPT_SCENEAUTO_DEFOG_ATTR_S
bEnable	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiADPT_SCENEAUTO_DIS_ATTR_S
bEnable	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiADPT_SCENEAUTO_DRCATTR_S
bEnable	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiADPT_SCENEAUTO_FPN_ATTR_S
bEnable	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiADPT_SCENEAUTO_RGBIRPARAM_S
bEnable	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiSCENEAUTO_ACM_S
bEnable	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiSCENEAUTO_DCIPARAM_S
bEnable	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiSCENEAUTO_DIS_S
bEnable	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bEnable;$/;"	m	struct:hiSCENEAUTO_DRCATTR_S
bEnableDetect	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bEnableDetect;        \/* RW. Set 'HI_TRUE'to start static defect-pixel calibration, and firmware will set 'HI_FALSE' when finished. *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
bEnableDetect	include/hi_comm_isp.h	/^    HI_BOOL bEnableDetect;        \/* RW. Set 'HI_TRUE'to start static defect-pixel calibration, and firmware will set 'HI_FALSE' when finished. *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
bEnablePred	include/hi_comm_venc.h	/^    HI_BOOL      bEnablePred;                      \/*Whether some frames at the base layer are referenced by other frames at the base layer. When bEnablePred is HI_FALSE, all frames at the base layer reference IDR frames.*\/$/;"	m	struct:hiVENC_PARAM_REF_S
bEnablePred	include/hi_comm_venc.h	/^    HI_BOOL bEnablePred;                      \/*Whether some frames at the base layer are referenced by other frames at the base layer. When bEnablePred is HI_FALSE, all frames at the base layer reference IDR frames.*\/$/;"	m	struct:hiVENC_PARAM_REF_EX_S
bEnableVqe	include/hi_comm_aio.h	/^    HI_BOOL       bEnableVqe;         \/* whether is enable vqe *\/$/;"	m	struct:hiAUDIO_FRAME_COMBINE_S
bEqOpen	include/hi_comm_aio.h	/^    HI_S32              bEqOpen;$/;"	m	struct:hiAI_VQE_CONFIG_S
bEqOpen	include/hi_comm_aio.h	/^    HI_S32              bEqOpen;$/;"	m	struct:hiAO_VQE_CONFIG_S
bExit	sample/region/sample_region.c	/^HI_BOOL bExit   = HI_FALSE;$/;"	v
bExposureIsMAX	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bExposureIsMAX;         \/* RO, Range: [0x0, 0x1]*\/$/;"	m	struct:hiISP_EXP_INFO_S
bExposureIsMAX	include/hi_comm_isp.h	/^    HI_BOOL bExposureIsMAX;         \/* RO, Range: [0x0, 0x1]*\/$/;"	m	struct:hiISP_EXP_INFO_S
bExtedgeEn	include/hi_comm_venc.h	/^    HI_BOOL bExtedgeEn;                            \/*default: HI_TRUE*\/$/;"	m	struct:hiVENC_PARAM_H264_INTER_PRED_S
bExtedgeEn	include/hi_comm_venc.h	/^    HI_BOOL bExtedgeEn;                            \/*default: HI_TRUE*\/$/;"	m	struct:hiVENC_PARAM_H265_INTER_PRED_S
bExtraLightEn	component/isp/include/hi_comm_isp.h	/^    HI_BOOL  bExtraLightEn;                             \/*Enable special light source function*\/$/;"	m	struct:hiISP_AWB_ATTR_EX_S
bExtraLightEn	include/hi_comm_isp.h	/^    HI_BOOL  bExtraLightEn;                             \/*Enable special light source function*\/$/;"	m	struct:hiISP_AWB_ATTR_EX_S
bFNOExValid	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bFNOExValid;            \/*RW, use equivalent gain to present FNO or not *\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
bFNOExValid	include/hi_comm_isp.h	/^    HI_BOOL bFNOExValid;            \/*RW, use equivalent gain to present FNO or not *\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
bFade	include/hi_comm_aio.h	/^    HI_BOOL         bFade; $/;"	m	struct:hiAUDIO_FADE_S
bFcrEnable	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_BOOL bFcrEnable;$/;"	m	struct:hiISP_DEMOSAIC_S	file:
bFcrEnable	component/isp/include/hi_comm_sns.h	/^	HI_BOOL bFcrEnable;$/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
bFcrEnable	include/hi_comm_sns.h	/^	HI_BOOL bFcrEnable;$/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
bFineTunEn	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bFineTunEn;                                 \/*If enabled, skin color scene will be optimized*\/$/;"	m	struct:hiISP_AWB_ATTR_EX_S
bFineTunEn	include/hi_comm_isp.h	/^    HI_BOOL bFineTunEn;                                 \/*If enabled, skin color scene will be optimized*\/$/;"	m	struct:hiISP_AWB_ATTR_EX_S
bFlash	include/hi_comm_video.h	/^    HI_U8           bFlash;                                             \/*whether the picture is captured when a flash lamp is on*\/$/;"	m	struct:hiJPEG_DCF_S
bFlip	include/hi_comm_vi.h	/^    HI_BOOL         bFlip;              \/* Whether to flip *\/$/;"	m	struct:hiVI_CHN_ATTR_S
bFlip	include/hi_comm_vpss.h	/^    HI_BOOL bFlip;              \/*flip   enable*\/$/;"	m	struct:hiVPSS_CHN_ATTR_S
bFrameEnd	include/hi_comm_venc.h	/^    HI_BOOL  bFrameEnd;                             \/*frame end*\/$/;"	m	struct:hiVENC_PACK_S
bFreezeFw	component/isp/firmware/src/main/isp_main.h	/^    HI_BOOL                 bFreezeFw;$/;"	m	struct:hiISP_CTX_S
bFrmLostOpen	include/hi_comm_rc.h	/^    HI_BOOL bFrmLostOpen;                           \/* Indicates whether to discard frames to ensure $/;"	m	struct:hiVENC_PARAM_FRAMELOST_S
bGainNormEn	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bGainNormEn;                            \/*RW, if enabled, the min of RGB gain is fixed. *\/$/;"	m	struct:hiISP_AWB_ATTR_S
bGainNormEn	include/hi_comm_isp.h	/^    HI_BOOL bGainNormEn;                            \/*RW, if enabled, the min of RGB gain is fixed. *\/$/;"	m	struct:hiISP_AWB_ATTR_S
bGlobalAlpha	include/hifb.h	/^    HI_BOOL bGlobalAlpha;   \/**<  whether support global alpha *\/$/;"	m	struct:__anon57
bGlobalAlphaEnable	include/hi_tde_type.h	/^    HI_BOOL  bGlobalAlphaEnable;        \/**< Global alpha enable *\/$/;"	m	struct:hiTDE2_BLEND_OPT_S
bGreenEnhanceEn	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bGreenEnhanceEn;             \/*If this is enabled, Green channel will be enhanced based on the ratio of green plant*\/$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
bGreenEnhanceEn	include/hi_comm_isp.h	/^    HI_BOOL bGreenEnhanceEn;             \/*If this is enabled, Green channel will be enhanced based on the ratio of green plant*\/$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
bHLCAutoEnable	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bHLCAutoEnable;$/;"	m	struct:hiSCENEAUTO_INIPARAM_THRESHVALUE_S
bHasCmapReg	include/hifb.h	/^    HI_BOOL bHasCmapReg;    \/**<  whether has color map register*\/$/;"	m	struct:__anon57
bHasDownScale	include/hi_comm_video.h	/^    HI_BOOL bHasDownScale;  \/* VI Frame is downscaled or not. *\/$/;"	m	struct:hiVI_MIXCAP_STAT_S
bHcdsEn	component/isp/firmware/drv/mkp_isp.h	/^	HI_BOOL bHcdsEn;		\/\/UV Horizontal DS enable; 0: close; 1: open$/;"	m	struct:hiISP_UVNR_REG_CFG_S
bHcdsMode	component/isp/firmware/drv/mkp_isp.h	/^	HI_BOOL bHcdsMode;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
bHdrOpen	include/hi_comm_aio.h	/^    HI_S32              bHdrOpen;$/;"	m	struct:hiAI_VQE_CONFIG_S
bHistEn	include/hi_comm_vpss.h	/^    HI_BOOL         bHistEn;  \/*Hist enable*\/$/;"	m	struct:hiVPSS_GRP_ATTR_S
bHistStatAdjust	component/isp/include/hi_comm_isp.h	/^    HI_BOOL   bHistStatAdjust;         \/*RW, HI_TRUE: 256 bin histogram statistic config will adjust when large red or blue area detected. $/;"	m	struct:hiISP_EXPOSURE_ATTR_S
bHistStatAdjust	include/hi_comm_isp.h	/^    HI_BOOL   bHistStatAdjust;         \/*RW, HI_TRUE: 256 bin histogram statistic config will adjust when large red or blue area detected. $/;"	m	struct:hiISP_EXPOSURE_ATTR_S
bHpfOpen	include/hi_comm_aio.h	/^    HI_S32              bHpfOpen;$/;"	m	struct:hiAI_VQE_CONFIG_S
bHpfOpen	include/hi_comm_aio.h	/^    HI_S32              bHpfOpen;$/;"	m	struct:hiAO_VQE_CONFIG_S
bICSCParamReload	include/hi_tde_type.h	/^    HI_BOOL bICSCParamReload;	\/**User-defined ICSC parameter reload enable*\/$/;"	m	struct:hiTDE2_CSC_OPT_S
bICSCUserEnable	include/hi_tde_type.h	/^    HI_BOOL bICSCUserEnable;		\/**User-defined ICSC parameter enable*\/$/;"	m	struct:hiTDE2_CSC_OPT_S
bIREn	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_BOOL bIREn;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
bIRGr	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_BOOL bIRGr;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
bISOActEn	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bISOActEn;           \/*if enabled, CCM will bypass in low light*\/$/;"	m	struct:hiISP_COLORMATRIX_AUTO_S
bISOActEn	include/hi_comm_isp.h	/^    HI_BOOL bISOActEn;           \/*if enabled, CCM will bypass in low light*\/$/;"	m	struct:hiISP_COLORMATRIX_AUTO_S
bISliceEnable	include/hi_comm_venc.h	/^    HI_BOOL bISliceEnable;$/;"	m	struct:hiVENC_PARAM_INTRA_REFRESH_S
bIVEEnable	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bIVEEnable;$/;"	m	struct:hiSCENEAUTO_INIPARAM_THRESHVALUE_S
bIdv	include/hi_comm_vo.h	/^    HI_BOOL  bIdv;      \/* inverse data valid of output *\/$/;"	m	struct:tagVO_SYNC_INFO_S
bIeEn	include/hi_comm_vpss.h	/^    HI_BOOL         bIeEn;    \/*Image enhance enable*\/$/;"	m	struct:hiVPSS_GRP_ATTR_S
bIhs	include/hi_comm_vo.h	/^    HI_BOOL  bIhs;      \/* inverse horizontal synch signal *\/$/;"	m	struct:tagVO_SYNC_INFO_S
bImproveEn	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_BOOL  bImproveEn[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
bImproveEn_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_BOOL bImproveEn_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
bImproveEn_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bImproveEn_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
bImproveEn_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_BOOL bImproveEn_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
bImproveEn_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bImproveEn_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
bInit	component/isp/firmware/drv/mkp_isp.h	/^    HI_BOOL bInit;$/;"	m	struct:hiISP_REGCFG_S
bInit	component/isp/firmware/src/main/isp_main.h	/^    HI_BOOL bInit;$/;"	m	struct:hiISP_PARA_REC_S
bInit	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static HI_BOOL bInit = HI_FALSE;$/;"	v	file:
bInit	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static HI_BOOL bInit = HI_FALSE;$/;"	v	file:
bInit	component/isp/sensor/ar0130/ar0130_cmos.c	/^static HI_BOOL bInit = HI_FALSE;$/;"	v	file:
bInit	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static HI_BOOL bInit = HI_FALSE;$/;"	v	file:
bInit	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static HI_BOOL bInit = HI_FALSE;$/;"	v	file:
bInit	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static HI_BOOL bInit = HI_FALSE;$/;"	v	file:
bInit	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static HI_BOOL bInit = HI_FALSE;$/;"	v	file:
bInit	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static HI_BOOL bInit = HI_FALSE;$/;"	v	file:
bInit	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static HI_BOOL bInit = HI_FALSE;$/;"	v	file:
bInit	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static HI_BOOL bInit = HI_FALSE;$/;"	v	file:
bInited	component/isp/firmware/drv/mod_ext.h	/^    HI_BOOL  bInited;$/;"	m	struct:hiMPP_MODULE_S
bInited	include/mod_ext.h	/^    HI_BOOL  bInited;$/;"	m	struct:hiMPP_MODULE_S
bIntBottomHalf	component/isp/firmware/init/HuaweiLite/hi_isp_param.h	/^    HI_BOOL bIntBottomHalf;$/;"	m	struct:hiISP_MODULE_PARAMS_S
bIntBottomHalf	include/hi_isp_param.h	/^    HI_BOOL bIntBottomHalf;$/;"	m	struct:hiISP_MODULE_PARAMS_S
bInter16x16PredEn	include/hi_comm_venc.h	/^    HI_BOOL bInter16x16PredEn;                     \/*default: HI_TRUE, enable 16x16 prediction*\/$/;"	m	struct:hiVENC_PARAM_H264_INTER_PRED_S
bInter16x16PredEn	include/hi_comm_venc.h	/^    HI_BOOL bInter16x16PredEn;                     \/*default: HI_TRUE, enable 16x16 prediction*\/$/;"	m	struct:hiVENC_PARAM_H265_INTER_PRED_S
bInter16x8PredEn	include/hi_comm_venc.h	/^    HI_BOOL bInter16x8PredEn;                      \/*default: HI_TRUE*\/$/;"	m	struct:hiVENC_PARAM_H264_INTER_PRED_S
bInter16x8PredEn	include/hi_comm_venc.h	/^    HI_BOOL bInter16x8PredEn;                      \/*default: HI_TRUE*\/$/;"	m	struct:hiVENC_PARAM_H265_INTER_PRED_S
bInter8x16PredEn	include/hi_comm_venc.h	/^    HI_BOOL bInter8x16PredEn;                      \/*default: HI_TRUE*\/$/;"	m	struct:hiVENC_PARAM_H264_INTER_PRED_S
bInter8x16PredEn	include/hi_comm_venc.h	/^    HI_BOOL bInter8x16PredEn;                      \/*default: HI_TRUE*\/$/;"	m	struct:hiVENC_PARAM_H265_INTER_PRED_S
bInter8x8PredEn	include/hi_comm_venc.h	/^    HI_BOOL bInter8x8PredEn;                       \/*default: HI_TRUE*\/$/;"	m	struct:hiVENC_PARAM_H264_INTER_PRED_S
bInter8x8PredEn	include/hi_comm_venc.h	/^    HI_BOOL bInter8x8PredEn;                       \/*default: HI_TRUE*\/$/;"	m	struct:hiVENC_PARAM_H265_INTER_PRED_S
bIntra16Ang	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_BOOL  bIntra16Ang[2][35];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
bIntra16x16PredEn	include/hi_comm_venc.h	/^    HI_BOOL bIntra16x16PredEn;                     \/*default: HI_TRUE, enable 16x16 intra prediction*\/           $/;"	m	struct:hiVENC_PARAM_H264_INTRA_PRED_S
bIntra16x16PredEn	include/hi_comm_venc.h	/^    HI_BOOL bIntra16x16PredEn;                     \/*default: HI_TRUE, enable 16x16 intra prediction*\/           $/;"	m	struct:hiVENC_PARAM_H265_INTRA_PRED_S
bIntra32Ang	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_BOOL  bIntra32Ang[2][35];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
bIntra4Ang	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_BOOL  bIntra4Ang[2][35];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
bIntra8Ang	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_BOOL  bIntra8Ang[2][35];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
bIntraNxNPredEn	include/hi_comm_venc.h	/^    HI_BOOL bIntraNxNPredEn;                       \/*default: HI_TRUE, enable 4x4 and\/or 8x8 prediction$/;"	m	struct:hiVENC_PARAM_H264_INTRA_PRED_S
bIntraNxNPredEn	include/hi_comm_venc.h	/^    HI_BOOL bIntraNxNPredEn;                       \/*default: HI_TRUE, enable 4x4 and\/or 8x8 prediction$/;"	m	struct:hiVENC_PARAM_H265_INTRA_PRED_S
bInvColEn	include/hi_comm_region.h	/^    HI_BOOL bInvColEn;                  \/\/The switch of inverting color.$/;"	m	struct:hiOVERLAY_INVERT_COLOR_S
bIop	include/hi_comm_vo.h	/^    HI_BOOL  bIop;      \/* interlaced or progressive display(0:i; 1:p) *\/$/;"	m	struct:tagVO_SYNC_INFO_S
bIpcmEn	include/hi_comm_venc.h	/^    HI_BOOL bIpcmEn;                               \/*default: HI_TRUE, enable ipcm*\/$/;"	m	struct:hiVENC_PARAM_H264_INTRA_PRED_S
bIrFilterEn	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bIrFilterEn;                        \/*RW, Range: [false, true] Rgbir moudle noise filter enable  *\/$/;"	m	struct:hiISP_RGBIR_CTRL_S
bIrFilterEn	component/isp/include/hi_comm_sns.h	/^    HI_BOOL bIrFilterEn;                        \/*RW, Range: [false, true] Rgbir moudle noise filter enable  *\/$/;"	m	struct:hiISP_CMOS_RGBIR_CTRL_S
bIrFilterEn	include/hi_comm_isp.h	/^    HI_BOOL bIrFilterEn;                        \/*RW, Range: [false, true] Rgbir moudle noise filter enable  *\/$/;"	m	struct:hiISP_RGBIR_CTRL_S
bIrFilterEn	include/hi_comm_sns.h	/^    HI_BOOL bIrFilterEn;                        \/*RW, Range: [false, true] Rgbir moudle noise filter enable  *\/$/;"	m	struct:hiISP_CMOS_RGBIR_CTRL_S
bIrOutEn	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bIrOutEn;                           \/*RW, Range: [false, true] Rgbir moudle output ir image enable  *\/$/;"	m	struct:hiISP_RGBIR_CTRL_S
bIrOutEn	component/isp/include/hi_comm_sns.h	/^    HI_BOOL bIrOutEn;                           \/*RW, Range: [false, true] Rgbir moudle output ir image enable  *\/$/;"	m	struct:hiISP_CMOS_RGBIR_CTRL_S
bIrOutEn	include/hi_comm_isp.h	/^    HI_BOOL bIrOutEn;                           \/*RW, Range: [false, true] Rgbir moudle output ir image enable  *\/$/;"	m	struct:hiISP_RGBIR_CTRL_S
bIrOutEn	include/hi_comm_sns.h	/^    HI_BOOL bIrOutEn;                           \/*RW, Range: [false, true] Rgbir moudle output ir image enable  *\/$/;"	m	struct:hiISP_CMOS_RGBIR_CTRL_S
bIsCommPool	include/hi_comm_vb.h	/^	HI_U32 bIsCommPool;$/;"	m	struct:hiVB_POOL_STATUS_S
bIvs	include/hi_comm_vo.h	/^    HI_BOOL  bIvs;      \/* inverse vertical synch signal *\/$/;"	m	struct:tagVO_SYNC_INFO_S
bKeyAlpha	include/hifb.h	/^    HI_BOOL bKeyAlpha;      \/**<  whether support colorkey alpha *\/$/;"	m	struct:__anon57
bKeyEnable	include/hifb.h	/^    HI_BOOL bKeyEnable;         \/* colorkey enable flag *\/$/;"	m	struct:__anon52
bKeyRgb	include/hifb.h	/^    HI_BOOL bKeyRgb;$/;"	m	struct:__anon57
bLMF	include/hi_comm_fisheye.h	/^	HI_BOOL 				bLMF; 				\/* whether fisheye len's LMF coefficient is from user config or from default linear config *\/$/;"	m	struct:hiFISHEYE_ATTR_S
bLayerSupported	include/hifb.h	/^    HI_BOOL bLayerSupported;    \/**< whether support a certain layer, for example:x5 HD support HIFB_SD_0 not support HIFB_SD_1*\/$/;"	m	struct:__anon57
bLightChaged	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_BOOL bLightChaged;$/;"	m	struct:hiISP_LSC	file:
bLscCoefUpdata	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_BOOL bLscCoefUpdata;$/;"	m	struct:hiISP_LSC	file:
bLscEnable	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_BOOL bLscEnable;$/;"	m	struct:hiISP_LSC	file:
bLumaExtendEn	include/hi_comm_vi.h	/^    HI_BOOL bLumaExtendEn;      \/*whether to use extended brightness adjustment range -128-128*\/$/;"	m	struct:hiVI_MOD_PARAM_S
bManBlendEn	include/hi_comm_vi.h	/^    HI_BOOL     bManBlendEn;        \/*0:auto blend; 1: manual blend*\/$/;"	m	struct:hiVI_DCI_PARAM_S
bManualAgainEn	component/isp/3a/include/hi_ae_comm.h	/^    HI_BOOL bManualAgainEn;$/;"	m	struct:hiAE_DBG_ATTR_S
bManualAgainEn	include/hi_ae_comm.h	/^    HI_BOOL bManualAgainEn;$/;"	m	struct:hiAE_DBG_ATTR_S
bManualDgainEn	component/isp/3a/include/hi_ae_comm.h	/^    HI_BOOL bManualDgainEn;$/;"	m	struct:hiAE_DBG_ATTR_S
bManualDgainEn	include/hi_ae_comm.h	/^    HI_BOOL bManualDgainEn;$/;"	m	struct:hiAE_DBG_ATTR_S
bManualExpValue	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bManualExpValue;         \/*RW, manual exposure value or not*\/$/;"	m	struct:hiISP_AE_ATTR_S
bManualExpValue	include/hi_comm_isp.h	/^    HI_BOOL bManualExpValue;         \/*RW, manual exposure value or not*\/$/;"	m	struct:hiISP_AE_ATTR_S
bManualExposureEn	component/isp/3a/include/hi_ae_comm.h	/^    HI_BOOL bManualExposureEn;$/;"	m	struct:hiAE_DBG_ATTR_S
bManualExposureEn	include/hi_ae_comm.h	/^    HI_BOOL bManualExposureEn;$/;"	m	struct:hiAE_DBG_ATTR_S
bManualIspDgainEn	component/isp/3a/include/hi_ae_comm.h	/^    HI_BOOL bManualIspDgainEn;$/;"	m	struct:hiAE_DBG_ATTR_S
bManualIspDgainEn	include/hi_ae_comm.h	/^    HI_BOOL bManualIspDgainEn;$/;"	m	struct:hiAE_DBG_ATTR_S
bManualTimeEn	component/isp/3a/include/hi_ae_comm.h	/^    HI_BOOL bManualTimeEn;$/;"	m	struct:hiAE_DBG_ATTR_S
bManualTimeEn	include/hi_ae_comm.h	/^    HI_BOOL bManualTimeEn;$/;"	m	struct:hiAE_DBG_ATTR_S
bManulEnable	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_BOOL bManulEnable;$/;"	m	struct:hiADPT_SCENEAUTO_DRCATTR_S
bManulEnable	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_BOOL bManulEnable;$/;"	m	struct:hiADPT_SCENEAUTO_WB_S
bManulEnable	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bManulEnable;$/;"	m	struct:hiSCENEAUTO_DRCATTR_S
bManulEnable	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bManulEnable;$/;"	m	struct:hiSCENEAUTO_WBATTR_S
bMemInit	component/isp/firmware/drv/isp.h	/^    HI_BOOL bMemInit;$/;"	m	struct:hiISP_DRV_CTX_S
bMemInit	component/isp/firmware/src/main/isp_main.h	/^    HI_BOOL                 bMemInit;$/;"	m	struct:hiISP_CTX_S
bMidfEn	component/isp/firmware/drv/mkp_isp.h	/^	HI_BOOL bMidfEn;		\/\/0: Med Filter close; 1: Med Filter open$/;"	m	struct:hiISP_UVNR_REG_CFG_S
bMirror	include/hi_comm_vi.h	/^    HI_BOOL         bMirror;            \/* Whether to mirror *\/$/;"	m	struct:hiVI_CHN_ATTR_S
bMirror	include/hi_comm_vpss.h	/^    HI_BOOL bMirror;            \/*mirror enable*\/$/;"	m	struct:hiVPSS_CHN_ATTR_S
bMixCapMode	include/hi_comm_video.h	/^    HI_BOOL bMixCapMode;    \/* In mix-capture mode or not. *\/$/;"	m	struct:hiVI_MIXCAP_STAT_S
bMotionComp	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bMotionComp;            \/* RW, HI_TRUE: enable motion compensation; HI_FLASE: disable motion compensation*\/$/;"	m	struct:hiISP_WDR_FS_ATTR_S
bMotionComp	include/hi_comm_isp.h	/^    HI_BOOL bMotionComp;            \/* RW, HI_TRUE: enable motion compensation; HI_FLASE: disable motion compensation*\/$/;"	m	struct:hiISP_WDR_FS_ATTR_S
bMpiInit	sample/common/sample_comm_ive.c	/^static HI_BOOL bMpiInit = HI_FALSE;$/;"	v	file:
bMultiLightSourceEn	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bMultiLightSourceEn;                        \/*If enabled, awb will do special process in multi light source enviroment*\/ $/;"	m	struct:hiISP_AWB_ATTR_EX_S
bMultiLightSourceEn	include/hi_comm_isp.h	/^    HI_BOOL bMultiLightSourceEn;                        \/*If enabled, awb will do special process in multi light source enviroment*\/ $/;"	m	struct:hiISP_AWB_ATTR_EX_S
bNrEn	component/isp/firmware/drv/mkp_isp.h	/^	HI_BOOL bNrEn;			\/\/0: uvnr close; 1: uvnr open$/;"	m	struct:hiISP_UVNR_REG_CFG_S
bNrEn	include/hi_comm_vpss.h	/^    HI_BOOL         bNrEn;    \/*Noise reduce enable*\/$/;"	m	struct:hiVPSS_GRP_ATTR_S
bOCSCParamReload	include/hi_tde_type.h	/^    HI_BOOL bOCSCParamReload;	\/**User-defined OCSC parameter reload enable*\/$/;"	m	struct:hiTDE2_CSC_OPT_S
bOCSCUserEnable	include/hi_tde_type.h	/^    HI_BOOL bOCSCUserEnable;		\/**User-defined OCSC parameter enable*\/$/;"	m	struct:hiTDE2_CSC_OPT_S
bOneBufForLowDelay	include/hi_comm_vpss.h	/^    HI_BOOL bOneBufForLowDelay;$/;"	m	struct:hiVPSS_PARAM_MOD_S
bOneBufferforLowDelay	include/hi_module_param.h	/^    HI_BOOL bOneBufferforLowDelay;    $/;"	m	struct:hiVPSS_MODULE_PARAMS_S
bOsdMode	component/isp/firmware/drv/sys_ext.h	/^	HI_BOOL bOsdMode;$/;"	m	struct:hiSCALE_COEF_OPT_S
bOutdoorStatus	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bOutdoorStatus;              \/*in Auto mode, this is RO, in Manual mode, this is WO*\/$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
bOutdoorStatus	include/hi_comm_isp.h	/^    HI_BOOL bOutdoorStatus;              \/*in Auto mode, this is RO, in Manual mode, this is WO*\/$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
bPause	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_BOOL bPause;$/;"	m	struct:IVE_MD	file:
bPirisValid	component/isp/firmware/drv/mkp_isp.h	/^    HI_BOOL bPirisValid;$/;"	m	struct:hiISP_AE_REG_CFG_2_S
bPirisValid	component/isp/include/hi_comm_3a.h	/^    HI_BOOL bPirisValid;$/;"	m	struct:hiISP_AE_RESULT_S
bPirisValid	include/hi_comm_3a.h	/^    HI_BOOL bPirisValid;$/;"	m	struct:hiISP_AE_RESULT_S
bPixelAlphaEnable	include/hi_tde_type.h	/^    HI_BOOL  bPixelAlphaEnable;         \/**< Pixel alpha enable *\/$/;"	m	struct:hiTDE2_BLEND_OPT_S
bPreDebugEn	component/isp/defog/isp_dehaze.h	/^    HI_BOOL bPreDebugEn;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
bPreDebugEn	include/isp_dehaze.h	/^    HI_BOOL bPreDebugEn;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
bPreMul	include/hifb.h	/^    HI_BOOL  bPreMul;$/;"	m	struct:__anon57
bPreMul	include/hifb.h	/^    HI_BOOL bPreMul;          \/**<  The data drawed in buf is premul data or not*\/$/;"	m	struct:__anon68
bPu16x16En	include/hi_comm_venc.h	/^    HI_BOOL bPu16x16En;                             \/*default: HI_TRUE *\/           $/;"	m	struct:hiVENC_PARAM_H265_PU_S
bPu32x32En	include/hi_comm_venc.h	/^    HI_BOOL bPu32x32En;                             \/*default: HI_TRUE *\/  $/;"	m	struct:hiVENC_PARAM_H265_PU_S
bPu4x4En	include/hi_comm_venc.h	/^    HI_BOOL bPu4x4En;                               \/*default: HI_TRUE *\/ $/;"	m	struct:hiVENC_PARAM_H265_PU_S
bPu8x8En	include/hi_comm_venc.h	/^    HI_BOOL bPu8x8En;                               \/*default: HI_TRUE *\/ $/;"	m	struct:hiVENC_PARAM_H265_PU_S
bPub	include/hi_comm_vi.h	/^    HI_BOOL                 bPub;          \/* Whether the user picture information is shared by all VI devices and channels*\/$/;"	m	struct:hiVI_USERPIC_ATTR_S
bPubCfg	component/isp/firmware/src/main/isp_main.h	/^    HI_BOOL bPubCfg;$/;"	m	struct:hiISP_PARA_REC_S
bQpDisable	include/hi_comm_region.h	/^	HI_BOOL		bQpDisable;$/;"	m	struct:hiOVERLAY_QP_INFO_S
bQuit	tools/vi_bayerdump.c	/^static volatile HI_BOOL bQuit = HI_FALSE;   \/* bQuit may be set in the signal handler *\/$/;"	v	file:
bQuit	tools/vi_dump.c	/^static volatile HI_BOOL bQuit = HI_FALSE;   \/* bQuit may be set in the signal handler *\/$/;"	v	file:
bReSmpEnable	include/hi_comm_aio.h	/^    HI_BOOL                 bReSmpEnable;      \/* resample enable or disable *\/$/;"	m	struct:hiAIO_RESMP_INFO_S
bRead	component/isp/firmware/src/arch/hi3518e/isp_statistics.c	/^    HI_BOOL         bRead;$/;"	m	struct:hiISP_STA_S	file:
bRefreshEnable	include/hi_comm_venc.h	/^    HI_BOOL bRefreshEnable;$/;"	m	struct:hiVENC_PARAM_INTRA_REFRESH_S
bRemovelEn	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bRemovelEn;                         \/*RW, Range: [false, true] Rgbir moudle removel ir enable  *\/$/;"	m	struct:hiISP_RGBIR_CTRL_S
bRemovelEn	component/isp/include/hi_comm_sns.h	/^    HI_BOOL bRemovelEn;                         \/*RW, Range: [false, true] Rgbir moudle removel ir enable  *\/$/;"	m	struct:hiISP_CMOS_RGBIR_CTRL_S
bRemovelEn	include/hi_comm_isp.h	/^    HI_BOOL bRemovelEn;                         \/*RW, Range: [false, true] Rgbir moudle removel ir enable  *\/$/;"	m	struct:hiISP_RGBIR_CTRL_S
bRemovelEn	include/hi_comm_sns.h	/^    HI_BOOL bRemovelEn;                         \/*RW, Range: [false, true] Rgbir moudle removel ir enable  *\/$/;"	m	struct:hiISP_CMOS_RGBIR_CTRL_S
bRemovelEn	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_BOOL bRemovelEn; $/;"	m	struct:hiADPT_SCENEAUTO_RGBIRPARAM_S
bResSwitchFinish	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bResSwitchFinish;        \/*not support*\/$/;"	m	struct:hiISP_INNER_STATE_INFO_S
bResSwitchFinish	include/hi_comm_isp.h	/^    HI_BOOL bResSwitchFinish;        \/*not support*\/$/;"	m	struct:hiISP_INNER_STATE_INFO_S
bResize	include/hi_tde_type.h	/^    HI_BOOL bResize;$/;"	m	struct:hiTDE2_OPT_S
bRnrOpen	include/hi_comm_aio.h	/^    HI_S32              bRnrOpen;$/;"	m	struct:hiAI_VQE_CONFIG_S
bRun	component/isp/firmware/src/main/isp_main.h	/^    HI_BOOL bRun;$/;"	m	struct:hiISP_PARA_REC_S
bRunEn	component/isp/firmware/src/main/isp_main.h	/^    HI_BOOL bRunEn;$/;"	m	struct:hiISP_PARA_REC_S
bSatEn	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bSatEn;             \/*If bSatEn=1, the active CCM = SatMatrix * ManualMatrix, else tha active CCM =  ManualMatrix*\/$/;"	m	struct:hiISP_COLORMATRIX_MANUAL_S
bSatEn	include/hi_comm_isp.h	/^    HI_BOOL bSatEn;             \/*If bSatEn=1, the active CCM = SatMatrix * ManualMatrix, else tha active CCM =  ManualMatrix*\/$/;"	m	struct:hiISP_COLORMATRIX_MANUAL_S
bSavePowerEn	include/hi_module_param.h	/^	HI_BOOL bSavePowerEn;$/;"	m	struct:hiIVE_MODULE_PARAMS_S
bSaving	include/hi_comm_aio.h	/^    HI_BOOL     bSaving;$/;"	m	struct:hiAUDIO_FILE_STATUS_S
bScale	include/hi_comm_vi.h	/^	HI_BOOL					bScale;						\/* Scale output image *\/$/;"	m	struct:hiVI_DIS_CONFIG_S
bScalingListValid	include/hi_comm_venc.h	/^    HI_BOOL bScalingListValid;                     \/* default: HI_FALSE *\/$/;"	m	struct:hiVENC_PARAM_H264_TRANS_S
bSendAdChn	sample/common/sample_comm_audio.c	/^    HI_BOOL bSendAdChn;$/;"	m	struct:tagSAMPLE_AENC_S	file:
bSendAenc	sample/common/sample_comm_audio.c	/^    HI_BOOL bSendAenc;$/;"	m	struct:tagSAMPLE_AI_S	file:
bSendAo	sample/common/sample_comm_audio.c	/^    HI_BOOL bSendAo;$/;"	m	struct:tagSAMPLE_AI_S	file:
bSensorInit	component/isp/sensor/aptina_9m034/m034_cmos.c	/^HI_BOOL bSensorInit = HI_FALSE; $/;"	v
bSensorInit	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^HI_BOOL bSensorInit = HI_FALSE; $/;"	v
bSensorInit	component/isp/sensor/ar0130/ar0130_cmos.c	/^HI_BOOL bSensorInit = HI_FALSE; $/;"	v
bSensorInit	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^HI_BOOL bSensorInit = HI_FALSE;$/;"	v
bSensorInit	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^HI_BOOL bSensorInit = HI_FALSE;$/;"	v
bSensorInit	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^HI_BOOL bSensorInit = HI_FALSE;$/;"	v
bSensorInit	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^HI_BOOL bSensorInit = HI_FALSE;$/;"	v
bSensorInit	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^HI_BOOL bSensorInit = HI_FALSE;$/;"	v
bSensorInit	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^HI_BOOL bSensorInit = HI_FALSE; $/;"	v
bSensorInit	component/isp/sensor/sony_imx222/imx222_cmos.c	/^HI_BOOL bSensorInit = HI_FALSE; $/;"	v
bSetOutAlpha	include/hi_tde_type.h	/^    HI_BOOL bSetOutAlpha;$/;"	m	struct:hiTDE2_MBOPT_S
bShape1	sample/region/sample_region.c	/^HI_BOOL bShape1 = HI_FALSE;$/;"	v
bShape2	sample/region/sample_region.c	/^HI_BOOL bShape2 = HI_FALSE;$/;"	v
bSharpenEn	include/hi_comm_vpss.h	/^    HI_BOOL         bSharpenEn;    \/*Sharpen enable*\/$/;"	m	struct:hiVPSS_GRP_ATTR_S
bShiftLimitEn	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bShiftLimitEn;                          \/*RW, If enabled, when the statistic information is out of range, it should be project back*\/$/;"	m	struct:hiISP_AWB_ATTR_S
bShiftLimitEn	include/hi_comm_isp.h	/^    HI_BOOL bShiftLimitEn;                          \/*RW, If enabled, when the statistic information is out of range, it should be project back*\/$/;"	m	struct:hiISP_AWB_ATTR_S
bShow	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bShow;					\/*RW,highlight static defect pixel,default value:0x0*\/$/;"	m	struct:hiISP_DP_STATIC_ATTR_S
bShow	include/hi_comm_isp.h	/^    HI_BOOL bShow;					\/*RW,highlight static defect pixel,default value:0x0*\/$/;"	m	struct:hiISP_DP_STATIC_ATTR_S
bShow	include/hi_comm_region.h	/^    HI_BOOL           bShow;$/;"	m	struct:hiRGN_CHN_ATTR_S
bSkinEn	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_BOOL  bSkinEn[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
bSkinEn_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_BOOL bSkinEn_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
bSkinEn_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bSkinEn_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
bSkinEn_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_BOOL bSkinEn_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
bSkinEn_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bSkinEn_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
bSnsReg	component/isp/firmware/src/main/isp_main.h	/^    HI_BOOL                 bSnsReg;$/;"	m	struct:hiISP_CTX_S
bSnsRegister	component/isp/3a/sample_ae/sample_ae_adp.h	/^    HI_BOOL                 bSnsRegister;$/;"	m	struct:hiSAMPLE_AE_CTX_S
bSolid	include/hi_comm_region.h	/^    HI_BOOL bSolid;            \/* whether solid or dashed quadrangle *\/$/;"	m	struct:hiRGN_QUADRANGLE_S
bSolid	include/hi_comm_vgs.h	/^    HI_BOOL bSolid;            \/* solid or hollow *\/$/;"	m	struct:hiVGS_QUADRANGLE_COVER_S
bSpEn	include/hi_comm_vpss.h	/^    HI_BOOL bSpEn;              \/*Sharpen enable*\/         $/;"	m	struct:hiVPSS_CHN_ATTR_S
bSplitEnable	include/hi_comm_venc.h	/^    HI_BOOL bSplitEnable;                           \/*slice split enable, HI_TRUE:enable, HI_FALSE:diable, default value:HI_FALSE*\/$/;"	m	struct:hiVENC_PARAM_H264_SLICE_SPLIT_S
bSplitEnable	include/hi_comm_venc.h	/^    HI_BOOL bSplitEnable;   \/* default value: HI_FALSE, means no slice split*\/$/;"	m	struct:hiVENC_PARAM_H265_SLICE_SPLIT_S
bSrc1AlphaPremulti	include/hi_tde_type.h	/^    HI_BOOL bSrc1AlphaPremulti;         \/**< Src1 alpha premultiply enable *\/$/;"	m	struct:hiTDE2_BLEND_OPT_S
bSrc2AlphaPremulti	include/hi_tde_type.h	/^    HI_BOOL bSrc2AlphaPremulti;         \/**< Src2 alpha premultiply enable *\/$/;"	m	struct:hiTDE2_BLEND_OPT_S
bStaCalibrationEn	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_BOOL bStaCalibrationEn;      \/\/ enable static calibration$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
bStaicShow	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_BOOL bStaicShow;				 $/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
bStart	sample/common/sample_comm.h	/^    HI_BOOL bStart;$/;"	m	struct:sample_video_loss_s
bStart	sample/common/sample_comm_audio.c	/^    HI_BOOL bStart;$/;"	m	struct:tagSAMPLE_ADEC_S	file:
bStart	sample/common/sample_comm_audio.c	/^    HI_BOOL bStart;$/;"	m	struct:tagSAMPLE_AENC_S	file:
bStart	sample/common/sample_comm_audio.c	/^    HI_BOOL bStart;$/;"	m	struct:tagSAMPLE_AI_S	file:
bStart	sample/common/sample_comm_audio.c	/^    HI_BOOL bStart;$/;"	m	struct:tagSAMPLE_AO_S	file:
bStaticEnable	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_BOOL bStaticEnable;			\/\/enable static correction$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
bStepFNOTableChange	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bStepFNOTableChange;    \/*WO, Step-F number mapping table change or not *\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
bStepFNOTableChange	include/hi_comm_isp.h	/^    HI_BOOL bStepFNOTableChange;    \/*WO, Step-F number mapping table change or not *\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
bStopSignal	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_BOOL bStopSignal;$/;"	m	struct:IVE_MD	file:
bStroEdgeEn	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_BOOL  bStroEdgeEn[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
bStroEdgeEn_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_BOOL bStroEdgeEn_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
bStroEdgeEn_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bStroEdgeEn_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
bStroEdgeEn_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_BOOL bStroEdgeEn_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
bStroEdgeEn_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_BOOL bStroEdgeEn_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
bSupportDCF	component/isp/firmware/src/arch/hi3518e/isp_dcfinfo.h	/^    HI_BOOL                 bSupportDCF;$/;"	m	struct:hiISP_DCFINFO_CTRL_S
bSupportDCF	include/hi_comm_venc.h	/^    HI_BOOL  bSupportDCF;                           \/*support dcf*\/$/;"	m	struct:hiVENC_ATTR_JPEG_S
bSynm	include/hi_comm_vo.h	/^    HI_BOOL  bSynm;     \/* sync mode(0:timing,as BT.656; 1:signal,as LCD) *\/$/;"	m	struct:tagVO_SYNC_INFO_S
bSysBind	include/hi_comm_aio.h	/^	HI_BOOL         bSysBind;       \/* whether is sysbind *\/$/;"	m	struct:hiAEC_FRAME_S
bTVModeEn	include/hi_comm_vi.h	/^    HI_BOOL bTVModeEn;                  \/*TV Mode: true or false*\/       $/;"	m	struct:hiVI_CSC_ATTR_S
bTempActEn	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bTempActEn;          \/*if enabled, CCM will bypass when color temperate is larger than 10K or less than 2500K*\/ $/;"	m	struct:hiISP_COLORMATRIX_AUTO_S
bTempActEn	include/hi_comm_isp.h	/^    HI_BOOL bTempActEn;          \/*if enabled, CCM will bypass when color temperate is larger than 10K or less than 2500K*\/ $/;"	m	struct:hiISP_COLORMATRIX_AUTO_S
bThreadStart	sample/common/sample_comm.h	/^     HI_BOOL bThreadStart;$/;"	m	struct:sample_venc_getstream_s
bTravel	sample/region/sample_region.c	/^HI_BOOL bTravel = HI_FALSE;$/;"	v
bUpdate	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bUpdate;$/;"	m	struct:hiISP_I2C_DATA_S
bUpdate	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bUpdate;$/;"	m	struct:hiISP_SSP_DATA_S
bUpdate	component/isp/include/hi_comm_sns.h	/^    HI_BOOL bUpdate;$/;"	m	struct:hiISP_CMOS_BLACK_LEVEL_S
bUpdate	include/hi_comm_isp.h	/^    HI_BOOL bUpdate;$/;"	m	struct:hiISP_I2C_DATA_S
bUpdate	include/hi_comm_isp.h	/^    HI_BOOL bUpdate;$/;"	m	struct:hiISP_SSP_DATA_S
bUpdate	include/hi_comm_sns.h	/^    HI_BOOL bUpdate;$/;"	m	struct:hiISP_CMOS_BLACK_LEVEL_S
bUpdateLut	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_BOOL bUpdateLut;$/;"	m	struct:hiISP_DRC_S	file:
bUsed	component/isp/firmware/src/main/isp_main.h	/^    HI_BOOL           bUsed;$/;"	m	struct:hiISP_LIB_NODE_S
bUsed	component/isp/firmware/src/main/isp_main.h	/^    HI_BOOL         bUsed;$/;"	m	struct:hiISP_ALG_NODE_S
bUsrAccess	component/isp/firmware/drv/mkp_isp.h	/^    HI_BOOL bUsrAccess;$/;"	m	struct:hiISP_STAT_SHADOW_MEM_S
bUsrMode	include/hi_comm_aio.h	/^    HI_BOOL bUsrMode;                             \/* mode 0: auto mode 1: mannual.*\/$/;"	m	struct:hiAI_AEC_CONFIG_S
bUsrMode	include/hi_comm_aio.h	/^    HI_BOOL bUsrMode;                \/* mode 0: auto,mode 1: mannual.*\/$/;"	m	struct:hiAI_RNR_CONFIG_S
bUsrMode	include/hi_comm_aio.h	/^    HI_BOOL bUsrMode;               \/* mode 0: auto mode 1: mannual.*\/$/;"	m	struct:hiAI_HDR_CONFIG_S
bUsrMode	include/hi_comm_aio.h	/^    HI_BOOL bUsrMode;          \/* mode 0: auto,mode 1: manual.*\/$/;"	m	struct:hiAUDIO_AGC_CONFIG_S
bUsrMode	include/hi_comm_aio.h	/^    HI_BOOL bUsrMode;   \/* mode 0: auto mode 1: mannual.*\/$/;"	m	struct:hiAUDIO_HPF_CONFIG_S
bUsrMode	include/hi_comm_aio.h	/^    HI_BOOL bUsrMode;   \/* mode 0: auto,mode 1: manual.*\/$/;"	m	struct:hiAUDIO_ANR_CONFIG_S
bUv2cEn	component/isp/firmware/drv/mkp_isp.h	/^	HI_BOOL bUv2cEn;		\/\/0: uv2c close; 1: uv2c open$/;"	m	struct:hiISP_UVNR_REG_CFG_S
bUv2cMode	component/isp/firmware/drv/mkp_isp.h	/^	HI_BOOL bUv2cMode;		\/\/UV2C bypass Mode, 0: U, 1: V$/;"	m	struct:hiISP_UVNR_REG_CFG_S
bUvnrMedSel	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	HI_BOOL bUvnrMedSel;        \/\/0: med; 1: uvnr$/;"	m	struct:hiHI_ISP_UVNR_ATTR	file:
bUvnrSel	component/isp/firmware/drv/mkp_isp.h	/^	HI_BOOL bUvnrSel;		\/\/0: med; 1: uvnr$/;"	m	struct:hiISP_UVNR_REG_CFG_S
bValid	component/isp/3a/include/hi_awb_comm.h	/^    HI_BOOL bValid;$/;"	m	struct:hiAWB_AGC_TABLE_S
bValid	component/isp/firmware/drv/mkp_isp.h	/^    HI_BOOL bValid;$/;"	m	struct:hiISP_SYNC_CFG_BUF_NODE_S
bValid	component/isp/include/hi_comm_sns.h	/^    HI_BOOL               bValid;       \/* if bValid is false, below paramter is not setted in xxx_cmos.c*\/$/;"	m	struct:hiISP_CMOS_RGBIR_S
bValid	component/isp/include/hi_comm_sns.h	/^    HI_BOOL bValid;         \/* wdr sensor should set *\/$/;"	m	struct:hiISP_CMOS_GAMMAFE_S
bValid	component/isp/include/hi_comm_sns.h	/^    HI_BOOL bValid;$/;"	m	struct:hiISP_CMOS_GAMMA_S
bValid	component/isp/include/hi_comm_sns.h	/^    HI_BOOL bValid;$/;"	m	struct:hiISP_CMOS_SHADING_S
bValid	include/hi_awb_comm.h	/^    HI_BOOL bValid;$/;"	m	struct:hiAWB_AGC_TABLE_S
bValid	include/hi_comm_aio.h	/^    HI_BOOL         bValid;        \/* whether frame is valid *\/$/;"	m	struct:hiAEC_FRAME_S
bValid	include/hi_comm_sns.h	/^    HI_BOOL               bValid;       \/* if bValid is false, below paramter is not setted in xxx_cmos.c*\/$/;"	m	struct:hiISP_CMOS_RGBIR_S
bValid	include/hi_comm_sns.h	/^    HI_BOOL bValid;         \/* wdr sensor should set *\/$/;"	m	struct:hiISP_CMOS_GAMMAFE_S
bValid	include/hi_comm_sns.h	/^    HI_BOOL bValid;$/;"	m	struct:hiISP_CMOS_GAMMA_S
bValid	include/hi_comm_sns.h	/^    HI_BOOL bValid;$/;"	m	struct:hiISP_CMOS_SHADING_S
bVcdsEn	component/isp/firmware/drv/mkp_isp.h	/^	HI_BOOL bVcdsEn;		\/\/UV vertical DS enable; 0: close; 1: open$/;"	m	struct:hiISP_UVNR_REG_CFG_S
bVcdsMode	component/isp/firmware/drv/mkp_isp.h	/^	HI_BOOL bVcdsMode;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
bVcusMode	component/isp/firmware/drv/mkp_isp.h	/^	HI_BOOL bVcusMode;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
bVd	component/isp/firmware/drv/isp.h	/^    HI_BOOL bVd;$/;"	m	struct:hiISP_DRV_CTX_S
bVirtualIEnable	include/hi_comm_venc.h	/^    HI_BOOL bVirtualIEnable;$/;"	m	struct:hiVENC_PARAM_REF_EX_S
bVoScale	include/hifb.h	/^    HI_BOOL bVoScale;       \/**< support vo scale*\/$/;"	m	struct:__anon57
bWDRCfg	component/isp/firmware/src/main/isp_main.h	/^    HI_BOOL bWDRCfg;$/;"	m	struct:hiISP_PARA_REC_S
bWDRSwitchFinish	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bWDRSwitchFinish;          \/*not support*\/$/;"	m	struct:hiISP_INNER_STATE_INFO_S
bWDRSwitchFinish	include/hi_comm_isp.h	/^    HI_BOOL bWDRSwitchFinish;          \/*not support*\/$/;"	m	struct:hiISP_INNER_STATE_INFO_S
bYCbCrClut	include/hi_tde_type.h	/^    HI_BOOL bYCbCrClut;$/;"	m	struct:hiTDE2_SURFACE_S
bYhAvg	component/isp/firmware/drv/sys_ext.h	/^    HI_S32 bYhAvg;$/;"	m	struct:__anon89
bYuvSkip	include/hi_module_param.h	/^    HI_BOOL bYuvSkip;        $/;"	m	struct:hiVI_MODULE_PARAMS_S
bYvAvg	component/isp/firmware/drv/sys_ext.h	/^    HI_S32 bYvAvg;$/;"	m	struct:__anon89
bZSL	include/hi_comm_vi.h	/^    HI_BOOL bZSL;$/;"	m	struct:hiVI_SNAP_NORMAL_ATTR_S
bZeroIsMax	component/isp/include/hi_comm_isp.h	/^    HI_BOOL bZeroIsMax;             \/*RW, Step 0 corresponds to max aperture or not, it's related to the specific iris *\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
bZeroIsMax	include/hi_comm_isp.h	/^    HI_BOOL bZeroIsMax;             \/*RW, Step 0 corresponds to max aperture or not, it's related to the specific iris *\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
bfOffBits	sample/common/loadbmp.h	/^        HI_U32   bfOffBits;$/;"	m	struct:tag_OSD_BITMAPFILEHEADER
bfReserved1	sample/common/loadbmp.h	/^        HI_U16    bfReserved1;$/;"	m	struct:tag_OSD_BITMAPFILEHEADER
bfReserved2	sample/common/loadbmp.h	/^        HI_U16    bfReserved2;$/;"	m	struct:tag_OSD_BITMAPFILEHEADER
bfSize	sample/common/loadbmp.h	/^        HI_U32   bfSize;$/;"	m	struct:tag_OSD_BITMAPFILEHEADER
biBitCount	sample/common/loadbmp.h	/^        HI_U16       biBitCount;$/;"	m	struct:tag_OSD_BITMAPINFOHEADER
biClrImportant	sample/common/loadbmp.h	/^        HI_U32      biClrImportant;$/;"	m	struct:tag_OSD_BITMAPINFOHEADER
biClrUsed	sample/common/loadbmp.h	/^        HI_U32      biClrUsed;$/;"	m	struct:tag_OSD_BITMAPINFOHEADER
biCompression	sample/common/loadbmp.h	/^        HI_U32      biCompression;$/;"	m	struct:tag_OSD_BITMAPINFOHEADER
biHeight	sample/common/loadbmp.h	/^        HI_S32       biHeight;$/;"	m	struct:tag_OSD_BITMAPINFOHEADER
biPlanes	sample/common/loadbmp.h	/^        HI_U16       biPlanes;$/;"	m	struct:tag_OSD_BITMAPINFOHEADER
biSize	sample/common/loadbmp.h	/^        HI_U16      biSize;$/;"	m	struct:tag_OSD_BITMAPINFOHEADER
biSizeImage	sample/common/loadbmp.h	/^        HI_U32      biSizeImage;$/;"	m	struct:tag_OSD_BITMAPINFOHEADER
biWidth	sample/common/loadbmp.h	/^        HI_U32       biWidth;$/;"	m	struct:tag_OSD_BITMAPINFOHEADER
biXPelsPerMeter	sample/common/loadbmp.h	/^        HI_U32       biXPelsPerMeter;$/;"	m	struct:tag_OSD_BITMAPINFOHEADER
biYPelsPerMeter	sample/common/loadbmp.h	/^        HI_U32       biYPelsPerMeter;$/;"	m	struct:tag_OSD_BITMAPINFOHEADER
bit16Rsv	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit16Rsv        : 15;   \/* [17:31] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit19Rsv	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit19Rsv        : 19;   \/* [13:31] *\/$/;"	m	struct:hiISP_STAT_KEY_U::__anon95
bit1AeCfg1	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1AeCfg1      : 1 ;   \/* [0] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit1AeCfg2	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1AeCfg2      : 1 ;   \/* [1] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit1AeStat1	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1AeStat1     : 1 ;   \/* [0] not support *\/$/;"	m	struct:hiISP_STAT_KEY_U::__anon95
bit1AeStat1	component/isp/include/hi_comm_isp.h	/^        HI_U32  bit1AeStat1     : 1 ;   \/* [0] *\/      \/* not support *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon101
bit1AeStat1	include/hi_comm_isp.h	/^        HI_U32  bit1AeStat1     : 1 ;   \/* [0] *\/      \/* not support *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon71
bit1AeStat2	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1AeStat2     : 1 ;   \/* [1] not support *\/$/;"	m	struct:hiISP_STAT_KEY_U::__anon95
bit1AeStat2	component/isp/include/hi_comm_isp.h	/^        HI_U32  bit1AeStat2     : 1 ;   \/* [1] *\/      \/* not support *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon101
bit1AeStat2	include/hi_comm_isp.h	/^        HI_U32  bit1AeStat2     : 1 ;   \/* [1] *\/      \/* not support *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon71
bit1AeStat3	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1AeStat3     : 1 ;   \/* [2] *\/$/;"	m	struct:hiISP_STAT_KEY_U::__anon95
bit1AeStat3	component/isp/include/hi_comm_isp.h	/^        HI_U32  bit1AeStat3     : 1 ;   \/* [2] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon101
bit1AeStat3	include/hi_comm_isp.h	/^        HI_U32  bit1AeStat3     : 1 ;   \/* [2] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon71
bit1AeStat4	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1AeStat4     : 1 ;   \/* [3] *\/$/;"	m	struct:hiISP_STAT_KEY_U::__anon95
bit1AeStat4	component/isp/include/hi_comm_isp.h	/^        HI_U32  bit1AeStat4     : 1 ;   \/* [3] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon101
bit1AeStat4	include/hi_comm_isp.h	/^        HI_U32  bit1AeStat4     : 1 ;   \/* [3] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon71
bit1AeStat5	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1AeStat5     : 1 ;   \/* [4] *\/$/;"	m	struct:hiISP_STAT_KEY_U::__anon95
bit1AeStat5	component/isp/include/hi_comm_isp.h	/^        HI_U32  bit1AeStat5     : 1 ;   \/* [4] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon101
bit1AeStat5	include/hi_comm_isp.h	/^        HI_U32  bit1AeStat5     : 1 ;   \/* [4] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon71
bit1AfCfg	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1AfCfg       : 1 ;   \/* [4] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit1AfStat	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1AfStat      : 1 ;   \/* [9] *\/$/;"	m	struct:hiISP_STAT_KEY_U::__anon95
bit1AfStat	component/isp/include/hi_comm_isp.h	/^        HI_U32  bit1AfStat      : 1 ;   \/* [9] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon101
bit1AfStat	include/hi_comm_isp.h	/^        HI_U32  bit1AfStat      : 1 ;   \/* [9] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon71
bit1AwbCfg1	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1AwbCfg1     : 1 ;   \/* [2] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit1AwbCfg2	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1AwbCfg2     : 1 ;   \/* [3] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit1AwbCfg3	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1AwbCfg3     : 1 ;   \/* [13] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit1AwbStat1	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1AwbStat1    : 1 ;   \/* [5] *\/$/;"	m	struct:hiISP_STAT_KEY_U::__anon95
bit1AwbStat1	component/isp/include/hi_comm_isp.h	/^        HI_U32  bit1AwbStat1    : 1 ;   \/* [5] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon101
bit1AwbStat1	include/hi_comm_isp.h	/^        HI_U32  bit1AwbStat1    : 1 ;   \/* [5] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon71
bit1AwbStat2	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1AwbStat2    : 1 ;   \/* [6] *\/$/;"	m	struct:hiISP_STAT_KEY_U::__anon95
bit1AwbStat2	component/isp/include/hi_comm_isp.h	/^        HI_U32  bit1AwbStat2    : 1 ;   \/* [6] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon101
bit1AwbStat2	include/hi_comm_isp.h	/^        HI_U32  bit1AwbStat2    : 1 ;   \/* [6] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon71
bit1AwbStat3	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1AwbStat3    : 1 ;   \/* [7] *\/$/;"	m	struct:hiISP_STAT_KEY_U::__anon95
bit1AwbStat3	component/isp/include/hi_comm_isp.h	/^        HI_U32  bit1AwbStat3    : 1 ;   \/* [7] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon101
bit1AwbStat3	include/hi_comm_isp.h	/^        HI_U32  bit1AwbStat3    : 1 ;   \/* [7] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon71
bit1AwbStat4	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1AwbStat4    : 1 ;   \/* [8] *\/$/;"	m	struct:hiISP_STAT_KEY_U::__anon95
bit1AwbStat4	component/isp/include/hi_comm_isp.h	/^        HI_U32  bit1AwbStat4    : 1 ;   \/* [8] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon101
bit1AwbStat4	include/hi_comm_isp.h	/^        HI_U32  bit1AwbStat4    : 1 ;   \/* [8] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon71
bit1CommStat	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1CommStat    : 1 ;   \/* [11] *\/$/;"	m	struct:hiISP_STAT_KEY_U::__anon95
bit1Dehaze	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1Dehaze      : 1 ;   \/* [12] *\/$/;"	m	struct:hiISP_STAT_KEY_U::__anon95
bit1DehazeCfg	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1DehazeCfg   : 1 ;   \/* [12] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit1DemCfg	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1DemCfg		: 1 ;	\/* [16] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit1DpCfg	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1DpCfg       : 1 ;   \/* [8] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit1DpStat	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1DpStat      : 1 ;   \/* [10] *\/$/;"	m	struct:hiISP_STAT_KEY_U::__anon95
bit1DrcCfg	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1DrcCfg      : 1 ;   \/* [6] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit1GeCfg	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1GeCfg       : 1 ;   \/* [10] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit1IV	include/hi_unf_cipher.h	/^    HI_U32   bit1IV:1;              \/**< Initial Vector change or not *\/$/;"	m	struct:hiHI_UNF_CIPHER_CTRL_CHANGE_FLAG_S
bit1LscCfg	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1LscCfg		: 1 ;	\/* [15] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit1LscCfg	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1LscCfg      : 1 ;   \/* [1]*\/$/;"	m	struct:hiISP_REG_KERNEL_CFG_KEY_U::__anon96
bit1NrCfg	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1NrCfg       : 1 ;   \/* [7] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit1OffsetCfg	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1OffsetCfg   : 1 ;   \/* [5] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit1SharpenCfg	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1SharpenCfg  : 1 ;   \/* [9] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit1UvnrCfg	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1UvnrCfg     : 1 ;   \/* [0] *\/$/;"	m	struct:hiISP_REG_KERNEL_CFG_KEY_U::__anon96
bit1UvnrCfg	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1UvnrCfg     : 1 ;   \/* [14] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit1WdrCfg	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit1WdrCfg      : 1 ;   \/* [11] *\/$/;"	m	struct:hiISP_REG_CFG_KEY_U::__anon97
bit20Rsv	component/isp/firmware/drv/mkp_isp.h	/^        HI_U32  bit20Rsv        : 30;   \/* [2:31] *\/$/;"	m	struct:hiISP_REG_KERNEL_CFG_KEY_U::__anon96
bit22Rsv	component/isp/include/hi_comm_isp.h	/^        HI_U32  bit22Rsv        : 22;   \/* [10:31] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon101
bit22Rsv	include/hi_comm_isp.h	/^        HI_U32  bit22Rsv        : 22;   \/* [10:31] *\/$/;"	m	struct:hiISP_STATISTICS_CTRL_U::__anon71
bit2BypassMode	component/isp/include/hi_comm_isp.h	/^        HI_U32  bit2BypassMode      : 2 ;   \/* [25:26] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bit2BypassMode	include/hi_comm_isp.h	/^        HI_U32  bit2BypassMode      : 2 ;   \/* [25:26] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bit2Rsv3	component/isp/include/hi_comm_isp.h	/^        HI_U32  bit2Rsv3            : 2 ;   \/* [17:18] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bit2Rsv3	include/hi_comm_isp.h	/^        HI_U32  bit2Rsv3            : 2 ;   \/* [17:18] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bit2Rsv4	component/isp/include/hi_comm_isp.h	/^        HI_U32  bit2Rsv4            : 2 ;   \/* [20:21] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bit2Rsv4	include/hi_comm_isp.h	/^        HI_U32  bit2Rsv4            : 2 ;   \/* [20:21] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bit5Rsv5	component/isp/include/hi_comm_isp.h	/^        HI_U32  bit5Rsv5            : 3 ;   \/* [29:31] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bit5Rsv5	include/hi_comm_isp.h	/^        HI_U32  bit5Rsv5            : 3 ;   \/* [29:31] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassACM	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassACM        : 1 ;   \/* [10] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassACM	include/hi_comm_isp.h	/^        HI_U32  bitBypassACM        : 1 ;   \/* [10] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassAll	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassAll        : 1 ;   \/* [28] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassAll	include/hi_comm_isp.h	/^        HI_U32  bitBypassAll        : 1 ;   \/* [28] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassBalanceFe	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassBalanceFe  : 1 ;   \/* [1] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassBalanceFe	include/hi_comm_isp.h	/^        HI_U32  bitBypassBalanceFe  : 1 ;   \/* [1] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassColorMatrix	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassColorMatrix: 1 ;   \/* [13] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassColorMatrix	include/hi_comm_isp.h	/^        HI_U32  bitBypassColorMatrix: 1 ;   \/* [13] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassCrosstalkR	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassCrosstalkR : 1 ;   \/* [4] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassCrosstalkR	include/hi_comm_isp.h	/^        HI_U32  bitBypassCrosstalkR : 1 ;   \/* [4] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassCsConv	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassCsConv     : 1 ;   \/* [19] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassCsConv	include/hi_comm_isp.h	/^        HI_U32  bitBypassCsConv     : 1 ;   \/* [19] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassDPC	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassDPC        : 1 ;   \/* [5] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassDPC	include/hi_comm_isp.h	/^        HI_U32  bitBypassDPC        : 1 ;   \/* [5] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassDRC	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassDRC        : 1 ;   \/* [11] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassDRC	include/hi_comm_isp.h	/^        HI_U32  bitBypassDRC        : 1 ;   \/* [11] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassDehaze	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassDehaze     : 1 ;   \/* [7] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassDehaze	include/hi_comm_isp.h	/^        HI_U32  bitBypassDehaze     : 1 ;   \/* [7] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassDemosaic	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassDemosaic   : 1 ;   \/* [12] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassDemosaic	include/hi_comm_isp.h	/^        HI_U32  bitBypassDemosaic   : 1 ;   \/* [12] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassFSWDR	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassFSWDR      : 1 ;   \/* [15] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassFSWDR	include/hi_comm_isp.h	/^        HI_U32  bitBypassFSWDR      : 1 ;   \/* [15] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassGamma	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassGamma      : 1 ;   \/* [14] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassGamma	include/hi_comm_isp.h	/^        HI_U32  bitBypassGamma      : 1 ;   \/* [14] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassGammaFe	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassGammaFe    : 1 ;   \/* [3] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassGammaFe	include/hi_comm_isp.h	/^        HI_U32  bitBypassGammaFe    : 1 ;   \/* [3] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassISPDGain	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassISPDGain   : 1 ;   \/* [2] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassISPDGain	include/hi_comm_isp.h	/^        HI_U32  bitBypassISPDGain   : 1 ;   \/* [2] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassNR	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassNR         : 1 ;   \/* [6] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassNR	include/hi_comm_isp.h	/^        HI_U32  bitBypassNR         : 1 ;   \/* [6] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassRGBIR	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassRGBIR      : 1 ;   \/* [27] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassRGBIR	include/hi_comm_isp.h	/^        HI_U32  bitBypassRGBIR      : 1 ;   \/* [27] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassShading	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassShading    : 1 ;   \/* [9] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassShading	include/hi_comm_isp.h	/^        HI_U32  bitBypassShading    : 1 ;   \/* [9] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassSharpen	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassSharpen    : 1 ;   \/* [22] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassSharpen	include/hi_comm_isp.h	/^        HI_U32  bitBypassSharpen    : 1 ;   \/* [22] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassUVNR	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassUVNR		: 1 ;   \/* [23] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassUVNR	include/hi_comm_isp.h	/^        HI_U32  bitBypassUVNR		: 1 ;   \/* [23] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassVideoTest	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassVideoTest  : 1 ;   \/* [0] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassVideoTest	include/hi_comm_isp.h	/^        HI_U32  bitBypassVideoTest  : 1 ;   \/* [0] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitBypassWBGain	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitBypassWBGain     : 1 ;   \/* [8] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitBypassWBGain	include/hi_comm_isp.h	/^        HI_U32  bitBypassWBGain     : 1 ;   \/* [8] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitChnSwitch	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitChnSwitch        : 1 ;   \/* [24] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitChnSwitch	include/hi_comm_isp.h	/^        HI_U32  bitChnSwitch        : 1 ;   \/* [24] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitDepth	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^	HI_U32 bitDepth;$/;"	m	struct:hiISP_GREEN_EQUALIZATION_S	file:
bitGammaFePosition	component/isp/include/hi_comm_isp.h	/^        HI_U32  bitGammaFePosition  : 1 ;   \/* [16] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon99
bitGammaFePosition	include/hi_comm_isp.h	/^        HI_U32  bitGammaFePosition  : 1 ;   \/* [16] *\/$/;"	m	struct:hiISP_MODULE_CTRL_U::__anon69
bitWidth2PixelFormat	tools/vi_bayerdump.c	/^static inline HI_S32 bitWidth2PixelFormat(HI_U32 u32Nbit, PIXEL_FORMAT_E *penPixelFormat)$/;"	f	file:
bitsResv	include/hi_unf_cipher.h	/^    HI_U32   bitsResv:31;           \/**< Reserved *\/$/;"	m	struct:hiHI_UNF_CIPHER_CTRL_CHANGE_FLAG_S
bits_0	component/isp/firmware/drv/acm_ext.h	/^    HI_S32	bits_0		:	9	;$/;"	m	struct:__anon92
bits_1	component/isp/firmware/drv/acm_ext.h	/^    HI_S32	bits_1		:	9	;$/;"	m	struct:__anon92
bits_10	component/isp/firmware/drv/acm_ext.h	/^    HI_S32	bits_10		:	7	;$/;"	m	struct:__anon92
bits_113	component/isp/firmware/drv/acm_ext.h	/^    HI_S32	bits_113	:	3	;$/;"	m	struct:__anon92
bits_114	component/isp/firmware/drv/acm_ext.h	/^    HI_S32	bits_114	:	4	;$/;"	m	struct:__anon92
bits_12	component/isp/firmware/drv/acm_ext.h	/^    HI_S32	bits_12		:	28	;$/;"	m	struct:__anon92
bits_2	component/isp/firmware/drv/acm_ext.h	/^    HI_S32	bits_2		:	9	;$/;"	m	struct:__anon92
bits_34	component/isp/firmware/drv/acm_ext.h	/^    HI_S32	bits_34		:	4	;$/;"	m	struct:__anon92
bits_35	component/isp/firmware/drv/acm_ext.h	/^    HI_S32	bits_35		:	5	;$/;"	m	struct:__anon92
bits_4	component/isp/firmware/drv/acm_ext.h	/^    HI_S32	bits_4		:	7	;$/;"	m	struct:__anon92
bits_5	component/isp/firmware/drv/acm_ext.h	/^    HI_S32	bits_5		:	7	;$/;"	m	struct:__anon92
bits_6	component/isp/firmware/drv/acm_ext.h	/^    HI_S32	bits_6		:	9	;$/;"	m	struct:__anon92
bits_74	component/isp/firmware/drv/acm_ext.h	/^    HI_S32	bits_74		:	4	;$/;"	m	struct:__anon92
bits_75	component/isp/firmware/drv/acm_ext.h	/^    HI_S32	bits_75		:	5	;$/;"	m	struct:__anon92
bits_8	component/isp/firmware/drv/acm_ext.h	/^    HI_S32	bits_8		:	9	;$/;"	m	struct:__anon92
bits_9	component/isp/firmware/drv/acm_ext.h	/^    HI_S32	bits_9		:	9	;$/;"	m	struct:__anon92
bits_per_word	include/hi_spi.h	/^	__u8		bits_per_word;$/;"	m	struct:spi_ioc_transfer
bitstream_restriction_flag	include/hi_comm_venc.h	/^	HI_U8  bitstream_restriction_flag ;            \/* default value: 0. {0,1} *\/$/;"	m	struct:hiVENC_PARAM_VUI_BITSTREAM_RESTRIC_S
blen	sample/common/loadbmp.h	/^    int blen;$/;"	m	struct:hiOSD_COMPONENT_INFO_S
blendHigLimit	component/isp/firmware/drv/mkp_isp.h	/^	HI_U16	 blendHigLimit;	  \/\/ higher blend ratio   0x100 => DM 100%		\/\/9bit;u,9.0 $/;"	m	struct:hiISP_NR_REG_CFG_S
blendLowLimit	component/isp/firmware/drv/mkp_isp.h	/^	HI_U16	 blendLowLimit;	  \/\/ lower blend ratio	  0x000 => NR 100%		\/\/9bit;u,9.0  [0, 0x100]$/;"	m	struct:hiISP_NR_REG_CFG_S
bmiColors	sample/common/loadbmp.h	/^    OSD_RGBQUAD                 bmiColors[1];$/;"	m	struct:tag_OSD_BITMAPINFO
bmiHeader	sample/common/loadbmp.h	/^    OSD_BITMAPINFOHEADER    bmiHeader;$/;"	m	struct:tag_OSD_BITMAPINFO
board_config	sample/HuaweiLite/app_init.c	/^void board_config(void)$/;"	f
bt656_drive_capability	init/sdk_init.c	/^static HI_VOID bt656_drive_capability(void)$/;"	f	file:
cModName	include/hi_debug.h	/^    HI_CHAR   cModName[HI_MOD_NAME_MAX_LEN];$/;"	m	struct:hiLOG_LEVEL_CONF_S
cSensor	include/hi_module_param.h	/^    HI_CHAR cSensor[HISI_MAX_SENSOR_NUM][32];$/;"	m	struct:hiSYS_MODULE_PARAMS_S
cabac_init_flag	include/hi_comm_venc.h	/^    HI_U32 cabac_init_flag;                         \/* default: 0*\/$/;"	m	struct:hiVENC_PARAM_H265_ENTROPY_S
cabac_stuff_en	include/hi_comm_venc.h	/^    HI_U32 cabac_stuff_en;                         \/* default: 0*\/$/;"	m	struct:hiVENC_PARAM_H264_ENTROPY_S
calcStride	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	41;"	d	file:
cb_qp_offset	include/hi_comm_venc.h	/^    HI_S32 cb_qp_offset;$/;"	m	struct:hiVENC_PARAM_H265_TRANS_S
chroma_qp_index_offset	include/hi_comm_venc.h	/^    HI_S32 chroma_qp_index_offset;                 \/* [-12,12],default value: 0*\/$/;"	m	struct:hiVENC_PARAM_H264_TRANS_S
chroma_qp_index_offset	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_S32 chroma_qp_index_offset;$/;"	m	struct:hiADPT_SCENEAUTO_H264TRANS_S
circumrotate	sample/tde/sample_tde.c	/^static HI_VOID circumrotate (HI_U32 u32CurOnShow)$/;"	f	file:
clk_edge	include/hi_mipi.h	/^}clk_edge;$/;"	t	typeref:enum:__anon22
clkcfg_hi3518e	init/sdk_init.c	/^static HI_VOID clkcfg_hi3518e(void)$/;"	f	file:
cmos_again_calc_table	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static HI_VOID cmos_again_calc_table(HI_U32 *pu32AgainLin, HI_U32 *pu32AgainDb)$/;"	f	file:
cmos_again_calc_table	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static HI_VOID cmos_again_calc_table(HI_U32 *pu32AgainLin, HI_U32 *pu32AgainDb)$/;"	f	file:
cmos_again_calc_table	component/isp/sensor/ar0130/ar0130_cmos.c	/^static HI_VOID cmos_again_calc_table(HI_U32 *pu32AgainLin, HI_U32 *pu32AgainDb)$/;"	f	file:
cmos_again_calc_table	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static HI_VOID cmos_again_calc_table(HI_U32 *pu32AgainLin, HI_U32 *pu32AgainDb)$/;"	f	file:
cmos_again_calc_table	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static HI_VOID cmos_again_calc_table(HI_U32 *pu32AgainLin, HI_U32 *pu32AgainDb)$/;"	f	file:
cmos_again_calc_table	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static HI_VOID cmos_again_calc_table(HI_U32 *pu32AgainLin, HI_U32 *pu32AgainDb)$/;"	f	file:
cmos_again_calc_table	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static HI_VOID cmos_again_calc_table(HI_U32 *pu32AgainLin, HI_U32 *pu32AgainDb)$/;"	f	file:
cmos_again_calc_table	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static HI_VOID cmos_again_calc_table(HI_U32 *pu32AgainLin, HI_U32 *pu32AgainDb)$/;"	f	file:
cmos_again_calc_table	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static HI_VOID cmos_again_calc_table(HI_U32 *pu32AgainLin, HI_U32 *pu32AgainDb)$/;"	f	file:
cmos_again_calc_table	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static HI_VOID cmos_again_calc_table(HI_U32 *pu32AgainLin, HI_U32 *pu32AgainDb)$/;"	f	file:
cmos_dgain_calc_table	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static HI_VOID cmos_dgain_calc_table(HI_U32 *pu32AgainLin, HI_U32 *pu32AgainDb)$/;"	f	file:
cmos_dgain_calc_table	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static HI_VOID cmos_dgain_calc_table(HI_U32 *pu32DgainLin, HI_U32 *pu32DgainDb)$/;"	f	file:
cmos_dgain_calc_table	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static HI_VOID cmos_dgain_calc_table(HI_U32 *pu32DgainLin, HI_U32 *pu32DgainDb)$/;"	f	file:
cmos_dgain_calc_table	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static HI_VOID cmos_dgain_calc_table(HI_U32 *pu32DgainLin, HI_U32 *pu32DgainDb)$/;"	f	file:
cmos_dgain_calc_table	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static HI_VOID cmos_dgain_calc_table(HI_U32 *pu32DgainLin, HI_U32 *pu32DgainDb)$/;"	f	file:
cmos_fps_set	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static HI_VOID cmos_fps_set(HI_FLOAT f32Fps, AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_fps_set	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static HI_VOID cmos_fps_set(HI_FLOAT f32Fps, AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_fps_set	component/isp/sensor/ar0130/ar0130_cmos.c	/^static HI_VOID cmos_fps_set(HI_FLOAT f32Fps, AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_fps_set	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static HI_VOID cmos_fps_set(HI_FLOAT f32Fps, AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_fps_set	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static HI_VOID cmos_fps_set(HI_FLOAT f32Fps, AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_fps_set	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static HI_VOID cmos_fps_set(HI_FLOAT f32Fps, AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_fps_set	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static HI_VOID cmos_fps_set(HI_FLOAT f32Fps, AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_fps_set	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static HI_VOID cmos_fps_set(HI_FLOAT f32Fps, AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_fps_set	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static HI_VOID cmos_fps_set(HI_FLOAT f32Fps, AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_fps_set	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static HI_VOID cmos_fps_set(HI_FLOAT f32Fps, AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_gains_update	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static HI_VOID cmos_gains_update(HI_U32 u32Again, HI_U32 u32Dgain)$/;"	f	file:
cmos_gains_update	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static HI_VOID cmos_gains_update(HI_U32 u32Again, HI_U32 u32Dgain)$/;"	f	file:
cmos_gains_update	component/isp/sensor/ar0130/ar0130_cmos.c	/^static HI_VOID cmos_gains_update(HI_U32 u32Again, HI_U32 u32Dgain)$/;"	f	file:
cmos_gains_update	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static HI_VOID cmos_gains_update(HI_U32 u32Again, HI_U32 u32Dgain)$/;"	f	file:
cmos_gains_update	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static HI_VOID cmos_gains_update(HI_U32 u32Again, HI_U32 u32Dgain)$/;"	f	file:
cmos_gains_update	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static HI_VOID cmos_gains_update(HI_U32 u32Again, HI_U32 u32Dgain)$/;"	f	file:
cmos_gains_update	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static HI_VOID cmos_gains_update(HI_U32 u32Again, HI_U32 u32Dgain)$/;"	f	file:
cmos_gains_update	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static HI_VOID cmos_gains_update(HI_U32 u32Again, HI_U32 u32Dgain)$/;"	f	file:
cmos_gains_update	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static HI_VOID cmos_gains_update(HI_U32 u32Again, HI_U32 u32Dgain)$/;"	f	file:
cmos_gains_update	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static HI_VOID cmos_gains_update(HI_U32 u32Again, HI_U32 u32Dgain)$/;"	f	file:
cmos_get_ae_default	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static HI_S32 cmos_get_ae_default(AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_get_ae_default	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static HI_S32 cmos_get_ae_default(AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_get_ae_default	component/isp/sensor/ar0130/ar0130_cmos.c	/^static HI_S32 cmos_get_ae_default(AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_get_ae_default	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static HI_S32 cmos_get_ae_default(AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_get_ae_default	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static HI_S32 cmos_get_ae_default(AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_get_ae_default	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static HI_S32 cmos_get_ae_default(AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_get_ae_default	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static HI_S32 cmos_get_ae_default(AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_get_ae_default	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static HI_S32 cmos_get_ae_default(AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_get_ae_default	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static HI_S32 cmos_get_ae_default(AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_get_ae_default	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static HI_S32 cmos_get_ae_default(AE_SENSOR_DEFAULT_S *pstAeSnsDft)$/;"	f	file:
cmos_get_awb_default	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static HI_S32 cmos_get_awb_default(AWB_SENSOR_DEFAULT_S *pstAwbSnsDft)$/;"	f	file:
cmos_get_awb_default	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static HI_S32 cmos_get_awb_default(AWB_SENSOR_DEFAULT_S *pstAwbSnsDft)$/;"	f	file:
cmos_get_awb_default	component/isp/sensor/ar0130/ar0130_cmos.c	/^static HI_S32 cmos_get_awb_default(AWB_SENSOR_DEFAULT_S *pstAwbSnsDft)$/;"	f	file:
cmos_get_awb_default	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static HI_S32 cmos_get_awb_default(AWB_SENSOR_DEFAULT_S *pstAwbSnsDft)$/;"	f	file:
cmos_get_awb_default	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static HI_S32 cmos_get_awb_default(AWB_SENSOR_DEFAULT_S *pstAwbSnsDft)$/;"	f	file:
cmos_get_awb_default	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static HI_S32 cmos_get_awb_default(AWB_SENSOR_DEFAULT_S *pstAwbSnsDft)$/;"	f	file:
cmos_get_awb_default	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static HI_S32 cmos_get_awb_default(AWB_SENSOR_DEFAULT_S *pstAwbSnsDft)$/;"	f	file:
cmos_get_awb_default	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static HI_S32 cmos_get_awb_default(AWB_SENSOR_DEFAULT_S *pstAwbSnsDft)$/;"	f	file:
cmos_get_awb_default	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static HI_S32 cmos_get_awb_default(AWB_SENSOR_DEFAULT_S *pstAwbSnsDft)$/;"	f	file:
cmos_get_awb_default	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static HI_S32 cmos_get_awb_default(AWB_SENSOR_DEFAULT_S *pstAwbSnsDft)$/;"	f	file:
cmos_get_inttime_max	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static HI_VOID cmos_get_inttime_max(HI_U32 u32Ratio, HI_U32 *pu32IntTimeMax)$/;"	f	file:
cmos_get_isp_black_level	component/isp/sensor/aptina_9m034/m034_cmos.c	/^HI_U32 cmos_get_isp_black_level(ISP_CMOS_BLACK_LEVEL_S *pstBlackLevel)$/;"	f
cmos_get_isp_black_level	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^HI_U32 cmos_get_isp_black_level(ISP_CMOS_BLACK_LEVEL_S *pstBlackLevel)$/;"	f
cmos_get_isp_black_level	component/isp/sensor/ar0130/ar0130_cmos.c	/^HI_U32 cmos_get_isp_black_level(ISP_CMOS_BLACK_LEVEL_S *pstBlackLevel)$/;"	f
cmos_get_isp_black_level	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^HI_U32 cmos_get_isp_black_level(ISP_CMOS_BLACK_LEVEL_S *pstBlackLevel)$/;"	f
cmos_get_isp_black_level	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^HI_U32 cmos_get_isp_black_level(ISP_CMOS_BLACK_LEVEL_S *pstBlackLevel)$/;"	f
cmos_get_isp_black_level	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^HI_U32 cmos_get_isp_black_level(ISP_CMOS_BLACK_LEVEL_S *pstBlackLevel)$/;"	f
cmos_get_isp_black_level	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^HI_U32 cmos_get_isp_black_level(ISP_CMOS_BLACK_LEVEL_S *pstBlackLevel)$/;"	f
cmos_get_isp_black_level	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^HI_U32 cmos_get_isp_black_level(ISP_CMOS_BLACK_LEVEL_S *pstBlackLevel)$/;"	f
cmos_get_isp_black_level	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^HI_U32 cmos_get_isp_black_level(ISP_CMOS_BLACK_LEVEL_S *pstBlackLevel)$/;"	f
cmos_get_isp_black_level	component/isp/sensor/sony_imx222/imx222_cmos.c	/^HI_U32 cmos_get_isp_black_level(ISP_CMOS_BLACK_LEVEL_S *pstBlackLevel)$/;"	f
cmos_get_isp_default	component/isp/sensor/aptina_9m034/m034_cmos.c	/^HI_U32 cmos_get_isp_default(ISP_CMOS_DEFAULT_S *pstDef)$/;"	f
cmos_get_isp_default	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^HI_U32 cmos_get_isp_default(ISP_CMOS_DEFAULT_S *pstDef)$/;"	f
cmos_get_isp_default	component/isp/sensor/ar0130/ar0130_cmos.c	/^HI_U32 cmos_get_isp_default(ISP_CMOS_DEFAULT_S *pstDef)$/;"	f
cmos_get_isp_default	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^HI_U32 cmos_get_isp_default(ISP_CMOS_DEFAULT_S *pstDef)$/;"	f
cmos_get_isp_default	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^HI_U32 cmos_get_isp_default(ISP_CMOS_DEFAULT_S *pstDef)$/;"	f
cmos_get_isp_default	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^HI_U32 cmos_get_isp_default(ISP_CMOS_DEFAULT_S *pstDef)$/;"	f
cmos_get_isp_default	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^HI_U32 cmos_get_isp_default(ISP_CMOS_DEFAULT_S *pstDef)$/;"	f
cmos_get_isp_default	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^HI_U32 cmos_get_isp_default(ISP_CMOS_DEFAULT_S *pstDef)$/;"	f
cmos_get_isp_default	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^HI_U32 cmos_get_isp_default(ISP_CMOS_DEFAULT_S *pstDef)$/;"	f
cmos_get_isp_default	component/isp/sensor/sony_imx222/imx222_cmos.c	/^HI_U32 cmos_get_isp_default(ISP_CMOS_DEFAULT_S *pstDef)$/;"	f
cmos_get_sns_regs_info	component/isp/sensor/aptina_9m034/m034_cmos.c	/^HI_U32 cmos_get_sns_regs_info(ISP_SNS_REGS_INFO_S *pstSnsRegsInfo)$/;"	f
cmos_get_sns_regs_info	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^HI_U32 cmos_get_sns_regs_info(ISP_SNS_REGS_INFO_S *pstSnsRegsInfo)$/;"	f
cmos_get_sns_regs_info	component/isp/sensor/ar0130/ar0130_cmos.c	/^HI_U32 cmos_get_sns_regs_info(ISP_SNS_REGS_INFO_S *pstSnsRegsInfo)$/;"	f
cmos_get_sns_regs_info	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^HI_U32 cmos_get_sns_regs_info(ISP_SNS_REGS_INFO_S *pstSnsRegsInfo)$/;"	f
cmos_get_sns_regs_info	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^HI_U32 cmos_get_sns_regs_info(ISP_SNS_REGS_INFO_S *pstSnsRegsInfo)$/;"	f
cmos_get_sns_regs_info	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^HI_U32 cmos_get_sns_regs_info(ISP_SNS_REGS_INFO_S *pstSnsRegsInfo)$/;"	f
cmos_get_sns_regs_info	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^HI_U32 cmos_get_sns_regs_info(ISP_SNS_REGS_INFO_S *pstSnsRegsInfo)$/;"	f
cmos_get_sns_regs_info	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^HI_U32 cmos_get_sns_regs_info(ISP_SNS_REGS_INFO_S *pstSnsRegsInfo)$/;"	f
cmos_get_sns_regs_info	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^HI_U32 cmos_get_sns_regs_info(ISP_SNS_REGS_INFO_S *pstSnsRegsInfo)$/;"	f
cmos_get_sns_regs_info	component/isp/sensor/sony_imx222/imx222_cmos.c	/^HI_U32 cmos_get_sns_regs_info(ISP_SNS_REGS_INFO_S *pstSnsRegsInfo)$/;"	f
cmos_init_ae_exp_function	component/isp/sensor/aptina_9m034/m034_cmos.c	/^HI_S32 cmos_init_ae_exp_function(AE_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_ae_exp_function	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^HI_S32 cmos_init_ae_exp_function(AE_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_ae_exp_function	component/isp/sensor/ar0130/ar0130_cmos.c	/^HI_S32 cmos_init_ae_exp_function(AE_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_ae_exp_function	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^HI_S32 cmos_init_ae_exp_function(AE_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_ae_exp_function	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^HI_S32 cmos_init_ae_exp_function(AE_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_ae_exp_function	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^HI_S32 cmos_init_ae_exp_function(AE_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_ae_exp_function	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^HI_S32 cmos_init_ae_exp_function(AE_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_ae_exp_function	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^HI_S32 cmos_init_ae_exp_function(AE_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_ae_exp_function	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^HI_S32 cmos_init_ae_exp_function(AE_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_ae_exp_function	component/isp/sensor/sony_imx222/imx222_cmos.c	/^HI_S32 cmos_init_ae_exp_function(AE_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_awb_exp_function	component/isp/sensor/aptina_9m034/m034_cmos.c	/^HI_S32 cmos_init_awb_exp_function(AWB_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_awb_exp_function	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^HI_S32 cmos_init_awb_exp_function(AWB_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_awb_exp_function	component/isp/sensor/ar0130/ar0130_cmos.c	/^HI_S32 cmos_init_awb_exp_function(AWB_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_awb_exp_function	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^HI_S32 cmos_init_awb_exp_function(AWB_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_awb_exp_function	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^HI_S32 cmos_init_awb_exp_function(AWB_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_awb_exp_function	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^HI_S32 cmos_init_awb_exp_function(AWB_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_awb_exp_function	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^HI_S32 cmos_init_awb_exp_function(AWB_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_awb_exp_function	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^HI_S32 cmos_init_awb_exp_function(AWB_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_awb_exp_function	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^HI_S32 cmos_init_awb_exp_function(AWB_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_awb_exp_function	component/isp/sensor/sony_imx222/imx222_cmos.c	/^HI_S32 cmos_init_awb_exp_function(AWB_SENSOR_EXP_FUNC_S *pstExpFuncs)$/;"	f
cmos_init_sensor_exp_function	component/isp/sensor/aptina_9m034/m034_cmos.c	/^HI_S32 cmos_init_sensor_exp_function(ISP_SENSOR_EXP_FUNC_S *pstSensorExpFunc)$/;"	f
cmos_init_sensor_exp_function	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^HI_S32 cmos_init_sensor_exp_function(ISP_SENSOR_EXP_FUNC_S *pstSensorExpFunc)$/;"	f
cmos_init_sensor_exp_function	component/isp/sensor/ar0130/ar0130_cmos.c	/^HI_S32 cmos_init_sensor_exp_function(ISP_SENSOR_EXP_FUNC_S *pstSensorExpFunc)$/;"	f
cmos_init_sensor_exp_function	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^HI_S32 cmos_init_sensor_exp_function(ISP_SENSOR_EXP_FUNC_S *pstSensorExpFunc)$/;"	f
cmos_init_sensor_exp_function	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^HI_S32 cmos_init_sensor_exp_function(ISP_SENSOR_EXP_FUNC_S *pstSensorExpFunc)$/;"	f
cmos_init_sensor_exp_function	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^HI_S32 cmos_init_sensor_exp_function(ISP_SENSOR_EXP_FUNC_S *pstSensorExpFunc)$/;"	f
cmos_init_sensor_exp_function	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^HI_S32 cmos_init_sensor_exp_function(ISP_SENSOR_EXP_FUNC_S *pstSensorExpFunc)$/;"	f
cmos_init_sensor_exp_function	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^HI_S32 cmos_init_sensor_exp_function(ISP_SENSOR_EXP_FUNC_S *pstSensorExpFunc)$/;"	f
cmos_init_sensor_exp_function	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^HI_S32 cmos_init_sensor_exp_function(ISP_SENSOR_EXP_FUNC_S *pstSensorExpFunc)$/;"	f
cmos_init_sensor_exp_function	component/isp/sensor/sony_imx222/imx222_cmos.c	/^HI_S32 cmos_init_sensor_exp_function(ISP_SENSOR_EXP_FUNC_S *pstSensorExpFunc)$/;"	f
cmos_inttime_update	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static HI_VOID cmos_inttime_update(HI_U32 u32IntTime)$/;"	f	file:
cmos_inttime_update	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static HI_VOID cmos_inttime_update(HI_U32 u32IntTime)$/;"	f	file:
cmos_inttime_update	component/isp/sensor/ar0130/ar0130_cmos.c	/^static HI_VOID cmos_inttime_update(HI_U32 u32IntTime)$/;"	f	file:
cmos_inttime_update	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static HI_VOID cmos_inttime_update(HI_U32 u32IntTime)$/;"	f	file:
cmos_inttime_update	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static HI_VOID cmos_inttime_update(HI_U32 u32IntTime)$/;"	f	file:
cmos_inttime_update	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static HI_VOID cmos_inttime_update(HI_U32 u32IntTime)$/;"	f	file:
cmos_inttime_update	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static HI_VOID cmos_inttime_update(HI_U32 u32IntTime)$/;"	f	file:
cmos_inttime_update	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static HI_VOID cmos_inttime_update(HI_U32 u32IntTime)$/;"	f	file:
cmos_inttime_update	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static HI_VOID cmos_inttime_update(HI_U32 u32IntTime)$/;"	f	file:
cmos_inttime_update	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static HI_VOID cmos_inttime_update(HI_U32 u32IntTime)$/;"	f	file:
cmos_loadAE_cfg	component/isp/sensor/hi_cmoscfg/hi_cmos_cfg.c	/^HI_S32 cmos_loadAE_cfg()$/;"	f
cmos_loadAWB_cfg	component/isp/sensor/hi_cmoscfg/hi_cmos_cfg.c	/^HI_S32 cmos_loadAWB_cfg()$/;"	f
cmos_loadISP_cfg	component/isp/sensor/hi_cmoscfg/hi_cmos_cfg.c	/^HI_S32 cmos_loadISP_cfg()$/;"	f
cmos_set_image_mode	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static HI_S32 cmos_set_image_mode(ISP_CMOS_SENSOR_IMAGE_MODE_S *pstSensorImageMode)$/;"	f	file:
cmos_set_image_mode	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static HI_S32 cmos_set_image_mode(ISP_CMOS_SENSOR_IMAGE_MODE_S *pstSensorImageMode)$/;"	f	file:
cmos_set_image_mode	component/isp/sensor/ar0130/ar0130_cmos.c	/^static HI_S32 cmos_set_image_mode(ISP_CMOS_SENSOR_IMAGE_MODE_S *pstSensorImageMode)$/;"	f	file:
cmos_set_image_mode	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static HI_S32 cmos_set_image_mode(ISP_CMOS_SENSOR_IMAGE_MODE_S *pstSensorImageMode)$/;"	f	file:
cmos_set_image_mode	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static HI_S32 cmos_set_image_mode(ISP_CMOS_SENSOR_IMAGE_MODE_S *pstSensorImageMode)$/;"	f	file:
cmos_set_image_mode	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static HI_S32 cmos_set_image_mode(ISP_CMOS_SENSOR_IMAGE_MODE_S *pstSensorImageMode)$/;"	f	file:
cmos_set_image_mode	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static HI_S32 cmos_set_image_mode(ISP_CMOS_SENSOR_IMAGE_MODE_S *pstSensorImageMode)$/;"	f	file:
cmos_set_image_mode	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static HI_S32 cmos_set_image_mode(ISP_CMOS_SENSOR_IMAGE_MODE_S *pstSensorImageMode)$/;"	f	file:
cmos_set_image_mode	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static HI_S32 cmos_set_image_mode(ISP_CMOS_SENSOR_IMAGE_MODE_S *pstSensorImageMode)$/;"	f	file:
cmos_set_image_mode	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static HI_S32 cmos_set_image_mode(ISP_CMOS_SENSOR_IMAGE_MODE_S *pstSensorImageMode)$/;"	f	file:
cmos_set_pixel_detect	component/isp/sensor/aptina_9m034/m034_cmos.c	/^HI_VOID cmos_set_pixel_detect(HI_BOOL bEnable)$/;"	f
cmos_set_pixel_detect	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^HI_VOID cmos_set_pixel_detect(HI_BOOL bEnable)$/;"	f
cmos_set_pixel_detect	component/isp/sensor/ar0130/ar0130_cmos.c	/^HI_VOID cmos_set_pixel_detect(HI_BOOL bEnable)$/;"	f
cmos_set_pixel_detect	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^HI_VOID cmos_set_pixel_detect(HI_BOOL bEnable)$/;"	f
cmos_set_pixel_detect	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^HI_VOID cmos_set_pixel_detect(HI_BOOL bEnable)$/;"	f
cmos_set_pixel_detect	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^HI_VOID cmos_set_pixel_detect(HI_BOOL bEnable)$/;"	f
cmos_set_pixel_detect	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^HI_VOID cmos_set_pixel_detect(HI_BOOL bEnable)$/;"	f
cmos_set_pixel_detect	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^HI_VOID cmos_set_pixel_detect(HI_BOOL bEnable)$/;"	f
cmos_set_pixel_detect	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^HI_VOID cmos_set_pixel_detect(HI_BOOL bEnable)$/;"	f
cmos_set_pixel_detect	component/isp/sensor/sony_imx222/imx222_cmos.c	/^HI_VOID cmos_set_pixel_detect(HI_BOOL bEnable)$/;"	f
cmos_set_wdr_mode	component/isp/sensor/aptina_9m034/m034_cmos.c	/^HI_VOID cmos_set_wdr_mode(HI_U8 u8Mode)$/;"	f
cmos_set_wdr_mode	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^HI_VOID cmos_set_wdr_mode(HI_U8 u8Mode)$/;"	f
cmos_set_wdr_mode	component/isp/sensor/ar0130/ar0130_cmos.c	/^HI_VOID cmos_set_wdr_mode(HI_U8 u8Mode)$/;"	f
cmos_set_wdr_mode	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^HI_VOID cmos_set_wdr_mode(HI_U8 u8Mode)$/;"	f
cmos_set_wdr_mode	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^HI_VOID cmos_set_wdr_mode(HI_U8 u8Mode)$/;"	f
cmos_set_wdr_mode	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^HI_VOID cmos_set_wdr_mode(HI_U8 u8Mode)$/;"	f
cmos_set_wdr_mode	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^HI_VOID cmos_set_wdr_mode(HI_U8 u8Mode)$/;"	f
cmos_set_wdr_mode	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^HI_VOID cmos_set_wdr_mode(HI_U8 u8Mode)$/;"	f
cmos_set_wdr_mode	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^HI_VOID cmos_set_wdr_mode(HI_U8 u8Mode)$/;"	f
cmos_set_wdr_mode	component/isp/sensor/sony_imx222/imx222_cmos.c	/^HI_VOID cmos_set_wdr_mode(HI_U8 u8Mode)$/;"	f
cmos_slow_framerate_set	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static HI_VOID cmos_slow_framerate_set(HI_U32 u32FullLines,$/;"	f	file:
cmos_slow_framerate_set	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static HI_VOID cmos_slow_framerate_set(HI_U32 u32FullLines,$/;"	f	file:
cmos_slow_framerate_set	component/isp/sensor/ar0130/ar0130_cmos.c	/^static HI_VOID cmos_slow_framerate_set(HI_U32 u32FullLines,$/;"	f	file:
cmos_slow_framerate_set	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static HI_VOID cmos_slow_framerate_set(HI_U32 u32FullLines,$/;"	f	file:
cmos_slow_framerate_set	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static HI_VOID cmos_slow_framerate_set(HI_U32 u32FullLines,$/;"	f	file:
cmos_slow_framerate_set	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static HI_VOID cmos_slow_framerate_set(HI_U32 u32FullLines,$/;"	f	file:
cmos_slow_framerate_set	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static HI_VOID cmos_slow_framerate_set(HI_U32 u32FullLines,$/;"	f	file:
cmos_slow_framerate_set	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static HI_VOID cmos_slow_framerate_set(HI_U32 u32FullLines,$/;"	f	file:
cmos_slow_framerate_set	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static HI_VOID cmos_slow_framerate_set(HI_U32 u32FullLines,$/;"	f	file:
cmos_slow_framerate_set	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static HI_VOID cmos_slow_framerate_set(HI_U32 u32FullLines,$/;"	f	file:
cnt0_b_max	include/hiir.h	/^    unsigned short int cnt0_b_max;$/;"	m	struct:__anon43
cnt0_b_min	include/hiir.h	/^    unsigned short int cnt0_b_min;$/;"	m	struct:__anon43
cnt1_b_max	include/hiir.h	/^    unsigned short int cnt1_b_max;$/;"	m	struct:__anon43
cnt1_b_min	include/hiir.h	/^    unsigned short int cnt1_b_min;$/;"	m	struct:__anon43
code_len	include/hiir.h	/^    unsigned short int code_len;$/;"	m	struct:__anon43
codetype	include/hiir.h	/^    unsigned short int codetype;$/;"	m	struct:__anon43
colour_description_present_flag	include/hi_comm_venc.h	/^    HI_U8  colour_description_present_flag ;       \/* default value: n\/a. {0,1} *\/$/;"	m	struct:hiVENC_PARAM_VUI_VIDEO_SIGNAL_S
colour_primaries	include/hi_comm_venc.h	/^	HI_U8  colour_primaries ;					   \/* default value: n\/a. [0,255],0\/9~255 is reserved *\/$/;"	m	struct:hiVENC_PARAM_VUI_VIDEO_SIGNAL_S
com_app	sample/HuaweiLite/app_init.c	/^void com_app(unsigned int p0, unsigned int p1, unsigned int p2, unsigned int p3)$/;"	f
combo_dev_attr_t	include/hi_mipi.h	/^}combo_dev_attr_t;$/;"	t	typeref:struct:__anon33
commHash	component/isp/iniparser/dictionary.h	/^	unsigned	 *	commHash;	\/** List of hash values for keys ,signed the comment line is the key has the comment *\/$/;"	m	struct:_dictionary_
commHash	include/dictionary.h	/^	unsigned	 *	commHash;	\/** List of hash values for keys ,signed the comment line is the key has the comment *\/$/;"	m	struct:_dictionary_
commN	component/isp/iniparser/dictionary.h	/^	int             commN;      \/** Number of comment in dictionary *\/$/;"	m	struct:_dictionary_
commN	include/dictionary.h	/^	int             commN;      \/** Number of comment in dictionary *\/$/;"	m	struct:_dictionary_
commPlace	component/isp/iniparser/dictionary.h	/^	unsigned char * commPlace;  \/** remember the comment at where the key keyhash signed.$/;"	m	struct:_dictionary_
commPlace	include/dictionary.h	/^	unsigned char * commPlace;  \/** remember the comment at where the key keyhash signed.$/;"	m	struct:_dictionary_
commSize	component/isp/iniparser/dictionary.h	/^	int             commSize;   \/** Storage size of comment*\/$/;"	m	struct:_dictionary_
commSize	include/dictionary.h	/^	int             commSize;   \/** Storage size of comment*\/$/;"	m	struct:_dictionary_
comment	component/isp/iniparser/dictionary.h	/^	char        **  comment;    \/** List of string comment and space Line*\/$/;"	m	struct:_dictionary_
comment	include/dictionary.h	/^	char        **  comment;    \/** List of string comment and space Line*\/$/;"	m	struct:_dictionary_
constrained_intra_pred_flag	include/hi_comm_venc.h	/^    HI_U32  constrained_intra_pred_flag;            \/*default: HI_FALSE*\/$/;"	m	struct:hiVENC_PARAM_H265_PU_S
constrained_intra_pred_flag	include/hi_comm_venc.h	/^    HI_U32  constrained_intra_pred_flag;            \/*default: HI_FALSE, see the H.264 protocol*\/$/;"	m	struct:hiVENC_PARAM_H265_INTRA_PRED_S
constrained_intra_pred_flag	include/hi_comm_venc.h	/^    HI_U32 constrained_intra_pred_flag;            \/*default: HI_FALSE, see the H.264 protocol*\/$/;"	m	struct:hiVENC_PARAM_H264_INTRA_PRED_S
convertBitPixel	tools/vi_bayerdump.c	/^HI_S32 convertBitPixel(HI_U8 *pu8Data, HI_U32 u32DataNum, HI_U32 u32BitWidth, HI_U16 *pu16OutData)$/;"	f
cr_qp_offset	include/hi_comm_venc.h	/^    HI_S32 cr_qp_offset;$/;"	m	struct:hiVENC_PARAM_H265_TRANS_S
cs_change	include/hi_spi.h	/^	__u8		cs_change;$/;"	m	struct:spi_ioc_transfer
ct_th1	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  ct_th1;         \/\/u14.0  $/;"	m	struct:hiISP_GE_REG_CFG_S
ctrlkey	sample/hifb/sample_hifb.c	/^    HI_S32 ctrlkey;$/;"	m	struct:hiPTHREAD_HIFB_SAMPLE	file:
curve_index	component/isp/defog/isp_dehaze.h	/^    HI_U16  curve_index;$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
curve_index	include/isp_dehaze.h	/^    HI_U16  curve_index;$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
data	include/hi_i2c.h	/^	unsigned int 	data;$/;"	m	struct:hiI2C_DATA_S
data_byte_num	include/hi_i2c.h	/^  	unsigned int 	data_byte_num;$/;"	m	struct:hiI2C_DATA_S
data_endian	include/hi_mipi.h	/^    lvds_bit_endian     data_endian;                \/* data endian: little\/big *\/$/;"	m	struct:__anon31
date	include/hi_rtc.h	/^        unsigned int  date;$/;"	m	struct:__anon45
dc_aver	component/isp/defog/isp_dehaze.h	/^    HI_U16  dc_aver;$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
dc_aver	include/isp_dehaze.h	/^    HI_U16  dc_aver;$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
defog_strength	component/isp/defog/isp_dehaze.h	/^    HI_U16  defog_strength;$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
defog_strength	include/isp_dehaze.h	/^    HI_U16  defog_strength;$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
delay_ms	component/isp/sensor/aptina_9m034/m034_sensor_ctl.c	/^static void delay_ms(int ms) { $/;"	f	file:
delay_ms	component/isp/sensor/aptina_ar0230/ar0230_sensor_ctl.c	/^static void delay_ms(int ms) { $/;"	f	file:
delay_ms	component/isp/sensor/ar0130/ar0130_sensor_ctl.c	/^static void delay_ms(int ms) { $/;"	f	file:
delay_ms	component/isp/sensor/omnivision_ov2718/ov2718_sensor_ctl.c	/^static void delay_ms(int ms) { $/;"	f	file:
delay_ms	component/isp/sensor/omnivision_ov9712/ov9712_sensor_ctl.c	/^static void delay_ms(int ms) { $/;"	f	file:
delay_ms	component/isp/sensor/omnivision_ov9750/ov9750_sensor_ctl.c	/^static void delay_ms(int ms) { $/;"	f	file:
delay_ms	component/isp/sensor/omnivision_ov9752/ov9752_sensor_ctl.c	/^static void delay_ms(int ms) { $/;"	f	file:
delay_ms	component/isp/sensor/panasonic_mn34222/mn34222_sensor_ctl.c	/^static void delay_ms(int ms) { $/;"	f	file:
delay_usecs	include/hi_spi.h	/^	__u16		delay_usecs;$/;"	m	struct:spi_ioc_transfer
delta_x	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_U32 delta_x[(LSC_GRID_COLS-1)\/2];	\/\/ grid width$/;"	m	struct:hiISP_LSC	file:
delta_y	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_U32 delta_y[(LSC_GRID_ROWS-1)\/2];	\/\/ grid hight$/;"	m	struct:hiISP_LSC	file:
detail_slop	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8   detail_slop;   \/\/u4.0$/;"	m	struct:hiISP_GE_REG_CFG_S
detail_th	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  detail_th;      \/\/u14.0$/;"	m	struct:hiISP_GE_REG_CFG_S
dev_addr	include/hi_i2c.h	/^	unsigned char	dev_addr;$/;"	m	struct:hiI2C_DATA_S
dictionary	component/isp/iniparser/dictionary.h	/^} dictionary ;$/;"	t	typeref:struct:_dictionary_
dictionary	include/dictionary.h	/^} dictionary ;$/;"	t	typeref:struct:_dictionary_
dictionary_add	component/isp/iniparser/dictionary.c	/^int dictionary_add(dictionary * d, const char * key, const char * val)$/;"	f
dictionary_del	component/isp/iniparser/dictionary.c	/^void dictionary_del(dictionary * d)$/;"	f
dictionary_dump	component/isp/iniparser/dictionary.c	/^void dictionary_dump(dictionary * d, FILE * out)$/;"	f
dictionary_get	component/isp/iniparser/dictionary.c	/^char * dictionary_get(const dictionary * d, const char * key, char * def)$/;"	f
dictionary_getchar	component/isp/iniparser/dictionary.c	/^char dictionary_getchar(const dictionary * d, const char * key, const char def)$/;"	f
dictionary_getdouble	component/isp/iniparser/dictionary.c	/^double dictionary_getdouble(const dictionary * d, const char * key, const double def)$/;"	f
dictionary_getint	component/isp/iniparser/dictionary.c	/^int dictionary_getint(const dictionary * d, const char * key, const int def)$/;"	f
dictionary_hash	component/isp/iniparser/dictionary.c	/^unsigned dictionary_hash(const char * key)$/;"	f
dictionary_modify	component/isp/iniparser/dictionary.c	/^int dictionary_modify(dictionary * d, const char * key, const char * val)$/;"	f
dictionary_new	component/isp/iniparser/dictionary.c	/^dictionary * dictionary_new(int size)$/;"	f
dictionary_set	component/isp/iniparser/dictionary.c	/^int dictionary_set(const dictionary * d, const char * key, const char * val)$/;"	f
dictionary_setdouble	component/isp/iniparser/dictionary.c	/^int dictionary_setdouble(const dictionary * d, const char * key, const double val)$/;"	f
dictionary_setint	component/isp/iniparser/dictionary.c	/^int dictionary_setint(const dictionary * d, const char * key, const int val)$/;"	f
dictionary_unset	component/isp/iniparser/dictionary.c	/^void dictionary_unset(dictionary * d, const char * key)$/;"	f
digital_gain_table	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static HI_U32 digital_gain_table[61]=$/;"	v	file:
disable_deblocking_filter_idc	include/hi_comm_venc.h	/^    HI_U32 disable_deblocking_filter_idc;          \/* default value: 0. {0,1,2} *\/$/;"	m	struct:hiVENC_PARAM_H264_DBLK_S
disable_deblocking_filter_idc	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U32 disable_deblocking_filter_idc;    $/;"	m	struct:hiADPT_SCENEAUTO_H264_DEBLOCK_S
disable_deblocking_filter_idc	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 disable_deblocking_filter_idc;          $/;"	m	struct:hiSCENEAUTO_H264DBLK_S
div_fixed	component/isp/firmware/src/main/isp_math_utils.c	/^HI_U32 div_fixed(HI_U32 a, HI_U32 b, const HI_U16 fraction_size)$/;"	f
eAntiflickerLevel	include/hifb.h	/^    HIFB_LAYER_ANTIFLICKER_LEVEL_E eAntiflickerLevel;	$/;"	m	struct:__anon68
eBlendCmd	include/hi_tde_type.h	/^    TDE2_BLENDCMD_E eBlendCmd;          \/**< Alpha blending command *\/    $/;"	m	struct:hiTDE2_BLEND_OPT_S
eLscMode	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_ISP_LSC_MODE_E eLscMode;$/;"	m	struct:hiISP_LSC	file:
eRCMode	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    MBRCMODE_E eRCMode;$/;"	m	struct:IVE_MD	file:
eRcMode	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    ADPT_SCENEAUTO_VENC_RCMODE_E eRcMode;$/;"	m	struct:hiADPT_SCENEAUTO_VENC_ATTR_S
eShaType	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_HASH_TYPE_E eShaType;$/;"	m	struct:__anon74
eSrc1BlendMode	include/hi_tde_type.h	/^    TDE2_BLEND_MODE_E eSrc1BlendMode;   \/**< Src1 blending mode select. It is valid when eBlendCmd is set to TDE2_BLENDCMD_CONFIG *\/$/;"	m	struct:hiTDE2_BLEND_OPT_S
eSrc2BlendMode	include/hi_tde_type.h	/^    TDE2_BLEND_MODE_E eSrc2BlendMode;   \/**< Src2 blending mode select. It is valid when eBlendCmd is set to TDE2_BLENDCMD_CONFIG *\/$/;"	m	struct:hiTDE2_BLEND_OPT_S
enADPCMType	include/hi_comm_adec.h	/^    ADPCM_TYPE_E enADPCMType; $/;"	m	struct:hiADEC_ATTR_ADPCM_S
enADPCMType	include/hi_comm_aenc.h	/^    ADPCM_TYPE_E enADPCMType; $/;"	m	struct:hiAENC_ATTR_ADPCM_S
enAEMode	component/isp/include/hi_comm_isp.h	/^    ISP_AE_MODE_E  enAEMode;         \/*RW, AE mode(slow shutter\/fix framerate)(onvif)*\/$/;"	m	struct:hiISP_AE_ATTR_S
enAEMode	include/hi_comm_isp.h	/^    ISP_AE_MODE_E  enAEMode;         \/*RW, AE mode(slow shutter\/fix framerate)(onvif)*\/$/;"	m	struct:hiISP_AE_ATTR_S
enAEStrategyMode	component/isp/include/hi_comm_isp.h	/^    ISP_AE_STRATEGY_E enAEStrategyMode;  \/*RW, Support Highlight prior or Lowlight prior*\/$/;"	m	struct:hiISP_AE_ATTR_S
enAEStrategyMode	include/hi_comm_isp.h	/^    ISP_AE_STRATEGY_E enAEStrategyMode;  \/*RW, Support Highlight prior or Lowlight prior*\/$/;"	m	struct:hiISP_AE_ATTR_S
enAESumSwitch	component/isp/include/hi_comm_isp.h	/^    ISP_AE_SWITCH_E  enAESumSwitch;       \/*RW, The position of Global average and zone average in ISP pipeline*\/$/;"	m	struct:hiISP_AE_STATISTICS_CFG_S
enAESumSwitch	include/hi_comm_isp.h	/^    ISP_AE_SWITCH_E  enAESumSwitch;       \/*RW, The position of Global average and zone average in ISP pipeline*\/$/;"	m	struct:hiISP_AE_STATISTICS_CFG_S
enAESwitch	component/isp/include/hi_comm_isp.h	/^    ISP_AE_SWITCH_E  enAESwitch;          \/*RW, The position of AE statistics module in ISP pipeline, 3518EV200 AE statistics here include Global 256 bins histogram, Global average and zone average *\/ $/;"	m	struct:hiISP_AE_STATISTICS_CFG_S
enAESwitch	include/hi_comm_isp.h	/^    ISP_AE_SWITCH_E  enAESwitch;          \/*RW, The position of AE statistics module in ISP pipeline, 3518EV200 AE statistics here include Global 256 bins histogram, Global average and zone average *\/ $/;"	m	struct:hiISP_AE_STATISTICS_CFG_S
enAGainOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enAGainOpType;$/;"	m	struct:hiISP_ME_ATTR_S
enAGainOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enAGainOpType;$/;"	m	struct:hiISP_ME_ATTR_S
enAccuType	component/isp/3a/include/hi_ae_comm.h	/^    AE_ACCURACY_E enAccuType;$/;"	m	struct:hiAE_ACCURACY_S
enAccuType	include/hi_ae_comm.h	/^    AE_ACCURACY_E enAccuType;$/;"	m	struct:hiAE_ACCURACY_S
enAccuracy	include/hi_comm_vi.h	/^	VI_DIS_ACCURACY_E		enAccuracy;					\/* Accuracy setting of motion detection *\/$/;"	m	struct:hiVI_DIS_CONFIG_S
enActivFunc	include/hi_ive.h	/^    IVE_ANN_MLP_ACTIV_FUNC_E enActivFunc;$/;"	m	struct:hiIVE_ANN_MLP_MODEL_S
enAlg	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_ALG_E enAlg;                      \/**< Cipher algorithm *\/$/;"	m	struct:hiHI_UNF_CIPHER_CTRL_S
enAlgMode	include/hi_md.h	/^	MD_ALG_MODE_E		enAlgMode;	\/*Md algorithm mode*\/$/;"	m	struct:hiMD_ATTR_S
enAlgType	component/isp/firmware/src/main/isp_main.h	/^    ISP_ALG_MOD_E   enAlgType;$/;"	m	struct:hiISP_ALG_NODE_S
enAlgType	component/isp/include/hi_comm_isp.h	/^    ISP_AWB_ALG_TYPE_E          enAlgType;$/;"	m	struct:hiISP_AWB_ATTR_S
enAlgType	include/hi_comm_isp.h	/^    ISP_AWB_ALG_TYPE_E          enAlgType;$/;"	m	struct:hiISP_AWB_ATTR_S
enAluCmd	include/hi_tde_type.h	/^    TDE2_ALUCMD_E enAluCmd;                 \/**< Logical operation type *\/$/;"	m	struct:hiTDE2_PATTERN_FILL_OPT_S
enAluCmd	include/hi_tde_type.h	/^    TDE2_ALUCMD_E enAluCmd;$/;"	m	struct:hiTDE2_OPT_S
enAngleType	include/hi_comm_vi.h	/^	VI_DIS_ANGLE_TYPE_E		enAngleType;               \/* View angle type [0~2] HORIZONTAL = 0, VERTICAL = 1, DIAGONAL = 2,*\/$/;"	m	struct:hiVI_DIS_CONFIG_S
enBayer	component/isp/include/hi_comm_isp.h	/^    ISP_BAYER_FORMAT_E  enBayer;    \/* RW. *\/$/;"	m	struct:hiISP_PUB_ATTR_S
enBayer	include/hi_comm_isp.h	/^    ISP_BAYER_FORMAT_E  enBayer;    \/* RW. *\/$/;"	m	struct:hiISP_PUB_ATTR_S
enBayerFormat	component/isp/firmware/src/algorithms/isp_lsc.c	/^	ISP_BAYER_FORMAT_E enBayerFormat;$/;"	m	struct:hiISP_LSC	file:
enBitWidth	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_BIT_WIDTH_E enBitWidth;           \/**< Bit width for encryption or decryption *\/$/;"	m	struct:hiHI_UNF_CIPHER_CTRL_S
enBitwidth	include/hi_comm_aio.h	/^    AUDIO_BIT_WIDTH_E   enBitwidth;     \/* bitwidth *\/$/;"	m	struct:hiAIO_ATTR_S
enBitwidth	include/hi_comm_aio.h	/^    AUDIO_BIT_WIDTH_E   enBitwidth;     \/*audio frame bitwidth*\/$/;"	m	struct:hiAUDIO_FRAME_S
enBlkSize	include/hi_comm_region.h	/^    MOSAIC_BLK_SIZE_E enBlkSize;   \/*block size of MOSAIC*\/$/;"	m	struct:hiMOSAIC_CHN_ATTR_S
enCameraMode	include/hi_comm_vi.h	/^	VI_DIS_CAMERA_MODE_E    enCameraMode;				\/* DIS Camera mode *\/$/;"	m	struct:hiVI_DIS_CONFIG_S
enCapSel	include/hi_comm_vi.h	/^    VI_CAPSEL_E     enCapSel;           \/* Frame\/field select. It is used only in interlaced mode.$/;"	m	struct:hiVI_CHN_ATTR_S
enCapState	include/hi_comm_video.h	/^    SNAP_ISP_STATE_E enCapState;$/;"	m	struct:hiSNAP_ISP_INFO_S
enCfgType	component/isp/include/hi_comm_isp.h	/^    ISP_DEMOSAIC_CFG_E   enCfgType;       \/* not support*\/    $/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
enCfgType	include/hi_comm_isp.h	/^    ISP_DEMOSAIC_CFG_E   enCfgType;       \/* not support*\/    $/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
enChgMod	include/hi_comm_region.h	/^    INVERT_COLOR_MODE_E enChgMod;      $/;"	m	struct:hiOVERLAY_INVERT_COLOR_S
enChnMode	include/hi_comm_vpss.h	/^    VPSS_CHN_MODE_E  enChnMode;   \/*Vpss channel's work mode*\/$/;"	m	struct:hiVPSS_CHN_MODE_S
enClipMode	include/hi_tde_type.h	/^    TDE2_CLIPMODE_E enClipMode;             \/**< Clip mode*\/$/;"	m	struct:hiTDE2_PATTERN_FILL_OPT_S
enClipMode	include/hi_tde_type.h	/^    TDE2_CLIPMODE_E enClipMode;$/;"	m	struct:hiTDE2_MBOPT_S
enClipMode	include/hi_tde_type.h	/^    TDE2_CLIPMODE_E enClipMode;$/;"	m	struct:hiTDE2_OPT_S
enClkEdge	include/hi_comm_vi.h	/^    VI_CLK_EDGE_E       enClkEdge;          \/* Clock edge mode (sampling on the rising or falling edge) *\/$/;"	m	struct:hiVI_DEV_ATTR_EX_S
enColorFmt	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_E enColorFmt;    $/;"	m	struct:hiTDE2_FILLCOLOR_S
enColorFmt	include/hi_tde_type.h	/^    TDE2_COLOR_FMT_E enColorFmt;$/;"	m	struct:hiTDE2_SURFACE_S
enColorFmt	sample/common/loadbmp.h	/^    OSD_COLOR_FMT_E enColorFmt;         \/* color format *\/$/;"	m	struct:hiOSD_SURFACE_S
enColorKeyMode	include/hi_tde_type.h	/^    TDE2_COLORKEY_MODE_E enColorKeyMode;    \/**< Colorkey mode*\/$/;"	m	struct:hiTDE2_PATTERN_FILL_OPT_S
enColorKeyMode	include/hi_tde_type.h	/^    TDE2_COLORKEY_MODE_E enColorKeyMode;$/;"	m	struct:hiTDE2_OPT_S
enCombineMode	include/hi_comm_vi.h	/^    VI_COMBINE_MODE_E   enCombineMode;      \/* Y\/C composite or separation mode *\/$/;"	m	struct:hiVI_DEV_ATTR_EX_S
enCompMode	include/hi_comm_vi.h	/^    VI_COMP_MODE_E      enCompMode;         \/* Component mode (single-component or dual-component) *\/$/;"	m	struct:hiVI_DEV_ATTR_EX_S
enCompType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enCompType;                   \/*RW, Range: [false, true] Rgbir moudle after removel ir, compensation type 0:auto,1:manul  *\/$/;"	m	struct:hiISP_RGBIR_CTRL_S
enCompType	component/isp/include/hi_comm_sns.h	/^    ISP_CMOS_OP_TYPE_E enCompType;              \/*RW, Range: [false, true] Rgbir moudle after removel ir, compensation type 0:auto,1:manul  *\/$/;"	m	struct:hiISP_CMOS_RGBIR_CTRL_S
enCompType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enCompType;                   \/*RW, Range: [false, true] Rgbir moudle after removel ir, compensation type 0:auto,1:manul  *\/$/;"	m	struct:hiISP_RGBIR_CTRL_S
enCompType	include/hi_comm_sns.h	/^    ISP_CMOS_OP_TYPE_E enCompType;              \/*RW, Range: [false, true] Rgbir moudle after removel ir, compensation type 0:auto,1:manul  *\/$/;"	m	struct:hiISP_CMOS_RGBIR_CTRL_S
enCompressMode	include/hi_comm_vi.h	/^    COMPRESS_MODE_E enCompressMode;     \/* 256B Segment compress or no compress. *\/$/;"	m	struct:hiVI_CHN_ATTR_S
enCompressMode	include/hi_comm_vi.h	/^    COMPRESS_MODE_E enCompressMode;$/;"	m	struct:hiVI_EXT_CHN_ATTR_S
enCompressMode	include/hi_comm_video.h	/^    COMPRESS_MODE_E	enCompressMode;$/;"	m	struct:hiVIDEO_FRAME_S
enCompressMode	include/hi_comm_vpss.h	/^    COMPRESS_MODE_E enCompressMode;   \/*Compression mode of the output*\/$/;"	m	struct:hiVPSS_CHN_MODE_S
enCompressMode	include/hi_comm_vpss.h	/^    COMPRESS_MODE_E enCompressMode;   \/*Compression mode of the output*\/$/;"	m	struct:hiVPSS_EXT_CHN_ATTR_S
enCoverType	include/hi_comm_region.h	/^	RGN_AREA_TYPE_E     enCoverType;        \/* rect or arbitary quadrilateral COVER *\/$/;"	m	struct:hiCOVER_CHN_ATTR_S
enCoverType	include/hi_comm_region.h	/^	RGN_AREA_TYPE_E     enCoverType;       \/* rect or arbitary quadrilateral COVER *\/$/;"	m	struct:hiCOVEREX_CHN_ATTR_S
enCoverType	include/hi_comm_vgs.h	/^    VGS_COVER_TYPE_E            enCoverType;    \/* the cover type *\/$/;"	m	struct:hiVGS_ADD_COVER_S
enCropCoordinate	include/hi_comm_vpss.h	/^    VPSS_CROP_COORDINATE_E  enCropCoordinate;   \/*Coordinate mode of the crop start point*\/$/;"	m	struct:hiVPSS_CROP_INFO_S
enCscMatrix	include/hi_comm_vo.h	/^    VO_CSC_MATRIX_E enCscMatrix;$/;"	m	struct:hiVO_CSC_S
enCurveType	component/isp/include/hi_comm_isp.h	/^    ISP_GAMMA_CURVE_TYPE_E enCurveType;$/;"	m	struct:hiISP_GAMMA_ATTR_S
enCurveType	include/hi_comm_isp.h	/^    ISP_GAMMA_CURVE_TYPE_E enCurveType;$/;"	m	struct:hiISP_GAMMA_ATTR_S
enDGainOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enDGainOpType;$/;"	m	struct:hiISP_ME_ATTR_S
enDGainOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enDGainOpType;$/;"	m	struct:hiISP_ME_ATTR_S
enDataPath	include/hi_comm_vi.h	/^    VI_DATA_PATH_E      enDataPath;         \/* ISP enable or bypass *\/$/;"	m	struct:hiVI_DEV_ATTR_EX_S
enDataPath	include/hi_comm_vi.h	/^    VI_DATA_PATH_E      enDataPath;         \/* ISP enable or bypass *\/$/;"	m	struct:hiVI_DEV_ATTR_S
enDataSeq	include/hi_comm_vi.h	/^    VI_DATA_YUV_SEQ_E   enDataSeq;          \/* Input data sequence (only the YUV format is supported) *\/$/;"	m	struct:hiVI_DEV_ATTR_EX_S
enDataSeq	include/hi_comm_vi.h	/^    VI_DATA_YUV_SEQ_E   enDataSeq;          \/* Input data sequence (only the YUV format is supported) *\/$/;"	m	struct:hiVI_DEV_ATTR_S
enDeflickerMode	include/hi_tde_type.h	/^    TDE2_DEFLICKER_MODE_E enDeflickerMode;  $/;"	m	struct:hiTDE2_OPT_S
enDieMode	include/hi_comm_vpss.h	/^    VPSS_DIE_MODE_E enDieMode;\/*De-interlace enable*\/$/;"	m	struct:hiVPSS_GRP_ATTR_S
enDumpSel	include/hi_comm_vi.h	/^	VI_DUMP_SEL_E  enDumpSel;$/;"	m	struct:hiVI_DUMP_ATTR_S
enDumpType	include/hi_comm_vi.h	/^    VI_DUMP_TYPE_E enDumpType;$/;"	m	struct:hiVI_DUMP_ATTR_S
enExpRatioType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enExpRatioType;   \/* RW, OP_TYPE_AUTO: The ExpRatio used in ISP is generated by firmware; OP_TYPE_MANUAL: The ExpRatio used in ISP is set by u32ExpRatio *\/$/;"	m	struct:hiISP_WDR_FS_ATTR_S
enExpRatioType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enExpRatioType;   \/* RW, OP_TYPE_AUTO: The ExpRatio used in ISP is generated by firmware; OP_TYPE_MANUAL: The ExpRatio used in ISP is set by u32ExpRatio *\/$/;"	m	struct:hiISP_WDR_FS_ATTR_S
enExpTimeOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enExpTimeOpType;$/;"	m	struct:hiISP_ME_ATTR_S
enExpTimeOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enExpTimeOpType;$/;"	m	struct:hiISP_ME_ATTR_S
enFSWDRComMode	component/isp/include/hi_comm_isp.h	/^    ISP_COMBINE_MODE_E enFSWDRComMode;$/;"	m	struct:hiISP_WDR_FS_ATTR_S
enFSWDRComMode	include/hi_comm_isp.h	/^    ISP_COMBINE_MODE_E enFSWDRComMode;$/;"	m	struct:hiISP_WDR_FS_ATTR_S
enFSWDRMode	component/isp/3a/include/hi_ae_comm.h	/^    ISP_FSWDR_MODE_E enFSWDRMode;$/;"	m	struct:hiAE_FSWDR_ATTR_S
enFSWDRMode	component/isp/include/hi_comm_3a.h	/^    ISP_FSWDR_MODE_E enFSWDRMode;$/;"	m	struct:hiISP_AE_RESULT_S
enFSWDRMode	include/hi_ae_comm.h	/^    ISP_FSWDR_MODE_E enFSWDRMode;$/;"	m	struct:hiAE_FSWDR_ATTR_S
enFSWDRMode	include/hi_comm_3a.h	/^    ISP_FSWDR_MODE_E enFSWDRMode;$/;"	m	struct:hiISP_AE_RESULT_S
enFadeInRate	include/hi_comm_aio.h	/^    AUDIO_FADE_RATE_E enFadeInRate; $/;"	m	struct:hiAUDIO_FADE_S
enFadeOutRate	include/hi_comm_aio.h	/^    AUDIO_FADE_RATE_E enFadeOutRate;$/;"	m	struct:hiAUDIO_FADE_S
enFieldPolar	include/hi_comm_vi.h	/^    BT656_FIELD_POLAR_E         enFieldPolar;$/;"	m	struct:hiVI_BT656_SYNC_CFG_S
enFilterMode	include/hi_tde_type.h	/^    TDE2_FILTER_MODE_E enFilterMode;$/;"	m	struct:hiTDE2_OPT_S
enFixCode	include/hi_comm_vi.h	/^    BT656_FIXCODE_E           enFixCode;$/;"	m	struct:hiVI_BT656_SYNC_CFG_S
enFlashMode	include/hi_comm_vi.h	/^    VI_FLASH_MODE_E enFlashMode;	    \/* Flash one time, flash frequently*\/$/;"	m	struct:hiVI_FlASH_CONFIG_S
enFlashType	include/hi_comm_video.h	/^    HI_U32   enFlashType;$/;"	m	struct:hiVIDEO_SUPPLEMENT_S
enFmt	include/hifb.h	/^    HIFB_COLOR_FMT_E enFmt; \/**<  color format *\/     $/;"	m	struct:__anon59
enFpnOpType	component/isp/firmware/drv/mkp_vi.h	/^    VI_FPN_OP_TYPE_E        enFpnOpType;$/;"	m	struct:hiVIU_FPN_CORRECTION_ATTR_S
enFpnType	component/isp/firmware/drv/mkp_vi.h	/^    VI_FPN_TYPE_E            enFpnType;$/;"	m	struct:hiVI_FPN_ATTR_S
enFpnType	component/isp/include/hi_comm_isp.h	/^    ISP_FPN_TYPE_E                  enFpnType;           \/* frame mode or line mode *\/$/;"	m	struct:hiISP_FPN_CALIBRATE_ATTR_S
enFpnType	component/isp/include/hi_comm_isp.h	/^    ISP_FPN_TYPE_E        enFpnType;          \/* frame mode or line mode *\/$/;"	m	struct:hiISP_FPN_ATTR_S
enFpnType	include/hi_comm_isp.h	/^    ISP_FPN_TYPE_E                  enFpnType;           \/* frame mode or line mode *\/$/;"	m	struct:hiISP_FPN_CALIBRATE_ATTR_S
enFpnType	include/hi_comm_isp.h	/^    ISP_FPN_TYPE_E        enFpnType;          \/* frame mode or line mode *\/$/;"	m	struct:hiISP_FPN_ATTR_S
enFpnWorkMode	component/isp/firmware/drv/mkp_vi.h	/^    VI_FPN_WORK_MODE_E       enFpnWorkMode;$/;"	m	struct:hiVI_FPN_ATTR_S
enFrmLostMode	include/hi_comm_rc.h	/^    VENC_FRAMELOST_MODE_E enFrmLostMode;            \/*frame lost strategy*\/$/;"	m	struct:hiVENC_PARAM_FRAMELOST_S
enG726bps	include/hi_comm_adec.h	/^    G726_BPS_E enG726bps; $/;"	m	struct:hiADEC_ATTR_G726_S
enG726bps	include/hi_comm_aenc.h	/^    G726_BPS_E enG726bps; $/;"	m	struct:hiAENC_ATTR_G726_S
enH264EType	include/hi_comm_venc.h	/^    H264E_NALU_TYPE_E    enH264EType;               \/*H264E NALU types*\/$/;"	m	union:hiVENC_DATA_TYPE_U
enH264eIdrPicIdMode	include/hi_comm_venc.h	/^    H264E_IDR_PIC_ID_MODE_E enH264eIdrPicIdMode;   \/*the mode of idr_pic_id that is set*\/$/;"	m	struct:hiVENC_H264_IDRPICID_CFG_S
enH265EType	include/hi_comm_venc.h	/^    H265E_NALU_TYPE_E    enH265EType;               \/*H264E NALU types*\/$/;"	m	union:hiVENC_DATA_TYPE_U
enHRephaseMode	include/hi_comm_vi.h	/^	VI_REPHASE_MODE_E   enHRephaseMode;$/;"	m	struct:hiVI_BAS_REPHASE_ATTR_S
enHistSwitch	component/isp/include/hi_comm_isp.h	/^    ISP_AE_HIST_SWITCH_E  enHistSwitch;        \/*RW, The position of Global 256 bins histogram in ISP pipeline*\/$/;"	m	struct:hiISP_AE_STATISTICS_CFG_S
enHistSwitch	include/hi_comm_isp.h	/^    ISP_AE_HIST_SWITCH_E  enHistSwitch;        \/*RW, The position of Global 256 bins histogram in ISP pipeline*\/$/;"	m	struct:hiISP_AE_STATISTICS_CFG_S
enHorChr	include/hi_comm_sys.h	/^    COEFF_LEVEL_E enHorChr; \/* horizontal chrominance coefficient level *\/    $/;"	m	struct:hiSCALE_COEFF_LEVEL_S
enHorLum	include/hi_comm_sys.h	/^    COEFF_LEVEL_E enHorLum; \/* horizontal luminance   coefficient level *\/    $/;"	m	struct:hiSCALE_COEFF_LEVEL_S
enHorizontal	include/hi_comm_sys.h	/^    SCALE_RANGE_E enHorizontal;$/;"	m	struct:hiSCALE_RANGE_S
enHpfFreq	include/hi_comm_aio.h	/^    AUDIO_HPF_FREQ_E enHpfFreq; \/*freq to be processed*\/$/;"	m	struct:hiAUDIO_HPF_CONFIG_S
enHsync	include/hi_comm_vi.h	/^    VI_HSYNC_E             enHsync;$/;"	m	struct:hiVI_SYNC_CFG_S
enHsyncNeg	include/hi_comm_vi.h	/^    VI_HSYNC_NEG_E         enHsyncNeg;$/;"	m	struct:hiVI_SYNC_CFG_S
enISPDGainOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enISPDGainOpType;$/;"	m	struct:hiISP_ME_ATTR_S
enISPDGainOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enISPDGainOpType;$/;"	m	struct:hiISP_ME_ATTR_S
enIVESclcoefMode	component/isp/firmware/drv/sys_ext.h	/^    IVE_SCLCOEF_MODE_E enIVESclcoefMode;$/;"	m	struct:hiSCALE_COEF_OPT_S
enInSampleRate	include/hi_comm_aio.h	/^    AUDIO_SAMPLE_RATE_E     enInSampleRate;     \/* input sample rate *\/$/;"	m	struct:hiAUDIO_RESAMPLE_ATTR_S
enInSampleRate	sample/audio/sample_audio.c	/^static AUDIO_SAMPLE_RATE_E enInSampleRate  = AUDIO_SAMPLE_RATE_BUTT;$/;"	v	file:
enInputDataType	include/hi_comm_vi.h	/^    VI_DATA_TYPE_E      enInputDataType;    \/* RGB: CSC-709 or CSC-601, PT YUV444 disable; YUV: default yuv CSC coef PT YUV444 enable. *\/$/;"	m	struct:hiVI_DEV_ATTR_EX_S
enInputDataType	include/hi_comm_vi.h	/^    VI_DATA_TYPE_E      enInputDataType;    \/* RGB: CSC-709 or CSC-601, PT YUV444 disable; YUV: default yuv CSC coef PT YUV444 enable. *\/$/;"	m	struct:hiVI_DEV_ATTR_S
enInputMode	include/hi_comm_vi.h	/^    VI_INPUT_MODE_E     enInputMode;        \/* Input mode *\/$/;"	m	struct:hiVI_DEV_ATTR_EX_S
enIntfMode	include/hi_comm_vi.h	/^    VI_INTF_MODE_E      enIntfMode;         \/* Interface mode *\/$/;"	m	struct:hiVI_DEV_ATTR_S
enIntfSync	include/hi_comm_vo.h	/^    VO_INTF_SYNC_E           enIntfSync;          \/* Type of a VO interface timing *\/$/;"	m	struct:hiVO_PUB_ATTR_S
enIntfType	include/hi_comm_vo.h	/^    VO_INTF_TYPE_E           enIntfType;          \/* Type of a VO interface *\/$/;"	m	struct:hiVO_PUB_ATTR_S
enIrPosType	component/isp/include/hi_comm_isp.h	/^    ISP_IRPOS_TYPE_E enIrPosType;               \/*RW, Range: [0, 1] Rgbir moudle ir position: 0 Gr, 1 Gb  *\/$/;"	m	struct:hiISP_RGBIR_ATTR_S
enIrPosType	component/isp/include/hi_comm_sns.h	/^    ISP_CMOS_IRPOS_TYPE_E enIrPosType;          \/*RW, Range: [0, 1] Rgbir moudle ir position: 0 Gr, 1 Gb  *\/$/;"	m	struct:hiISP_CMOS_RGBIR_ATTR_S
enIrPosType	include/hi_comm_isp.h	/^    ISP_IRPOS_TYPE_E enIrPosType;               \/*RW, Range: [0, 1] Rgbir moudle ir position: 0 Gr, 1 Gb  *\/$/;"	m	struct:hiISP_RGBIR_ATTR_S
enIrPosType	include/hi_comm_sns.h	/^    ISP_CMOS_IRPOS_TYPE_E enIrPosType;          \/*RW, Range: [0, 1] Rgbir moudle ir position: 0 Gr, 1 Gb  *\/$/;"	m	struct:hiISP_CMOS_RGBIR_ATTR_S
enIrisFNO	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_E  enIrisFNO;      \/*RW, the F number of P-iris*\/$/;"	m	struct:hiISP_MI_ATTR_S
enIrisFNO	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_E  enIrisFNO;  \/*RW, the F number of the iris's aperture, Range:[F32.0, F1.0], only support for Piris *\/$/;"	m	struct:hiISP_AE_ROUTE_EX_NODE_S
enIrisFNO	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_E  enIrisFNO;  \/*RW, the F number of the iris's aperture, Range:[F32.0, F1.0], only support for Piris *\/$/;"	m	struct:hiISP_AE_ROUTE_NODE_S
enIrisFNO	include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_E  enIrisFNO;      \/*RW, the F number of P-iris*\/$/;"	m	struct:hiISP_MI_ATTR_S
enIrisFNO	include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_E  enIrisFNO;  \/*RW, the F number of the iris's aperture, Range:[F32.0, F1.0], only support for Piris *\/$/;"	m	struct:hiISP_AE_ROUTE_EX_NODE_S
enIrisFNO	include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_E  enIrisFNO;  \/*RW, the F number of the iris's aperture, Range:[F32.0, F1.0], only support for Piris *\/$/;"	m	struct:hiISP_AE_ROUTE_NODE_S
enIrisStatus	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_STATUS_E enIrisStatus;  \/*RW, status of Iris*\/$/;"	m	struct:hiISP_IRIS_ATTR_S
enIrisStatus	include/hi_comm_isp.h	/^    ISP_IRIS_STATUS_E enIrisStatus;  \/*RW, status of Iris*\/$/;"	m	struct:hiISP_IRIS_ATTR_S
enIrisType	component/isp/3a/include/hi_ae_comm.h	/^	ISP_IRIS_TYPE_E  enIrisType;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
enIrisType	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_TYPE_E enIrisType;      \/* DC-iris or P-iris *\/$/;"	m	struct:hiISP_IRIS_ATTR_S
enIrisType	include/hi_ae_comm.h	/^	ISP_IRIS_TYPE_E  enIrisType;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
enIrisType	include/hi_comm_isp.h	/^    ISP_IRIS_TYPE_E enIrisType;      \/* DC-iris or P-iris *\/$/;"	m	struct:hiISP_IRIS_ATTR_S
enJPEGEType	include/hi_comm_venc.h	/^    JPEGE_PACK_TYPE_E    enJPEGEType;               \/*JPEGE pack types*\/$/;"	m	union:hiVENC_DATA_TYPE_U
enKernelType	include/hi_ive.h	/^    IVE_SVM_KERNEL_TYPE_E enKernelType;$/;"	m	struct:hiIVE_SVM_MODEL_S
enKeyLen	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_LENGTH_E enKeyLen;            \/**< Key length *\/$/;"	m	struct:hiHI_UNF_CIPHER_CTRL_S
enKeySrc	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_SRC_E enKeySrc;             \/**< Key source *\/$/;"	m	struct:hiHI_UNF_CIPHER_CTRL_S
enKeySrc	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_SRC_E enKeySrc;$/;"	m	struct:__anon78
enKeySrc	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_KEY_SRC_E enKeySrc;$/;"	m	struct:__anon79
enMPEG4EType	include/hi_comm_venc.h	/^    MPEG4E_PACK_TYPE_E   enMPEG4EType;              \/*MPEG4E pack types*\/$/;"	m	union:hiVENC_DATA_TYPE_U
enMaxIrisFNO	component/isp/3a/include/hi_ae_comm.h	/^    ISP_IRIS_F_NO_E  enMaxIrisFNO;  \/*RW, Range:[F32.0, F1.0], Max F number of Piris's aperture, it's related to the specific iris *\/$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
enMaxIrisFNO	include/hi_ae_comm.h	/^    ISP_IRIS_F_NO_E  enMaxIrisFNO;  \/*RW, Range:[F32.0, F1.0], Max F number of Piris's aperture, it's related to the specific iris *\/$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
enMaxIrisFNOTarget	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_E  enMaxIrisFNOTarget;  \/*RW, Range:[F32.0, F1.0], Max F number of Piris's aperture, it's related to the specific iris *\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
enMaxIrisFNOTarget	include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_E  enMaxIrisFNOTarget;  \/*RW, Range:[F32.0, F1.0], Max F number of Piris's aperture, it's related to the specific iris *\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
enMbFmt	include/hi_tde_type.h	/^    TDE2_MB_COLOR_FMT_E enMbFmt;$/;"	m	struct:hiTDE2_MB_S
enMethod	component/isp/firmware/drv/isp_ext.h	/^    ISP_SYNC_TSK_METHOD_E enMethod;$/;"	m	struct:hiISP_SYNC_TASK_NODE_S
enMinIrisFNO	component/isp/3a/include/hi_ae_comm.h	/^    ISP_IRIS_F_NO_E  enMinIrisFNO;  \/*RW, Range:[F32.0, F1.0], Min F number of Piris's aperture, it's related to the specific iris *\/$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
enMinIrisFNO	include/hi_ae_comm.h	/^    ISP_IRIS_F_NO_E  enMinIrisFNO;  \/*RW, Range:[F32.0, F1.0], Min F number of Piris's aperture, it's related to the specific iris *\/$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
enMinIrisFNOTarget	component/isp/include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_E  enMinIrisFNOTarget;  \/*RW, Range:[F32.0, F1.0], Min F number of Piris's aperture, it's related to the specific iris *\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
enMinIrisFNOTarget	include/hi_comm_isp.h	/^    ISP_IRIS_F_NO_E  enMinIrisFNOTarget;  \/*RW, Range:[F32.0, F1.0], Min F number of Piris's aperture, it's related to the specific iris *\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
enMirror	include/hi_tde_type.h	/^    TDE2_MIRROR_E enMirror;$/;"	m	struct:hiTDE2_OPT_S
enModId	component/isp/firmware/drv/mkp_sys.h	/^    MOD_ID_E    enModId;$/;"	m	struct:hiBIND_RECEIVER_INFO_S
enModId	component/isp/firmware/drv/mkp_sys.h	/^    MOD_ID_E    enModId;$/;"	m	struct:hiBIND_SENDER_INFO_S
enModId	component/isp/firmware/drv/mod_ext.h	/^    MOD_ID_E enModId;$/;"	m	struct:hiMPP_MODULE_S
enModId	include/hi_common.h	/^    MOD_ID_E    enModId;$/;"	m	struct:hiMPP_CHN_S
enModId	include/hi_debug.h	/^    MOD_ID_E  enModId;$/;"	m	struct:hiLOG_LEVEL_CONF_S
enModId	include/mod_ext.h	/^    MOD_ID_E enModId;$/;"	m	struct:hiMPP_MODULE_S
enMode	component/isp/include/hi_comm_isp.h	/^    ISP_ACM_MODE_E  enMode          ;$/;"	m	struct:__anon100
enMode	component/isp/include/hi_comm_isp.h	/^    ISP_ACM_MODE_E enMode;$/;"	m	struct:hi_ISP_ACM_COEF_S
enMode	component/isp/include/hi_comm_isp.h	/^    ISP_ANTIFLICKER_MODE_E  enMode;$/;"	m	struct:hiISP_ANTIFLICKER_S
enMode	include/hi_comm_adec.h	/^    ADEC_MODE_E    enMode;      \/*decode mode*\/$/;"	m	struct:hiADEC_CH_ATTR_S
enMode	include/hi_comm_isp.h	/^    ISP_ACM_MODE_E  enMode          ;$/;"	m	struct:__anon70
enMode	include/hi_comm_isp.h	/^    ISP_ACM_MODE_E enMode;$/;"	m	struct:hi_ISP_ACM_COEF_S
enMode	include/hi_comm_isp.h	/^    ISP_ANTIFLICKER_MODE_E  enMode;$/;"	m	struct:hiISP_ANTIFLICKER_S
enMode	include/hi_ive.h	/^	IVE_16BIT_TO_8BIT_MODE_E enMode;$/;"	m	struct:hiIVE_16BIT_TO_8BIT_CTRL_S
enMode	include/hi_ive.h	/^	IVE_SAD_MODE_E enMode;$/;"	m	struct:hiIVE_SAD_CTRL_S
enMode	include/hi_ive.h	/^	IVE_SUB_MODE_E enMode;$/;"	m	struct:hiIVE_SUB_CTRL_S
enMode	include/hi_ive.h	/^    IVE_CSC_MODE_E		enMode;			\/*CSC working mode*\/$/;"	m	struct:hiIVE_FILTER_AND_CSC_CTRL_S
enMode	include/hi_ive.h	/^    IVE_CSC_MODE_E    enMode; \/*Working mode*\/$/;"	m	struct:hiIVE_CSC_CTRL_S
enMode	include/hi_ive.h	/^    IVE_DMA_MODE_E enMode;$/;"	m	struct:hiIVE_DMA_CTRL_S
enMode	include/hi_ive.h	/^    IVE_GRAD_FG_MODE_E enMode;		\/*Calculation mode*\/$/;"	m	struct:hiIVE_GRAD_FG_CTRL_S
enMode	include/hi_ive.h	/^    IVE_LBP_CMP_MODE_E enMode;$/;"	m	struct:hiIVE_LBP_CTRL_S
enMode	include/hi_ive.h	/^    IVE_ORD_STAT_FILTER_MODE_E enMode;$/;"	m	struct:hiIVE_ORD_STAT_FILTER_CTRL_S
enMode	include/hi_ive.h	/^    IVE_THRESH_MODE_E enMode; $/;"	m	struct:hiIVE_THRESH_CTRL_S
enMode	include/hi_ive.h	/^    IVE_THRESH_S16_MODE_E enMode;$/;"	m	struct:hiIVE_THRESH_S16_CTRL_S
enMode	include/hi_ive.h	/^    IVE_THRESH_U16_MODE_E enMode;$/;"	m	struct:hiIVE_THRESH_U16_CTRL_S
enMotionType	include/hi_comm_vi.h	/^	VI_DIS_MOTION_TYPE_E    enMotionType;				\/* DIS Motion Type*\/$/;"	m	struct:hiVI_DIS_CONFIG_S
enMountMode	include/hi_comm_fisheye.h	/^	FISHEYE_MOUNT_MODE_E    enMountMode;		\/* fisheye mount mode *\/	$/;"	m	struct:hiFISHEYE_ATTR_S
enMultiLSType	component/isp/include/hi_comm_isp.h	/^    ISP_AWB_MULTI_LS_TYPE_E enMultiLSType;              \/*Saturation or CCM Tunning*\/$/;"	m	struct:hiISP_AWB_ATTR_EX_S
enMultiLSType	include/hi_comm_isp.h	/^    ISP_AWB_MULTI_LS_TYPE_E enMultiLSType;              \/*Saturation or CCM Tunning*\/$/;"	m	struct:hiISP_AWB_ATTR_EX_S
enNRVer	include/hi_comm_vpss.h	/^    VPSS_NR_VER_E enNRVer;$/;"	m	struct:hiVPSS_GRP_NRB_PARAM_S
enNRVer	include/hi_comm_vpss.h	/^    VPSS_NR_VER_E enNRVer;$/;"	m	struct:hiVPSS_GRP_NRS_PARAM_S
enNorm	sample/common/sample_comm.h	/^    VIDEO_NORM_E enNorm;           \/*DC: VIDEO_ENCODING_MODE_AUTO *\/    $/;"	m	struct:sample_vi_config_s
enNorm	sample/common/sample_comm_ive.h	/^	VIDEO_NORM_E enNorm;$/;"	m	struct:hiSAMPLE_IVE_VI_VO_CONFIG_S
enOpType	component/isp/firmware/src/algorithms/isp_demosaic.c	/^    ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_DEMOSAIC_S	file:
enOpType	component/isp/include/hi_comm_isp.h	/^	ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_ANTI_FALSECOLOR_S
enOpType	component/isp/include/hi_comm_isp.h	/^	ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_SHADING_ATTR_S
enOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E         enOpType;           \/* manual or auto mode *\/   $/;"	m	struct:hiISP_FPN_ATTR_S
enOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E      enOpType;$/;"	m	struct:hiISP_DEFOG_ATTR_S
enOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E   enOpType;                 \/*In auto mode, the weight distribution follows Gaussian distribution*\/$/;"	m	struct:hiISP_AWB_LUM_HISTGRAM_ATTR_S
enOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E   enOpType;        \/* auto iris or manual iris *\/$/;"	m	struct:hiISP_IRIS_ATTR_S
enOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E   enOpType;       \/* manual or auto mode *\/  $/;"	m	struct:hiISP_WB_ATTR_S
enOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E   enOpType;$/;"	m	struct:hiISP_AWB_CT_LIMIT_ATTR_S
enOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E   enOpType;$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
enOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E   enOpType;$/;"	m	struct:hiISP_EXPOSURE_ATTR_S
enOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E  enOpType;$/;"	m	struct:hiISP_FOCUS_ATTR_S
enOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_COLORMATRIX_ATTR_S
enOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_DP_DYNAMIC_ATTR_S
enOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_DRC_ATTR_S
enOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_NR_ATTR_S
enOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_SATURATION_ATTR_S
enOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_SHARPEN_ATTR_S
enOpType	component/isp/include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_UVNR_ATTR_S
enOpType	include/hi_comm_isp.h	/^	ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_ANTI_FALSECOLOR_S
enOpType	include/hi_comm_isp.h	/^	ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_SHADING_ATTR_S
enOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E         enOpType;           \/* manual or auto mode *\/   $/;"	m	struct:hiISP_FPN_ATTR_S
enOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E      enOpType;$/;"	m	struct:hiISP_DEFOG_ATTR_S
enOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E   enOpType;                 \/*In auto mode, the weight distribution follows Gaussian distribution*\/$/;"	m	struct:hiISP_AWB_LUM_HISTGRAM_ATTR_S
enOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E   enOpType;        \/* auto iris or manual iris *\/$/;"	m	struct:hiISP_IRIS_ATTR_S
enOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E   enOpType;       \/* manual or auto mode *\/  $/;"	m	struct:hiISP_WB_ATTR_S
enOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E   enOpType;$/;"	m	struct:hiISP_AWB_CT_LIMIT_ATTR_S
enOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E   enOpType;$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
enOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E   enOpType;$/;"	m	struct:hiISP_EXPOSURE_ATTR_S
enOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E  enOpType;$/;"	m	struct:hiISP_FOCUS_ATTR_S
enOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_COLORMATRIX_ATTR_S
enOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_DP_DYNAMIC_ATTR_S
enOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_DRC_ATTR_S
enOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_NR_ATTR_S
enOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_SATURATION_ATTR_S
enOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_SHARPEN_ATTR_S
enOpType	include/hi_comm_isp.h	/^    ISP_OP_TYPE_E enOpType;$/;"	m	struct:hiISP_UVNR_ATTR_S
enOpType	include/hi_comm_vpss.h	/^    VPSS_GRP_SHARPEN_TYPE_E enOpType;$/;"	m	struct:hiVPSS_GRP_SHARPEN_ATTR_S
enOutAlphaFrom	include/hi_tde_type.h	/^    TDE2_OUTALPHA_FROM_E enOutAlphaFrom;    \/**< Alpha output source*\/$/;"	m	struct:hiTDE2_PATTERN_FILL_OPT_S
enOutAlphaFrom	include/hi_tde_type.h	/^    TDE2_OUTALPHA_FROM_E enOutAlphaFrom;$/;"	m	struct:hiTDE2_OPT_S
enOutCtrl	include/hi_ive.h	/^	IVE_INTEG_OUT_CTRL_E enOutCtrl; $/;"	m	struct:hiIVE_INTEG_CTRL_S
enOutCtrl	include/hi_ive.h	/^	IVE_NORM_GRAD_OUT_CTRL_E enOutCtrl;$/;"	m	struct:hiIVE_NORM_GRAD_CTRL_S
enOutCtrl	include/hi_ive.h	/^	IVE_SAD_OUT_CTRL_E enOutCtrl;$/;"	m	struct:hiIVE_SAD_CTRL_S
enOutCtrl	include/hi_ive.h	/^	IVE_SOBEL_OUT_CTRL_E enOutCtrl; \/*Output format*\/$/;"	m	struct:hiIVE_SOBEL_CTRL_S
enOutCtrl	include/hi_ive.h	/^    IVE_MAG_AND_ANG_OUT_CTRL_E enOutCtrl;$/;"	m	struct:hiIVE_MAG_AND_ANG_CTRL_S
enOutSampleRate	include/hi_comm_aio.h	/^    AUDIO_SAMPLE_RATE_E     enOutSampleRate;    \/* output sample rate *\/$/;"	m	struct:hiAUDIO_RESAMPLE_ATTR_S
enOutSampleRate	sample/audio/sample_audio.c	/^static AUDIO_SAMPLE_RATE_E enOutSampleRate = AUDIO_SAMPLE_RATE_BUTT;$/;"	v	file:
enPeakMode	component/isp/include/hi_comm_isp.h	/^    ISP_AF_PEAK_MODE_E  enPeakMode; \/* RW, Range: [0,1]. AF peak value statistic mode. *\/$/;"	m	struct:hiISP_AF_CFG_S
enPeakMode	include/hi_comm_isp.h	/^    ISP_AF_PEAK_MODE_E  enPeakMode; \/* RW, Range: [0,1]. AF peak value statistic mode. *\/$/;"	m	struct:hiISP_AF_CFG_S
enPicSize	sample/common/sample_comm_ive.h	/^	PIC_SIZE_E enPicSize;$/;"	m	struct:hiSAMPLE_IVE_VI_VO_CONFIG_S
enPixFmt	include/hi_comm_vpss.h	/^    PIXEL_FORMAT_E  enPixFmt; \/*Pixel format*\/$/;"	m	struct:hiVPSS_GRP_ATTR_S
enPixFormat	include/hi_comm_vi.h	/^    PIXEL_FORMAT_E  enPixFormat;        \/* Pixel storage format. Only the formats semi-planar420 and semi-planar422 are supported *\/$/;"	m	struct:hiVI_CHN_ATTR_S
enPixFormat	include/hi_comm_vi.h	/^    PIXEL_FORMAT_E  enPixFormat;        \/* Pixel storage format. Only the formats semi-planar420 and semi-planar422 are supported *\/$/;"	m	struct:hiVI_EXT_CHN_ATTR_S
enPixFormat	include/hi_comm_vo.h	/^    PIXEL_FORMAT_E enPixFormat;         \/* Pixel format of the video layer *\/$/;"	m	struct:hiVO_VIDEO_LAYER_ATTR_S
enPixSel	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8  enPixSel;               \/\/ switch for selecting local max and min value in overshoot\/undershoot control   \/\/ 1-bit unsigned integer  \/\/ U1.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
enPixelFmt	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	UVNR_PIXEL_OUT_FORMAT enPixelFmt;$/;"	m	struct:hiHI_ISP_UVNR_ATTR	file:
enPixelFmt	include/hi_comm_region.h	/^    PIXEL_FORMAT_E enPixelFmt;  $/;"	m	struct:hiRGN_CANVAS_INFO_S
enPixelFmt	include/hi_comm_region.h	/^    PIXEL_FORMAT_E enPixelFmt;$/;"	m	struct:hiOVERLAYEX_COMM_ATTR_S
enPixelFmt	include/hi_comm_region.h	/^    PIXEL_FORMAT_E enPixelFmt;$/;"	m	struct:hiOVERLAY_ATTR_S
enPixelFmt	include/hi_comm_vgs.h	/^    PIXEL_FORMAT_E          enPixelFmt;     \/* pixel format of osd *\/$/;"	m	struct:hiVGS_ADD_OSD_S
enPixelFormat	include/hi_comm_vi.h	/^    PIXEL_FORMAT_E enPixelFormat;$/;"	m	struct:hiVI_DUMP_ATTR_S
enPixelFormat	include/hi_comm_video.h	/^    PIXEL_FORMAT_E  enPixelFormat;$/;"	m	struct:hiVIDEO_FRAME_S
enPixelFormat	include/hi_comm_video.h	/^    PIXEL_FORMAT_E enPixelFormat;  \/* Bitmap's pixel format *\/$/;"	m	struct:hiBITMAP_S
enPixelFormat	include/hi_comm_vpss.h	/^    PIXEL_FORMAT_E  enPixelFormat;          \/*Pixel format of target image*\/    $/;"	m	struct:hiVPSS_EXT_CHN_ATTR_S
enPixelFormat	include/hi_comm_vpss.h	/^    PIXEL_FORMAT_E  enPixelFormat;\/*Pixel format of target image*\/$/;"	m	struct:hiVPSS_CHN_MODE_S
enRcMode	include/hi_comm_rc.h	/^    VENC_RC_MODE_E enRcMode;                            \/*the type of rc*\/$/;"	m	struct:hiVENC_RC_ATTR_S
enRefSliceType	include/hi_comm_venc.h	/^    H264E_REFSLICE_TYPE_E enRefSliceType;           \/*the reference type of H264E slice*\/$/;"	m	struct:hiVENC_STREAM_INFO_H264_S
enRefType	include/hi_comm_venc.h	/^    H264E_REF_TYPE_E      enRefType;                \/*Type of encoded frames in advanced frame skipping reference mode*\/$/;"	m	struct:hiVENC_STREAM_INFO_H264_S
enRefType	include/hi_comm_venc.h	/^    H265E_REF_TYPE_E      enRefType;                \/*Type of encoded frames in advanced frame skipping reference mode*\/$/;"	m	struct:hiVENC_STREAM_INFO_H265_S
enResize	include/hi_tde_type.h	/^    TDE2_MBRESIZE_E enResize;$/;"	m	struct:hiTDE2_MBOPT_S
enRevertMode	include/hi_comm_vgs.h	/^	VGS_COLOR_REVERT_MODE_E enRevertMode;         \/* revert mode *\/$/;"	m	struct:hiVGS_ADD_REVERT_S
enRopCode_Alpha	include/hi_tde_type.h	/^    TDE2_ROP_CODE_E enRopCode_Alpha;        \/**< ROP type of the alpha *\/$/;"	m	struct:hiTDE2_PATTERN_FILL_OPT_S
enRopCode_Alpha	include/hi_tde_type.h	/^    TDE2_ROP_CODE_E enRopCode_Alpha;$/;"	m	struct:hiTDE2_OPT_S
enRopCode_Color	include/hi_tde_type.h	/^    TDE2_ROP_CODE_E enRopCode_Color;        \/**< ROP type of the color space *\/$/;"	m	struct:hiTDE2_PATTERN_FILL_OPT_S
enRopCode_Color	include/hi_tde_type.h	/^    TDE2_ROP_CODE_E enRopCode_Color;$/;"	m	struct:hiTDE2_OPT_S
enRotate	sample/common/sample_comm.h	/^    ROTATE_E enRotate;$/;"	m	struct:sample_vi_config_s
enSadMode	include/hi_md.h	/^	IVE_SAD_MODE_E		enSadMode;  \/*Sad mode*\/	$/;"	m	struct:hiMD_ATTR_S
enSadOutCtrl	include/hi_md.h	/^	IVE_SAD_OUT_CTRL_E  enSadOutCtrl;	\/*Sad output ctrl*\/$/;"	m	struct:hiMD_ATTR_S
enSamplerate	include/hi_comm_aio.h	/^    AUDIO_SAMPLE_RATE_E enSamplerate;   \/* sample rate *\/$/;"	m	struct:hiAIO_ATTR_S
enScanMode	include/hi_comm_vi.h	/^    VI_SCAN_MODE_E      enScanMode;         \/* Input scanning mode (progressive or interlaced) *\/$/;"	m	struct:hiVI_DEV_ATTR_EX_S
enScanMode	include/hi_comm_vi.h	/^    VI_SCAN_MODE_E      enScanMode;         \/* Input scanning mode (progressive or interlaced) *\/$/;"	m	struct:hiVI_DEV_ATTR_S
enScheme	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_ENC_SCHEME_E enScheme;   \/** RSA encryption scheme*\/$/;"	m	struct:__anon77
enScheme	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_ENC_SCHEME_E enScheme; \/** RSA encryption scheme *\/$/;"	m	struct:__anon78
enScheme	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_SIGN_SCHEME_E enScheme;  \/** RSA signature scheme*\/$/;"	m	struct:__anon79
enScheme	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_SIGN_SCHEME_E enScheme; \/** RSA signature scheme*\/$/;"	m	struct:__anon80
enSnapType	include/hi_comm_vi.h	/^    SNAP_TYPE_E enSnapType;$/;"	m	struct:hiVI_SNAP_ATTR_S
enSnsType	component/isp/include/hi_comm_isp.h	/^    ISP_SNS_TYPE_E enSnsType;$/;"	m	struct:hiISP_SNS_REGS_INFO_S
enSnsType	include/hi_comm_isp.h	/^    ISP_SNS_TYPE_E enSnsType;$/;"	m	struct:hiISP_SNS_REGS_INFO_S
enSoundmode	include/hi_comm_aio.h	/^    AUDIO_SOUND_MODE_E  enSoundmode;    \/* momo or steror *\/$/;"	m	struct:hiAIO_ATTR_S
enSoundmode	include/hi_comm_aio.h	/^    AUDIO_SOUND_MODE_E  enSoundmode;    \/*audio frame momo or stereo mode*\/$/;"	m	struct:hiAUDIO_FRAME_S
enSquMode	component/isp/include/hi_comm_isp.h	/^    ISP_AF_SQU_MODE_E   enSquMode;  \/* RW, Range: [0,1]. AF statistic square accumulate. *\/$/;"	m	struct:hiISP_AF_CFG_S
enSquMode	include/hi_comm_isp.h	/^    ISP_AF_SQU_MODE_E   enSquMode;  \/* RW, Range: [0,1]. AF statistic square accumulate. *\/$/;"	m	struct:hiISP_AF_CFG_S
enStaticDPType	component/isp/include/hi_comm_isp.h	/^    ISP_STATIC_DP_TYPE_E enStaticDPType;    \/* Select static bright\/dark defect-pixel calibration. *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
enStaticDPType	include/hi_comm_isp.h	/^    ISP_STATIC_DP_TYPE_E enStaticDPType;    \/* Select static bright\/dark defect-pixel calibration. *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
enStatisticsPos	component/isp/include/hi_comm_isp.h	/^    ISP_AF_STATISTICS_POS_E enStatisticsPos; \/* RW, Range: [0,1]. AF statistic position, it can be set to yuv or raw *\/$/;"	m	struct:hiISP_AF_CFG_S
enStatisticsPos	include/hi_comm_isp.h	/^    ISP_AF_STATISTICS_POS_E enStatisticsPos; \/* RW, Range: [0,1]. AF statistic position, it can be set to yuv or raw *\/$/;"	m	struct:hiISP_AF_CFG_S
enStatus	component/isp/include/hi_comm_isp.h	/^    ISP_STATUS_E enStatus;        \/* RO, Status of static defect-pixel calibraiton.Default Value:0(0x0). *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
enStatus	include/hi_comm_isp.h	/^    ISP_STATUS_E enStatus;        \/* RO, Status of static defect-pixel calibraiton.Default Value:0(0x0). *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
enSuperFrmMode	include/hi_comm_rc.h	/^      VENC_SUPERFRM_MODE_E  enSuperFrmMode;               \/* Indicates the mode of processing the super frame,[SUPERFRM_NONE,SUPERFRM_DISCARD,SUPERFRM_REENCODE]*\/$/;"	m	struct:hiVENC_SUPERFRAME_CFG_S
enType	include/hi_comm_adec.h	/^    PAYLOAD_TYPE_E  enType;$/;"	m	struct:hiADEC_DECODER_S
enType	include/hi_comm_adec.h	/^    PAYLOAD_TYPE_E enType; $/;"	m	struct:hiADEC_CH_ATTR_S
enType	include/hi_comm_aenc.h	/^    PAYLOAD_TYPE_E      enType;         \/*payload type ()*\/ $/;"	m	struct:hiAENC_CHN_ATTR_S
enType	include/hi_comm_aenc.h	/^    PAYLOAD_TYPE_E  enType;$/;"	m	struct:hiAENC_ENCODER_S
enType	include/hi_comm_ive.h	/^	IVE_IMAGE_TYPE_E  enType;$/;"	m	struct:hiIVE_IMAGE_S
enType	include/hi_comm_region.h	/^    RGN_TYPE_E        enType;     \/* region type *\/$/;"	m	struct:hiRGN_CHN_ATTR_S
enType	include/hi_comm_region.h	/^    RGN_TYPE_E enType;  \/* region type *\/$/;"	m	struct:hiRGN_ATTR_S
enType	include/hi_comm_venc.h	/^    PAYLOAD_TYPE_E  enType;                         \/*the type of payload*\/$/;"	m	struct:hiVENC_ATTR_S
enType	include/hi_ive.h	/^    IVE_SVM_TYPE_E enType;$/;"	m	struct:hiIVE_SVM_MODEL_S
enUsrPicMode	include/hi_comm_vi.h	/^    VI_USERPIC_MODE_E       enUsrPicMode;  \/* User picture mode *\/$/;"	m	struct:hiVI_USERPIC_ATTR_S
enVRephaseMode	include/hi_comm_vi.h	/^	VI_REPHASE_MODE_E   enVRephaseMode;	$/;"	m	struct:hiVI_BAS_REPHASE_ATTR_S
enVencModType	include/hi_comm_venc.h	/^  VENC_MODTYPE_E enVencModType;$/;"	m	struct:hiVENC_MODPARAM_S
enVerChr	include/hi_comm_sys.h	/^    COEFF_LEVEL_E enVerChr; \/* vertical   chrominance coefficient level *\/    $/;"	m	struct:hiSCALE_COEFF_LEVEL_S
enVerLum	include/hi_comm_sys.h	/^    COEFF_LEVEL_E enVerLum; \/* vertical   luminance   coefficient level *\/    $/;"	m	struct:hiSCALE_COEFF_LEVEL_S
enVertical	include/hi_comm_sys.h	/^    SCALE_RANGE_E enVertical;   $/;"	m	struct:hiSCALE_RANGE_S
enViChnSet	sample/common/sample_comm.h	/^    SAMPLE_VI_CHN_SET_E enViChnSet; $/;"	m	struct:sample_vi_config_s
enViCscType	include/hi_comm_vi.h	/^    VI_CSC_TYPE_E enViCscType;          \/* 601 or 709 or user *\/$/;"	m	struct:hiVI_CSC_ATTR_S
enViMode	sample/common/sample_comm.h	/^    SAMPLE_VI_MODE_E enViMode;$/;"	m	struct:sample_vi_config_s
enViMode	sample/common/sample_comm.h	/^    SAMPLE_VI_MODE_E enViMode;$/;"	m	struct:sample_video_loss_s
enVideoFormat	include/hi_comm_video.h	/^    VIDEO_FORMAT_E  enVideoFormat;$/;"	m	struct:hiVIDEO_FRAME_S
enViewMode	include/hi_comm_fisheye.h	/^	FISHEYE_VIEW_MODE_E 	enViewMode;		\/* fisheye view mode *\/$/;"	m	struct:hiFISHEYE_REGION_ATTR_S
enViewType	include/hi_comm_video.h	/^    LDC_VIEW_TYPE_E enViewType;$/;"	m	struct:hiLDC_ATTR_S
enVoIntfType	sample/common/sample_comm_ive.h	/^	VO_INTF_TYPE_E enVoIntfType;$/;"	m	struct:hiSAMPLE_IVE_VI_VO_CONFIG_S
enVsync	include/hi_comm_vi.h	/^    VI_VSYNC_E             enVsync;$/;"	m	struct:hiVI_SYNC_CFG_S
enVsyncNeg	include/hi_comm_vi.h	/^    VI_VSYNC_NEG_E         enVsyncNeg;$/;"	m	struct:hiVI_SYNC_CFG_S
enVsyncValid	include/hi_comm_vi.h	/^    VI_VSYNC_VALID_E       enVsyncValid;$/;"	m	struct:hiVI_SYNC_CFG_S
enVsyncValidNeg	include/hi_comm_vi.h	/^    VI_VSYNC_VALID_NEG_E   enVsyncValidNeg;$/;"	m	struct:hiVI_SYNC_CFG_S
enWDRMode	component/isp/include/hi_comm_isp.h	/^    WDR_MODE_E  enWDRMode;$/;"	m	struct:hiISP_WDR_MODE_S
enWDRMode	include/hi_comm_isp.h	/^    WDR_MODE_E  enWDRMode;$/;"	m	struct:hiISP_WDR_MODE_S
enWDRMode	include/hi_comm_vi.h	/^    WDR_MODE_E  enWDRMode;$/;"	m	struct:hiVI_ISP_WDR_ATTR_S
enWDRMode	sample/common/sample_comm.h	/^    WDR_MODE_E  enWDRMode;$/;"	m	struct:sample_vi_config_s
enWorkMode	include/hi_comm_vi.h	/^    VI_WORK_MODE_E      enWorkMode;         \/*1-, 2-, or 4-channel multiplexed work mode *\/$/;"	m	struct:hiVI_DEV_ATTR_EX_S
enWorkMode	include/hi_comm_vi.h	/^    VI_WORK_MODE_E      enWorkMode;         \/*1-, 2-, or 4-channel multiplexed work mode *\/$/;"	m	struct:hiVI_DEV_ATTR_S
enWorkMode	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_WORK_MODE_E enWorkMode;           \/**< Operating mode *\/$/;"	m	struct:hiHI_UNF_CIPHER_CTRL_S
enWorkmode	include/hi_comm_aio.h	/^    AIO_MODE_E          enWorkmode;     \/* master or slave mode *\/$/;"	m	struct:hiAIO_ATTR_S
enWorkstate	include/hi_comm_aio.h	/^    VQE_WORKSTATE_E     enWorkstate;$/;"	m	struct:hiAI_VQE_CONFIG_S
enWorkstate	include/hi_comm_aio.h	/^    VQE_WORKSTATE_E     enWorkstate;$/;"	m	struct:hiAO_VQE_CONFIG_S
enZoomType	include/hi_comm_vo.h	/^    VOU_ZOOM_IN_E   enZoomType;         \/* choose the type of zoom in *\/$/;"	m	struct:hiVO_ZOOM_ATTR_S
f32Accuracy	component/isp/3a/include/hi_ae_comm.h	/^    float   f32Accuracy;$/;"	m	struct:hiAE_ACCURACY_S
f32Accuracy	include/hi_ae_comm.h	/^    float   f32Accuracy;$/;"	m	struct:hiAE_ACCURACY_S
f32Fps	component/isp/3a/include/hi_ae_comm.h	/^    HI_FLOAT f32Fps;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
f32Fps	component/isp/firmware/drv/mkp_isp.h	/^    HI_FLOAT f32Fps;$/;"	m	struct:hiISP_RES_SWITCH_MODE_S
f32Fps	component/isp/firmware/src/main/isp_main.h	/^    HI_FLOAT f32Fps;$/;"	m	struct:hiISP_SENSOR_IMAGE_MODE_S
f32Fps	component/isp/include/hi_comm_3a.h	/^    HI_FLOAT f32Fps;$/;"	m	struct:hiISP_AE_PARAM_S
f32Fps	component/isp/include/hi_comm_sns.h	/^    HI_FLOAT f32Fps;$/;"	m	struct:hiISP_CMOS_SENSOR_IMAGE_MODE_S
f32Fps	include/hi_ae_comm.h	/^    HI_FLOAT f32Fps;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
f32Fps	include/hi_comm_3a.h	/^    HI_FLOAT f32Fps;$/;"	m	struct:hiISP_AE_PARAM_S
f32Fps	include/hi_comm_sns.h	/^    HI_FLOAT f32Fps;$/;"	m	struct:hiISP_CMOS_SENSOR_IMAGE_MODE_S
f32FrameRate	component/isp/include/hi_comm_isp.h	/^    HI_FLOAT        f32FrameRate;   \/* RW. *\/$/;"	m	struct:hiISP_PUB_ATTR_S
f32FrameRate	include/hi_comm_isp.h	/^    HI_FLOAT        f32FrameRate;   \/* RW. *\/$/;"	m	struct:hiISP_PUB_ATTR_S
f32Offset	component/isp/3a/include/hi_ae_comm.h	/^    float   f32Offset;$/;"	m	struct:hiAE_ACCURACY_S
f32Offset	include/hi_ae_comm.h	/^    float   f32Offset;$/;"	m	struct:hiAE_ACCURACY_S
falseColorEnable	component/isp/firmware/drv/mkp_isp.h	/^	HI_U8	 falseColorEnable;   \/\/ 1bit$/;"	m	struct:hiISP_NR_REG_CFG_S
falseColorGain	component/isp/firmware/drv/mkp_isp.h	/^	HI_U8	 falseColorGain;	   \/\/ 8bit$/;"	m	struct:hiISP_NR_REG_CFG_S
falseColorLimit	component/isp/firmware/drv/mkp_isp.h	/^	HI_U8	 falseColorLimit;    \/\/ 8bit$/;"	m	struct:hiISP_NR_REG_CFG_S
falseColorShift	component/isp/firmware/drv/mkp_isp.h	/^	HI_U8	 falseColorShift;    \/\/ 8bit$/;"	m	struct:hiISP_NR_REG_CFG_S
fd	sample/hifb/sample_hifb.c	/^    HI_S32 fd;$/;"	m	struct:hiPTHREAD_HIFB_SAMPLE	file:
firmware_version	include/watchdog.h	/^    __u32 firmware_version;    \/* Firmware version of the card *\/$/;"	m	struct:watchdog_info
fixed_frame_rate_flag	include/hi_comm_venc.h	/^    HI_U8  fixed_frame_rate_flag;                  \/* default value: n\/a. {0,1} *\/$/;"	m	struct:hiVENC_PARAM_H264_VUI_TIME_INFO_S
flag_init	component/isp/sensor/aptina_9m034/m034_sensor_ctl.c	/^static int flag_init = 0;$/;"	v	file:
flag_init	component/isp/sensor/ar0130/ar0130_sensor_ctl.c	/^static int flag_init = 0;$/;"	v	file:
flag_init	component/isp/sensor/omnivision_ov9712/ov9712_sensor_ctl.c	/^static int flag_init = 0;$/;"	v	file:
flag_init	component/isp/sensor/omnivision_ov9732/ov9732_sensor_ctl.c	/^static int flag_init = 0;$/;"	v	file:
flt_a	component/isp/defog/isp_dehaze.h	/^    HI_U16  flt_a[3]; $/;"	m	struct:hiDEHAZE_DBG_STATUS_S
flt_a	include/isp_dehaze.h	/^    HI_U16  flt_a[3]; $/;"	m	struct:hiDEHAZE_DBG_STATUS_S
fp	tools/aenc_dump.c	/^static  FILE *fp = NULL;$/;"	v	file:
fp	tools/ai_dump.c	/^static  FILE *fp = NULL;$/;"	v	file:
fp	tools/ao_dump.c	/^static  FILE *fp = NULL;$/;"	v	file:
fr32DstFrmRate	include/hi_comm_rc.h	/^    HI_FR32     fr32DstFrmRate ;                        \/* the target frame rate of the venc chnnel *\/     $/;"	m	struct:hiVENC_ATTR_H264_AVBR_S
fr32DstFrmRate	include/hi_comm_rc.h	/^    HI_FR32     fr32DstFrmRate ;                        \/* the target frame rate of the venc chnnel *\/     $/;"	m	struct:hiVENC_ATTR_H264_FIXQP_S
fr32DstFrmRate	include/hi_comm_rc.h	/^    HI_FR32     fr32DstFrmRate ;                        \/* the target frame rate of the venc chnnel *\/     $/;"	m	struct:hiVENC_ATTR_H264_VBR_S
fr32DstFrmRate	include/hi_comm_rc.h	/^    HI_FR32     fr32DstFrmRate ;                        \/* the target frame rate of the venc chnnel *\/     $/;"	m	struct:hiVENC_ATTR_MPEG4_FIXQP_S
fr32DstFrmRate	include/hi_comm_rc.h	/^    HI_FR32     fr32DstFrmRate ;                        \/* the target frame rate of the venc chnnel *\/     $/;"	m	struct:hiVENC_ATTR_MPEG4_VBR_S
fr32DstFrmRate	include/hi_comm_rc.h	/^    HI_FR32     fr32DstFrmRate ;                        \/* the target frame rate of the venc chnnel *\/    $/;"	m	struct:hiVENC_ATTR_H264_ABR_S
fr32DstFrmRate	include/hi_comm_rc.h	/^    HI_FR32     fr32DstFrmRate ;                        \/* the target frame rate of the venc chnnel *\/ $/;"	m	struct:hiVENC_ATTR_H264_CBR_S
fr32DstFrmRate	include/hi_comm_rc.h	/^    HI_FR32     fr32DstFrmRate ;                        \/* the target frame rate of the venc chnnel *\/ $/;"	m	struct:hiVENC_ATTR_MPEG4_CBR_S
fr32DstFrmRate	include/hi_comm_rc.h	/^    HI_FR32     fr32DstFrmRate ;                        \/* the target frame rate of the venc chnnel *\/$/;"	m	struct:hiVENC_ATTR_MJPEG_CBR_S
fr32DstFrmRate	include/hi_comm_rc.h	/^    HI_FR32     fr32DstFrmRate;                         \/* the target frame rate of the venc chnnel *\/$/;"	m	struct:hiVENC_ATTR_MJPEG_FIXQP_S
fr32DstFrmRate	include/hi_comm_rc.h	/^    HI_FR32     fr32DstFrmRate;                         \/* the target frame rate of the venc chnnel *\/$/;"	m	struct:hiVENC_ATTR_MJPEG_VBR_S
freq_l	include/hi_rtc.h	/^	unsigned int freq_l;$/;"	m	struct:__anon48
frequence	include/hiir.h	/^    unsigned short int frequence;$/;"	m	struct:__anon43
gDiffBuff_h	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^	HI_U32 gDiffBuff_h;$/;"	m	struct:hiISP_GREEN_EQUALIZATION_S	file:
gDiffBuff_w	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^	HI_U32 gDiffBuff_w;$/;"	m	struct:hiISP_GREEN_EQUALIZATION_S	file:
g_AeDft	component/isp/sensor/hi_cmoscfg/hi_cmos_cfg.c	/^AE_SENSOR_DEFAULT_S  g_AeDft[ModeNumMax];$/;"	v
g_AwbDft	component/isp/sensor/hi_cmoscfg/hi_cmos_cfg.c	/^AWB_SENSOR_DEFAULT_S g_AwbDft[ModeNumMax];$/;"	v
g_Csize	tools/vou_chn_dump.c	/^static HI_U32 g_Ysize, g_Csize;$/;"	v	file:
g_Csize	tools/vou_screen_dump.c	/^static HI_U32 g_Ysize, g_Csize;$/;"	v	file:
g_DrcLutPoint	component/isp/firmware/src/algorithms/isp_drc.c	/^static HI_DOUBLE g_DrcLutPoint[201] = {$/;"	v	file:
g_EOI	sample/common/sample_comm_venc.c	/^const HI_U8 g_EOI[2] = {0xFF, 0xD9};$/;"	v
g_GeRegBuffer	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^ISP_GE_REG_CFG_BUFFER_S  g_GeRegBuffer = {{0}};$/;"	v
g_GeScale	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^static HI_U32 g_GeScale = MAX2(HI_MINIISP_BITDEPTH-10,0);$/;"	v	file:
g_IspDft	component/isp/sensor/hi_cmoscfg/hi_cmos_cfg.c	/^ISP_CMOS_DEFAULT_S   g_IspDft[ModeNumMax];$/;"	v
g_Pool	sample/common/sample_comm_vi.c	/^VB_POOL g_Pool = VB_INVALID_POOLID;$/;"	v
g_SOI	sample/common/sample_comm_venc.c	/^const HI_U8 g_SOI[2] = {0xFF, 0xD8};$/;"	v
g_Sceneautodictionary	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^static dictionary* g_Sceneautodictionary = NULL;$/;"	v	file:
g_SharpenLutIso	component/isp/firmware/src/algorithms/isp_sharpen.c	/^static const HI_S32 g_SharpenLutIso[ISP_AUTO_ISO_STENGTH_NUM] ={100,200,400,800,1600,3200,6400,12800,25600,51200,102400,204800,409600,819200,1638400,3276800};$/;"	v	file:
g_UvnrLutIso	component/isp/firmware/src/algorithms/isp_uvnr.c	/^static const HI_S32 g_UvnrLutIso  [ISP_AUTO_ISO_STENGTH_NUM] ={100,200,400,800,1600,3200,6400,12800,25600,51200,102400,204800,409600,819200,1638400,3276800};$/;"	v	file:
g_VoChn	tools/vou_chn_dump.c	/^static VO_CHN g_VoChn = 0;$/;"	v	file:
g_Ysize	tools/vou_chn_dump.c	/^static HI_U32 g_Ysize, g_Csize;$/;"	v	file:
g_Ysize	tools/vou_screen_dump.c	/^static HI_U32 g_Ysize, g_Csize;$/;"	v	file:
g_as32DpcLineMadFac1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static const HI_S32 g_as32DpcLineMadFac1[27] 	= 	{0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0303,0x0303,0x0303,0x0303,0x0303};$/;"	v	file:
g_as32DpcLineThr1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static const HI_S32 g_as32DpcLineThr1[27] 		= 	{0x0808,0x0808,0x0808,0x0808,0x0808,0x0808,0x0808,0x0808,0x0808,0x0808,0x0808,0x0808,0x0707,0x0606,0x0505,0x0404,0x0404,0x0404,0x0404,0x0303,0x0202,0x0202,0x0202,0x0101,0x0101,0x0101,0x0101};$/;"	v	file:
g_as32DpcPgFac1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static const HI_S32 g_as32DpcPgFac1[27] 		= 	{0x0404,0x0404,0x0404,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303,0x0303};$/;"	v	file:
g_as32DpcRgFac1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static const HI_S32 g_as32DpcRgFac1[27] 		= 	{0x1f1f,0x1e1e,0x1d1d,0x1d1d,0x1d1d,0x1b1b,0x1919,0x1717,0x1515,0x1313,0x1111,0x1010,0x1010,0x1010,0x1010,0x1010,0x0d0d,0x0c0c,0x0a0a,0x0a0a,0x0a0a,0x0808,0x0808,0x0808,0x0606,0x0404,0x0202};$/;"	v	file:
g_as32DpcRndOffs1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static const HI_S32 g_as32DpcRndOffs1[27] 		= 	{0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff};$/;"	v	file:
g_as32DpcRndThr1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static const HI_S32 g_as32DpcRndThr1[27] 		= 	{0x0a0a,0x0a0a,0x0a0a,0x0a0a,0x0808,0x0808,0x0808,0x0808,0x0808,0x0808,0x0808,0x0808,0x0707,0x0606,0x0505,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404,0x0404};$/;"	v	file:
g_as32DpcRoLimits1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static const HI_S32 g_as32DpcRoLimits1[27] 		= 	{0x0dfa,0x0dfa,0x0efe,0x0efe,0x0efe,0x0efe,0x0efe,0x0efe,0x0efe,0x0efe,0x0efe,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff,0x0fff};$/;"	v	file:
g_as32IsoLutHigh	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static const HI_S32 g_as32IsoLutHigh[16] = {100,250,500,1200,2000,4000,8000,16000,32000,64000,128000,256000,512000,1024000,2048000,4096000};$/;"	v	file:
g_as32IsoLutLow	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static const HI_S32 g_as32IsoLutLow[16] = {100,200,400,800,1600,3200,6400,12800,25600,51200,102400,204800,409600,819200,1638400,3276800};   $/;"	v	file:
g_as32IspFd	component/isp/firmware/src/main/mpi_isp_entry.c	/^HI_S32     g_as32IspFd[ISP_MAX_DEV_NUM] = {-1};$/;"	v
g_as32MaxChn	sample/common/sample_comm_vi.c	/^VI_CHN g_as32MaxChn[VIU_MAX_CHN_NUM];$/;"	v
g_as32SlopeGrade	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static const HI_S32 g_as32SlopeGrade[5]			=	{0,76,99,100,127};$/;"	v	file:
g_as32SubChn	sample/common/sample_comm_vi.c	/^VI_CHN g_as32SubChn[VIU_MAX_CHN_NUM];$/;"	v
g_as32ViDev	sample/common/sample_comm_vi.c	/^VI_DEV g_as32ViDev[VIU_MAX_DEV_NUM];$/;"	v
g_astAeCtx_sample	component/isp/3a/sample_ae/sample_ae_adp.c	/^SAMPLE_AE_CTX_S g_astAeCtx_sample[MAX_AE_LIB_NUM] = {{0}};$/;"	v
g_astBlackLevelCtx	component/isp/firmware/src/algorithms/isp_black_offset.c	/^ISP_BLACKLEVEL_S g_astBlackLevelCtx[ISP_MAX_DEV_NUM] = {{0}};$/;"	v
g_astCacCtx	component/isp/firmware/src/algorithms/isp_cac.c	/^ISP_CAC_CFG_S g_astCacCtx[ISP_MAX_DEV_NUM] = {{0}};$/;"	v
g_astCmosGeCtx	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^ISP_CMOS_GE_S g_astCmosGeCtx[ISP_MAX_DEV_NUM] = {{0}};$/;"	v
g_astCompanderCtx	component/isp/firmware/src/algorithms/isp_compander.c	/^ISP_COMPANDER_S g_astCompanderCtx[ISP_MAX_DEV_NUM] = {{0}};$/;"	v
g_astCscCtx	component/isp/firmware/src/algorithms/isp_csc.c	/^ISP_CSC_ATTR g_astCscCtx[ISP_MAX_DEV_NUM];$/;"	v
g_astDemosaicCtx	component/isp/firmware/src/algorithms/isp_demosaic.c	/^ISP_DEMOSAIC_S g_astDemosaicCtx[ISP_MAX_DEV_NUM] = {{0}};$/;"	v
g_astDpCtx	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^ISP_DEFECT_PIXEL_S g_astDpCtx[ISP_MAX_DEV_NUM] = {{0}};$/;"	v
g_astDrcCtx	component/isp/firmware/src/algorithms/isp_drc.c	/^ISP_DRC_S g_astDrcCtx[ISP_MAX_DEV_NUM] = {{0}};$/;"	v
g_astFSWDRCtx	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	/^ISP_FS_WDR_S g_astFSWDRCtx[ISP_MAX_DEV_NUM] = {{0}};$/;"	v
g_astGammaFeCtx	component/isp/firmware/src/algorithms/isp_pregamma.c	/^ISP_GAMMAFE_S g_astGammaFeCtx[ISP_MAX_DEV_NUM] = {{{0}}};$/;"	v
g_astGeCtx	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^ISP_GREEN_EQUALIZATION_S g_astGeCtx[ISP_MAX_DEV_NUM] = {{0}};$/;"	v
g_astIspCtx	component/isp/firmware/src/main/mpi_isp_entry.c	/^ISP_CTX_S  g_astIspCtx[ISP_MAX_DEV_NUM] = {{0}};$/;"	v
g_astIspDrvCtx	component/isp/firmware/drv/isp.c	/^ISP_DRV_CTX_S           g_astIspDrvCtx[1] = {{0}};$/;"	v
g_astIspSyncTskCtx	component/isp/firmware/drv/isp_st.c	/^ISP_SYNC_TSK_CTX_S g_astIspSyncTskCtx[1];$/;"	v
g_astLscCtx	component/isp/firmware/src/algorithms/isp_lsc.c	/^ISP_LSC_S g_astLscCtx[ISP_MAX_DEV_NUM] = {{0}};$/;"	v
g_astNrCtx	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^ISP_NOISE_REDUCTION_S g_astNrCtx[ISP_MAX_DEV_NUM];$/;"	v
g_astProcCtx	component/isp/firmware/src/main/isp_proc.c	/^ISP_PROC_S g_astProcCtx[ISP_MAX_DEV_NUM] = {{0}};$/;"	v
g_astRegCfgCtx	component/isp/firmware/src/arch/hi3518e/isp_regcfg.c	/^ISP_REGCFG_S g_astRegCfgCtx[ISP_MAX_DEV_NUM] = {{0}};$/;"	v
g_astRgbirCtx	component/isp/firmware/src/algorithms/isp_rgbir.c	/^ISP_RGBIR_S g_astRgbirCtx[ISP_MAX_DEV_NUM];$/;"	v
g_astSensorCtx	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^ISP_SENSOR_S g_astSensorCtx[ISP_MAX_DEV_NUM] = {{0}};$/;"	v
g_astSharpenCtx	component/isp/firmware/src/algorithms/isp_sharpen.c	/^ISP_SHARPEN_S g_astSharpenCtx[ISP_MAX_DEV_NUM] = {{{0}}};$/;"	v
g_astStatCtx	component/isp/firmware/src/arch/hi3518e/isp_statistics.c	/^ISP_STA_S g_astStatCtx[ISP_MAX_DEV_NUM] = {{0}};$/;"	v
g_astUvnrCtx	component/isp/firmware/src/algorithms/isp_uvnr.c	/^ISP_UVNR_ATTR g_astUvnrCtx[ISP_MAX_DEV_NUM];$/;"	v
g_au16LscWb	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^HI_U16 g_au16LscWb[HI_LSC_GRID_LIGHT_NUM][2]=$/;"	v
g_au32DemosaicIsoLut	component/isp/firmware/src/algorithms/isp_demosaic.c	/^static HI_U32 g_au32DemosaicIsoLut[ISP_AUTO_ISO_STENGTH_NUM] = {100,200,400,800,1600,3200,6400,12800,25600,51200,102400,204800,409600,819200,1638400,3276800};$/;"	v	file:
g_au32GeIsoLut	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^static HI_U32 g_au32GeIsoLut[ISP_AUTO_ISO_STENGTH_NUM] = {100,200,400,800,1600,3200,6400,12800,25600,51200,102400,204800,409600,819200,1638400,3276800};$/;"	v	file:
g_au32NRIsoLut	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^static HI_U32 g_au32NRIsoLut[ISP_AUTO_ISO_STENGTH_NUM] = {100,200,400,800,1600,3200,6400,12800,25600,51200,102400,204800,409600,819200,1638400,3276800};$/;"	v	file:
g_bInited	component/isp/firmware/drv/mkp_acm.c	/^static HI_BOOL                     g_bInited = HI_FALSE;$/;"	v	file:
g_bNormalThreadFlag	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_BOOL g_bNormalThreadFlag = HI_FALSE;$/;"	v
g_bSceneautoInit	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_BOOL g_bSceneautoInit = HI_FALSE;$/;"	v
g_bSceneautoStart	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_BOOL g_bSceneautoStart = HI_FALSE;$/;"	v
g_bSpecialThreadFlag	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^HI_BOOL g_bSpecialThreadFlag = HI_FALSE;$/;"	v
g_coef_calib_9m034	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static HI_FLOAT g_coef_calib_9m034[DMNR_CALIB_CARVE_NUM_9M034][HI_ISP_NR_CALIB_COEF_COL] = $/;"	v	file:
g_coef_calib_9m034WDR	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static HI_FLOAT g_coef_calib_9m034WDR[DMNR_CALIB_CARVE_NUM_9M034][HI_ISP_NR_CALIB_COEF_COL] = $/;"	v	file:
g_coef_calib_AR0230	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static HI_FLOAT g_coef_calib_AR0230[DMNR_CALIB_CARVE_NUM_AR0230][HI_ISP_NR_CALIB_COEF_COL] = $/;"	v	file:
g_coef_calib_AR0230WDR	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static HI_FLOAT g_coef_calib_AR0230WDR[DMNR_CALIB_CARVE_NUM_AR0230][HI_ISP_NR_CALIB_COEF_COL] = $/;"	v	file:
g_coef_calib_ar0130	component/isp/sensor/ar0130/ar0130_cmos.c	/^static HI_FLOAT g_coef_calib_ar0130[DMNR_CALIB_CARVE_NUM_AR0130][HI_ISP_NR_CALIB_COEF_COL] = $/;"	v	file:
g_coef_calib_imx222	component/isp/sensor/sony_imx222/imx222_cmos.c	/^float g_coef_calib_imx222[DMNR_CALIB_CARVE_NUM_IMX222][4] = $/;"	v
g_coef_calib_mn34222	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^float g_coef_calib_mn34222[DMNR_CALIB_CARVE_NUM_MN34222][4] = $/;"	v
g_coef_calib_ov2718	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^float g_coef_calib_ov2718[DMNR_CALIB_CARVE_NUM_OV2718][4] = $/;"	v
g_coef_calib_ov9712	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^float g_coef_calib_ov9712[DMNR_CALIB_CARVE_NUM_OV9712][4] = $/;"	v
g_coef_calib_ov9732	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^float g_coef_calib_ov9732[DMNR_CALIB_CARVE_NUM_OV9732][4] = $/;"	v
g_coef_calib_ov9750	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^float g_coef_calib_ov9750[DMNR_CALIB_CARVE_NUM_OV9750][4] = $/;"	v
g_coef_calib_ov9752	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^float g_coef_calib_ov9752[DMNR_CALIB_CARVE_NUM_OV9752][4] = $/;"	v
g_dictionary	component/isp/sensor/hi_cmoscfg/hi_cmos_cfg.c	/^dictionary* g_dictionary = NULL;$/;"	v
g_eSpecialScene	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^SRDK_SCENEAUTO_SEPCIAL_SCENE_E g_eSpecialScene;$/;"	v
g_eVencRcMode	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^ADPT_SCENEAUTO_VENC_RCMODE_E g_eVencRcMode;$/;"	v
g_enPicSize	sample/region/sample_region.c	/^PIC_SIZE_E g_enPicSize = PIC_HD1080;$/;"	v
g_enPicSize	sample/vio/sample_vio.c	/^PIC_SIZE_E g_enPicSize = PIC_HD1080;$/;"	v
g_enVoIntfType	sample/hifb/sample_hifb.c	/^VO_INTF_TYPE_E g_enVoIntfType = VO_INTF_BT656;$/;"	v
g_enVoIntfType	sample/region/sample_region.c	/^VO_INTF_TYPE_E g_enVoIntfType = VO_INTF_BT656;$/;"	v
g_enVoIntfType	sample/vio/sample_vio.c	/^VO_INTF_TYPE_E g_enVoIntfType = VO_INTF_LCD;$/;"	v
g_f16PreWeight	component/isp/firmware/src/algorithms/isp_lsc.c	/^HI_FLOAT g_f16PreWeight[2] = {0};$/;"	v
g_fd	component/isp/sensor/aptina_9m034/m034_sensor_ctl.c	/^static int g_fd = -1;$/;"	v	file:
g_fd	component/isp/sensor/aptina_ar0230/ar0230_sensor_ctl.c	/^static int g_fd = -1;$/;"	v	file:
g_fd	component/isp/sensor/ar0130/ar0130_sensor_ctl.c	/^static int g_fd = -1;$/;"	v	file:
g_fd	component/isp/sensor/omnivision_ov2718/ov2718_sensor_ctl.c	/^static int g_fd = -1;$/;"	v	file:
g_fd	component/isp/sensor/omnivision_ov9712/ov9712_sensor_ctl.c	/^static int g_fd = -1;$/;"	v	file:
g_fd	component/isp/sensor/omnivision_ov9732/ov9732_sensor_ctl.c	/^static int g_fd = -1;$/;"	v	file:
g_fd	component/isp/sensor/omnivision_ov9750/ov9750_sensor_ctl.c	/^static int g_fd = -1;$/;"	v	file:
g_fd	component/isp/sensor/omnivision_ov9752/ov9752_sensor_ctl.c	/^static int g_fd = -1;$/;"	v	file:
g_fd	component/isp/sensor/panasonic_mn34222/mn34222_sensor_ctl.c	/^static int g_fd = -1;$/;"	v	file:
g_fd	component/isp/sensor/sony_imx222/imx222_sensor_ctl.c	/^static int g_fd = -1;$/;"	v	file:
g_hPool	tools/vou_chn_dump.c	/^static VB_POOL g_hPool  = VB_INVALID_POOLID;$/;"	v	file:
g_hPool	tools/vou_screen_dump.c	/^static VB_POOL g_hPool  = VB_INVALID_POOLID;$/;"	v	file:
g_lut_b_hor	component/isp/firmware/src/algorithms/isp_cac.c	/^HI_S16 g_lut_b_hor[CAC_MAX_LUT_SIZE] = {-48,-47,-46,-45,-44,-43,-42,-41,-39,-38,-37,-36,-34,-33,-32,-30,-29,-27,-26,-24,-23,-21,-20,-18,-17,-15,-13,-11,-10,-8,-6,-4,-2,-1,0,1,3,5,7,9,11,13,15,18,20,22,24,26,29,31,33,36,38,40,43,45,48,50,53,55};$/;"	v
g_lut_b_ver	component/isp/firmware/src/algorithms/isp_cac.c	/^HI_S16 g_lut_b_ver[CAC_MAX_LUT_SIZE] = {-24,-23,-22,-22,-21,-19,-18,-17,-16,-14,-12,-11,-9,-7,-5,-3,-1,0,1,4,6,8,10,12,14,17,19,21,23,25,26,28,30,31};$/;"	v
g_lut_r_hor	component/isp/firmware/src/algorithms/isp_cac.c	/^HI_S16 g_lut_r_hor[CAC_MAX_LUT_SIZE] = {-81,-79,-77,-74,-72,-69,-67,-64,-61,-59,-56,-53,-50,-47,-44,-41,-38,-35,-32,-29,-26,-23,-20,-16,-13,-10,-7,-4,-1,0,3,6,9,12,15,18,20,23,26,28,31,33,36,38,40,42,44,46,48,50,52,53,55,56,57,58,59,60,61,61}; $/;"	v
g_lut_r_ver	component/isp/firmware/src/algorithms/isp_cac.c	/^HI_S16 g_lut_r_ver[CAC_MAX_LUT_SIZE] = {-60,-55,-51,-46,-42,-37,-33,-29,-25,-21,-17,-13,-9,-5,-1,0,4,7,10,13,16,19,21,24,26,28,30,32,34,35,37,38,39,40};$/;"	v
g_pVBufVirt_C	tools/vou_chn_dump.c	/^static char* g_pVBufVirt_C = NULL;$/;"	v	file:
g_pVBufVirt_C	tools/vou_screen_dump.c	/^static char* g_pVBufVirt_C = NULL;$/;"	v	file:
g_pVBufVirt_Y	tools/vou_chn_dump.c	/^static char* g_pVBufVirt_Y = NULL;$/;"	v	file:
g_pVBufVirt_Y	tools/vou_screen_dump.c	/^static char* g_pVBufVirt_Y = NULL;$/;"	v	file:
g_pfd	tools/vou_chn_dump.c	/^static FILE* g_pfd = NULL;$/;"	v	file:
g_pfd	tools/vou_screen_dump.c	/^static FILE* g_pfd = NULL;$/;"	v	file:
g_pthSceneAutoNormal	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^pthread_t g_pthSceneAutoNormal;$/;"	v
g_pthSceneAutoSpecial	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^pthread_t g_pthSceneAutoSpecial;$/;"	v
g_s32FrameNum	sample/tde/sample_tde.c	/^static HI_S32   g_s32FrameNum;$/;"	v	file:
g_s32Iso	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32 g_s32Iso = 0;$/;"	v
g_s32ViFd	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32 g_s32ViFd = -1;$/;"	v
g_s32VregFd	component/isp/firmware/vreg/hi_vreg.c	/^HI_S32 g_s32VregFd = -1;$/;"	v
g_stAcmCoef	component/isp/firmware/drv/mkp_acm.c	/^static ISP_ACM_COEF_S g_stAcmCoef;$/;"	v	file:
g_stAcmCtx	component/isp/firmware/drv/mkp_acm.c	/^static ISP_ACM_CTX_S               g_stAcmCtx;$/;"	v	file:
g_stAcmLock	component/isp/firmware/drv/mkp_acm.c	/^osal_spinlock_t g_stAcmLock;$/;"	v
g_stAwbAgcTable	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static AWB_AGC_TABLE_S g_stAwbAgcTable =$/;"	v	file:
g_stAwbAgcTable	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static AWB_AGC_TABLE_S g_stAwbAgcTable =$/;"	v	file:
g_stAwbAgcTable	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static AWB_AGC_TABLE_S g_stAwbAgcTable =$/;"	v	file:
g_stAwbAgcTable	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static AWB_AGC_TABLE_S g_stAwbAgcTable =$/;"	v	file:
g_stAwbAgcTable	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static AWB_AGC_TABLE_S g_stAwbAgcTable =$/;"	v	file:
g_stAwbAgcTable	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static AWB_AGC_TABLE_S g_stAwbAgcTable =$/;"	v	file:
g_stAwbAgcTable	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static AWB_AGC_TABLE_S g_stAwbAgcTable =$/;"	v	file:
g_stAwbAgcTableLin	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static AWB_AGC_TABLE_S g_stAwbAgcTableLin =$/;"	v	file:
g_stAwbAgcTableLin	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static AWB_AGC_TABLE_S g_stAwbAgcTableLin =$/;"	v	file:
g_stAwbAgcTableLin	component/isp/sensor/ar0130/ar0130_cmos.c	/^static AWB_AGC_TABLE_S g_stAwbAgcTableLin =$/;"	v	file:
g_stAwbAgcTableWDR	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static AWB_AGC_TABLE_S g_stAwbAgcTableWDR =$/;"	v	file:
g_stAwbAgcTableWDR	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static AWB_AGC_TABLE_S g_stAwbAgcTableWDR =$/;"	v	file:
g_stAwbAgcTableWDR	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static AWB_AGC_TABLE_S g_stAwbAgcTableWDR =$/;"	v	file:
g_stAwbCcm	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static AWB_CCM_S g_stAwbCcm =$/;"	v	file:
g_stAwbCcm	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static AWB_CCM_S g_stAwbCcm =$/;"	v	file:
g_stAwbCcm	component/isp/sensor/ar0130/ar0130_cmos.c	/^static AWB_CCM_S g_stAwbCcm =$/;"	v	file:
g_stAwbCcm	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static AWB_CCM_S g_stAwbCcm =$/;"	v	file:
g_stAwbCcm	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static AWB_CCM_S g_stAwbCcm =$/;"	v	file:
g_stAwbCcm	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static AWB_CCM_S g_stAwbCcm =$/;"	v	file:
g_stAwbCcm	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static AWB_CCM_S g_stAwbCcm =$/;"	v	file:
g_stAwbCcm	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static AWB_CCM_S g_stAwbCcm =$/;"	v	file:
g_stAwbCcm	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static AWB_CCM_S g_stAwbCcm =$/;"	v	file:
g_stAwbCcm	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static AWB_CCM_S g_stAwbCcm =$/;"	v	file:
g_stAwbCcmWDR	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static AWB_CCM_S g_stAwbCcmWDR =$/;"	v	file:
g_stAwbCcmWDR	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static AWB_CCM_S g_stAwbCcmWDR =$/;"	v	file:
g_stBackGround	sample/tde/sample_tde.c	/^static TDE2_SURFACE_S g_stBackGround;$/;"	v	file:
g_stCSCAttr_709	component/isp/firmware/src/algorithms/isp_csc.c	/^ISP_CSC_ATTR g_stCSCAttr_709 =$/;"	v
g_stCmosCompander	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static ISP_CMOS_COMPANDER_S g_stCmosCompander =$/;"	v	file:
g_stCmosCompander	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static ISP_CMOS_COMPANDER_S g_stCmosCompander =$/;"	v	file:
g_stCmosCompander	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static ISP_CMOS_COMPANDER_S g_stCmosCompander =$/;"	v	file:
g_stCmosDpc	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static ISP_CMOS_DPC_S g_stCmosDpc = $/;"	v	file:
g_stCmosDpc	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static ISP_CMOS_DPC_S g_stCmosDpc = $/;"	v	file:
g_stCmosDpc	component/isp/sensor/ar0130/ar0130_cmos.c	/^static ISP_CMOS_DPC_S g_stCmosDpc = $/;"	v	file:
g_stCmosDpc	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static ISP_CMOS_DPC_S g_stCmosDpc = $/;"	v	file:
g_stCmosDpc	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static ISP_CMOS_DPC_S g_stCmosDpc = $/;"	v	file:
g_stCmosDpc	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static ISP_CMOS_DPC_S g_stCmosDpc = $/;"	v	file:
g_stCmosDpc	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static ISP_CMOS_DPC_S g_stCmosDpc = $/;"	v	file:
g_stCmosDpc	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static ISP_CMOS_DPC_S g_stCmosDpc = $/;"	v	file:
g_stCmosDpc	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static ISP_CMOS_DPC_S g_stCmosDpc = $/;"	v	file:
g_stCmosDpc	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static ISP_CMOS_DPC_S g_stCmosDpc = $/;"	v	file:
g_stCmosDpcWDR	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static ISP_CMOS_DPC_S g_stCmosDpcWDR = $/;"	v	file:
g_stCmosDpcWDR	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static ISP_CMOS_DPC_S g_stCmosDpcWDR = $/;"	v	file:
g_stCmosDpcWDR	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static ISP_CMOS_DPC_S g_stCmosDpcWDR = $/;"	v	file:
g_stCmosLscTable	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static ISP_LSC_CABLI_TABLE_S g_stCmosLscTable[HI_ISP_LSC_LIGHT_NUM] = $/;"	v	file:
g_stCmosLscUniTable	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static ISP_LSC_CABLI_UNI_TABLE_S g_stCmosLscUniTable = $/;"	v	file:
g_stCmosRgbir	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static ISP_CMOS_RGBIR_S g_stCmosRgbir =$/;"	v	file:
g_stCmosRgbir	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static ISP_CMOS_RGBIR_S g_stCmosRgbir =$/;"	v	file:
g_stCmosRgbir	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static ISP_CMOS_RGBIR_S g_stCmosRgbir =$/;"	v	file:
g_stDpcDefCfg	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static ISP_DPC_CFG_S g_stDpcDefCfg[ISP_DPCC_PAR_MAX_COUNT] =$/;"	v	file:
g_stDpcDerParam	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static ISP_DPCC_DERIVED_PARAM_S g_stDpcDerParam[5] =$/;"	v	file:
g_stFrame	tools/vou_chn_dump.c	/^static VIDEO_FRAME_INFO_S g_stFrame;$/;"	v	file:
g_stFrame	tools/vou_screen_dump.c	/^static VIDEO_FRAME_INFO_S g_stFrame;$/;"	v	file:
g_stGammafe	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static ISP_CMOS_GAMMAFE_S g_stGammafe = $/;"	v	file:
g_stGammafe	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static ISP_CMOS_GAMMAFE_S g_stGammafe = $/;"	v	file:
g_stGammafe	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static ISP_CMOS_GAMMAFE_S g_stGammafe = $/;"	v	file:
g_stHiVreg	component/isp/firmware/vreg/hi_vreg.c	/^static HI_VREG_S g_stHiVreg = {{0}};$/;"	v	file:
g_stINIPara	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^SCENEAUTO_INIPARA_S g_stINIPara;$/;"	v
g_stImgSur	sample/tde/sample_tde.c	/^static TDE2_SURFACE_S g_stImgSur[N_IMAGES];$/;"	v	file:
g_stIspDemosaic	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static ISP_CMOS_DEMOSAIC_S g_stIspDemosaic =$/;"	v	file:
g_stIspDemosaic	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static ISP_CMOS_DEMOSAIC_S g_stIspDemosaic =$/;"	v	file:
g_stIspDemosaic	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static ISP_CMOS_DEMOSAIC_S g_stIspDemosaic =$/;"	v	file:
g_stIspDemosaic	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static ISP_CMOS_DEMOSAIC_S g_stIspDemosaic =$/;"	v	file:
g_stIspDemosaic	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static ISP_CMOS_DEMOSAIC_S g_stIspDemosaic =$/;"	v	file:
g_stIspDemosaic	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static ISP_CMOS_DEMOSAIC_S g_stIspDemosaic =$/;"	v	file:
g_stIspDemosaic	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static ISP_CMOS_DEMOSAIC_S g_stIspDemosaic =$/;"	v	file:
g_stIspDemosaicLin	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static ISP_CMOS_DEMOSAIC_S g_stIspDemosaicLin =$/;"	v	file:
g_stIspDemosaicLin	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static ISP_CMOS_DEMOSAIC_S g_stIspDemosaicLin =$/;"	v	file:
g_stIspDemosaicLin	component/isp/sensor/ar0130/ar0130_cmos.c	/^static ISP_CMOS_DEMOSAIC_S g_stIspDemosaicLin =$/;"	v	file:
g_stIspDemosaicWDR	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static ISP_CMOS_DEMOSAIC_S g_stIspDemosaicWDR =$/;"	v	file:
g_stIspDemosaicWDR	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static ISP_CMOS_DEMOSAIC_S g_stIspDemosaicWDR =$/;"	v	file:
g_stIspDemosaicWDR	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static ISP_CMOS_DEMOSAIC_S g_stIspDemosaicWDR =$/;"	v	file:
g_stIspDrc	component/isp/sensor/ar0130/ar0130_cmos.c	/^static ISP_CMOS_DRC_S g_stIspDrc =$/;"	v	file:
g_stIspDrc	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static ISP_CMOS_DRC_S g_stIspDrc =$/;"	v	file:
g_stIspDrc	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static ISP_CMOS_DRC_S g_stIspDrc =$/;"	v	file:
g_stIspDrc	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static ISP_CMOS_DRC_S g_stIspDrc =$/;"	v	file:
g_stIspDrc	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static ISP_CMOS_DRC_S g_stIspDrc =$/;"	v	file:
g_stIspDrc	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static ISP_CMOS_DRC_S g_stIspDrc =$/;"	v	file:
g_stIspDrc	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static ISP_CMOS_DRC_S g_stIspDrc =$/;"	v	file:
g_stIspDrcLin	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static ISP_CMOS_DRC_S g_stIspDrcLin =$/;"	v	file:
g_stIspDrcLin	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static ISP_CMOS_DRC_S g_stIspDrcLin =$/;"	v	file:
g_stIspDrcLin	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static ISP_CMOS_DRC_S g_stIspDrcLin =$/;"	v	file:
g_stIspDrcWDR	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static ISP_CMOS_DRC_S g_stIspDrcWDR =$/;"	v	file:
g_stIspDrcWDR	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static ISP_CMOS_DRC_S g_stIspDrcWDR =$/;"	v	file:
g_stIspDrcWDR	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static ISP_CMOS_DRC_S g_stIspDrcWDR =$/;"	v	file:
g_stIspExpFunc	component/isp/firmware/drv/isp.c	/^ISP_EXPORT_FUNC_S g_stIspExpFunc = {ISP_RegisterBusCallBack, ISP_RegisterPirisCallBack, ISP_GetDCFInfo};$/;"	v
g_stIspExpFunc	component/isp/firmware/drv/isp.c	/^ISP_EXPORT_FUNC_S g_stIspExpFunc = {ISP_RegisterBusCallBack, ISP_RegisterPirisCallBack};$/;"	v
g_stIspGe	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static ISP_CMOS_GE_S g_stIspGe =$/;"	v	file:
g_stIspGe	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static ISP_CMOS_GE_S g_stIspGe =$/;"	v	file:
g_stIspGe	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static ISP_CMOS_GE_S g_stIspGe =$/;"	v	file:
g_stIspGe	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static ISP_CMOS_GE_S g_stIspGe =$/;"	v	file:
g_stIspGe	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static ISP_CMOS_GE_S g_stIspGe =$/;"	v	file:
g_stIspGe	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static ISP_CMOS_GE_S g_stIspGe =$/;"	v	file:
g_stIspGeLin	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static ISP_CMOS_GE_S g_stIspGeLin =$/;"	v	file:
g_stIspGeLin	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static ISP_CMOS_GE_S g_stIspGeLin =$/;"	v	file:
g_stIspGeLin	component/isp/sensor/ar0130/ar0130_cmos.c	/^static ISP_CMOS_GE_S g_stIspGeLin =$/;"	v	file:
g_stIspGeWDR	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static ISP_CMOS_GE_S g_stIspGeWDR =$/;"	v	file:
g_stIspGeWDR	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static ISP_CMOS_GE_S g_stIspGeWDR =$/;"	v	file:
g_stIspGeWDR	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static ISP_CMOS_GE_S g_stIspGeWDR =$/;"	v	file:
g_stIspLock	component/isp/firmware/drv/isp.c	/^osal_spinlock_t g_stIspLock;$/;"	v
g_stIspRgbSharpen	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static ISP_CMOS_RGBSHARPEN_S g_stIspRgbSharpen =$/;"	v	file:
g_stIspRgbSharpen	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static ISP_CMOS_RGBSHARPEN_S g_stIspRgbSharpen =$/;"	v	file:
g_stIspRgbSharpen	component/isp/sensor/ar0130/ar0130_cmos.c	/^static ISP_CMOS_RGBSHARPEN_S g_stIspRgbSharpen =$/;"	v	file:
g_stIspRgbSharpen	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static ISP_CMOS_RGBSHARPEN_S g_stIspRgbSharpen =$/;"	v	file:
g_stIspRgbSharpen	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static ISP_CMOS_RGBSHARPEN_S g_stIspRgbSharpen =$/;"	v	file:
g_stIspRgbSharpen	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static ISP_CMOS_RGBSHARPEN_S g_stIspRgbSharpen =$/;"	v	file:
g_stIspRgbSharpen	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static ISP_CMOS_RGBSHARPEN_S g_stIspRgbSharpen =$/;"	v	file:
g_stIspRgbSharpen	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static ISP_CMOS_RGBSHARPEN_S g_stIspRgbSharpen =$/;"	v	file:
g_stIspRgbSharpen	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static ISP_CMOS_RGBSHARPEN_S g_stIspRgbSharpen =$/;"	v	file:
g_stIspRgbSharpen	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static ISP_CMOS_RGBSHARPEN_S g_stIspRgbSharpen =$/;"	v	file:
g_stIspRgbSharpenWDR	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static ISP_CMOS_RGBSHARPEN_S g_stIspRgbSharpenWDR =$/;"	v	file:
g_stIspRgbSharpenWDR	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static ISP_CMOS_RGBSHARPEN_S g_stIspRgbSharpenWDR =$/;"	v	file:
g_stIspRgbSharpenWDR	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static ISP_CMOS_RGBSHARPEN_S g_stIspRgbSharpenWDR =$/;"	v	file:
g_stIspUVNR	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static ISP_CMOS_UVNR_S g_stIspUVNR = $/;"	v	file:
g_stIspUVNR	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static ISP_CMOS_UVNR_S g_stIspUVNR = $/;"	v	file:
g_stIspUVNR	component/isp/sensor/ar0130/ar0130_cmos.c	/^static ISP_CMOS_UVNR_S g_stIspUVNR = $/;"	v	file:
g_stIspUVNR	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static ISP_CMOS_UVNR_S g_stIspUVNR = $/;"	v	file:
g_stIspUVNR	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static ISP_CMOS_UVNR_S g_stIspUVNR = $/;"	v	file:
g_stIspUVNR	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static ISP_CMOS_UVNR_S g_stIspUVNR = $/;"	v	file:
g_stIspUVNR	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static ISP_CMOS_UVNR_S g_stIspUVNR = $/;"	v	file:
g_stIspUVNR	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static ISP_CMOS_UVNR_S g_stIspUVNR = $/;"	v	file:
g_stIspUVNR	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static ISP_CMOS_UVNR_S g_stIspUVNR = $/;"	v	file:
g_stIspUVNR	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static ISP_CMOS_UVNR_S g_stIspUVNR = $/;"	v	file:
g_stMem	tools/vou_chn_dump.c	/^static DUMP_MEMBUF_S g_stMem;$/;"	v	file:
g_stMem	tools/vou_screen_dump.c	/^static DUMP_MEMBUF_S g_stMem;$/;"	v	file:
g_stNrIsoParaTab	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static ISP_NR_ISO_PARA_TABLE_S g_stNrIsoParaTab[HI_ISP_NR_ISO_LEVEL_MAX] = $/;"	v	file:
g_stNrIsoParaTab	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static ISP_NR_ISO_PARA_TABLE_S g_stNrIsoParaTab[HI_ISP_NR_ISO_LEVEL_MAX] = $/;"	v	file:
g_stNrIsoParaTab	component/isp/sensor/ar0130/ar0130_cmos.c	/^static ISP_NR_ISO_PARA_TABLE_S g_stNrIsoParaTab[HI_ISP_NR_ISO_LEVEL_MAX] = $/;"	v	file:
g_stNrIsoParaTab	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static ISP_NR_ISO_PARA_TABLE_S g_stNrIsoParaTab[HI_ISP_NR_ISO_LEVEL_MAX] = $/;"	v	file:
g_stNrIsoParaTab	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static ISP_NR_ISO_PARA_TABLE_S g_stNrIsoParaTab[HI_ISP_NR_ISO_LEVEL_MAX] = $/;"	v	file:
g_stNrIsoParaTab	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static ISP_NR_ISO_PARA_TABLE_S g_stNrIsoParaTab[HI_ISP_NR_ISO_LEVEL_MAX] = $/;"	v	file:
g_stNrIsoParaTab	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static ISP_NR_ISO_PARA_TABLE_S g_stNrIsoParaTab[HI_ISP_NR_ISO_LEVEL_MAX] = $/;"	v	file:
g_stNrIsoParaTab	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static ISP_NR_ISO_PARA_TABLE_S g_stNrIsoParaTab[HI_ISP_NR_ISO_LEVEL_MAX] = $/;"	v	file:
g_stNrIsoParaTab	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static ISP_NR_ISO_PARA_TABLE_S g_stNrIsoParaTab[HI_ISP_NR_ISO_LEVEL_MAX] = $/;"	v	file:
g_stNrIsoParaTab	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static ISP_NR_ISO_PARA_TABLE_S g_stNrIsoParaTab[HI_ISP_NR_ISO_LEVEL_MAX] = $/;"	v	file:
g_stNrIsoParaTabWDR	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static ISP_NR_ISO_PARA_TABLE_S g_stNrIsoParaTabWDR[HI_ISP_NR_ISO_LEVEL_MAX] = $/;"	v	file:
g_stNrIsoParaTabWDR	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static ISP_NR_ISO_PARA_TABLE_S g_stNrIsoParaTabWDR[HI_ISP_NR_ISO_LEVEL_MAX] = $/;"	v	file:
g_stPreSnsRegsInfo	component/isp/sensor/aptina_9m034/m034_cmos.c	/^ISP_SNS_REGS_INFO_S g_stPreSnsRegsInfo = {0};$/;"	v
g_stPreSnsRegsInfo	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^ISP_SNS_REGS_INFO_S g_stPreSnsRegsInfo = {0};$/;"	v
g_stPreSnsRegsInfo	component/isp/sensor/ar0130/ar0130_cmos.c	/^ISP_SNS_REGS_INFO_S g_stPreSnsRegsInfo = {0};$/;"	v
g_stPreSnsRegsInfo	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^ISP_SNS_REGS_INFO_S g_stPreSnsRegsInfo = {0};$/;"	v
g_stPreSnsRegsInfo	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^ISP_SNS_REGS_INFO_S g_stPreSnsRegsInfo = {0};$/;"	v
g_stPreSnsRegsInfo	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^ISP_SNS_REGS_INFO_S g_stPreSnsRegsInfo = {0};$/;"	v
g_stPreSnsRegsInfo	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^ISP_SNS_REGS_INFO_S g_stPreSnsRegsInfo = {0};$/;"	v
g_stPreSnsRegsInfo	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^ISP_SNS_REGS_INFO_S g_stPreSnsRegsInfo = {0};$/;"	v
g_stPreSnsRegsInfo	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^ISP_SNS_REGS_INFO_S g_stPreSnsRegsInfo = {0};$/;"	v
g_stPreSnsRegsInfo	component/isp/sensor/sony_imx222/imx222_cmos.c	/^ISP_SNS_REGS_INFO_S g_stPreSnsRegsInfo = {0};$/;"	v
g_stPreviousPara	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^SCENEAUTO_PREVIOUSPARA_S g_stPreviousPara;$/;"	v
g_stRgnThread	sample/region/sample_region.c	/^pthread_t g_stRgnThread = 0;$/;"	v
g_stSaveFileInfo	tools/aenc_dump.c	/^static AUDIO_SAVE_FILE_INFO_S g_stSaveFileInfo;$/;"	v	file:
g_stSaveFileInfo	tools/ai_dump.c	/^static AUDIO_SAVE_FILE_INFO_S g_stSaveFileInfo;$/;"	v	file:
g_stSaveFileInfo	tools/ao_dump.c	/^static AUDIO_SAVE_FILE_INFO_S g_stSaveFileInfo;$/;"	v	file:
g_stSceneautoLock	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^pthread_mutex_t g_stSceneautoLock = PTHREAD_MUTEX_INITIALIZER;$/;"	v
g_stScreen	sample/tde/sample_tde.c	/^static TDE2_SURFACE_S g_stScreen[2];$/;"	v	file:
g_stSnsRegsInfo	component/isp/sensor/aptina_9m034/m034_cmos.c	/^ISP_SNS_REGS_INFO_S g_stSnsRegsInfo = {0};$/;"	v
g_stSnsRegsInfo	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^ISP_SNS_REGS_INFO_S g_stSnsRegsInfo = {0};$/;"	v
g_stSnsRegsInfo	component/isp/sensor/ar0130/ar0130_cmos.c	/^ISP_SNS_REGS_INFO_S g_stSnsRegsInfo = {0};$/;"	v
g_stSnsRegsInfo	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^ISP_SNS_REGS_INFO_S g_stSnsRegsInfo = {0};$/;"	v
g_stSnsRegsInfo	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^ISP_SNS_REGS_INFO_S g_stSnsRegsInfo = {0};$/;"	v
g_stSnsRegsInfo	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^ISP_SNS_REGS_INFO_S g_stSnsRegsInfo = {0};$/;"	v
g_stSnsRegsInfo	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^ISP_SNS_REGS_INFO_S g_stSnsRegsInfo = {0};$/;"	v
g_stSnsRegsInfo	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^ISP_SNS_REGS_INFO_S g_stSnsRegsInfo = {0};$/;"	v
g_stSnsRegsInfo	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^ISP_SNS_REGS_INFO_S g_stSnsRegsInfo = {0};$/;"	v
g_stSnsRegsInfo	component/isp/sensor/sony_imx222/imx222_cmos.c	/^ISP_SNS_REGS_INFO_S g_stSnsRegsInfo = {0};$/;"	v
g_stVencOsdReverseThread	sample/region/sample_region.c	/^pthread_t g_stVencOsdReverseThread = 0;$/;"	v
g_stVencRgnThread	sample/region/sample_region.c	/^pthread_t g_stVencRgnThread = 0;$/;"	v
g_stVencThread	sample/region/sample_region.c	/^pthread_t g_stVencThread = 0;$/;"	v
g_stViChnConfig	sample/region/sample_region.c	/^SAMPLE_VI_CONFIG_S g_stViChnConfig =$/;"	v
g_stViChnConfig	sample/vio/sample_vio.c	/^SAMPLE_VI_CONFIG_S g_stViChnConfig =$/;"	v
g_stVpssOsdReverseThread	sample/region/sample_region.c	/^pthread_t g_stVpssOsdReverseThread = 0;$/;"	v
g_stVpssRgnThread	sample/region/sample_region.c	/^pthread_t g_stVpssRgnThread = 0;$/;"	v
g_stVreg	component/isp/firmware/vreg/hi_drv_vreg.c	/^static VREG_ARGS_S g_stVreg[VREG_MAX_NUM] = {{0}};$/;"	v	file:
g_test_phyaddr	component/isp/firmware/drv/isp.c	/^HI_U32  g_test_phyaddr;$/;"	v
g_test_pviraddr	component/isp/firmware/drv/isp.c	/^HI_U16 *g_test_pviraddr;$/;"	v
g_u32BlkCnt	sample/venc/sample_venc.c	/^HI_U32 g_u32BlkCnt = 10;$/;"	v
g_u32BlkCnt	sample/venc/sample_venc.c	/^HI_U32 g_u32BlkCnt = 4;$/;"	v
g_u32ISP_STAT_DRC_PHY	component/isp/firmware/drv/isp.c	/^static HI_U32 g_u32ISP_STAT_DRC_PHY = HI_NULL;$/;"	v	file:
g_u32vi_vpss_online	init/sdk_init.c	/^HI_U32 g_u32vi_vpss_online = 1;         \/\/0, 1$/;"	v
g_u8PreLight	component/isp/firmware/src/algorithms/isp_lsc.c	/^HI_U8 g_u8PreLight[2] = {0};$/;"	v
gbIspInited	sample/common/sample_comm_isp.c	/^static HI_BOOL gbIspInited = HI_FALSE;$/;"	v	file:
gbb_gain	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 gbb_gain[289];$/;"	m	struct:hiISP_LSC_REG_CFG
gbb_gain	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_U32 gbb_gain[LSC_GRID_POINTS];$/;"	m	struct:hiISP_LSC	file:
ge_enable	component/isp/firmware/drv/mkp_isp.h	/^    HI_BOOL ge_enable;$/;"	m	struct:hiISP_GE_REG_CFG_S
ge_th	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  ge_th;          \/\/u14.0$/;"	m	struct:hiISP_GE_REG_CFG_S
ge_th_slop	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8   ge_th_slop;    \/\/u4.0$/;"	m	struct:hiISP_GE_REG_CFG_S
genSensorMode	component/isp/sensor/aptina_9m034/m034_cmos.c	/^WDR_MODE_E genSensorMode = WDR_MODE_NONE;$/;"	v
genSensorMode	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^WDR_MODE_E genSensorMode = WDR_MODE_NONE;$/;"	v
genSensorMode	component/isp/sensor/ar0130/ar0130_cmos.c	/^WDR_MODE_E genSensorMode = WDR_MODE_NONE;$/;"	v
genSensorMode	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^WDR_MODE_E genSensorMode = WDR_MODE_NONE;$/;"	v
genSensorMode	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^WDR_MODE_E genSensorMode = WDR_MODE_NONE;$/;"	v
genSensorMode	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^WDR_MODE_E genSensorMode = WDR_MODE_NONE;$/;"	v
genSensorMode	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^WDR_MODE_E genSensorMode = WDR_MODE_NONE;$/;"	v
genSensorMode	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^WDR_MODE_E genSensorMode = WDR_MODE_NONE;$/;"	v
genSensorMode	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^WDR_MODE_E genSensorMode = WDR_MODE_NONE;$/;"	v
genSensorMode	component/isp/sensor/sony_imx222/imx222_cmos.c	/^WDR_MODE_E genSensorMode = WDR_MODE_NONE;$/;"	v
geometricGridSize	component/isp/firmware/src/algorithms/isp_lsc.c	/^HI_VOID geometricGridSize(ISP_LSC_S *pstLsc)$/;"	f
get_first_item	include/list.h	144;"	d
glen	sample/common/loadbmp.h	/^    int glen;$/;"	m	struct:hiOSD_COMPONENT_INFO_S
grgb_h	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^    HI_S32 grgb_h;$/;"	m	struct:hiISP_GREEN_EQUALIZATION_S	file:
grgb_w	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^	HI_S32 grgb_w;$/;"	m	struct:hiISP_GREEN_EQUALIZATION_S	file:
grr_gain	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32 grr_gain[289];$/;"	m	struct:hiISP_LSC_REG_CFG
grr_gain	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_U32 grr_gain[LSC_GRID_POINTS];$/;"	m	struct:hiISP_LSC	file:
gs_IspPid	sample/common/sample_comm_isp.c	/^static pthread_t gs_IspPid = 0;$/;"	v	file:
gs_VencPid	sample/common/sample_comm_venc.c	/^static pthread_t gs_VencPid;$/;"	v	file:
gs_bAioReSample	sample/audio/sample_audio.c	/^static HI_BOOL gs_bAioReSample  = HI_FALSE;$/;"	v	file:
gs_bAoVolumeCtrl	sample/audio/sample_audio.c	/^static HI_BOOL gs_bAoVolumeCtrl = HI_FALSE;$/;"	v	file:
gs_bUserGetMode	sample/audio/sample_audio.c	/^static HI_BOOL gs_bUserGetMode  = HI_FALSE;$/;"	v	file:
gs_cExitFlag	sample/hifb/sample_hifb.c	/^static HI_CHAR gs_cExitFlag = 0;$/;"	v	file:
gs_enNorm	sample/region/sample_region.c	/^VIDEO_NORM_E gs_enNorm = VIDEO_ENCODING_MODE_PAL;$/;"	v
gs_enNorm	sample/venc/sample_venc.c	/^VIDEO_NORM_E gs_enNorm = VIDEO_ENCODING_MODE_NTSC;$/;"	v
gs_enNorm	sample/vio/sample_vio.c	/^VIDEO_NORM_E gs_enNorm = VIDEO_ENCODING_MODE_PAL;$/;"	v
gs_enPayloadType	sample/audio/sample_audio.c	/^static PAYLOAD_TYPE_E gs_enPayloadType = PT_ADPCMA;$/;"	v	file:
gs_s32SnapCnt	sample/common/sample_comm_venc.c	/^static HI_S32 gs_s32SnapCnt = 0;$/;"	v	file:
gs_stIspLibInfo	component/isp/firmware/drv/isp.c	/^static ISP_VERSION_S    gs_stIspLibInfo;$/;"	v	file:
gs_stPara	sample/common/sample_comm_venc.c	/^static SAMPLE_VENC_GETSTREAM_PARA_S gs_stPara;$/;"	v	file:
gs_stSampleAdec	sample/common/sample_comm_audio.c	/^static SAMPLE_ADEC_S gs_stSampleAdec[ADEC_MAX_CHN_NUM];$/;"	v	file:
gs_stSampleAenc	sample/common/sample_comm_audio.c	/^static SAMPLE_AENC_S gs_stSampleAenc[AENC_MAX_CHN_NUM];$/;"	v	file:
gs_stSampleAi	sample/common/sample_comm_audio.c	/^static SAMPLE_AI_S   gs_stSampleAi[AI_DEV_MAX_NUM* AIO_MAX_CHN_NUM];$/;"	v	file:
gs_stSampleAo	sample/common/sample_comm_audio.c	/^static SAMPLE_AO_S   gs_stSampleAo[AO_DEV_MAX_NUM];$/;"	v	file:
gs_stVersion	component/isp/firmware/src/main/mpi_isp_entry.c	/^static ISP_VERSION_S gs_stVersion = $/;"	v	file:
gs_stVideoLoss	sample/vio/sample_vio.c	/^SAMPLE_VIDEO_LOSS_S gs_stVideoLoss;$/;"	v
gs_u32ViFrmRate	sample/vio/sample_vio.c	/^HI_U32 gs_u32ViFrmRate = 0;$/;"	v
gstPirisAttr	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static ISP_PIRIS_ATTR_S gstPirisAttr=$/;"	v	file:
gstPirisAttr	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static ISP_PIRIS_ATTR_S gstPirisAttr=$/;"	v	file:
gstPirisAttr	component/isp/sensor/ar0130/ar0130_cmos.c	/^static ISP_PIRIS_ATTR_S gstPirisAttr=$/;"	v	file:
gstPirisAttr	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static ISP_PIRIS_ATTR_S gstPirisAttr=$/;"	v	file:
gstPirisAttr	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static ISP_PIRIS_ATTR_S gstPirisAttr=$/;"	v	file:
gstPirisAttr	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static ISP_PIRIS_ATTR_S gstPirisAttr=$/;"	v	file:
gstPirisAttr	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static ISP_PIRIS_ATTR_S gstPirisAttr=$/;"	v	file:
gstPirisAttr	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static ISP_PIRIS_ATTR_S gstPirisAttr=$/;"	v	file:
gstPirisAttr	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static ISP_PIRIS_ATTR_S gstPirisAttr=$/;"	v	file:
gstPirisAttr	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static ISP_PIRIS_ATTR_S gstPirisAttr=$/;"	v	file:
gu32FullLines	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static HI_U32 gu32FullLines = FRAME_LINES_720P; $/;"	v	file:
gu32FullLines	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static HI_U32 gu32FullLines = FRAME_LINES_2M_1080p; $/;"	v	file:
gu32FullLines	component/isp/sensor/ar0130/ar0130_cmos.c	/^static HI_U32 gu32FullLines = FRAME_LINES_720P; $/;"	v	file:
gu32FullLines	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static HI_U32 gu32FullLines = VMAX_1080P30_LINEAR;$/;"	v	file:
gu32FullLines	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static HI_U32 gu32FullLines = VMAX_720P30_LINEAR;$/;"	v	file:
gu32FullLines	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static HI_U32 gu32FullLines = VMAX_OV9732_720P30_LINEAR;$/;"	v	file:
gu32FullLines	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static HI_U32 gu32FullLines = VMAX_720P30_LINEAR;$/;"	v	file:
gu32FullLines	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static HI_U32 gu32FullLines = VMAX_720P30_LINEAR;$/;"	v	file:
gu32FullLines	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static HI_U32 gu32FullLines = VMAX_1080P30_LINEAR;$/;"	v	file:
gu32FullLines	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static HI_U32 gu32FullLines = VMAX_1080P30;$/;"	v	file:
gu32FullLinesStd	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static HI_U32 gu32FullLinesStd = FRAME_LINES_720P;$/;"	v	file:
gu32FullLinesStd	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static HI_U32 gu32FullLinesStd = FRAME_LINES_2M_1080p;$/;"	v	file:
gu32FullLinesStd	component/isp/sensor/ar0130/ar0130_cmos.c	/^static HI_U32 gu32FullLinesStd = FRAME_LINES_720P;$/;"	v	file:
gu32FullLinesStd	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static HI_U32 gu32FullLinesStd = VMAX_1080P30_LINEAR;$/;"	v	file:
gu32FullLinesStd	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static HI_U32 gu32FullLinesStd = VMAX_720P30_LINEAR;$/;"	v	file:
gu32FullLinesStd	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static HI_U32 gu32FullLinesStd = VMAX_OV9732_720P30_LINEAR;$/;"	v	file:
gu32FullLinesStd	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static HI_U32 gu32FullLinesStd = VMAX_720P30_LINEAR;$/;"	v	file:
gu32FullLinesStd	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static HI_U32 gu32FullLinesStd = VMAX_720P30_LINEAR;$/;"	v	file:
gu32FullLinesStd	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static HI_U32 gu32FullLinesStd = VMAX_1080P30_LINEAR;$/;"	v	file:
gu32FullLinesStd	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static HI_U32 gu32FullLinesStd = VMAX_1080P30; $/;"	v	file:
gu32LineLength	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static HI_U32 gu32LineLength = LINE_LENGTH_PCK_720P_30FPS;$/;"	v	file:
gu32PreFullLines	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static HI_U32 gu32PreFullLines = VMAX_1080P30_LINEAR;$/;"	v	file:
gu8Fps	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static HI_U8 gu8Fps = 30;$/;"	v	file:
gu8SensorImageMode	component/isp/sensor/aptina_9m034/m034_cmos.c	/^HI_U8 gu8SensorImageMode = SENSOR_720P_30FPS_MODE;$/;"	v
gu8SensorImageMode	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^HI_U8 gu8SensorImageMode = SENSOR_2M_1080p30_MODE;$/;"	v
gu8SensorImageMode	component/isp/sensor/ar0130/ar0130_cmos.c	/^HI_U8 gu8SensorImageMode = SENSOR_720P_30FPS_MODE;$/;"	v
gu8SensorImageMode	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^HI_U8 gu8SensorImageMode = SENSOR_1080P_30FPS_MODE;$/;"	v
gu8SensorImageMode	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^HI_U8 gu8SensorImageMode = SENSOR_720P_30FPS_MODE;$/;"	v
gu8SensorImageMode	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^HI_U8 gu8SensorImageMode = SENSOR_720P_30FPS_MODE;$/;"	v
gu8SensorImageMode	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^HI_U8 gu8SensorImageMode = SENSOR_720P_30FPS_MODE;$/;"	v
gu8SensorImageMode	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^HI_U8 gu8SensorImageMode = SENSOR_720P_30FPS_MODE;$/;"	v
gu8SensorImageMode	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^HI_U8 gu8SensorImageMode = SENSOR_1080P_30FPS_MODE;$/;"	v
gu8SensorImageMode	component/isp/sensor/sony_imx222/imx222_cmos.c	/^HI_U8 gu8SensorImageMode = SENSOR_1080P_30FPS_MODE;$/;"	v
gu8SensorMode	component/isp/sensor/ar0130/ar0130_cmos.c	/^HI_U8 gu8SensorMode = 0;$/;"	v
h	include/hifb.h	/^    HI_S32 h;    $/;"	m	struct:__anon53
hBlock	tools/vou_chn_dump.c	/^    VB_BLK  hBlock;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
hBlock	tools/vou_screen_dump.c	/^    VB_BLK  hBlock;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
hBlock	tools/vpss_chn_dump.c	/^    VB_BLK  hBlock;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
hBlock	tools/vpss_src_dump.c	/^    VB_BLK  hBlock;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
hHandle	tools/vpss_chn_dump.c	/^static VGS_HANDLE hHandle = -1;$/;"	v	file:
hHandle	tools/vpss_src_dump.c	/^VGS_HANDLE hHandle = -1;$/;"	v
hIveMBThread	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    pthread_t hIveMBThread;$/;"	m	struct:IVE_MD	file:
hPool	tools/vou_chn_dump.c	/^    VB_POOL hPool;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
hPool	tools/vou_screen_dump.c	/^    VB_POOL hPool;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
hPool	tools/vpss_chn_dump.c	/^    VB_POOL hPool;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
hPool	tools/vpss_chn_dump.c	/^static VB_POOL hPool  = VB_INVALID_POOLID;$/;"	v	file:
hPool	tools/vpss_src_dump.c	/^    VB_POOL hPool;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
hPool	tools/vpss_src_dump.c	/^VB_POOL hPool  = VB_INVALID_POOLID;$/;"	v
hVbPool	sample/ive/sample/sample_ive_md.c	/^	VB_POOL hVbPool;$/;"	m	struct:hiSAMPLE_IVE_MD_S	file:
hash	component/isp/iniparser/dictionary.h	/^	unsigned	 *	hash ;	\/** List of hash values for keys *\/$/;"	m	struct:_dictionary_
hash	include/dictionary.h	/^	unsigned	 *	hash ;	\/** List of hash values for keys *\/$/;"	m	struct:_dictionary_
hblk_num	component/isp/defog/isp_dehaze.h	/^    HI_U32 hblk_num;$/;"	m	struct:hiDEHAZE_DBG_ATTR_S
hblk_num	include/isp_dehaze.h	/^    HI_U32 hblk_num;$/;"	m	struct:hiDEHAZE_DBG_ATTR_S
head	component/isp/firmware/drv/isp_st.c	/^    struct osal_list_head head;$/;"	m	struct:hiLIST_ENTRY_S	typeref:struct:hiLIST_ENTRY_S::osal_list_head	file:
height	include/hi_mipi.h	/^    unsigned int height;$/;"	m	struct:__anon26
height	sample/common/loadbmp.h	/^    HI_U32    height;       \/* out *\/$/;"	m	struct:tag_OSD_Logo
hiACODEC_FS_E	include/acodec.h	/^typedef enum hiACODEC_FS_E {$/;"	g
hiACODEC_IOCTL_E	include/acodec.h	/^typedef enum hiACODEC_IOCTL_E {$/;"	g
hiACODEC_MIXER_E	include/acodec.h	/^typedef enum hiACODEC_MIXER_E {$/;"	g
hiACODEC_MODULE_PARAMS_S	include/hi_module_param.h	/^typedef struct hiACODEC_MODULE_PARAMS_S$/;"	s
hiADEC_ATTR_ADPCM_S	include/hi_comm_adec.h	/^typedef struct hiADEC_ATTR_ADPCM_S$/;"	s
hiADEC_ATTR_G711_S	include/hi_comm_adec.h	/^typedef struct hiADEC_ATTR_G711_S$/;"	s
hiADEC_ATTR_G726_S	include/hi_comm_adec.h	/^typedef struct hiADEC_ATTR_G726_S$/;"	s
hiADEC_ATTR_LPCM_S	include/hi_comm_adec.h	/^typedef struct hiADEC_ATTR_LPCM_S$/;"	s
hiADEC_CH_ATTR_S	include/hi_comm_adec.h	/^typedef struct hiADEC_CH_ATTR_S $/;"	s
hiADEC_DECODER_S	include/hi_comm_adec.h	/^typedef struct hiADEC_DECODER_S$/;"	s
hiADEC_MODE_E	include/hi_comm_adec.h	/^typedef enum hiADEC_MODE_E$/;"	g
hiADPCM_TYPE_E	include/hi_comm_aio.h	/^typedef enum hiADPCM_TYPE_E$/;"	g
hiADPT_SCENEAUTO_3DNR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_3DNR_S$/;"	s
hiADPT_SCENEAUTO_ACM_ATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_ACM_ATTR_S$/;"	s
hiADPT_SCENEAUTO_AEATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_AEATTR_S$/;"	s
hiADPT_SCENEAUTO_AEROUTE_NODE_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_AEROUTE_NODE_S$/;"	s
hiADPT_SCENEAUTO_AEROUTE_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_AEROUTE_S$/;"	s
hiADPT_SCENEAUTO_CCM_ATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_CCM_ATTR_S$/;"	s
hiADPT_SCENEAUTO_DCIPARAM_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_DCIPARAM_S$/;"	s
hiADPT_SCENEAUTO_DEFOG_ATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_DEFOG_ATTR_S$/;"	s
hiADPT_SCENEAUTO_DEMOSAIC_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_DEMOSAIC_S$/;"	s
hiADPT_SCENEAUTO_DIS_ATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_DIS_ATTR_S$/;"	s
hiADPT_SCENEAUTO_DP_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_DP_S$/;"	s
hiADPT_SCENEAUTO_DRCATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_DRCATTR_S$/;"	s
hiADPT_SCENEAUTO_EXPOSUREINFO_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_EXPOSUREINFO_S$/;"	s
hiADPT_SCENEAUTO_FPN_ATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_FPN_ATTR_S$/;"	s
hiADPT_SCENEAUTO_GAMMA_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_GAMMA_S$/;"	s
hiADPT_SCENEAUTO_H264TRANS_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_H264TRANS_S$/;"	s
hiADPT_SCENEAUTO_H264_DEBLOCK_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_H264_DEBLOCK_S$/;"	s
hiADPT_SCENEAUTO_H264_RCPARAM_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_H264_RCPARAM_S$/;"	s
hiADPT_SCENEAUTO_H265_FACE_CFG_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_H265_FACE_CFG_S$/;"	s
hiADPT_SCENEAUTO_H265_RCPARAM_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_H265_RCPARAM_S$/;"	s
hiADPT_SCENEAUTO_PUBATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_PUBATTR_S$/;"	s
hiADPT_SCENEAUTO_RGBIRPARAM_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_RGBIRPARAM_S$/;"	s
hiADPT_SCENEAUTO_SATURATION_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_SATURATION_S$/;"	s
hiADPT_SCENEAUTO_SHARPEN_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_SHARPEN_S$/;"	s
hiADPT_SCENEAUTO_STATEINFO_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_STATEINFO_S$/;"	s
hiADPT_SCENEAUTO_VENC_ATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_VENC_ATTR_S$/;"	s
hiADPT_SCENEAUTO_WB_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_WB_S$/;"	s
hiADPT_SCENEAUTO_WDRATTR_S	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef struct hiADPT_SCENEAUTO_WDRATTR_S$/;"	s
hiADPT_VENC_RCMODE_E	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^typedef enum hiADPT_VENC_RCMODE_E$/;"	g
hiAEC_FRAME_S	include/hi_comm_aio.h	/^typedef struct hiAEC_FRAME_S$/;"	s
hiAENC_ATTR_ADPCM_S	include/hi_comm_aenc.h	/^typedef struct hiAENC_ATTR_ADPCM_S$/;"	s
hiAENC_ATTR_G711_S	include/hi_comm_aenc.h	/^typedef struct hiAENC_ATTR_G711_S$/;"	s
hiAENC_ATTR_G726_S	include/hi_comm_aenc.h	/^typedef struct hiAENC_ATTR_G726_S$/;"	s
hiAENC_ATTR_LPCM_S	include/hi_comm_aenc.h	/^typedef struct hiAENC_ATTR_LPCM_S$/;"	s
hiAENC_CHN_ATTR_S	include/hi_comm_aenc.h	/^typedef struct hiAENC_CHN_ATTR_S $/;"	s
hiAENC_ENCODER_S	include/hi_comm_aenc.h	/^typedef struct hiAENC_ENCODER_S$/;"	s
hiAE_ACCURACY_E	component/isp/3a/include/hi_ae_comm.h	/^typedef enum hiAE_ACCURACY_E$/;"	g
hiAE_ACCURACY_E	include/hi_ae_comm.h	/^typedef enum hiAE_ACCURACY_E$/;"	g
hiAE_ACCURACY_S	component/isp/3a/include/hi_ae_comm.h	/^typedef struct hiAE_ACCURACY_S$/;"	s
hiAE_ACCURACY_S	include/hi_ae_comm.h	/^typedef struct hiAE_ACCURACY_S$/;"	s
hiAE_CTRL_CMD_E	component/isp/3a/include/hi_ae_comm.h	/^typedef enum hiAE_CTRL_CMD_E$/;"	g
hiAE_CTRL_CMD_E	include/hi_ae_comm.h	/^typedef enum hiAE_CTRL_CMD_E$/;"	g
hiAE_DBG_ATTR_S	component/isp/3a/include/hi_ae_comm.h	/^typedef struct hiAE_DBG_ATTR_S$/;"	s
hiAE_DBG_ATTR_S	include/hi_ae_comm.h	/^typedef struct hiAE_DBG_ATTR_S$/;"	s
hiAE_DBG_STATUS_S	component/isp/3a/include/hi_ae_comm.h	/^typedef struct hiAE_DBG_STATUS_S$/;"	s
hiAE_DBG_STATUS_S	include/hi_ae_comm.h	/^typedef struct hiAE_DBG_STATUS_S$/;"	s
hiAE_FSWDR_ATTR_S	component/isp/3a/include/hi_ae_comm.h	/^typedef struct hiAE_FSWDR_ATTR_S$/;"	s
hiAE_FSWDR_ATTR_S	include/hi_ae_comm.h	/^typedef struct hiAE_FSWDR_ATTR_S$/;"	s
hiAE_SENSOR_DEFAULT_S	component/isp/3a/include/hi_ae_comm.h	/^typedef struct hiAE_SENSOR_DEFAULT_S$/;"	s
hiAE_SENSOR_DEFAULT_S	include/hi_ae_comm.h	/^typedef struct hiAE_SENSOR_DEFAULT_S$/;"	s
hiAE_SENSOR_EXP_FUNC_S	component/isp/3a/include/hi_ae_comm.h	/^typedef struct hiAE_SENSOR_EXP_FUNC_S$/;"	s
hiAE_SENSOR_EXP_FUNC_S	include/hi_ae_comm.h	/^typedef struct hiAE_SENSOR_EXP_FUNC_S$/;"	s
hiAE_SENSOR_REGISTER_S	component/isp/3a/include/hi_ae_comm.h	/^typedef struct hiAE_SENSOR_REGISTER_S$/;"	s
hiAE_SENSOR_REGISTER_S	include/hi_ae_comm.h	/^typedef struct hiAE_SENSOR_REGISTER_S$/;"	s
hiAIO_ATTR_S	include/hi_comm_aio.h	/^typedef struct hiAIO_ATTR_S$/;"	s
hiAIO_MODE_E	include/hi_comm_aio.h	/^typedef enum hiAIO_MODE_E$/;"	g
hiAIO_RESMP_INFO_S	include/hi_comm_aio.h	/^typedef struct hiAIO_RESMP_INFO_S$/;"	s
hiAIO_SOUND_MODE_E	include/hi_comm_aio.h	/^typedef enum hiAIO_SOUND_MODE_E$/;"	g
hiAI_AEC_CONFIG_S	include/hi_comm_aio.h	/^typedef struct hiAI_AEC_CONFIG_S$/;"	s
hiAI_CHN_PARAM_S	include/hi_comm_aio.h	/^typedef struct hiAI_CHN_PARAM_S$/;"	s
hiAI_HDR_CONFIG_S	include/hi_comm_aio.h	/^typedef struct hiAI_HDR_CONFIG_S$/;"	s
hiAI_RNR_CONFIG_S	include/hi_comm_aio.h	/^typedef struct hiAI_RNR_CONFIG_S$/;"	s
hiAI_VQE_CONFIG_S	include/hi_comm_aio.h	/^typedef struct hiAI_VQE_CONFIG_S$/;"	s
hiALG_LIB_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiALG_LIB_S$/;"	s
hiALG_LIB_S	include/hi_comm_3a.h	/^typedef struct hiALG_LIB_S$/;"	s
hiAO_CHN_STATE_S	include/hi_comm_aio.h	/^typedef struct hiAO_CHN_STATE_S$/;"	s
hiAO_VQE_CONFIG_S	include/hi_comm_aio.h	/^typedef struct hiAO_VQE_CONFIG_S$/;"	s
hiAREA_S	include/hi_comm_video.h	/^typedef struct hiAREA_S$/;"	s
hiAUDIO_AEC_MODE_E	include/hi_comm_aio.h	/^typedef enum hiAUDIO_AEC_MODE_E$/;"	g
hiAUDIO_AGC_CONFIG_S	include/hi_comm_aio.h	/^typedef struct hiAUDIO_AGC_CONFIG_S$/;"	s
hiAUDIO_ANR_CONFIG_S	include/hi_comm_aio.h	/^typedef struct hiAUDIO_ANR_CONFIG_S$/;"	s
hiAUDIO_BIT_WIDTH_E	include/hi_comm_aio.h	/^typedef enum hiAUDIO_BIT_WIDTH_E$/;"	g
hiAUDIO_CLKDIR_E	include/hi_comm_aio.h	/^typedef enum hiAUDIO_CLKDIR_E$/;"	g
hiAUDIO_EQ_CONFIG_S	include/hi_comm_aio.h	/^typedef struct hiAUDIO_EQ_CONFIG_S$/;"	s
hiAUDIO_FADE_RATE_E	include/hi_comm_aio.h	/^typedef enum hiAUDIO_FADE_RATE_E$/;"	g
hiAUDIO_FADE_S	include/hi_comm_aio.h	/^typedef struct hiAUDIO_FADE_S$/;"	s
hiAUDIO_FILE_STATUS_S	include/hi_comm_aio.h	/^typedef struct hiAUDIO_FILE_STATUS_S$/;"	s
hiAUDIO_FRAME_COMBINE_S	include/hi_comm_aio.h	/^typedef struct hiAUDIO_FRAME_COMBINE_S$/;"	s
hiAUDIO_FRAME_INFO_S	include/hi_comm_aio.h	/^typedef struct hiAUDIO_FRAME_INFO_S$/;"	s
hiAUDIO_FRAME_S	include/hi_comm_aio.h	/^typedef struct hiAUDIO_FRAME_S$/;"	s
hiAUDIO_HPF_CONFIG_S	include/hi_comm_aio.h	/^typedef struct hiAUDIO_HPF_CONFIG_S$/;"	s
hiAUDIO_HPF_FREQ_E	include/hi_comm_aio.h	/^typedef enum hiAUDIO_HPF_FREQ_E$/;"	g
hiAUDIO_RESAMPLE_ATTR_S	include/hi_comm_aio.h	/^typedef struct hiAUDIO_RESAMPLE_ATTR_S$/;"	s
hiAUDIO_SAMPLE_RATE_E	include/hi_comm_aio.h	/^typedef enum hiAUDIO_SAMPLE_RATE_E $/;"	g
hiAUDIO_SAVE_FILE_INFO_S	include/hi_comm_aio.h	/^typedef struct hiAUDIO_SAVE_FILE_INFO_S$/;"	s
hiAUDIO_STREAM_S	include/hi_comm_aio.h	/^typedef struct hiAUDIO_STREAM_S $/;"	s
hiAUDIO_TRACK_MODE_E	include/hi_comm_aio.h	/^typedef enum hiAUDIO_TRACK_MODE_E$/;"	g
hiAWB_AGC_TABLE_S	component/isp/3a/include/hi_awb_comm.h	/^typedef struct hiAWB_AGC_TABLE_S$/;"	s
hiAWB_AGC_TABLE_S	include/hi_awb_comm.h	/^typedef struct hiAWB_AGC_TABLE_S$/;"	s
hiAWB_CCM_S	component/isp/3a/include/hi_awb_comm.h	/^typedef struct hiAWB_CCM_S$/;"	s
hiAWB_CCM_S	include/hi_awb_comm.h	/^typedef struct hiAWB_CCM_S$/;"	s
hiAWB_CTRL_CMD_E	component/isp/3a/include/hi_awb_comm.h	/^typedef enum hiAWB_CTRL_CMD_E$/;"	g
hiAWB_CTRL_CMD_E	include/hi_awb_comm.h	/^typedef enum hiAWB_CTRL_CMD_E$/;"	g
hiAWB_DBG_ATTR_S	component/isp/3a/include/hi_awb_comm.h	/^typedef struct hiAWB_DBG_ATTR_S$/;"	s
hiAWB_DBG_ATTR_S	include/hi_awb_comm.h	/^typedef struct hiAWB_DBG_ATTR_S$/;"	s
hiAWB_DBG_STATUS_S	component/isp/3a/include/hi_awb_comm.h	/^typedef struct hiAWB_DBG_STATUS_S$/;"	s
hiAWB_DBG_STATUS_S	include/hi_awb_comm.h	/^typedef struct hiAWB_DBG_STATUS_S$/;"	s
hiAWB_SENSOR_DEFAULT_S	component/isp/3a/include/hi_awb_comm.h	/^typedef struct hiAWB_SENSOR_DEFAULT_S$/;"	s
hiAWB_SENSOR_DEFAULT_S	include/hi_awb_comm.h	/^typedef struct hiAWB_SENSOR_DEFAULT_S$/;"	s
hiAWB_SENSOR_EXP_FUNC_S	component/isp/3a/include/hi_awb_comm.h	/^typedef struct hiAWB_SENSOR_EXP_FUNC_S$/;"	s
hiAWB_SENSOR_EXP_FUNC_S	include/hi_awb_comm.h	/^typedef struct hiAWB_SENSOR_EXP_FUNC_S$/;"	s
hiAWB_SENSOR_REGISTER_S	component/isp/3a/include/hi_awb_comm.h	/^typedef struct hiAWB_SENSOR_REGISTER_S$/;"	s
hiAWB_SENSOR_REGISTER_S	include/hi_awb_comm.h	/^typedef struct hiAWB_SENSOR_REGISTER_S$/;"	s
hiAWB_ZONE_DBG_S	component/isp/3a/include/hi_awb_comm.h	/^typedef struct hiAWB_ZONE_DBG_S$/;"	s
hiAWB_ZONE_DBG_S	include/hi_awb_comm.h	/^typedef struct hiAWB_ZONE_DBG_S$/;"	s
hiBIND_RECEIVER_INFO_S	component/isp/firmware/drv/mkp_sys.h	/^typedef struct hiBIND_RECEIVER_INFO_S$/;"	s
hiBIND_SENDER_INFO_S	component/isp/firmware/drv/mkp_sys.h	/^typedef struct hiBIND_SENDER_INFO_S$/;"	s
hiBITMAP_S	include/hi_comm_video.h	/^typedef struct hiBITMAP_S$/;"	s
hiBORDER_S	include/hi_common.h	/^typedef struct hiBORDER_S$/;"	s
hiBT656_FIELD_POLAR_E	include/hi_comm_vi.h	/^typedef enum hiBT656_FIELD_POLAR_E$/;"	g
hiBT656_FIXCODE_E	include/hi_comm_vi.h	/^typedef enum hiBT656_FIXCODE_E$/;"	g
hiCOEFF_LEVEL_E	include/hi_comm_sys.h	/^typedef enum hiCOEFF_LEVEL_E$/;"	g
hiCOMPRESS_MODE_E	include/hi_comm_video.h	/^typedef enum hiCOMPRESS_MODE_E$/;"	g
hiCOVEREX_CHN_ATTR_S	include/hi_comm_region.h	/^typedef struct hiCOVEREX_CHN_ATTR_S$/;"	s
hiCOVER_CHN_ATTR_S	include/hi_comm_region.h	/^typedef struct hiCOVER_CHN_ATTR_S$/;"	s
hiCROP_INFO_S	include/hi_common.h	/^typedef struct hiCROP_INFO_S$/;"	s
hiDEHAZE_DBG_ATTR_S	component/isp/defog/isp_dehaze.h	/^typedef struct hiDEHAZE_DBG_ATTR_S$/;"	s
hiDEHAZE_DBG_ATTR_S	include/isp_dehaze.h	/^typedef struct hiDEHAZE_DBG_ATTR_S$/;"	s
hiDEHAZE_DBG_CTRL_S	component/isp/defog/isp_dehaze.h	/^typedef struct hiDEHAZE_DBG_CTRL_S$/;"	s
hiDEHAZE_DBG_CTRL_S	include/isp_dehaze.h	/^typedef struct hiDEHAZE_DBG_CTRL_S$/;"	s
hiDEHAZE_DBG_STATUS_S	component/isp/defog/isp_dehaze.h	/^typedef struct hiDEHAZE_DBG_STATUS_S$/;"	s
hiDEHAZE_DBG_STATUS_S	include/isp_dehaze.h	/^typedef struct hiDEHAZE_DBG_STATUS_S$/;"	s
hiDRC_HIST_WEIGHT_CALC_S	component/isp/firmware/src/algorithms/isp_drc.c	/^typedef struct hiDRC_HIST_WEIGHT_CALC_S$/;"	s	file:
hiDUMP_MEMBUF_S	tools/vou_chn_dump.c	/^typedef struct hiDUMP_MEMBUF_S$/;"	s	file:
hiDUMP_MEMBUF_S	tools/vou_screen_dump.c	/^typedef struct hiDUMP_MEMBUF_S$/;"	s	file:
hiDUMP_MEMBUF_S	tools/vpss_chn_dump.c	/^typedef struct hiDUMP_MEMBUF_S$/;"	s	file:
hiDUMP_MEMBUF_S	tools/vpss_src_dump.c	/^typedef struct hiDUMP_MEMBUF_S$/;"	s	file:
hiDehze_CTRL_CMD_E	component/isp/defog/isp_dehaze.h	/^typedef enum hiDehze_CTRL_CMD_E$/;"	g
hiDehze_CTRL_CMD_E	include/isp_dehaze.h	/^typedef enum hiDehze_CTRL_CMD_E$/;"	g
hiEN_ADEC_ERR_CODE_E	include/hi_comm_adec.h	/^typedef enum hiEN_ADEC_ERR_CODE_E$/;"	g
hiEN_AENC_ERR_CODE_E	include/hi_comm_aenc.h	/^typedef enum hiEN_AENC_ERR_CODE_E$/;"	g
hiEN_AIO_ERR_CODE_E	include/hi_comm_aio.h	/^typedef enum hiEN_AIO_ERR_CODE_E$/;"	g
hiEN_ERR_CODE_E	include/hi_errno.h	/^typedef enum hiEN_ERR_CODE_E$/;"	g
hiEN_FD_ERR_CODE_E	include/hi_comm_ive.h	/^typedef enum hiEN_FD_ERR_CODE_E$/;"	g
hiEN_IVE_ERR_CODE_E	include/hi_comm_ive.h	/^typedef enum hiEN_IVE_ERR_CODE_E$/;"	g
hiEN_VIU_ERR_CODE_E	include/hi_comm_vi.h	/^typedef enum hiEN_VIU_ERR_CODE_E$/;"	g
hiEN_VOU_ERR_CODE_E	include/hi_comm_vo.h	/^typedef enum hiEN_VOU_ERR_CODE_E$/;"	g
hiERR_LEVEL_E	include/hi_errno.h	/^typedef enum hiERR_LEVEL_E$/;"	g
hiFISHEYE_ATTR_S	include/hi_comm_fisheye.h	/^typedef struct hiFISHEYE_ATTR_S$/;"	s
hiFISHEYE_CONFIG_S	include/hi_comm_fisheye.h	/^typedef struct hiFISHEYE_CONFIG_S$/;"	s
hiFISHEYE_JOB_CONFIG_S	include/hi_comm_fisheye.h	/^typedef struct hiFISHEYE_JOB_CONFIG_S$/;"	s
hiFISHEYE_MODULE_PARAMS_S	include/hi_module_param.h	/^typedef struct hiFISHEYE_MODULE_PARAMS_S$/;"	s
hiFISHEYE_MOUNT_MODE_E	include/hi_comm_fisheye.h	/^typedef enum hiFISHEYE_MOUNT_MODE_E$/;"	g
hiFISHEYE_REGION_ATTR_S	include/hi_comm_fisheye.h	/^typedef struct hiFISHEYE_REGION_ATTR_S$/;"	s
hiFISHEYE_TASK_ATTR_S	include/hi_comm_fisheye.h	/^typedef struct hiFISHEYE_TASK_ATTR_S$/;"	s
hiFISHEYE_VIEW_MODE_E	include/hi_comm_fisheye.h	/^typedef enum hiFISHEYE_VIEW_MODE_E$/;"	g
hiFPS_CTRL_S	include/hi_math.h	/^typedef struct hiFPS_CTRL_S$/;"	s
hiFRAME_FLASH_TYPE_E	include/hi_comm_video.h	/^typedef enum hiFRAME_FLASH_TYPE_E$/;"	g
hiFRAME_STATE_E	include/hi_comm_video.h	/^typedef enum hiFRAME_STATE_E$/;"	g
hiFRAME_SUPPLEMENT_INFO_S	include/hi_comm_video.h	/^typedef struct hiFRAME_SUPPLEMENT_INFO_S$/;"	s
hiG726_BPS_E	include/hi_comm_aio.h	/^typedef enum hiG726_BPS_E$/;"	g
hiH264E_IDR_PIC_ID_MODE_E	include/hi_comm_venc.h	/^typedef enum hiH264E_IDR_PIC_ID_MODE_E$/;"	g
hiH264E_NALU_TYPE_E	include/hi_comm_venc.h	/^typedef enum hiH264E_NALU_TYPE_E$/;"	g
hiH264E_REFSLICE_TYPE_E	include/hi_comm_venc.h	/^typedef enum hiH264E_REFSLICE_TYPE_E$/;"	g
hiH264E_REF_TYPE_E	include/hi_comm_venc.h	/^typedef enum hiH264E_REF_TYPE_E$/;"	g
hiH265E_NALU_TYPE_E	include/hi_comm_venc.h	/^typedef enum hiH265E_NALU_TYPE_E$/;"	g
hiHIFB_DEFLICKER_S	include/hifb.h	/^typedef struct hiHIFB_DEFLICKER_S$/;"	s
hiHIFB_MODULE_PARAMS_S	include/hifb.h	/^typedef struct hiHIFB_MODULE_PARAMS_S$/;"	s
hiHI_ISP_CSC_ATTR	component/isp/firmware/src/algorithms/isp_csc.c	/^typedef struct hiHI_ISP_CSC_ATTR$/;"	s	file:
hiHI_ISP_UVNR_ATTR	component/isp/firmware/src/algorithms/isp_uvnr.c	/^typedef struct hiHI_ISP_UVNR_ATTR$/;"	s	file:
hiHI_UNF_CIPHER_ALG_E	include/hi_unf_cipher.h	/^typedef enum hiHI_UNF_CIPHER_ALG_E$/;"	g
hiHI_UNF_CIPHER_BIT_WIDTH_E	include/hi_unf_cipher.h	/^typedef enum hiHI_UNF_CIPHER_BIT_WIDTH_E$/;"	g
hiHI_UNF_CIPHER_CTRL_CHANGE_FLAG_S	include/hi_unf_cipher.h	/^typedef struct hiHI_UNF_CIPHER_CTRL_CHANGE_FLAG_S$/;"	s
hiHI_UNF_CIPHER_CTRL_S	include/hi_unf_cipher.h	/^typedef struct hiHI_UNF_CIPHER_CTRL_S$/;"	s
hiHI_UNF_CIPHER_DATA_S	include/hi_unf_cipher.h	/^typedef struct hiHI_UNF_CIPHER_DATA_S$/;"	s
hiHI_UNF_CIPHER_HASH_TYPE_E	include/hi_unf_cipher.h	/^typedef enum hiHI_UNF_CIPHER_HASH_TYPE_E$/;"	g
hiHI_UNF_CIPHER_KEY_LENGTH_E	include/hi_unf_cipher.h	/^typedef enum hiHI_UNF_CIPHER_KEY_LENGTH_E$/;"	g
hiHI_UNF_CIPHER_KEY_SRC_E	include/hi_unf_cipher.h	/^typedef enum hiHI_UNF_CIPHER_KEY_SRC_E$/;"	g
hiHI_UNF_CIPHER_RSA_ENC_SCHEME_E	include/hi_unf_cipher.h	/^typedef enum hiHI_UNF_CIPHER_RSA_ENC_SCHEME_E$/;"	g
hiHI_UNF_CIPHER_RSA_SIGN_SCHEME_E	include/hi_unf_cipher.h	/^typedef enum hiHI_UNF_CIPHER_RSA_SIGN_SCHEME_E$/;"	g
hiHI_UNF_CIPHER_WORK_MODE_E	include/hi_unf_cipher.h	/^typedef enum hiHI_UNF_CIPHER_WORK_MODE_E$/;"	g
hiHI_VREG_ADDR_S	component/isp/firmware/vreg/hi_vreg.c	/^typedef struct hiHI_VREG_ADDR_S$/;"	s	file:
hiHI_VREG_S	component/isp/firmware/vreg/hi_vreg.c	/^typedef struct hiHI_VREG_S$/;"	s	file:
hiI2C_DATA_S	include/hi_i2c.h	/^typedef struct hiI2C_DATA_S$/;"	s
hiINVERT_COLOR_MODE_E	include/hi_comm_region.h	/^typedef enum hiINVERT_COLOR_MODE_E$/;"	g
hiIOC_NR_ISP_E	component/isp/firmware/drv/mkp_isp.h	/^typedef enum hiIOC_NR_ISP_E$/;"	g
hiIOC_NR_SYS_E	component/isp/firmware/drv/mkp_sys.h	/^typedef enum hiIOC_NR_SYS_E$/;"	g
hiIOC_NR_VIU_E	component/isp/firmware/drv/mkp_vi.h	/^typedef enum hiIOC_NR_VIU_E$/;"	g
hiIOC_NR_VREG_E	component/isp/firmware/vreg/hi_drv_vreg.h	/^typedef enum hiIOC_NR_VREG_E$/;"	g
hiISP_ACM_MODE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_ACM_MODE_E$/;"	g
hiISP_ACM_MODE_E	include/hi_comm_isp.h	/^typedef enum hiISP_ACM_MODE_E$/;"	g
hiISP_AE_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AE_ATTR_S$/;"	s
hiISP_AE_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_AE_ATTR_S$/;"	s
hiISP_AE_DELAY_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AE_DELAY_S$/;"	s
hiISP_AE_DELAY_S	include/hi_comm_isp.h	/^typedef struct hiISP_AE_DELAY_S$/;"	s
hiISP_AE_EXP_FUNC_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AE_EXP_FUNC_S$/;"	s
hiISP_AE_EXP_FUNC_S	include/hi_comm_3a.h	/^typedef struct hiISP_AE_EXP_FUNC_S$/;"	s
hiISP_AE_HIST_SWITCH_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_AE_HIST_SWITCH_E$/;"	g
hiISP_AE_HIST_SWITCH_E	include/hi_comm_isp.h	/^typedef enum hiISP_AE_HIST_SWITCH_E$/;"	g
hiISP_AE_INFO_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AE_INFO_S$/;"	s
hiISP_AE_INFO_S	include/hi_comm_3a.h	/^typedef struct hiISP_AE_INFO_S$/;"	s
hiISP_AE_MODE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_AE_MODE_E$/;"	g
hiISP_AE_MODE_E	include/hi_comm_isp.h	/^typedef enum hiISP_AE_MODE_E$/;"	g
hiISP_AE_PARAM_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AE_PARAM_S$/;"	s
hiISP_AE_PARAM_S	include/hi_comm_3a.h	/^typedef struct hiISP_AE_PARAM_S$/;"	s
hiISP_AE_RANGE_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AE_RANGE_S$/;"	s
hiISP_AE_RANGE_S	include/hi_comm_isp.h	/^typedef struct hiISP_AE_RANGE_S$/;"	s
hiISP_AE_REGISTER_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AE_REGISTER_S$/;"	s
hiISP_AE_REGISTER_S	include/hi_comm_3a.h	/^typedef struct hiISP_AE_REGISTER_S$/;"	s
hiISP_AE_REG_CFG_1_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_AE_REG_CFG_1_S$/;"	s
hiISP_AE_REG_CFG_2_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_AE_REG_CFG_2_S$/;"	s
hiISP_AE_RESULT_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AE_RESULT_S$/;"	s
hiISP_AE_RESULT_S	include/hi_comm_3a.h	/^typedef struct hiISP_AE_RESULT_S$/;"	s
hiISP_AE_ROUTE_EX_NODE_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AE_ROUTE_EX_NODE_S$/;"	s
hiISP_AE_ROUTE_EX_NODE_S	include/hi_comm_isp.h	/^typedef struct hiISP_AE_ROUTE_EX_NODE_S$/;"	s
hiISP_AE_ROUTE_EX_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AE_ROUTE_EX_S$/;"	s
hiISP_AE_ROUTE_EX_S	include/hi_comm_isp.h	/^typedef struct hiISP_AE_ROUTE_EX_S$/;"	s
hiISP_AE_ROUTE_NODE_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AE_ROUTE_NODE_S$/;"	s
hiISP_AE_ROUTE_NODE_S	include/hi_comm_isp.h	/^typedef struct hiISP_AE_ROUTE_NODE_S$/;"	s
hiISP_AE_ROUTE_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AE_ROUTE_S$/;"	s
hiISP_AE_ROUTE_S	include/hi_comm_isp.h	/^typedef struct hiISP_AE_ROUTE_S$/;"	s
hiISP_AE_STATISTICS_CFG_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AE_STATISTICS_CFG_S$/;"	s
hiISP_AE_STATISTICS_CFG_S	include/hi_comm_isp.h	/^typedef struct hiISP_AE_STATISTICS_CFG_S$/;"	s
hiISP_AE_STATISTICS_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AE_STATISTICS_S$/;"	s
hiISP_AE_STATISTICS_S	include/hi_comm_isp.h	/^typedef struct hiISP_AE_STATISTICS_S$/;"	s
hiISP_AE_STAT_1_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AE_STAT_1_S$/;"	s
hiISP_AE_STAT_1_S	include/hi_comm_3a.h	/^typedef struct hiISP_AE_STAT_1_S$/;"	s
hiISP_AE_STAT_2_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AE_STAT_2_S$/;"	s
hiISP_AE_STAT_2_S	include/hi_comm_3a.h	/^typedef struct hiISP_AE_STAT_2_S$/;"	s
hiISP_AE_STAT_3_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AE_STAT_3_S$/;"	s
hiISP_AE_STAT_3_S	include/hi_comm_3a.h	/^typedef struct hiISP_AE_STAT_3_S$/;"	s
hiISP_AE_STAT_4_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AE_STAT_4_S$/;"	s
hiISP_AE_STAT_4_S	include/hi_comm_3a.h	/^typedef struct hiISP_AE_STAT_4_S$/;"	s
hiISP_AE_STAT_5_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AE_STAT_5_S$/;"	s
hiISP_AE_STAT_5_S	include/hi_comm_3a.h	/^typedef struct hiISP_AE_STAT_5_S$/;"	s
hiISP_AE_STAT_ATTR_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AE_STAT_ATTR_S$/;"	s
hiISP_AE_STAT_ATTR_S	include/hi_comm_3a.h	/^typedef struct hiISP_AE_STAT_ATTR_S$/;"	s
hiISP_AE_STRATEGY_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_AE_STRATEGY_E$/;"	g
hiISP_AE_STRATEGY_E	include/hi_comm_isp.h	/^typedef enum hiISP_AE_STRATEGY_E$/;"	g
hiISP_AE_SWITCH_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_AE_SWITCH_E$/;"	g
hiISP_AE_SWITCH_E	include/hi_comm_isp.h	/^typedef enum hiISP_AE_SWITCH_E$/;"	g
hiISP_AF_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AF_ATTR_S$/;"	s
hiISP_AF_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_AF_ATTR_S$/;"	s
hiISP_AF_CFG_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AF_CFG_S$/;"	s
hiISP_AF_CFG_S	include/hi_comm_isp.h	/^typedef struct hiISP_AF_CFG_S$/;"	s
hiISP_AF_EXP_FUNC_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AF_EXP_FUNC_S$/;"	s
hiISP_AF_EXP_FUNC_S	include/hi_comm_3a.h	/^typedef struct hiISP_AF_EXP_FUNC_S$/;"	s
hiISP_AF_FV_PARAM_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AF_FV_PARAM_S$/;"	s
hiISP_AF_FV_PARAM_S	include/hi_comm_isp.h	/^typedef struct hiISP_AF_FV_PARAM_S$/;"	s
hiISP_AF_H_PARAM_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AF_H_PARAM_S$/;"	s
hiISP_AF_H_PARAM_S	include/hi_comm_isp.h	/^typedef struct hiISP_AF_H_PARAM_S$/;"	s
hiISP_AF_INFO_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AF_INFO_S$/;"	s
hiISP_AF_INFO_S	include/hi_comm_3a.h	/^typedef struct hiISP_AF_INFO_S$/;"	s
hiISP_AF_PARAM_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AF_PARAM_S$/;"	s
hiISP_AF_PARAM_S	include/hi_comm_3a.h	/^typedef struct hiISP_AF_PARAM_S$/;"	s
hiISP_AF_PEAK_MODE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_AF_PEAK_MODE_E$/;"	g
hiISP_AF_PEAK_MODE_E	include/hi_comm_isp.h	/^typedef enum hiISP_AF_PEAK_MODE_E$/;"	g
hiISP_AF_REGISTER_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AF_REGISTER_S$/;"	s
hiISP_AF_REGISTER_S	include/hi_comm_3a.h	/^typedef struct hiISP_AF_REGISTER_S$/;"	s
hiISP_AF_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_AF_REG_CFG_S$/;"	s
hiISP_AF_RESULT_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AF_RESULT_S$/;"	s
hiISP_AF_RESULT_S	include/hi_comm_3a.h	/^typedef struct hiISP_AF_RESULT_S$/;"	s
hiISP_AF_SQU_MODE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_AF_SQU_MODE_E$/;"	g
hiISP_AF_SQU_MODE_E	include/hi_comm_isp.h	/^typedef enum hiISP_AF_SQU_MODE_E$/;"	g
hiISP_AF_STATISTICS_POS_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_AF_STATISTICS_POS_E$/;"	g
hiISP_AF_STATISTICS_POS_E	include/hi_comm_isp.h	/^typedef enum hiISP_AF_STATISTICS_POS_E$/;"	g
hiISP_AF_STAT_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AF_STAT_S$/;"	s
hiISP_AF_STAT_S	include/hi_comm_3a.h	/^typedef struct hiISP_AF_STAT_S$/;"	s
hiISP_AF_V_PARAM_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AF_V_PARAM_S$/;"	s
hiISP_AF_V_PARAM_S	include/hi_comm_isp.h	/^typedef struct hiISP_AF_V_PARAM_S$/;"	s
hiISP_AF_ZONE_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AF_ZONE_S$/;"	s
hiISP_AF_ZONE_S	include/hi_comm_3a.h	/^typedef struct hiISP_AF_ZONE_S$/;"	s
hiISP_ALG_FUNC_S	component/isp/firmware/src/main/isp_main.h	/^typedef struct hiISP_ALG_FUNC_S$/;"	s
hiISP_ALG_MOD_E	component/isp/include/hi_comm_3a.h	/^typedef enum hiISP_ALG_MOD_E$/;"	g
hiISP_ALG_MOD_E	include/hi_comm_3a.h	/^typedef enum hiISP_ALG_MOD_E$/;"	g
hiISP_ALG_NODE_S	component/isp/firmware/src/main/isp_main.h	/^typedef struct hiISP_ALG_NODE_S$/;"	s
hiISP_ANTIFLICKER_MODE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_ANTIFLICKER_MODE_E$/;"	g
hiISP_ANTIFLICKER_MODE_E	include/hi_comm_isp.h	/^typedef enum hiISP_ANTIFLICKER_MODE_E$/;"	g
hiISP_ANTIFLICKER_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_ANTIFLICKER_S$/;"	s
hiISP_ANTIFLICKER_S	include/hi_comm_isp.h	/^typedef struct hiISP_ANTIFLICKER_S$/;"	s
hiISP_ANTI_FALSECOLOR_AUTO_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_ANTI_FALSECOLOR_AUTO_ATTR_S$/;"	s
hiISP_ANTI_FALSECOLOR_AUTO_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_ANTI_FALSECOLOR_AUTO_ATTR_S$/;"	s
hiISP_ANTI_FALSECOLOR_MANUAL_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_ANTI_FALSECOLOR_MANUAL_S$/;"	s
hiISP_ANTI_FALSECOLOR_MANUAL_S	include/hi_comm_isp.h	/^typedef struct hiISP_ANTI_FALSECOLOR_MANUAL_S$/;"	s
hiISP_ANTI_FALSECOLOR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_ANTI_FALSECOLOR_S$/;"	s
hiISP_ANTI_FALSECOLOR_S	include/hi_comm_isp.h	/^typedef struct hiISP_ANTI_FALSECOLOR_S$/;"	s
hiISP_AWB_ALG_TYPE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_AWB_ALG_TYPE_E$/;"	g
hiISP_AWB_ALG_TYPE_E	include/hi_comm_isp.h	/^typedef enum hiISP_AWB_ALG_TYPE_E$/;"	g
hiISP_AWB_ATTR_EX_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AWB_ATTR_EX_S$/;"	s
hiISP_AWB_ATTR_EX_S	include/hi_comm_isp.h	/^typedef struct hiISP_AWB_ATTR_EX_S$/;"	s
hiISP_AWB_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AWB_ATTR_S$/;"	s
hiISP_AWB_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_AWB_ATTR_S$/;"	s
hiISP_AWB_CBCR_TRACK_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AWB_CBCR_TRACK_ATTR_S$/;"	s
hiISP_AWB_CBCR_TRACK_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_AWB_CBCR_TRACK_ATTR_S$/;"	s
hiISP_AWB_CT_LIMIT_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AWB_CT_LIMIT_ATTR_S$/;"	s
hiISP_AWB_CT_LIMIT_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_AWB_CT_LIMIT_ATTR_S$/;"	s
hiISP_AWB_EXP_FUNC_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AWB_EXP_FUNC_S$/;"	s
hiISP_AWB_EXP_FUNC_S	include/hi_comm_3a.h	/^typedef struct hiISP_AWB_EXP_FUNC_S$/;"	s
hiISP_AWB_INFO_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AWB_INFO_S$/;"	s
hiISP_AWB_INFO_S	include/hi_comm_3a.h	/^typedef struct hiISP_AWB_INFO_S$/;"	s
hiISP_AWB_IN_OUT_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AWB_IN_OUT_ATTR_S$/;"	s
hiISP_AWB_IN_OUT_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_AWB_IN_OUT_ATTR_S$/;"	s
hiISP_AWB_LIGHTSOURCE_INFO_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AWB_LIGHTSOURCE_INFO_S$/;"	s
hiISP_AWB_LIGHTSOURCE_INFO_S	include/hi_comm_isp.h	/^typedef struct hiISP_AWB_LIGHTSOURCE_INFO_S$/;"	s
hiISP_AWB_LUM_HISTGRAM_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_AWB_LUM_HISTGRAM_ATTR_S$/;"	s
hiISP_AWB_LUM_HISTGRAM_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_AWB_LUM_HISTGRAM_ATTR_S$/;"	s
hiISP_AWB_MULTI_LS_TYPE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_AWB_MULTI_LS_TYPE_E$/;"	g
hiISP_AWB_MULTI_LS_TYPE_E	include/hi_comm_isp.h	/^typedef enum hiISP_AWB_MULTI_LS_TYPE_E$/;"	g
hiISP_AWB_PARAM_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AWB_PARAM_S$/;"	s
hiISP_AWB_PARAM_S	include/hi_comm_3a.h	/^typedef struct hiISP_AWB_PARAM_S$/;"	s
hiISP_AWB_RAW_STAT_ATTR_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AWB_RAW_STAT_ATTR_S$/;"	s
hiISP_AWB_RAW_STAT_ATTR_S	include/hi_comm_3a.h	/^typedef struct hiISP_AWB_RAW_STAT_ATTR_S$/;"	s
hiISP_AWB_REGISTER_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AWB_REGISTER_S$/;"	s
hiISP_AWB_REGISTER_S	include/hi_comm_3a.h	/^typedef struct hiISP_AWB_REGISTER_S$/;"	s
hiISP_AWB_REG_CFG_1_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_AWB_REG_CFG_1_S$/;"	s
hiISP_AWB_REG_CFG_2_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_AWB_REG_CFG_2_S$/;"	s
hiISP_AWB_REG_CFG_3_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_AWB_REG_CFG_3_S$/;"	s
hiISP_AWB_RESULT_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AWB_RESULT_S$/;"	s
hiISP_AWB_RESULT_S	include/hi_comm_3a.h	/^typedef struct hiISP_AWB_RESULT_S$/;"	s
hiISP_AWB_STAT_1_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AWB_STAT_1_S$/;"	s
hiISP_AWB_STAT_1_S	include/hi_comm_3a.h	/^typedef struct hiISP_AWB_STAT_1_S$/;"	s
hiISP_AWB_STAT_2_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AWB_STAT_2_S$/;"	s
hiISP_AWB_STAT_2_S	include/hi_comm_3a.h	/^typedef struct hiISP_AWB_STAT_2_S$/;"	s
hiISP_AWB_STAT_3_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AWB_STAT_3_S$/;"	s
hiISP_AWB_STAT_3_S	include/hi_comm_3a.h	/^typedef struct hiISP_AWB_STAT_3_S$/;"	s
hiISP_AWB_STAT_4_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AWB_STAT_4_S$/;"	s
hiISP_AWB_STAT_4_S	include/hi_comm_3a.h	/^typedef struct hiISP_AWB_STAT_4_S$/;"	s
hiISP_AWB_STAT_ATTR_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_AWB_STAT_ATTR_S$/;"	s
hiISP_AWB_STAT_ATTR_S	include/hi_comm_3a.h	/^typedef struct hiISP_AWB_STAT_ATTR_S$/;"	s
hiISP_BAYER_FORMAT_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_BAYER_FORMAT_E$/;"	g
hiISP_BAYER_FORMAT_E	include/hi_comm_isp.h	/^typedef enum hiISP_BAYER_FORMAT_E$/;"	g
hiISP_BIND_ATTR_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_BIND_ATTR_S$/;"	s
hiISP_BIND_ATTR_S	include/hi_comm_3a.h	/^typedef struct hiISP_BIND_ATTR_S$/;"	s
hiISP_BLACKLEVEL_S	component/isp/firmware/src/algorithms/isp_black_offset.c	/^typedef struct hiISP_BLACKLEVEL_S$/;"	s	file:
hiISP_BLACK_LEVEL_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_BLACK_LEVEL_S $/;"	s
hiISP_BLACK_LEVEL_S	include/hi_comm_isp.h	/^typedef struct hiISP_BLACK_LEVEL_S $/;"	s
hiISP_BLC_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_BLC_ATTR_S$/;"	s
hiISP_BLC_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_BLC_ATTR_S$/;"	s
hiISP_BUS_CALLBACK_S	component/isp/firmware/drv/isp_ext.h	/^typedef struct hiISP_BUS_CALLBACK_S$/;"	s
hiISP_BUS_TYPE_E	component/isp/firmware/drv/isp_ext.h	/^typedef enum hiISP_BUS_TYPE_E$/;"	g
hiISP_CAC_REG_CFG_S	component/isp/firmware/src/algorithms/isp_cac.c	/^typedef struct hiISP_CAC_REG_CFG_S$/;"	s	file:
hiISP_CMOS_BLACK_LEVEL_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_BLACK_LEVEL_S$/;"	s
hiISP_CMOS_BLACK_LEVEL_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_BLACK_LEVEL_S$/;"	s
hiISP_CMOS_COMPANDER_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_COMPANDER_S$/;"	s
hiISP_CMOS_COMPANDER_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_COMPANDER_S$/;"	s
hiISP_CMOS_DEFAULT_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_DEFAULT_S$/;"	s
hiISP_CMOS_DEFAULT_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_DEFAULT_S$/;"	s
hiISP_CMOS_DEMOSAIC_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_DEMOSAIC_S$/;"	s
hiISP_CMOS_DEMOSAIC_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_DEMOSAIC_S$/;"	s
hiISP_CMOS_DPC_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_DPC_S$/;"	s
hiISP_CMOS_DPC_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_DPC_S$/;"	s
hiISP_CMOS_DRC_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_DRC_S$/;"	s
hiISP_CMOS_DRC_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_DRC_S$/;"	s
hiISP_CMOS_GAMMAFE_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_GAMMAFE_S$/;"	s
hiISP_CMOS_GAMMAFE_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_GAMMAFE_S$/;"	s
hiISP_CMOS_GAMMA_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_GAMMA_S$/;"	s
hiISP_CMOS_GAMMA_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_GAMMA_S$/;"	s
hiISP_CMOS_GE_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_GE_S$/;"	s
hiISP_CMOS_GE_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_GE_S$/;"	s
hiISP_CMOS_IRPOS_TYPE_E	component/isp/include/hi_comm_sns.h	/^typedef enum hiISP_CMOS_IRPOS_TYPE_E$/;"	g
hiISP_CMOS_IRPOS_TYPE_E	include/hi_comm_sns.h	/^typedef enum hiISP_CMOS_IRPOS_TYPE_E$/;"	g
hiISP_CMOS_LSC_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_LSC_S$/;"	s
hiISP_CMOS_LSC_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_LSC_S$/;"	s
hiISP_CMOS_NOISE_TABLE_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_NOISE_TABLE_S$/;"	s
hiISP_CMOS_NOISE_TABLE_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_NOISE_TABLE_S$/;"	s
hiISP_CMOS_OP_TYPE_E	component/isp/include/hi_comm_sns.h	/^typedef enum hiISP_CMOS_OP_TYPE_E$/;"	g
hiISP_CMOS_OP_TYPE_E	include/hi_comm_sns.h	/^typedef enum hiISP_CMOS_OP_TYPE_E$/;"	g
hiISP_CMOS_RGBIR_ATTR_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_RGBIR_ATTR_S$/;"	s
hiISP_CMOS_RGBIR_ATTR_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_RGBIR_ATTR_S$/;"	s
hiISP_CMOS_RGBIR_CTRL_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_RGBIR_CTRL_S$/;"	s
hiISP_CMOS_RGBIR_CTRL_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_RGBIR_CTRL_S$/;"	s
hiISP_CMOS_RGBIR_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_RGBIR_S$/;"	s
hiISP_CMOS_RGBIR_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_RGBIR_S$/;"	s
hiISP_CMOS_RGBSHARPEN_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_RGBSHARPEN_S$/;"	s
hiISP_CMOS_RGBSHARPEN_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_RGBSHARPEN_S$/;"	s
hiISP_CMOS_SENSOR_IMAGE_MODE_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_SENSOR_IMAGE_MODE_S$/;"	s
hiISP_CMOS_SENSOR_IMAGE_MODE_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_SENSOR_IMAGE_MODE_S$/;"	s
hiISP_CMOS_SENSOR_MAX_RESOLUTION_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_SENSOR_MAX_RESOLUTION_S$/;"	s
hiISP_CMOS_SENSOR_MAX_RESOLUTION_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_SENSOR_MAX_RESOLUTION_S$/;"	s
hiISP_CMOS_SHADING_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_SHADING_S$/;"	s
hiISP_CMOS_SHADING_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_SHADING_S$/;"	s
hiISP_CMOS_UVNR_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_UVNR_S$/;"	s
hiISP_CMOS_UVNR_S	include/hi_comm_sns.h	/^typedef struct hiISP_CMOS_UVNR_S$/;"	s
hiISP_COLORMATRIX_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_COLORMATRIX_ATTR_S$/;"	s
hiISP_COLORMATRIX_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_COLORMATRIX_ATTR_S$/;"	s
hiISP_COLORMATRIX_AUTO_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_COLORMATRIX_AUTO_S$/;"	s
hiISP_COLORMATRIX_AUTO_S	include/hi_comm_isp.h	/^typedef struct hiISP_COLORMATRIX_AUTO_S$/;"	s
hiISP_COLORMATRIX_MANUAL_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_COLORMATRIX_MANUAL_S$/;"	s
hiISP_COLORMATRIX_MANUAL_S	include/hi_comm_isp.h	/^typedef struct hiISP_COLORMATRIX_MANUAL_S$/;"	s
hiISP_COLOR_TONE_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_COLOR_TONE_ATTR_S$/;"	s
hiISP_COLOR_TONE_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_COLOR_TONE_ATTR_S$/;"	s
hiISP_COMBINE_MODE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_COMBINE_MODE_E$/;"	g
hiISP_COMBINE_MODE_E	include/hi_comm_isp.h	/^typedef enum hiISP_COMBINE_MODE_E$/;"	g
hiISP_COMM_STAT_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_COMM_STAT_S$/;"	s
hiISP_COMPANDER_S	component/isp/firmware/src/algorithms/isp_compander.c	/^typedef struct hiISP_COMPANDER_S$/;"	s	file:
hiISP_CR_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_CR_ATTR_S$/;"	s
hiISP_CR_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_CR_ATTR_S$/;"	s
hiISP_CTRL_CMD_E	component/isp/include/hi_comm_3a.h	/^typedef enum hiISP_CTRL_CMD_E$/;"	g
hiISP_CTRL_CMD_E	include/hi_comm_3a.h	/^typedef enum hiISP_CTRL_CMD_E$/;"	g
hiISP_CTRL_PROC_WRITE_S	component/isp/include/hi_comm_3a.h	/^typedef struct hiISP_CTRL_PROC_WRITE_S$/;"	s
hiISP_CTRL_PROC_WRITE_S	include/hi_comm_3a.h	/^typedef struct hiISP_CTRL_PROC_WRITE_S$/;"	s
hiISP_CTX_S	component/isp/firmware/src/main/isp_main.h	/^typedef struct hiISP_CTX_S$/;"	s
hiISP_DBG_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_DBG_ATTR_S$/;"	s
hiISP_DBG_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_DBG_ATTR_S$/;"	s
hiISP_DBG_CTRL_S	component/isp/firmware/src/main/isp_debug.h	/^typedef struct hiISP_DBG_CTRL_S$/;"	s
hiISP_DBG_STATUS_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_DBG_STATUS_S$/;"	s
hiISP_DBG_STATUS_S	include/hi_comm_isp.h	/^typedef struct hiISP_DBG_STATUS_S$/;"	s
hiISP_DCFINFO_CTRL_S	component/isp/firmware/src/arch/hi3518e/isp_dcfinfo.h	/^typedef struct hiISP_DCFINFO_CTRL_S$/;"	s
hiISP_DCF_INFO_S	include/hi_comm_video.h	/^typedef struct hiISP_DCF_INFO_S$/;"	s
hiISP_DCF_UPDATE_INFO_S	include/hi_comm_video.h	/^typedef struct hiISP_DCF_UPDATE_INFO_S$/;"	s
hiISP_DCIRIS_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_DCIRIS_ATTR_S$/;"	s
hiISP_DCIRIS_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_DCIRIS_ATTR_S$/;"	s
hiISP_DEBUG_INFO_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_DEBUG_INFO_S$/;"	s
hiISP_DEBUG_INFO_S	include/hi_comm_isp.h	/^typedef struct hiISP_DEBUG_INFO_S$/;"	s
hiISP_DEFECT_PIXEL_S	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^typedef struct hiISP_DEFECT_PIXEL_S$/;"	s	file:
hiISP_DEFOG_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_DEFOG_ATTR_S$/;"	s
hiISP_DEFOG_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_DEFOG_ATTR_S$/;"	s
hiISP_DEFOG_AUTO_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_DEFOG_AUTO_ATTR_S$/;"	s
hiISP_DEFOG_AUTO_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_DEFOG_AUTO_ATTR_S$/;"	s
hiISP_DEFOG_MANUAL_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_DEFOG_MANUAL_ATTR_S$/;"	s
hiISP_DEFOG_MANUAL_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_DEFOG_MANUAL_ATTR_S$/;"	s
hiISP_DEHAZE_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_DEHAZE_REG_CFG_S$/;"	s
hiISP_DEHAZE_STAT_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_DEHAZE_STAT_S$/;"	s
hiISP_DEMOSAIC_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_DEMOSAIC_ATTR_S$/;"	s
hiISP_DEMOSAIC_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_DEMOSAIC_ATTR_S$/;"	s
hiISP_DEMOSAIC_CFG_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_DEMOSAIC_CFG_E$/;"	g
hiISP_DEMOSAIC_CFG_E	include/hi_comm_isp.h	/^typedef enum hiISP_DEMOSAIC_CFG_E$/;"	g
hiISP_DEMOSAIC_REG_CFG	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_DEMOSAIC_REG_CFG$/;"	s
hiISP_DEMOSAIC_S	component/isp/firmware/src/algorithms/isp_demosaic.c	/^typedef struct hiISP_DEMOSAIC_S$/;"	s	file:
hiISP_DIS_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_DIS_ATTR_S$/;"	s
hiISP_DIS_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_DIS_ATTR_S$/;"	s
hiISP_DP_DYNAMIC_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_DP_DYNAMIC_ATTR_S$/;"	s
hiISP_DP_DYNAMIC_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_DP_DYNAMIC_ATTR_S$/;"	s
hiISP_DP_DYNAMIC_AUTO_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_DP_DYNAMIC_AUTO_ATTR_S$/;"	s
hiISP_DP_DYNAMIC_AUTO_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_DP_DYNAMIC_AUTO_ATTR_S$/;"	s
hiISP_DP_DYNAMIC_MANUAL_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_DP_DYNAMIC_MANUAL_ATTR_S$/;"	s
hiISP_DP_DYNAMIC_MANUAL_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_DP_DYNAMIC_MANUAL_ATTR_S$/;"	s
hiISP_DP_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_DP_REG_CFG_S$/;"	s
hiISP_DP_STATIC_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_DP_STATIC_ATTR_S$/;"	s
hiISP_DP_STATIC_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_DP_STATIC_ATTR_S$/;"	s
hiISP_DP_STATIC_CALIBRATE_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_DP_STATIC_CALIBRATE_S$/;"	s
hiISP_DP_STATIC_CALIBRATE_S	include/hi_comm_isp.h	/^typedef struct hiISP_DP_STATIC_CALIBRATE_S$/;"	s
hiISP_DP_STAT_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_DP_STAT_S$/;"	s
hiISP_DRC_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_DRC_ATTR_S$/;"	s
hiISP_DRC_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_DRC_ATTR_S$/;"	s
hiISP_DRC_AUTO_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_DRC_AUTO_ATTR_S$/;"	s
hiISP_DRC_AUTO_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_DRC_AUTO_ATTR_S$/;"	s
hiISP_DRC_HIST_S	component/isp/firmware/src/algorithms/isp_drc.c	/^typedef struct hiISP_DRC_HIST_S$/;"	s	file:
hiISP_DRC_MANUAL_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_DRC_MANUAL_ATTR_S$/;"	s
hiISP_DRC_MANUAL_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_DRC_MANUAL_ATTR_S$/;"	s
hiISP_DRC_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_DRC_REG_CFG_S$/;"	s
hiISP_DRC_S	component/isp/firmware/src/algorithms/isp_drc.c	/^typedef struct hiISP_DRC_S$/;"	s	file:
hiISP_DRV_CTX_S	component/isp/firmware/drv/isp.h	/^typedef struct hiISP_DRV_CTX_S$/;"	s
hiISP_DRV_DBG_INFO_S	component/isp/firmware/drv/isp.h	/^typedef struct hiISP_DRV_DBG_INFO_S$/;"	s
hiISP_ERR_CODE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_ERR_CODE_E$/;"	g
hiISP_ERR_CODE_E	include/hi_comm_isp.h	/^typedef enum hiISP_ERR_CODE_E$/;"	g
hiISP_EXPORT_FUNC_S	component/isp/firmware/drv/isp_ext.h	/^typedef struct hiISP_EXPORT_FUNC_S$/;"	s
hiISP_EXPOSURE_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_EXPOSURE_ATTR_S$/;"	s
hiISP_EXPOSURE_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_EXPOSURE_ATTR_S$/;"	s
hiISP_EXP_INFO_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_EXP_INFO_S$/;"	s
hiISP_EXP_INFO_S	include/hi_comm_isp.h	/^typedef struct hiISP_EXP_INFO_S$/;"	s
hiISP_FMW_STATE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_FMW_STATE_E$/;"	g
hiISP_FMW_STATE_E	include/hi_comm_isp.h	/^typedef enum hiISP_FMW_STATE_E$/;"	g
hiISP_FOCUS_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_FOCUS_ATTR_S$/;"	s
hiISP_FOCUS_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_FOCUS_ATTR_S$/;"	s
hiISP_FOCUS_STATISTICS_CFG_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_FOCUS_STATISTICS_CFG_S$/;"	s
hiISP_FOCUS_STATISTICS_CFG_S	include/hi_comm_isp.h	/^typedef struct hiISP_FOCUS_STATISTICS_CFG_S$/;"	s
hiISP_FOCUS_STATISTICS_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_FOCUS_STATISTICS_S$/;"	s
hiISP_FOCUS_STATISTICS_S	include/hi_comm_isp.h	/^typedef struct hiISP_FOCUS_STATISTICS_S$/;"	s
hiISP_FOCUS_ZONE_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_FOCUS_ZONE_S$/;"	s
hiISP_FOCUS_ZONE_S	include/hi_comm_isp.h	/^typedef struct hiISP_FOCUS_ZONE_S$/;"	s
hiISP_FPN_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_FPN_ATTR_S$/;"	s
hiISP_FPN_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_FPN_ATTR_S$/;"	s
hiISP_FPN_AUTO_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_FPN_AUTO_ATTR_S$/;"	s
hiISP_FPN_AUTO_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_FPN_AUTO_ATTR_S$/;"	s
hiISP_FPN_CALIBRATE_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_FPN_CALIBRATE_ATTR_S$/;"	s
hiISP_FPN_CALIBRATE_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_FPN_CALIBRATE_ATTR_S$/;"	s
hiISP_FPN_FRAME_INFO_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_FPN_FRAME_INFO_S$/;"	s
hiISP_FPN_FRAME_INFO_S	include/hi_comm_isp.h	/^typedef struct hiISP_FPN_FRAME_INFO_S$/;"	s
hiISP_FPN_MANUAL_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_FPN_MANUAL_ATTR_S$/;"	s
hiISP_FPN_MANUAL_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_FPN_MANUAL_ATTR_S$/;"	s
hiISP_FPN_TYPE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_FPN_TYPE_E$/;"	g
hiISP_FPN_TYPE_E	include/hi_comm_isp.h	/^typedef enum hiISP_FPN_TYPE_E$/;"	g
hiISP_FRAME_INFO_S	include/hi_comm_video.h	/^typedef struct hiISP_FRAME_INFO_S$/;"	s
hiISP_FSWDR_MODE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_FSWDR_MODE_E$/;"	g
hiISP_FSWDR_MODE_E	include/hi_comm_isp.h	/^typedef enum hiISP_FSWDR_MODE_E$/;"	g
hiISP_FS_WDR_S	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	/^typedef struct hiISP_FS_WDR_S$/;"	s	file:
hiISP_GAMMAFE_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_GAMMAFE_ATTR_S$/;"	s
hiISP_GAMMAFE_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_GAMMAFE_ATTR_S$/;"	s
hiISP_GAMMAFE_S	component/isp/firmware/src/algorithms/isp_pregamma.c	/^typedef struct hiISP_GAMMAFE_S$/;"	s	file:
hiISP_GAMMA_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_GAMMA_ATTR_S$/;"	s
hiISP_GAMMA_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_GAMMA_ATTR_S$/;"	s
hiISP_GAMMA_CURVE_TYPE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_GAMMA_CURVE_TYPE_E$/;"	g
hiISP_GAMMA_CURVE_TYPE_E	include/hi_comm_isp.h	/^typedef enum hiISP_GAMMA_CURVE_TYPE_E$/;"	g
hiISP_GE_REG_CFG_BUFFER_S	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^typedef struct hiISP_GE_REG_CFG_BUFFER_S$/;"	s	file:
hiISP_GE_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_GE_REG_CFG_S$/;"	s
hiISP_GREEN_EQUALIZATION_S	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^typedef struct hiISP_GREEN_EQUALIZATION_S$/;"	s	file:
hiISP_I2C_DATA_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_I2C_DATA_S$/;"	s
hiISP_I2C_DATA_S	include/hi_comm_isp.h	/^typedef struct hiISP_I2C_DATA_S$/;"	s
hiISP_INNER_STATE_INFO_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_INNER_STATE_INFO_S$/;"	s
hiISP_INNER_STATE_INFO_S	include/hi_comm_isp.h	/^typedef struct hiISP_INNER_STATE_INFO_S$/;"	s
hiISP_INTERRUPT_SCH_S	component/isp/firmware/drv/isp.h	/^typedef struct hiISP_INTERRUPT_SCH_S$/;"	s
hiISP_IRIS_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_IRIS_ATTR_S$/;"	s
hiISP_IRIS_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_IRIS_ATTR_S$/;"	s
hiISP_IRIS_F_NO_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_IRIS_F_NO_E$/;"	g
hiISP_IRIS_F_NO_E	include/hi_comm_isp.h	/^typedef enum hiISP_IRIS_F_NO_E$/;"	g
hiISP_IRIS_STATUS_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_IRIS_STATUS_E$/;"	g
hiISP_IRIS_STATUS_E	include/hi_comm_isp.h	/^typedef enum hiISP_IRIS_STATUS_E$/;"	g
hiISP_IRIS_TYPE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_IRIS_TYPE_E$/;"	g
hiISP_IRIS_TYPE_E	include/hi_comm_isp.h	/^typedef enum hiISP_IRIS_TYPE_E$/;"	g
hiISP_IRPOS_TYPE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_IRPOS_TYPE_E$/;"	g
hiISP_IRPOS_TYPE_E	include/hi_comm_isp.h	/^typedef enum hiISP_IRPOS_TYPE_E$/;"	g
hiISP_LIB_INFO_S	component/isp/firmware/src/main/isp_main.h	/^typedef struct hiISP_LIB_INFO_S$/;"	s
hiISP_LIB_NODE_S	component/isp/firmware/src/main/isp_main.h	/^typedef struct hiISP_LIB_NODE_S$/;"	s
hiISP_LINKAGE_S	component/isp/firmware/src/main/isp_main.h	/^typedef struct hiISP_LINKAGE_S$/;"	s
hiISP_LSC	component/isp/firmware/src/algorithms/isp_lsc.c	/^typedef struct hiISP_LSC$/;"	s	file:
hiISP_LSC_BAYERFORMAT	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^typedef enum hiISP_LSC_BAYERFORMAT$/;"	g
hiISP_LSC_CABLI_TABLE_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_LSC_CABLI_TABLE_S$/;"	s
hiISP_LSC_CABLI_TABLE_S	include/hi_comm_sns.h	/^typedef struct hiISP_LSC_CABLI_TABLE_S$/;"	s
hiISP_LSC_CABLI_UNI_TABLE_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_LSC_CABLI_UNI_TABLE_S$/;"	s
hiISP_LSC_CABLI_UNI_TABLE_S	include/hi_comm_sns.h	/^typedef struct hiISP_LSC_CABLI_UNI_TABLE_S$/;"	s
hiISP_LSC_LIGHT	component/isp/firmware/src/algorithms/isp_lsc.c	/^typedef enum hiISP_LSC_LIGHT$/;"	g	file:
hiISP_LSC_LIGHT	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^typedef enum hiISP_LSC_LIGHT$/;"	g
hiISP_LSC_MODE	component/isp/firmware/src/algorithms/isp_lsc.c	/^typedef enum hiISP_LSC_MODE$/;"	g	file:
hiISP_LSC_MODE	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^typedef enum hiISP_LSC_MODE$/;"	g
hiISP_LSC_REG_CFG	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_LSC_REG_CFG$/;"	s
hiISP_ME_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_ME_ATTR_S$/;"	s
hiISP_ME_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_ME_ATTR_S$/;"	s
hiISP_MF_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_MF_ATTR_S$/;"	s
hiISP_MF_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_MF_ATTR_S$/;"	s
hiISP_MI_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_MI_ATTR_S$/;"	s
hiISP_MI_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_MI_ATTR_S$/;"	s
hiISP_MODULE_CTRL_U	component/isp/include/hi_comm_isp.h	/^typedef union hiISP_MODULE_CTRL_U$/;"	u
hiISP_MODULE_CTRL_U	include/hi_comm_isp.h	/^typedef union hiISP_MODULE_CTRL_U$/;"	u
hiISP_MODULE_PARAMS_S	component/isp/firmware/init/HuaweiLite/hi_isp_param.h	/^typedef struct hiISP_MODULE_PARAMS_S$/;"	s
hiISP_MODULE_PARAMS_S	include/hi_isp_param.h	/^typedef struct hiISP_MODULE_PARAMS_S$/;"	s
hiISP_MOD_PARAM_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_MOD_PARAM_S$/;"	s
hiISP_MOD_PARAM_S	include/hi_comm_isp.h	/^typedef struct hiISP_MOD_PARAM_S$/;"	s
hiISP_MWB_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_MWB_ATTR_S        $/;"	s
hiISP_MWB_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_MWB_ATTR_S        $/;"	s
hiISP_NOISE_REDUCTION_S	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^typedef struct hiISP_NOISE_REDUCTION_S$/;"	s	file:
hiISP_NR_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_NR_ATTR_S$/;"	s
hiISP_NR_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_NR_ATTR_S$/;"	s
hiISP_NR_AUTO_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_NR_AUTO_ATTR_S$/;"	s
hiISP_NR_AUTO_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_NR_AUTO_ATTR_S$/;"	s
hiISP_NR_CABLI_PARA_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_NR_CABLI_PARA_S$/;"	s
hiISP_NR_CABLI_PARA_S	include/hi_comm_sns.h	/^typedef struct hiISP_NR_CABLI_PARA_S$/;"	s
hiISP_NR_ISO_PARA_TABLE_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_NR_ISO_PARA_TABLE_S$/;"	s
hiISP_NR_ISO_PARA_TABLE_S	include/hi_comm_sns.h	/^typedef struct hiISP_NR_ISO_PARA_TABLE_S$/;"	s
hiISP_NR_MANUAL_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_NR_MANUAL_ATTR_S$/;"	s
hiISP_NR_MANUAL_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_NR_MANUAL_ATTR_S$/;"	s
hiISP_NR_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_NR_REG_CFG_S$/;"	s
hiISP_OFFSET_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_OFFSET_REG_CFG_S$/;"	s
hiISP_OP_TYPE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_OP_TYPE_E$/;"	g
hiISP_OP_TYPE_E	include/hi_comm_isp.h	/^typedef enum hiISP_OP_TYPE_E$/;"	g
hiISP_PARA_REC_S	component/isp/firmware/src/main/isp_main.h	/^typedef struct hiISP_PARA_REC_S$/;"	s
hiISP_PIRIS_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_PIRIS_ATTR_S$/;"	s
hiISP_PIRIS_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_PIRIS_ATTR_S$/;"	s
hiISP_PIRIS_CALLBACK_S	component/isp/firmware/drv/isp_ext.h	/^typedef struct hiISP_PIRIS_CALLBACK_S$/;"	s
hiISP_PROC_MEM_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_PROC_MEM_S$/;"	s
hiISP_PROC_S	component/isp/firmware/src/main/isp_proc.c	/^typedef struct hiISP_PROC_S$/;"	s	file:
hiISP_PUB_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_PUB_ATTR_S$/;"	s
hiISP_PUB_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_PUB_ATTR_S$/;"	s
hiISP_RAW_STAT_INFO_S	include/hi_comm_vi.h	/^typedef struct hiISP_RAW_STAT_INFO_S$/;"	s
hiISP_REGCFG_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_REGCFG_S$/;"	s
hiISP_REG_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_REG_ATTR_S$/;"	s
hiISP_REG_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_REG_ATTR_S$/;"	s
hiISP_REG_CFG_KEY_U	component/isp/firmware/drv/mkp_isp.h	/^typedef union hiISP_REG_CFG_KEY_U$/;"	u
hiISP_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_REG_CFG_S$/;"	s
hiISP_REG_KERNEL_CFG_KEY_U	component/isp/firmware/drv/mkp_isp.h	/^typedef union hiISP_REG_KERNEL_CFG_KEY_U$/;"	u
hiISP_REG_KERNEL_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_REG_KERNEL_CFG_S$/;"	s
hiISP_RES_SWITCH_MODE_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_RES_SWITCH_MODE_S$/;"	s
hiISP_RGBIR_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_RGBIR_ATTR_S$/;"	s
hiISP_RGBIR_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_RGBIR_ATTR_S$/;"	s
hiISP_RGBIR_CTRL_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_RGBIR_CTRL_S$/;"	s
hiISP_RGBIR_CTRL_S	include/hi_comm_isp.h	/^typedef struct hiISP_RGBIR_CTRL_S$/;"	s
hiISP_RGBIR_S	component/isp/firmware/src/algorithms/isp_rgbir.c	/^typedef struct hiISP_RGBIR_S$/;"	s	file:
hiISP_SATURATION_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_SATURATION_ATTR_S$/;"	s
hiISP_SATURATION_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_SATURATION_ATTR_S$/;"	s
hiISP_SATURATION_AUTO_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_SATURATION_AUTO_S$/;"	s
hiISP_SATURATION_AUTO_S	include/hi_comm_isp.h	/^typedef struct hiISP_SATURATION_AUTO_S$/;"	s
hiISP_SATURATION_MANUAL_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_SATURATION_MANUAL_S$/;"	s
hiISP_SATURATION_MANUAL_S	include/hi_comm_isp.h	/^typedef struct hiISP_SATURATION_MANUAL_S$/;"	s
hiISP_SENSOR_EXP_FUNC_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_SENSOR_EXP_FUNC_S$/;"	s
hiISP_SENSOR_EXP_FUNC_S	include/hi_comm_sns.h	/^typedef struct hiISP_SENSOR_EXP_FUNC_S$/;"	s
hiISP_SENSOR_IMAGE_MODE_S	component/isp/firmware/src/main/isp_main.h	/^typedef struct hiISP_SENSOR_IMAGE_MODE_S$/;"	s
hiISP_SENSOR_REGISTER_S	component/isp/include/hi_comm_sns.h	/^typedef struct hiISP_SENSOR_REGISTER_S$/;"	s
hiISP_SENSOR_REGISTER_S	include/hi_comm_sns.h	/^typedef struct hiISP_SENSOR_REGISTER_S$/;"	s
hiISP_SENSOR_S	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^typedef struct hiISP_SENSOR_S$/;"	s	file:
hiISP_SHADING_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_SHADING_ATTR_S$/;"	s
hiISP_SHADING_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_SHADING_ATTR_S$/;"	s
hiISP_SHARPEN_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_SHARPEN_ATTR_S$/;"	s
hiISP_SHARPEN_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_SHARPEN_ATTR_S$/;"	s
hiISP_SHARPEN_AUTO_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_SHARPEN_AUTO_ATTR_S$/;"	s
hiISP_SHARPEN_AUTO_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_SHARPEN_AUTO_ATTR_S$/;"	s
hiISP_SHARPEN_MANUAL_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_SHARPEN_MANUAL_ATTR_S$/;"	s
hiISP_SHARPEN_MANUAL_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_SHARPEN_MANUAL_ATTR_S$/;"	s
hiISP_SHARPEN_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_SHARPEN_REG_CFG_S$/;"	s
hiISP_SHARPEN_S	component/isp/firmware/src/algorithms/isp_sharpen.c	/^typedef struct hiISP_SHARPEN_S$/;"	s	file:
hiISP_SNS_REGS_INFO_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_SNS_REGS_INFO_S$/;"	s
hiISP_SNS_REGS_INFO_S	include/hi_comm_isp.h	/^typedef struct hiISP_SNS_REGS_INFO_S$/;"	s
hiISP_SNS_TYPE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_SNS_TYPE_E$/;"	g
hiISP_SNS_TYPE_E	include/hi_comm_isp.h	/^typedef enum hiISP_SNS_TYPE_E$/;"	g
hiISP_SSP_DATA_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_SSP_DATA_S$/;"	s
hiISP_SSP_DATA_S	include/hi_comm_isp.h	/^typedef struct hiISP_SSP_DATA_S$/;"	s
hiISP_STATE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_STATE_E$/;"	g
hiISP_STATE_E	include/hi_comm_isp.h	/^typedef enum hiISP_STATE_E$/;"	g
hiISP_STATIC_DP_TYPE_E	component/isp/include/hi_comm_isp.h	/^typedef enum hiISP_STATIC_DP_TYPE_E{$/;"	g
hiISP_STATIC_DP_TYPE_E	include/hi_comm_isp.h	/^typedef enum hiISP_STATIC_DP_TYPE_E{$/;"	g
hiISP_STATISTICS_CFG_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_STATISTICS_CFG_S$/;"	s
hiISP_STATISTICS_CFG_S	include/hi_comm_isp.h	/^typedef struct hiISP_STATISTICS_CFG_S$/;"	s
hiISP_STATISTICS_CTRL_U	component/isp/include/hi_comm_isp.h	/^typedef union hiISP_STATISTICS_CTRL_U$/;"	u
hiISP_STATISTICS_CTRL_U	include/hi_comm_isp.h	/^typedef union hiISP_STATISTICS_CTRL_U$/;"	u
hiISP_STATISTICS_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_STATISTICS_S$/;"	s
hiISP_STATISTICS_S	include/hi_comm_isp.h	/^typedef struct hiISP_STATISTICS_S$/;"	s
hiISP_STAT_BUF_S	component/isp/firmware/drv/isp.h	/^typedef struct hiISP_STAT_BUF_S$/;"	s
hiISP_STAT_INFO_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_STAT_INFO_S$/;"	s
hiISP_STAT_KEY_U	component/isp/firmware/drv/mkp_isp.h	/^typedef union hiISP_STAT_KEY_U$/;"	u
hiISP_STAT_NODE_S	component/isp/firmware/drv/isp.h	/^typedef struct hiISP_STAT_NODE_S$/;"	s
hiISP_STAT_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_STAT_S$/;"	s
hiISP_STAT_SHADOW_MEM_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_STAT_SHADOW_MEM_S$/;"	s
hiISP_STA_S	component/isp/firmware/src/arch/hi3518e/isp_statistics.c	/^typedef struct hiISP_STA_S$/;"	s	file:
hiISP_SUBFLICKER_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_SUBFLICKER_S$/;"	s
hiISP_SUBFLICKER_S	include/hi_comm_isp.h	/^typedef struct hiISP_SUBFLICKER_S$/;"	s
hiISP_SYNC_CFG_BUF_NODE_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_SYNC_CFG_BUF_NODE_S$/;"	s
hiISP_SYNC_CFG_BUF_S	component/isp/firmware/drv/isp.h	/^typedef struct hiISP_SYNC_CFG_BUF_S$/;"	s
hiISP_SYNC_CFG_S	component/isp/firmware/drv/isp.h	/^typedef struct hiISP_SYNC_CFG_S$/;"	s
hiISP_SYNC_TASK_NODE_S	component/isp/firmware/drv/isp_ext.h	/^typedef struct hiISP_SYNC_TASK_NODE_S$/;"	s
hiISP_SYNC_TSK_CTX_S	component/isp/firmware/drv/isp_st.c	/^ typedef struct hiISP_SYNC_TSK_CTX_S $/;"	s	file:
hiISP_SYNC_TSK_METHOD_E	component/isp/firmware/drv/isp_ext.h	/^typedef enum hiISP_SYNC_TSK_METHOD_E$/;"	g
hiISP_SYNC_TSK_TRIG_POS_E	component/isp/firmware/drv/isp_st.c	/^typedef enum hiISP_SYNC_TSK_TRIG_POS_E$/;"	g	file:
hiISP_UVNR_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_UVNR_ATTR_S$/;"	s
hiISP_UVNR_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_UVNR_ATTR_S$/;"	s
hiISP_UVNR_AUTO_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_UVNR_AUTO_ATTR_S$/;"	s
hiISP_UVNR_AUTO_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_UVNR_AUTO_ATTR_S$/;"	s
hiISP_UVNR_MANUAL_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_UVNR_MANUAL_ATTR_S$/;"	s
hiISP_UVNR_MANUAL_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_UVNR_MANUAL_ATTR_S$/;"	s
hiISP_UVNR_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_UVNR_REG_CFG_S$/;"	s
hiISP_VD_INFO_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_VD_INFO_S$/;"	s
hiISP_VD_INFO_S	include/hi_comm_isp.h	/^typedef struct hiISP_VD_INFO_S$/;"	s
hiISP_VD_TIMEOUT_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_VD_TIMEOUT_S$/;"	s
hiISP_VERSION_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_VERSION_S$/;"	s
hiISP_WB_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_WB_ATTR_S$/;"	s
hiISP_WB_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_WB_ATTR_S$/;"	s
hiISP_WB_BAYER_STATISTICS_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_WB_BAYER_STATISTICS_S$/;"	s
hiISP_WB_BAYER_STATISTICS_S	include/hi_comm_isp.h	/^typedef struct hiISP_WB_BAYER_STATISTICS_S$/;"	s
hiISP_WB_INFO_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_WB_INFO_S$/;"	s
hiISP_WB_INFO_S	include/hi_comm_isp.h	/^typedef struct hiISP_WB_INFO_S$/;"	s
hiISP_WB_RGB_STATISTICS_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_WB_RGB_STATISTICS_S$/;"	s
hiISP_WB_RGB_STATISTICS_S	include/hi_comm_isp.h	/^typedef struct hiISP_WB_RGB_STATISTICS_S$/;"	s
hiISP_WB_STATISTICS_CFG_PARA_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_WB_STATISTICS_CFG_PARA_S$/;"	s
hiISP_WB_STATISTICS_CFG_PARA_S	include/hi_comm_isp.h	/^typedef struct hiISP_WB_STATISTICS_CFG_PARA_S$/;"	s
hiISP_WB_STATISTICS_CFG_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_WB_STATISTICS_CFG_S$/;"	s
hiISP_WB_STATISTICS_CFG_S	include/hi_comm_isp.h	/^typedef struct hiISP_WB_STATISTICS_CFG_S$/;"	s
hiISP_WB_STATISTICS_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_WB_STATISTICS_S$/;"	s
hiISP_WB_STATISTICS_S	include/hi_comm_isp.h	/^typedef struct hiISP_WB_STATISTICS_S$/;"	s
hiISP_WDR_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_WDR_CFG_S$/;"	s
hiISP_WDR_FS_ATTR_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_WDR_FS_ATTR_S$/;"	s
hiISP_WDR_FS_ATTR_S	include/hi_comm_isp.h	/^typedef struct hiISP_WDR_FS_ATTR_S$/;"	s
hiISP_WDR_MODE_S	component/isp/include/hi_comm_isp.h	/^typedef struct hiISP_WDR_MODE_S$/;"	s
hiISP_WDR_MODE_S	include/hi_comm_isp.h	/^typedef struct hiISP_WDR_MODE_S$/;"	s
hiISP_WDR_REG_CFG_S	component/isp/firmware/drv/mkp_isp.h	/^typedef struct hiISP_WDR_REG_CFG_S$/;"	s
hiIVE_16BIT_TO_8BIT_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_16BIT_TO_8BIT_CTRL_S$/;"	s
hiIVE_16BIT_TO_8BIT_MODE_E	include/hi_ive.h	/^typedef enum hiIVE_16BIT_TO_8BIT_MODE_E$/;"	g
hiIVE_8BIT_U	include/hi_comm_ive.h	/^typedef union hiIVE_8BIT_U$/;"	u
hiIVE_ADD_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_ADD_CTRL_S$/;"	s
hiIVE_ANN_MLP_ACTIV_FUNC_E	include/hi_ive.h	/^typedef enum hiIVE_ANN_MLP_ACTIV_FUNC_E$/;"	g
hiIVE_ANN_MLP_MODEL_S	include/hi_ive.h	/^typedef struct hiIVE_ANN_MLP_MODEL_S$/;"	s
hiIVE_BG_LIFE_S	include/hi_ive.h	/^typedef struct hiIVE_BG_LIFE_S$/;"	s
hiIVE_BG_MODEL_PIX_S	include/hi_ive.h	/^typedef struct hiIVE_BG_MODEL_PIX_S$/;"	s
hiIVE_BG_STAT_DATA_S	include/hi_ive.h	/^typedef struct hiIVE_BG_STAT_DATA_S$/;"	s
hiIVE_CANDI_BG_PIX_S	include/hi_ive.h	/^typedef struct hiIVE_CANDI_BG_PIX_S$/;"	s
hiIVE_CANNY_HYS_EDGE_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_CANNY_HYS_EDGE_CTRL_S$/;"	s
hiIVE_CANNY_STACK_SIZE_S	include/hi_ive.h	/^typedef struct hiIVE_CANNY_STACK_SIZE_S$/;"	s
hiIVE_CCBLOB_S	include/hi_ive.h	/^typedef struct hiIVE_CCBLOB_S$/;"	s
hiIVE_CCL_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_CCL_CTRL_S$/;"	s
hiIVE_CSC_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_CSC_CTRL_S$/;"	s
hiIVE_CSC_MODE_E	include/hi_ive.h	/^typedef enum hiIVE_CSC_MODE_E$/;"	g
hiIVE_DATA_S	include/hi_comm_ive.h	/^typedef struct hiIVE_DATA_S$/;"	s
hiIVE_DILATE_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_DILATE_CTRL_S$/;"	s
hiIVE_DMA_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_DMA_CTRL_S$/;"	s
hiIVE_DMA_MODE_E	include/hi_ive.h	/^typedef enum hiIVE_DMA_MODE_E$/;"	g
hiIVE_EQUALIZE_HIST_CTRL_MEM_S	include/hi_ive.h	/^typedef struct hiIVE_EQUALIZE_HIST_CTRL_MEM_S$/;"	s
hiIVE_EQUALIZE_HIST_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_EQUALIZE_HIST_CTRL_S$/;"	s
hiIVE_ERODE_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_ERODE_CTRL_S$/;"	s
hiIVE_FG_STAT_DATA_S	include/hi_ive.h	/^typedef struct hiIVE_FG_STAT_DATA_S$/;"	s
hiIVE_FILTER_AND_CSC_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_FILTER_AND_CSC_CTRL_S$/;"	s
hiIVE_FILTER_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_FILTER_CTRL_S$/;"	s
hiIVE_GMM_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_GMM_CTRL_S$/;"	s
hiIVE_GRAD_FG_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_GRAD_FG_CTRL_S$/;"	s
hiIVE_GRAD_FG_MODE_E	include/hi_ive.h	/^typedef enum hiIVE_GRAD_FG_MODE_E$/;"	g
hiIVE_IMAGE_S	include/hi_comm_ive.h	/^typedef struct hiIVE_IMAGE_S$/;"	s
hiIVE_IMAGE_TYPE_E	include/hi_comm_ive.h	/^typedef enum hiIVE_IMAGE_TYPE_E$/;"	g
hiIVE_INTEG_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_INTEG_CTRL_S $/;"	s
hiIVE_INTEG_OUT_CTRL_E	include/hi_ive.h	/^typedef enum hiIVE_INTEG_OUT_CTRL_E$/;"	g
hiIVE_LBP_CMP_MODE_E	include/hi_ive.h	/^typedef enum hiIVE_LBP_CMP_MODE_E$/;"	g
hiIVE_LBP_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_LBP_CTRL_S $/;"	s
hiIVE_LINEAR_DATA_S	sample/common/sample_comm_ive.h	/^typedef struct hiIVE_LINEAR_DATA_S$/;"	s
hiIVE_LK_OPTICAL_FLOW_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_LK_OPTICAL_FLOW_CTRL_S$/;"	s
hiIVE_LOOK_UP_TABLE_S	include/hi_comm_ive.h	/^typedef struct hiIVE_LOOK_UP_TABLE_S$/;"	s
hiIVE_MAG_AND_ANG_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_MAG_AND_ANG_CTRL_S$/;"	s
hiIVE_MAG_AND_ANG_OUT_CTRL_E	include/hi_ive.h	/^typedef enum hiIVE_MAG_AND_ANG_OUT_CTRL_E$/;"	g
hiIVE_MAP_LUT_MEM_S	include/hi_ive.h	/^typedef struct hiIVE_MAP_LUT_MEM_S$/;"	s
hiIVE_MATCH_BG_MODEL_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_MATCH_BG_MODEL_CTRL_S$/;"	s
hiIVE_MEM_INFO_S	include/hi_comm_ive.h	/^typedef struct hiIVE_MEM_INFO_S$/;"	s
hiIVE_MODULE_PARAMS_S	include/hi_module_param.h	/^typedef struct hiIVE_MODULE_PARAMS_S$/;"	s
hiIVE_MV_S9Q7_S	include/hi_ive.h	/^typedef struct hiIVE_MV_S9Q7_S$/;"	s
hiIVE_NCC_DST_MEM_S	include/hi_ive.h	/^typedef struct hiIVE_NCC_DST_MEM_S$/;"	s
hiIVE_NORM_GRAD_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_NORM_GRAD_CTRL_S$/;"	s
hiIVE_NORM_GRAD_OUT_CTRL_E	include/hi_ive.h	/^typedef enum hiIVE_NORM_GRAD_OUT_CTRL_E$/;"	g
hiIVE_ORD_STAT_FILTER_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_ORD_STAT_FILTER_CTRL_S $/;"	s
hiIVE_ORD_STAT_FILTER_MODE_E	include/hi_ive.h	/^typedef enum hiIVE_ORD_STAT_FILTER_MODE_E $/;"	g
hiIVE_POINT_S16_S	include/hi_comm_ive.h	/^typedef struct hiIVE_POINT_S16_S$/;"	s
hiIVE_POINT_S25Q7_S	include/hi_comm_ive.h	/^typedef struct hiIVE_POINT_S25Q7_S$/;"	s
hiIVE_POINT_U16_S	include/hi_comm_ive.h	/^typedef struct hiIVE_POINT_U16_S$/;"	s
hiIVE_RECT_U16_S	include/hi_comm_ive.h	/^typedef struct hiIVE_RECT_U16_S$/;"	s
hiIVE_REGION_S	include/hi_ive.h	/^typedef struct hiIVE_REGION_S$/;"	s
hiIVE_SAD_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_SAD_CTRL_S$/;"	s
hiIVE_SAD_MODE_E	include/hi_ive.h	/^typedef enum hiIVE_SAD_MODE_E$/;"	g
hiIVE_SAD_OUT_CTRL_E	include/hi_ive.h	/^typedef enum hiIVE_SAD_OUT_CTRL_E$/;"	g
hiIVE_SCLCOEF_MODE_E	component/isp/firmware/drv/sys_ext.h	/^typedef enum hiIVE_SCLCOEF_MODE_E$/;"	g
hiIVE_SOBEL_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_SOBEL_CTRL_S$/;"	s
hiIVE_SOBEL_OUT_CTRL_E	include/hi_ive.h	/^typedef enum hiIVE_SOBEL_OUT_CTRL_E$/;"	g
hiIVE_ST_CANDI_CORNER_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_ST_CANDI_CORNER_CTRL_S$/;"	s
hiIVE_ST_CORNER_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_ST_CORNER_CTRL_S$/;"	s
hiIVE_ST_CORNER_INFO_S	include/hi_ive.h	/^typedef struct hiIVE_ST_CORNER_INFO_S$/;"	s
hiIVE_ST_MAX_EIG_S	include/hi_ive.h	/^typedef struct hiIVE_ST_MAX_EIG_S$/;"	s
hiIVE_SUB_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_SUB_CTRL_S$/;"	s
hiIVE_SUB_MODE_E	include/hi_ive.h	/^typedef enum hiIVE_SUB_MODE_E$/;"	g
hiIVE_SVM_KERNEL_TYPE_E	include/hi_ive.h	/^typedef enum hiIVE_SVM_KERNEL_TYPE_E $/;"	g
hiIVE_SVM_MODEL_S	include/hi_ive.h	/^typedef struct hiIVE_SVM_MODEL_S$/;"	s
hiIVE_SVM_TYPE_E	include/hi_ive.h	/^typedef enum hiIVE_SVM_TYPE_E $/;"	g
hiIVE_THRESH_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_THRESH_CTRL_S$/;"	s
hiIVE_THRESH_MODE_E	include/hi_ive.h	/^typedef enum hiIVE_THRESH_MODE_E$/;"	g
hiIVE_THRESH_S16_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_THRESH_S16_CTRL_S$/;"	s
hiIVE_THRESH_S16_MODE_E	include/hi_ive.h	/^typedef enum hiIVE_THRESH_S16_MODE_E$/;"	g
hiIVE_THRESH_U16_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_THRESH_U16_CTRL_S$/;"	s
hiIVE_THRESH_U16_MODE_E	include/hi_ive.h	/^typedef enum hiIVE_THRESH_U16_MODE_E$/;"	g
hiIVE_UPDATE_BG_MODEL_CTRL_S	include/hi_ive.h	/^typedef struct hiIVE_UPDATE_BG_MODEL_CTRL_S$/;"	s
hiIVE_WORK_BG_PIX_S	include/hi_ive.h	/^typedef struct hiIVE_WORK_BG_PIX_S$/;"	s
hiJPEGE_PACK_TYPE_E	include/hi_comm_venc.h	/^typedef enum hiJPEGE_PACK_TYPE_E$/;"	g
hiJPEG_DCF_S	include/hi_comm_video.h	/^typedef struct hiJPEG_DCF_S$/;"	s
hiKERNEL_CONFIG_S	component/isp/firmware/drv/mkp_sys.h	/^typedef struct hiKERNEL_CONFIG_S$/;"	s
hiLDC_ATTR_S	include/hi_comm_video.h	/^typedef struct hiLDC_ATTR_S$/;"	s
hiLDC_VIEW_TYPE_E	include/hi_comm_video.h	/^typedef enum hiLDC_VIEW_TYPE_E$/;"	g
hiLIST_ENTRY_S	component/isp/firmware/drv/isp_st.c	/^typedef struct hiLIST_ENTRY_S$/;"	s	file:
hiLOG_LEVEL_CONF_S	include/hi_debug.h	/^typedef struct hiLOG_LEVEL_CONF_S$/;"	s
hiMD_ALG_MODE_E	include/hi_md.h	/^typedef enum hiMD_ALG_MODE_E$/;"	g
hiMD_ATTR_S	include/hi_md.h	/^typedef struct hiMD_ATTR_S$/;"	s
hiMOD_ID_E	include/hi_common.h	/^typedef enum hiMOD_ID_E$/;"	g
hiMOD_NOTICE_ID_E	component/isp/firmware/drv/mod_ext.h	/^typedef enum hiMOD_NOTICE_ID_E$/;"	g
hiMOD_NOTICE_ID_E	include/mod_ext.h	/^typedef enum hiMOD_NOTICE_ID_E$/;"	g
hiMOD_STATE_E	component/isp/firmware/drv/mod_ext.h	/^typedef enum hiMOD_STATE_E$/;"	g
hiMOD_STATE_E	include/mod_ext.h	/^typedef enum hiMOD_STATE_E$/;"	g
hiMOSAIC_BLK_SIZE_E	include/hi_comm_region.h	/^typedef enum hiMOSAIC_BLK_SIZE_E$/;"	g
hiMOSAIC_CHN_ATTR_S	include/hi_comm_region.h	/^typedef struct hiMOSAIC_CHN_ATTR_S$/;"	s
hiMPEG4E_PACK_TYPE_E	include/hi_comm_venc.h	/^typedef enum hiMPEG4E_PACK_TYPE_E$/;"	g
hiMPP_BIND_SRC_S	component/isp/firmware/drv/mkp_sys.h	/^typedef struct hiMPP_BIND_SRC_S$/;"	s
hiMPP_CHN_S	include/hi_common.h	/^typedef struct hiMPP_CHN_S$/;"	s
hiMPP_DATA_TYPE_E	component/isp/firmware/drv/mkp_sys.h	/^typedef enum hiMPP_DATA_TYPE_E$/;"	g
hiMPP_MODULE_S	component/isp/firmware/drv/mod_ext.h	/^typedef struct hiMPP_MODULE_S$/;"	s
hiMPP_MODULE_S	include/mod_ext.h	/^typedef struct hiMPP_MODULE_S$/;"	s
hiMPP_SYS_CONF_S	include/hi_comm_sys.h	/^typedef struct hiMPP_SYS_CONF_S$/;"	s
hiMPP_SYS_DDR_NAME_S	component/isp/firmware/drv/mkp_sys.h	/^typedef struct hiMPP_SYS_DDR_NAME_S$/;"	s
hiMPP_VERSION_S	include/hi_common.h	/^typedef struct hiMPP_VERSION_S$/;"	s
hiNRS_PARAM_V2_S	include/hi_comm_vpss.h	/^typedef struct hiNRS_PARAM_V2_S$/;"	s
hiOSD_COLOR_FMT_E	sample/common/loadbmp.h	/^typedef enum hiOSD_COLOR_FMT_E$/;"	g
hiOSD_COMPONENT_INFO_S	sample/common/loadbmp.h	/^typedef struct hiOSD_COMPONENT_INFO_S{$/;"	s
hiOSD_RGB_S	sample/common/loadbmp.h	/^typedef struct hiOSD_RGB_S$/;"	s
hiOSD_SURFACE_S	sample/common/loadbmp.h	/^typedef struct hiOSD_SURFACE_S$/;"	s
hiOVERLAYEX_CHN_ATTR_S	include/hi_comm_region.h	/^typedef struct hiOVERLAYEX_CHN_ATTR_S$/;"	s
hiOVERLAYEX_COMM_ATTR_S	include/hi_comm_region.h	/^typedef struct hiOVERLAYEX_COMM_ATTR_S$/;"	s
hiOVERLAY_ATTR_S	include/hi_comm_region.h	/^typedef struct hiOVERLAY_ATTR_S$/;"	s
hiOVERLAY_CHN_ATTR_S	include/hi_comm_region.h	/^typedef struct hiOVERLAY_CHN_ATTR_S$/;"	s
hiOVERLAY_INVERT_COLOR_S	include/hi_comm_region.h	/^typedef struct hiOVERLAY_INVERT_COLOR_S$/;"	s
hiOVERLAY_QP_INFO_S	include/hi_comm_region.h	/^typedef struct hiOVERLAY_QP_INFO_S$/;"	s
hiPIC_SIZE_E	include/hi_comm_video.h	/^typedef enum hiPIC_SIZE_E$/;"	g
hiPIXEL_FORMAT_E	include/hi_comm_video.h	/^typedef enum hiPIXEL_FORMAT_E$/;"	g
hiPOINT_S	include/hi_comm_video.h	/^typedef struct hiPOINT_S$/;"	s
hiPOOL_TYPE_E	include/hi_comm_vb.h	/^typedef enum hiPOOL_TYPE_E$/;"	g
hiPROFILE_TYPE_E	include/hi_common.h	/^typedef enum hiPROFILE_TYPE_E$/;"	g
hiPTHREAD_HIFB_SAMPLE	sample/hifb/sample_hifb.c	/^typedef struct hiPTHREAD_HIFB_SAMPLE$/;"	s	file:
hiRC_SUPERFRM_MODE_E	include/hi_comm_rc.h	/^typedef enum hiRC_SUPERFRM_MODE_E$/;"	g
hiRECT_S	include/hi_comm_video.h	/^typedef struct hiRECT_S$/;"	s
hiRGN_AREA_TYPE_E	include/hi_comm_region.h	/^typedef enum hiRGN_AREA_TYPE_E$/;"	g
hiRGN_ATTR_INFO_S	sample/region/sample_region.c	/^typedef struct hiRGN_ATTR_INFO_S$/;"	s	file:
hiRGN_ATTR_S	include/hi_comm_region.h	/^typedef struct hiRGN_ATTR_S$/;"	s
hiRGN_ATTR_U	include/hi_comm_region.h	/^typedef union hiRGN_ATTR_U$/;"	u
hiRGN_BMP_UPDATE_CFG_S	include/hi_comm_region.h	/^typedef struct hiRGN_BMP_UPDATE_CFG_S$/;"	s
hiRGN_BMP_UPDATE_S	include/hi_comm_region.h	/^typedef struct hiRGN_BMP_UPDATE_S$/;"	s
hiRGN_CANVAS_INFO_S	include/hi_comm_region.h	/^typedef struct hiRGN_CANVAS_INFO_S$/;"	s
hiRGN_CHN_ATTR_S	include/hi_comm_region.h	/^typedef struct hiRGN_CHN_ATTR_S$/;"	s
hiRGN_CHN_ATTR_U	include/hi_comm_region.h	/^typedef union hiRGN_CHN_ATTR_U$/;"	u
hiRGN_OSD_REVERSE_INFO_S	sample/region/sample_region.c	/^typedef struct hiRGN_OSD_REVERSE_INFO_S$/;"	s	file:
hiRGN_QUADRANGLE_S	include/hi_comm_region.h	/^typedef struct hiRGN_QUADRANGLE_S$/;"	s
hiRGN_SIZE_S	sample/region/sample_region.c	/^typedef struct hiRGN_SIZE_S$/;"	s	file:
hiRGN_TYPE_E	include/hi_comm_region.h	/^typedef enum hiRGN_TYPE_E$/;"	g
hiROTATE_E	include/hi_common.h	/^typedef enum hiROTATE_E$/;"	g
hiSAMPLE_AE_CTX_S	component/isp/3a/sample_ae/sample_ae_adp.h	/^typedef struct hiSAMPLE_AE_CTX_S$/;"	s
hiSAMPLE_IVE_CANNY_INFO_S	sample/ive/sample/sample_ive_canny.c	/^typedef struct hiSAMPLE_IVE_CANNY_INFO_S$/;"	s	file:
hiSAMPLE_IVE_MD_S	sample/ive/sample/sample_ive_md.c	/^typedef struct hiSAMPLE_IVE_MD_S$/;"	s	file:
hiSAMPLE_IVE_OD_S	sample/ive/sample/sample_ive_od.c	/^typedef struct hiSAMPLE_IVE_OD_S$/;"	s	file:
hiSAMPLE_IVE_RECT_S	sample/common/sample_comm_ive.h	/^typedef struct hiSAMPLE_IVE_RECT_S$/;"	s
hiSAMPLE_IVE_SOBEL_S	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^typedef struct hiSAMPLE_IVE_SOBEL_S$/;"	s	file:
hiSAMPLE_IVE_VI_VO_CONFIG_S	sample/common/sample_comm_ive.h	/^typedef struct hiSAMPLE_IVE_VI_VO_CONFIG_S$/;"	s
hiSAMPLE_RECT_ARRAY_S	sample/common/sample_comm_ive.h	/^typedef struct hiSAMPLE_RECT_ARRAY_S$/;"	s
hiSCALE_COEFF_INFO_S	include/hi_comm_sys.h	/^typedef struct hiSCALE_COEFF_INFO_S$/;"	s
hiSCALE_COEFF_LEVEL_S	include/hi_comm_sys.h	/^typedef struct hiSCALE_COEFF_LEVEL_S$/;"	s
hiSCALE_COEF_OPT_S	component/isp/firmware/drv/sys_ext.h	/^typedef struct hiSCALE_COEF_OPT_S $/;"	s
hiSCALE_RANGE_E	include/hi_comm_sys.h	/^typedef enum hiSCALE_RANGE_E$/;"	g
hiSCALE_RANGE_S	include/hi_comm_sys.h	/^typedef struct hiSCALE_RANGE_S$/;"	s
hiSCENEAUTO_ACM_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_ACM_S$/;"	s
hiSCENEAUTO_AEATTR_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_AEATTR_S$/;"	s
hiSCENEAUTO_AERELATEDBIT_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_AERELATEDBIT_S$/;"	s
hiSCENEAUTO_AERELATEDEXP_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_AERELATEDEXP_S$/;"	s
hiSCENEAUTO_AEROUTE_NODE_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_AEROUTE_NODE_S$/;"	s
hiSCENEAUTO_AEROUTE_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_AEROUTE_S$/;"	s
hiSCENEAUTO_CCM_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_CCM_S$/;"	s
hiSCENEAUTO_DCIPARAM_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_DCIPARAM_S$/;"	s
hiSCENEAUTO_DEMOSAIC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_DEMOSAIC_S$/;"	s
hiSCENEAUTO_DEPATTR_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_DEPATTR_S$/;"	s
hiSCENEAUTO_DIS_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_DIS_S$/;"	s
hiSCENEAUTO_DRCATTR_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_DRCATTR_S$/;"	s
hiSCENEAUTO_GAMMA_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_GAMMA_S$/;"	s
hiSCENEAUTO_H264DBLK_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_H264DBLK_S$/;"	s
hiSCENEAUTO_H264VENC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_H264VENC_S$/;"	s
hiSCENEAUTO_H265VENC_FACECFG_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_H265VENC_FACECFG_S$/;"	s
hiSCENEAUTO_H265VENC_RCPARAM_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_H265VENC_RCPARAM_S$/;"	s
hiSCENEAUTO_H265VENC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_H265VENC_S$/;"	s
hiSCENEAUTO_INIPARAM_3DNRCFG_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_3DNRCFG_S$/;"	s
hiSCENEAUTO_INIPARAM_3DNR_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_3DNR_S$/;"	s
hiSCENEAUTO_INIPARAM_ACM_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_ACM_S$/;"	s
hiSCENEAUTO_INIPARAM_AE_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_AE_S$/;"	s
hiSCENEAUTO_INIPARAM_BLC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_BLC_S$/;"	s
hiSCENEAUTO_INIPARAM_DEMOSAIC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_DEMOSAIC_S$/;"	s
hiSCENEAUTO_INIPARAM_DP_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_DP_S$/;"	s
hiSCENEAUTO_INIPARAM_DRC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_DRC_S$/;"	s
hiSCENEAUTO_INIPARAM_DYNAMIC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_DYNAMIC_S$/;"	s
hiSCENEAUTO_INIPARAM_GAMMA_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_GAMMA_S$/;"	s
hiSCENEAUTO_INIPARAM_H264VENC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_H264VENC_S$/;"	s
hiSCENEAUTO_INIPARAM_H265VENC_FACECFG_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_H265VENC_FACECFG_S$/;"	s
hiSCENEAUTO_INIPARAM_H265VENC_RCPARAM_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_H265VENC_RCPARAM_S$/;"	s
hiSCENEAUTO_INIPARAM_H265VENC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_H265VENC_S$/;"	s
hiSCENEAUTO_INIPARAM_HLC_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_HLC_S$/;"	s
hiSCENEAUTO_INIPARAM_IR_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_IR_S$/;"	s
hiSCENEAUTO_INIPARAM_MPINFO_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_MPINFO_S$/;"	s
hiSCENEAUTO_INIPARAM_NRPROFILE_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_NRPROFILE_S$/;"	s
hiSCENEAUTO_INIPARAM_SHARPEN_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_SHARPEN_S$/;"	s
hiSCENEAUTO_INIPARAM_THRESHVALUE_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARAM_THRESHVALUE_S$/;"	s
hiSCENEAUTO_INIPARA_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_INIPARA_S$/;"	s
hiSCENEAUTO_PREVIOUSPARA_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_PREVIOUSPARA_S$/;"	s
hiSCENEAUTO_ROUTE_NODE_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_ROUTE_NODE_S$/;"	s
hiSCENEAUTO_SATURATION_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_SATURATION_S$/;"	s
hiSCENEAUTO_SHARPEN_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_SHARPEN_S$/;"	s
hiSCENEAUTO_WBATTR_S	sample/scene_auto/src/include/hi_sceneauto_define.h	/^typedef struct hiSCENEAUTO_WBATTR_S$/;"	s
hiSIZE_S	include/hi_comm_video.h	/^typedef struct hiSIZE_S$/;"	s
hiSNAP_ISP_INFO_S	include/hi_comm_video.h	/^typedef struct hiSNAP_ISP_INFO_S$/;"	s
hiSNAP_ISP_STATE_E	include/hi_comm_video.h	/^typedef enum hiSNAP_ISP_STATE_E$/;"	g
hiSNAP_TYPE_E	include/hi_comm_video.h	/^typedef enum hiSNAP_TYPE_E$/;"	g
hiSRDK_SCENEAUTO_SEPCIAL_SCENE_E	sample/scene_auto/src/include/hi_srdk_sceneauto_define_ext.h	/^typedef enum hiSRDK_SCENEAUTO_SEPCIAL_SCENE_E$/;"	g
hiSYS_BIND_ARGS_S	component/isp/firmware/drv/mkp_sys.h	/^typedef struct hiSYS_BIND_ARGS_S$/;"	s
hiSYS_BIND_SRC_ARGS_S	component/isp/firmware/drv/mkp_sys.h	/^typedef struct hiSYS_BIND_SRC_ARGS_S$/;"	s
hiSYS_EXPORT_FUNC_S	component/isp/firmware/drv/sys_ext.h	/^typedef struct hiSYS_EXPORT_FUNC_S$/;"	s
hiSYS_FUNC_E	component/isp/firmware/drv/sys_ext.h	/^typedef enum hiSYS_FUNC_E$/;"	g
hiSYS_MEM_ARGS_S	component/isp/firmware/drv/mkp_sys.h	/^typedef struct hiSYS_MEM_ARGS_S$/;"	s
hiSYS_MEM_CACHE_INFO_S	component/isp/firmware/drv/mkp_sys.h	/^typedef struct hiSYS_MEM_CACHE_INFO_S$/;"	s
hiSYS_MODULE_PARAMS_S	include/hi_module_param.h	/^typedef struct hiSYS_MODULE_PARAMS_S$/;"	s
hiSYS_VIRMEM_INFO_S	include/hi_comm_sys.h	/^typedef struct hiSYS_VIRMEM_INFO_S$/;"	s
hiTDE2_ALUCMD_E	include/hi_tde_type.h	/^typedef enum hiTDE2_ALUCMD_E$/;"	g
hiTDE2_BLENDCMD_E	include/hi_tde_type.h	/^typedef enum hiTDE2_BLENDCMD_E$/;"	g
hiTDE2_BLEND_MODE_E	include/hi_tde_type.h	/^typedef enum hiTDE2_BLEND_MODE_E$/;"	g
hiTDE2_BLEND_OPT_S	include/hi_tde_type.h	/^typedef struct hiTDE2_BLEND_OPT_S$/;"	s
hiTDE2_CLIPMODE_E	include/hi_tde_type.h	/^typedef enum hiTDE2_CLIPMODE_E$/;"	g
hiTDE2_COLORKEY_COMP_S	include/hi_tde_type.h	/^typedef struct hiTDE2_COLORKEY_COMP_S$/;"	s
hiTDE2_COLORKEY_MODE_E	include/hi_tde_type.h	/^typedef enum hiTDE2_COLORKEY_MODE_E$/;"	g
hiTDE2_COLORKEY_U	include/hi_tde_type.h	/^typedef union hiTDE2_COLORKEY_U$/;"	u
hiTDE2_COLOR_FMT_E	include/hi_tde_type.h	/^typedef enum hiTDE2_COLOR_FMT_E$/;"	g
hiTDE2_CSC_OPT_S	include/hi_tde_type.h	/^typedef struct hiTDE2_CSC_OPT_S$/;"	s
hiTDE2_DEFLICKER_MODE_E	include/hi_tde_type.h	/^typedef enum hiTDE2_DEFLICKER_MODE_E$/;"	g
hiTDE2_FILLCOLOR_S	include/hi_tde_type.h	/^typedef struct hiTDE2_FILLCOLOR_S$/;"	s
hiTDE2_FILTER_MODE_E	include/hi_tde_type.h	/^typedef enum hiTDE2_FILTER_MODE_E$/;"	g
hiTDE2_MBOPT_S	include/hi_tde_type.h	/^typedef struct hiTDE2_MBOPT_S$/;"	s
hiTDE2_MBRESIZE_E	include/hi_tde_type.h	/^typedef enum hiTDE2_MBRESIZE_E$/;"	g
hiTDE2_MB_COLORFMT_E	include/hi_tde_type.h	/^typedef enum hiTDE2_MB_COLORFMT_E$/;"	g
hiTDE2_MB_S	include/hi_tde_type.h	/^typedef struct hiTDE2_MB_S$/;"	s
hiTDE2_MIRROR_E	include/hi_tde_type.h	/^typedef enum hiTDE2_MIRROR_E$/;"	g
hiTDE2_OPT_S	include/hi_tde_type.h	/^typedef struct hiTDE2_OPT_S$/;"	s
hiTDE2_OUTALPHA_FROM_E	include/hi_tde_type.h	/^typedef enum hiTDE2_OUTALPHA_FROM_E$/;"	g
hiTDE2_PATTERN_FILL_OPT_S	include/hi_tde_type.h	/^typedef struct hiTDE2_PATTERN_FILL_OPT_S$/;"	s
hiTDE2_RECT_S	include/hi_tde_type.h	/^typedef struct hiTDE2_RECT_S$/;"	s
hiTDE2_ROP_CODE_E	include/hi_tde_type.h	/^typedef enum hiTDE2_ROP_CODE_E$/;"	g
hiTDE2_SURFACE_S	include/hi_tde_type.h	/^typedef struct hiTDE2_SURFACE_S$/;"	s
hiTDE_COMPOSOR_S	include/hi_tde_type.h	/^typedef struct hiTDE_COMPOSOR_S$/;"	s
hiTDE_DEFLICKER_LEVEL_E	include/hi_tde_type.h	/^typedef enum hiTDE_DEFLICKER_LEVEL_E$/;"	g
hiTDE_SURFACE_LIST_S	include/hi_tde_type.h	/^typedef struct hiTDE_SURFACE_LIST_S$/;"	s
hiTEST_MEMORY_S	sample/ive/sample/sample_ive_test_memory.c	/^typedef struct hiTEST_MEMORY_S$/;"	s	file:
hiUNF_CIPHER_CCM_INFO_S	include/hi_unf_cipher.h	/^typedef struct hiUNF_CIPHER_CCM_INFO_S$/;"	s
hiUNF_CIPHER_GCM_INFO_S	include/hi_unf_cipher.h	/^typedef struct hiUNF_CIPHER_GCM_INFO_S$/;"	s
hiVB_CONF_S	include/hi_comm_vb.h	/^typedef struct hiVB_CONF_S$/;"	s
hiVB_CPOOL_S	include/hi_comm_vb.h	/^    struct hiVB_CPOOL_S$/;"	s	struct:hiVB_CONF_S
hiVB_POOL_STATUS_S	include/hi_comm_vb.h	/^typedef struct hiVB_POOL_STATUS_S$/;"	s
hiVB_SUPPLEMENT_CONF_S	include/hi_comm_vb.h	/^typedef struct hiVB_SUPPLEMENT_CONF_S$/;"	s
hiVB_UID_E	include/hi_comm_vb.h	/^typedef enum hiVB_UID_E$/;"	g
hiVENC_ATTR_H264_ABR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_ATTR_H264_ABR_S$/;"	s
hiVENC_ATTR_H264_AVBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_ATTR_H264_AVBR_S$/;"	s
hiVENC_ATTR_H264_CBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_ATTR_H264_CBR_S$/;"	s
hiVENC_ATTR_H264_FIXQP_S	include/hi_comm_rc.h	/^typedef struct hiVENC_ATTR_H264_FIXQP_S$/;"	s
hiVENC_ATTR_H264_S	include/hi_comm_venc.h	/^typedef struct hiVENC_ATTR_H264_S$/;"	s
hiVENC_ATTR_H264_VBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_ATTR_H264_VBR_S$/;"	s
hiVENC_ATTR_H265_S	include/hi_comm_venc.h	/^typedef struct hiVENC_ATTR_H265_S$/;"	s
hiVENC_ATTR_JPEG_S	include/hi_comm_venc.h	/^typedef struct hiVENC_ATTR_JPEG_S $/;"	s
hiVENC_ATTR_MJPEG_CBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_ATTR_MJPEG_CBR_S$/;"	s
hiVENC_ATTR_MJPEG_FIXQP_S	include/hi_comm_rc.h	/^typedef struct hiVENC_ATTR_MJPEG_FIXQP_S$/;"	s
hiVENC_ATTR_MJPEG_S	include/hi_comm_venc.h	/^typedef struct hiVENC_ATTR_MJPEG_S$/;"	s
hiVENC_ATTR_MJPEG_VBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_ATTR_MJPEG_VBR_S$/;"	s
hiVENC_ATTR_MPEG4_CBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_ATTR_MPEG4_CBR_S$/;"	s
hiVENC_ATTR_MPEG4_FIXQP_S	include/hi_comm_rc.h	/^typedef struct hiVENC_ATTR_MPEG4_FIXQP_S$/;"	s
hiVENC_ATTR_MPEG4_S	include/hi_comm_venc.h	/^typedef struct  hiVENC_ATTR_MPEG4_S$/;"	s
hiVENC_ATTR_MPEG4_VBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_ATTR_MPEG4_VBR_S$/;"	s
hiVENC_ATTR_S	include/hi_comm_venc.h	/^typedef struct hiVENC_ATTR_S$/;"	s
hiVENC_CHN_ATTR_S	include/hi_comm_venc.h	/^typedef struct hiVENC_CHN_ATTR_S$/;"	s
hiVENC_CHN_STAT_S	include/hi_comm_venc.h	/^typedef struct hiVENC_CHN_STAT_S$/;"	s
hiVENC_COLOR2GREY_S	include/hi_comm_venc.h	/^typedef struct hiVENC_COLOR2GREY_S$/;"	s
hiVENC_CROP_CFG_S	include/hi_comm_venc.h	/^typedef struct hiVENC_CROP_CFG_S$/;"	s
hiVENC_DATA_TYPE_U	include/hi_comm_venc.h	/^typedef union hiVENC_DATA_TYPE_U$/;"	u
hiVENC_FACE_CFG_S	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^typedef struct hiVENC_FACE_CFG_S$/;"	s	file:
hiVENC_FRAMELOST_MODE_E	include/hi_comm_rc.h	/^typedef enum hiVENC_FRAMELOST_MODE_E$/;"	g
hiVENC_FRAME_RATE_S	include/hi_comm_venc.h	/^typedef struct hiVENC_FRAME_RATE_S$/;"	s
hiVENC_H264_IDRPICID_CFG_S	include/hi_comm_venc.h	/^typedef struct hiVENC_H264_IDRPICID_CFG_S$/;"	s
hiVENC_JPEG_SNAP_MODE_E	include/hi_comm_venc.h	/^typedef enum hiVENC_JPEG_SNAP_MODE_E$/;"	g
hiVENC_MODPARAM_S	include/hi_comm_venc.h	/^typedef struct hiVENC_MODPARAM_S$/;"	s
hiVENC_MODTYPE_E	include/hi_comm_venc.h	/^typedef enum hiVENC_MODTYPE_E$/;"	g
hiVENC_PACK_INFO_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PACK_INFO_S$/;"	s
hiVENC_PACK_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PACK_S$/;"	s
hiVENC_PARAM_FRAMELOST_S	include/hi_comm_rc.h	/^typedef struct hiVENC_PARAM_FRAMELOST_S$/;"	s
hiVENC_PARAM_H264_AVBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_PARAM_H264_AVBR_S$/;"	s
hiVENC_PARAM_H264_CBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_PARAM_H264_CBR_S$/;"	s
hiVENC_PARAM_H264_DBLK_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H264_DBLK_S$/;"	s
hiVENC_PARAM_H264_ENTROPY_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H264_ENTROPY_S$/;"	s
hiVENC_PARAM_H264_INTER_PRED_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H264_INTER_PRED_S$/;"	s
hiVENC_PARAM_H264_INTRA_PRED_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H264_INTRA_PRED_S$/;"	s
hiVENC_PARAM_H264_POC_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H264_POC_S$/;"	s
hiVENC_PARAM_H264_SLICE_SPLIT_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H264_SLICE_SPLIT_S$/;"	s
hiVENC_PARAM_H264_TRANS_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H264_TRANS_S$/;"	s
hiVENC_PARAM_H264_VBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_PARAM_H264_VBR_S$/;"	s
hiVENC_PARAM_H264_VUI_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H264_VUI_S$/;"	s
hiVENC_PARAM_H264_VUI_TIME_INFO_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H264_VUI_TIME_INFO_S$/;"	s
hiVENC_PARAM_H265_ASPECT_RATIO_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H265_ASPECT_RATIO_S$/;"	s
hiVENC_PARAM_H265_DBLK_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H265_DBLK_S$/;"	s
hiVENC_PARAM_H265_ENTROPY_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H265_ENTROPY_S$/;"	s
hiVENC_PARAM_H265_INTER_PRED_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H265_INTER_PRED_S$/;"	s
hiVENC_PARAM_H265_INTRA_PRED_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H265_INTRA_PRED_S$/;"	s
hiVENC_PARAM_H265_PU_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H265_PU_S$/;"	s
hiVENC_PARAM_H265_SAO_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H265_SAO_S$/;"	s
hiVENC_PARAM_H265_SLICE_SPLIT_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H265_SLICE_SPLIT_S$/;"	s
hiVENC_PARAM_H265_TIME_INFO_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H265_TIME_INFO_S$/;"	s
hiVENC_PARAM_H265_TIMING_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H265_TIMING_S$/;"	s
hiVENC_PARAM_H265_TRANS_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H265_TRANS_S$/;"	s
hiVENC_PARAM_H265_VUI_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_H265_VUI_S$/;"	s
hiVENC_PARAM_INTRA_REFRESH_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_INTRA_REFRESH_S$/;"	s
hiVENC_PARAM_JPEG_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_JPEG_S$/;"	s
hiVENC_PARAM_MJPEG_CBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_PARAM_MJPEG_CBR_S$/;"	s
hiVENC_PARAM_MJPEG_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_MJPEG_S$/;"	s
hiVENC_PARAM_MJPEG_VBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_PARAM_MJPEG_VBR_S$/;"	s
hiVENC_PARAM_MOD_H264E_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_MOD_H264E_S$/;"	s
hiVENC_PARAM_MOD_H265E_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_MOD_H265E_S$/;"	s
hiVENC_PARAM_MOD_JPEGE_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_MOD_JPEGE_S$/;"	s
hiVENC_PARAM_MOD_VENC_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_MOD_VENC_S$/;"	s
hiVENC_PARAM_MPEG4_CBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_PARAM_MPEG4_CBR_S$/;"	s
hiVENC_PARAM_MPEG4_VBR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_PARAM_MPEG4_VBR_S$/;"	s
hiVENC_PARAM_REF_EX_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_REF_EX_S$/;"	s
hiVENC_PARAM_REF_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_REF_S$/;"	s
hiVENC_PARAM_VUI_ASPECT_RATIO_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_VUI_ASPECT_RATIO_S$/;"	s
hiVENC_PARAM_VUI_BITSTREAM_RESTRIC_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_VUI_BITSTREAM_RESTRIC_S$/;"	s
hiVENC_PARAM_VUI_VIDEO_SIGNAL_S	include/hi_comm_venc.h	/^typedef struct hiVENC_PARAM_VUI_VIDEO_SIGNAL_S$/;"	s
hiVENC_RC_ATTR_S	include/hi_comm_rc.h	/^typedef struct hiVENC_RC_ATTR_S$/;"	s
hiVENC_RC_MODE_E	include/hi_comm_rc.h	/^typedef enum hiVENC_RC_MODE_E$/;"	g
hiVENC_RC_PARAM_S	include/hi_comm_rc.h	/^typedef struct hiVENC_RC_PARAM_S$/;"	s
hiVENC_RC_PRIORITY_E	include/hi_comm_rc.h	/^typedef enum hiVENC_RC_PRIORITY_E$/;"	g
hiVENC_RECV_PIC_PARAM_S	include/hi_comm_venc.h	/^typedef struct hiVENC_RECV_PIC_PARAM_S$/;"	s
hiVENC_ROIBG_FRAME_RATE_S	include/hi_comm_venc.h	/^typedef struct hiVENC_ROIBG_FRAME_RATE_S$/;"	s
hiVENC_ROI_CFG_S	include/hi_comm_venc.h	/^typedef struct hiVENC_ROI_CFG_S$/;"	s
hiVENC_STREAM_BUF_INFO_S	include/hi_comm_venc.h	/^typedef struct hiVENC_STREAM_BUF_INFO_S$/;"	s
hiVENC_STREAM_INFO_H264_S	include/hi_comm_venc.h	/^typedef struct hiVENC_STREAM_INFO_H264_S$/;"	s
hiVENC_STREAM_INFO_H265_S	include/hi_comm_venc.h	/^typedef struct hiVENC_STREAM_INFO_H265_S$/;"	s
hiVENC_STREAM_INFO_JPEG_S	include/hi_comm_venc.h	/^typedef struct hiVENC_STREAM_INFO_JPEG_S$/;"	s
hiVENC_STREAM_INFO_MPEG4_S	include/hi_comm_venc.h	/^typedef struct hiVENC_STREAM_INFO_MPEG4_S$/;"	s
hiVENC_STREAM_S	include/hi_comm_venc.h	/^typedef struct hiVENC_STREAM_S$/;"	s
hiVENC_SUPERFRAME_CFG_S	include/hi_comm_rc.h	/^typedef struct hiVENC_SUPERFRAME_CFG_S$/;"	s
hiVGS_ADD_COVER_S	include/hi_comm_vgs.h	/^typedef struct hiVGS_ADD_COVER_S$/;"	s
hiVGS_ADD_OSD_S	include/hi_comm_vgs.h	/^typedef struct hiVGS_ADD_OSD_S$/;"	s
hiVGS_ADD_QUICK_COPY_S	include/hi_comm_vgs.h	/^typedef struct hiVGS_ADD_QUICK_COPY_S$/;"	s
hiVGS_ADD_REVERT_S	include/hi_comm_vgs.h	/^typedef struct hiVGS_ADD_REVERT_S$/;"	s
hiVGS_COLOR_REVERT_MODE_E	include/hi_comm_vgs.h	/^typedef enum hiVGS_COLOR_REVERT_MODE_E$/;"	g
hiVGS_COVER_TYPE_E	include/hi_comm_vgs.h	/^typedef enum hiVGS_COVER_TYPE_E$/;"	g
hiVGS_DRAW_LINE_S	include/hi_comm_vgs.h	/^typedef struct hiVGS_DRAW_LINE_S$/;"	s
hiVGS_MODULE_PARAMS_S	include/hi_module_param.h	/^typedef struct hiVGS_MODULE_PARAMS_S$/;"	s
hiVGS_QUADRANGLE_COVER_S	include/hi_comm_vgs.h	/^typedef struct hiVGS_QUADRANGLE_COVER_S$/;"	s
hiVGS_TASK_ATTR_S	include/hi_comm_vgs.h	/^typedef struct hiVGS_TASK_ATTR_S$/;"	s
hiVIDEO_CONTROL_MODE_E	include/hi_comm_video.h	/^typedef enum hiVIDEO_CONTROL_MODE_E$/;"	g
hiVIDEO_DISPLAY_MODE_E	include/hi_comm_video.h	/^typedef enum hiVIDEO_DISPLAY_MODE_E$/;"	g
hiVIDEO_FIELD_E	include/hi_comm_video.h	/^typedef enum hiVIDEO_FIELD_E$/;"	g
hiVIDEO_FORMAT_E	include/hi_comm_video.h	/^typedef enum hiVIDEO_FORMAT_E$/;"	g
hiVIDEO_FRAME_INFO_S	include/hi_comm_video.h	/^typedef struct hiVIDEO_FRAME_INFO_S$/;"	s
hiVIDEO_FRAME_S	include/hi_comm_video.h	/^typedef struct hiVIDEO_FRAME_S$/;"	s
hiVIDEO_NORM_E	include/hi_comm_video.h	/^typedef enum hiVIDEO_NORM_E$/;"	g
hiVIDEO_SUPPLEMENT_S	include/hi_comm_video.h	/^typedef struct hiVIDEO_SUPPLEMENT_S$/;"	s
hiVIDEO_VBI_INFO_S	include/hi_comm_video.h	/^typedef struct hiVIDEO_VBI_INFO_S$/;"	s
hiVIU_FPN_CALIBRATE_ATTR_S	component/isp/firmware/drv/mkp_vi.h	/^typedef struct hiVIU_FPN_CALIBRATE_ATTR_S$/;"	s
hiVIU_FPN_CORRECTION_ATTR_S	component/isp/firmware/drv/mkp_vi.h	/^typedef struct hiVIU_FPN_CORRECTION_ATTR_S$/;"	s
hiVI_BAS_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_BAS_ATTR_S$/;"	s
hiVI_BAS_REPHASE_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_BAS_REPHASE_ATTR_S$/;"	s
hiVI_BAS_SCALE_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_BAS_SCALE_ATTR_S$/;"	s
hiVI_BT656_SYNC_CFG_S	include/hi_comm_vi.h	/^typedef struct hiVI_BT656_SYNC_CFG_S$/;"	s
hiVI_CAPSEL_E	include/hi_comm_vi.h	/^typedef enum hiVI_CAPSEL_E$/;"	g
hiVI_CHN_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_CHN_ATTR_S$/;"	s
hiVI_CHN_BIND_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_CHN_BIND_ATTR_S$/;"	s
hiVI_CHN_LUM_S	include/hi_comm_vi.h	/^typedef struct hiVI_CHN_LUM_S$/;"	s
hiVI_CHN_STAT_S	include/hi_comm_vi.h	/^typedef struct hiVI_CHN_STAT_S$/;"	s
hiVI_CLK_EDGE_E	include/hi_comm_vi.h	/^typedef enum hiVI_CLK_EDGE_E$/;"	g
hiVI_COMBINE_MODE_E	include/hi_comm_vi.h	/^typedef enum hiVI_COMBINE_MODE_E$/;"	g
hiVI_COMP_MODE_E	include/hi_comm_vi.h	/^typedef enum hiVI_COMP_MODE_E$/;"	g
hiVI_CSC_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_CSC_ATTR_S$/;"	s
hiVI_CSC_MATRIX_S	include/hi_comm_vi.h	/^typedef struct hiVI_CSC_MATRIX_S$/;"	s
hiVI_CSC_TYPE_E	include/hi_comm_vi.h	/^typedef enum hiVI_CSC_TYPE_E$/;"	g
hiVI_DATA_PATH_E	include/hi_comm_vi.h	/^typedef enum hiVI_DATA_PATH_E$/;"	g
hiVI_DATA_TYPE_E	include/hi_comm_vi.h	/^typedef enum hiVI_DATA_TYPE_E$/;"	g
hiVI_DATA_YUV_SEQ_E	include/hi_comm_vi.h	/^typedef enum hiVI_DATA_YUV_SEQ_E$/;"	g
hiVI_DCI_PARAM_S	include/hi_comm_vi.h	/^typedef struct hiVI_DCI_PARAM_S$/;"	s
hiVI_DEV_ATTR_EX_S	include/hi_comm_vi.h	/^typedef struct hiVI_DEV_ATTR_EX_S$/;"	s
hiVI_DEV_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_DEV_ATTR_S$/;"	s
hiVI_DEV_BIND_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_DEV_BIND_ATTR_S$/;"	s
hiVI_DIS_ACCURACY_E	include/hi_comm_vi.h	/^typedef enum hiVI_DIS_ACCURACY_E$/;"	g
hiVI_DIS_ANGLE_TYPE_E	include/hi_comm_vi.h	/^typedef enum hiVI_DIS_ANGLE_TYPE_E$/;"	g
hiVI_DIS_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_DIS_ATTR_S$/;"	s
hiVI_DIS_CALLBACK_S	include/hi_comm_vi.h	/^typedef struct hiVI_DIS_CALLBACK_S$/;"	s
hiVI_DIS_CAMERA_MODE_E	include/hi_comm_vi.h	/^typedef enum hiVI_DIS_CAMERA_MODE_E$/;"	g
hiVI_DIS_CONFIG_S	include/hi_comm_vi.h	/^typedef struct hiVI_DIS_CONFIG_S$/;"	s
hiVI_DIS_GYRO_DATA_S	include/hi_comm_vi.h	/^typedef struct hiVI_DIS_GYRO_DATA_S$/;"	s
hiVI_DIS_MOTION_TYPE_E	include/hi_comm_vi.h	/^typedef enum hiVI_DIS_MOTION_TYPE_E$/;"	g
hiVI_DIS_STATS_S	tools/vi_dump.c	/^typedef struct hiVI_DIS_STATS_S$/;"	s	file:
hiVI_DUMP_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_DUMP_ATTR_S$/;"	s
hiVI_DUMP_SEL_E	include/hi_comm_vi.h	/^typedef enum hiVI_DUMP_SEL_E$/;"	g
hiVI_DUMP_TYPE_E	include/hi_comm_vi.h	/^typedef enum hiVI_DUMP_TYPE_E$/;"	g
hiVI_EXT_CHN_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_EXT_CHN_ATTR_S$/;"	s
hiVI_FLASH_MODE_E	include/hi_comm_vi.h	/^typedef enum hiVI_FLASH_MODE_E$/;"	g
hiVI_FPN_ATTR_S	component/isp/firmware/drv/mkp_vi.h	/^typedef struct hiVI_FPN_ATTR_S$/;"	s
hiVI_FPN_FRAME_INFO_S	component/isp/firmware/drv/mkp_vi.h	/^typedef struct hiVI_FPN_FRAME_INFO_S$/;"	s
hiVI_FPN_OP_TYPE_E	component/isp/firmware/drv/mkp_vi.h	/^typedef enum hiVI_FPN_OP_TYPE_E$/;"	g
hiVI_FPN_TYPE_E	component/isp/firmware/drv/mkp_vi.h	/^typedef enum hiVI_FPN_TYPE_E$/;"	g
hiVI_FPN_WORK_MODE_E	component/isp/firmware/drv/mkp_vi.h	/^typedef enum hiVI_FPN_WORK_MODE_E$/;"	g
hiVI_FRAME_INFO_S	include/hi_comm_video.h	/^typedef struct hiVI_FRAME_INFO_S$/;"	s
hiVI_FlASH_CONFIG_S	include/hi_comm_vi.h	/^typedef struct hiVI_FlASH_CONFIG_S$/;"	s
hiVI_HSYNC_E	include/hi_comm_vi.h	/^typedef enum hiVI_HSYNC_E$/;"	g
hiVI_HSYNC_NEG_E	include/hi_comm_vi.h	/^typedef enum hiVI_HSYNC_NEG_E$/;"	g
hiVI_INPUT_MODE_E	include/hi_comm_vi.h	/^typedef enum hiVI_INPUT_MODE_E$/;"	g
hiVI_INTF_MODE_E	include/hi_comm_vi.h	/^typedef enum hiVI_INTF_MODE_E$/;"	g
hiVI_ISP_WDR_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_ISP_WDR_ATTR_S$/;"	s
hiVI_LDC_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_LDC_ATTR_S$/;"	s
hiVI_MIXCAP_STAT_S	include/hi_comm_video.h	/^typedef struct hiVI_MIXCAP_STAT_S$/;"	s
hiVI_MODULE_PARAMS_S	include/hi_module_param.h	/^typedef struct hiVI_MODULE_PARAMS_S$/;"	s
hiVI_MOD_PARAM_S	include/hi_comm_vi.h	/^typedef struct hiVI_MOD_PARAM_S$/;"	s
hiVI_PMF_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_PMF_ATTR_S$/;"	s
hiVI_RAW_FRAME_INFO_S	include/hi_comm_vi.h	/^typedef struct hiVI_RAW_FRAME_INFO_S$/;"	s
hiVI_REPHASE_MODE_E	include/hi_comm_vi.h	/^typedef enum hiVI_REPHASE_MODE_E   $/;"	g
hiVI_SCAN_MODE_E	include/hi_comm_vi.h	/^typedef enum hiVI_SCAN_MODE_E$/;"	g
hiVI_SEND_RAW_TIMEOUT_S	component/isp/firmware/drv/mkp_vi.h	/^typedef struct hiVI_SEND_RAW_TIMEOUT_S$/;"	s
hiVI_SNAP_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_SNAP_ATTR_S$/;"	s
hiVI_SNAP_HDR_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_SNAP_HDR_ATTR_S$/;"	s
hiVI_SNAP_NORMAL_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_SNAP_NORMAL_ATTR_S$/;"	s
hiVI_SNAP_USER_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_SNAP_USER_ATTR_S$/;"	s
hiVI_STITCH_CORRECTION_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_STITCH_CORRECTION_ATTR_S$/;"	s
hiVI_SYNC_CFG_S	include/hi_comm_vi.h	/^typedef struct hiVI_SYNC_CFG_S$/;"	s
hiVI_TIMING_BLANK_S	include/hi_comm_vi.h	/^typedef struct hiVI_TIMING_BLANK_S$/;"	s
hiVI_USERPIC_ATTR_S	include/hi_comm_vi.h	/^typedef struct hiVI_USERPIC_ATTR_S$/;"	s
hiVI_USERPIC_BGC_S	include/hi_comm_vi.h	/^typedef struct hiVI_USERPIC_BGC_S$/;"	s
hiVI_USR_GET_FRM_TIMEOUT_S	component/isp/firmware/drv/mkp_vi.h	/^typedef struct hiVI_USR_GET_FRM_TIMEOUT_S$/;"	s
hiVI_USR_GET_RAW_TIMEOUT_S	component/isp/firmware/drv/mkp_vi.h	/^typedef struct hiVI_USR_GET_RAW_TIMEOUT_S$/;"	s
hiVI_USR_SEND_RAW_TIMEOUT_S	component/isp/firmware/drv/mkp_vi.h	/^typedef struct hiVI_USR_SEND_RAW_TIMEOUT_S$/;"	s
hiVI_VSYNC_E	include/hi_comm_vi.h	/^typedef enum hiVI_VSYNC_E$/;"	g
hiVI_VSYNC_NEG_E	include/hi_comm_vi.h	/^typedef enum hiVI_VSYNC_NEG_E$/;"	g
hiVI_VSYNC_VALID_E	include/hi_comm_vi.h	/^typedef enum hiVI_VSYNC_VALID_E$/;"	g
hiVI_VSYNC_VALID_NEG_E	include/hi_comm_vi.h	/^typedef enum hiVI_VSYNC_VALID_NEG_E$/;"	g
hiVI_WORK_MODE_E	include/hi_comm_vi.h	/^typedef enum hiVI_WORK_MODE_E$/;"	g
hiVOU_ZOOM_IN_E	include/hi_comm_vo.h	/^typedef enum hiVOU_ZOOM_IN_E$/;"	g
hiVO_BORDER_S	include/hi_comm_vo.h	/^typedef struct hiVO_BORDER_S$/;"	s
hiVO_CHN_ATTR_S	include/hi_comm_vo.h	/^typedef struct hiVO_CHN_ATTR_S$/;"	s
hiVO_CSC_MATRIX_E	include/hi_comm_vo.h	/^typedef enum hiVO_CSC_MATRIX_E$/;"	g
hiVO_CSC_S	include/hi_comm_vo.h	/^typedef struct hiVO_CSC_S$/;"	s
hiVO_DISPLAY_FIELD_E	include/hi_comm_vo.h	/^typedef enum hiVO_DISPLAY_FIELD_E$/;"	g
hiVO_INTF_SYNC_E	include/hi_comm_vo.h	/^typedef enum hiVO_INTF_SYNC_E$/;"	g
hiVO_MODULE_PARAMS_S	include/hi_module_param.h	/^typedef struct hiVO_MODULE_PARAMS_S$/;"	s
hiVO_PART_MODE_E	include/hi_comm_vo.h	/^typedef enum hiVO_PART_MODE_E$/;"	g
hiVO_PUB_ATTR_S	include/hi_comm_vo.h	/^typedef struct hiVO_PUB_ATTR_S$/;"	s
hiVO_QUERY_STATUS_S	include/hi_comm_vo.h	/^typedef struct hiVO_QUERY_STATUS_S$/;"	s
hiVO_REGION_INFO_S	include/hi_comm_vo.h	/^typedef struct hiVO_REGION_INFO_S$/;"	s
hiVO_VIDEO_LAYER_ATTR_S	include/hi_comm_vo.h	/^typedef struct hiVO_VIDEO_LAYER_ATTR_S$/;"	s
hiVO_ZOOM_ATTR_S	include/hi_comm_vo.h	/^typedef struct hiVO_ZOOM_ATTR_S$/;"	s
hiVO_ZOOM_RATIO_S	include/hi_comm_vo.h	/^typedef struct hiVO_ZOOM_RATIO_S$/;"	s
hiVPSS_CHN_ATTR_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_CHN_ATTR_S$/;"	s
hiVPSS_CHN_MODE_E	include/hi_comm_vpss.h	/^typedef enum hiVPSS_CHN_MODE_E   $/;"	g
hiVPSS_CHN_MODE_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_CHN_MODE_S$/;"	s
hiVPSS_CHN_PARAM_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_CHN_PARAM_S$/;"	s
hiVPSS_CROP_COORDINATE_E	include/hi_comm_vpss.h	/^typedef enum hiVPSS_CROP_COORDINATE_E   $/;"	g
hiVPSS_CROP_INFO_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_CROP_INFO_S$/;"	s
hiVPSS_DIE_MODE_E	include/hi_comm_vpss.h	/^typedef enum  hiVPSS_DIE_MODE_E$/;"	g
hiVPSS_EXT_CHN_ATTR_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_EXT_CHN_ATTR_S$/;"	s
hiVPSS_FRAME_RATE_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_FRAME_RATE_S$/;"	s
hiVPSS_GRP_ATTR_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_GRP_ATTR_S$/;"	s
hiVPSS_GRP_LEVEL2_PARAM_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_GRP_LEVEL2_PARAM_S$/;"	s
hiVPSS_GRP_NRB_PARAM_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_GRP_NRB_PARAM_S$/;"	s
hiVPSS_GRP_NRS_PARAM_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_GRP_NRS_PARAM_S$/;"	s
hiVPSS_GRP_PARAM_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_GRP_PARAM_S$/;"	s
hiVPSS_GRP_SHARPEN_ATTR_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_GRP_SHARPEN_ATTR_S$/;"	s
hiVPSS_GRP_SHARPEN_AUTO_ATTR_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_GRP_SHARPEN_AUTO_ATTR_S$/;"	s
hiVPSS_GRP_SHARPEN_MANUAL_ATTR_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_GRP_SHARPEN_MANUAL_ATTR_S$/;"	s
hiVPSS_GRP_SHARPEN_TYPE_E	include/hi_comm_vpss.h	/^typedef enum hiVPSS_GRP_SHARPEN_TYPE_E$/;"	g
hiVPSS_GRP_VPPNRS_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_GRP_VPPNRS_S$/;"	s
hiVPSS_GRP_VPPNRXCORE_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_GRP_VPPNRXCORE_S$/;"	s
hiVPSS_GRP_VPPNRXEX_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_GRP_VPPNRXEX_S$/;"	s
hiVPSS_GRP_VPPNRX_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_GRP_VPPNRX_S$/;"	s
hiVPSS_GRP_VPPNRZ_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_GRP_VPPNRZ_S$/;"	s
hiVPSS_LDC_ATTR_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_LDC_ATTR_S$/;"	s
hiVPSS_LOW_DELAY_INFO_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_LOW_DELAY_INFO_S$/;"	s
hiVPSS_MODULE_PARAMS_S	include/hi_module_param.h	/^typedef struct hiVPSS_MODULE_PARAMS_S$/;"	s
hiVPSS_NR_PARAM_U	include/hi_comm_vpss.h	/^typedef union hiVPSS_NR_PARAM_U$/;"	u
hiVPSS_NR_PARAM_V1_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_NR_PARAM_V1_S$/;"	s
hiVPSS_NR_VER_E	include/hi_comm_vpss.h	/^typedef enum hiVPSS_NR_VER_E   $/;"	g
hiVPSS_PARAM_MOD_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_PARAM_MOD_S$/;"	s
hiVPSS_REF_SEL_MODE_E	include/hi_comm_vpss.h	/^typedef enum hiVPSS_REF_SEL_MODE_E   $/;"	g
hiVPSS_REGION_INFO_S	include/hi_comm_vpss.h	/^typedef struct hiVPSS_REGION_INFO_S$/;"	s
hiVQE_WORKSTATE_E	include/hi_comm_aio.h	/^typedef enum hiVQE_WORKSTATE_E$/;"	g
hiVREG_ARGS_S	component/isp/firmware/vreg/hi_drv_vreg.h	/^typedef struct hiVREG_ARGS_S$/;"	s
hiWDR_MODE_E	include/hi_comm_video.h	/^typedef enum hiWDR_MODE_E$/;"	g
hi_ISP_ACM_COEF_S	component/isp/include/hi_comm_isp.h	/^typedef struct hi_ISP_ACM_COEF_S$/;"	s
hi_ISP_ACM_COEF_S	include/hi_comm_isp.h	/^typedef struct hi_ISP_ACM_COEF_S$/;"	s
hi_ISP_ACM_LUTS_S	component/isp/firmware/drv/acm_ext.h	/^typedef struct hi_ISP_ACM_LUTS_S$/;"	s
hi_ISP_ACM_LUT_S	component/isp/include/hi_comm_isp.h	/^typedef struct hi_ISP_ACM_LUT_S$/;"	s
hi_ISP_ACM_LUT_S	include/hi_comm_isp.h	/^typedef struct hi_ISP_ACM_LUT_S$/;"	s
hi_ISP_ACM_MODE_S	component/isp/firmware/drv/acm_ext.h	/^typedef struct hi_ISP_ACM_MODE_S$/;"	s
hi_VI_USERPIC_MODE_E	include/hi_comm_vi.h	/^typedef enum hi_VI_USERPIC_MODE_E$/;"	g
hi_ae_sum_array_data_read_b	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U16 hi_ae_sum_array_data_read_b(HI_U16 index) {$/;"	f
hi_ae_sum_array_data_read_gb	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U16 hi_ae_sum_array_data_read_gb(HI_U16 index) {$/;"	f
hi_ae_sum_array_data_read_gr	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U16 hi_ae_sum_array_data_read_gr(HI_U16 index) {$/;"	f
hi_ae_sum_array_data_read_r	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U16 hi_ae_sum_array_data_read_r(HI_U16 index) {$/;"	f
hi_area_block_distribute_data_read_af	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U32 hi_area_block_distribute_data_read_af(HI_VOID) {$/;"	f
hi_area_stat_mem_array_data_read_af_v1h1	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U32 hi_area_stat_mem_array_data_read_af_v1h1(HI_U16 index) {$/;"	f
hi_area_stat_mem_array_data_read_af_v2h2	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U32 hi_area_stat_mem_array_data_read_af_v2h2(HI_U16 index) {$/;"	f
hi_area_stat_mem_array_data_read_af_y	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U32 hi_area_stat_mem_array_data_read_af_y(HI_U16 index) {$/;"	f
hi_awb_sum_array_data_read_all_avgb	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U32 hi_awb_sum_array_data_read_all_avgb(HI_U16 index) {$/;"	f
hi_awb_sum_array_data_read_avg_b	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U16 hi_awb_sum_array_data_read_avg_b(HI_U16 index) {$/;"	f
hi_awb_sum_array_data_read_avg_g	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U16 hi_awb_sum_array_data_read_avg_g(HI_U16 index) {$/;"	f
hi_awb_sum_array_data_read_avg_g_r	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U32 hi_awb_sum_array_data_read_avg_g_r(HI_U16 index) {$/;"	f
hi_awb_sum_array_data_read_avg_r	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U16 hi_awb_sum_array_data_read_avg_r(HI_U16 index) {$/;"	f
hi_awb_sum_array_data_read_avg_y	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U16 hi_awb_sum_array_data_read_avg_y(HI_U16 index) {$/;"	f
hi_awb_sum_array_data_read_min_max	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U32 hi_awb_sum_array_data_read_min_max(HI_U16 index) {$/;"	f
hi_axi_fpga_top_active_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_U16 hi_axi_fpga_top_active_height_read(HI_VOID) {$/;"	f
hi_axi_fpga_top_active_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_VOID hi_axi_fpga_top_active_height_write(HI_U16 data) {$/;"	f
hi_axi_fpga_top_active_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_U16 hi_axi_fpga_top_active_width_read(HI_VOID) {$/;"	f
hi_axi_fpga_top_active_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_VOID hi_axi_fpga_top_active_width_write(HI_U16 data) {$/;"	f
hi_axi_fpga_top_global_fsm_reset_read	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_U8 hi_axi_fpga_top_global_fsm_reset_read(HI_VOID) {$/;"	f
hi_axi_fpga_top_global_fsm_reset_write	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_VOID hi_axi_fpga_top_global_fsm_reset_write(HI_U8 data) {$/;"	f
hi_axi_wdr_frame_buffer_axi_port_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_U8 hi_axi_wdr_frame_buffer_axi_port_enable_read(HI_VOID) {$/;"	f
hi_axi_wdr_frame_buffer_axi_port_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_VOID hi_axi_wdr_frame_buffer_axi_port_enable_write(HI_U8 data) {$/;"	f
hi_axi_wdr_frame_buffer_bank0_base_read	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_U32 hi_axi_wdr_frame_buffer_bank0_base_read(HI_VOID) {$/;"	f
hi_axi_wdr_frame_buffer_bank0_base_write	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_VOID hi_axi_wdr_frame_buffer_bank0_base_write(HI_U32 data) {$/;"	f
hi_axi_wdr_frame_buffer_bank1_base_read	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_U32 hi_axi_wdr_frame_buffer_bank1_base_read(HI_VOID) {$/;"	f
hi_axi_wdr_frame_buffer_bank1_base_write	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_VOID hi_axi_wdr_frame_buffer_bank1_base_write(HI_U32 data) {$/;"	f
hi_axi_wdr_frame_buffer_config_read	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_U32 hi_axi_wdr_frame_buffer_config_read(HI_VOID) {$/;"	f
hi_axi_wdr_frame_buffer_config_write	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_VOID hi_axi_wdr_frame_buffer_config_write(HI_U32 data) {$/;"	f
hi_axi_wdr_frame_buffer_frame_cancel_read	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_U8 hi_axi_wdr_frame_buffer_frame_cancel_read(HI_VOID) {$/;"	f
hi_axi_wdr_frame_buffer_frame_cancel_write	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_VOID hi_axi_wdr_frame_buffer_frame_cancel_write(HI_U8 data) {$/;"	f
hi_axi_wdr_frame_buffer_line_offset_read	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_U32 hi_axi_wdr_frame_buffer_line_offset_read(HI_VOID) {$/;"	f
hi_axi_wdr_frame_buffer_line_offset_write	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_VOID hi_axi_wdr_frame_buffer_line_offset_write(HI_U32 data) {$/;"	f
hi_axi_wdr_frame_buffer_status_read	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_U32 hi_axi_wdr_frame_buffer_status_read(HI_VOID) {$/;"	f
hi_axi_wdr_frame_buffer_write_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_U8 hi_axi_wdr_frame_buffer_write_enable_read(HI_VOID) {$/;"	f
hi_axi_wdr_frame_buffer_write_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_axi_config.h	/^static __inline HI_VOID hi_axi_wdr_frame_buffer_write_enable_write(HI_U8 data) {$/;"	f
hi_chip	init/sdk_init.c	/^HI_CHAR* hi_chip = "hi3518e";                \/\/hi3518e$/;"	v
hi_dis_array_data_read_corr_data	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U16 hi_dis_array_data_read_corr_data(HI_U16 index) {$/;"	f
hi_ext_exposure_status_analog_gain_status_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_exposure_status_analog_gain_status_read(HI_VOID) {$/;"	f
hi_ext_exposure_status_analog_gain_status_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_exposure_status_analog_gain_status_write(HI_U16 data) {$/;"	f
hi_ext_exposure_status_anti_flicker_status_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_exposure_status_anti_flicker_status_read(HI_VOID) {$/;"	f
hi_ext_exposure_status_anti_flicker_status_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_exposure_status_anti_flicker_status_write(HI_U8 data) {$/;"	f
hi_ext_exposure_status_average_brightness_status_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_exposure_status_average_brightness_status_read(HI_VOID) {$/;"	f
hi_ext_exposure_status_average_brightness_status_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_exposure_status_average_brightness_status_write(HI_U16 data) {$/;"	f
hi_ext_exposure_status_coarse_digital_gain_status_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_exposure_status_coarse_digital_gain_status_read(HI_VOID) {$/;"	f
hi_ext_exposure_status_coarse_digital_gain_status_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_exposure_status_coarse_digital_gain_status_write(HI_U8 data) {$/;"	f
hi_ext_exposure_status_exposure_ratio_status_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_exposure_status_exposure_ratio_status_read(HI_VOID) {$/;"	f
hi_ext_exposure_status_exposure_ratio_status_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_exposure_status_exposure_ratio_status_write(HI_U16 data) {$/;"	f
hi_ext_exposure_status_fine_digital_gain_status_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_exposure_status_fine_digital_gain_status_read(HI_VOID) {$/;"	f
hi_ext_exposure_status_fine_digital_gain_status_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_exposure_status_fine_digital_gain_status_write(HI_U16 data) {$/;"	f
hi_ext_exposure_status_illumination_status_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_exposure_status_illumination_status_read(HI_VOID) {$/;"	f
hi_ext_exposure_status_illumination_status_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_exposure_status_illumination_status_write(HI_U16 data) {$/;"	f
hi_ext_exposure_status_long_integration_time_status_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_exposure_status_long_integration_time_status_read(HI_VOID) {$/;"	f
hi_ext_exposure_status_long_integration_time_status_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_exposure_status_long_integration_time_status_write(HI_U16 data) {$/;"	f
hi_ext_exposure_status_long_overexposed_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_exposure_status_long_overexposed_read(HI_VOID) {$/;"	f
hi_ext_exposure_status_long_overexposed_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_exposure_status_long_overexposed_write(HI_U8 data) {$/;"	f
hi_ext_exposure_status_long_underexposed_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_exposure_status_long_underexposed_read(HI_VOID) {$/;"	f
hi_ext_exposure_status_long_underexposed_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_exposure_status_long_underexposed_write(HI_U8 data) {$/;"	f
hi_ext_exposure_status_short_integration_time_status_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_exposure_status_short_integration_time_status_read(HI_VOID) {$/;"	f
hi_ext_exposure_status_short_integration_time_status_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_exposure_status_short_integration_time_status_write(HI_U16 data) {$/;"	f
hi_ext_exposure_status_short_overexposed_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_exposure_status_short_overexposed_read(HI_VOID) {$/;"	f
hi_ext_exposure_status_short_overexposed_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_exposure_status_short_overexposed_write(HI_U8 data) {$/;"	f
hi_ext_exposure_status_short_underexposed_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_exposure_status_short_underexposed_read(HI_VOID) {$/;"	f
hi_ext_exposure_status_short_underexposed_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_exposure_status_short_underexposed_write(HI_U8 data) {$/;"	f
hi_ext_flash_interface_af_led_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_flash_interface_af_led_enable_read(HI_VOID) {$/;"	f
hi_ext_flash_interface_af_led_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_flash_interface_af_led_enable_write(HI_U8 data) {$/;"	f
hi_ext_flash_interface_charge_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_flash_interface_charge_read(HI_VOID) {$/;"	f
hi_ext_flash_interface_charge_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_flash_interface_charge_write(HI_U8 data) {$/;"	f
hi_ext_flash_interface_flash_ready_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_flash_interface_flash_ready_read(HI_VOID) {$/;"	f
hi_ext_flash_interface_flash_strobe_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_flash_interface_flash_strobe_read(HI_VOID) {$/;"	f
hi_ext_flash_interface_flash_trigger_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_flash_interface_flash_trigger_read(HI_VOID) {$/;"	f
hi_ext_flash_interface_flash_trigger_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_flash_interface_flash_trigger_write(HI_U8 data) {$/;"	f
hi_ext_flash_interface_sensor_strobe_polarity_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_flash_interface_sensor_strobe_polarity_read(HI_VOID) {$/;"	f
hi_ext_flash_interface_sensor_strobe_polarity_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_flash_interface_sensor_strobe_polarity_write(HI_U8 data) {$/;"	f
hi_ext_flash_interface_trigger_select_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_flash_interface_trigger_select_read(HI_VOID) {$/;"	f
hi_ext_flash_interface_trigger_select_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_flash_interface_trigger_select_write(HI_U8 data) {$/;"	f
hi_ext_general_purpose_debug_4_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_general_purpose_debug_4_read(HI_VOID) {$/;"	f
hi_ext_general_purpose_debug_4_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_general_purpose_debug_4_write(HI_U8 data) {$/;"	f
hi_ext_general_purpose_debug_5_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_general_purpose_debug_5_read(HI_VOID) {$/;"	f
hi_ext_general_purpose_debug_5_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_general_purpose_debug_5_write(HI_U8 data) {$/;"	f
hi_ext_general_purpose_debug_6_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_general_purpose_debug_6_read(HI_VOID) {$/;"	f
hi_ext_general_purpose_debug_6_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_general_purpose_debug_6_write(HI_U8 data) {$/;"	f
hi_ext_general_purpose_equilibrium_point_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_general_purpose_equilibrium_point_read(HI_VOID) {$/;"	f
hi_ext_general_purpose_equilibrium_point_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_general_purpose_equilibrium_point_write(HI_U8 data) {$/;"	f
hi_ext_general_purpose_gpi_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_general_purpose_gpi_read(HI_VOID) {$/;"	f
hi_ext_general_purpose_illumination_target_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_general_purpose_illumination_target_read(HI_VOID) {$/;"	f
hi_ext_general_purpose_illumination_target_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_general_purpose_illumination_target_write(HI_U8 data) {$/;"	f
hi_ext_general_purpose_iris_rate_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_general_purpose_iris_rate_read(HI_VOID) {$/;"	f
hi_ext_general_purpose_iris_rate_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_general_purpose_iris_rate_write(HI_U8 data) {$/;"	f
hi_ext_general_purpose_misc_control_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_general_purpose_misc_control_read(HI_VOID) {$/;"	f
hi_ext_general_purpose_misc_control_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_general_purpose_misc_control_write(HI_U32 data) {$/;"	f
hi_ext_sensor_access_custom_sensor_addr0_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sensor_access_custom_sensor_addr0_read(HI_VOID) {$/;"	f
hi_ext_sensor_access_custom_sensor_addr0_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sensor_access_custom_sensor_addr0_write(HI_U16 data) {$/;"	f
hi_ext_sensor_access_custom_sensor_addr1_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sensor_access_custom_sensor_addr1_read(HI_VOID) {$/;"	f
hi_ext_sensor_access_custom_sensor_addr1_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sensor_access_custom_sensor_addr1_write(HI_U16 data) {$/;"	f
hi_ext_sensor_access_custom_sensor_addr2_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sensor_access_custom_sensor_addr2_read(HI_VOID) {$/;"	f
hi_ext_sensor_access_custom_sensor_addr2_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sensor_access_custom_sensor_addr2_write(HI_U16 data) {$/;"	f
hi_ext_sensor_access_custom_sensor_data0_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sensor_access_custom_sensor_data0_read(HI_VOID) {$/;"	f
hi_ext_sensor_access_custom_sensor_data0_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sensor_access_custom_sensor_data0_write(HI_U16 data) {$/;"	f
hi_ext_sensor_access_custom_sensor_data1_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sensor_access_custom_sensor_data1_read(HI_VOID) {$/;"	f
hi_ext_sensor_access_custom_sensor_data1_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sensor_access_custom_sensor_data1_write(HI_U16 data) {$/;"	f
hi_ext_sensor_access_custom_sensor_data2_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sensor_access_custom_sensor_data2_read(HI_VOID) {$/;"	f
hi_ext_sensor_access_custom_sensor_data2_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sensor_access_custom_sensor_data2_write(HI_U16 data) {$/;"	f
hi_ext_sync_3dnr_active_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_3dnr_active_height_read(HI_VOID) {$/;"	f
hi_ext_sync_3dnr_active_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_3dnr_active_height_write(HI_U16 data) {$/;"	f
hi_ext_sync_3dnr_active_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_3dnr_active_width_read(HI_VOID) {$/;"	f
hi_ext_sync_3dnr_active_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_3dnr_active_width_write(HI_U16 data) {$/;"	f
hi_ext_sync_active_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_active_height_read(HI_VOID) {$/;"	f
hi_ext_sync_active_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_active_height_write(HI_U16 data) {$/;"	f
hi_ext_sync_active_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_active_width_read(HI_VOID) {$/;"	f
hi_ext_sync_active_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_active_width_write(HI_U16 data) {$/;"	f
hi_ext_sync_auto_pos_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_auto_pos_read(HI_VOID) {$/;"	f
hi_ext_sync_auto_pos_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_auto_pos_write(HI_U8 data) {$/;"	f
hi_ext_sync_auto_size_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_auto_size_read(HI_VOID) {$/;"	f
hi_ext_sync_auto_size_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_auto_size_write(HI_U8 data) {$/;"	f
hi_ext_sync_control_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_control_read(HI_VOID) {$/;"	f
hi_ext_sync_control_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_control_write(HI_U8 data) {$/;"	f
hi_ext_sync_dis_offset_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_dis_offset_x_read(HI_VOID) {$/;"	f
hi_ext_sync_dis_offset_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_dis_offset_x_write(HI_U8 data) {$/;"	f
hi_ext_sync_dis_offset_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_dis_offset_y_read(HI_VOID) {$/;"	f
hi_ext_sync_dis_offset_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_dis_offset_y_write(HI_U8 data) {$/;"	f
hi_ext_sync_dvi_rx_clock_edge_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_dvi_rx_clock_edge_read(HI_VOID) {$/;"	f
hi_ext_sync_dvi_rx_clock_edge_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_dvi_rx_clock_edge_write(HI_U8 data) {$/;"	f
hi_ext_sync_dvi_tx_clock_edge_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_dvi_tx_clock_edge_read(HI_VOID) {$/;"	f
hi_ext_sync_dvi_tx_clock_edge_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_dvi_tx_clock_edge_write(HI_U8 data) {$/;"	f
hi_ext_sync_field_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_field_mode_read(HI_VOID) {$/;"	f
hi_ext_sync_field_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_field_mode_write(HI_U8 data) {$/;"	f
hi_ext_sync_h_front_porch_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_h_front_porch_read(HI_VOID) {$/;"	f
hi_ext_sync_h_front_porch_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_h_front_porch_write(HI_U16 data) {$/;"	f
hi_ext_sync_h_sync_in_pol_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_h_sync_in_pol_read(HI_VOID) {$/;"	f
hi_ext_sync_h_sync_in_pol_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_h_sync_in_pol_write(HI_U8 data) {$/;"	f
hi_ext_sync_h_sync_out_pol_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_h_sync_out_pol_read(HI_VOID) {$/;"	f
hi_ext_sync_h_sync_out_pol_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_h_sync_out_pol_write(HI_U8 data) {$/;"	f
hi_ext_sync_h_sync_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_h_sync_width_read(HI_VOID) {$/;"	f
hi_ext_sync_h_sync_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_h_sync_width_write(HI_U16 data) {$/;"	f
hi_ext_sync_input_field_polarity_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_input_field_polarity_read(HI_VOID) {$/;"	f
hi_ext_sync_input_field_polarity_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_input_field_polarity_write(HI_U8 data) {$/;"	f
hi_ext_sync_input_field_toggle_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_input_field_toggle_read(HI_VOID) {$/;"	f
hi_ext_sync_input_field_toggle_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_input_field_toggle_write(HI_U8 data) {$/;"	f
hi_ext_sync_jumbo_frame_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_jumbo_frame_mode_read(HI_VOID) {$/;"	f
hi_ext_sync_jumbo_frame_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_jumbo_frame_mode_write(HI_U8 data) {$/;"	f
hi_ext_sync_mask_auto_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_mask_auto_read(HI_VOID) {$/;"	f
hi_ext_sync_mask_auto_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_mask_auto_write(HI_U8 data) {$/;"	f
hi_ext_sync_mask_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_mask_enable_read(HI_VOID) {$/;"	f
hi_ext_sync_mask_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_mask_enable_write(HI_U8 data) {$/;"	f
hi_ext_sync_mask_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_mask_x_read(HI_VOID) {$/;"	f
hi_ext_sync_mask_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_mask_x_write(HI_U16 data) {$/;"	f
hi_ext_sync_mask_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_mask_y_read(HI_VOID) {$/;"	f
hi_ext_sync_mask_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_mask_y_write(HI_U16 data) {$/;"	f
hi_ext_sync_max_line_length_dis_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_max_line_length_dis_y_read(HI_VOID) {$/;"	f
hi_ext_sync_max_line_length_dis_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_max_line_length_dis_y_write(HI_U16 data) {$/;"	f
hi_ext_sync_max_line_length_nr1_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_max_line_length_nr1_read(HI_VOID) {$/;"	f
hi_ext_sync_max_line_length_nr1_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_max_line_length_nr1_write(HI_U16 data) {$/;"	f
hi_ext_sync_max_line_length_nr2_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_max_line_length_nr2_read(HI_VOID) {$/;"	f
hi_ext_sync_max_line_length_nr2_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_max_line_length_nr2_write(HI_U16 data) {$/;"	f
hi_ext_sync_max_line_length_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_max_line_length_read(HI_VOID) {$/;"	f
hi_ext_sync_max_line_length_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_max_line_length_write(HI_U16 data) {$/;"	f
hi_ext_sync_offset_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_offset_x_read(HI_VOID) {$/;"	f
hi_ext_sync_offset_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_offset_x_write(HI_U16 data) {$/;"	f
hi_ext_sync_offset_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_offset_y_read(HI_VOID) {$/;"	f
hi_ext_sync_offset_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_offset_y_write(HI_U16 data) {$/;"	f
hi_ext_sync_output_field_manual_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_output_field_manual_read(HI_VOID) {$/;"	f
hi_ext_sync_output_field_manual_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_output_field_manual_write(HI_U8 data) {$/;"	f
hi_ext_sync_output_field_value_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_output_field_value_read(HI_VOID) {$/;"	f
hi_ext_sync_output_field_value_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_output_field_value_write(HI_U8 data) {$/;"	f
hi_ext_sync_scale_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_scale_y_read(HI_VOID) {$/;"	f
hi_ext_sync_scale_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_scale_y_write(HI_U16 data) {$/;"	f
hi_ext_sync_skew_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_skew_x_read(HI_VOID) {$/;"	f
hi_ext_sync_skew_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_skew_x_write(HI_U16 data) {$/;"	f
hi_ext_sync_tg_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_tg_height_read(HI_VOID) {$/;"	f
hi_ext_sync_tg_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_tg_height_write(HI_U16 data) {$/;"	f
hi_ext_sync_tg_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_tg_width_read(HI_VOID) {$/;"	f
hi_ext_sync_tg_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_tg_width_write(HI_U16 data) {$/;"	f
hi_ext_sync_total_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_total_height_read(HI_VOID) {$/;"	f
hi_ext_sync_total_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_total_height_write(HI_U16 data) {$/;"	f
hi_ext_sync_total_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_total_width_read(HI_VOID) {$/;"	f
hi_ext_sync_total_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_total_width_write(HI_U16 data) {$/;"	f
hi_ext_sync_v_front_porch_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_v_front_porch_read(HI_VOID) {$/;"	f
hi_ext_sync_v_front_porch_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_v_front_porch_write(HI_U16 data) {$/;"	f
hi_ext_sync_v_sync_in_pol_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_v_sync_in_pol_read(HI_VOID) {$/;"	f
hi_ext_sync_v_sync_in_pol_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_v_sync_in_pol_write(HI_U8 data) {$/;"	f
hi_ext_sync_v_sync_out_pol_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_sync_v_sync_out_pol_read(HI_VOID) {$/;"	f
hi_ext_sync_v_sync_out_pol_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_v_sync_out_pol_write(HI_U8 data) {$/;"	f
hi_ext_sync_v_sync_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_sync_v_sync_width_read(HI_VOID) {$/;"	f
hi_ext_sync_v_sync_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_sync_v_sync_width_write(HI_U16 data) {$/;"	f
hi_ext_system_3dnr_threshold_target_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_3dnr_threshold_target_read(HI_VOID) {$/;"	f
hi_ext_system_3dnr_threshold_target_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_3dnr_threshold_target_write(HI_U8 data) {$/;"	f
hi_ext_system_ae_mode_read	component/isp/3a/sample_ae/sample_ae_ext_config.h	/^static __inline HI_U8 hi_ext_system_ae_mode_read(HI_U8 id) {$/;"	f
hi_ext_system_ae_mode_write	component/isp/3a/sample_ae/sample_ae_ext_config.h	/^static __inline HI_VOID hi_ext_system_ae_mode_write(HI_U8 id, HI_U8 data) {$/;"	f
hi_ext_system_agc_table_RGBsharp_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_agc_table_RGBsharp_strength_read(HI_U8 index){$/;"	f
hi_ext_system_agc_table_RGBsharp_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_agc_table_RGBsharp_strength_write(HI_U8 index,HI_U8 data){$/;"	f
hi_ext_system_agc_table_demosaic_lum_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_agc_table_demosaic_lum_thresh_read(HI_U8 index){$/;"	f
hi_ext_system_agc_table_demosaic_lum_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_agc_table_demosaic_lum_thresh_write(HI_U8 index,HI_U8 data){$/;"	f
hi_ext_system_agc_table_demosaic_np_offset_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_agc_table_demosaic_np_offset_read(HI_U8 index){$/;"	f
hi_ext_system_agc_table_demosaic_np_offset_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_agc_table_demosaic_np_offset_write(HI_U8 index,HI_U8 data){$/;"	f
hi_ext_system_agc_table_ge_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_agc_table_ge_strength_read(HI_U8 index){$/;"	f
hi_ext_system_agc_table_ge_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_agc_table_ge_strength_write(HI_U8 index,HI_U8 data){$/;"	f
hi_ext_system_agc_table_sharp_alt_d_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_agc_table_sharp_alt_d_read(HI_U8 index){$/;"	f
hi_ext_system_agc_table_sharp_alt_d_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_agc_table_sharp_alt_d_write(HI_U8 index, HI_U8 data){$/;"	f
hi_ext_system_agc_table_sharp_alt_ud_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_agc_table_sharp_alt_ud_read(HI_U8 index){$/;"	f
hi_ext_system_agc_table_sharp_alt_ud_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_agc_table_sharp_alt_ud_write(HI_U8 index, HI_U8 data){$/;"	f
hi_ext_system_agc_table_snr_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_agc_table_snr_thresh_read(HI_U8 index){$/;"	f
hi_ext_system_agc_table_snr_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_agc_table_snr_thresh_write(HI_U8 index,HI_U8 data){$/;"	f
hi_ext_system_bad_pixel_count_max_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_bad_pixel_count_max_read(HI_VOID) {$/;"	f
hi_ext_system_bad_pixel_count_max_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_bad_pixel_count_max_write(HI_U16 data) {$/;"	f
hi_ext_system_bad_pixel_count_min_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_bad_pixel_count_min_read(HI_VOID) {$/;"	f
hi_ext_system_bad_pixel_count_min_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_bad_pixel_count_min_write(HI_U16 data) {$/;"	f
hi_ext_system_bad_pixel_detect_type_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_bad_pixel_detect_type_read(HI_VOID) {$/;"	f
hi_ext_system_bad_pixel_detect_type_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_bad_pixel_detect_type_write(HI_U8 data) {$/;"	f
hi_ext_system_bad_pixel_manual_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_bad_pixel_manual_mode_read(HI_VOID) {$/;"	f
hi_ext_system_bad_pixel_manual_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_bad_pixel_manual_mode_write(HI_U8 data) {$/;"	f
hi_ext_system_bad_pixel_start_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_bad_pixel_start_thresh_read(HI_VOID) {$/;"	f
hi_ext_system_bad_pixel_start_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_bad_pixel_start_thresh_write(HI_U8 data) {$/;"	f
hi_ext_system_bad_pixel_trigger_status_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_bad_pixel_trigger_status_read(HI_VOID) {$/;"	f
hi_ext_system_bad_pixel_trigger_status_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_bad_pixel_trigger_status_write(HI_U8 data) {$/;"	f
hi_ext_system_bad_pixel_trigger_time_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_bad_pixel_trigger_time_read(HI_VOID) {$/;"	f
hi_ext_system_bad_pixel_trigger_time_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_bad_pixel_trigger_time_write(HI_U16 data) {$/;"	f
hi_ext_system_black_level_00_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_black_level_00_read(HI_VOID)$/;"	f
hi_ext_system_black_level_00_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_black_level_00_write(HI_U16 data)$/;"	f
hi_ext_system_black_level_01_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_black_level_01_read(HI_VOID)$/;"	f
hi_ext_system_black_level_01_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_black_level_01_write(HI_U16 data)$/;"	f
hi_ext_system_black_level_10_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_black_level_10_read(HI_VOID)$/;"	f
hi_ext_system_black_level_10_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_black_level_10_write(HI_U16 data)$/;"	f
hi_ext_system_black_level_11_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_black_level_11_read(HI_VOID)$/;"	f
hi_ext_system_black_level_11_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_black_level_11_write(HI_U16 data)$/;"	f
hi_ext_system_black_level_change_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_black_level_change_read(HI_VOID)$/;"	f
hi_ext_system_black_level_change_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_black_level_change_write(HI_U8 data)$/;"	f
hi_ext_system_calibrate_bad_pixels_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_calibrate_bad_pixels_read(HI_VOID) {$/;"	f
hi_ext_system_calibrate_bad_pixels_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_calibrate_bad_pixels_write(HI_U8 data) {$/;"	f
hi_ext_system_calibrate_flag_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_calibrate_flag_read(HI_VOID) {$/;"	f
hi_ext_system_calibrate_flag_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_calibrate_flag_write(HI_U8 data) {$/;"	f
hi_ext_system_debug_0_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_debug_0_read(HI_VOID) {$/;"	f
hi_ext_system_debug_0_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_debug_0_write(HI_U8 data) {$/;"	f
hi_ext_system_debug_1_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_debug_1_read(HI_VOID) {$/;"	f
hi_ext_system_debug_1_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_debug_1_write(HI_U8 data) {$/;"	f
hi_ext_system_debug_2_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_debug_2_read(HI_VOID) {$/;"	f
hi_ext_system_debug_2_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_debug_2_write(HI_U8 data) {$/;"	f
hi_ext_system_debug_3_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_debug_3_read(HI_VOID) {$/;"	f
hi_ext_system_debug_3_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_debug_3_write(HI_U8 data) {$/;"	f
hi_ext_system_debug_4_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_debug_4_read(HI_VOID) {$/;"	f
hi_ext_system_debug_4_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_debug_4_write(HI_U8 data) {$/;"	f
hi_ext_system_debug_5_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_debug_5_read(HI_VOID) {$/;"	f
hi_ext_system_debug_5_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_debug_5_write(HI_U8 data) {$/;"	f
hi_ext_system_debug_6_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_debug_6_read(HI_VOID) {$/;"	f
hi_ext_system_debug_6_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_debug_6_write(HI_U8 data) {$/;"	f
hi_ext_system_debug_7_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_debug_7_read(HI_VOID) {$/;"	f
hi_ext_system_debug_7_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_debug_7_write(HI_U8 data) {$/;"	f
hi_ext_system_dehaze_debug_addr_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_dehaze_debug_addr_read(HI_U8 id) {$/;"	f
hi_ext_system_dehaze_debug_addr_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dehaze_debug_addr_write(HI_U8 id, HI_U32 data){$/;"	f
hi_ext_system_dehaze_debug_complete_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_dehaze_debug_complete_read(HI_U8 id) {$/;"	f
hi_ext_system_dehaze_debug_complete_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dehaze_debug_complete_write(HI_U8 id, HI_U8 data){$/;"	f
hi_ext_system_dehaze_debug_depth_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_dehaze_debug_depth_read(HI_U8 id) {$/;"	f
hi_ext_system_dehaze_debug_depth_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dehaze_debug_depth_write(HI_U8 id, HI_U32 data){$/;"	f
hi_ext_system_dehaze_debug_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_dehaze_debug_enable_read(HI_U8 id) {$/;"	f
hi_ext_system_dehaze_debug_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dehaze_debug_enable_write(HI_U8 id, HI_U16 data){$/;"	f
hi_ext_system_dehaze_debug_quit_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_dehaze_debug_quit_read(HI_U8 id) {$/;"	f
hi_ext_system_dehaze_debug_quit_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dehaze_debug_quit_write(HI_U8 id, HI_U8 data){$/;"	f
hi_ext_system_dehaze_debug_size_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_dehaze_debug_size_read(HI_U8 id) {$/;"	f
hi_ext_system_dehaze_debug_size_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dehaze_debug_size_write(HI_U8 id, HI_U32 data){$/;"	f
hi_ext_system_demosaic_npOffset_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_demosaic_npOffset_read(HI_U8 u8Index){$/;"	f
hi_ext_system_demosaic_npOffset_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_demosaic_npOffset_write(HI_U8 u8Index, HI_U16 data){$/;"	f
hi_ext_system_demosaic_uuSlope_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_demosaic_uuSlope_read(HI_VOID) {$/;"	f
hi_ext_system_demosaic_uuSlope_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_demosaic_uuSlope_write(HI_U16 data) {$/;"	f
hi_ext_system_demosaic_vhLimit_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_demosaic_vhLimit_read(HI_VOID) {$/;"	f
hi_ext_system_demosaic_vhLimit_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_demosaic_vhLimit_write(HI_U8 data) {$/;"	f
hi_ext_system_demosaic_vhOffset_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_demosaic_vhOffset_read(HI_VOID) {$/;"	f
hi_ext_system_demosaic_vhOffset_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_demosaic_vhOffset_write(HI_U8 data) {$/;"	f
hi_ext_system_demosaic_vhSlope_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_demosaic_vhSlope_read(HI_VOID) {$/;"	f
hi_ext_system_demosaic_vhSlope_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_demosaic_vhSlope_write(HI_U8 data) {$/;"	f
hi_ext_system_directional_sharpening_target_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_directional_sharpening_target_read(HI_VOID) {$/;"	f
hi_ext_system_directional_sharpening_target_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_directional_sharpening_target_write(HI_U8 data) {$/;"	f
hi_ext_system_dpc_count_max_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_dpc_count_max_read(HI_VOID) {$/;"	f
hi_ext_system_dpc_count_max_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dpc_count_max_write(HI_U16 data) {$/;"	f
hi_ext_system_dpc_count_min_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_dpc_count_min_read(HI_VOID) {$/;"	f
hi_ext_system_dpc_count_min_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dpc_count_min_write(HI_U16 data) {$/;"	f
hi_ext_system_dpc_dynamic_blend_ratio_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_dpc_dynamic_blend_ratio_read(HI_VOID){$/;"	f
hi_ext_system_dpc_dynamic_blend_ratio_table_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_dpc_dynamic_blend_ratio_table_read(HI_U8 u8Index){$/;"	f
hi_ext_system_dpc_dynamic_blend_ratio_table_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dpc_dynamic_blend_ratio_table_write(HI_U8 u8Index, HI_U16 data){$/;"	f
hi_ext_system_dpc_dynamic_blend_ratio_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dpc_dynamic_blend_ratio_write( HI_U16 data){$/;"	f
hi_ext_system_dpc_dynamic_cor_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_dpc_dynamic_cor_enable_read(HI_VOID) {$/;"	f
hi_ext_system_dpc_dynamic_cor_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dpc_dynamic_cor_enable_write(HI_U8 data) {$/;"	f
hi_ext_system_dpc_dynamic_manual_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_dpc_dynamic_manual_enable_read(HI_VOID) {$/;"	f
hi_ext_system_dpc_dynamic_manual_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dpc_dynamic_manual_enable_write(HI_U8 data) {$/;"	f
hi_ext_system_dpc_dynamic_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_dpc_dynamic_strength_read(HI_VOID){$/;"	f
hi_ext_system_dpc_dynamic_strength_table_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_dpc_dynamic_strength_table_read(HI_U8 u8Index){$/;"	f
hi_ext_system_dpc_dynamic_strength_table_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dpc_dynamic_strength_table_write(HI_U8 u8Index, HI_U16 data){$/;"	f
hi_ext_system_dpc_dynamic_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dpc_dynamic_strength_write( HI_U16 data){$/;"	f
hi_ext_system_dpc_finish_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_dpc_finish_thresh_read(HI_VOID) {$/;"	f
hi_ext_system_dpc_finish_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dpc_finish_thresh_write(HI_U8 data) {$/;"	f
hi_ext_system_dpc_manual_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_dpc_manual_mode_read(HI_VOID) {$/;"	f
hi_ext_system_dpc_manual_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dpc_manual_mode_write(HI_U8 data) {$/;"	f
hi_ext_system_dpc_start_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_dpc_start_thresh_read(HI_VOID) {$/;"	f
hi_ext_system_dpc_start_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dpc_start_thresh_write(HI_U8 data) {$/;"	f
hi_ext_system_dpc_static_calib_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_dpc_static_calib_enable_read(HI_VOID) {$/;"	f
hi_ext_system_dpc_static_calib_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dpc_static_calib_enable_write(HI_U8 data) {$/;"	f
hi_ext_system_dpc_static_cor_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_dpc_static_cor_enable_read(HI_VOID) {$/;"	f
hi_ext_system_dpc_static_cor_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dpc_static_cor_enable_write(HI_U8 data) {$/;"	f
hi_ext_system_dpc_static_defect_type_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_dpc_static_defect_type_read(HI_VOID) {$/;"	f
hi_ext_system_dpc_static_defect_type_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dpc_static_defect_type_write(HI_U8 data) {$/;"	f
hi_ext_system_dpc_static_dp_show_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_dpc_static_dp_show_read(HI_VOID) {$/;"	f
hi_ext_system_dpc_static_dp_show_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dpc_static_dp_show_write(HI_U8 data) {$/;"	f
hi_ext_system_dpc_trigger_status_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_dpc_trigger_status_read(HI_VOID) {$/;"	f
hi_ext_system_dpc_trigger_status_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dpc_trigger_status_write(HI_U8 data) {$/;"	f
hi_ext_system_dpc_trigger_time_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_dpc_trigger_time_read(HI_VOID) {$/;"	f
hi_ext_system_dpc_trigger_time_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dpc_trigger_time_write(HI_U16 data) {$/;"	f
hi_ext_system_drc_actual_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_drc_actual_strength_read(HI_VOID) {$/;"	f
hi_ext_system_drc_actual_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_actual_strength_write(HI_U8 data) {$/;"	f
hi_ext_system_drc_asymmetry_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_drc_asymmetry_read(HI_VOID){$/;"	f
hi_ext_system_drc_asymmetry_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_asymmetry_write(HI_U8 data){$/;"	f
hi_ext_system_drc_auto_localmixingbright_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_drc_auto_localmixingbright_read(HI_VOID) {$/;"	f
hi_ext_system_drc_auto_localmixingbright_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_auto_localmixingbright_write(HI_U8 data) {$/;"	f
hi_ext_system_drc_auto_localmixingdark_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_drc_auto_localmixingdark_read(HI_VOID) {$/;"	f
hi_ext_system_drc_auto_localmixingdark_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_auto_localmixingdark_write(HI_U8 data) {$/;"	f
hi_ext_system_drc_auto_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_drc_auto_strength_read(HI_VOID) {$/;"	f
hi_ext_system_drc_auto_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_auto_strength_write(HI_U8 data) {$/;"	f
hi_ext_system_drc_bright_enhance_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_drc_bright_enhance_read(HI_VOID) {$/;"	f
hi_ext_system_drc_bright_enhance_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_bright_enhance_write(HI_U8 data) {$/;"	f
hi_ext_system_drc_bright_gain_lmt_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_drc_bright_gain_lmt_read(HI_VOID){$/;"	f
hi_ext_system_drc_bright_gain_lmt_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_bright_gain_lmt_write(HI_U16 data){$/;"	f
hi_ext_system_drc_dark_gain_lmt_c_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_drc_dark_gain_lmt_c_read(HI_VOID){$/;"	f
hi_ext_system_drc_dark_gain_lmt_c_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_dark_gain_lmt_c_write(HI_U16 data){$/;"	f
hi_ext_system_drc_dark_gain_lmt_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_drc_dark_gain_lmt_y_read(HI_VOID){$/;"	f
hi_ext_system_drc_dark_gain_lmt_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_dark_gain_lmt_y_write(HI_U16 data){$/;"	f
hi_ext_system_drc_detail_mixing_thres_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_drc_detail_mixing_thres_read(HI_VOID) {$/;"	f
hi_ext_system_drc_detail_mixing_thres_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_detail_mixing_thres_write(HI_U8 data) {$/;"	f
hi_ext_system_drc_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_drc_enable_read(HI_VOID){$/;"	f
hi_ext_system_drc_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_enable_write(HI_U8 data){$/;"	f
hi_ext_system_drc_manual_localmixingbright_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_drc_manual_localmixingbright_read(HI_VOID) {$/;"	f
hi_ext_system_drc_manual_localmixingbright_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_manual_localmixingbright_write(HI_U8 data) {$/;"	f
hi_ext_system_drc_manual_localmixingdark_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_drc_manual_localmixingdark_read(HI_VOID) {$/;"	f
hi_ext_system_drc_manual_localmixingdark_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_manual_localmixingdark_write(HI_U8 data) {$/;"	f
hi_ext_system_drc_manual_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_drc_manual_mode_read(HI_VOID){$/;"	f
hi_ext_system_drc_manual_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_manual_mode_write(HI_U8 data){$/;"	f
hi_ext_system_drc_manual_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_drc_manual_strength_read(HI_VOID) {$/;"	f
hi_ext_system_drc_manual_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_manual_strength_write(HI_U8 data) {$/;"	f
hi_ext_system_drc_secondpole_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_drc_secondpole_read(HI_VOID){$/;"	f
hi_ext_system_drc_secondpole_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_secondpole_write(HI_U8 data){$/;"	f
hi_ext_system_drc_strength_target_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_drc_strength_target_read(HI_VOID){$/;"	f
hi_ext_system_drc_strength_target_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_strength_target_write(HI_U8 data){$/;"	f
hi_ext_system_drc_stretch_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_drc_stretch_read(HI_VOID){$/;"	f
hi_ext_system_drc_stretch_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_stretch_write(HI_U32 data){$/;"	f
hi_ext_system_drc_var_range_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_drc_var_range_read(HI_VOID) {$/;"	f
hi_ext_system_drc_var_range_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_var_range_write(HI_U8 data) {$/;"	f
hi_ext_system_drc_var_spatial_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_drc_var_spatial_read(HI_VOID) {$/;"	f
hi_ext_system_drc_var_spatial_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_drc_var_spatial_write(HI_U8 data) {$/;"	f
hi_ext_system_dynamic_defect_pixel_slope_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_dynamic_defect_pixel_slope_read(HI_VOID) {$/;"	f
hi_ext_system_dynamic_defect_pixel_slope_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dynamic_defect_pixel_slope_write(HI_U16 data) {$/;"	f
hi_ext_system_dynamic_defect_pixel_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_dynamic_defect_pixel_thresh_read(HI_VOID) {$/;"	f
hi_ext_system_dynamic_defect_pixel_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_dynamic_defect_pixel_thresh_write(HI_U16 data) {$/;"	f
hi_ext_system_fcr_auto_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_fcr_auto_strength_read(HI_U8 u8Index){$/;"	f
hi_ext_system_fcr_auto_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_fcr_auto_strength_write(HI_U8 u8Index, HI_U8 data){$/;"	f
hi_ext_system_fcr_auto_threshold_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_fcr_auto_threshold_read(HI_U8 u8Index){$/;"	f
hi_ext_system_fcr_auto_threshold_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_fcr_auto_threshold_write(HI_U8 u8Index, HI_U8 data){$/;"	f
hi_ext_system_fcr_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_fcr_enable_read(HI_VOID) {$/;"	f
hi_ext_system_fcr_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_fcr_enable_write(HI_U8 data) {$/;"	f
hi_ext_system_fcr_manu_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_fcr_manu_mode_read(HI_VOID) {$/;"	f
hi_ext_system_fcr_manu_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_fcr_manu_mode_write(HI_U8 data) {$/;"	f
hi_ext_system_flags1_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_flags1_read(HI_VOID) {$/;"	f
hi_ext_system_flags1_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_flags1_write(HI_U8 data) {$/;"	f
hi_ext_system_flags2_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_flags2_read(HI_VOID) {$/;"	f
hi_ext_system_flags2_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_flags2_write(HI_U8 data) {$/;"	f
hi_ext_system_fps_base_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_fps_base_read(HI_VOID) {$/;"	f
hi_ext_system_fps_base_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_fps_base_write(HI_U32 data) {$/;"	f
hi_ext_system_frame_rates_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_frame_rates_read(HI_VOID) {$/;"	f
hi_ext_system_frame_rates_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_frame_rates_write(HI_U8 data) {$/;"	f
hi_ext_system_freeze_firmware_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_freeze_firmware_read(HI_VOID) {$/;"	f
hi_ext_system_freeze_firmware_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_freeze_firmware_write(HI_U8 data) {$/;"	f
hi_ext_system_fswdr_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_fswdr_enable_read()$/;"	f
hi_ext_system_fswdr_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_fswdr_enable_write(HI_U8 data)$/;"	f
hi_ext_system_gamma_curve_type_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_gamma_curve_type_read(HI_VOID) $/;"	f
hi_ext_system_gamma_curve_type_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_gamma_curve_type_write(HI_U8 data)$/;"	f
hi_ext_system_gammafe_k_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_gammafe_k_read(HI_VOID){$/;"	f
hi_ext_system_gammafe_k_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_gammafe_k_write(HI_U8 data){$/;"	f
hi_ext_system_gammafe_position_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_gammafe_position_read()$/;"	f
hi_ext_system_gammafe_position_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_gammafe_position_write(HI_U8 data)$/;"	f
hi_ext_system_gammafe_s_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_gammafe_s_read(HI_VOID){$/;"	f
hi_ext_system_gammafe_s_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_gammafe_s_write(HI_U8 data){$/;"	f
hi_ext_system_ge_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_ge_enable_read(HI_VOID){$/;"	f
hi_ext_system_ge_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_ge_enable_write( HI_U8 data){$/;"	f
hi_ext_system_ge_sensithreshold_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_ge_sensithreshold_read(HI_VOID){$/;"	f
hi_ext_system_ge_sensithreshold_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_ge_sensithreshold_write( HI_U16 data){$/;"	f
hi_ext_system_ge_sensitivity_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_ge_sensitivity_read(HI_VOID){$/;"	f
hi_ext_system_ge_sensitivity_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_ge_sensitivity_write( HI_U16 data){$/;"	f
hi_ext_system_ge_slope_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_ge_slope_read(HI_VOID){$/;"	f
hi_ext_system_ge_slope_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_ge_slope_write( HI_U16 data){$/;"	f
hi_ext_system_ge_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_ge_strength_read(HI_U8 u8Index){$/;"	f
hi_ext_system_ge_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_ge_strength_write(HI_U8 u8Index, HI_U16 data){$/;"	f
hi_ext_system_ge_threshold_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_ge_threshold_read(HI_VOID){$/;"	f
hi_ext_system_ge_threshold_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_ge_threshold_write( HI_U16 data){$/;"	f
hi_ext_system_half_pixel_clock_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_half_pixel_clock_read(HI_VOID) {$/;"	f
hi_ext_system_half_pixel_clock_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_half_pixel_clock_write(HI_U8 data) {$/;"	f
hi_ext_system_isp_balancefe_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_isp_balancefe_enable_read()$/;"	f
hi_ext_system_isp_balancefe_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_balancefe_enable_write(HI_U8 data)$/;"	f
hi_ext_system_isp_bit_bypass_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_bit_bypass_read(HI_VOID)$/;"	f
hi_ext_system_isp_bit_bypass_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_bit_bypass_write(HI_U32 data)$/;"	f
hi_ext_system_isp_bypassall_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_isp_bypassall_read()$/;"	f
hi_ext_system_isp_bypassall_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_bypassall_write(HI_U8 data)$/;"	f
hi_ext_system_isp_bypassmode_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_isp_bypassmode_read()$/;"	f
hi_ext_system_isp_bypassmode_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_bypassmode_write(HI_U8 data)$/;"	f
hi_ext_system_isp_chnswitch_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_isp_chnswitch_read()$/;"	f
hi_ext_system_isp_chnswitch_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_chnswitch_write(HI_U8 data)$/;"	f
hi_ext_system_isp_mesh_shading_b_gain_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_mesh_shading_b_gain_read(HI_U16 index)$/;"	f
hi_ext_system_isp_mesh_shading_b_gain_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_mesh_shading_b_gain_write(HI_U16 index, HI_U32 data)$/;"	f
hi_ext_system_isp_mesh_shading_gb_gain_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_mesh_shading_gb_gain_read(HI_U16 index)$/;"	f
hi_ext_system_isp_mesh_shading_gb_gain_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_mesh_shading_gb_gain_write(HI_U16 index, HI_U32 data)$/;"	f
hi_ext_system_isp_mesh_shading_gr_gain_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_mesh_shading_gr_gain_read(HI_U16 index)$/;"	f
hi_ext_system_isp_mesh_shading_gr_gain_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_mesh_shading_gr_gain_write(HI_U16 index, HI_U32 data)$/;"	f
hi_ext_system_isp_mesh_shading_manu_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_isp_mesh_shading_manu_mode_read(HI_VOID) {$/;"	f
hi_ext_system_isp_mesh_shading_manu_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_mesh_shading_manu_mode_write(HI_U8 data) {$/;"	f
hi_ext_system_isp_mesh_shading_noise_control_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_mesh_shading_noise_control_read(HI_U16 index)$/;"	f
hi_ext_system_isp_mesh_shading_noise_control_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_mesh_shading_noise_control_write(HI_U16 index, HI_U32 data)$/;"	f
hi_ext_system_isp_mesh_shading_r_gain_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_mesh_shading_r_gain_read(HI_U16 index)$/;"	f
hi_ext_system_isp_mesh_shading_r_gain_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_mesh_shading_r_gain_write(HI_U16 index, HI_U32 data)$/;"	f
hi_ext_system_isp_mesh_shading_updata_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_isp_mesh_shading_updata_read(HI_VOID) {$/;"	f
hi_ext_system_isp_mesh_shading_updata_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_mesh_shading_updata_write(HI_U8 data) {$/;"	f
hi_ext_system_isp_mesh_shading_xgrid_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_mesh_shading_xgrid_read(HI_U16 index)$/;"	f
hi_ext_system_isp_mesh_shading_xgrid_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_mesh_shading_xgrid_write(HI_U16 index, HI_U32 data)$/;"	f
hi_ext_system_isp_mesh_shading_ygrid_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_mesh_shading_ygrid_read(HI_U16 index)$/;"	f
hi_ext_system_isp_mesh_shading_ygrid_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_mesh_shading_ygrid_write(HI_U16 index, HI_U32 data)$/;"	f
hi_ext_system_isp_pixel_format_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_isp_pixel_format_read(HI_VOID)$/;"	f
hi_ext_system_isp_pixel_format_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_pixel_format_write(HI_U8 data)$/;"	f
hi_ext_system_isp_rgbir_removel_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_rgbir_removel_en_read(HI_VOID) {$/;"	f
hi_ext_system_isp_rgbir_removel_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_rgbir_removel_en_write(HI_U8 data){$/;"	f
hi_ext_system_isp_rgbir_scale_b_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_rgbir_scale_b_b_read(HI_VOID) {$/;"	f
hi_ext_system_isp_rgbir_scale_b_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_rgbir_scale_b_b_write(HI_U16 data){$/;"	f
hi_ext_system_isp_rgbir_scale_b_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_rgbir_scale_b_g_read(HI_VOID) {$/;"	f
hi_ext_system_isp_rgbir_scale_b_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_rgbir_scale_b_g_write(HI_U16 data){$/;"	f
hi_ext_system_isp_rgbir_scale_b_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_rgbir_scale_b_r_read(HI_VOID) {$/;"	f
hi_ext_system_isp_rgbir_scale_b_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_rgbir_scale_b_r_write(HI_U16 data){$/;"	f
hi_ext_system_isp_rgbir_scale_c_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_rgbir_scale_c_b_read(HI_VOID) {$/;"	f
hi_ext_system_isp_rgbir_scale_c_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_rgbir_scale_c_b_write(HI_U16 data){$/;"	f
hi_ext_system_isp_rgbir_scale_c_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_rgbir_scale_c_g_read(HI_VOID) {$/;"	f
hi_ext_system_isp_rgbir_scale_c_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_rgbir_scale_c_g_write(HI_U16 data){$/;"	f
hi_ext_system_isp_rgbir_scale_c_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_rgbir_scale_c_r_read(HI_VOID) {$/;"	f
hi_ext_system_isp_rgbir_scale_c_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_rgbir_scale_c_r_write(HI_U16 data){$/;"	f
hi_ext_system_isp_rgbir_scale_g_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_rgbir_scale_g_b_read(HI_VOID) {$/;"	f
hi_ext_system_isp_rgbir_scale_g_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_rgbir_scale_g_b_write(HI_U16 data){$/;"	f
hi_ext_system_isp_rgbir_scale_g_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_rgbir_scale_g_g_read(HI_VOID) {$/;"	f
hi_ext_system_isp_rgbir_scale_g_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_rgbir_scale_g_g_write(HI_U16 data){$/;"	f
hi_ext_system_isp_rgbir_scale_g_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_rgbir_scale_g_r_read(HI_VOID) {$/;"	f
hi_ext_system_isp_rgbir_scale_g_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_rgbir_scale_g_r_write(HI_U16 data){$/;"	f
hi_ext_system_isp_rgbir_scale_ir_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_rgbir_scale_ir_b_read(HI_VOID) {$/;"	f
hi_ext_system_isp_rgbir_scale_ir_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_rgbir_scale_ir_b_write(HI_U16 data){$/;"	f
hi_ext_system_isp_rgbir_scale_ir_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_rgbir_scale_ir_g_read(HI_VOID) {$/;"	f
hi_ext_system_isp_rgbir_scale_ir_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_rgbir_scale_ir_g_write(HI_U16 data){$/;"	f
hi_ext_system_isp_rgbir_scale_ir_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_rgbir_scale_ir_r_read(HI_VOID) {$/;"	f
hi_ext_system_isp_rgbir_scale_ir_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_rgbir_scale_ir_r_write(HI_U16 data){$/;"	f
hi_ext_system_isp_rgbir_scale_r_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_rgbir_scale_r_b_read(HI_VOID) {$/;"	f
hi_ext_system_isp_rgbir_scale_r_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_rgbir_scale_r_b_write(HI_U16 data){$/;"	f
hi_ext_system_isp_rgbir_scale_r_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_rgbir_scale_r_g_read(HI_VOID) {$/;"	f
hi_ext_system_isp_rgbir_scale_r_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_rgbir_scale_r_g_write(HI_U16 data){$/;"	f
hi_ext_system_isp_rgbir_scale_r_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_isp_rgbir_scale_r_r_read(HI_VOID) {$/;"	f
hi_ext_system_isp_rgbir_scale_r_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_isp_rgbir_scale_r_r_write(HI_U16 data){$/;"	f
hi_ext_system_low_light_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_low_light_enable_read(HI_VOID) {$/;"	f
hi_ext_system_low_light_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_low_light_enable_write(HI_U8 data) {$/;"	f
hi_ext_system_manual_3dnr_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_manual_3dnr_read(HI_VOID) {$/;"	f
hi_ext_system_manual_3dnr_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_manual_3dnr_write(HI_U8 data) {$/;"	f
hi_ext_system_manual_directional_sharpening_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_manual_directional_sharpening_read(HI_VOID) {$/;"	f
hi_ext_system_manual_directional_sharpening_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_manual_directional_sharpening_write(HI_U8 data) {$/;"	f
hi_ext_system_manual_drc_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_manual_drc_read(HI_VOID) {$/;"	f
hi_ext_system_manual_drc_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_manual_drc_write(HI_U8 data) {$/;"	f
hi_ext_system_manual_exp_ratio_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_manual_exp_ratio_enable_read(HI_VOID) {$/;"	f
hi_ext_system_manual_exp_ratio_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_manual_exp_ratio_enable_write(HI_U8 data) {$/;"	f
hi_ext_system_manual_fcr_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_manual_fcr_strength_read(HI_VOID) {$/;"	f
hi_ext_system_manual_fcr_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_manual_fcr_strength_write(HI_U8 data) {$/;"	f
hi_ext_system_manual_fcr_threshold_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_manual_fcr_threshold_read(HI_VOID) {$/;"	f
hi_ext_system_manual_fcr_threshold_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_manual_fcr_threshold_write(HI_U8 data) {$/;"	f
hi_ext_system_manual_sharpen_D_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_manual_sharpen_D_read(HI_VOID) {$/;"	f
hi_ext_system_manual_sharpen_D_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_manual_sharpen_D_write(HI_U8 data){$/;"	f
hi_ext_system_manual_sharpen_EdgeNoiseThd_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_manual_sharpen_EdgeNoiseThd_read(HI_VOID) {$/;"	f
hi_ext_system_manual_sharpen_EdgeNoiseThd_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_manual_sharpen_EdgeNoiseThd_write(HI_U8 data){$/;"	f
hi_ext_system_manual_sharpen_EnLowLumaShoot_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_manual_sharpen_EnLowLumaShoot_read(HI_VOID)$/;"	f
hi_ext_system_manual_sharpen_EnLowLumaShoot_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_manual_sharpen_EnLowLumaShoot_write(HI_U8 data)$/;"	f
hi_ext_system_manual_sharpen_TextureNoiseThd_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_manual_sharpen_TextureNoiseThd_read(HI_VOID) {$/;"	f
hi_ext_system_manual_sharpen_TextureNoiseThd_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_manual_sharpen_TextureNoiseThd_write(HI_U8 data){$/;"	f
hi_ext_system_manual_sharpen_Ud_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_manual_sharpen_Ud_read(HI_VOID) {$/;"	f
hi_ext_system_manual_sharpen_Ud_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_manual_sharpen_Ud_write(HI_U8 data){$/;"	f
hi_ext_system_manual_sharpen_overshootAmt_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_manual_sharpen_overshootAmt_read(HI_VOID) {$/;"	f
hi_ext_system_manual_sharpen_overshootAmt_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_manual_sharpen_overshootAmt_write(HI_U8 data){$/;"	f
hi_ext_system_manual_sharpen_undershootAmt_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_manual_sharpen_undershootAmt_read(HI_VOID) {$/;"	f
hi_ext_system_manual_sharpen_undershootAmt_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_manual_sharpen_undershootAmt_write(HI_U8 data){$/;"	f
hi_ext_system_manual_un_directional_sharpening_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_manual_un_directional_sharpening_read(HI_VOID) {$/;"	f
hi_ext_system_manual_un_directional_sharpening_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_manual_un_directional_sharpening_write(HI_U8 data) {$/;"	f
hi_ext_system_manual_uvnr_color_cast_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_manual_uvnr_color_cast_read(HI_VOID) {$/;"	f
hi_ext_system_manual_uvnr_color_cast_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void hi_ext_system_manual_uvnr_color_cast_write(HI_U8 data) {$/;"	f
hi_ext_system_manual_uvnr_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_manual_uvnr_strength_read(HI_VOID) {$/;"	f
hi_ext_system_manual_uvnr_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void hi_ext_system_manual_uvnr_strength_write(HI_U8 data) {$/;"	f
hi_ext_system_manual_uvnr_threshold_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_manual_uvnr_threshold_read(HI_VOID) {$/;"	f
hi_ext_system_manual_uvnr_threshold_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void hi_ext_system_manual_uvnr_threshold_write(HI_U8 data) {$/;"	f
hi_ext_system_maximum_3dnr_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_maximum_3dnr_strength_read(HI_VOID) {$/;"	f
hi_ext_system_maximum_3dnr_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_maximum_3dnr_strength_write(HI_U8 data) {$/;"	f
hi_ext_system_maximum_directional_sharpening_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_maximum_directional_sharpening_read(HI_VOID) {$/;"	f
hi_ext_system_maximum_directional_sharpening_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_maximum_directional_sharpening_write(HI_U8 data) {$/;"	f
hi_ext_system_maximum_nr_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_maximum_nr_strength_read(HI_VOID) {$/;"	f
hi_ext_system_maximum_nr_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_maximum_nr_strength_write(HI_U8 data) {$/;"	f
hi_ext_system_maximum_un_directional_sharpening_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_maximum_un_directional_sharpening_read(HI_VOID) {$/;"	f
hi_ext_system_maximum_un_directional_sharpening_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_maximum_un_directional_sharpening_write(HI_U8 data) {$/;"	f
hi_ext_system_minimum_3dnr_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_minimum_3dnr_strength_read(HI_VOID) {$/;"	f
hi_ext_system_minimum_3dnr_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_minimum_3dnr_strength_write(HI_U8 data) {$/;"	f
hi_ext_system_minimum_directional_sharpening_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_minimum_directional_sharpening_read(HI_VOID) {$/;"	f
hi_ext_system_minimum_directional_sharpening_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_minimum_directional_sharpening_write(HI_U8 data) {$/;"	f
hi_ext_system_minimum_nr_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_minimum_nr_strength_read(HI_VOID) {$/;"	f
hi_ext_system_minimum_nr_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_minimum_nr_strength_write(HI_U8 data) {$/;"	f
hi_ext_system_minimum_un_directional_sharpening_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_minimum_un_directional_sharpening_read(HI_VOID) {$/;"	f
hi_ext_system_minimum_un_directional_sharpening_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_minimum_un_directional_sharpening_write(HI_U8 data) {$/;"	f
hi_ext_system_nr_fixstrength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_nr_fixstrength_read(HI_U8 u8Index) {$/;"	f
hi_ext_system_nr_fixstrength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_nr_fixstrength_write(HI_U8 u8Index, HI_U8 data){$/;"	f
hi_ext_system_nr_lowfreqslope_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_nr_lowfreqslope_read(HI_U8 u8Index) {$/;"	f
hi_ext_system_nr_lowfreqslope_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_nr_lowfreqslope_write(HI_U8 u8Index, HI_U8 data){$/;"	f
hi_ext_system_nr_manu_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_nr_manu_mode_read(HI_VOID) {$/;"	f
hi_ext_system_nr_manu_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_nr_manu_mode_write(HI_U8 data){$/;"	f
hi_ext_system_nr_manual_fixstrength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_nr_manual_fixstrength_read(HI_VOID) {$/;"	f
hi_ext_system_nr_manual_fixstrength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_nr_manual_fixstrength_write(HI_U8 data) {$/;"	f
hi_ext_system_nr_manual_lowfreqslope_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_nr_manual_lowfreqslope_read(HI_VOID) {$/;"	f
hi_ext_system_nr_manual_lowfreqslope_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_nr_manual_lowfreqslope_write(HI_U8 data) {$/;"	f
hi_ext_system_nr_manual_threshold_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_nr_manual_threshold_read(HI_VOID) {$/;"	f
hi_ext_system_nr_manual_threshold_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_nr_manual_threshold_write(HI_U16 data) {$/;"	f
hi_ext_system_nr_manual_varstrength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_nr_manual_varstrength_read(HI_VOID) {$/;"	f
hi_ext_system_nr_manual_varstrength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_nr_manual_varstrength_write(HI_U8 data) {$/;"	f
hi_ext_system_nr_threshold_long_target_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_nr_threshold_long_target_read(HI_VOID) {$/;"	f
hi_ext_system_nr_threshold_long_target_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_nr_threshold_long_target_write(HI_U8 data) {$/;"	f
hi_ext_system_nr_threshold_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_nr_threshold_read(HI_U8 u8Index) {$/;"	f
hi_ext_system_nr_threshold_target_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_nr_threshold_target_read(HI_VOID) {$/;"	f
hi_ext_system_nr_threshold_target_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_nr_threshold_target_write(HI_U8 data) {$/;"	f
hi_ext_system_nr_threshold_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_nr_threshold_write(HI_U8 u8Index, HI_U16 data){$/;"	f
hi_ext_system_nr_varstrength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_nr_varstrength_read(HI_U8 u8Index) {$/;"	f
hi_ext_system_nr_varstrength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_nr_varstrength_write(HI_U8 u8Index, HI_U8 data){$/;"	f
hi_ext_system_query_exposure_again_read	component/isp/3a/sample_ae/sample_ae_ext_config.h	/^static __inline HI_U32 hi_ext_system_query_exposure_again_read(HI_U8 id){$/;"	f
hi_ext_system_query_exposure_again_write	component/isp/3a/sample_ae/sample_ae_ext_config.h	/^static __inline HI_VOID hi_ext_system_query_exposure_again_write(HI_U8 id, HI_U32 data){$/;"	f
hi_ext_system_sensor_iso_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_sensor_iso_read(HI_VOID)$/;"	f
hi_ext_system_sensor_iso_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_sensor_iso_write(HI_U32 data)$/;"	f
hi_ext_system_sensor_max_resolution_fps_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_sensor_max_resolution_fps_read(HI_VOID){$/;"	f
hi_ext_system_sensor_max_resolution_fps_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_sensor_max_resolution_fps_write(HI_U16 data){$/;"	f
hi_ext_system_sensor_max_resolution_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_sensor_max_resolution_height_read(HI_VOID){$/;"	f
hi_ext_system_sensor_max_resolution_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_sensor_max_resolution_height_write(HI_U16 data){$/;"	f
hi_ext_system_sensor_max_resolution_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_sensor_max_resolution_width_read(HI_VOID){$/;"	f
hi_ext_system_sensor_max_resolution_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_sensor_max_resolution_width_write(HI_U16 data){$/;"	f
hi_ext_system_sensor_wdr_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_sensor_wdr_mode_read(HI_VOID) {$/;"	f
hi_ext_system_sensor_wdr_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_sensor_wdr_mode_write(HI_U8 data) {$/;"	f
hi_ext_system_set_1001_rate_divider_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_set_1001_rate_divider_read(HI_VOID) {$/;"	f
hi_ext_system_set_1001_rate_divider_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_set_1001_rate_divider_write(HI_U8 data) {$/;"	f
hi_ext_system_shading_table_node_number_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_shading_table_node_number_read(HI_VOID) {$/;"	f
hi_ext_system_shading_table_node_number_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_shading_table_node_number_write(HI_U16 data) {$/;"	f
hi_ext_system_sharpen_D_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_sharpen_D_read(HI_U8 u8Index) {$/;"	f
hi_ext_system_sharpen_D_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_sharpen_D_write(HI_U8 u8Index, HI_U8 data){$/;"	f
hi_ext_system_sharpen_EdgeNoiseThd_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_sharpen_EdgeNoiseThd_read(HI_U8 u8Index) {$/;"	f
hi_ext_system_sharpen_EdgeNoiseThd_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_sharpen_EdgeNoiseThd_write(HI_U8 u8Index, HI_U8 data){$/;"	f
hi_ext_system_sharpen_EnLowLumaShoot_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_sharpen_EnLowLumaShoot_read(HI_U8 u8Index)$/;"	f
hi_ext_system_sharpen_EnLowLumaShoot_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_sharpen_EnLowLumaShoot_write(HI_U8 u8Index, HI_U8 data)$/;"	f
hi_ext_system_sharpen_TextureNoiseThd_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_sharpen_TextureNoiseThd_read(HI_U8 u8Index) {$/;"	f
hi_ext_system_sharpen_TextureNoiseThd_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_sharpen_TextureNoiseThd_write(HI_U8 u8Index, HI_U8 data){$/;"	f
hi_ext_system_sharpen_Ud_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_sharpen_Ud_read(HI_U8 u8Index) {$/;"	f
hi_ext_system_sharpen_Ud_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_sharpen_Ud_write(HI_U8 u8Index, HI_U8 data){$/;"	f
hi_ext_system_sharpen_manu_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_sharpen_manu_mode_read(HI_VOID) {$/;"	f
hi_ext_system_sharpen_manu_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_sharpen_manu_mode_write(HI_U8 data){$/;"	f
hi_ext_system_sharpen_overshootAmt_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_sharpen_overshootAmt_read(HI_U8 u8Index) {$/;"	f
hi_ext_system_sharpen_overshootAmt_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_sharpen_overshootAmt_write(HI_U8 u8Index, HI_U8 data){$/;"	f
hi_ext_system_sharpen_undershootAmt_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_sharpen_undershootAmt_read(HI_U8 u8Index) {$/;"	f
hi_ext_system_sharpen_undershootAmt_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_sharpen_undershootAmt_write(HI_U8 u8Index, HI_U8 data){$/;"	f
hi_ext_system_statistics_ctrl_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_statistics_ctrl_read(HI_VOID)$/;"	f
hi_ext_system_statistics_ctrl_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_statistics_ctrl_write(HI_U32 data)$/;"	f
hi_ext_system_sys_debug_addr_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_sys_debug_addr_read(HI_VOID) $/;"	f
hi_ext_system_sys_debug_addr_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_sys_debug_addr_write(HI_U32 data)$/;"	f
hi_ext_system_sys_debug_depth_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_sys_debug_depth_read(HI_VOID) $/;"	f
hi_ext_system_sys_debug_depth_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_sys_debug_depth_write(HI_U16 data)$/;"	f
hi_ext_system_sys_debug_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_system_sys_debug_enable_read(HI_VOID) $/;"	f
hi_ext_system_sys_debug_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_sys_debug_enable_write(HI_U16 data)$/;"	f
hi_ext_system_sys_debug_size_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_ext_system_sys_debug_size_read(HI_VOID) $/;"	f
hi_ext_system_sys_debug_size_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_sys_debug_size_write(HI_U32 data)$/;"	f
hi_ext_system_top_bit_reserve3_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_top_bit_reserve3_read()$/;"	f
hi_ext_system_top_bit_reserve3_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_top_bit_reserve3_write(HI_U8 data)$/;"	f
hi_ext_system_top_bit_reserve4_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_top_bit_reserve4_read()$/;"	f
hi_ext_system_top_bit_reserve4_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_top_bit_reserve4_write(HI_U8 data)$/;"	f
hi_ext_system_top_bit_reserve5_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_top_bit_reserve5_read()$/;"	f
hi_ext_system_top_bit_reserve5_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_top_bit_reserve5_write(HI_U8 data)$/;"	f
hi_ext_system_un_directional_sharpening_target_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_un_directional_sharpening_target_read(HI_VOID) {$/;"	f
hi_ext_system_un_directional_sharpening_target_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_un_directional_sharpening_target_write(HI_U8 data) {$/;"	f
hi_ext_system_uvnr_color_cast_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_uvnr_color_cast_read(HI_U8 u8Index) {$/;"	f
hi_ext_system_uvnr_color_cast_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void hi_ext_system_uvnr_color_cast_write(HI_U8 u8Index, HI_U8 data) {$/;"	f
hi_ext_system_uvnr_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_uvnr_enable_read(HI_VOID) {$/;"	f
hi_ext_system_uvnr_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_uvnr_enable_write(HI_U8 data) {$/;"	f
hi_ext_system_uvnr_manu_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_uvnr_manu_mode_read(HI_VOID) {$/;"	f
hi_ext_system_uvnr_manu_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_uvnr_manu_mode_write(HI_U8 data) {$/;"	f
hi_ext_system_uvnr_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_uvnr_strength_read(HI_U8 u8Index) {$/;"	f
hi_ext_system_uvnr_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void hi_ext_system_uvnr_strength_write(HI_U8 u8Index, HI_U8 data) {$/;"	f
hi_ext_system_uvnr_threshold_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_uvnr_threshold_read(HI_U8 u8Index) {$/;"	f
hi_ext_system_uvnr_threshold_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void hi_ext_system_uvnr_threshold_write(HI_U8 u8Index, HI_U8 data) {$/;"	f
hi_ext_system_window_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_system_window_mode_read(HI_VOID) $/;"	f
hi_ext_system_window_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_system_window_mode_write(HI_U8 data)$/;"	f
hi_ext_top_isp_init_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_top_isp_init_read(HI_VOID) {$/;"	f
hi_ext_top_isp_init_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_top_isp_init_write(HI_U8 data) {$/;"	f
hi_ext_top_isp_run_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_top_isp_run_enable_read(HI_VOID) {$/;"	f
hi_ext_top_isp_run_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_top_isp_run_enable_write(HI_U8 data) {$/;"	f
hi_ext_top_isp_run_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_top_isp_run_read(HI_VOID) {$/;"	f
hi_ext_top_isp_run_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_top_isp_run_write(HI_U8 data) {$/;"	f
hi_ext_top_mem_init_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_top_mem_init_read(HI_VOID) {$/;"	f
hi_ext_top_mem_init_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_top_mem_init_write(HI_U8 data) {$/;"	f
hi_ext_top_pub_attr_cfg_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_top_pub_attr_cfg_read(HI_VOID) {$/;"	f
hi_ext_top_pub_attr_cfg_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_top_pub_attr_cfg_write(HI_U8 data) {$/;"	f
hi_ext_top_res_switch_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_top_res_switch_read(HI_VOID) {$/;"	f
hi_ext_top_res_switch_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_top_res_switch_write(HI_U8 data) {$/;"	f
hi_ext_top_wdr_cfg_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_top_wdr_cfg_read(HI_VOID) {$/;"	f
hi_ext_top_wdr_cfg_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_top_wdr_cfg_write(HI_U8 data) {$/;"	f
hi_ext_top_wdr_switch_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_top_wdr_switch_read(HI_VOID) {$/;"	f
hi_ext_top_wdr_switch_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_top_wdr_switch_write(HI_U8 data) {$/;"	f
hi_ext_wdr_compress_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_wdr_compress_read(HI_VOID) {$/;"	f
hi_ext_wdr_compress_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_wdr_compress_write(HI_U16 data) {$/;"	f
hi_ext_wdr_exp_ratio_target_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_ext_wdr_exp_ratio_target_read(HI_VOID) {$/;"	f
hi_ext_wdr_exp_ratio_target_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_wdr_exp_ratio_target_write(HI_U16 data) {$/;"	f
hi_ext_wdr_manual_exp_ratio_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 hi_ext_wdr_manual_exp_ratio_enable_read(HI_VOID) {$/;"	f
hi_ext_wdr_manual_exp_ratio_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID hi_ext_wdr_manual_exp_ratio_enable_write(HI_U8 data) {$/;"	f
hi_gamma_fe0_mem_array_data_read	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_fe0_mem_config.h	/^static __inline HI_U32 hi_gamma_fe0_mem_array_data_read(HI_U32 index) {$/;"	f
hi_gamma_fe0_mem_array_data_write	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_fe0_mem_config.h	/^static __inline void hi_gamma_fe0_mem_array_data_write(HI_U32 index, HI_U32 data) {$/;"	f
hi_gamma_fe1_mem_array_data_read	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_fe1_mem_config.h	/^static __inline HI_U32 hi_gamma_fe1_mem_array_data_read(HI_U32 index) {$/;"	f
hi_gamma_fe1_mem_array_data_write	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_fe1_mem_config.h	/^static __inline void hi_gamma_fe1_mem_array_data_write(HI_U32 index, HI_U32 data) {$/;"	f
hi_gamma_rgb_mem_array_data_read	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_rgb_mem_config.h	/^static __inline HI_U32 hi_gamma_rgb_mem_array_data_read(HI_U32 index) {$/;"	f
hi_gamma_rgb_mem_array_data_write	component/isp/firmware/vreg/arch/hi3518e/isp_gamma_rgb_mem_config.h	/^static __inline void hi_gamma_rgb_mem_array_data_write(HI_U32 index, HI_U32 data) {$/;"	f
hi_histogram_mem_array_data_read	component/isp/firmware/vreg/arch/hi3518e/isp_histogram_mem_config.h	/^static __inline HI_U32 hi_histogram_mem_array_data_read(HI_U16 index) {$/;"	f
hi_histogram_mem_array_data_write	component/isp/firmware/vreg/arch/hi3518e/isp_histogram_mem_config.h	/^static __inline void hi_histogram_mem_array_data_write(HI_U32 index, HI_U32 data) {$/;"	f
hi_isp_2dnr_cfg_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_2dnr_cfg_enable_read(HI_VOID) {$/;"	f
hi_isp_2dnr_cfg_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_2dnr_cfg_enable_write(HI_U8 data) {$/;"	f
hi_isp_2dnr_date_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_2dnr_date_read(HI_VOID) {$/;"	f
hi_isp_2dnr_date_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_2dnr_date_write(HI_U16 data) {$/;"	f
hi_isp_2dnr_fcr_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_2dnr_fcr_en_read(HI_VOID) {$/;"	f
hi_isp_2dnr_fcr_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_2dnr_fcr_en_write(HI_U8 data) {$/;"	f
hi_isp_2dnr_fcrgain_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_2dnr_fcrgain_read(HI_VOID) {$/;"	f
hi_isp_2dnr_fcrgain_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_2dnr_fcrgain_write(HI_U8 data) {$/;"	f
hi_isp_2dnr_fcrlimit_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_2dnr_fcrlimit_read(HI_VOID) {$/;"	f
hi_isp_2dnr_fcrlimit_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_2dnr_fcrlimit_write(HI_U8 data) {$/;"	f
hi_isp_2dnr_fcrshift_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_2dnr_fcrshift_read(HI_VOID) {$/;"	f
hi_isp_2dnr_fcrshift_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_2dnr_fcrshift_write(HI_U8 data) {$/;"	f
hi_isp_2dnr_limit_high_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_2dnr_limit_high_read(HI_VOID) {$/;"	f
hi_isp_2dnr_limit_high_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_2dnr_limit_high_write(HI_U16 data) {$/;"	f
hi_isp_2dnr_limit_low_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_2dnr_limit_low_read(HI_VOID) {$/;"	f
hi_isp_2dnr_limit_low_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_2dnr_limit_low_write(HI_U16 data) {$/;"	f
hi_isp_2dnr_luma_gain_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_2dnr_luma_gain_read(HI_VOID) {$/;"	f
hi_isp_2dnr_luma_gain_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_2dnr_luma_gain_write(HI_U8 data) {$/;"	f
hi_isp_2dnr_luma_high_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_2dnr_luma_high_read(HI_VOID) {$/;"	f
hi_isp_2dnr_luma_high_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_2dnr_luma_high_write(HI_U16 data) {$/;"	f
hi_isp_2dnr_luma_low_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_2dnr_luma_low_read(HI_VOID) {$/;"	f
hi_isp_2dnr_luma_low_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_2dnr_luma_low_write(HI_U16 data) {$/;"	f
hi_isp_2dnr_luma_nr_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_2dnr_luma_nr_enable_read(HI_VOID) {$/;"	f
hi_isp_2dnr_luma_nr_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_2dnr_luma_nr_enable_write(HI_U8 data) {$/;"	f
hi_isp_2dnr_thres_high_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_2dnr_thres_high_read(HI_U8 index) {$/;"	f
hi_isp_2dnr_thres_high_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_2dnr_thres_high_write(HI_U8 index, HI_U16 data) {$/;"	f
hi_isp_2dnr_thres_low_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_2dnr_thres_low_read(HI_U8 index) {$/;"	f
hi_isp_2dnr_thres_low_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_2dnr_thres_low_write(HI_U8 index, HI_U16 data) {$/;"	f
hi_isp_2dnr_version_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_2dnr_version_read(HI_VOID) {$/;"	f
hi_isp_2dnr_version_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_2dnr_version_write(HI_U16 data) {$/;"	f
hi_isp_acm_cbcrthr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_acm_cbcrthr_read(HI_VOID) {$/;"	f
hi_isp_acm_cbcrthr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_acm_cbcrthr_write(HI_U8 data){$/;"	f
hi_isp_acm_cliporwrap_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_acm_cliporwrap_read(HI_VOID) {$/;"	f
hi_isp_acm_cliporwrap_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_acm_cliporwrap_write(HI_U8 data){$/;"	f
hi_isp_acm_cliprange_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_acm_cliprange_read(HI_VOID) {$/;"	f
hi_isp_acm_cliprange_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_acm_cliprange_write(HI_U8 data){$/;"	f
hi_isp_acm_coeff_addr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_acm_coeff_addr_read(HI_VOID) {$/;"	f
hi_isp_acm_coeff_addr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_acm_coeff_addr_write(HI_U32 data){$/;"	f
hi_isp_acm_coeff_up_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_acm_coeff_up_read(HI_VOID) {$/;"	f
hi_isp_acm_coeff_up_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_acm_coeff_up_write(HI_U32 data){$/;"	f
hi_isp_acm_dbg_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_acm_dbg_enable_read(HI_VOID) {$/;"	f
hi_isp_acm_dbg_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_acm_dbg_enable_write(HI_U8 data){$/;"	f
hi_isp_acm_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_acm_enable_read(HI_VOID) {$/;"	f
hi_isp_acm_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_acm_enable_write(HI_U8 data){$/;"	f
hi_isp_acm_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_acm_height_read(HI_VOID) {$/;"	f
hi_isp_acm_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_acm_height_write(HI_U16 data){$/;"	f
hi_isp_acm_hue_gain_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_acm_hue_gain_read(HI_VOID) {$/;"	f
hi_isp_acm_hue_gain_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_acm_hue_gain_write(HI_U16 data){$/;"	f
hi_isp_acm_luma_gain_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_acm_luma_gain_read(HI_VOID) {$/;"	f
hi_isp_acm_luma_gain_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_acm_luma_gain_write(HI_U16 data){$/;"	f
hi_isp_acm_sat_gain_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_acm_sat_gain_read(HI_VOID) {$/;"	f
hi_isp_acm_sat_gain_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_acm_sat_gain_write(HI_U16 data){$/;"	f
hi_isp_acm_stretch_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_acm_stretch_read(HI_VOID) {$/;"	f
hi_isp_acm_stretch_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_acm_stretch_write(HI_U8 data){$/;"	f
hi_isp_acm_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_acm_width_read(HI_VOID) {$/;"	f
hi_isp_acm_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_acm_width_write(HI_U16 data){$/;"	f
hi_isp_ae_bit_move_gamma_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ae_bit_move_gamma_read(HI_VOID) {$/;"	f
hi_isp_ae_bit_move_gamma_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_bit_move_gamma_write(HI_U32 data) {$/;"	f
hi_isp_ae_cfg_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_ae_cfg_enable_read(HI_VOID) {$/;"	f
hi_isp_ae_cfg_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_cfg_enable_write(HI_U8 data) {$/;"	f
hi_isp_ae_ctrl_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_ae_ctrl_read(HI_VOID) {$/;"	f
hi_isp_ae_ctrl_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_ctrl_write(HI_U8 data) {$/;"	f
hi_isp_ae_date_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_ae_date_read(HI_VOID) {$/;"	f
hi_isp_ae_date_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_date_write(HI_U16 data) {$/;"	f
hi_isp_ae_h_zone_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_ae_h_zone_read(HI_VOID) {$/;"	f
hi_isp_ae_h_zone_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_h_zone_write(HI_U8 data) {$/;"	f
hi_isp_ae_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_ae_height_read(HI_VOID) {$/;"	f
hi_isp_ae_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_height_write(HI_U16 data) {$/;"	f
hi_isp_ae_high_hist_weight_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ae_high_hist_weight_read(HI_VOID) {$/;"	f
hi_isp_ae_high_hist_weight_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_high_hist_weight_write(HI_U32 data) {$/;"	f
hi_isp_ae_mem_aver_raddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ae_mem_aver_raddr_read(HI_VOID) {$/;"	f
hi_isp_ae_mem_aver_raddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_mem_aver_raddr_write(HI_U32 data) {$/;"	f
hi_isp_ae_mem_aver_rdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ae_mem_aver_rdata_read(HI_VOID) {$/;"	f
hi_isp_ae_mem_aver_rdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_mem_aver_rdata_write(HI_U32 data) {$/;"	f
hi_isp_ae_mem_hist_raddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ae_mem_hist_raddr_read(HI_VOID) {$/;"	f
hi_isp_ae_mem_hist_raddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_mem_hist_raddr_write(HI_U32 data) {$/;"	f
hi_isp_ae_mem_hist_rdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ae_mem_hist_rdata_read(HI_VOID) {$/;"	f
hi_isp_ae_mem_hist_rdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_mem_hist_rdata_write(HI_U32 data) {$/;"	f
hi_isp_ae_mem_wei_raddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ae_mem_wei_raddr_read(HI_VOID) {$/;"	f
hi_isp_ae_mem_wei_raddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_mem_wei_raddr_write(HI_U32 data) {$/;"	f
hi_isp_ae_mem_wei_rdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ae_mem_wei_rdata_read(HI_VOID) {$/;"	f
hi_isp_ae_mem_wei_rdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_mem_wei_rdata_write(HI_U32 data) {$/;"	f
hi_isp_ae_mem_wei_waddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ae_mem_wei_waddr_read(HI_VOID) {$/;"	f
hi_isp_ae_mem_wei_waddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_mem_wei_waddr_write(HI_U32 data) {$/;"	f
hi_isp_ae_mem_wei_wdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ae_mem_wei_wdata_read(HI_VOID) {$/;"	f
hi_isp_ae_mem_wei_wdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_mem_wei_wdata_write(HI_U32 data) {$/;"	f
hi_isp_ae_pixel_selected_count_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ae_pixel_selected_count_read(HI_VOID) {$/;"	f
hi_isp_ae_pixel_selected_count_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_pixel_selected_count_write(HI_U32 data) {$/;"	f
hi_isp_ae_pixel_selected_weight_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ae_pixel_selected_weight_read(HI_VOID) {$/;"	f
hi_isp_ae_pixel_selected_weight_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_pixel_selected_weight_write(HI_U32 data) {$/;"	f
hi_isp_ae_total_b_aver_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ae_total_b_aver_read(HI_VOID) {$/;"	f
hi_isp_ae_total_b_aver_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_total_b_aver_write(HI_U32 data) {$/;"	f
hi_isp_ae_total_gb_aver_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ae_total_gb_aver_read(HI_VOID) {$/;"	f
hi_isp_ae_total_gb_aver_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_total_gb_aver_write(HI_U32 data) {$/;"	f
hi_isp_ae_total_gr_aver_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ae_total_gr_aver_read(HI_VOID) {$/;"	f
hi_isp_ae_total_gr_aver_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_total_gr_aver_write(HI_U32 data) {$/;"	f
hi_isp_ae_total_r_aver_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ae_total_r_aver_read(HI_VOID) {$/;"	f
hi_isp_ae_total_r_aver_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_total_r_aver_write(HI_U32 data) {$/;"	f
hi_isp_ae_update_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_ae_update_mode_read(HI_VOID) {$/;"	f
hi_isp_ae_update_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_update_mode_write(HI_U8 data) {$/;"	f
hi_isp_ae_update_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_ae_update_read(HI_VOID) {$/;"	f
hi_isp_ae_update_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_update_write(HI_U8 data) {$/;"	f
hi_isp_ae_v_zone_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_ae_v_zone_read(HI_VOID) {$/;"	f
hi_isp_ae_v_zone_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_v_zone_write(HI_U8 data) {$/;"	f
hi_isp_ae_version_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_ae_version_read(HI_VOID) {$/;"	f
hi_isp_ae_version_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_version_write(HI_U16 data) {$/;"	f
hi_isp_ae_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_ae_width_read(HI_VOID) {$/;"	f
hi_isp_ae_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ae_width_write(HI_U16 data) {$/;"	f
hi_isp_af_acc_shift_h0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_acc_shift_h0_read(HI_VOID) {$/;"	f
hi_isp_af_acc_shift_h0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_acc_shift_h0_write(HI_U8 data){$/;"	f
hi_isp_af_acc_shift_h1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_acc_shift_h1_read(HI_VOID) {$/;"	f
hi_isp_af_acc_shift_h1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_acc_shift_h1_write(HI_U8 data){$/;"	f
hi_isp_af_acc_shift_v0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_acc_shift_v0_read(HI_VOID) {$/;"	f
hi_isp_af_acc_shift_v0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_acc_shift_v0_write(HI_U8 data){$/;"	f
hi_isp_af_acc_shift_v1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_acc_shift_v1_read(HI_VOID) {$/;"	f
hi_isp_af_acc_shift_v1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_acc_shift_v1_write(HI_U8 data){$/;"	f
hi_isp_af_acc_shift_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_acc_shift_y_read(HI_VOID) {$/;"	f
hi_isp_af_acc_shift_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_acc_shift_y_write(HI_U8 data){$/;"	f
hi_isp_af_bayer_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_bayer_mode_read(HI_VOID) {$/;"	f
hi_isp_af_bayer_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_bayer_mode_write(HI_U8 data) {$/;"	f
hi_isp_af_ck_gt_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_ck_gt_en_read(HI_VOID) {$/;"	f
hi_isp_af_ck_gt_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_ck_gt_en_write(HI_U8 data) {$/;"	f
hi_isp_af_cnt_shift_h0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_cnt_shift_h0_read(HI_VOID) {$/;"	f
hi_isp_af_cnt_shift_h0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_cnt_shift_h0_write(HI_U8 data){$/;"	f
hi_isp_af_cnt_shift_h1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_cnt_shift_h1_read(HI_VOID) {$/;"	f
hi_isp_af_cnt_shift_h1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_cnt_shift_h1_write(HI_U8 data){$/;"	f
hi_isp_af_cnt_shift_v0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_cnt_shift_v0_read(HI_VOID) {$/;"	f
hi_isp_af_cnt_shift_v0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_cnt_shift_v0_write(HI_U8 data){$/;"	f
hi_isp_af_cnt_shift_v1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_cnt_shift_v1_read(HI_VOID) {$/;"	f
hi_isp_af_cnt_shift_v1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_cnt_shift_v1_write(HI_U8 data){$/;"	f
hi_isp_af_crop_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_crop_en_read(HI_VOID) {$/;"	f
hi_isp_af_crop_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_crop_en_write(HI_U8 data) {$/;"	f
hi_isp_af_crop_hsize_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_af_crop_hsize_read(HI_VOID) {$/;"	f
hi_isp_af_crop_hsize_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_crop_hsize_write(HI_U16 data){$/;"	f
hi_isp_af_crop_vsize_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_af_crop_vsize_read(HI_VOID) {$/;"	f
hi_isp_af_crop_vsize_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_crop_vsize_write(HI_U16 data){$/;"	f
hi_isp_af_data_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_data_mode_read(HI_VOID) {$/;"	f
hi_isp_af_data_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_data_mode_write(HI_U8 data) {$/;"	f
hi_isp_af_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_enable_read(HI_VOID) {$/;"	f
hi_isp_af_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_enable_write(HI_U8 data) {$/;"	f
hi_isp_af_fir0_h_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_fir0_h_read(HI_U8 index) {$/;"	f
hi_isp_af_fir0_h_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_fir0_h_write(HI_U8 index, HI_U8 data){$/;"	f
hi_isp_af_fir0_thre_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_af_fir0_thre_y_read(HI_VOID) {$/;"	f
hi_isp_af_fir0_thre_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_fir0_thre_y_write(HI_U16 data){$/;"	f
hi_isp_af_fir1_h_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_fir1_h_read(HI_U8 index) {$/;"	f
hi_isp_af_fir1_h_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_fir1_h_write(HI_U8 index, HI_U8 data){$/;"	f
hi_isp_af_fir1_thre_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_af_fir1_thre_y_read(HI_VOID) {$/;"	f
hi_isp_af_fir1_thre_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_fir1_thre_y_write(HI_U16 data){$/;"	f
hi_isp_af_gamma_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_gamma_en_read(HI_VOID) {$/;"	f
hi_isp_af_gamma_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_gamma_en_write(HI_U8 data) {$/;"	f
hi_isp_af_hnum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_hnum_read(HI_VOID) {$/;"	f
hi_isp_af_hnum_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_hnum_write(HI_U8 data){$/;"	f
hi_isp_af_hsize_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_af_hsize_read(HI_VOID) {$/;"	f
hi_isp_af_hsize_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_hsize_write(HI_U16 data){$/;"	f
hi_isp_af_iir0_en0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_iir0_en0_read(HI_VOID) {$/;"	f
hi_isp_af_iir0_en0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_iir0_en0_write(HI_U8 data) {$/;"	f
hi_isp_af_iir0_en1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_iir0_en1_read(HI_VOID) {$/;"	f
hi_isp_af_iir0_en1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_iir0_en1_write(HI_U8 data) {$/;"	f
hi_isp_af_iir0_en2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_iir0_en2_read(HI_VOID) {$/;"	f
hi_isp_af_iir0_en2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_iir0_en2_write(HI_U8 data) {$/;"	f
hi_isp_af_iir0_g0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_iir0_g0_read(HI_VOID) {$/;"	f
hi_isp_af_iir0_g0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_iir0_g0_write(HI_U8 data){$/;"	f
hi_isp_af_iir0_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_af_iir0_g_read(HI_U8 index) {$/;"	f
hi_isp_af_iir0_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_iir0_g_write(HI_U8 index, HI_U16 data){$/;"	f
hi_isp_af_iir0_shift_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_iir0_shift_read(HI_U8 index) {$/;"	f
hi_isp_af_iir0_shift_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_iir0_shift_write(HI_U8 index, HI_U8 data){$/;"	f
hi_isp_af_iir0_thre_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_af_iir0_thre_x_read(HI_VOID) {$/;"	f
hi_isp_af_iir0_thre_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_iir0_thre_x_write(HI_U16 data){$/;"	f
hi_isp_af_iir1_en0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_iir1_en0_read(HI_VOID) {$/;"	f
hi_isp_af_iir1_en0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_iir1_en0_write(HI_U8 data) {$/;"	f
hi_isp_af_iir1_en1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_iir1_en1_read(HI_VOID) {$/;"	f
hi_isp_af_iir1_en1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_iir1_en1_write(HI_U8 data) {$/;"	f
hi_isp_af_iir1_en2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_iir1_en2_read(HI_VOID) {$/;"	f
hi_isp_af_iir1_en2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_iir1_en2_write(HI_U8 data) {$/;"	f
hi_isp_af_iir1_g0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_iir1_g0_read(HI_VOID) {$/;"	f
hi_isp_af_iir1_g0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_iir1_g0_write(HI_U8 data){$/;"	f
hi_isp_af_iir1_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_af_iir1_g_read(HI_U8 index) {$/;"	f
hi_isp_af_iir1_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_iir1_g_write(HI_U8 index, HI_U16 data){$/;"	f
hi_isp_af_iir1_shift_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_iir1_shift_read(HI_U8 index) {$/;"	f
hi_isp_af_iir1_shift_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_iir1_shift_write(HI_U8 index, HI_U8 data){$/;"	f
hi_isp_af_iir1_thre_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_af_iir1_thre_x_read(HI_VOID) {$/;"	f
hi_isp_af_iir1_thre_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_iir1_thre_x_write(HI_U16 data){$/;"	f
hi_isp_af_lpf_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_lpf_en_read(HI_VOID) {$/;"	f
hi_isp_af_lpf_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_lpf_en_write(HI_U8 data) {$/;"	f
hi_isp_af_median_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_median_en_read(HI_VOID) {$/;"	f
hi_isp_af_median_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_median_en_write(HI_U8 data) {$/;"	f
hi_isp_af_median_thres_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_af_median_thres_read(HI_VOID) {$/;"	f
hi_isp_af_median_thres_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_median_thres_write(HI_U16 data){$/;"	f
hi_isp_af_peak_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_peak_mode_read(HI_VOID) {$/;"	f
hi_isp_af_peak_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_peak_mode_write(HI_U8 data) {$/;"	f
hi_isp_af_pos_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_af_pos_x_read(HI_VOID) {$/;"	f
hi_isp_af_pos_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_pos_x_write(HI_U16 data){$/;"	f
hi_isp_af_pos_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_af_pos_y_read(HI_VOID) {$/;"	f
hi_isp_af_pos_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_pos_y_write(HI_U16 data){$/;"	f
hi_isp_af_raw_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_raw_mode_read(HI_VOID) {$/;"	f
hi_isp_af_raw_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_raw_mode_write(HI_U8 data) {$/;"	f
hi_isp_af_squ_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_squ_mode_read(HI_VOID) {$/;"	f
hi_isp_af_squ_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_squ_mode_write(HI_U8 data) {$/;"	f
hi_isp_af_stat_ind_raddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_af_stat_ind_raddr_read(HI_VOID) {$/;"	f
hi_isp_af_stat_ind_raddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_stat_ind_raddr_write(HI_U32 data){$/;"	f
hi_isp_af_stat_ind_rdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_af_stat_ind_rdata_read(HI_VOID) {$/;"	f
hi_isp_af_vnum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_af_vnum_read(HI_VOID) {$/;"	f
hi_isp_af_vnum_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_vnum_write(HI_U8 data){$/;"	f
hi_isp_af_vsize_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_af_vsize_read(HI_VOID) {$/;"	f
hi_isp_af_vsize_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_af_vsize_write(HI_U16 data){$/;"	f
hi_isp_awb_avg_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_awb_avg_b_read(HI_VOID) {$/;"	f
hi_isp_awb_avg_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_avg_b_write(HI_U16 data) {$/;"	f
hi_isp_awb_avg_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_awb_avg_g_read(HI_VOID) {$/;"	f
hi_isp_awb_avg_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_avg_g_write(HI_U16 data) {$/;"	f
hi_isp_awb_avg_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_awb_avg_r_read(HI_VOID) {$/;"	f
hi_isp_awb_avg_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_avg_r_write(HI_U16 data) {$/;"	f
hi_isp_awb_bot_hypotenuse_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_awb_bot_hypotenuse_b_read(HI_VOID) {$/;"	f
hi_isp_awb_bot_hypotenuse_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_bot_hypotenuse_b_write(HI_U32 data) {$/;"	f
hi_isp_awb_bot_hypotenuse_k_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_awb_bot_hypotenuse_k_read(HI_VOID) {$/;"	f
hi_isp_awb_bot_hypotenuse_k_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_bot_hypotenuse_k_write(HI_U32 data) {$/;"	f
hi_isp_awb_cb_ref_max_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_awb_cb_ref_max_read(HI_VOID) {$/;"	f
hi_isp_awb_cb_ref_max_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_cb_ref_max_write(HI_U16 data) {$/;"	f
hi_isp_awb_cb_ref_min_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_awb_cb_ref_min_read(HI_VOID) {$/;"	f
hi_isp_awb_cb_ref_min_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_cb_ref_min_write(HI_U16 data) {$/;"	f
hi_isp_awb_cfg_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_awb_cfg_enable_read(HI_VOID) {$/;"	f
hi_isp_awb_cfg_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_cfg_enable_write(HI_U8 data) {$/;"	f
hi_isp_awb_count_all_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_awb_count_all_read(HI_VOID) {$/;"	f
hi_isp_awb_count_all_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_count_all_write(HI_U16 data) {$/;"	f
hi_isp_awb_count_max_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_awb_count_max_read(HI_VOID) {$/;"	f
hi_isp_awb_count_max_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_count_max_write(HI_U16 data) {$/;"	f
hi_isp_awb_count_min_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_awb_count_min_read(HI_VOID) {$/;"	f
hi_isp_awb_count_min_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_count_min_write(HI_U16 data) {$/;"	f
hi_isp_awb_cr_ref_max_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_awb_cr_ref_max_read(HI_VOID) {$/;"	f
hi_isp_awb_cr_ref_max_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_cr_ref_max_write(HI_U16 data) {$/;"	f
hi_isp_awb_cr_ref_min_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_awb_cr_ref_min_read(HI_VOID) {$/;"	f
hi_isp_awb_cr_ref_min_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_cr_ref_min_write(HI_U16 data) {$/;"	f
hi_isp_awb_date_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_awb_date_read(HI_VOID) {$/;"	f
hi_isp_awb_date_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_date_write(HI_U16 data) {$/;"	f
hi_isp_awb_h_zone_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_awb_h_zone_read(HI_VOID) {$/;"	f
hi_isp_awb_h_zone_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_h_zone_write(HI_U8 data) {$/;"	f
hi_isp_awb_hsize_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_awb_hsize_read(HI_VOID) {$/;"	f
hi_isp_awb_hsize_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_hsize_write(HI_U16 data) {$/;"	f
hi_isp_awb_rggb_cfg_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_awb_rggb_cfg_read(HI_VOID) {$/;"	f
hi_isp_awb_rggb_cfg_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_rggb_cfg_write(HI_U8 data) {$/;"	f
hi_isp_awb_stat_raddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_awb_stat_raddr_read(HI_VOID) {$/;"	f
hi_isp_awb_stat_raddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_stat_raddr_write(HI_U16 data) {$/;"	f
hi_isp_awb_stat_rdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_awb_stat_rdata_read(HI_VOID) {$/;"	f
hi_isp_awb_stat_rdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_stat_rdata_write(HI_U32 data) {$/;"	f
hi_isp_awb_thd_max_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_awb_thd_max_read(HI_VOID) {$/;"	f
hi_isp_awb_thd_max_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_thd_max_write(HI_U16 data) {$/;"	f
hi_isp_awb_thd_min_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_awb_thd_min_read(HI_VOID) {$/;"	f
hi_isp_awb_thd_min_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_thd_min_write(HI_U16 data) {$/;"	f
hi_isp_awb_top_hypotenuse_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_awb_top_hypotenuse_b_read(HI_VOID) {$/;"	f
hi_isp_awb_top_hypotenuse_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_top_hypotenuse_b_write(HI_U32 data) {$/;"	f
hi_isp_awb_top_hypotenuse_k_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_awb_top_hypotenuse_k_read(HI_VOID) {$/;"	f
hi_isp_awb_top_hypotenuse_k_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_top_hypotenuse_k_write(HI_U32 data) {$/;"	f
hi_isp_awb_update_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_awb_update_mode_read(HI_VOID) {$/;"	f
hi_isp_awb_update_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_update_mode_write(HI_U8 data) {$/;"	f
hi_isp_awb_update_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_awb_update_read(HI_VOID) {$/;"	f
hi_isp_awb_update_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_update_write(HI_U8 data) {$/;"	f
hi_isp_awb_v_zone_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_awb_v_zone_read(HI_VOID) {$/;"	f
hi_isp_awb_v_zone_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_v_zone_write(HI_U8 data) {$/;"	f
hi_isp_awb_version_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_awb_version_read(HI_VOID) {$/;"	f
hi_isp_awb_version_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_version_write(HI_U16 data) {$/;"	f
hi_isp_awb_vsize_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_awb_vsize_read(HI_VOID) {$/;"	f
hi_isp_awb_vsize_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_awb_vsize_write(HI_U16 data) {$/;"	f
hi_isp_blc_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_blc_enable_read(HI_VOID) {$/;"	f
hi_isp_blc_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_blc_enable_write(HI_U8 data) {$/;"	f
hi_isp_cac_date_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_cac_date_read(HI_VOID) {$/;"	f
hi_isp_cac_date_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cac_date_write(HI_U16 data) {$/;"	f
hi_isp_cac_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_cac_enable_read(HI_VOID) {$/;"	f
hi_isp_cac_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cac_enable_write(HI_U8 data) {$/;"	f
hi_isp_cac_h_raddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_cac_h_raddr_read(HI_VOID) {$/;"	f
hi_isp_cac_h_raddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cac_h_raddr_write(HI_U32 data) { $/;"	f
hi_isp_cac_h_rdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_cac_h_rdata_read(HI_VOID) {$/;"	f
hi_isp_cac_h_rdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cac_h_rdata_write(HI_U32 data) { $/;"	f
hi_isp_cac_h_waddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_cac_h_waddr_read(HI_VOID) {$/;"	f
hi_isp_cac_h_waddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cac_h_waddr_write(HI_U32 data) { $/;"	f
hi_isp_cac_h_wdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_cac_h_wdata_read(HI_VOID) {$/;"	f
hi_isp_cac_h_wdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cac_h_wdata_write(HI_U32 data) { $/;"	f
hi_isp_cac_inter_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_cac_inter_enable_read(HI_VOID) {$/;"	f
hi_isp_cac_inter_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cac_inter_enable_write(HI_U8 data) {$/;"	f
hi_isp_cac_sample_ratio_h_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_cac_sample_ratio_h_read(HI_VOID) {$/;"	f
hi_isp_cac_sample_ratio_h_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cac_sample_ratio_h_write(HI_U8 data) {$/;"	f
hi_isp_cac_sample_ratio_v_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_cac_sample_ratio_v_read(HI_VOID) {$/;"	f
hi_isp_cac_sample_ratio_v_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cac_sample_ratio_v_write(HI_U8 data) {$/;"	f
hi_isp_cac_v_raddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_cac_v_raddr_read(HI_VOID) {$/;"	f
hi_isp_cac_v_raddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cac_v_raddr_write(HI_U32 data) { $/;"	f
hi_isp_cac_v_rdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_cac_v_rdata_read(HI_VOID) {$/;"	f
hi_isp_cac_v_rdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cac_v_rdata_write(HI_U32 data) { $/;"	f
hi_isp_cac_v_waddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_cac_v_waddr_read(HI_VOID) {$/;"	f
hi_isp_cac_v_waddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cac_v_waddr_write(HI_U32 data) { $/;"	f
hi_isp_cac_v_wdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_cac_v_wdata_read(HI_VOID) {$/;"	f
hi_isp_cac_v_wdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cac_v_wdata_write(HI_U32 data) { $/;"	f
hi_isp_cac_version_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_cac_version_read(HI_VOID) {$/;"	f
hi_isp_cac_version_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cac_version_write(HI_U16 data) {$/;"	f
hi_isp_cc_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_cc_enable_read(HI_VOID) {$/;"	f
hi_isp_cc_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cc_enable_write(HI_U8 data) {$/;"	f
hi_isp_cc_in_dc0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_cc_in_dc0_read(HI_VOID) {$/;"	f
hi_isp_cc_in_dc0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cc_in_dc0_write(HI_U16 data) {$/;"	f
hi_isp_cc_in_dc1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_cc_in_dc1_read(HI_VOID) {$/;"	f
hi_isp_cc_in_dc1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cc_in_dc1_write(HI_U16 data) {$/;"	f
hi_isp_cc_in_dc2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_cc_in_dc2_read(HI_VOID) {$/;"	f
hi_isp_cc_in_dc2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cc_in_dc2_write(HI_U16 data) {$/;"	f
hi_isp_cc_out_dc0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_cc_out_dc0_read(HI_VOID) {$/;"	f
hi_isp_cc_out_dc0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cc_out_dc0_write(HI_U16 data) {$/;"	f
hi_isp_cc_out_dc1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_cc_out_dc1_read(HI_VOID) {$/;"	f
hi_isp_cc_out_dc1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cc_out_dc1_write(HI_U16 data) {$/;"	f
hi_isp_cc_out_dc2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_cc_out_dc2_read(HI_VOID) {$/;"	f
hi_isp_cc_out_dc2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_cc_out_dc2_write(HI_U16 data) {$/;"	f
hi_isp_ch_ctrl_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_ch_ctrl_en_read(HI_VOID) {$/;"	f
hi_isp_ch_ctrl_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ch_ctrl_en_write(HI_U8 data){$/;"	f
hi_isp_colorbar_cfg_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_colorbar_cfg_read(HI_VOID) {$/;"	f
hi_isp_colorbar_cfg_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_colorbar_cfg_write(HI_U8 data){$/;"	f
hi_isp_compander_OFFSETB_in_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_compander_OFFSETB_in_read(HI_VOID) {$/;"	f
hi_isp_compander_OFFSETB_in_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_compander_OFFSETB_in_write(HI_U32 data) {$/;"	f
hi_isp_compander_OFFSETGB_in_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_compander_OFFSETGB_in_read(HI_VOID) {$/;"	f
hi_isp_compander_OFFSETGB_in_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_compander_OFFSETGB_in_write(HI_U32 data) {$/;"	f
hi_isp_compander_OFFSETGR_in_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_compander_OFFSETGR_in_read(HI_VOID) {$/;"	f
hi_isp_compander_OFFSETGR_in_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_compander_OFFSETGR_in_write(HI_U32 data) {$/;"	f
hi_isp_compander_OFFSETR_in_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_compander_OFFSETR_in_read(HI_VOID) {$/;"	f
hi_isp_compander_OFFSETR_in_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_compander_OFFSETR_in_write(HI_U32 data) {$/;"	f
hi_isp_compander_bitw_in_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_compander_bitw_in_read(HI_VOID) {$/;"	f
hi_isp_compander_bitw_in_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_compander_bitw_in_write(HI_U8 data) {$/;"	f
hi_isp_compander_bitw_out_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_compander_bitw_out_read(HI_VOID) {$/;"	f
hi_isp_compander_bitw_out_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_compander_bitw_out_write(HI_U8 data) {$/;"	f
hi_isp_compander_date_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_compander_date_read(HI_VOID) {$/;"	f
hi_isp_compander_date_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_compander_date_write(HI_U16 data) {$/;"	f
hi_isp_compander_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_compander_enable_read(HI_VOID) {$/;"	f
hi_isp_compander_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_compander_enable_write(HI_U8 data) {$/;"	f
hi_isp_compander_raddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_compander_raddr_read(HI_VOID) {$/;"	f
hi_isp_compander_raddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_compander_raddr_write(HI_U32 data) {$/;"	f
hi_isp_compander_rdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_compander_rdata_read(HI_VOID) {$/;"	f
hi_isp_compander_rdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_compander_rdata_write(HI_U32 data) {$/;"	f
hi_isp_compander_version_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_compander_version_read(HI_VOID) {$/;"	f
hi_isp_compander_version_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_compander_version_write(HI_U16 data) {$/;"	f
hi_isp_compander_waddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_compander_waddr_read(HI_VOID) {$/;"	f
hi_isp_compander_waddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_compander_waddr_write(HI_U32 data) {$/;"	f
hi_isp_compander_wdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_compander_wdata_read(HI_VOID) {$/;"	f
hi_isp_compander_wdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_compander_wdata_write(HI_U32 data) {$/;"	f
hi_isp_cor_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_cor_en_read(HI_VOID) {$/;"	f
hi_isp_crop_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_crop_en_read(HI_VOID) {$/;"	f
hi_isp_crop_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_crop_en_write(HI_U8 data){$/;"	f
hi_isp_crop_enable_crop_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_crop_enable_crop_read(HI_VOID) {$/;"	f
hi_isp_crop_enable_crop_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_crop_enable_crop_write(HI_U8 data) {$/;"	f
hi_isp_crop_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_crop_height_read(HI_VOID) {$/;"	f
hi_isp_crop_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_crop_height_write(HI_U16 data){$/;"	f
hi_isp_crop_size_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_crop_size_x_read(HI_VOID) {$/;"	f
hi_isp_crop_size_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_crop_size_x_write(HI_U16 data) {$/;"	f
hi_isp_crop_size_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_crop_size_y_read(HI_VOID) {$/;"	f
hi_isp_crop_size_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_crop_size_y_write(HI_U16 data) {$/;"	f
hi_isp_crop_start_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_crop_start_x_read(HI_VOID) {$/;"	f
hi_isp_crop_start_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_crop_start_x_write(HI_U16 data) {$/;"	f
hi_isp_crop_start_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_crop_start_y_read(HI_VOID) {$/;"	f
hi_isp_crop_start_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_crop_start_y_write(HI_U16 data) {$/;"	f
hi_isp_crop_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_crop_width_read(HI_VOID) {$/;"	f
hi_isp_crop_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_crop_width_write(HI_U16 data){$/;"	f
hi_isp_crop_x_start_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_crop_x_start_read(HI_VOID) {$/;"	f
hi_isp_crop_x_start_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_crop_x_start_write(HI_U16 data){$/;"	f
hi_isp_crop_y_start_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_crop_y_start_read(HI_VOID) {$/;"	f
hi_isp_crop_y_start_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_crop_y_start_write(HI_U16 data){$/;"	f
hi_isp_cs_conv_clip_max_uv_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_clip_max_uv_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_clip_max_uv_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_clip_max_uv_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_clip_max_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_clip_max_y_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_clip_max_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_clip_max_y_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_clip_min_uv_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_clip_min_uv_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_clip_min_uv_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_clip_min_uv_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_clip_min_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_clip_min_y_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_clip_min_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_clip_min_y_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_coefft_11_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_coefft_11_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_coefft_11_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_coefft_11_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_coefft_12_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_coefft_12_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_coefft_12_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_coefft_12_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_coefft_13_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_coefft_13_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_coefft_13_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_coefft_13_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_coefft_21_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_coefft_21_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_coefft_21_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_coefft_21_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_coefft_22_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_coefft_22_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_coefft_22_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_coefft_22_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_coefft_23_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_coefft_23_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_coefft_23_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_coefft_23_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_coefft_31_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_coefft_31_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_coefft_31_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_coefft_31_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_coefft_32_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_coefft_32_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_coefft_32_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_coefft_32_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_coefft_33_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_coefft_33_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_coefft_33_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_coefft_33_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_coefft_o1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_coefft_o1_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_coefft_o1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_coefft_o1_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_coefft_o2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_coefft_o2_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_coefft_o2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_coefft_o2_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_coefft_o3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_coefft_o3_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_coefft_o3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_coefft_o3_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_data_mask_bv_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_data_mask_bv_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_data_mask_bv_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_data_mask_bv_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_data_mask_gu_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_data_mask_gu_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_data_mask_gu_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_data_mask_gu_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_data_mask_ry_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_cs_conv_data_mask_ry_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_data_mask_ry_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_data_mask_ry_write(HI_U16 data) {$/;"	f
hi_isp_cs_conv_enable_downsample_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_cs_conv_enable_downsample_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_enable_downsample_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_enable_downsample_write(HI_U8 data) {$/;"	f
hi_isp_cs_conv_enable_filter_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_cs_conv_enable_filter_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_enable_filter_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_enable_filter_write(HI_U8 data) {$/;"	f
hi_isp_cs_conv_enable_matrix_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_cs_conv_enable_matrix_read(HI_VOID) {$/;"	f
hi_isp_cs_conv_enable_matrix_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_cs_conv_enable_matrix_write(HI_U8 data) {$/;"	f
hi_isp_csc_coef00_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_csc_coef00_read(HI_VOID) {$/;"	f
hi_isp_csc_coef00_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_csc_coef00_write(HI_U16 data) {$/;"	f
hi_isp_csc_coef01_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_csc_coef01_read(HI_VOID) {$/;"	f
hi_isp_csc_coef01_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_csc_coef01_write(HI_U16 data) {$/;"	f
hi_isp_csc_coef02_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_csc_coef02_read(HI_VOID) {$/;"	f
hi_isp_csc_coef02_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_csc_coef02_write(HI_U16 data) {$/;"	f
hi_isp_csc_coef10_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_csc_coef10_read(HI_VOID) {$/;"	f
hi_isp_csc_coef10_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_csc_coef10_write(HI_U16 data) {$/;"	f
hi_isp_csc_coef11_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_csc_coef11_read(HI_VOID) {$/;"	f
hi_isp_csc_coef11_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_csc_coef11_write(HI_U16 data) {$/;"	f
hi_isp_csc_coef12_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_csc_coef12_read(HI_VOID) {$/;"	f
hi_isp_csc_coef12_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_csc_coef12_write(HI_U16 data) {$/;"	f
hi_isp_csc_coef20_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_csc_coef20_read(HI_VOID) {$/;"	f
hi_isp_csc_coef20_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_csc_coef20_write(HI_U16 data) {$/;"	f
hi_isp_csc_coef21_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_csc_coef21_read(HI_VOID) {$/;"	f
hi_isp_csc_coef21_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_csc_coef21_write(HI_U16 data) {$/;"	f
hi_isp_csc_coef22_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_csc_coef22_read(HI_VOID) {$/;"	f
hi_isp_csc_coef22_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_csc_coef22_write(HI_U16 data) {$/;"	f
hi_isp_csc_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_csc_enable_read(HI_VOID) {$/;"	f
hi_isp_csc_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_csc_enable_write(HI_U8 data) {$/;"	f
hi_isp_csc_in_dc0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_csc_in_dc0_read(HI_VOID) {$/;"	f
hi_isp_csc_in_dc0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_csc_in_dc0_write(HI_U16 data) {$/;"	f
hi_isp_csc_in_dc1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_csc_in_dc1_read(HI_VOID) {$/;"	f
hi_isp_csc_in_dc1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_csc_in_dc1_write(HI_U16 data) {$/;"	f
hi_isp_csc_in_dc2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_csc_in_dc2_read(HI_VOID) {$/;"	f
hi_isp_csc_in_dc2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_csc_in_dc2_write(HI_U16 data) {$/;"	f
hi_isp_csc_out_dc0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_csc_out_dc0_read(HI_VOID) {$/;"	f
hi_isp_csc_out_dc0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_csc_out_dc0_write(HI_U16 data) {$/;"	f
hi_isp_csc_out_dc1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_csc_out_dc1_read(HI_VOID) {$/;"	f
hi_isp_csc_out_dc1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_csc_out_dc1_write(HI_U16 data) {$/;"	f
hi_isp_csc_out_dc2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_csc_out_dc2_read(HI_VOID) {$/;"	f
hi_isp_csc_out_dc2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_csc_out_dc2_write(HI_U16 data) {$/;"	f
hi_isp_dci_dither_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dci_dither_en_read(HI_VOID) {$/;"	f
hi_isp_dci_dither_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dci_dither_en_write(HI_U8 data) {$/;"	f
hi_isp_dci_dither_out_bits_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dci_dither_out_bits_read(HI_VOID) {$/;"	f
hi_isp_dci_dither_out_bits_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dci_dither_out_bits_write(HI_U8 data) {$/;"	f
hi_isp_dci_dither_round_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dci_dither_round_read(HI_VOID) {$/;"	f
hi_isp_dci_dither_round_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dci_dither_round_write(HI_U8 data) {$/;"	f
hi_isp_dci_dither_spatial_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dci_dither_spatial_mode_read(HI_VOID) {$/;"	f
hi_isp_dci_dither_spatial_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dci_dither_spatial_mode_write(HI_U8 data) {$/;"	f
hi_isp_defect_pixel_defect_pixel_count_in_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_defect_pixel_defect_pixel_count_in_read(HI_VOID) {$/;"	f
hi_isp_defect_pixel_defect_pixel_count_in_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_defect_pixel_defect_pixel_count_in_write(HI_U16 data) {$/;"	f
hi_isp_defect_pixel_defect_pixel_count_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_defect_pixel_defect_pixel_count_read(HI_VOID) {$/;"	f
hi_isp_defect_pixel_detection_trigger_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_defect_pixel_detection_trigger_read(HI_VOID) {$/;"	f
hi_isp_defect_pixel_detection_trigger_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_defect_pixel_detection_trigger_write(HI_U8 data) {$/;"	f
hi_isp_defect_pixel_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_defect_pixel_enable_read(HI_VOID) {$/;"	f
hi_isp_defect_pixel_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_defect_pixel_enable_write(HI_U8 data) {$/;"	f
hi_isp_defect_pixel_overflow_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_defect_pixel_overflow_read(HI_VOID) {$/;"	f
hi_isp_defect_pixel_pointer_reset_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_defect_pixel_pointer_reset_read(HI_VOID) {$/;"	f
hi_isp_defect_pixel_pointer_reset_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_defect_pixel_pointer_reset_write(HI_U8 data) {$/;"	f
hi_isp_defect_pixel_show_reference_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_defect_pixel_show_reference_read(HI_VOID) {$/;"	f
hi_isp_defect_pixel_show_reference_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_defect_pixel_show_reference_write(HI_U8 data) {$/;"	f
hi_isp_defect_pixel_show_static_defect_pixels_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_defect_pixel_show_static_defect_pixels_read(HI_VOID) {$/;"	f
hi_isp_defect_pixel_show_static_defect_pixels_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_defect_pixel_show_static_defect_pixels_write(HI_U8 data) {$/;"	f
hi_isp_defect_pixel_table_lut_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_defect_pixel_table_lut_read(HI_U16 index, int delay) {$/;"	f
hi_isp_defect_pixel_table_lut_read_data	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_defect_pixel_table_lut_read_data(HI_VOID) {$/;"	f
hi_isp_defect_pixel_table_lut_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_defect_pixel_table_lut_write(HI_U16 index, HI_U32 data) {$/;"	f
hi_isp_defect_pixel_table_lut_write_addr	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_defect_pixel_table_lut_write_addr(HI_U16 index) {$/;"	f
hi_isp_defect_pixel_table_lut_write_data	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_defect_pixel_table_lut_write_data(HI_U32 data) {$/;"	f
hi_isp_defect_pixel_table_start_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_defect_pixel_table_start_read(HI_VOID) {$/;"	f
hi_isp_dehaze_air_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dehaze_air_b_read(HI_VOID) {$/;"	f
hi_isp_dehaze_air_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_air_b_write(HI_U8 data){$/;"	f
hi_isp_dehaze_air_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dehaze_air_g_read(HI_VOID) {$/;"	f
hi_isp_dehaze_air_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_air_g_write(HI_U8 data){$/;"	f
hi_isp_dehaze_air_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dehaze_air_r_read(HI_VOID) {$/;"	f
hi_isp_dehaze_air_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_air_r_write(HI_U8 data){$/;"	f
hi_isp_dehaze_block_numh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dehaze_block_numh_read(HI_VOID) {$/;"	f
hi_isp_dehaze_block_numh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_block_numh_write(HI_U8 data){$/;"	f
hi_isp_dehaze_block_numv_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dehaze_block_numv_read(HI_VOID) {$/;"	f
hi_isp_dehaze_block_numv_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_block_numv_write(HI_U8 data){$/;"	f
hi_isp_dehaze_block_sizeh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dehaze_block_sizeh_read(HI_VOID) {$/;"	f
hi_isp_dehaze_block_sizeh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_block_sizeh_write(HI_U16 data){$/;"	f
hi_isp_dehaze_block_sizev_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dehaze_block_sizev_read(HI_VOID) {$/;"	f
hi_isp_dehaze_block_sizev_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_block_sizev_write(HI_U16 data){$/;"	f
hi_isp_dehaze_blthld_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dehaze_blthld_read(HI_VOID) {$/;"	f
hi_isp_dehaze_blthld_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_blthld_write(HI_U8 data){$/;"	f
hi_isp_dehaze_dc_numh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dehaze_dc_numh_read(HI_VOID) {$/;"	f
hi_isp_dehaze_dc_numh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_dc_numh_write(HI_U16 data){$/;"	f
hi_isp_dehaze_dc_numv_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dehaze_dc_numv_read(HI_VOID) {$/;"	f
hi_isp_dehaze_dc_numv_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_dc_numv_write(HI_U16 data){$/;"	f
hi_isp_dehaze_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dehaze_en_read(HI_VOID) {$/;"	f
hi_isp_dehaze_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_en_write(HI_U8 data){$/;"	f
hi_isp_dehaze_gstrth_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dehaze_gstrth_read(HI_VOID) {$/;"	f
hi_isp_dehaze_gstrth_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_gstrth_write(HI_U8 data){$/;"	f
hi_isp_dehaze_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dehaze_height_read(HI_VOID) {$/;"	f
hi_isp_dehaze_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_height_write(HI_U16 data){$/;"	f
hi_isp_dehaze_lut_raddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_lut_raddr_read(HI_VOID) {$/;"	f
hi_isp_dehaze_lut_raddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_lut_raddr_write(HI_U32 data){$/;"	f
hi_isp_dehaze_lut_rdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_lut_rdata_read(HI_VOID) {$/;"	f
hi_isp_dehaze_lut_rdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_lut_rdata_write(HI_U32 data){$/;"	f
hi_isp_dehaze_lut_waddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_lut_waddr_read(HI_VOID) {$/;"	f
hi_isp_dehaze_lut_waddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_lut_waddr_write(HI_U32 data){$/;"	f
hi_isp_dehaze_lut_wdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_lut_wdata_read(HI_VOID) {$/;"	f
hi_isp_dehaze_lut_wdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_lut_wdata_write(HI_U32 data){$/;"	f
hi_isp_dehaze_max_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dehaze_max_mode_read(HI_VOID) {$/;"	f
hi_isp_dehaze_max_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_max_mode_write(HI_U8 data){$/;"	f
hi_isp_dehaze_maxstat_raddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_maxstat_raddr_read(HI_VOID) {$/;"	f
hi_isp_dehaze_maxstat_raddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_maxstat_raddr_write(HI_U32 data){$/;"	f
hi_isp_dehaze_maxstat_rdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_maxstat_rdata_read(HI_VOID) {$/;"	f
hi_isp_dehaze_maxstat_rdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_maxstat_rdata_write(HI_U32 data){$/;"	f
hi_isp_dehaze_maxstat_waddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_maxstat_waddr_read(HI_VOID) {$/;"	f
hi_isp_dehaze_maxstat_waddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_maxstat_waddr_write(HI_U32 data){$/;"	f
hi_isp_dehaze_maxstat_wdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_maxstat_wdata_read(HI_VOID) {$/;"	f
hi_isp_dehaze_maxstat_wdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_maxstat_wdata_write(HI_U32 data){$/;"	f
hi_isp_dehaze_min_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dehaze_min_mode_read(HI_VOID) {$/;"	f
hi_isp_dehaze_min_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_min_mode_write(HI_U8 data){$/;"	f
hi_isp_dehaze_minstat_raddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_minstat_raddr_read(HI_VOID) {$/;"	f
hi_isp_dehaze_minstat_raddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_minstat_raddr_write(HI_U32 data){$/;"	f
hi_isp_dehaze_minstat_rdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_minstat_rdata_read(HI_VOID) {$/;"	f
hi_isp_dehaze_minstat_rdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_minstat_rdata_write(HI_U32 data){$/;"	f
hi_isp_dehaze_minstat_waddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_minstat_waddr_read(HI_VOID) {$/;"	f
hi_isp_dehaze_minstat_waddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_minstat_waddr_write(HI_U32 data){$/;"	f
hi_isp_dehaze_minstat_wdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_minstat_wdata_read(HI_VOID) {$/;"	f
hi_isp_dehaze_minstat_wdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_minstat_wdata_write(HI_U32 data){$/;"	f
hi_isp_dehaze_neg_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dehaze_neg_mode_read(HI_VOID) {$/;"	f
hi_isp_dehaze_neg_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_neg_mode_write(HI_U8 data){$/;"	f
hi_isp_dehaze_newer_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dehaze_newer_read(HI_VOID) {$/;"	f
hi_isp_dehaze_newer_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_newer_write(HI_U8 data){$/;"	f
hi_isp_dehaze_phase_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_phase_x_read(HI_VOID) {$/;"	f
hi_isp_dehaze_phase_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_phase_x_write(HI_U32 data){$/;"	f
hi_isp_dehaze_phase_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_phase_y_read(HI_VOID) {$/;"	f
hi_isp_dehaze_phase_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_phase_y_write(HI_U32 data){$/;"	f
hi_isp_dehaze_pre_update_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dehaze_pre_update_read(HI_VOID) {$/;"	f
hi_isp_dehaze_pre_update_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_pre_update_write(HI_U8 data){$/;"	f
hi_isp_dehaze_prestat_raddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_prestat_raddr_read(HI_VOID) {$/;"	f
hi_isp_dehaze_prestat_raddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_prestat_raddr_write(HI_U32 data){$/;"	f
hi_isp_dehaze_prestat_rdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_prestat_rdata_read(HI_VOID) {$/;"	f
hi_isp_dehaze_prestat_rdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_prestat_rdata_write(HI_U32 data){$/;"	f
hi_isp_dehaze_prestat_waddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_prestat_waddr_read(HI_VOID) {$/;"	f
hi_isp_dehaze_prestat_waddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_prestat_waddr_write(HI_U32 data){$/;"	f
hi_isp_dehaze_prestat_wdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dehaze_prestat_wdata_read(HI_VOID) {$/;"	f
hi_isp_dehaze_prestat_wdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_prestat_wdata_write(HI_U32 data){$/;"	f
hi_isp_dehaze_thld_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dehaze_thld_read(HI_VOID) {$/;"	f
hi_isp_dehaze_thld_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_thld_write(HI_U8 data){$/;"	f
hi_isp_dehaze_update_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dehaze_update_mode_read(HI_VOID) {$/;"	f
hi_isp_dehaze_update_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_update_mode_write(HI_U8 data){$/;"	f
hi_isp_dehaze_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dehaze_width_read(HI_VOID) {$/;"	f
hi_isp_dehaze_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dehaze_width_write(HI_U16 data){$/;"	f
hi_isp_demosaic_aa_offset_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_demosaic_aa_offset_read(HI_VOID) {$/;"	f
hi_isp_demosaic_aa_offset_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_aa_offset_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_aa_slope_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_demosaic_aa_slope_read(HI_VOID) {$/;"	f
hi_isp_demosaic_aa_slope_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_aa_slope_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_aa_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_demosaic_aa_thresh_read(HI_VOID) {$/;"	f
hi_isp_demosaic_aa_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_aa_thresh_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_ac_offset_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_demosaic_ac_offset_read(HI_VOID) {$/;"	f
hi_isp_demosaic_ac_offset_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_ac_offset_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_ac_slope_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_demosaic_ac_slope_read(HI_VOID) {$/;"	f
hi_isp_demosaic_ac_slope_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_ac_slope_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_ac_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_demosaic_ac_thresh_read(HI_VOID) {$/;"	f
hi_isp_demosaic_ac_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_ac_thresh_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_ahd_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_demosaic_ahd_enable_read(HI_VOID) {$/;"	f
hi_isp_demosaic_ahd_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_ahd_enable_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_ahd_par1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_demosaic_ahd_par1_read(HI_VOID) {$/;"	f
hi_isp_demosaic_ahd_par1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_ahd_par1_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_ahd_par2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_demosaic_ahd_par2_read(HI_VOID) {$/;"	f
hi_isp_demosaic_ahd_par2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_ahd_par2_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_bld_limit1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_demosaic_bld_limit1_read(HI_VOID) {$/;"	f
hi_isp_demosaic_bld_limit1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_bld_limit1_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_bld_limit2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_demosaic_bld_limit2_read(HI_VOID) {$/;"	f
hi_isp_demosaic_bld_limit2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_bld_limit2_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_bld_ratio1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_demosaic_bld_ratio1_read(HI_VOID) {$/;"	f
hi_isp_demosaic_bld_ratio1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_bld_ratio1_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_bld_ratio2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_demosaic_bld_ratio2_read(HI_VOID) {$/;"	f
hi_isp_demosaic_bld_ratio2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_bld_ratio2_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_cfg_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_demosaic_cfg_enable_read(HI_VOID) {$/;"	f
hi_isp_demosaic_cfg_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_cfg_enable_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_cpi_auto_timing_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_demosaic_cpi_auto_timing_en_read(HI_VOID) {$/;"	f
hi_isp_demosaic_cpi_auto_timing_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_cpi_auto_timing_en_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_cpi_fix_timing_stat_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_demosaic_cpi_fix_timing_stat_read(HI_VOID) {$/;"	f
hi_isp_demosaic_cpi_fix_timing_stat_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_cpi_fix_timing_stat_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_date_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_demosaic_date_read(HI_VOID) {$/;"	f
hi_isp_demosaic_date_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_date_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_dmsc_config_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_demosaic_dmsc_config_read(HI_VOID) {$/;"	f
hi_isp_demosaic_dmsc_config_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_dmsc_config_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_fc_alias_slope_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_demosaic_fc_alias_slope_read(HI_VOID) {$/;"	f
hi_isp_demosaic_fc_alias_slope_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_fc_alias_slope_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_fc_alias_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_demosaic_fc_alias_thresh_read(HI_VOID) {$/;"	f
hi_isp_demosaic_fc_alias_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_fc_alias_thresh_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_fc_slope_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_demosaic_fc_slope_read(HI_VOID) {$/;"	f
hi_isp_demosaic_fc_slope_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_fc_slope_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_fcr_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_demosaic_fcr_enable_read(HI_VOID) {$/;"	f
hi_isp_demosaic_fcr_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_fcr_enable_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_fcr_gain_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_demosaic_fcr_gain_read(HI_VOID) {$/;"	f
hi_isp_demosaic_fcr_gain_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_fcr_gain_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_fcr_limit1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_demosaic_fcr_limit1_read(HI_VOID) {$/;"	f
hi_isp_demosaic_fcr_limit1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_fcr_limit1_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_fcr_limit2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_demosaic_fcr_limit2_read(HI_VOID) {$/;"	f
hi_isp_demosaic_fcr_limit2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_fcr_limit2_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_fcr_ratio_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_demosaic_fcr_ratio_read(HI_VOID) {$/;"	f
hi_isp_demosaic_fcr_ratio_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_fcr_ratio_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_fcr_thr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_demosaic_fcr_thr_read(HI_VOID) {$/;"	f
hi_isp_demosaic_fcr_thr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_fcr_thr_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_demosaic_height_read(HI_VOID) {$/;"	f
hi_isp_demosaic_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_height_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_hv_ratio_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_demosaic_hv_ratio_read(HI_VOID) {$/;"	f
hi_isp_demosaic_hv_ratio_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_hv_ratio_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_hv_sel_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_demosaic_hv_sel_read(HI_VOID) {$/;"	f
hi_isp_demosaic_hv_sel_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_hv_sel_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_lum_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_demosaic_lum_thresh_read(HI_VOID) {$/;"	f
hi_isp_demosaic_lum_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_lum_thresh_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_np_off_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_demosaic_np_off_read(HI_VOID) {$/;"	f
hi_isp_demosaic_np_off_reflect_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_demosaic_np_off_reflect_read(HI_VOID) {$/;"	f
hi_isp_demosaic_np_off_reflect_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_np_off_reflect_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_np_off_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_np_off_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_np_offset_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_demosaic_np_offset_read(HI_VOID) {$/;"	f
hi_isp_demosaic_np_offset_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_np_offset_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_rggb_cfg_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_demosaic_rggb_cfg_read(HI_VOID) {$/;"	f
hi_isp_demosaic_rggb_cfg_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_rggb_cfg_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_sat_offset_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_demosaic_sat_offset_read(HI_VOID) {$/;"	f
hi_isp_demosaic_sat_offset_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_sat_offset_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_sat_slope_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_demosaic_sat_slope_read(HI_VOID) {$/;"	f
hi_isp_demosaic_sat_slope_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_sat_slope_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_sat_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_demosaic_sat_thresh_read(HI_VOID) {$/;"	f
hi_isp_demosaic_sat_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_sat_thresh_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_sharp_alt_d_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_demosaic_sharp_alt_d_read(HI_VOID) {$/;"	f
hi_isp_demosaic_sharp_alt_d_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_sharp_alt_d_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_sharp_alt_ud_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_demosaic_sharp_alt_ud_read(HI_VOID) {$/;"	f
hi_isp_demosaic_sharp_alt_ud_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_sharp_alt_ud_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_tmplate_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_demosaic_tmplate_read(HI_VOID) {$/;"	f
hi_isp_demosaic_tmplate_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_tmplate_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_update_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_demosaic_update_mode_read(HI_VOID) {$/;"	f
hi_isp_demosaic_update_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_update_mode_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_update_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_demosaic_update_read(HI_VOID) {$/;"	f
hi_isp_demosaic_update_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_update_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_uu_offset_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_demosaic_uu_offset_read(HI_VOID) {$/;"	f
hi_isp_demosaic_uu_offset_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_uu_offset_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_uu_slope_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_demosaic_uu_slope_read(HI_VOID) {$/;"	f
hi_isp_demosaic_uu_slope_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_uu_slope_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_uu_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_demosaic_uu_thresh_read(HI_VOID) {$/;"	f
hi_isp_demosaic_uu_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_uu_thresh_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_va_offset_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_demosaic_va_offset_read(HI_VOID) {$/;"	f
hi_isp_demosaic_va_offset_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_va_offset_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_va_slope_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_demosaic_va_slope_read(HI_VOID) {$/;"	f
hi_isp_demosaic_va_slope_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_va_slope_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_va_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_demosaic_va_thresh_read(HI_VOID) {$/;"	f
hi_isp_demosaic_va_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_va_thresh_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_version_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_demosaic_version_read(HI_VOID) {$/;"	f
hi_isp_demosaic_version_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_version_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_vh_offset_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_demosaic_vh_offset_read(HI_VOID) {$/;"	f
hi_isp_demosaic_vh_offset_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_vh_offset_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_vh_slope_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_demosaic_vh_slope_read(HI_VOID) {$/;"	f
hi_isp_demosaic_vh_slope_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_vh_slope_write(HI_U8 data) {$/;"	f
hi_isp_demosaic_vh_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_demosaic_vh_thresh_read(HI_VOID) {$/;"	f
hi_isp_demosaic_vh_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_vh_thresh_write(HI_U16 data) {$/;"	f
hi_isp_demosaic_weight_lut_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_demosaic_weight_lut_read(HI_U32 index) {$/;"	f
hi_isp_demosaic_weight_lut_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_demosaic_weight_lut_write(HI_U32 index, HI_U8 data) {$/;"	f
hi_isp_demosaic_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_demosaic_width_read(HI_VOID) {$/;"	f
hi_isp_demosaic_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_demosaic_width_write(HI_U16 data) {$/;"	f
hi_isp_det_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_det_en_read(HI_VOID) {$/;"	f
hi_isp_dg_bgain_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dg_bgain_read(HI_VOID) {$/;"	f
hi_isp_dg_bgain_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dg_bgain_write(HI_U16 data) {$/;"	f
hi_isp_dg_date_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dg_date_read(HI_VOID) {$/;"	f
hi_isp_dg_date_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dg_date_write(HI_U16 data) {$/;"	f
hi_isp_dg_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dg_enable_read(HI_VOID) {$/;"	f
hi_isp_dg_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dg_enable_write(HI_U8 data) {$/;"	f
hi_isp_dg_gbgain_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dg_gbgain_read(HI_VOID) {$/;"	f
hi_isp_dg_gbgain_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dg_gbgain_write(HI_U16 data) {$/;"	f
hi_isp_dg_grgain_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dg_grgain_read(HI_VOID) {$/;"	f
hi_isp_dg_grgain_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dg_grgain_write(HI_U16 data) {$/;"	f
hi_isp_dg_rgain_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dg_rgain_read(HI_VOID) {$/;"	f
hi_isp_dg_rgain_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dg_rgain_write(HI_U16 data) {$/;"	f
hi_isp_dg_version_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dg_version_read(HI_VOID) {$/;"	f
hi_isp_dg_version_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dg_version_write(HI_U16 data) {$/;"	f
hi_isp_digital_gain_gain_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_digital_gain_gain_read(HI_VOID) {$/;"	f
hi_isp_digital_gain_gain_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_digital_gain_gain_write(HI_U16 data) {$/;"	f
hi_isp_digital_gain_offset_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_digital_gain_offset_read(HI_VOID) {$/;"	f
hi_isp_digital_gain_offset_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_digital_gain_offset_write(HI_U16 data) {$/;"	f
hi_isp_dis_bypass_motion_filter_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_dis_bypass_motion_filter_read(HI_VOID) {$/;"	f
hi_isp_dis_bypass_motion_filter_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_dis_bypass_motion_filter_write(HI_U8 data) {$/;"	f
hi_isp_dis_corr_run_times_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_dis_corr_run_times_read(HI_VOID) {$/;"	f
hi_isp_dis_corr_run_times_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_dis_corr_run_times_write(HI_U8 data) {$/;"	f
hi_isp_dis_manual_control_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_dis_manual_control_read(HI_VOID) {$/;"	f
hi_isp_dis_manual_control_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_dis_manual_control_write(HI_U8 data) {$/;"	f
hi_isp_dis_manual_offset_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_dis_manual_offset_x_read(HI_VOID) {$/;"	f
hi_isp_dis_manual_offset_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_dis_manual_offset_x_write(HI_U8 data) {$/;"	f
hi_isp_dis_manual_offset_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_dis_manual_offset_y_read(HI_VOID) {$/;"	f
hi_isp_dis_manual_offset_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_dis_manual_offset_y_write(HI_U8 data) {$/;"	f
hi_isp_dis_offset_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_dis_offset_x_read(HI_VOID) {$/;"	f
hi_isp_dis_offset_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_dis_offset_y_read(HI_VOID) {$/;"	f
hi_isp_dis_raw_filter_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_dis_raw_filter_read(HI_VOID) {$/;"	f
hi_isp_dis_raw_filter_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_dis_raw_filter_write(HI_U8 data) {$/;"	f
hi_isp_dis_shift_mux_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_dis_shift_mux_read(HI_VOID) {$/;"	f
hi_isp_dis_shift_mux_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_dis_shift_mux_write(HI_U8 data) {$/;"	f
hi_isp_dither_dither_amount_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_dither_dither_amount_read(HI_VOID) {$/;"	f
hi_isp_dither_dither_amount_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_dither_dither_amount_write(HI_U8 data) {$/;"	f
hi_isp_dither_enable_dither_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_dither_enable_dither_read(HI_VOID) {$/;"	f
hi_isp_dither_enable_dither_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_dither_enable_dither_write(HI_U8 data) {$/;"	f
hi_isp_dither_shift_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_dither_shift_mode_read(HI_VOID) {$/;"	f
hi_isp_dither_shift_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_dither_shift_mode_write(HI_U8 data) {$/;"	f
hi_isp_dmnr_dither_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dmnr_dither_en_read(HI_VOID) {$/;"	f
hi_isp_dmnr_dither_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dmnr_dither_en_write(HI_U8 data) {$/;"	f
hi_isp_dmnr_dither_out_bits_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dmnr_dither_out_bits_read(HI_VOID) {$/;"	f
hi_isp_dmnr_dither_out_bits_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dmnr_dither_out_bits_write(HI_U8 data) {$/;"	f
hi_isp_dmnr_dither_round_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dmnr_dither_round_read(HI_VOID) {$/;"	f
hi_isp_dmnr_dither_round_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dmnr_dither_round_write(HI_U8 data) {$/;"	f
hi_isp_dmnr_dither_spatial_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dmnr_dither_spatial_mode_read(HI_VOID) {$/;"	f
hi_isp_dmnr_dither_spatial_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dmnr_dither_spatial_mode_write(HI_U8 data) {$/;"	f
hi_isp_dp_IR_channel_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dp_IR_channel_read(HI_VOID) {$/;"	f
hi_isp_dp_IR_channel_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_IR_channel_write(HI_U8 data) {$/;"	f
hi_isp_dp_IR_position_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dp_IR_position_read(HI_VOID) {$/;"	f
hi_isp_dp_IR_position_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_IR_position_write(HI_U8 data) {$/;"	f
hi_isp_dp_bpt_calib_number_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_bpt_calib_number_read(HI_VOID) {$/;"	f
hi_isp_dp_bpt_calib_number_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_bpt_calib_number_write(HI_U16 data) {$/;"	f
hi_isp_dp_bpt_cor_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dp_bpt_cor_en_read(HI_VOID) {$/;"	f
hi_isp_dp_bpt_cor_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_bpt_cor_en_write(HI_U8 data) {$/;"	f
hi_isp_dp_bpt_ctrl_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dp_bpt_ctrl_read(HI_VOID) {$/;"	f
hi_isp_dp_bpt_ctrl_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_bpt_ctrl_write(HI_U32 data) {$/;"	f
hi_isp_dp_bpt_number_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_bpt_number_read(HI_VOID) {$/;"	f
hi_isp_dp_bpt_number_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_bpt_number_write(HI_U16 data) {$/;"	f
hi_isp_dp_bpt_raddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dp_bpt_raddr_read(HI_VOID) {$/;"	f
hi_isp_dp_bpt_raddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_bpt_raddr_write(HI_U32 data) {$/;"	f
hi_isp_dp_bpt_rdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dp_bpt_rdata_read(HI_VOID) {$/;"	f
hi_isp_dp_bpt_rdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_bpt_rdata_write(HI_U32 data) {$/;"	f
hi_isp_dp_bpt_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dp_bpt_thresh_read(HI_VOID) {$/;"	f
hi_isp_dp_bpt_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_bpt_thresh_write(HI_U32 data) {$/;"	f
hi_isp_dp_bpt_update_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dp_bpt_update_read(HI_VOID) {$/;"	f
hi_isp_dp_bpt_update_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_bpt_update_write(HI_U8 data) {$/;"	f
hi_isp_dp_bpt_waddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dp_bpt_waddr_read(HI_VOID) {$/;"	f
hi_isp_dp_bpt_waddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_bpt_waddr_write(HI_U32 data) {$/;"	f
hi_isp_dp_bpt_wdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dp_bpt_wdata_read(HI_VOID) {$/;"	f
hi_isp_dp_bpt_wdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_bpt_wdata_write(HI_U32 data) {$/;"	f
hi_isp_dp_cor_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_cor_en_write(HI_U8 data) {$/;"	f
hi_isp_dp_det_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_det_en_write(HI_U8 data) {$/;"	f
hi_isp_dp_dpt_det_sel_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dp_dpt_det_sel_read(HI_VOID) {$/;"	f
hi_isp_dp_dpt_det_sel_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_dpt_det_sel_write(HI_U8 data) {$/;"	f
hi_isp_dp_grayscale_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dp_grayscale_mode_read(HI_VOID) {$/;"	f
hi_isp_dp_grayscale_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_grayscale_mode_write(HI_U8 data) {$/;"	f
hi_isp_dp_hightlight_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dp_hightlight_en_read(HI_VOID) {$/;"	f
hi_isp_dp_hightlight_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_hightlight_en_write(HI_U8 data) {$/;"	f
hi_isp_dp_in_soft_rst_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dp_in_soft_rst_read(HI_VOID) {$/;"	f
hi_isp_dp_in_soft_rst_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_in_soft_rst_write(HI_U8 data) {$/;"	f
hi_isp_dp_line_mad_fac_1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_line_mad_fac_1_read(HI_VOID) {$/;"	f
hi_isp_dp_line_mad_fac_1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_line_mad_fac_1_write(HI_U16 data) {$/;"	f
hi_isp_dp_line_mad_fac_2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_line_mad_fac_2_read(HI_VOID) {$/;"	f
hi_isp_dp_line_mad_fac_2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_line_mad_fac_2_write(HI_U16 data) {$/;"	f
hi_isp_dp_line_mad_fac_3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_line_mad_fac_3_read(HI_VOID) {$/;"	f
hi_isp_dp_line_mad_fac_3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_line_mad_fac_3_write(HI_U16 data) {$/;"	f
hi_isp_dp_line_thresh_1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_line_thresh_1_read(HI_VOID) {$/;"	f
hi_isp_dp_line_thresh_1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_line_thresh_1_write(HI_U16 data) {$/;"	f
hi_isp_dp_line_thresh_2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_line_thresh_2_read(HI_VOID) {$/;"	f
hi_isp_dp_line_thresh_2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_line_thresh_2_write(HI_U16 data) {$/;"	f
hi_isp_dp_line_thresh_3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_line_thresh_3_read(HI_VOID) {$/;"	f
hi_isp_dp_line_thresh_3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_line_thresh_3_write(HI_U16 data) {$/;"	f
hi_isp_dp_methods_set_1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_methods_set_1_read(HI_VOID) {$/;"	f
hi_isp_dp_methods_set_1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_methods_set_1_write(HI_U16 data) {$/;"	f
hi_isp_dp_methods_set_2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_methods_set_2_read(HI_VOID) {$/;"	f
hi_isp_dp_methods_set_2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_methods_set_2_write(HI_U16 data) {$/;"	f
hi_isp_dp_methods_set_3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_methods_set_3_read(HI_VOID) {$/;"	f
hi_isp_dp_methods_set_3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_methods_set_3_write(HI_U16 data) {$/;"	f
hi_isp_dp_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_mode_read(HI_VOID) {$/;"	f
hi_isp_dp_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_mode_write(HI_U16 data) {$/;"	f
hi_isp_dp_output_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dp_output_mode_read(HI_VOID) {$/;"	f
hi_isp_dp_output_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_output_mode_write(HI_U8 data) {$/;"	f
hi_isp_dp_pg_fac_1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_pg_fac_1_read(HI_VOID) {$/;"	f
hi_isp_dp_pg_fac_1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_pg_fac_1_write(HI_U16 data) {$/;"	f
hi_isp_dp_pg_fac_2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_pg_fac_2_read(HI_VOID) {$/;"	f
hi_isp_dp_pg_fac_2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_pg_fac_2_write(HI_U16 data) {$/;"	f
hi_isp_dp_pg_fac_3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_pg_fac_3_read(HI_VOID) {$/;"	f
hi_isp_dp_pg_fac_3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_pg_fac_3_write(HI_U16 data) {$/;"	f
hi_isp_dp_rg_fac_1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_rg_fac_1_read(HI_VOID) {$/;"	f
hi_isp_dp_rg_fac_1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_rg_fac_1_write(HI_U16 data) {$/;"	f
hi_isp_dp_rg_fac_2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_rg_fac_2_read(HI_VOID) {$/;"	f
hi_isp_dp_rg_fac_2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_rg_fac_2_write(HI_U16 data) {$/;"	f
hi_isp_dp_rg_fac_3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_rg_fac_3_read(HI_VOID) {$/;"	f
hi_isp_dp_rg_fac_3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_rg_fac_3_write(HI_U16 data) {$/;"	f
hi_isp_dp_rnd_offs_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_rnd_offs_read(HI_VOID) {$/;"	f
hi_isp_dp_rnd_offs_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_rnd_offs_write(HI_U16 data) {$/;"	f
hi_isp_dp_rnd_thresh_1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_rnd_thresh_1_read(HI_VOID) {$/;"	f
hi_isp_dp_rnd_thresh_1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_rnd_thresh_1_write(HI_U16 data) {$/;"	f
hi_isp_dp_rnd_thresh_2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_rnd_thresh_2_read(HI_VOID) {$/;"	f
hi_isp_dp_rnd_thresh_2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_rnd_thresh_2_write(HI_U16 data) {$/;"	f
hi_isp_dp_rnd_thresh_3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_rnd_thresh_3_read(HI_VOID) {$/;"	f
hi_isp_dp_rnd_thresh_3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_rnd_thresh_3_write(HI_U16 data) {$/;"	f
hi_isp_dp_ro_limits_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dp_ro_limits_read(HI_VOID) {$/;"	f
hi_isp_dp_ro_limits_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_ro_limits_write(HI_U16 data) {$/;"	f
hi_isp_dp_set_use_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dp_set_use_read(HI_VOID) {$/;"	f
hi_isp_dp_set_use_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_set_use_write(HI_U8 data) {$/;"	f
hi_isp_dp_six_det_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dp_six_det_en_write(HI_U8 data) {$/;"	f
hi_isp_dpc_blend_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_dpc_blend_read(HI_VOID) {$/;"	f
hi_isp_dpc_blend_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dpc_blend_write(HI_U32 data) {$/;"	f
hi_isp_dpc_data_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dpc_data_read(HI_VOID) {$/;"	f
hi_isp_dpc_data_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dpc_data_write(HI_U16 data) {$/;"	f
hi_isp_dpc_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dpc_enable_read(HI_VOID) {$/;"	f
hi_isp_dpc_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dpc_enable_write(HI_U8 data) {$/;"	f
hi_isp_dpc_mem_sel_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_dpc_mem_sel_read(HI_VOID) {$/;"	f
hi_isp_dpc_mem_sel_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dpc_mem_sel_write(HI_U8 data) {$/;"	f
hi_isp_dpc_version_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_dpc_version_read(HI_VOID) {$/;"	f
hi_isp_dpc_version_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_dpc_version_write(HI_U16 data) {$/;"	f
hi_isp_drc_asymmetry_lut_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_asymmetry_lut_write(HI_U8 index, HI_U16 data) {$/;"	f
hi_isp_drc_asymmetry_lut_write_addr	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_asymmetry_lut_write_addr(HI_U8 index) {$/;"	f
hi_isp_drc_asymmetry_lut_write_data	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_asymmetry_lut_write_data(HI_U16 data) {$/;"	f
hi_isp_drc_bin_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_bin_read(HI_VOID) {$/;"	f
hi_isp_drc_bin_scale_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_bin_scale_read(HI_VOID) {$/;"	f
hi_isp_drc_bin_scale_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_bin_scale_write(HI_U8 data) {$/;"	f
hi_isp_drc_bin_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_bin_write(HI_U8 data) {$/;"	f
hi_isp_drc_black_level_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_drc_black_level_read(HI_VOID) {$/;"	f
hi_isp_drc_black_level_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_black_level_write(HI_U16 data) {$/;"	f
hi_isp_drc_bright_gain_sft_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_drc_bright_gain_sft_read(HI_VOID) {$/;"	f
hi_isp_drc_bright_gain_sft_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_bright_gain_sft_write(HI_U16 data) {$/;"	f
hi_isp_drc_bright_gain_val_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_drc_bright_gain_val_read(HI_VOID) {$/;"	f
hi_isp_drc_bright_gain_val_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_bright_gain_val_write(HI_U16 data) {$/;"	f
hi_isp_drc_c_sft1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_drc_c_sft1_read(HI_VOID) {$/;"	f
hi_isp_drc_c_sft1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_c_sft1_write(HI_U16 data) {$/;"	f
hi_isp_drc_c_sft2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_drc_c_sft2_read(HI_VOID) {$/;"	f
hi_isp_drc_c_sft2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_c_sft2_write(HI_U16 data) {$/;"	f
hi_isp_drc_c_val1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_drc_c_val1_read(HI_VOID) {$/;"	f
hi_isp_drc_c_val1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_c_val1_write(HI_U16 data) {$/;"	f
hi_isp_drc_c_val2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_drc_c_val2_read(HI_VOID) {$/;"	f
hi_isp_drc_c_val2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_c_val2_write(HI_U16 data) {$/;"	f
hi_isp_drc_chk_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_chk_x_read(HI_VOID) {$/;"	f
hi_isp_drc_chk_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_chk_x_write(HI_U8 data) {$/;"	f
hi_isp_drc_chk_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_chk_y_read(HI_VOID) {$/;"	f
hi_isp_drc_chk_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_chk_y_write(HI_U8 data) {$/;"	f
hi_isp_drc_collect_ovl_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_drc_collect_ovl_read(HI_VOID) {$/;"	f
hi_isp_drc_collect_ovl_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_collect_ovl_write(HI_U8 data) {$/;"	f
hi_isp_drc_collect_rnd_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_drc_collect_rnd_read(HI_VOID) {$/;"	f
hi_isp_drc_collect_rnd_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_collect_rnd_write(HI_U8 data) {$/;"	f
hi_isp_drc_collection_correction_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_drc_collection_correction_read(HI_VOID) {$/;"	f
hi_isp_drc_collection_correction_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_collection_correction_write(HI_U16 data) {$/;"	f
hi_isp_drc_control_0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_drc_control_0_read(HI_VOID) {$/;"	f
hi_isp_drc_control_0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_control_0_write(HI_U8 data) {$/;"	f
hi_isp_drc_control_1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_drc_control_1_read(HI_VOID) {$/;"	f
hi_isp_drc_control_1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_control_1_write(HI_U8 data) {$/;"	f
hi_isp_drc_detail_mixing_bright_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_detail_mixing_bright_read(HI_VOID) {$/;"	f
hi_isp_drc_detail_mixing_bright_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_detail_mixing_bright_write(HI_U8 data) {$/;"	f
hi_isp_drc_detail_mixing_dark_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_detail_mixing_dark_read(HI_VOID) {$/;"	f
hi_isp_drc_detail_mixing_dark_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_detail_mixing_dark_write(HI_U8 data) {$/;"	f
hi_isp_drc_detail_mixing_thres_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_detail_mixing_thres_read(HI_VOID) {$/;"	f
hi_isp_drc_detail_mixing_thres_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_detail_mixing_thres_write(HI_U8 data) {$/;"	f
hi_isp_drc_dither_out_bits_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_dither_out_bits_read(HI_VOID) {$/;"	f
hi_isp_drc_dither_out_bits_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_dither_out_bits_write(HI_U8 data) {$/;"	f
hi_isp_drc_dither_round_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_dither_round_read(HI_VOID) {$/;"	f
hi_isp_drc_dither_round_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_dither_round_write(HI_U8 data) {$/;"	f
hi_isp_drc_dither_spatial_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_dither_spatial_mode_read(HI_VOID) {$/;"	f
hi_isp_drc_dither_spatial_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_dither_spatial_mode_write(HI_U8 data) {$/;"	f
hi_isp_drc_div_x0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_drc_div_x0_read(HI_VOID) {$/;"	f
hi_isp_drc_div_x0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_div_x0_write(HI_U16 data) {$/;"	f
hi_isp_drc_div_x1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_drc_div_x1_read(HI_VOID) {$/;"	f
hi_isp_drc_div_x1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_div_x1_write(HI_U16 data) {$/;"	f
hi_isp_drc_div_y0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_drc_div_y0_read(HI_VOID) {$/;"	f
hi_isp_drc_div_y0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_div_y0_write(HI_U16 data) {$/;"	f
hi_isp_drc_div_y1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_drc_div_y1_read(HI_VOID) {$/;"	f
hi_isp_drc_div_y1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_div_y1_write(HI_U16 data) {$/;"	f
hi_isp_drc_div_z_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_drc_div_z_read(HI_VOID) {$/;"	f
hi_isp_drc_div_z_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_div_z_write(HI_U16 data) {$/;"	f
hi_isp_drc_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_enable_read(HI_VOID) {$/;"	f
hi_isp_drc_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_enable_write(HI_U8 data) {$/;"	f
hi_isp_drc_exposure_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_drc_exposure_read(HI_VOID) {$/;"	f
hi_isp_drc_exposure_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_exposure_write(HI_U16 data) {$/;"	f
hi_isp_drc_fwd_percept_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_drc_fwd_percept_enable_read(HI_VOID) {$/;"	f
hi_isp_drc_fwd_percept_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_fwd_percept_enable_write(HI_U8 data) {$/;"	f
hi_isp_drc_fwd_percept_lut_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_fwd_percept_lut_write(HI_U8 index, HI_U16 data) {$/;"	f
hi_isp_drc_fwd_percept_lut_write_addr	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_fwd_percept_lut_write_addr(HI_U8 index) {$/;"	f
hi_isp_drc_fwd_percept_lut_write_data	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_fwd_percept_lut_write_data(HI_U16 data) {$/;"	f
hi_isp_drc_gain_clip_knee_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_gain_clip_knee_read(HI_VOID) {$/;"	f
hi_isp_drc_gain_clip_knee_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_gain_clip_knee_write(HI_U8 data) {$/;"	f
hi_isp_drc_gain_clip_step_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_gain_clip_step_read(HI_VOID) {$/;"	f
hi_isp_drc_gain_clip_step_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_gain_clip_step_write(HI_U8 data) {$/;"	f
hi_isp_drc_hnum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_hnum_read(HI_VOID) {$/;"	f
hi_isp_drc_hnum_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_hnum_write(HI_U8 data) {$/;"	f
hi_isp_drc_hsize_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_hsize_read(HI_VOID) {$/;"	f
hi_isp_drc_hsize_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_hsize_write(HI_U8 data) {$/;"	f
hi_isp_drc_limit_ampl_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_drc_limit_ampl_read(HI_VOID) {$/;"	f
hi_isp_drc_limit_ampl_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_limit_ampl_write(HI_U8 data) {$/;"	f
hi_isp_drc_local_edge_lmt_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_local_edge_lmt_read(HI_VOID) {$/;"	f
hi_isp_drc_local_edge_lmt_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_local_edge_lmt_write(HI_U8 data) {$/;"	f
hi_isp_drc_lut_mix_ctrl_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_lut_mix_ctrl_read(HI_VOID) {$/;"	f
hi_isp_drc_lut_mix_ctrl_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_lut_mix_ctrl_write(HI_U8 data) {$/;"	f
hi_isp_drc_max_type_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_drc_max_type_read(HI_VOID) {$/;"	f
hi_isp_drc_max_type_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_max_type_write(HI_U8 data) {$/;"	f
hi_isp_drc_moudle_dither_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_moudle_dither_en_read(HI_VOID) {$/;"	f
hi_isp_drc_moudle_dither_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_moudle_dither_en_write(HI_U8 data) {$/;"	f
hi_isp_drc_range_flt_coef_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_range_flt_coef_read(HI_VOID) {$/;"	f
hi_isp_drc_range_flt_coef_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_range_flt_coef_write(HI_U8 data) {$/;"	f
hi_isp_drc_rd_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_rd_en_read(HI_VOID) {$/;"	f
hi_isp_drc_rd_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_rd_en_write(HI_U32 data) {$/;"	f
hi_isp_drc_rev_percept_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_drc_rev_percept_enable_read(HI_VOID) {$/;"	f
hi_isp_drc_rev_percept_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_rev_percept_enable_write(HI_U8 data) {$/;"	f
hi_isp_drc_rev_percept_lut_position_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_drc_rev_percept_lut_position_read(HI_VOID) {$/;"	f
hi_isp_drc_rev_percept_lut_position_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_rev_percept_lut_position_write(HI_U8 data) {$/;"	f
hi_isp_drc_rev_percept_lut_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_rev_percept_lut_write(HI_U8 index, HI_U16 data) {$/;"	f
hi_isp_drc_rev_percept_lut_write_addr	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_rev_percept_lut_write_addr(HI_U8 index) {$/;"	f
hi_isp_drc_rev_percept_lut_write_data	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_rev_percept_lut_write_data(HI_U16 data) {$/;"	f
hi_isp_drc_slope_max_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_drc_slope_max_read(HI_VOID) {$/;"	f
hi_isp_drc_slope_max_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_slope_max_write(HI_U8 data) {$/;"	f
hi_isp_drc_slope_min_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_drc_slope_min_read(HI_VOID) {$/;"	f
hi_isp_drc_slope_min_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_slope_min_write(HI_U8 data) {$/;"	f
hi_isp_drc_stat_ind_raddr0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_drc_stat_ind_raddr0_read(HI_VOID) {$/;"	f
hi_isp_drc_stat_ind_raddr0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_stat_ind_raddr0_write(HI_U32 data) { $/;"	f
hi_isp_drc_stat_ind_raddr1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_drc_stat_ind_raddr1_read(HI_VOID) {$/;"	f
hi_isp_drc_stat_ind_raddr1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_stat_ind_raddr1_write(HI_U32 data) { $/;"	f
hi_isp_drc_stat_ind_raddr2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_drc_stat_ind_raddr2_read(HI_VOID) {$/;"	f
hi_isp_drc_stat_ind_raddr2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_stat_ind_raddr2_write(HI_U32 data) { $/;"	f
hi_isp_drc_stat_ind_rdata0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_drc_stat_ind_rdata0_read(HI_VOID) {$/;"	f
hi_isp_drc_stat_ind_rdata0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_stat_ind_rdata0_write(HI_U32 data) { $/;"	f
hi_isp_drc_stat_ind_rdata1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_drc_stat_ind_rdata1_read(HI_VOID) {$/;"	f
hi_isp_drc_stat_ind_rdata1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_stat_ind_rdata1_write(HI_U32 data) { $/;"	f
hi_isp_drc_stat_ind_rdata2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_drc_stat_ind_rdata2_read(HI_VOID) {$/;"	f
hi_isp_drc_stat_ind_rdata2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_stat_ind_rdata2_write(HI_U32 data) { $/;"	f
hi_isp_drc_stat_ind_waddr0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_drc_stat_ind_waddr0_read(HI_VOID) {$/;"	f
hi_isp_drc_stat_ind_waddr0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_stat_ind_waddr0_write(HI_U32 data) { $/;"	f
hi_isp_drc_stat_ind_waddr1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_drc_stat_ind_waddr1_read(HI_VOID) {$/;"	f
hi_isp_drc_stat_ind_waddr1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_stat_ind_waddr1_write(HI_U32 data) { $/;"	f
hi_isp_drc_stat_ind_waddr2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_drc_stat_ind_waddr2_read(HI_VOID) {$/;"	f
hi_isp_drc_stat_ind_waddr2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_stat_ind_waddr2_write(HI_U32 data) { $/;"	f
hi_isp_drc_stat_ind_wdata0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_drc_stat_ind_wdata0_read(HI_VOID) {$/;"	f
hi_isp_drc_stat_ind_wdata0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_stat_ind_wdata0_write(HI_U32 data) { $/;"	f
hi_isp_drc_stat_ind_wdata1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_drc_stat_ind_wdata1_read(HI_VOID) {$/;"	f
hi_isp_drc_stat_ind_wdata1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_stat_ind_wdata1_write(HI_U32 data) { $/;"	f
hi_isp_drc_stat_ind_wdata2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_drc_stat_ind_wdata2_read(HI_VOID) {$/;"	f
hi_isp_drc_stat_ind_wdata2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_stat_ind_wdata2_write(HI_U32 data) { $/;"	f
hi_isp_drc_stat_mult_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_drc_stat_mult_read(HI_VOID) {$/;"	f
hi_isp_drc_stat_mult_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_stat_mult_write(HI_U8 data) {$/;"	f
hi_isp_drc_stat_norm_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_drc_stat_norm_read(HI_VOID) {$/;"	f
hi_isp_drc_stat_norm_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_stat_norm_write(HI_U8 data) {$/;"	f
hi_isp_drc_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_strength_read(HI_VOID) {$/;"	f
hi_isp_drc_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_strength_write(HI_U8 data) {$/;"	f
hi_isp_drc_var_range_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_var_range_read(HI_VOID) {$/;"	f
hi_isp_drc_var_range_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_var_range_write(HI_U8 data) {$/;"	f
hi_isp_drc_var_spatial_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_var_spatial_read(HI_VOID) {$/;"	f
hi_isp_drc_var_spatial_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_var_spatial_write(HI_U8 data) {$/;"	f
hi_isp_drc_variance_intensity_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_drc_variance_intensity_read(HI_VOID) {$/;"	f
hi_isp_drc_variance_intensity_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_variance_intensity_write(HI_U8 data) {$/;"	f
hi_isp_drc_variance_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_drc_variance_read(HI_VOID) {$/;"	f
hi_isp_drc_variance_space_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_drc_variance_space_read(HI_VOID) {$/;"	f
hi_isp_drc_variance_space_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_variance_space_write(HI_U8 data) {$/;"	f
hi_isp_drc_variance_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_variance_write(HI_U8 data) {$/;"	f
hi_isp_drc_vnum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_vnum_read(HI_VOID) {$/;"	f
hi_isp_drc_vnum_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_vnum_write(HI_U8 data) {$/;"	f
hi_isp_drc_vsize_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_drc_vsize_read(HI_VOID) {$/;"	f
hi_isp_drc_vsize_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_vsize_write(HI_U8 data) {$/;"	f
hi_isp_drc_white_level_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_drc_white_level_read(HI_VOID) {$/;"	f
hi_isp_drc_white_level_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_drc_white_level_write(HI_U16 data) {$/;"	f
hi_isp_drc_y_sft1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_drc_y_sft1_read(HI_VOID) {$/;"	f
hi_isp_drc_y_sft1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_y_sft1_write(HI_U16 data) {$/;"	f
hi_isp_drc_y_sft2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_drc_y_sft2_read(HI_VOID) {$/;"	f
hi_isp_drc_y_sft2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_y_sft2_write(HI_U16 data) {$/;"	f
hi_isp_drc_y_val1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_drc_y_val1_read(HI_VOID) {$/;"	f
hi_isp_drc_y_val1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_y_val1_write(HI_U16 data) {$/;"	f
hi_isp_drc_y_val2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_drc_y_val2_read(HI_VOID) {$/;"	f
hi_isp_drc_y_val2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drc_y_val2_write(HI_U16 data) {$/;"	f
hi_isp_drca_frm_baddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_drca_frm_baddr_read(HI_VOID) {$/;"	f
hi_isp_drca_frm_baddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drca_frm_baddr_write(HI_U32 data) {$/;"	f
hi_isp_drca_rd_frm_baddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_drca_rd_frm_baddr_read(HI_VOID) {$/;"	f
hi_isp_drca_rd_frm_baddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drca_rd_frm_baddr_write(HI_U32 data) {$/;"	f
hi_isp_drcb_frm_baddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_drcb_frm_baddr_read(HI_VOID) {$/;"	f
hi_isp_drcb_frm_baddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drcb_frm_baddr_write(HI_U32 data) {$/;"	f
hi_isp_drcb_rd_frm_baddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_drcb_rd_frm_baddr_read(HI_VOID) {$/;"	f
hi_isp_drcb_rd_frm_baddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_drcb_rd_frm_baddr_write(HI_U32 data) {$/;"	f
hi_isp_edge_amt_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_edge_amt_read(HI_VOID) {$/;"	f
hi_isp_edge_amt_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_edge_amt_write(HI_U16 data) {$/;"	f
hi_isp_edge_coef_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_edge_coef_read(HI_VOID) {$/;"	f
hi_isp_edge_coef_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_edge_coef_write(HI_U16 data) {$/;"	f
hi_isp_edge_thd1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_edge_thd1_read(HI_VOID) {$/;"	f
hi_isp_edge_thd1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_edge_thd1_write(HI_U16 data) {$/;"	f
hi_isp_edge_thd2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_edge_thd2_read(HI_VOID) {$/;"	f
hi_isp_edge_thd2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_edge_thd2_write(HI_U16 data) {$/;"	f
hi_isp_ext_gamma_rgb_mem_array_data_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 hi_isp_ext_gamma_rgb_mem_array_data_read(HI_U16 index) {$/;"	f
hi_isp_ext_gamma_rgb_mem_array_data_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void hi_isp_ext_gamma_rgb_mem_array_data_write(HI_U16 index, HI_U16 data) {$/;"	f
hi_isp_ext_system_gamma_change_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 hi_isp_ext_system_gamma_change_read(HI_VOID) {$/;"	f
hi_isp_ext_system_gamma_change_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void hi_isp_ext_system_gamma_change_write(HI_U8 data) {$/;"	f
hi_isp_fpn_clk_gating_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_fpn_clk_gating_read(HI_VOID) {$/;"	f
hi_isp_fpn_clk_gating_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_fpn_clk_gating_write(HI_U8 data){$/;"	f
hi_isp_fpn_corr_gainoffset_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_fpn_corr_gainoffset_read(HI_U8 index){$/;"	f
hi_isp_fpn_corr_gainoffset_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_fpn_corr_gainoffset_write(HI_U8 index, HI_U32 data) {$/;"	f
hi_isp_fpn_coverflowthr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_fpn_coverflowthr_write(HI_U16 data) {$/;"	f
hi_isp_fpn_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_fpn_enable_read(HI_VOID) {$/;"	f
hi_isp_fpn_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_fpn_enable_write(HI_U8 data){$/;"	f
hi_isp_fpn_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_fpn_mode_read(HI_VOID) {$/;"	f
hi_isp_fpn_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_fpn_mode_write(HI_U8 data){$/;"	f
hi_isp_fpn_overflowthr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_fpn_overflowthr_read(HI_VOID){$/;"	f
hi_isp_fpn_work_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_fpn_work_mode_read(HI_VOID) {$/;"	f
hi_isp_fpn_work_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_fpn_work_mode_write(HI_U8 data){$/;"	f
hi_isp_frame_stats_active_height_max_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_frame_stats_active_height_max_read(HI_VOID) {$/;"	f
hi_isp_frame_stats_active_height_min_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_frame_stats_active_height_min_read(HI_VOID) {$/;"	f
hi_isp_frame_stats_active_height_num_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_frame_stats_active_height_num_read(HI_VOID) {$/;"	f
hi_isp_frame_stats_active_height_sum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_frame_stats_active_height_sum_read(HI_VOID) {$/;"	f
hi_isp_frame_stats_active_width_max_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_frame_stats_active_width_max_read(HI_VOID) {$/;"	f
hi_isp_frame_stats_active_width_min_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_frame_stats_active_width_min_read(HI_VOID) {$/;"	f
hi_isp_frame_stats_active_width_num_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_frame_stats_active_width_num_read(HI_VOID) {$/;"	f
hi_isp_frame_stats_active_width_sum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_frame_stats_active_width_sum_read(HI_VOID) {$/;"	f
hi_isp_frame_stats_hblank_max_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_frame_stats_hblank_max_read(HI_VOID) {$/;"	f
hi_isp_frame_stats_hblank_min_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_frame_stats_hblank_min_read(HI_VOID) {$/;"	f
hi_isp_frame_stats_hblank_num_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_frame_stats_hblank_num_read(HI_VOID) {$/;"	f
hi_isp_frame_stats_hblank_sum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_frame_stats_hblank_sum_read(HI_VOID) {$/;"	f
hi_isp_frame_stats_stats_hold_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_frame_stats_stats_hold_read(HI_VOID) {$/;"	f
hi_isp_frame_stats_stats_hold_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_frame_stats_stats_hold_write(HI_U8 data) {$/;"	f
hi_isp_frame_stats_stats_reset_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_frame_stats_stats_reset_read(HI_VOID) {$/;"	f
hi_isp_frame_stats_stats_reset_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_frame_stats_stats_reset_write(HI_U8 data) {$/;"	f
hi_isp_frame_stats_vblank_max_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_frame_stats_vblank_max_read(HI_VOID) {$/;"	f
hi_isp_frame_stats_vblank_min_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_frame_stats_vblank_min_read(HI_VOID) {$/;"	f
hi_isp_frame_stats_vblank_num_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_frame_stats_vblank_num_read(HI_VOID) {$/;"	f
hi_isp_frame_stats_vblank_sum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_frame_stats_vblank_sum_read(HI_VOID) {$/;"	f
hi_isp_gamma_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_gamma_enable_read(HI_VOID) {$/;"	f
hi_isp_gamma_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_enable_write(HI_U8 data) {$/;"	f
hi_isp_gamma_fe_bitw_in_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_gamma_fe_bitw_in_read(HI_VOID) {$/;"	f
hi_isp_gamma_fe_bitw_in_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_fe_bitw_in_write(HI_U8 data) {$/;"	f
hi_isp_gamma_fe_bitw_out_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_gamma_fe_bitw_out_read(HI_VOID) {$/;"	f
hi_isp_gamma_fe_bitw_out_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_fe_bitw_out_write(HI_U8 data) {$/;"	f
hi_isp_gamma_fe_date_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_gamma_fe_date_read(HI_VOID) {$/;"	f
hi_isp_gamma_fe_date_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_fe_date_write(HI_U16 data) {$/;"	f
hi_isp_gamma_fe_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_gamma_fe_enable_read(HI_VOID) {$/;"	f
hi_isp_gamma_fe_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_fe_enable_write(HI_U8 data) {$/;"	f
hi_isp_gamma_fe_mix_ctrl_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_gamma_fe_mix_ctrl_read(HI_VOID) {$/;"	f
hi_isp_gamma_fe_mix_ctrl_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_fe_mix_ctrl_write(HI_U8 data) {$/;"	f
hi_isp_gamma_fe_raddr0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_gamma_fe_raddr0_read(HI_VOID) {$/;"	f
hi_isp_gamma_fe_raddr0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_fe_raddr0_write(HI_U32 data) {$/;"	f
hi_isp_gamma_fe_raddr1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_gamma_fe_raddr1_read(HI_VOID) {$/;"	f
hi_isp_gamma_fe_raddr1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_fe_raddr1_write(HI_U32 data) {$/;"	f
hi_isp_gamma_fe_rdata0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_gamma_fe_rdata0_read(HI_VOID) {$/;"	f
hi_isp_gamma_fe_rdata0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_fe_rdata0_write(HI_U32 data) {$/;"	f
hi_isp_gamma_fe_rdata1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_gamma_fe_rdata1_read(HI_VOID) {$/;"	f
hi_isp_gamma_fe_rdata1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_fe_rdata1_write(HI_U32 data) {$/;"	f
hi_isp_gamma_fe_version_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_gamma_fe_version_read(HI_VOID) {$/;"	f
hi_isp_gamma_fe_version_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_fe_version_write(HI_U16 data) {$/;"	f
hi_isp_gamma_fe_waddr0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_gamma_fe_waddr0_read(HI_VOID) {$/;"	f
hi_isp_gamma_fe_waddr0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_fe_waddr0_write(HI_U32 data) {$/;"	f
hi_isp_gamma_fe_waddr1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_gamma_fe_waddr1_read(HI_VOID) {$/;"	f
hi_isp_gamma_fe_waddr1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_fe_waddr1_write(HI_U32 data) {$/;"	f
hi_isp_gamma_fe_wdata0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_gamma_fe_wdata0_read(HI_VOID) {$/;"	f
hi_isp_gamma_fe_wdata0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_fe_wdata0_write(HI_U32 data) {$/;"	f
hi_isp_gamma_fe_wdata1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_gamma_fe_wdata1_read(HI_VOID) {$/;"	f
hi_isp_gamma_fe_wdata1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_fe_wdata1_write(HI_U32 data) {$/;"	f
hi_isp_gamma_lut_update_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_gamma_lut_update_read(HI_VOID) {$/;"	f
hi_isp_gamma_lut_update_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_lut_update_write(HI_U8 data) {$/;"	f
hi_isp_gamma_raddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_gamma_raddr_read(HI_VOID) {$/;"	f
hi_isp_gamma_raddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_raddr_write(HI_U32 data) {$/;"	f
hi_isp_gamma_rdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_gamma_rdata_read(HI_VOID) {$/;"	f
hi_isp_gamma_rdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_rdata_write(HI_U32 data) {$/;"	f
hi_isp_gamma_waddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_gamma_waddr_read(HI_VOID) {$/;"	f
hi_isp_gamma_waddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_waddr_write(HI_U32 data) {$/;"	f
hi_isp_gamma_wdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_gamma_wdata_read(HI_VOID) {$/;"	f
hi_isp_gamma_wdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_gamma_wdata_write(HI_U32 data) {$/;"	f
hi_isp_gammafe_enable1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_gammafe_enable1_read(HI_VOID) {$/;"	f
hi_isp_gammafe_enable1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_gammafe_enable1_write(HI_U8 data) {$/;"	f
hi_isp_gammafe_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_gammafe_enable_read(HI_VOID) {$/;"	f
hi_isp_gammafe_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_gammafe_enable_write(HI_U8 data) {$/;"	f
hi_isp_gammafe_mcu_priority_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_gammafe_mcu_priority_read(HI_VOID) {$/;"	f
hi_isp_gammafe_mcu_priority_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_gammafe_mcu_priority_write(HI_U8 data) {$/;"	f
hi_isp_gammafe_mcu_ready0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_gammafe_mcu_ready0_read(HI_VOID) {$/;"	f
hi_isp_gammafe_mcu_ready1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_gammafe_mcu_ready1_read(HI_VOID) {$/;"	f
hi_isp_ge_aver_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_ge_aver_enable_read(HI_VOID) {$/;"	f
hi_isp_ge_aver_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ge_aver_enable_write(HI_U8 data) {$/;"	f
hi_isp_ge_aver_raddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ge_aver_raddr_read(HI_VOID) {$/;"	f
hi_isp_ge_aver_raddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ge_aver_raddr_write(HI_U32 data) {$/;"	f
hi_isp_ge_aver_rdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_ge_aver_rdata_read(HI_VOID) {$/;"	f
hi_isp_ge_aver_rdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ge_aver_rdata_write(HI_U32 data) {$/;"	f
hi_isp_ge_correct_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_ge_correct_enable_read(HI_VOID) {$/;"	f
hi_isp_ge_correct_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ge_correct_enable_write(HI_U8 data) {$/;"	f
hi_isp_ge_ct_slope1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_ge_ct_slope1_read(HI_VOID) {$/;"	f
hi_isp_ge_ct_slope1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ge_ct_slope1_write(HI_U8 data) {$/;"	f
hi_isp_ge_ct_slope2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_ge_ct_slope2_read(HI_VOID) {$/;"	f
hi_isp_ge_ct_slope2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ge_ct_slope2_write(HI_U8 data) {$/;"	f
hi_isp_ge_ct_th1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_ge_ct_th1_read(HI_VOID) {$/;"	f
hi_isp_ge_ct_th1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ge_ct_th1_write(HI_U16 data) {$/;"	f
hi_isp_ge_ct_th2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_ge_ct_th2_read(HI_VOID) {$/;"	f
hi_isp_ge_ct_th2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ge_ct_th2_write(HI_U16 data) {$/;"	f
hi_isp_ge_ct_th3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_ge_ct_th3_read(HI_VOID) {$/;"	f
hi_isp_ge_ct_th3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ge_ct_th3_write(HI_U16 data) {$/;"	f
hi_isp_ge_date_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_ge_date_read(HI_VOID) {$/;"	f
hi_isp_ge_date_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ge_date_write(HI_U16 data) {$/;"	f
hi_isp_ge_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_ge_enable_read(HI_VOID) {$/;"	f
hi_isp_ge_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ge_enable_write(HI_U8 data) {$/;"	f
hi_isp_ge_hnum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_ge_hnum_read(HI_VOID) {$/;"	f
hi_isp_ge_hnum_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ge_hnum_write(HI_U8 data) {$/;"	f
hi_isp_ge_version_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_ge_version_read(HI_VOID) {$/;"	f
hi_isp_ge_version_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ge_version_write(HI_U16 data) {$/;"	f
hi_isp_ge_vnum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_ge_vnum_read(HI_VOID) {$/;"	f
hi_isp_ge_vnum_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_ge_vnum_write(HI_U8 data) {$/;"	f
hi_isp_green_equalize_bright_disable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_green_equalize_bright_disable_read(HI_VOID) {$/;"	f
hi_isp_green_equalize_bright_disable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_green_equalize_bright_disable_write(HI_U8 data) {$/;"	f
hi_isp_green_equalize_dark_disable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_green_equalize_dark_disable_read(HI_VOID) {$/;"	f
hi_isp_green_equalize_dark_disable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_green_equalize_dark_disable_write(HI_U8 data) {$/;"	f
hi_isp_green_equalize_debug_sel_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_green_equalize_debug_sel_read(HI_VOID) {$/;"	f
hi_isp_green_equalize_debug_sel_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_green_equalize_debug_sel_write(HI_U16 data) {$/;"	f
hi_isp_green_equalize_dp_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_green_equalize_dp_enable_read(HI_VOID) {$/;"	f
hi_isp_green_equalize_dp_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_green_equalize_dp_enable_write(HI_U8 data) {$/;"	f
hi_isp_green_equalize_dp_slope_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_green_equalize_dp_slope_read(HI_VOID) {$/;"	f
hi_isp_green_equalize_dp_slope_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_green_equalize_dp_slope_write(HI_U16 data) {$/;"	f
hi_isp_green_equalize_dp_threshold_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_green_equalize_dp_threshold_read(HI_VOID) {$/;"	f
hi_isp_green_equalize_dp_threshold_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_green_equalize_dp_threshold_write(HI_U16 data) {$/;"	f
hi_isp_green_equalize_ge_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_green_equalize_ge_enable_read(HI_VOID) {$/;"	f
hi_isp_green_equalize_ge_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_green_equalize_ge_enable_write(HI_U8 data) {$/;"	f
hi_isp_green_equalize_ge_sens_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_green_equalize_ge_sens_read(HI_VOID) {$/;"	f
hi_isp_green_equalize_ge_sens_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_green_equalize_ge_sens_write(HI_U8 data) {$/;"	f
hi_isp_green_equalize_ge_slope_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_green_equalize_ge_slope_read(HI_VOID) {$/;"	f
hi_isp_green_equalize_ge_slope_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_green_equalize_ge_slope_write(HI_U16 data) {$/;"	f
hi_isp_green_equalize_ge_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_green_equalize_ge_strength_read(HI_VOID) {$/;"	f
hi_isp_green_equalize_ge_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_green_equalize_ge_strength_write(HI_U8 data) {$/;"	f
hi_isp_green_equalize_ge_threshold_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_green_equalize_ge_threshold_read(HI_VOID) {$/;"	f
hi_isp_green_equalize_ge_threshold_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_green_equalize_ge_threshold_write(HI_U16 data) {$/;"	f
hi_isp_green_equalize_show_dynamic_defect_pixel_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_green_equalize_show_dynamic_defect_pixel_read(HI_VOID) {$/;"	f
hi_isp_green_equalize_show_dynamic_defect_pixel_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_green_equalize_show_dynamic_defect_pixel_write(HI_U8 data) {$/;"	f
hi_isp_hcds_coef0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_hcds_coef0_read(HI_VOID) {$/;"	f
hi_isp_hcds_coef0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_hcds_coef0_write(HI_U32 data) {$/;"	f
hi_isp_hcds_coef1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_hcds_coef1_read(HI_VOID) {$/;"	f
hi_isp_hcds_coef1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_hcds_coef1_write(HI_U32 data) {$/;"	f
hi_isp_hcds_coef2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_hcds_coef2_read(HI_VOID) {$/;"	f
hi_isp_hcds_coef2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_hcds_coef2_write(HI_U32 data) {$/;"	f
hi_isp_hcds_coef3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_hcds_coef3_read(HI_VOID) {$/;"	f
hi_isp_hcds_coef3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_hcds_coef3_write(HI_U32 data) {$/;"	f
hi_isp_hcds_coef4_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_hcds_coef4_read(HI_VOID) {$/;"	f
hi_isp_hcds_coef4_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_hcds_coef4_write(HI_U32 data) {$/;"	f
hi_isp_hcds_coef5_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_hcds_coef5_read(HI_VOID) {$/;"	f
hi_isp_hcds_coef5_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_hcds_coef5_write(HI_U32 data) {$/;"	f
hi_isp_hcds_coef6_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_hcds_coef6_read(HI_VOID) {$/;"	f
hi_isp_hcds_coef6_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_hcds_coef6_write(HI_U32 data) {$/;"	f
hi_isp_hcds_coef7_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_hcds_coef7_read(HI_VOID) {$/;"	f
hi_isp_hcds_coef7_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_hcds_coef7_write(HI_U32 data) {$/;"	f
hi_isp_hcds_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_hcds_en_read(HI_VOID) {$/;"	f
hi_isp_hcds_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_hcds_en_write(HI_U8 data) {$/;"	f
hi_isp_hcds_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_hcds_mode_read(HI_VOID) {$/;"	f
hi_isp_hcds_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_hcds_mode_write(HI_U8 data) {$/;"	f
hi_isp_hcds_width_in_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_hcds_width_in_read(HI_VOID) {$/;"	f
hi_isp_hcds_width_in_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_hcds_width_in_write(HI_U16 data) {$/;"	f
hi_isp_hcds_width_out_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_hcds_width_out_read(HI_VOID) {$/;"	f
hi_isp_hcds_width_out_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_hcds_width_out_write(HI_U16 data) {$/;"	f
hi_isp_id_api_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_id_api_read(HI_VOID) {$/;"	f
hi_isp_id_product_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_id_product_read(HI_VOID) {$/;"	f
hi_isp_id_reserved_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_id_reserved_read(HI_VOID) {$/;"	f
hi_isp_id_version_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_id_version_read(HI_VOID) {$/;"	f
hi_isp_input_port_acl_polarity_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_acl_polarity_read(HI_VOID) {$/;"	f
hi_isp_input_port_acl_polarity_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_acl_polarity_write(HI_U8 data) {$/;"	f
hi_isp_input_port_aclg_acl_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_aclg_acl_read(HI_VOID) {$/;"	f
hi_isp_input_port_aclg_acl_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_aclg_acl_write(HI_U8 data) {$/;"	f
hi_isp_input_port_aclg_hsync_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_aclg_hsync_read(HI_VOID) {$/;"	f
hi_isp_input_port_aclg_hsync_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_aclg_hsync_write(HI_U8 data) {$/;"	f
hi_isp_input_port_aclg_vsync_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_aclg_vsync_read(HI_VOID) {$/;"	f
hi_isp_input_port_aclg_vsync_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_aclg_vsync_write(HI_U8 data) {$/;"	f
hi_isp_input_port_aclg_window0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_aclg_window0_read(HI_VOID) {$/;"	f
hi_isp_input_port_aclg_window0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_aclg_window0_write(HI_U8 data) {$/;"	f
hi_isp_input_port_aclg_window2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_aclg_window2_read(HI_VOID) {$/;"	f
hi_isp_input_port_aclg_window2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_aclg_window2_write(HI_U8 data) {$/;"	f
hi_isp_input_port_field_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_field_mode_read(HI_VOID) {$/;"	f
hi_isp_input_port_field_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_field_mode_write(HI_U8 data) {$/;"	f
hi_isp_input_port_field_polarity_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_field_polarity_read(HI_VOID) {$/;"	f
hi_isp_input_port_field_polarity_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_field_polarity_write(HI_U8 data) {$/;"	f
hi_isp_input_port_field_toggle_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_field_toggle_read(HI_VOID) {$/;"	f
hi_isp_input_port_field_toggle_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_field_toggle_write(HI_U8 data) {$/;"	f
hi_isp_input_port_fieldg_field_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_fieldg_field_read(HI_VOID) {$/;"	f
hi_isp_input_port_fieldg_field_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_fieldg_field_write(HI_U8 data) {$/;"	f
hi_isp_input_port_fieldg_vsync_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_fieldg_vsync_read(HI_VOID) {$/;"	f
hi_isp_input_port_fieldg_vsync_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_fieldg_vsync_write(HI_U8 data) {$/;"	f
hi_isp_input_port_fieldg_window2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_fieldg_window2_read(HI_VOID) {$/;"	f
hi_isp_input_port_fieldg_window2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_fieldg_window2_write(HI_U8 data) {$/;"	f
hi_isp_input_port_frame_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_input_port_frame_height_read(HI_VOID) {$/;"	f
hi_isp_input_port_frame_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_input_port_frame_width_read(HI_VOID) {$/;"	f
hi_isp_input_port_freeze_config_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_freeze_config_read(HI_VOID) {$/;"	f
hi_isp_input_port_freeze_config_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_freeze_config_write(HI_U8 data) {$/;"	f
hi_isp_input_port_hc_limit_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_input_port_hc_limit_read(HI_VOID) {$/;"	f
hi_isp_input_port_hc_limit_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_hc_limit_write(HI_U16 data) {$/;"	f
hi_isp_input_port_hc_r_select_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_hc_r_select_read(HI_VOID) {$/;"	f
hi_isp_input_port_hc_r_select_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_hc_r_select_write(HI_U8 data) {$/;"	f
hi_isp_input_port_hc_size0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_input_port_hc_size0_read(HI_VOID) {$/;"	f
hi_isp_input_port_hc_size0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_hc_size0_write(HI_U16 data) {$/;"	f
hi_isp_input_port_hc_size1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_input_port_hc_size1_read(HI_VOID) {$/;"	f
hi_isp_input_port_hc_size1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_hc_size1_write(HI_U16 data) {$/;"	f
hi_isp_input_port_hc_start0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_input_port_hc_start0_read(HI_VOID) {$/;"	f
hi_isp_input_port_hc_start0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_hc_start0_write(HI_U16 data) {$/;"	f
hi_isp_input_port_hc_start1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_input_port_hc_start1_read(HI_VOID) {$/;"	f
hi_isp_input_port_hc_start1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_hc_start1_write(HI_U16 data) {$/;"	f
hi_isp_input_port_hs_polarity_acl_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_hs_polarity_acl_read(HI_VOID) {$/;"	f
hi_isp_input_port_hs_polarity_acl_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_hs_polarity_acl_write(HI_U8 data) {$/;"	f
hi_isp_input_port_hs_polarity_hs_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_hs_polarity_hs_read(HI_VOID) {$/;"	f
hi_isp_input_port_hs_polarity_hs_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_hs_polarity_hs_write(HI_U8 data) {$/;"	f
hi_isp_input_port_hs_polarity_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_hs_polarity_read(HI_VOID) {$/;"	f
hi_isp_input_port_hs_polarity_vc_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_hs_polarity_vc_read(HI_VOID) {$/;"	f
hi_isp_input_port_hs_polarity_vc_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_hs_polarity_vc_write(HI_U8 data) {$/;"	f
hi_isp_input_port_hs_polarity_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_hs_polarity_write(HI_U8 data) {$/;"	f
hi_isp_input_port_hs_use_acl_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_hs_use_acl_read(HI_VOID) {$/;"	f
hi_isp_input_port_hs_use_acl_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_hs_use_acl_write(HI_U8 data) {$/;"	f
hi_isp_input_port_hs_xor_vs_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_hs_xor_vs_read(HI_VOID) {$/;"	f
hi_isp_input_port_hs_xor_vs_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_hs_xor_vs_write(HI_U8 data) {$/;"	f
hi_isp_input_port_hsg_hsync_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_hsg_hsync_read(HI_VOID) {$/;"	f
hi_isp_input_port_hsg_hsync_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_hsg_hsync_write(HI_U8 data) {$/;"	f
hi_isp_input_port_hsg_vsync_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_hsg_vsync_read(HI_VOID) {$/;"	f
hi_isp_input_port_hsg_vsync_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_hsg_vsync_write(HI_U8 data) {$/;"	f
hi_isp_input_port_hsg_window1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_hsg_window1_read(HI_VOID) {$/;"	f
hi_isp_input_port_hsg_window1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_hsg_window1_write(HI_U8 data) {$/;"	f
hi_isp_input_port_hsg_window2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_hsg_window2_read(HI_VOID) {$/;"	f
hi_isp_input_port_hsg_window2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_hsg_window2_write(HI_U8 data) {$/;"	f
hi_isp_input_port_mode_request_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_mode_request_read(HI_VOID) {$/;"	f
hi_isp_input_port_mode_request_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_mode_request_write(HI_U8 data) {$/;"	f
hi_isp_input_port_mode_status_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_mode_status_read(HI_VOID) {$/;"	f
hi_isp_input_port_preset_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_preset_read(HI_VOID) {$/;"	f
hi_isp_input_port_preset_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_preset_write(HI_U8 data) {$/;"	f
hi_isp_input_port_signal_flag_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_input_port_signal_flag_read(HI_VOID) {$/;"	f
hi_isp_input_port_signal_flag_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_signal_flag_write(HI_U32 data) {$/;"	f
hi_isp_input_port_vc_c_select_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_vc_c_select_read(HI_VOID) {$/;"	f
hi_isp_input_port_vc_c_select_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_vc_c_select_write(HI_U8 data) {$/;"	f
hi_isp_input_port_vc_limit_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_input_port_vc_limit_read(HI_VOID) {$/;"	f
hi_isp_input_port_vc_limit_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_vc_limit_write(HI_U16 data) {$/;"	f
hi_isp_input_port_vc_r_select_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_vc_r_select_read(HI_VOID) {$/;"	f
hi_isp_input_port_vc_r_select_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_vc_r_select_write(HI_U8 data) {$/;"	f
hi_isp_input_port_vc_size_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_input_port_vc_size_read(HI_VOID) {$/;"	f
hi_isp_input_port_vc_size_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_vc_size_write(HI_U16 data) {$/;"	f
hi_isp_input_port_vc_start_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_input_port_vc_start_read(HI_VOID) {$/;"	f
hi_isp_input_port_vc_start_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_vc_start_write(HI_U16 data) {$/;"	f
hi_isp_input_port_vs_polarity_acl_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_vs_polarity_acl_read(HI_VOID) {$/;"	f
hi_isp_input_port_vs_polarity_acl_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_vs_polarity_acl_write(HI_U8 data) {$/;"	f
hi_isp_input_port_vs_polarity_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_vs_polarity_read(HI_VOID) {$/;"	f
hi_isp_input_port_vs_polarity_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_vs_polarity_write(HI_U8 data) {$/;"	f
hi_isp_input_port_vs_toggle_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_vs_toggle_read(HI_VOID) {$/;"	f
hi_isp_input_port_vs_toggle_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_vs_toggle_write(HI_U8 data) {$/;"	f
hi_isp_input_port_vs_use_field_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_input_port_vs_use_field_read(HI_VOID) {$/;"	f
hi_isp_input_port_vs_use_field_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_input_port_vs_use_field_write(HI_U8 data) {$/;"	f
hi_isp_interrupts_interrupt0_source_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_interrupts_interrupt0_source_read(HI_VOID) {$/;"	f
hi_isp_interrupts_interrupt0_source_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_interrupts_interrupt0_source_write(HI_U8 data) {$/;"	f
hi_isp_interrupts_interrupt1_source_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_interrupts_interrupt1_source_read(HI_VOID) {$/;"	f
hi_isp_interrupts_interrupt1_source_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_interrupts_interrupt1_source_write(HI_U8 data) {$/;"	f
hi_isp_interrupts_interrupt2_source_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_interrupts_interrupt2_source_read(HI_VOID) {$/;"	f
hi_isp_interrupts_interrupt2_source_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_interrupts_interrupt2_source_write(HI_U8 data) {$/;"	f
hi_isp_interrupts_interrupt3_source_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_interrupts_interrupt3_source_read(HI_VOID) {$/;"	f
hi_isp_interrupts_interrupt3_source_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_interrupts_interrupt3_source_write(HI_U8 data) {$/;"	f
hi_isp_interrupts_interrupt4_source_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_interrupts_interrupt4_source_read(HI_VOID) {$/;"	f
hi_isp_interrupts_interrupt4_source_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_interrupts_interrupt4_source_write(HI_U8 data) {$/;"	f
hi_isp_interrupts_interrupt5_source_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_interrupts_interrupt5_source_read(HI_VOID) {$/;"	f
hi_isp_interrupts_interrupt5_source_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_interrupts_interrupt5_source_write(HI_U8 data) {$/;"	f
hi_isp_interrupts_interrupt6_source_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_interrupts_interrupt6_source_read(HI_VOID) {$/;"	f
hi_isp_interrupts_interrupt6_source_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_interrupts_interrupt6_source_write(HI_U8 data) {$/;"	f
hi_isp_interrupts_interrupt7_source_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_interrupts_interrupt7_source_read(HI_VOID) {$/;"	f
hi_isp_interrupts_interrupt7_source_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_interrupts_interrupt7_source_write(HI_U8 data) {$/;"	f
hi_isp_logo_logo_left_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_logo_logo_left_read(HI_VOID) {$/;"	f
hi_isp_logo_logo_left_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_logo_logo_left_write(HI_U8 data) {$/;"	f
hi_isp_logo_logo_top_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_logo_logo_top_read(HI_VOID) {$/;"	f
hi_isp_logo_logo_top_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_logo_logo_top_write(HI_U8 data) {$/;"	f
hi_isp_low_power_consumption_config_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_low_power_consumption_config_read(HI_VOID) {$/;"	f
hi_isp_low_power_consumption_config_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_low_power_consumption_config_write(HI_U32 data) {$/;"	f
hi_isp_lsc_cfg_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_lsc_cfg_enable_read(HI_VOID) {$/;"	f
hi_isp_lsc_cfg_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_lsc_cfg_enable_write(HI_U8 data) {$/;"	f
hi_isp_lsc_gbb_gain_raddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_lsc_gbb_gain_raddr_read(HI_VOID) {$/;"	f
hi_isp_lsc_gbb_gain_raddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_lsc_gbb_gain_raddr_write(HI_U32 data){$/;"	f
hi_isp_lsc_gbb_gain_rdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_lsc_gbb_gain_rdata_read(HI_VOID) {$/;"	f
hi_isp_lsc_gbb_gain_waddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_lsc_gbb_gain_waddr_read(HI_VOID) {$/;"	f
hi_isp_lsc_gbb_gain_waddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_lsc_gbb_gain_waddr_write(HI_U32 data){$/;"	f
hi_isp_lsc_gbb_gain_wdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_lsc_gbb_gain_wdata_read(HI_VOID) {$/;"	f
hi_isp_lsc_gbb_gain_wdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_lsc_gbb_gain_wdata_write(HI_U32 data){$/;"	f
hi_isp_lsc_grr_gain_raddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_lsc_grr_gain_raddr_read(HI_VOID) {$/;"	f
hi_isp_lsc_grr_gain_raddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_lsc_grr_gain_raddr_write(HI_U32 data){$/;"	f
hi_isp_lsc_grr_gain_rdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_lsc_grr_gain_rdata_read(HI_VOID) {$/;"	f
hi_isp_lsc_grr_gain_waddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_lsc_grr_gain_waddr_read(HI_VOID) {$/;"	f
hi_isp_lsc_grr_gain_waddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_lsc_grr_gain_waddr_write(HI_U32 data){$/;"	f
hi_isp_lsc_grr_gain_wdata_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_lsc_grr_gain_wdata_read(HI_VOID) {$/;"	f
hi_isp_lsc_grr_gain_wdata_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_lsc_grr_gain_wdata_write(HI_U32 data){$/;"	f
hi_isp_lsc_hwin_deltax_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_lsc_hwin_deltax_read(HI_U8 index){$/;"	f
hi_isp_lsc_hwin_info_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_lsc_hwin_info_write(HI_U8 index, HI_U16 delta, HI_U16 inv){$/;"	f
hi_isp_lsc_hwin_invx_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_lsc_hwin_invx_read(HI_U8 index){$/;"	f
hi_isp_lsc_rggb_cfg_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_lsc_rggb_cfg_read(HI_VOID) {$/;"	f
hi_isp_lsc_rggb_cfg_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_lsc_rggb_cfg_write(HI_U8 data){$/;"	f
hi_isp_lsc_update_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_lsc_update_mode_read(HI_VOID) {$/;"	f
hi_isp_lsc_update_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_lsc_update_mode_write(HI_U8 data){$/;"	f
hi_isp_lsc_update_newer_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_lsc_update_newer_read(HI_VOID) {$/;"	f
hi_isp_lsc_update_newer_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_lsc_update_newer_write(HI_U8 data){$/;"	f
hi_isp_lsc_version_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_lsc_version_read(HI_VOID) {$/;"	f
hi_isp_lsc_vwin_deltay_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_lsc_vwin_deltay_read(HI_U8 index){$/;"	f
hi_isp_lsc_vwin_info_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_lsc_vwin_info_write(HI_U8 index, HI_U16 delta, HI_U16 inv){$/;"	f
hi_isp_lsc_vwin_invy_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_lsc_vwin_invy_read(HI_U8 index){$/;"	f
hi_isp_lsc_win_num_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_lsc_win_num_write(HI_U8 numh, HI_U8 numv){$/;"	f
hi_isp_lsc_win_numh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_lsc_win_numh_read(HI_VOID) {$/;"	f
hi_isp_lsc_win_numv_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_lsc_win_numv_read(HI_VOID) {$/;"	f
hi_isp_matrix_coefft_b_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_matrix_coefft_b_b_read(HI_VOID) {$/;"	f
hi_isp_matrix_coefft_b_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_matrix_coefft_b_b_write(HI_U16 data) {$/;"	f
hi_isp_matrix_coefft_b_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_matrix_coefft_b_g_read(HI_VOID) {$/;"	f
hi_isp_matrix_coefft_b_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_matrix_coefft_b_g_write(HI_U16 data) {$/;"	f
hi_isp_matrix_coefft_b_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_matrix_coefft_b_r_read(HI_VOID) {$/;"	f
hi_isp_matrix_coefft_b_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_matrix_coefft_b_r_write(HI_U16 data) {$/;"	f
hi_isp_matrix_coefft_fog_offset_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_matrix_coefft_fog_offset_b_read(HI_VOID) {$/;"	f
hi_isp_matrix_coefft_fog_offset_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_matrix_coefft_fog_offset_b_write(HI_U16 data) {$/;"	f
hi_isp_matrix_coefft_fog_offset_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_matrix_coefft_fog_offset_g_read(HI_VOID) {$/;"	f
hi_isp_matrix_coefft_fog_offset_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_matrix_coefft_fog_offset_g_write(HI_U16 data) {$/;"	f
hi_isp_matrix_coefft_fog_offset_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_matrix_coefft_fog_offset_r_read(HI_VOID) {$/;"	f
hi_isp_matrix_coefft_fog_offset_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_matrix_coefft_fog_offset_r_write(HI_U16 data) {$/;"	f
hi_isp_matrix_coefft_g_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_matrix_coefft_g_b_read(HI_VOID) {$/;"	f
hi_isp_matrix_coefft_g_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_matrix_coefft_g_b_write(HI_U16 data) {$/;"	f
hi_isp_matrix_coefft_g_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_matrix_coefft_g_g_read(HI_VOID) {$/;"	f
hi_isp_matrix_coefft_g_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_matrix_coefft_g_g_write(HI_U16 data) {$/;"	f
hi_isp_matrix_coefft_g_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_matrix_coefft_g_r_read(HI_VOID) {$/;"	f
hi_isp_matrix_coefft_g_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_matrix_coefft_g_r_write(HI_U16 data) {$/;"	f
hi_isp_matrix_coefft_r_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_matrix_coefft_r_b_read(HI_VOID) {$/;"	f
hi_isp_matrix_coefft_r_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_matrix_coefft_r_b_write(HI_U16 data) {$/;"	f
hi_isp_matrix_coefft_r_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_matrix_coefft_r_g_read(HI_VOID) {$/;"	f
hi_isp_matrix_coefft_r_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_matrix_coefft_r_g_write(HI_U16 data) {$/;"	f
hi_isp_matrix_coefft_r_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_matrix_coefft_r_r_read(HI_VOID) {$/;"	f
hi_isp_matrix_coefft_r_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_matrix_coefft_r_r_write(HI_U16 data) {$/;"	f
hi_isp_matrix_coefft_wb_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_matrix_coefft_wb_b_read(HI_VOID) {$/;"	f
hi_isp_matrix_coefft_wb_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_matrix_coefft_wb_b_write(HI_U16 data) {$/;"	f
hi_isp_matrix_coefft_wb_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_matrix_coefft_wb_g_read(HI_VOID) {$/;"	f
hi_isp_matrix_coefft_wb_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_matrix_coefft_wb_g_write(HI_U16 data) {$/;"	f
hi_isp_matrix_coefft_wb_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_matrix_coefft_wb_r_read(HI_VOID) {$/;"	f
hi_isp_matrix_coefft_wb_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_matrix_coefft_wb_r_write(HI_U16 data) {$/;"	f
hi_isp_matrix_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_matrix_enable_read(HI_VOID) {$/;"	f
hi_isp_matrix_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_matrix_enable_write(HI_U8 data) {$/;"	f
hi_isp_metering_ae_sum_nodes_used_horiz_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_ae_sum_nodes_used_horiz_read(HI_VOID) {$/;"	f
hi_isp_metering_ae_sum_nodes_used_horiz_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_ae_sum_nodes_used_horiz_write(HI_U8 data) {$/;"	f
hi_isp_metering_ae_sum_nodes_used_vert_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_ae_sum_nodes_used_vert_read(HI_VOID) {$/;"	f
hi_isp_metering_ae_sum_nodes_used_vert_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_ae_sum_nodes_used_vert_write(HI_U8 data) {$/;"	f
hi_isp_metering_aexp_nodes_used_horiz_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_aexp_nodes_used_horiz_read(HI_VOID) {$/;"	f
hi_isp_metering_aexp_nodes_used_horiz_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_aexp_nodes_used_horiz_write(HI_U8 data) {$/;"	f
hi_isp_metering_aexp_nodes_used_vert_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_aexp_nodes_used_vert_read(HI_VOID) {$/;"	f
hi_isp_metering_aexp_nodes_used_vert_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_aexp_nodes_used_vert_write(HI_U8 data) {$/;"	f
hi_isp_metering_af_intensity_norm_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_af_intensity_norm_mode_read(HI_VOID) {$/;"	f
hi_isp_metering_af_intensity_norm_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_af_intensity_norm_mode_write(HI_U8 data) {$/;"	f
hi_isp_metering_af_intensity_read_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_af_intensity_read_read(HI_VOID) {$/;"	f
hi_isp_metering_af_intensity_zone_read_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_af_intensity_zone_read_read(HI_VOID) {$/;"	f
hi_isp_metering_af_metrics_alt_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_af_metrics_alt_read(HI_VOID) {$/;"	f
hi_isp_metering_af_metrics_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_af_metrics_read(HI_VOID) {$/;"	f
hi_isp_metering_af_metrics_shift_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_af_metrics_shift_read(HI_VOID) {$/;"	f
hi_isp_metering_af_metrics_shift_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_af_metrics_shift_write(HI_U8 data) {$/;"	f
hi_isp_metering_af_nodes_used_horiz_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_af_nodes_used_horiz_read(HI_VOID) {$/;"	f
hi_isp_metering_af_nodes_used_horiz_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_af_nodes_used_horiz_write(HI_U8 data) {$/;"	f
hi_isp_metering_af_nodes_used_vert_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_af_nodes_used_vert_read(HI_VOID) {$/;"	f
hi_isp_metering_af_nodes_used_vert_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_af_nodes_used_vert_write(HI_U8 data) {$/;"	f
hi_isp_metering_af_np_offset_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_af_np_offset_read(HI_VOID) {$/;"	f
hi_isp_metering_af_np_offset_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_af_np_offset_write(HI_U8 data) {$/;"	f
hi_isp_metering_af_threshold_alt_write_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_af_threshold_alt_write_read(HI_VOID) {$/;"	f
hi_isp_metering_af_threshold_alt_write_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_af_threshold_alt_write_write(HI_U16 data) {$/;"	f
hi_isp_metering_af_threshold_read_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_af_threshold_read_read(HI_VOID) {$/;"	f
hi_isp_metering_af_threshold_write_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_af_threshold_write_read(HI_VOID) {$/;"	f
hi_isp_metering_af_threshold_write_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_af_threshold_write_write(HI_U16 data) {$/;"	f
hi_isp_metering_avg_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_avg_b_read(HI_VOID) {$/;"	f
hi_isp_metering_avg_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_avg_g_read(HI_VOID) {$/;"	f
hi_isp_metering_avg_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_avg_r_read(HI_VOID) {$/;"	f
hi_isp_metering_awb_bg_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_awb_bg_read(HI_VOID) {$/;"	f
hi_isp_metering_awb_nodes_used_horiz_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_awb_nodes_used_horiz_read(HI_VOID) {$/;"	f
hi_isp_metering_awb_nodes_used_horiz_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_awb_nodes_used_horiz_write(HI_U8 data) {$/;"	f
hi_isp_metering_awb_nodes_used_vert_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_awb_nodes_used_vert_read(HI_VOID) {$/;"	f
hi_isp_metering_awb_nodes_used_vert_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_awb_nodes_used_vert_write(HI_U8 data) {$/;"	f
hi_isp_metering_awb_rg_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_awb_rg_read(HI_VOID) {$/;"	f
hi_isp_metering_awb_stats_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_awb_stats_mode_read(HI_VOID) {$/;"	f
hi_isp_metering_awb_stats_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_awb_stats_mode_write(HI_U8 data) {$/;"	f
hi_isp_metering_awb_sum_nodes_used_horiz_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_awb_sum_nodes_used_horiz_read(HI_VOID) {$/;"	f
hi_isp_metering_awb_sum_nodes_used_horiz_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_awb_sum_nodes_used_horiz_write(HI_U8 data) {$/;"	f
hi_isp_metering_awb_sum_nodes_used_vert_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_awb_sum_nodes_used_vert_read(HI_VOID) {$/;"	f
hi_isp_metering_awb_sum_nodes_used_vert_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_awb_sum_nodes_used_vert_write(HI_U8 data) {$/;"	f
hi_isp_metering_awb_sum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_metering_awb_sum_read(HI_VOID) {$/;"	f
hi_isp_metering_black_level_awb_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_black_level_awb_read(HI_VOID) {$/;"	f
hi_isp_metering_black_level_awb_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_black_level_awb_write(HI_U16 data) {$/;"	f
hi_isp_metering_cb_ref_high_awb_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_cb_ref_high_awb_read(HI_VOID) {$/;"	f
hi_isp_metering_cb_ref_high_awb_sum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_cb_ref_high_awb_sum_read(HI_VOID) {$/;"	f
hi_isp_metering_cb_ref_high_awb_sum_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_cb_ref_high_awb_sum_write(HI_U16 data) {$/;"	f
hi_isp_metering_cb_ref_high_awb_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_cb_ref_high_awb_write(HI_U16 data) {$/;"	f
hi_isp_metering_cb_ref_low_awb_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_cb_ref_low_awb_read(HI_VOID) {$/;"	f
hi_isp_metering_cb_ref_low_awb_sum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_cb_ref_low_awb_sum_read(HI_VOID) {$/;"	f
hi_isp_metering_cb_ref_low_awb_sum_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_cb_ref_low_awb_sum_write(HI_U16 data) {$/;"	f
hi_isp_metering_cb_ref_low_awb_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_cb_ref_low_awb_write(HI_U16 data) {$/;"	f
hi_isp_metering_cb_ref_max_awb_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_cb_ref_max_awb_read(HI_VOID) {$/;"	f
hi_isp_metering_cb_ref_max_awb_sum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_cb_ref_max_awb_sum_read(HI_VOID) {$/;"	f
hi_isp_metering_cb_ref_max_awb_sum_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_cb_ref_max_awb_sum_write(HI_U16 data) {$/;"	f
hi_isp_metering_cb_ref_max_awb_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_cb_ref_max_awb_write(HI_U16 data) {$/;"	f
hi_isp_metering_cb_ref_min_awb_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_cb_ref_min_awb_read(HI_VOID) {$/;"	f
hi_isp_metering_cb_ref_min_awb_sum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_cb_ref_min_awb_sum_read(HI_VOID) {$/;"	f
hi_isp_metering_cb_ref_min_awb_sum_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_cb_ref_min_awb_sum_write(HI_U16 data) {$/;"	f
hi_isp_metering_cb_ref_min_awb_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_cb_ref_min_awb_write(HI_U16 data) {$/;"	f
hi_isp_metering_count_all_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_count_all_read(HI_VOID) {$/;"	f
hi_isp_metering_count_max_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_count_max_read(HI_VOID) {$/;"	f
hi_isp_metering_count_min_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_count_min_read(HI_VOID) {$/;"	f
hi_isp_metering_counted_pixels_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_metering_counted_pixels_read(HI_VOID) {$/;"	f
hi_isp_metering_cr_ref_high_awb_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_cr_ref_high_awb_read(HI_VOID) {$/;"	f
hi_isp_metering_cr_ref_high_awb_sum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_cr_ref_high_awb_sum_read(HI_VOID) {$/;"	f
hi_isp_metering_cr_ref_high_awb_sum_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_cr_ref_high_awb_sum_write(HI_U16 data) {$/;"	f
hi_isp_metering_cr_ref_high_awb_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_cr_ref_high_awb_write(HI_U16 data) {$/;"	f
hi_isp_metering_cr_ref_low_awb_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_cr_ref_low_awb_read(HI_VOID) {$/;"	f
hi_isp_metering_cr_ref_low_awb_sum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_cr_ref_low_awb_sum_read(HI_VOID) {$/;"	f
hi_isp_metering_cr_ref_low_awb_sum_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_cr_ref_low_awb_sum_write(HI_U16 data) {$/;"	f
hi_isp_metering_cr_ref_low_awb_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_cr_ref_low_awb_write(HI_U16 data) {$/;"	f
hi_isp_metering_cr_ref_max_awb_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_cr_ref_max_awb_read(HI_VOID) {$/;"	f
hi_isp_metering_cr_ref_max_awb_sum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_cr_ref_max_awb_sum_read(HI_VOID) {$/;"	f
hi_isp_metering_cr_ref_max_awb_sum_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_cr_ref_max_awb_sum_write(HI_U16 data) {$/;"	f
hi_isp_metering_cr_ref_max_awb_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_cr_ref_max_awb_write(HI_U16 data) {$/;"	f
hi_isp_metering_cr_ref_min_awb_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_cr_ref_min_awb_read(HI_VOID) {$/;"	f
hi_isp_metering_cr_ref_min_awb_sum_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_cr_ref_min_awb_sum_read(HI_VOID) {$/;"	f
hi_isp_metering_cr_ref_min_awb_sum_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_cr_ref_min_awb_sum_write(HI_U16 data) {$/;"	f
hi_isp_metering_cr_ref_min_awb_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_cr_ref_min_awb_write(HI_U16 data) {$/;"	f
hi_isp_metering_hist_0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_hist_0_read(HI_VOID) {$/;"	f
hi_isp_metering_hist_1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_hist_1_read(HI_VOID) {$/;"	f
hi_isp_metering_hist_3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_hist_3_read(HI_VOID) {$/;"	f
hi_isp_metering_hist_4_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_hist_4_read(HI_VOID) {$/;"	f
hi_isp_metering_hist_thresh_0_1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_hist_thresh_0_1_read(HI_VOID) {$/;"	f
hi_isp_metering_hist_thresh_0_1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_hist_thresh_0_1_write(HI_U8 data) {$/;"	f
hi_isp_metering_hist_thresh_1_2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_hist_thresh_1_2_read(HI_VOID) {$/;"	f
hi_isp_metering_hist_thresh_1_2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_hist_thresh_1_2_write(HI_U8 data) {$/;"	f
hi_isp_metering_hist_thresh_3_4_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_hist_thresh_3_4_read(HI_VOID) {$/;"	f
hi_isp_metering_hist_thresh_3_4_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_hist_thresh_3_4_write(HI_U8 data) {$/;"	f
hi_isp_metering_hist_thresh_4_5_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_hist_thresh_4_5_read(HI_VOID) {$/;"	f
hi_isp_metering_hist_thresh_4_5_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_hist_thresh_4_5_write(HI_U8 data) {$/;"	f
hi_isp_metering_max_clip_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_max_clip_read(HI_VOID) {$/;"	f
hi_isp_metering_max_clip_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_max_clip_write(HI_U8 data) {$/;"	f
hi_isp_metering_max_threshold_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_max_threshold_read(HI_VOID) {$/;"	f
hi_isp_metering_max_threshold_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_max_threshold_write(HI_U16 data) {$/;"	f
hi_isp_metering_min_clip_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_min_clip_read(HI_VOID) {$/;"	f
hi_isp_metering_min_clip_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_min_clip_write(HI_U8 data) {$/;"	f
hi_isp_metering_min_threshold_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_min_threshold_read(HI_VOID) {$/;"	f
hi_isp_metering_min_threshold_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_min_threshold_write(HI_U16 data) {$/;"	f
hi_isp_metering_offset_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_offset_x_read(HI_VOID) {$/;"	f
hi_isp_metering_offset_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_offset_x_write(HI_U8 data) {$/;"	f
hi_isp_metering_offset_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_offset_y_read(HI_VOID) {$/;"	f
hi_isp_metering_offset_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_offset_y_write(HI_U8 data) {$/;"	f
hi_isp_metering_scale_bottom_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_scale_bottom_read(HI_VOID) {$/;"	f
hi_isp_metering_scale_bottom_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_scale_bottom_write(HI_U8 data) {$/;"	f
hi_isp_metering_scale_top_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_scale_top_read(HI_VOID) {$/;"	f
hi_isp_metering_scale_top_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_scale_top_write(HI_U8 data) {$/;"	f
hi_isp_metering_skip_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_skip_x_read(HI_VOID) {$/;"	f
hi_isp_metering_skip_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_skip_x_write(HI_U8 data) {$/;"	f
hi_isp_metering_skip_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_metering_skip_y_read(HI_VOID) {$/;"	f
hi_isp_metering_skip_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_skip_y_write(HI_U8 data) {$/;"	f
hi_isp_metering_sum_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_sum_b_read(HI_VOID) {$/;"	f
hi_isp_metering_sum_bg_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_sum_bg_read(HI_VOID) {$/;"	f
hi_isp_metering_sum_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_sum_r_read(HI_VOID) {$/;"	f
hi_isp_metering_sum_rg_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_sum_rg_read(HI_VOID) {$/;"	f
hi_isp_metering_total_pixels_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_metering_total_pixels_read(HI_VOID) {$/;"	f
hi_isp_metering_white_level_awb_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_metering_white_level_awb_read(HI_VOID) {$/;"	f
hi_isp_metering_white_level_awb_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_metering_white_level_awb_write(HI_U16 data) {$/;"	f
hi_isp_midf_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_midf_en_read(HI_VOID) {$/;"	f
hi_isp_midf_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_midf_en_write(HI_U8 data) {$/;"	f
hi_isp_midfilter_auto_timing_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_midfilter_auto_timing_en_read(HI_VOID) {$/;"	f
hi_isp_midfilter_auto_timing_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_midfilter_auto_timing_en_write(HI_U8 data) {$/;"	f
hi_isp_midfilter_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_midfilter_height_read(HI_VOID) {$/;"	f
hi_isp_midfilter_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_midfilter_height_write(HI_U32 data) {$/;"	f
hi_isp_midfilter_timing_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_midfilter_timing_read(HI_VOID) {$/;"	f
hi_isp_midfilter_timing_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_midfilter_timing_write(HI_U16 data) {$/;"	f
hi_isp_midfilter_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_midfilter_width_read(HI_VOID) {$/;"	f
hi_isp_midfilter_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_midfilter_width_write(HI_U32 data) {$/;"	f
hi_isp_module_ae_sel_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_module_ae_sel_read(HI_VOID) {$/;"	f
hi_isp_module_ae_sel_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_module_ae_sel_write(HI_U8 data) {$/;"	f
hi_isp_module_af_sel_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_module_af_sel_read(HI_VOID) {$/;"	f
hi_isp_module_af_sel_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_module_af_sel_write(HI_U8 data) {$/;"	f
hi_isp_module_dcg_sel_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_module_dcg_sel_read(HI_VOID) {$/;"	f
hi_isp_module_dcg_sel_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_module_dcg_sel_write(HI_U8 data) {$/;"	f
hi_isp_noise_profile_exp_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_noise_profile_exp_thresh_read(HI_VOID) {$/;"	f
hi_isp_noise_profile_exp_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_noise_profile_exp_thresh_write(HI_U16 data) {$/;"	f
hi_isp_noise_profile_long_ratio_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_noise_profile_long_ratio_read(HI_VOID) {$/;"	f
hi_isp_noise_profile_long_ratio_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_noise_profile_long_ratio_write(HI_U8 data) {$/;"	f
hi_isp_noise_profile_np_off_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_noise_profile_np_off_read(HI_VOID) {$/;"	f
hi_isp_noise_profile_np_off_reflect_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_noise_profile_np_off_reflect_read(HI_VOID) {$/;"	f
hi_isp_noise_profile_np_off_reflect_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_noise_profile_np_off_reflect_write(HI_U8 data) {$/;"	f
hi_isp_noise_profile_np_off_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_noise_profile_np_off_write(HI_U8 data) {$/;"	f
hi_isp_noise_profile_raw_frontend_exp_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_noise_profile_raw_frontend_exp_thresh_read(HI_VOID) {$/;"	f
hi_isp_noise_profile_raw_frontend_exp_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_noise_profile_raw_frontend_exp_thresh_write(HI_U16 data) {$/;"	f
hi_isp_noise_profile_raw_frontend_long_ratio_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_noise_profile_raw_frontend_long_ratio_read(HI_VOID) {$/;"	f
hi_isp_noise_profile_raw_frontend_long_ratio_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_noise_profile_raw_frontend_long_ratio_write(HI_U8 data) {$/;"	f
hi_isp_noise_profile_raw_frontend_np_off_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_noise_profile_raw_frontend_np_off_read(HI_VOID) {$/;"	f
hi_isp_noise_profile_raw_frontend_np_off_reflect_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_noise_profile_raw_frontend_np_off_reflect_read(HI_VOID) {$/;"	f
hi_isp_noise_profile_raw_frontend_np_off_reflect_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_noise_profile_raw_frontend_np_off_reflect_write(HI_U8 data) {$/;"	f
hi_isp_noise_profile_raw_frontend_np_off_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_noise_profile_raw_frontend_np_off_write(HI_U8 data) {$/;"	f
hi_isp_noise_profile_raw_frontend_short_ratio_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_noise_profile_raw_frontend_short_ratio_read(HI_VOID) {$/;"	f
hi_isp_noise_profile_raw_frontend_short_ratio_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_noise_profile_raw_frontend_short_ratio_write(HI_U8 data) {$/;"	f
hi_isp_noise_profile_raw_frontend_weight_lut_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_noise_profile_raw_frontend_weight_lut_read(HI_U32 index) {$/;"	f
hi_isp_noise_profile_raw_frontend_weight_lut_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_noise_profile_raw_frontend_weight_lut_write(HI_U32 index, HI_U8 data) {$/;"	f
hi_isp_noise_profile_short_ratio_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_noise_profile_short_ratio_read(HI_VOID) {$/;"	f
hi_isp_noise_profile_short_ratio_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_noise_profile_short_ratio_write(HI_U8 data) {$/;"	f
hi_isp_noise_profile_weight_lut_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_noise_profile_weight_lut_read(HI_U32 index) {$/;"	f
hi_isp_noise_profile_weight_lut_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_noise_profile_weight_lut_write(HI_U32 index, HI_U8 data) {$/;"	f
hi_isp_nr_config_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_config_read(HI_VOID) {$/;"	f
hi_isp_nr_config_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_config_write(HI_U8 data) {$/;"	f
hi_isp_nr_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_nr_en_read(HI_VOID) {$/;"	f
hi_isp_nr_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_nr_en_write(HI_U8 data) {$/;"	f
hi_isp_nr_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_enable_read(HI_VOID) {$/;"	f
hi_isp_nr_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_enable_write(HI_U8 data) {$/;"	f
hi_isp_nr_filter_select_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_filter_select_read(HI_VOID) {$/;"	f
hi_isp_nr_filter_select_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_filter_select_write(HI_U8 data) {$/;"	f
hi_isp_nr_int_config_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_int_config_read(HI_VOID) {$/;"	f
hi_isp_nr_int_config_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_int_config_write(HI_U8 data) {$/;"	f
hi_isp_nr_int_select_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_int_select_read(HI_VOID) {$/;"	f
hi_isp_nr_int_select_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_int_select_write(HI_U8 data) {$/;"	f
hi_isp_nr_rm_center_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_nr_rm_center_x_read(HI_VOID) {$/;"	f
hi_isp_nr_rm_center_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_rm_center_x_write(HI_U16 data) {$/;"	f
hi_isp_nr_rm_center_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_nr_rm_center_y_read(HI_VOID) {$/;"	f
hi_isp_nr_rm_center_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_rm_center_y_write(HI_U16 data) {$/;"	f
hi_isp_nr_rm_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_rm_enable_read(HI_VOID) {$/;"	f
hi_isp_nr_rm_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_rm_enable_write(HI_U8 data) {$/;"	f
hi_isp_nr_rm_off_center_mult_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_nr_rm_off_center_mult_read(HI_VOID) {$/;"	f
hi_isp_nr_rm_off_center_mult_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_rm_off_center_mult_write(HI_U16 data) {$/;"	f
hi_isp_nr_rm_shading_lut_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_rm_shading_lut_read(HI_U32 index) {$/;"	f
hi_isp_nr_rm_shading_lut_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_rm_shading_lut_write(HI_U32 index, HI_U8 data) {$/;"	f
hi_isp_nr_scale_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_scale_mode_read(HI_VOID) {$/;"	f
hi_isp_nr_scale_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_scale_mode_write(HI_U8 data) {$/;"	f
hi_isp_nr_strength_0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_strength_0_read(HI_VOID) {$/;"	f
hi_isp_nr_strength_0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_strength_0_write(HI_U8 data) {$/;"	f
hi_isp_nr_strength_1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_strength_1_read(HI_VOID) {$/;"	f
hi_isp_nr_strength_1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_strength_1_write(HI_U8 data) {$/;"	f
hi_isp_nr_strength_2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_strength_2_read(HI_VOID) {$/;"	f
hi_isp_nr_strength_2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_strength_2_write(HI_U8 data) {$/;"	f
hi_isp_nr_strength_4_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_strength_4_read(HI_VOID) {$/;"	f
hi_isp_nr_strength_4_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_strength_4_write(HI_U8 data) {$/;"	f
hi_isp_nr_thresh_0h_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_thresh_0h_read(HI_VOID) {$/;"	f
hi_isp_nr_thresh_0h_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_thresh_0h_write(HI_U8 data) {$/;"	f
hi_isp_nr_thresh_0v_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_thresh_0v_read(HI_VOID) {$/;"	f
hi_isp_nr_thresh_0v_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_thresh_0v_write(HI_U8 data) {$/;"	f
hi_isp_nr_thresh_1h_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_thresh_1h_read(HI_VOID) {$/;"	f
hi_isp_nr_thresh_1h_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_thresh_1h_write(HI_U8 data) {$/;"	f
hi_isp_nr_thresh_1v_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_thresh_1v_read(HI_VOID) {$/;"	f
hi_isp_nr_thresh_1v_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_thresh_1v_write(HI_U8 data) {$/;"	f
hi_isp_nr_thresh_2h_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_thresh_2h_read(HI_VOID) {$/;"	f
hi_isp_nr_thresh_2h_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_thresh_2h_write(HI_U8 data) {$/;"	f
hi_isp_nr_thresh_2v_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_thresh_2v_read(HI_VOID) {$/;"	f
hi_isp_nr_thresh_2v_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_thresh_2v_write(HI_U8 data) {$/;"	f
hi_isp_nr_thresh_4h_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_thresh_4h_read(HI_VOID) {$/;"	f
hi_isp_nr_thresh_4h_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_thresh_4h_write(HI_U8 data) {$/;"	f
hi_isp_nr_thresh_4v_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_thresh_4v_read(HI_VOID) {$/;"	f
hi_isp_nr_thresh_4v_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_thresh_4v_write(HI_U8 data) {$/;"	f
hi_isp_nr_thresh_long_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_thresh_long_read(HI_VOID) {$/;"	f
hi_isp_nr_thresh_long_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_thresh_long_write(HI_U8 data) {$/;"	f
hi_isp_nr_thresh_short_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_thresh_short_read(HI_VOID) {$/;"	f
hi_isp_nr_thresh_short_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_thresh_short_write(HI_U8 data) {$/;"	f
hi_isp_nr_view_filter_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_nr_view_filter_read(HI_VOID) {$/;"	f
hi_isp_nr_view_filter_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_nr_view_filter_write(HI_U8 data) {$/;"	f
hi_isp_offset_black_00_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_offset_black_00_read(HI_VOID) {$/;"	f
hi_isp_offset_black_00_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_offset_black_00_write(HI_U16 data) {$/;"	f
hi_isp_offset_black_01_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_offset_black_01_read(HI_VOID) {$/;"	f
hi_isp_offset_black_01_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_offset_black_01_write(HI_U16 data) {$/;"	f
hi_isp_offset_black_10_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_offset_black_10_read(HI_VOID) {$/;"	f
hi_isp_offset_black_10_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_offset_black_10_write(HI_U16 data) {$/;"	f
hi_isp_offset_black_11_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_offset_black_11_read(HI_VOID) {$/;"	f
hi_isp_offset_black_11_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_offset_black_11_write(HI_U16 data) {$/;"	f
hi_isp_over_amt_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_over_amt_read(HI_VOID) {$/;"	f
hi_isp_over_amt_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_over_amt_write(HI_U8 data) {$/;"	f
hi_isp_pix_format_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_pix_format_read(HI_VOID) {$/;"	f
hi_isp_pix_format_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_pix_format_write(HI_U8 data) {$/;"	f
hi_isp_radial_shading_centerb_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_radial_shading_centerb_x_read(HI_VOID) {$/;"	f
hi_isp_radial_shading_centerb_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_radial_shading_centerb_x_write(HI_U16 data) {$/;"	f
hi_isp_radial_shading_centerb_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_radial_shading_centerb_y_read(HI_VOID) {$/;"	f
hi_isp_radial_shading_centerb_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_radial_shading_centerb_y_write(HI_U16 data) {$/;"	f
hi_isp_radial_shading_centerg_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_radial_shading_centerg_x_read(HI_VOID) {$/;"	f
hi_isp_radial_shading_centerg_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_radial_shading_centerg_x_write(HI_U16 data) {$/;"	f
hi_isp_radial_shading_centerg_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_radial_shading_centerg_y_read(HI_VOID) {$/;"	f
hi_isp_radial_shading_centerg_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_radial_shading_centerg_y_write(HI_U16 data) {$/;"	f
hi_isp_radial_shading_centerr_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_radial_shading_centerr_x_read(HI_VOID) {$/;"	f
hi_isp_radial_shading_centerr_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_radial_shading_centerr_x_write(HI_U16 data) {$/;"	f
hi_isp_radial_shading_centerr_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_radial_shading_centerr_y_read(HI_VOID) {$/;"	f
hi_isp_radial_shading_centerr_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_radial_shading_centerr_y_write(HI_U16 data) {$/;"	f
hi_isp_radial_shading_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_radial_shading_enable_read(HI_VOID) {$/;"	f
hi_isp_radial_shading_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_radial_shading_enable_write(HI_U8 data) {$/;"	f
hi_isp_radial_shading_mcu_priority_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_radial_shading_mcu_priority_read(HI_VOID) {$/;"	f
hi_isp_radial_shading_mcu_priority_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_radial_shading_mcu_priority_write(HI_U8 data) {$/;"	f
hi_isp_radial_shading_mcu_ready_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_radial_shading_mcu_ready_read(HI_VOID) {$/;"	f
hi_isp_radial_shading_off_center_multb_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_radial_shading_off_center_multb_read(HI_VOID) {$/;"	f
hi_isp_radial_shading_off_center_multb_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_radial_shading_off_center_multb_write(HI_U16 data) {$/;"	f
hi_isp_radial_shading_off_center_multg_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_radial_shading_off_center_multg_read(HI_VOID) {$/;"	f
hi_isp_radial_shading_off_center_multg_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_radial_shading_off_center_multg_write(HI_U16 data) {$/;"	f
hi_isp_radial_shading_off_center_multr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_radial_shading_off_center_multr_read(HI_VOID) {$/;"	f
hi_isp_radial_shading_off_center_multr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_radial_shading_off_center_multr_write(HI_U16 data) {$/;"	f
hi_isp_raw_frontend_hp_blend_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_raw_frontend_hp_blend_read(HI_VOID) {$/;"	f
hi_isp_raw_frontend_hp_blend_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_raw_frontend_hp_blend_write(HI_U8 data) {$/;"	f
hi_isp_raw_frontend_hpdev_threshold_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_raw_frontend_hpdev_threshold_read(HI_VOID) {$/;"	f
hi_isp_raw_frontend_hpdev_threshold_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_raw_frontend_hpdev_threshold_write(HI_U16 data) {$/;"	f
hi_isp_raw_frontend_line_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_raw_frontend_line_thresh_read(HI_VOID) {$/;"	f
hi_isp_raw_frontend_line_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_raw_frontend_line_thresh_write(HI_U16 data) {$/;"	f
hi_isp_raw_frontend_sigma_in_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_raw_frontend_sigma_in_read(HI_VOID) {$/;"	f
hi_isp_raw_frontend_sigma_in_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_raw_frontend_sigma_in_write(HI_U16 data) {$/;"	f
hi_isp_raw_frontend_thresh_long_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_raw_frontend_thresh_long_read(HI_VOID) {$/;"	f
hi_isp_raw_frontend_thresh_long_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_raw_frontend_thresh_long_write(HI_U8 data) {$/;"	f
hi_isp_raw_frontend_thresh_short_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_raw_frontend_thresh_short_read(HI_VOID) {$/;"	f
hi_isp_raw_frontend_thresh_short_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_raw_frontend_thresh_short_write(HI_U8 data) {$/;"	f
hi_isp_rgbir_auto_gain_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_auto_gain_en_read(HI_VOID) {$/;"	f
hi_isp_rgbir_auto_gain_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_auto_gain_en_write(HI_U8 data){$/;"	f
hi_isp_rgbir_black_level_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_black_level_read(HI_VOID) {$/;"	f
hi_isp_rgbir_black_level_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_black_level_write(HI_U16 data){$/;"	f
hi_isp_rgbir_blc_off_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_blc_off_en_read(HI_VOID) {$/;"	f
hi_isp_rgbir_blc_off_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_blc_off_en_write(HI_U8 data){$/;"	f
hi_isp_rgbir_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_en_read(HI_VOID) {$/;"	f
hi_isp_rgbir_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_en_write(HI_U8 data){$/;"	f
hi_isp_rgbir_exp_cnt_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_exp_cnt_read(HI_VOID) {$/;"	f
hi_isp_rgbir_exp_value_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_exp_value_read(HI_VOID) {$/;"	f
hi_isp_rgbir_exp_value_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_exp_value_write(HI_U16 data){$/;"	f
hi_isp_rgbir_filter_coef00_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_filter_coef00_read(HI_VOID) {$/;"	f
hi_isp_rgbir_filter_coef00_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_filter_coef00_write(HI_U8 data){$/;"	f
hi_isp_rgbir_filter_coef01_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_filter_coef01_read(HI_VOID) {$/;"	f
hi_isp_rgbir_filter_coef01_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_filter_coef01_write(HI_U8 data){$/;"	f
hi_isp_rgbir_filter_coef02_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_filter_coef02_read(HI_VOID) {$/;"	f
hi_isp_rgbir_filter_coef02_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_filter_coef02_write(HI_U8 data){$/;"	f
hi_isp_rgbir_filter_coef10_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_filter_coef10_read(HI_VOID) {$/;"	f
hi_isp_rgbir_filter_coef10_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_filter_coef10_write(HI_U8 data){$/;"	f
hi_isp_rgbir_filter_coef11_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_filter_coef11_read(HI_VOID) {$/;"	f
hi_isp_rgbir_filter_coef11_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_filter_coef11_write(HI_U8 data){$/;"	f
hi_isp_rgbir_filter_coef12_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_filter_coef12_read(HI_VOID) {$/;"	f
hi_isp_rgbir_filter_coef12_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_filter_coef12_write(HI_U8 data){$/;"	f
hi_isp_rgbir_filter_coef20_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_filter_coef20_read(HI_VOID) {$/;"	f
hi_isp_rgbir_filter_coef20_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_filter_coef20_write(HI_U8 data){$/;"	f
hi_isp_rgbir_filter_coef21_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_filter_coef21_read(HI_VOID) {$/;"	f
hi_isp_rgbir_filter_coef21_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_filter_coef21_write(HI_U8 data){$/;"	f
hi_isp_rgbir_filter_coef22_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_filter_coef22_read(HI_VOID) {$/;"	f
hi_isp_rgbir_filter_coef22_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_filter_coef22_write(HI_U8 data){$/;"	f
hi_isp_rgbir_g_min_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_g_min_read(HI_VOID) {$/;"	f
hi_isp_rgbir_g_min_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_g_min_write(HI_U16 data){$/;"	f
hi_isp_rgbir_gain_use_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_gain_use_read(HI_VOID) {$/;"	f
hi_isp_rgbir_ir_filter_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_ir_filter_en_read(HI_VOID) {$/;"	f
hi_isp_rgbir_ir_filter_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_ir_filter_en_write(HI_U8 data){$/;"	f
hi_isp_rgbir_ir_out_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_ir_out_en_read(HI_VOID) {$/;"	f
hi_isp_rgbir_ir_out_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_ir_out_en_write(HI_U8 data){$/;"	f
hi_isp_rgbir_ir_position_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_ir_position_read(HI_VOID) {$/;"	f
hi_isp_rgbir_ir_position_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_ir_position_write(HI_U8 data){$/;"	f
hi_isp_rgbir_manul_gain_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_manul_gain_en_read(HI_VOID) {$/;"	f
hi_isp_rgbir_manul_gain_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_manul_gain_en_write(HI_U8 data){$/;"	f
hi_isp_rgbir_manul_gain_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_manul_gain_read(HI_VOID) {$/;"	f
hi_isp_rgbir_manul_gain_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_manul_gain_write(HI_U16 data){$/;"	f
hi_isp_rgbir_rb_max_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_rb_max_read(HI_VOID) {$/;"	f
hi_isp_rgbir_rb_max_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_rb_max_write(HI_U16 data){$/;"	f
hi_isp_rgbir_removel_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_removel_en_read(HI_VOID) {$/;"	f
hi_isp_rgbir_removel_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_removel_en_write(HI_U8 data){$/;"	f
hi_isp_rgbir_scale_b_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_scale_b_b_read(HI_VOID) {$/;"	f
hi_isp_rgbir_scale_b_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_scale_b_b_write(HI_U16 data){$/;"	f
hi_isp_rgbir_scale_b_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_scale_b_g_read(HI_VOID) {$/;"	f
hi_isp_rgbir_scale_b_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_scale_b_g_write(HI_U16 data){$/;"	f
hi_isp_rgbir_scale_b_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_scale_b_r_read(HI_VOID) {$/;"	f
hi_isp_rgbir_scale_b_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_scale_b_r_write(HI_U16 data){$/;"	f
hi_isp_rgbir_scale_c_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_scale_c_b_read(HI_VOID) {$/;"	f
hi_isp_rgbir_scale_c_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_scale_c_b_write(HI_U16 data){$/;"	f
hi_isp_rgbir_scale_c_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_scale_c_g_read(HI_VOID) {$/;"	f
hi_isp_rgbir_scale_c_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_scale_c_g_write(HI_U16 data){$/;"	f
hi_isp_rgbir_scale_c_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_scale_c_r_read(HI_VOID) {$/;"	f
hi_isp_rgbir_scale_c_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_scale_c_r_write(HI_U16 data){$/;"	f
hi_isp_rgbir_scale_g_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_scale_g_b_read(HI_VOID) {$/;"	f
hi_isp_rgbir_scale_g_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_scale_g_b_write(HI_U16 data){$/;"	f
hi_isp_rgbir_scale_g_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_scale_g_g_read(HI_VOID) {$/;"	f
hi_isp_rgbir_scale_g_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_scale_g_g_write(HI_U16 data){$/;"	f
hi_isp_rgbir_scale_g_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_scale_g_r_read(HI_VOID) {$/;"	f
hi_isp_rgbir_scale_g_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_scale_g_r_write(HI_U16 data){$/;"	f
hi_isp_rgbir_scale_ir_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_scale_ir_b_read(HI_VOID) {$/;"	f
hi_isp_rgbir_scale_ir_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_scale_ir_b_write(HI_U16 data){$/;"	f
hi_isp_rgbir_scale_ir_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_scale_ir_g_read(HI_VOID) {$/;"	f
hi_isp_rgbir_scale_ir_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_scale_ir_g_write(HI_U16 data){$/;"	f
hi_isp_rgbir_scale_ir_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_scale_ir_r_read(HI_VOID) {$/;"	f
hi_isp_rgbir_scale_ir_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_scale_ir_r_write(HI_U16 data){$/;"	f
hi_isp_rgbir_scale_r_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_scale_r_b_read(HI_VOID) {$/;"	f
hi_isp_rgbir_scale_r_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_scale_r_b_write(HI_U16 data){$/;"	f
hi_isp_rgbir_scale_r_g_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_scale_r_g_read(HI_VOID) {$/;"	f
hi_isp_rgbir_scale_r_g_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_scale_r_g_write(HI_U16 data){$/;"	f
hi_isp_rgbir_scale_r_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_scale_r_r_read(HI_VOID) {$/;"	f
hi_isp_rgbir_scale_r_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_scale_r_r_write(HI_U16 data){$/;"	f
hi_isp_rgbir_thre1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_thre1_read(HI_VOID) {$/;"	f
hi_isp_rgbir_thre1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_thre1_write(HI_U8 data){$/;"	f
hi_isp_rgbir_thre2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_rgbir_thre2_read(HI_VOID) {$/;"	f
hi_isp_rgbir_thre2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_rgbir_thre2_write(HI_U8 data){$/;"	f
hi_isp_sensor_offset_black_00_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_sensor_offset_black_00_read(HI_VOID) {$/;"	f
hi_isp_sensor_offset_black_00_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_sensor_offset_black_00_write(HI_U16 data) {$/;"	f
hi_isp_sensor_offset_black_01_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_sensor_offset_black_01_read(HI_VOID) {$/;"	f
hi_isp_sensor_offset_black_01_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_sensor_offset_black_01_write(HI_U16 data) {$/;"	f
hi_isp_sensor_offset_black_10_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_sensor_offset_black_10_read(HI_VOID) {$/;"	f
hi_isp_sensor_offset_black_10_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_sensor_offset_black_10_write(HI_U16 data) {$/;"	f
hi_isp_sensor_offset_black_11_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_sensor_offset_black_11_read(HI_VOID) {$/;"	f
hi_isp_sensor_offset_black_11_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_sensor_offset_black_11_write(HI_U16 data) {$/;"	f
hi_isp_sharp_amt_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_sharp_amt_read(HI_VOID) {$/;"	f
hi_isp_sharp_amt_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharp_amt_write(HI_U16 data) {$/;"	f
hi_isp_sharp_coef_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_sharp_coef_read(HI_VOID) {$/;"	f
hi_isp_sharp_coef_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharp_coef_write(HI_U16 data) {$/;"	f
hi_isp_sharp_thd1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_sharp_thd1_read(HI_VOID) {$/;"	f
hi_isp_sharp_thd1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharp_thd1_write(HI_U16 data) {$/;"	f
hi_isp_sharp_thd2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_sharp_thd2_read(HI_VOID) {$/;"	f
hi_isp_sharp_thd2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharp_thd2_write(HI_U16 data) {$/;"	f
hi_isp_sharpen_cfg_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_cfg_enable_read(HI_VOID) {$/;"	f
hi_isp_sharpen_cfg_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_cfg_enable_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_control_b_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_sharpen_control_b_read(HI_VOID) {$/;"	f
hi_isp_sharpen_control_b_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_sharpen_control_b_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_control_r_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_sharpen_control_r_read(HI_VOID) {$/;"	f
hi_isp_sharpen_control_r_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_sharpen_control_r_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_coring_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_sharpen_coring_read(HI_VOID) {$/;"	f
hi_isp_sharpen_coring_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_sharpen_coring_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_date_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_sharpen_date_read(HI_VOID) {$/;"	f
hi_isp_sharpen_date_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_date_write(HI_U16 data) {$/;"	f
hi_isp_sharpen_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_sharpen_enable_read(HI_VOID) {$/;"	f
hi_isp_sharpen_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_sharpen_enable_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_enpixsel_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_enpixsel_read(HI_VOID) {$/;"	f
hi_isp_sharpen_enpixsel_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_enpixsel_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_sharpen_height_read(HI_VOID) {$/;"	f
hi_isp_sharpen_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_height_write(HI_U16 data) {$/;"	f
hi_isp_sharpen_line_thd1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_line_thd1_read(HI_VOID) {$/;"	f
hi_isp_sharpen_line_thd1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_line_thd1_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_line_thd2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_line_thd2_read(HI_VOID) {$/;"	f
hi_isp_sharpen_line_thd2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_line_thd2_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_mid_tmp00_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_mid_tmp00_read(HI_VOID) {$/;"	f
hi_isp_sharpen_mid_tmp00_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_mid_tmp00_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_mid_tmp01_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_mid_tmp01_read(HI_VOID) {$/;"	f
hi_isp_sharpen_mid_tmp01_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_mid_tmp01_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_mid_tmp02_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_mid_tmp02_read(HI_VOID) {$/;"	f
hi_isp_sharpen_mid_tmp02_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_mid_tmp02_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_mid_tmp10_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_mid_tmp10_read(HI_VOID) {$/;"	f
hi_isp_sharpen_mid_tmp10_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_mid_tmp10_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_mid_tmp11_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_mid_tmp11_read(HI_VOID) {$/;"	f
hi_isp_sharpen_mid_tmp11_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_mid_tmp11_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_mid_tmp12_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_mid_tmp12_read(HI_VOID) {$/;"	f
hi_isp_sharpen_mid_tmp12_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_mid_tmp12_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_mid_tmp20_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_mid_tmp20_read(HI_VOID) {$/;"	f
hi_isp_sharpen_mid_tmp20_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_mid_tmp20_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_mid_tmp21_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_mid_tmp21_read(HI_VOID) {$/;"	f
hi_isp_sharpen_mid_tmp21_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_mid_tmp21_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_mid_tmp22_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_mid_tmp22_read(HI_VOID) {$/;"	f
hi_isp_sharpen_mid_tmp22_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_mid_tmp22_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_over_coef_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_sharpen_over_coef_read(HI_VOID) {$/;"	f
hi_isp_sharpen_over_coef_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_over_coef_write(HI_U16 data) {$/;"	f
hi_isp_sharpen_over_thd1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_over_thd1_read(HI_VOID) {$/;"	f
hi_isp_sharpen_over_thd1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_over_thd1_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_over_thd2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_over_thd2_read(HI_VOID) {$/;"	f
hi_isp_sharpen_over_thd2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_over_thd2_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_sharpen_strength_read(HI_VOID) {$/;"	f
hi_isp_sharpen_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_sharpen_strength_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_under_coef_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_sharpen_under_coef_read(HI_VOID) {$/;"	f
hi_isp_sharpen_under_coef_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_under_coef_write(HI_U16 data) {$/;"	f
hi_isp_sharpen_under_thd1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_under_thd1_read(HI_VOID) {$/;"	f
hi_isp_sharpen_under_thd1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_under_thd1_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_under_thd2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_under_thd2_read(HI_VOID) {$/;"	f
hi_isp_sharpen_under_thd2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_under_thd2_write(HI_U8 data) {$/;"	f
hi_isp_sharpen_version_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_sharpen_version_read(HI_VOID) {$/;"	f
hi_isp_sharpen_version_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_version_write(HI_U16 data) {$/;"	f
hi_isp_sharpen_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_sharpen_width_read(HI_VOID) {$/;"	f
hi_isp_sharpen_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_sharpen_width_write(HI_U16 data) {$/;"	f
hi_isp_six_det_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_six_det_en_read(HI_VOID) {$/;"	f
hi_isp_stat_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_stat_en_read(HI_VOID) {$/;"	f
hi_isp_stat_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_stat_en_write(HI_U32 data) {$/;"	f
hi_isp_stat_frm_baddr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U32 hi_isp_stat_frm_baddr_read(HI_VOID) {$/;"	f
hi_isp_stat_frm_baddr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_stat_frm_baddr_write(HI_U32 data) {$/;"	f
hi_isp_sync_task_register	component/isp/firmware/drv/isp_st.c	/^HI_S32 hi_isp_sync_task_register(ISP_DEV dev, ISP_SYNC_TASK_NODE_S *pstNewNode)$/;"	f
hi_isp_sync_task_unregister	component/isp/firmware/drv/isp_st.c	/^HI_S32 hi_isp_sync_task_unregister(ISP_DEV dev, ISP_SYNC_TASK_NODE_S *pstDelNode)$/;"	f
hi_isp_top_active_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_top_active_height_read(HI_VOID) {$/;"	f
hi_isp_top_active_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_active_height_write(HI_U16 data) {$/;"	f
hi_isp_top_active_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_top_active_width_read(HI_VOID) {$/;"	f
hi_isp_top_active_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_active_width_write(HI_U16 data) {$/;"	f
hi_isp_top_ae_switch_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_ae_switch_read(HI_VOID) {$/;"	f
hi_isp_top_ae_switch_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_ae_switch_write(HI_U8 data) {$/;"	f
hi_isp_top_aesum_switch_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_aesum_switch_read(HI_VOID) {$/;"	f
hi_isp_top_aesum_switch_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_aesum_switch_write(HI_U8 data) {$/;"	f
hi_isp_top_af_switch_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_af_switch_read(HI_VOID) {$/;"	f
hi_isp_top_af_switch_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_af_switch_write(HI_U8 data) {$/;"	f
hi_isp_top_awb_switch_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_awb_switch_read(HI_VOID) {$/;"	f
hi_isp_top_awb_switch_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_awb_switch_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_balance_fe_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_balance_fe_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_balance_fe_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_balance_fe_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_color_matrix_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_color_matrix_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_color_matrix_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_color_matrix_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_cs_conv_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_cs_conv_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_cs_conv_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_cs_conv_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_debuger_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_debuger_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_debuger_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_debuger_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_defect_pixel_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_defect_pixel_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_defect_pixel_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_defect_pixel_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_demosaic_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_demosaic_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_demosaic_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_demosaic_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_digital_gain_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_digital_gain_read(HI_VOID) {	$/;"	f
hi_isp_top_bypass_digital_gain_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_digital_gain_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_drc_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_drc_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_drc_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_drc_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_flag_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_isp_top_bypass_flag_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_flag_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_flag_write(HI_U32 data) {$/;"	f
hi_isp_top_bypass_frame_switch_buffer_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_frame_switch_buffer_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_frame_switch_buffer_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_frame_switch_buffer_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_frame_switch_wdr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_frame_switch_wdr_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_frame_switch_wdr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_frame_switch_wdr_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_gain_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_gain_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_gain_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_gain_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_gamma_fe_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_gamma_fe_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_gamma_fe_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_gamma_fe_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_gamma_rgb_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_gamma_rgb_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_gamma_rgb_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_gamma_rgb_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_green_equalize_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_green_equalize_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_green_equalize_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_green_equalize_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_nr_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_nr_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_nr_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_nr_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_radial_shading_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_radial_shading_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_radial_shading_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_radial_shading_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_sharpen_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_sharpen_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_sharpen_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_sharpen_write(HI_U8 data) {$/;"	f
hi_isp_top_bypass_video_test_gen_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_bypass_video_test_gen_read(HI_VOID) {$/;"	f
hi_isp_top_bypass_video_test_gen_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_bypass_video_test_gen_write(HI_U8 data) {$/;"	f
hi_isp_top_channel_switch_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_channel_switch_read(HI_VOID) {$/;"	f
hi_isp_top_channel_switch_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_channel_switch_write(HI_U8 data) {$/;"	f
hi_isp_top_config_buffer_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_config_buffer_mode_read(HI_VOID) {$/;"	f
hi_isp_top_config_buffer_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_config_buffer_mode_write(HI_U8 data) {$/;"	f
hi_isp_top_delay_line_extra_lines_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_delay_line_extra_lines_read(HI_VOID) {$/;"	f
hi_isp_top_delay_line_extra_lines_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_delay_line_extra_lines_write(HI_U8 data) {$/;"	f
hi_isp_top_delay_line_jitter_correction_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_top_delay_line_jitter_correction_read(HI_VOID) {$/;"	f
hi_isp_top_delay_line_jitter_correction_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_delay_line_jitter_correction_write(HI_U16 data) {$/;"	f
hi_isp_top_delay_line_memory_configuration_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_delay_line_memory_configuration_read(HI_VOID) {$/;"	f
hi_isp_top_delay_line_memory_configuration_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_delay_line_memory_configuration_write(HI_U8 data) {$/;"	f
hi_isp_top_delay_line_regen_hblank_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_top_delay_line_regen_hblank_read(HI_VOID) {$/;"	f
hi_isp_top_delay_line_regen_hblank_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_delay_line_regen_hblank_write(HI_U16 data) {$/;"	f
hi_isp_top_delay_line_transfer_select_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_delay_line_transfer_select_read(HI_VOID) {$/;"	f
hi_isp_top_delay_line_transfer_select_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_delay_line_transfer_select_write(HI_U8 data) {$/;"	f
hi_isp_top_dis_switch_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_dis_switch_read(HI_VOID) {$/;"	f
hi_isp_top_dis_switch_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_dis_switch_write(HI_U8 data) {$/;"	f
hi_isp_top_field_status_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_field_status_read(HI_VOID) {$/;"	f
hi_isp_top_gamma_fe_position_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_gamma_fe_position_read(HI_VOID) {$/;"	f
hi_isp_top_gamma_fe_position_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_gamma_fe_position_write(HI_U8 data) {$/;"	f
hi_isp_top_global_fsm_reset_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_global_fsm_reset_read(HI_VOID) {$/;"	f
hi_isp_top_global_fsm_reset_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_global_fsm_reset_write(HI_U8 data) {$/;"	f
hi_isp_top_histogram_switch_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_histogram_switch_read(HI_VOID) {$/;"	f
hi_isp_top_histogram_switch_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_histogram_switch_write(HI_U8 data) {$/;"	f
hi_isp_top_isp_full_bypass_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_isp_full_bypass_enable_read(HI_VOID) {$/;"	f
hi_isp_top_isp_full_bypass_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_isp_full_bypass_enable_write(HI_U8 data) {$/;"	f
hi_isp_top_isp_processing_bypass_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_isp_processing_bypass_mode_read(HI_VOID) {$/;"	f
hi_isp_top_isp_processing_bypass_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_isp_processing_bypass_mode_write(HI_U8 data) {$/;"	f
hi_isp_top_rggb_start_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_top_rggb_start_read(HI_VOID) {$/;"	f
hi_isp_top_rggb_start_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_top_rggb_start_write(HI_U8 data) {$/;"	f
hi_isp_under_amt_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_under_amt_read(HI_VOID) {$/;"	f
hi_isp_under_amt_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_under_amt_write(HI_U8 data) {$/;"	f
hi_isp_uv2c_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uv2c_en_read(HI_VOID) {$/;"	f
hi_isp_uv2c_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uv2c_en_write(HI_U8 data) {$/;"	f
hi_isp_uv2c_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uv2c_mode_read(HI_VOID) {$/;"	f
hi_isp_uv2c_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uv2c_mode_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_blendratio_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uvnr_blendratio_read(HI_VOID) {$/;"	f
hi_isp_uvnr_blendratio_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_blendratio_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_coring_limit_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uvnr_coring_limit_read(HI_VOID) {$/;"	f
hi_isp_uvnr_coring_limit_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_coring_limit_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_diffshift_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uvnr_diffshift_read(HI_VOID) {$/;"	f
hi_isp_uvnr_diffshift_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_diffshift_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_diffthres1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uvnr_diffthres1_read(HI_VOID) {$/;"	f
hi_isp_uvnr_diffthres1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_diffthres1_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_diffthres2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uvnr_diffthres2_read(HI_VOID) {$/;"	f
hi_isp_uvnr_diffthres2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_diffthres2_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_diffthres3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uvnr_diffthres3_read(HI_VOID) {$/;"	f
hi_isp_uvnr_diffthres3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_diffthres3_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_diffthres4_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uvnr_diffthres4_read(HI_VOID) {$/;"	f
hi_isp_uvnr_diffthres4_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_diffthres4_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_diffthres5_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uvnr_diffthres5_read(HI_VOID) {$/;"	f
hi_isp_uvnr_diffthres5_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_diffthres5_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_diffthres6_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uvnr_diffthres6_read(HI_VOID) {$/;"	f
hi_isp_uvnr_diffthres6_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_diffthres6_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_uvnr_height_read(HI_VOID) {$/;"	f
hi_isp_uvnr_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_height_write(HI_U32 data) {$/;"	f
hi_isp_uvnr_ratiolimit0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uvnr_ratiolimit0_read(HI_VOID) {$/;"	f
hi_isp_uvnr_ratiolimit0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_ratiolimit0_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_ratiolimit1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uvnr_ratiolimit1_read(HI_VOID) {$/;"	f
hi_isp_uvnr_ratiolimit1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_ratiolimit1_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_ratiolimit2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uvnr_ratiolimit2_read(HI_VOID) {$/;"	f
hi_isp_uvnr_ratiolimit2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_ratiolimit2_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_ratiolimit3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uvnr_ratiolimit3_read(HI_VOID) {$/;"	f
hi_isp_uvnr_ratiolimit3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_ratiolimit3_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_ratiolimit4_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uvnr_ratiolimit4_read(HI_VOID) {$/;"	f
hi_isp_uvnr_ratiolimit4_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_ratiolimit4_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_ratiolimit5_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uvnr_ratiolimit5_read(HI_VOID) {$/;"	f
hi_isp_uvnr_ratiolimit5_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_ratiolimit5_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_ratiolimit6_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uvnr_ratiolimit6_read(HI_VOID) {$/;"	f
hi_isp_uvnr_ratiolimit6_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_ratiolimit6_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_sel_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_uvnr_sel_read(HI_VOID) {$/;"	f
hi_isp_uvnr_sel_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_sel_write(HI_U8 data) {$/;"	f
hi_isp_uvnr_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_uvnr_width_read(HI_VOID) {$/;"	f
hi_isp_uvnr_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_uvnr_width_write(HI_U32 data) {$/;"	f
hi_isp_vcds_coef0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_vcds_coef0_read(HI_VOID) {$/;"	f
hi_isp_vcds_coef0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_vcds_coef0_write(HI_U8 data) {$/;"	f
hi_isp_vcds_coef1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_vcds_coef1_read(HI_VOID) {$/;"	f
hi_isp_vcds_coef1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_vcds_coef1_write(HI_U8 data) {$/;"	f
hi_isp_vcds_coef2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_vcds_coef2_read(HI_VOID) {$/;"	f
hi_isp_vcds_coef2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_vcds_coef2_write(HI_U8 data) {$/;"	f
hi_isp_vcds_coef3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_vcds_coef3_read(HI_VOID) {$/;"	f
hi_isp_vcds_coef3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_vcds_coef3_write(HI_U8 data) {$/;"	f
hi_isp_vcds_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_vcds_en_read(HI_VOID) {$/;"	f
hi_isp_vcds_en_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_vcds_en_write(HI_U8 data) {$/;"	f
hi_isp_vcds_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_vcds_mode_read(HI_VOID) {$/;"	f
hi_isp_vcds_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_vcds_mode_write(HI_U8 data) {$/;"	f
hi_isp_vcus_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_vcus_mode_read(HI_VOID) {$/;"	f
hi_isp_vcus_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_vcus_mode_write(HI_U8 data) {$/;"	f
hi_isp_video_test_gen_b_backgnd_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_video_test_gen_b_backgnd_read(HI_VOID) {$/;"	f
hi_isp_video_test_gen_b_backgnd_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_video_test_gen_b_backgnd_write(HI_U16 data) {$/;"	f
hi_isp_video_test_gen_b_foregnd_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_video_test_gen_b_foregnd_read(HI_VOID) {$/;"	f
hi_isp_video_test_gen_b_foregnd_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_video_test_gen_b_foregnd_write(HI_U16 data) {$/;"	f
hi_isp_video_test_gen_bayer_rgb_i_sel_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_video_test_gen_bayer_rgb_i_sel_read(HI_VOID) {$/;"	f
hi_isp_video_test_gen_bayer_rgb_i_sel_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_video_test_gen_bayer_rgb_i_sel_write(HI_U8 data) {$/;"	f
hi_isp_video_test_gen_bayer_rgb_o_sel_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_video_test_gen_bayer_rgb_o_sel_read(HI_VOID) {$/;"	f
hi_isp_video_test_gen_bayer_rgb_o_sel_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_video_test_gen_bayer_rgb_o_sel_write(HI_U8 data) {$/;"	f
hi_isp_video_test_gen_g_backgnd_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_video_test_gen_g_backgnd_read(HI_VOID) {$/;"	f
hi_isp_video_test_gen_g_backgnd_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_video_test_gen_g_backgnd_write(HI_U16 data) {$/;"	f
hi_isp_video_test_gen_g_foregnd_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_video_test_gen_g_foregnd_read(HI_VOID) {$/;"	f
hi_isp_video_test_gen_g_foregnd_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_video_test_gen_g_foregnd_write(HI_U16 data) {$/;"	f
hi_isp_video_test_gen_pattern_type_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_video_test_gen_pattern_type_read(HI_VOID) {$/;"	f
hi_isp_video_test_gen_pattern_type_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_video_test_gen_pattern_type_write(HI_U8 data) {$/;"	f
hi_isp_video_test_gen_r_backgnd_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_video_test_gen_r_backgnd_read(HI_VOID) {$/;"	f
hi_isp_video_test_gen_r_backgnd_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_video_test_gen_r_backgnd_write(HI_U16 data) {$/;"	f
hi_isp_video_test_gen_r_foregnd_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_video_test_gen_r_foregnd_read(HI_VOID) {$/;"	f
hi_isp_video_test_gen_r_foregnd_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_video_test_gen_r_foregnd_write(HI_U16 data) {$/;"	f
hi_isp_video_test_gen_rect_bot_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_video_test_gen_rect_bot_read(HI_VOID) {$/;"	f
hi_isp_video_test_gen_rect_bot_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_video_test_gen_rect_bot_write(HI_U16 data) {$/;"	f
hi_isp_video_test_gen_rect_left_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_video_test_gen_rect_left_read(HI_VOID) {$/;"	f
hi_isp_video_test_gen_rect_left_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_video_test_gen_rect_left_write(HI_U16 data) {$/;"	f
hi_isp_video_test_gen_rect_right_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_video_test_gen_rect_right_read(HI_VOID) {$/;"	f
hi_isp_video_test_gen_rect_right_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_video_test_gen_rect_right_write(HI_U16 data) {$/;"	f
hi_isp_video_test_gen_rect_top_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_video_test_gen_rect_top_read(HI_VOID) {$/;"	f
hi_isp_video_test_gen_rect_top_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_video_test_gen_rect_top_write(HI_U16 data) {$/;"	f
hi_isp_video_test_gen_rgb_gradient_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_video_test_gen_rgb_gradient_read(HI_VOID) {$/;"	f
hi_isp_video_test_gen_rgb_gradient_start_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_video_test_gen_rgb_gradient_start_read(HI_VOID) {$/;"	f
hi_isp_video_test_gen_rgb_gradient_start_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_video_test_gen_rgb_gradient_start_write(HI_U16 data) {$/;"	f
hi_isp_video_test_gen_rgb_gradient_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_video_test_gen_rgb_gradient_write(HI_U16 data) {$/;"	f
hi_isp_video_test_gen_test_pattern_off_on_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_video_test_gen_test_pattern_off_on_read(HI_VOID) {$/;"	f
hi_isp_video_test_gen_test_pattern_off_on_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_video_test_gen_test_pattern_off_on_write(HI_U8 data) {$/;"	f
hi_isp_wb_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_wb_enable_read(HI_VOID) {$/;"	f
hi_isp_wb_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_wb_enable_write(HI_U8 data) {$/;"	f
hi_isp_wch_c_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_wch_c_height_read(HI_VOID) {$/;"	f
hi_isp_wch_c_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_wch_c_height_write(HI_U16 data){$/;"	f
hi_isp_wch_c_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_wch_c_width_read(HI_VOID) {$/;"	f
hi_isp_wch_c_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_wch_c_width_write(HI_U16 data){$/;"	f
hi_isp_wch_y_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_wch_y_height_read(HI_VOID) {$/;"	f
hi_isp_wch_y_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_wch_y_height_write(HI_U16 data){$/;"	f
hi_isp_wch_y_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_wch_y_width_read(HI_VOID) {$/;"	f
hi_isp_wch_y_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_wch_y_width_write(HI_U16 data){$/;"	f
hi_isp_wdr_black_level_long_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_wdr_black_level_long_read(HI_VOID) {$/;"	f
hi_isp_wdr_black_level_long_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_black_level_long_write(HI_U16 data) {$/;"	f
hi_isp_wdr_black_level_out_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_wdr_black_level_out_read(HI_VOID) {$/;"	f
hi_isp_wdr_black_level_out_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_black_level_out_write(HI_U16 data) {$/;"	f
hi_isp_wdr_black_level_short_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_wdr_black_level_short_read(HI_VOID) {$/;"	f
hi_isp_wdr_black_level_short_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_black_level_short_write(HI_U16 data) {$/;"	f
hi_isp_wdr_blur_edges_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_wdr_blur_edges_read(HI_VOID) {$/;"	f
hi_isp_wdr_blur_edges_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_blur_edges_write(HI_U8 data) {$/;"	f
hi_isp_wdr_edges_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_wdr_edges_thresh_read(HI_VOID) {$/;"	f
hi_isp_wdr_edges_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_edges_thresh_write(HI_U16 data) {$/;"	f
hi_isp_wdr_exposure_ratio_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_wdr_exposure_ratio_read(HI_VOID) {$/;"	f
hi_isp_wdr_exposure_ratio_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_exposure_ratio_write(HI_U16 data) {$/;"	f
hi_isp_wdr_lines_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_wdr_lines_thresh_read(HI_VOID) {$/;"	f
hi_isp_wdr_lines_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_lines_thresh_write(HI_U16 data) {$/;"	f
hi_isp_wdr_long_first_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_wdr_long_first_read(HI_VOID) {$/;"	f
hi_isp_wdr_long_first_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_long_first_write(HI_U8 data) {$/;"	f
hi_isp_wdr_long_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_wdr_long_thresh_read(HI_VOID) {$/;"	f
hi_isp_wdr_long_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_long_thresh_write(HI_U16 data) {$/;"	f
hi_isp_wdr_resolution_recovery_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_wdr_resolution_recovery_read(HI_VOID) {$/;"	f
hi_isp_wdr_resolution_recovery_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_resolution_recovery_write(HI_U8 data) {$/;"	f
hi_isp_wdr_short_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_wdr_short_thresh_read(HI_VOID) {$/;"	f
hi_isp_wdr_short_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_short_thresh_write(HI_U16 data) {$/;"	f
hi_isp_wdr_stitch_correct_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_wdr_stitch_correct_read(HI_VOID) {$/;"	f
hi_isp_wdr_stitch_correct_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_stitch_correct_write(HI_U8 data) {$/;"	f
hi_isp_wdr_stitch_error_limit_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_wdr_stitch_error_limit_read(HI_VOID) {$/;"	f
hi_isp_wdr_stitch_error_limit_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_stitch_error_limit_write(HI_U16 data) {$/;"	f
hi_isp_wdr_stitch_error_thresh_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_wdr_stitch_error_thresh_read(HI_VOID) {$/;"	f
hi_isp_wdr_stitch_error_thresh_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_stitch_error_thresh_write(HI_U16 data) {$/;"	f
hi_isp_wdr_use_log_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_wdr_use_log_read(HI_VOID) {$/;"	f
hi_isp_wdr_use_log_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_use_log_write(HI_U8 data) {$/;"	f
hi_isp_wdr_use_long_override_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_wdr_use_long_override_read(HI_VOID) {$/;"	f
hi_isp_wdr_use_long_override_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_use_long_override_write(HI_U8 data) {$/;"	f
hi_isp_wdr_use_max1_intensity_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_wdr_use_max1_intensity_read(HI_VOID) {$/;"	f
hi_isp_wdr_use_max1_intensity_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_use_max1_intensity_write(HI_U8 data) {$/;"	f
hi_isp_wdr_use_max2_intensity_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_wdr_use_max2_intensity_read(HI_VOID) {$/;"	f
hi_isp_wdr_use_max2_intensity_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_use_max2_intensity_write(HI_U8 data) {$/;"	f
hi_isp_wdr_use_stitching_error_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_wdr_use_stitching_error_read(HI_VOID) {$/;"	f
hi_isp_wdr_use_stitching_error_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_use_stitching_error_write(HI_U8 data) {$/;"	f
hi_isp_wdr_wdr_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_wdr_wdr_mode_read(HI_VOID) {$/;"	f
hi_isp_wdr_wdr_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_wdr_wdr_mode_write(HI_U8 data) {$/;"	f
hi_isp_white_balance_gain_00_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_white_balance_gain_00_read(HI_VOID) {$/;"	f
hi_isp_white_balance_gain_00_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_white_balance_gain_00_write(HI_U16 data) {$/;"	f
hi_isp_white_balance_gain_01_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_white_balance_gain_01_read(HI_VOID) {$/;"	f
hi_isp_white_balance_gain_01_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_white_balance_gain_01_write(HI_U16 data) {$/;"	f
hi_isp_white_balance_gain_10_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_white_balance_gain_10_read(HI_VOID) {$/;"	f
hi_isp_white_balance_gain_10_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_white_balance_gain_10_write(HI_U16 data) {$/;"	f
hi_isp_white_balance_gain_11_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U16 hi_isp_white_balance_gain_11_read(HI_VOID) {$/;"	f
hi_isp_white_balance_gain_11_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_white_balance_gain_11_write(HI_U16 data) {$/;"	f
hi_isp_yuv422_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_yuv422_height_read(HI_VOID) {$/;"	f
hi_isp_yuv422_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_yuv422_height_write(HI_U16 data) {$/;"	f
hi_isp_yuv422_rggb_start_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_yuv422_rggb_start_read(HI_VOID) {$/;"	f
hi_isp_yuv422_rggb_start_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_yuv422_rggb_start_write(HI_U8 data) {$/;"	f
hi_isp_yuv422_timing_stat_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_yuv422_timing_stat_read(HI_VOID) {$/;"	f
hi_isp_yuv422_timing_stat_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_yuv422_timing_stat_write(HI_U16 data) {$/;"	f
hi_isp_yuv422_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_yuv422_width_read(HI_VOID) {$/;"	f
hi_isp_yuv422_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_yuv422_width_write(HI_U16 data) {$/;"	f
hi_isp_yuv444_height_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_yuv444_height_read(HI_VOID) {$/;"	f
hi_isp_yuv444_height_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_yuv444_height_write(HI_U16 data) {$/;"	f
hi_isp_yuv444_rggb_start_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_isp_yuv444_rggb_start_read(HI_VOID) {$/;"	f
hi_isp_yuv444_rggb_start_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_yuv444_rggb_start_write(HI_U8 data) {$/;"	f
hi_isp_yuv444_timing_stat_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_yuv444_timing_stat_read(HI_VOID) {$/;"	f
hi_isp_yuv444_timing_stat_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_yuv444_timing_stat_write(HI_U16 data) {$/;"	f
hi_isp_yuv444_width_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U16 hi_isp_yuv444_width_read(HI_VOID) {$/;"	f
hi_isp_yuv444_width_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_isp_yuv444_width_write(HI_U16 data) {$/;"	f
hi_isp_zones_aexp_weight_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_zones_aexp_weight_read(HI_U32 index1, HI_U32 index2) {$/;"	f
hi_isp_zones_aexp_weight_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_zones_aexp_weight_write(HI_U32 index1, HI_U32 index2, HI_U8 data) {$/;"	f
hi_isp_zones_awb_weight_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U8 hi_isp_zones_awb_weight_read(HI_U32 index1, HI_U32 index2) {$/;"	f
hi_isp_zones_awb_weight_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_isp_zones_awb_weight_write(HI_U32 index1, HI_U32 index2, HI_U8 data) {$/;"	f
hi_metering_mem_arrary_data_read_ae	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U32 hi_metering_mem_arrary_data_read_ae( HI_U16 index){$/;"	f
hi_metering_mem_array_data_read_af	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U16 hi_metering_mem_array_data_read_af(HI_U16 index) {$/;"	f
hi_metering_mem_array_data_read_bg	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U16 hi_metering_mem_array_data_read_bg(HI_U16 index) {$/;"	f
hi_metering_mem_array_data_read_bg_rg	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U32 hi_metering_mem_array_data_read_bg_rg(HI_U16 index) {$/;"	f
hi_metering_mem_array_data_read_rg	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U16 hi_metering_mem_array_data_read_rg(HI_U16 index) {$/;"	f
hi_metering_mem_array_data_read_sum	component/isp/firmware/vreg/arch/hi3518e/isp_metering_mem_config.h	/^static __inline HI_U32 hi_metering_mem_array_data_read_sum(HI_U16 index) {$/;"	f
hi_radial_shading_mem_luts_shading_lutb_read	component/isp/firmware/vreg/arch/hi3518e/isp_shading_mem_config.h	/^static __inline HI_U16 hi_radial_shading_mem_luts_shading_lutb_read(HI_U32 index) { $/;"	f
hi_radial_shading_mem_luts_shading_lutb_write	component/isp/firmware/vreg/arch/hi3518e/isp_shading_mem_config.h	/^static __inline void hi_radial_shading_mem_luts_shading_lutb_write(HI_U32 index, HI_U16 data) {$/;"	f
hi_radial_shading_mem_luts_shading_lutg_read	component/isp/firmware/vreg/arch/hi3518e/isp_shading_mem_config.h	/^static __inline HI_U16 hi_radial_shading_mem_luts_shading_lutg_read(HI_U32 index) {$/;"	f
hi_radial_shading_mem_luts_shading_lutg_write	component/isp/firmware/vreg/arch/hi3518e/isp_shading_mem_config.h	/^static __inline void hi_radial_shading_mem_luts_shading_lutg_write(HI_U32 index, HI_U16 data) {$/;"	f
hi_radial_shading_mem_luts_shading_lutr_read	component/isp/firmware/vreg/arch/hi3518e/isp_shading_mem_config.h	/^static __inline HI_U16 hi_radial_shading_mem_luts_shading_lutr_read(HI_U32 index) { $/;"	f
hi_radial_shading_mem_luts_shading_lutr_write	component/isp/firmware/vreg/arch/hi3518e/isp_shading_mem_config.h	/^static __inline void hi_radial_shading_mem_luts_shading_lutr_write(HI_U32 index, HI_U16 data) { $/;"	f
hi_sharpen_mem_array_data_read	component/isp/firmware/vreg/arch/hi3518e/isp_sharpen_mem_config.h	/^static __inline HI_U16 hi_sharpen_mem_array_data_read(HI_U32 index) {$/;"	f
hi_sharpen_mem_array_data_write	component/isp/firmware/vreg/arch/hi3518e/isp_sharpen_mem_config.h	/^static __inline void hi_sharpen_mem_array_data_write(HI_U32 index, HI_U32 data) {$/;"	f
hi_usleep	include/hi_math.h	253;"	d
hi_vi_acm_read_cbcrth	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_U32 hi_vi_acm_read_cbcrth(HI_VOID)$/;"	f
hi_vi_acm_read_cbcrth	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_acm_read_cbcrth(HI_VOID)$/;"	f
hi_vi_acm_read_cliporwrap	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_U32 hi_vi_acm_read_cliporwrap(HI_VOID)$/;"	f
hi_vi_acm_read_cliporwrap	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_acm_read_cliporwrap(HI_VOID)$/;"	f
hi_vi_acm_read_cliprange	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_U32 hi_vi_acm_read_cliprange(HI_VOID)$/;"	f
hi_vi_acm_read_cliprange	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_acm_read_cliprange(HI_VOID)$/;"	f
hi_vi_acm_read_coeff_addr	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_U32 hi_vi_acm_read_coeff_addr(HI_VOID)$/;"	f
hi_vi_acm_read_coeff_addr	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_acm_read_coeff_addr(HI_VOID)$/;"	f
hi_vi_acm_read_dbg_enable	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_U32 hi_vi_acm_read_dbg_enable(HI_VOID)$/;"	f
hi_vi_acm_read_dbg_enable	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_acm_read_dbg_enable(HI_VOID)$/;"	f
hi_vi_acm_read_enable	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_U32 hi_vi_acm_read_enable(HI_VOID)$/;"	f
hi_vi_acm_read_enable	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_acm_read_enable(HI_VOID)$/;"	f
hi_vi_acm_read_height	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_U32 hi_vi_acm_read_height(HI_VOID)$/;"	f
hi_vi_acm_read_height	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_acm_read_height(HI_VOID)$/;"	f
hi_vi_acm_read_hue_gain	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_U32 hi_vi_acm_read_hue_gain(HI_VOID)$/;"	f
hi_vi_acm_read_hue_gain	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_acm_read_hue_gain(HI_VOID)$/;"	f
hi_vi_acm_read_luma_gain	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_U32 hi_vi_acm_read_luma_gain(HI_VOID)$/;"	f
hi_vi_acm_read_luma_gain	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_acm_read_luma_gain(HI_VOID)$/;"	f
hi_vi_acm_read_para_up	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_U32 hi_vi_acm_read_para_up(HI_VOID)$/;"	f
hi_vi_acm_read_para_up	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_acm_read_para_up(HI_VOID)$/;"	f
hi_vi_acm_read_sat_gain	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_U32 hi_vi_acm_read_sat_gain(HI_VOID)$/;"	f
hi_vi_acm_read_sat_gain	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_acm_read_sat_gain(HI_VOID)$/;"	f
hi_vi_acm_read_stretch	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_U32 hi_vi_acm_read_stretch(HI_VOID)$/;"	f
hi_vi_acm_read_stretch	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_acm_read_stretch(HI_VOID)$/;"	f
hi_vi_acm_read_width	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_U32 hi_vi_acm_read_width(HI_VOID)$/;"	f
hi_vi_acm_read_width	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_acm_read_width(HI_VOID)$/;"	f
hi_vi_acm_write_cbcrth	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_VOID hi_vi_acm_write_cbcrth(HI_U8 u8Thr)$/;"	f
hi_vi_acm_write_cbcrth	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_acm_write_cbcrth(HI_U8 u8Thr)$/;"	f
hi_vi_acm_write_cliporwrap	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_VOID hi_vi_acm_write_cliporwrap(HI_BOOL en)$/;"	f
hi_vi_acm_write_cliporwrap	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_acm_write_cliporwrap(HI_BOOL en)$/;"	f
hi_vi_acm_write_cliprange	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_VOID hi_vi_acm_write_cliprange(HI_BOOL en)$/;"	f
hi_vi_acm_write_cliprange	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_acm_write_cliprange(HI_BOOL en)$/;"	f
hi_vi_acm_write_coeff_addr	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_VOID hi_vi_acm_write_coeff_addr(HI_U32 u32Addr)$/;"	f
hi_vi_acm_write_coeff_addr	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_acm_write_coeff_addr(HI_U32 u32Addr)$/;"	f
hi_vi_acm_write_dbg_enable	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_VOID hi_vi_acm_write_dbg_enable(HI_BOOL en)$/;"	f
hi_vi_acm_write_dbg_enable	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_acm_write_dbg_enable(HI_BOOL en)$/;"	f
hi_vi_acm_write_enable	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_VOID hi_vi_acm_write_enable(HI_BOOL en)$/;"	f
hi_vi_acm_write_enable	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_acm_write_enable(HI_BOOL en)$/;"	f
hi_vi_acm_write_height	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_VOID hi_vi_acm_write_height(HI_U32 h)$/;"	f
hi_vi_acm_write_height	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_acm_write_height(HI_U32 h)$/;"	f
hi_vi_acm_write_hue_gain	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_VOID hi_vi_acm_write_hue_gain(HI_U32 u32Gain)$/;"	f
hi_vi_acm_write_hue_gain	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_acm_write_hue_gain(HI_U32 u32Gain)$/;"	f
hi_vi_acm_write_luma_gain	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_VOID hi_vi_acm_write_luma_gain(HI_U32 u32Gain)$/;"	f
hi_vi_acm_write_luma_gain	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_acm_write_luma_gain(HI_U32 u32Gain)$/;"	f
hi_vi_acm_write_para_up	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_VOID hi_vi_acm_write_para_up(HI_BOOL bEn)$/;"	f
hi_vi_acm_write_para_up	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_acm_write_para_up(HI_BOOL bEn)$/;"	f
hi_vi_acm_write_sat_gain	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_VOID hi_vi_acm_write_sat_gain(HI_U32 u32Gain)$/;"	f
hi_vi_acm_write_sat_gain	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_acm_write_sat_gain(HI_U32 u32Gain)$/;"	f
hi_vi_acm_write_size	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_VOID hi_vi_acm_write_size(HI_VOID)$/;"	f
hi_vi_acm_write_size	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_acm_write_size(HI_VOID)$/;"	f
hi_vi_acm_write_stretch	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_VOID hi_vi_acm_write_stretch(HI_BOOL en)$/;"	f
hi_vi_acm_write_stretch	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_acm_write_stretch(HI_BOOL en)$/;"	f
hi_vi_acm_write_width	component/isp/firmware/vreg/arch/hi3518e/isp_acm_config.h	/^static __inline HI_VOID hi_vi_acm_write_width(HI_U32 w)$/;"	f
hi_vi_acm_write_width	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_acm_write_width(HI_U32 w)$/;"	f
hi_vi_af_acc_shift_h0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_acc_shift_h0_read(HI_VOID) {$/;"	f
hi_vi_af_acc_shift_h0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_acc_shift_h0_write(HI_U32 data) {   $/;"	f
hi_vi_af_acc_shift_h1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_acc_shift_h1_read(HI_VOID) {$/;"	f
hi_vi_af_acc_shift_h1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_acc_shift_h1_write(HI_U32 data) {   $/;"	f
hi_vi_af_acc_shift_v0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_acc_shift_v0_read(HI_VOID) {$/;"	f
hi_vi_af_acc_shift_v0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_acc_shift_v0_write(HI_U32 data) {   $/;"	f
hi_vi_af_acc_shift_v1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_acc_shift_v1_read(HI_VOID) {$/;"	f
hi_vi_af_acc_shift_v1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_acc_shift_v1_write(HI_U32 data) {   $/;"	f
hi_vi_af_acc_shift_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_acc_shift_y_read(HI_VOID) {$/;"	f
hi_vi_af_acc_shift_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_acc_shift_y_write(HI_U32 data) {   $/;"	f
hi_vi_af_cnt_shift_h0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_cnt_shift_h0_read(HI_VOID) {$/;"	f
hi_vi_af_cnt_shift_h0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_cnt_shift_h0_write(HI_U32 data) {   $/;"	f
hi_vi_af_cnt_shift_h1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_cnt_shift_h1_read(HI_VOID) {$/;"	f
hi_vi_af_cnt_shift_h1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_cnt_shift_h1_write(HI_U32 data) {   $/;"	f
hi_vi_af_cnt_shift_v0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_cnt_shift_v0_read(HI_VOID) {$/;"	f
hi_vi_af_cnt_shift_v0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_cnt_shift_v0_write(HI_U32 data) {   $/;"	f
hi_vi_af_cnt_shift_v1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_cnt_shift_v1_read(HI_VOID) {$/;"	f
hi_vi_af_cnt_shift_v1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_cnt_shift_v1_write(HI_U32 data) {   $/;"	f
hi_vi_af_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_enable_read(HI_VOID) {$/;"	f
hi_vi_af_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_enable_write(HI_U32 data) {   $/;"	f
hi_vi_af_fir0_h0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_fir0_h0_read(HI_VOID) {$/;"	f
hi_vi_af_fir0_h0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_fir0_h0_write(HI_U32 data) {   $/;"	f
hi_vi_af_fir0_h1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_fir0_h1_read(HI_VOID) {$/;"	f
hi_vi_af_fir0_h1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_fir0_h1_write(HI_U32 data) {   $/;"	f
hi_vi_af_fir0_h2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_fir0_h2_read(HI_VOID) {$/;"	f
hi_vi_af_fir0_h2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_fir0_h2_write(HI_U32 data) {   $/;"	f
hi_vi_af_fir0_h3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_fir0_h3_read(HI_VOID) {$/;"	f
hi_vi_af_fir0_h3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_fir0_h3_write(HI_U32 data) {   $/;"	f
hi_vi_af_fir0_h4_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_fir0_h4_read(HI_VOID) {$/;"	f
hi_vi_af_fir0_h4_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_fir0_h4_write(HI_U32 data) {   $/;"	f
hi_vi_af_fir0_thd_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_fir0_thd_y_read(HI_VOID) {$/;"	f
hi_vi_af_fir0_thd_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_fir0_thd_y_write(HI_U32 data) {   $/;"	f
hi_vi_af_fir1_h0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_fir1_h0_read(HI_VOID) {$/;"	f
hi_vi_af_fir1_h0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_fir1_h0_write(HI_U32 data) {   $/;"	f
hi_vi_af_fir1_h1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_fir1_h1_read(HI_VOID) {$/;"	f
hi_vi_af_fir1_h1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_fir1_h1_write(HI_U32 data) {   $/;"	f
hi_vi_af_fir1_h2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_fir1_h2_read(HI_VOID) {$/;"	f
hi_vi_af_fir1_h2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_fir1_h2_write(HI_U32 data) {   $/;"	f
hi_vi_af_fir1_h3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_fir1_h3_read(HI_VOID) {$/;"	f
hi_vi_af_fir1_h3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_fir1_h3_write(HI_U32 data) {   $/;"	f
hi_vi_af_fir1_h4_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_fir1_h4_read(HI_VOID) {$/;"	f
hi_vi_af_fir1_h4_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_fir1_h4_write(HI_U32 data) {   $/;"	f
hi_vi_af_fir1_thd_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_fir1_thd_y_read(HI_VOID) {$/;"	f
hi_vi_af_fir1_thd_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_fir1_thd_y_write(HI_U32 data) {   $/;"	f
hi_vi_af_fvmode_peak_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_fvmode_peak_read(HI_VOID) {$/;"	f
hi_vi_af_fvmode_peak_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_fvmode_peak_write(HI_U32 data) {   $/;"	f
hi_vi_af_fvmode_squ_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_fvmode_squ_read(HI_VOID) {$/;"	f
hi_vi_af_fvmode_squ_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_fvmode_squ_write(HI_U32 data) {   $/;"	f
hi_vi_af_hsize_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_hsize_read(HI_VOID) {$/;"	f
hi_vi_af_hsize_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_hsize_write(HI_U32 data) {   $/;"	f
hi_vi_af_hwnd_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_hwnd_read(HI_VOID) {$/;"	f
hi_vi_af_hwnd_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_hwnd_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir0_en0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir0_en0_read(HI_VOID) {$/;"	f
hi_vi_af_iir0_en0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir0_en0_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir0_en1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir0_en1_read(HI_VOID) {$/;"	f
hi_vi_af_iir0_en1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir0_en1_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir0_en2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir0_en2_read(HI_VOID) {$/;"	f
hi_vi_af_iir0_en2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir0_en2_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir0_gain0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir0_gain0_read(HI_VOID) {$/;"	f
hi_vi_af_iir0_gain0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir0_gain0_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir0_gain1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir0_gain1_read(HI_VOID) {$/;"	f
hi_vi_af_iir0_gain1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir0_gain1_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir0_gain2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir0_gain2_read(HI_VOID) {$/;"	f
hi_vi_af_iir0_gain2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir0_gain2_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir0_gain3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir0_gain3_read(HI_VOID) {$/;"	f
hi_vi_af_iir0_gain3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir0_gain3_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir0_gain4_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir0_gain4_read(HI_VOID) {$/;"	f
hi_vi_af_iir0_gain4_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir0_gain4_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir0_gain5_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir0_gain5_read(HI_VOID) {$/;"	f
hi_vi_af_iir0_gain5_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir0_gain5_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir0_gain6_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir0_gain6_read(HI_VOID) {$/;"	f
hi_vi_af_iir0_gain6_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir0_gain6_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir0_shift0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir0_shift0_read(HI_VOID) {$/;"	f
hi_vi_af_iir0_shift0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir0_shift0_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir0_shift1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir0_shift1_read(HI_VOID) {$/;"	f
hi_vi_af_iir0_shift1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir0_shift1_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir0_shift2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir0_shift2_read(HI_VOID) {$/;"	f
hi_vi_af_iir0_shift2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir0_shift2_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir0_shift3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir0_shift3_read(HI_VOID) {$/;"	f
hi_vi_af_iir0_shift3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir0_shift3_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir0_thd_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir0_thd_x_read(HI_VOID) {$/;"	f
hi_vi_af_iir0_thd_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir0_thd_x_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir1_en0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir1_en0_read(HI_VOID) {$/;"	f
hi_vi_af_iir1_en0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir1_en0_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir1_en1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir1_en1_read(HI_VOID) {$/;"	f
hi_vi_af_iir1_en1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir1_en1_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir1_en2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir1_en2_read(HI_VOID) {$/;"	f
hi_vi_af_iir1_en2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir1_en2_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir1_gain0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir1_gain0_read(HI_VOID) {$/;"	f
hi_vi_af_iir1_gain0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir1_gain0_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir1_gain1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir1_gain1_read(HI_VOID) {$/;"	f
hi_vi_af_iir1_gain1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir1_gain1_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir1_gain2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir1_gain2_read(HI_VOID) {$/;"	f
hi_vi_af_iir1_gain2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir1_gain2_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir1_gain3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir1_gain3_read(HI_VOID) {$/;"	f
hi_vi_af_iir1_gain3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir1_gain3_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir1_gain4_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir1_gain4_read(HI_VOID) {$/;"	f
hi_vi_af_iir1_gain4_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir1_gain4_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir1_gain5_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir1_gain5_read(HI_VOID) {$/;"	f
hi_vi_af_iir1_gain5_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir1_gain5_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir1_gain6_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir1_gain6_read(HI_VOID) {$/;"	f
hi_vi_af_iir1_gain6_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir1_gain6_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir1_shift0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir1_shift0_read(HI_VOID) {$/;"	f
hi_vi_af_iir1_shift0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir1_shift0_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir1_shift1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir1_shift1_read(HI_VOID) {$/;"	f
hi_vi_af_iir1_shift1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir1_shift1_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir1_shift2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir1_shift2_read(HI_VOID) {$/;"	f
hi_vi_af_iir1_shift2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir1_shift2_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir1_shift3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir1_shift3_read(HI_VOID) {$/;"	f
hi_vi_af_iir1_shift3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir1_shift3_write(HI_U32 data) {   $/;"	f
hi_vi_af_iir1_thd_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_iir1_thd_x_read(HI_VOID) {$/;"	f
hi_vi_af_iir1_thd_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_iir1_thd_x_write(HI_U32 data) {   $/;"	f
hi_vi_af_pos_read	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_U8 hi_vi_af_pos_read(HI_VOID) {$/;"	f
hi_vi_af_pos_write	component/isp/firmware/vreg/arch/hi3518e/isp_config_ex.h	/^static __inline HI_VOID hi_vi_af_pos_write(HI_U8 data) {$/;"	f
hi_vi_af_vsize_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_vsize_read(HI_VOID) {$/;"	f
hi_vi_af_vsize_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_vsize_write(HI_U32 data) {   $/;"	f
hi_vi_af_vwnd_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_af_vwnd_read(HI_VOID) {$/;"	f
hi_vi_af_vwnd_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_af_vwnd_write(HI_U32 data) {   $/;"	f
hi_vi_dehaze_air_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_air_read(HI_VOID) {$/;"	f
hi_vi_dehaze_air_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_air_write(HI_U32 data) {$/;"	f
hi_vi_dehaze_blk_num_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_blk_num_read(HI_VOID) {$/;"	f
hi_vi_dehaze_blk_num_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_blk_num_write(HI_U32 data) {   $/;"	f
hi_vi_dehaze_blk_size_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_blk_size_read(HI_VOID) {$/;"	f
hi_vi_dehaze_blk_size_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_blk_size_write(HI_U32 data) {   $/;"	f
hi_vi_dehaze_blthld_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_blthld_read(HI_VOID) {$/;"	f
hi_vi_dehaze_blthld_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_blthld_write(HI_U32 data) {   $/;"	f
hi_vi_dehaze_dc_size_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_dc_size_read(HI_VOID) {$/;"	f
hi_vi_dehaze_dc_size_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_dc_size_write(HI_U32 data) {   $/;"	f
hi_vi_dehaze_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_enable_read(HI_VOID) {$/;"	f
hi_vi_dehaze_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_enable_write(HI_U32 data) {$/;"	f
hi_vi_dehaze_gstrth_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_gstrth_read(HI_VOID) {$/;"	f
hi_vi_dehaze_gstrth_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_gstrth_write(HI_U32 data) {   $/;"	f
hi_vi_dehaze_lut_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_lut_read(HI_U32 index) {$/;"	f
hi_vi_dehaze_lut_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_lut_write(HI_U32 index,HI_U32 data) {   $/;"	f
hi_vi_dehaze_max_stat_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_max_stat_read(HI_U32 index) {$/;"	f
hi_vi_dehaze_max_stat_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_max_stat_write(HI_U32 index,HI_U32 data) {   $/;"	f
hi_vi_dehaze_min_stat_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_min_stat_read(HI_U32 index) {$/;"	f
hi_vi_dehaze_min_stat_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_min_stat_write(HI_U32 index,HI_U32 data) {   $/;"	f
hi_vi_dehaze_neg_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_neg_mode_read(HI_VOID) {$/;"	f
hi_vi_dehaze_neg_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_neg_mode_write(HI_U32 data) {   $/;"	f
hi_vi_dehaze_prev_dc_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_prev_dc_read(HI_U32 index) {$/;"	f
hi_vi_dehaze_prev_dc_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_prev_dc_write(HI_U32 index,HI_U32 data) {   $/;"	f
hi_vi_dehaze_size_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_size_read(HI_VOID) {$/;"	f
hi_vi_dehaze_size_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_size_write(HI_U32 data) {   $/;"	f
hi_vi_dehaze_statmode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_statmode_read(HI_VOID) {$/;"	f
hi_vi_dehaze_statmode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_statmode_write(HI_U32 data) {   $/;"	f
hi_vi_dehaze_thld_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_thld_read(HI_VOID) {$/;"	f
hi_vi_dehaze_thld_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_thld_write(HI_U32 data) {   $/;"	f
hi_vi_dehaze_update_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_update_read(HI_VOID) {$/;"	f
hi_vi_dehaze_update_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_update_write(HI_U32 data) {$/;"	f
hi_vi_dehaze_x_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_x_read(HI_VOID) {$/;"	f
hi_vi_dehaze_x_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_x_write(HI_U32 data) {   $/;"	f
hi_vi_dehaze_y_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_dehaze_y_read(HI_VOID) {$/;"	f
hi_vi_dehaze_y_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_dehaze_y_write(HI_U32 data) {   $/;"	f
hi_vi_fpn_en_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_fpn_en_read(HI_VOID)$/;"	f
hi_vi_fpn_read_gain_offset	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_fpn_read_gain_offset(HI_U32 index)$/;"	f
hi_vi_fpn_write_gain_offset	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_fpn_write_gain_offset(HI_U32 index, HI_U32 data)$/;"	f
hi_vi_top_channel_switch_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_top_channel_switch_read(HI_VOID) {$/;"	f
hi_vi_top_channel_switch_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_top_channel_switch_write(HI_U32 data) {$/;"	f
hi_vi_top_chn_switch0_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_top_chn_switch0_read(HI_VOID) {$/;"	f
hi_vi_top_chn_switch0_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_top_chn_switch0_write(HI_U32 data) {$/;"	f
hi_vi_top_chn_switch1_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_top_chn_switch1_read(HI_VOID) {$/;"	f
hi_vi_top_chn_switch1_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_top_chn_switch1_write(HI_U32 data) {$/;"	f
hi_vi_top_chn_switch2_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_top_chn_switch2_read(HI_VOID) {$/;"	f
hi_vi_top_chn_switch2_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_top_chn_switch2_write(HI_U32 data) {$/;"	f
hi_vi_top_chn_switch3_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_top_chn_switch3_read(HI_VOID) {$/;"	f
hi_vi_top_chn_switch3_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_top_chn_switch3_write(HI_U32 data) {$/;"	f
hi_vi_top_chn_switch_enble_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_top_chn_switch_enble_read(HI_VOID) {$/;"	f
hi_vi_top_chn_switch_enble_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_top_chn_switch_enble_write(HI_U32 data) {$/;"	f
hi_vi_top_get_blc_offset	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_top_get_blc_offset(ISP_BLC_ATTR_S *pstBLCAttr) {$/;"	f
hi_vi_top_set_blc_offset	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_top_set_blc_offset(const ISP_BLC_ATTR_S *pstBLCAttr) {$/;"	f
hi_vi_top_vc_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_top_vc_enable_read(HI_VOID) {$/;"	f
hi_vi_top_vc_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_top_vc_enable_write(HI_U32 data) {$/;"	f
hi_vi_top_vc_init_num_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_top_vc_init_num_read(HI_VOID) {$/;"	f
hi_vi_top_vc_init_num_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_top_vc_init_num_write(HI_U32 data) {$/;"	f
hi_vi_top_vc_max_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_top_vc_max_read(HI_VOID) {$/;"	f
hi_vi_top_vc_max_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_top_vc_max_write(HI_U32 data) {$/;"	f
hi_vi_top_vc_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_top_vc_mode_read(HI_VOID) {$/;"	f
hi_vi_top_vc_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_top_vc_mode_write(HI_U32 data) {$/;"	f
hi_vi_top_vc_num_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_top_vc_num_read(HI_VOID) {$/;"	f
hi_vi_top_vc_num_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_top_vc_num_write(HI_U32 data) {$/;"	f
hi_vi_top_vc_reset_read	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_U32 hi_vi_top_vc_reset_read(HI_VOID) {$/;"	f
hi_vi_top_vc_reset_write	component/isp/firmware/vreg/arch/hi3518e/isp_config.h	/^static __inline HI_VOID hi_vi_top_vc_reset_write(HI_U32 data) {$/;"	f
hifb_color2key	include/hifb.h	/^static inline HI_S32 hifb_color2key(const struct fb_var_screeninfo* pVar, HI_S32 color)$/;"	f
hifb_rgb	include/hifb.h	/^static inline HI_U8  hifb_rgb(const struct fb_bitfield* pBit, HI_S32 color)$/;"	f
hiir_dev_param	include/hiir.h	/^}hiir_dev_param;$/;"	t	typeref:struct:__anon43
himm	init/sdk_init.c	38;"	d	file:
hour	include/hi_rtc.h	/^        unsigned int  hour;$/;"	m	struct:__anon45
hwirq_list	component/isp/firmware/drv/isp_st.c	/^    LIST_ENTRY_S hwirq_list;$/;"	m	struct:hiISP_SYNC_TSK_CTX_S	file:
i2c1_pin_mux	init/sdk_init.c	/^static HI_VOID i2c1_pin_mux(void)$/;"	f	file:
iClip2	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^static __inline int iClip2(int x, int b)       {{ if (x < 0) x = 0; };{ if (x > b) x = b; }; return x; }$/;"	f	file:
iClip2	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^static __inline int iClip2(int x, int b)       {{ if (x < 0) x = 0; };{ if (x > b) x = b; }; return x; }$/;"	f	file:
iClip3	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^static __inline int iClip3(int x, int a,int b) {{ if (x < a) x = a; };{ if (x > b) x = b; }; return x; } $/;"	f	file:
iMax2	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^static __inline int iMax2(int a, int b) {{ if (a > b) b = a; }; return b; }$/;"	f	file:
iMax2	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^static __inline int iMax2(int a, int b)       {{ if (a > b) b = a; }; return b; }$/;"	f	file:
iMin2	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^static __inline int iMin2(int a, int b) {{ if (a > b) a = b; }; return a; }$/;"	f	file:
iMin2	sample/scene_auto/src/common/hi_srdk_sceneauto.c	/^static __inline int iMin2(int a, int b)         {{ if (a > b) a = b; }; return a; }$/;"	f	file:
iMin3	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^static __inline int iMin3(int a, int b, int c) {{ if (a > b) a = b; }; { if (a > c) a = c; }; return a; }$/;"	f	file:
iNRb	include/hi_comm_vpss.h	/^    VPSS_GRP_VPPNRBCORE_S iNRb;$/;"	m	struct:__anon8
identity	include/watchdog.h	/^    __u8  identity[32];    \/* Identity of the board *\/$/;"	m	struct:watchdog_info
ies	include/hi_comm_vpss.h	/^  int  sfs, tfs, mdz, ies;$/;"	m	struct:hiVPSS_GRP_VPPNRS_S
img_size	include/hi_mipi.h	/^    img_size_t          img_size;                   \/* oringnal sensor input image size *\/$/;"	m	struct:__anon31
img_size_t	include/hi_mipi.h	/^}img_size_t;$/;"	t	typeref:struct:__anon26
iniparser_add_comment	component/isp/iniparser/iniparser.c	/^int iniparser_add_comment($/;"	f
iniparser_add_entry	component/isp/iniparser/iniparser.c	/^int iniparser_add_entry($/;"	f
iniparser_dump	component/isp/iniparser/iniparser.c	/^void iniparser_dump(dictionary * d, FILE * f)$/;"	f
iniparser_dump_ini	component/isp/iniparser/iniparser.c	/^void iniparser_dump_ini(const dictionary * d, FILE * f)$/;"	f
iniparser_find_entry	component/isp/iniparser/iniparser.c	/^int iniparser_find_entry($/;"	f
iniparser_freedict	component/isp/iniparser/iniparser.c	/^void iniparser_freedict(dictionary * d)$/;"	f
iniparser_getboolean	component/isp/iniparser/iniparser.c	/^int iniparser_getboolean(const dictionary * d, const char * key, const int notfound)$/;"	f
iniparser_getdouble	component/isp/iniparser/iniparser.c	/^double iniparser_getdouble(const dictionary * d, const char * key, const double notfound)$/;"	f
iniparser_getint	component/isp/iniparser/iniparser.c	/^int iniparser_getint(const dictionary * d, const char * key, const int notfound)$/;"	f
iniparser_getnsec	component/isp/iniparser/iniparser.c	/^int iniparser_getnsec(const dictionary * d)$/;"	f
iniparser_getsecname	component/isp/iniparser/iniparser.c	/^char * iniparser_getsecname(const dictionary * d, const int n)$/;"	f
iniparser_getstr	component/isp/iniparser/iniparser.c	/^char * iniparser_getstr(const dictionary * d, const char * key)$/;"	f
iniparser_getstring	component/isp/iniparser/iniparser.c	/^char * iniparser_getstring(const dictionary * d, const char * key, char * def)$/;"	f
iniparser_load	component/isp/iniparser/iniparser.c	/^dictionary * iniparser_load(const char * ininame)$/;"	f
iniparser_mem_printf	component/isp/iniparser/iniparser.c	/^void iniparser_mem_printf(const dictionary * d)$/;"	f
iniparser_save_comment	component/isp/iniparser/iniparser.c	/^static unsigned char iniparser_save_comment(const dictionary * d, FILE * f, const unsigned int hash)$/;"	f	file:
iniparser_sec_getLowLever	component/isp/iniparser/iniparser.c	/^char* iniparser_sec_getLowLever(const dictionary * d,const char* UpLever, int n)$/;"	f
iniparser_sec_getNLowLever	component/isp/iniparser/iniparser.c	/^int iniparser_sec_getNLowLever(const dictionary * d,const char* UperLever)$/;"	f
iniparser_setstr	component/isp/iniparser/iniparser.c	/^int iniparser_setstr(const dictionary * ini, const char * entry, const char * val)$/;"	f
iniparser_unset	component/isp/iniparser/iniparser.c	/^void iniparser_unset(dictionary * ini, const char * entry)$/;"	f
input_mode	include/hi_mipi.h	/^    input_mode_t          input_mode;               \/* input mode: MIPI\/LVDS\/SUBLVDS\/HISPI\/DC *\/$/;"	m	struct:__anon33
input_mode_t	include/hi_mipi.h	/^}input_mode_t;$/;"	t	typeref:enum:__anon24
insert_sns	init/sdk_init.c	/^static HI_VOID insert_sns(void)$/;"	f	file:
int_bottomhalf	component/isp/firmware/drv/isp.c	/^HI_BOOL                 int_bottomhalf = HI_FALSE;  \/* 1 to enable interrupt processing at bottom half *\/$/;"	v
inv_dx	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_U32 inv_dx[(LSC_GRID_COLS-1)\/2];		\/\/ grid width inv$/;"	m	struct:hiISP_LSC	file:
inv_dy	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_U32 inv_dy[(LSC_GRID_ROWS-1)\/2];		\/\/ grid hight inv      $/;"	m	struct:hiISP_LSC	file:
irkey_datah	include/hiir.h	/^    unsigned long irkey_datah;$/;"	m	struct:__anon44
irkey_datal	include/hiir.h	/^    unsigned long irkey_datal;$/;"	m	struct:__anon44
irkey_info_s	include/hiir.h	/^}irkey_info_s;$/;"	t	typeref:struct:__anon44
irkey_state_code	include/hiir.h	/^    unsigned long irkey_state_code;$/;"	m	struct:__anon44
ispSyncTskFIndAndExecute	component/isp/firmware/drv/isp_st.c	/^HI_S32 ispSyncTskFIndAndExecute(struct osal_list_head *head)$/;"	f
isp_debug	tools/isp_debug.c	/^HI_S32 isp_debug(int argc, char* argv[])$/;"	f
isp_ext_system_dehaze_ct_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 isp_ext_system_dehaze_ct_read(HI_VOID) {$/;"	f
isp_ext_system_dehaze_ct_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_dehaze_ct_write(HI_U8 data) {$/;"	f
isp_ext_system_dehaze_ctp_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 isp_ext_system_dehaze_ctp_read(HI_VOID) {$/;"	f
isp_ext_system_dehaze_ctp_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_dehaze_ctp_write(HI_U8 data) {$/;"	f
isp_ext_system_dehaze_debug_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 isp_ext_system_dehaze_debug_enable_read(HI_VOID) {$/;"	f
isp_ext_system_dehaze_debug_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_dehaze_debug_enable_write(HI_U8 data) {$/;"	f
isp_ext_system_dehaze_mfs_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 isp_ext_system_dehaze_mfs_read(HI_VOID) {$/;"	f
isp_ext_system_dehaze_mfs_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_dehaze_mfs_write(HI_U8 data) {$/;"	f
isp_ext_system_dehaze_mft_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 isp_ext_system_dehaze_mft_read(HI_VOID) {$/;"	f
isp_ext_system_dehaze_mft_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_dehaze_mft_write(HI_U8 data) {$/;"	f
isp_ext_system_dehaze_tfdc_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 isp_ext_system_dehaze_tfdc_read(HI_VOID) {$/;"	f
isp_ext_system_dehaze_tfdc_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_dehaze_tfdc_write(HI_U16 data) {$/;"	f
isp_ext_system_dehaze_tfic_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 isp_ext_system_dehaze_tfic_read(HI_VOID) {$/;"	f
isp_ext_system_dehaze_tfic_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_dehaze_tfic_write(HI_U16 data) {$/;"	f
isp_ext_system_fpn_bCompressed_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 isp_ext_system_fpn_bCompressed_read(HI_VOID)$/;"	f
isp_ext_system_fpn_bCompressed_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_VOID isp_ext_system_fpn_bCompressed_write(HI_U16 data){$/;"	f
isp_ext_system_fpn_mode_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 isp_ext_system_fpn_mode_read(HI_VOID)$/;"	f
isp_ext_system_fpn_mode_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_fpn_mode_write(HI_U16 data)$/;"	f
isp_ext_system_manual_FPN_ISO_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U32 isp_ext_system_manual_FPN_ISO_read(HI_VOID) $/;"	f
isp_ext_system_manual_FPN_ISO_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_manual_FPN_ISO_write(HI_U32 data) $/;"	f
isp_ext_system_manual_dehaze_autostrength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 isp_ext_system_manual_dehaze_autostrength_read(HI_VOID) {$/;"	f
isp_ext_system_manual_dehaze_autostrength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_manual_dehaze_autostrength_write(HI_U8 data) {$/;"	f
isp_ext_system_manual_dehaze_enable_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 isp_ext_system_manual_dehaze_enable_read(HI_VOID) {$/;"	f
isp_ext_system_manual_dehaze_enable_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_manual_dehaze_enable_write(HI_U8 data) {$/;"	f
isp_ext_system_manual_dehaze_hblk_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 isp_ext_system_manual_dehaze_hblk_read(HI_VOID) {$/;"	f
isp_ext_system_manual_dehaze_hblk_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_manual_dehaze_hblk_write(HI_U8 data) {$/;"	f
isp_ext_system_manual_dehaze_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 isp_ext_system_manual_dehaze_strength_read(HI_VOID) {$/;"	f
isp_ext_system_manual_dehaze_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_manual_dehaze_strength_write(HI_U8 data) {$/;"	f
isp_ext_system_manual_dehaze_vblk_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 isp_ext_system_manual_dehaze_vblk_read(HI_VOID) {$/;"	f
isp_ext_system_manual_dehaze_vblk_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_manual_dehaze_vblk_write(HI_U8 data) {$/;"	f
isp_ext_system_manual_fpn_CorrCfg_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 isp_ext_system_manual_fpn_CorrCfg_read(HI_VOID)$/;"	f
isp_ext_system_manual_fpn_CorrCfg_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_manual_fpn_CorrCfg_write(HI_U8 data)$/;"	f
isp_ext_system_manual_fpn_opmode_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 isp_ext_system_manual_fpn_opmode_read(HI_VOID)$/;"	f
isp_ext_system_manual_fpn_opmode_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_manual_fpn_opmode_write(HI_U8 data)$/;"	f
isp_ext_system_manual_fpn_strength_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U16 isp_ext_system_manual_fpn_strength_read(HI_VOID)$/;"	f
isp_ext_system_manual_fpn_strength_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_manual_fpn_strength_write(HI_U16 data)$/;"	f
isp_ext_system_manual_fpn_update_read	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline HI_U8 isp_ext_system_manual_fpn_update_read(HI_VOID)$/;"	f
isp_ext_system_manual_fpn_update_write	component/isp/firmware/vreg/arch/hi3518e/isp_ext_config.h	/^static __inline void isp_ext_system_manual_fpn_update_write(HI_U8 data)$/;"	f
isp_irq	component/isp/firmware/drv/isp.c	/^unsigned int      isp_irq = ISP_IRQ_NR;$/;"	v
isp_mod_exit	component/isp/firmware/init/HuaweiLite/isp_init.c	/^void isp_mod_exit(void)$/;"	f
isp_mod_init	component/isp/firmware/init/HuaweiLite/isp_init.c	/^int isp_mod_init(void *pArgs)$/;"	f
key	component/isp/iniparser/dictionary.h	/^	char 		**  key ;	\/** List of string keys *\/$/;"	m	struct:_dictionary_
key	include/dictionary.h	/^	char 		**  key ;	\/** List of string keys *\/$/;"	m	struct:_dictionary_
lane_id	include/hi_mipi.h	/^    short                 lane_id[MIPI_LANE_NUM];   \/* lane_id: -1 - disable *\/$/;"	m	struct:__anon32
lane_id	include/hi_mipi.h	/^    short               lane_id[LVDS_LANE_NUM];     \/* lane_id: -1 - disable *\/$/;"	m	struct:__anon31
layer	sample/hifb/sample_hifb.c	/^    HI_S32 layer;$/;"	m	struct:hiPTHREAD_HIFB_SAMPLE	file:
lcd_drive_capability	init/sdk_init.c	/^static HI_VOID lcd_drive_capability(void)$/;"	f	file:
leade_max	include/hiir.h	/^    unsigned short int leade_max;$/;"	m	struct:__anon43
leade_min	include/hiir.h	/^    unsigned short int leade_min;$/;"	m	struct:__anon43
leading_one_position	component/isp/firmware/src/main/isp_math_utils.c	/^static HI_U8 leading_one_position(const HI_U32 in)$/;"	f	file:
leads_max	include/hiir.h	/^    unsigned short int leads_max;$/;"	m	struct:__anon43
leads_min	include/hiir.h	/^    unsigned short int leads_min;$/;"	m	struct:__anon43
len	include/hi_spi.h	/^	__u32		len;$/;"	m	struct:spi_ioc_transfer
list	component/isp/firmware/drv/isp.h	/^    struct osal_list_head list;$/;"	m	struct:hiISP_STAT_NODE_S	typeref:struct:hiISP_STAT_NODE_S::osal_list_head
list	component/isp/firmware/drv/isp_ext.h	/^    struct osal_list_head list;$/;"	m	struct:hiISP_SYNC_TASK_NODE_S	typeref:struct:hiISP_SYNC_TASK_NODE_S::osal_list_head
list	component/isp/firmware/drv/mod_ext.h	/^    struct osal_list_head list;$/;"	m	struct:hiMPP_MODULE_S	typeref:struct:hiMPP_MODULE_S::osal_list_head
list	include/mod_ext.h	/^    struct osal_list_head list;$/;"	m	struct:hiMPP_MODULE_S	typeref:struct:hiMPP_MODULE_S::osal_list_head
list_add	include/list.h	/^static HPT_INLINE void list_add(struct list_head *_new, struct list_head *head)$/;"	f
list_add_tail	include/list.h	/^static HPT_INLINE void list_add_tail(struct list_head *_new, struct list_head *head)$/;"	f
list_del	include/list.h	/^static HPT_INLINE void list_del(struct list_head *entry)$/;"	f
list_del_init	include/list.h	/^static HPT_INLINE void list_del_init(struct list_head *entry)$/;"	f
list_empty	include/list.h	/^static HPT_INLINE int list_empty(struct list_head *head)$/;"	f
list_entry	include/list.h	134;"	d
list_for_each	include/list.h	137;"	d
list_for_each_safe	include/list.h	140;"	d
list_head	include/list.h	/^struct list_head {$/;"	s
list_move	include/list.h	/^static inline void list_move(struct list_head *list, struct list_head *head)$/;"	f
list_move_tail	include/list.h	/^static inline void list_move_tail(struct list_head *list,$/;"	f
list_splice	include/list.h	/^static HPT_INLINE void list_splice(struct list_head *list, struct list_head *head)$/;"	f
list_splice_init	include/list.h	/^static HPT_INLINE void list_splice_init(struct list_head *list, struct list_head *head)$/;"	f
log16	component/isp/firmware/src/main/isp_math_utils.c	/^HI_U8 log16(HI_U32 arg)$/;"	f
log2_int_to_fixed	component/isp/firmware/src/main/isp_math_utils.c	/^HI_U32 log2_int_to_fixed(const HI_U32 val, const HI_U8 out_precision, const HI_U8 shift_out)$/;"	f
loop_filter_across_slices_enabled_flag	include/hi_comm_venc.h	/^    HI_U32  loop_filter_across_slices_enabled_flag;$/;"	m	struct:hiVENC_PARAM_H265_SLICE_SPLIT_S
lsc_grid_info_default	component/isp/firmware/src/algorithms/lsc_calib_info.h	/^LSC_2D_GRID_S lsc_grid_info_default[HI_LSC_GRID_LIGHT_NUM] =$/;"	v
lsc_update_mode	component/isp/firmware/drv/isp.c	/^HI_U32                  lsc_update_mode = 0;$/;"	v
lumaNREnable	component/isp/firmware/drv/mkp_isp.h	/^	HI_U8    lumaNREnable;$/;"	m	struct:hiISP_NR_REG_CFG_S
lut_b_hor	component/isp/firmware/src/algorithms/isp_cac.c	/^    HI_S16 lut_b_hor[CAC_MAX_LUT_SIZE];    \/\/ Shift table  \/\/ 64 X 8-bit unsigned integer  \/\/ 64 X U1.7$/;"	m	struct:hiISP_CAC_REG_CFG_S	file:
lut_b_ver	component/isp/firmware/src/algorithms/isp_cac.c	/^    HI_S16 lut_b_ver[CAC_MAX_LUT_SIZE];    \/\/ Shift table  \/\/ 64 X 8-bit unsigned integer  \/\/ 64 X U1.7$/;"	m	struct:hiISP_CAC_REG_CFG_S	file:
lut_r_hor	component/isp/firmware/src/algorithms/isp_cac.c	/^    HI_S16 lut_r_hor[CAC_MAX_LUT_SIZE];    \/\/ Shift table  \/\/ 64 X 8-bit unsigned integer  \/\/ 64 X U1.7$/;"	m	struct:hiISP_CAC_REG_CFG_S	file:
lut_r_ver	component/isp/firmware/src/algorithms/isp_cac.c	/^    HI_S16 lut_r_ver[CAC_MAX_LUT_SIZE];    \/\/ Shift table  \/\/ 64 X 8-bit unsigned integer  \/\/ 64 X U1.7$/;"	m	struct:hiISP_CAC_REG_CFG_S	file:
lut_sample_ratio_h	component/isp/firmware/src/algorithms/isp_cac.c	/^    HI_U8 lut_sample_ratio_h;   \/\/ Horizontal sampling ratio of LUT. [0, 10], Power number. \/\/ 4-bit unsigned integer  \/\/ U4.0  $/;"	m	struct:hiISP_CAC_REG_CFG_S	file:
lut_sample_ratio_v	component/isp/firmware/src/algorithms/isp_cac.c	/^    HI_U8 lut_sample_ratio_v;   \/\/ Vertical sampling ratio of LUT. [0, 10] ,Power number.   \/\/ 4-bit unsigned integer  \/\/ U4.0  $/;"	m	struct:hiISP_CAC_REG_CFG_S	file:
lvds_attr	include/hi_mipi.h	/^        lvds_dev_attr_t     lvds_attr;$/;"	m	union:__anon33::__anon34
lvds_bit_endian	include/hi_mipi.h	/^}lvds_bit_endian;$/;"	t	typeref:enum:__anon28
lvds_dev_attr_t	include/hi_mipi.h	/^}lvds_dev_attr_t;$/;"	t	typeref:struct:__anon31
lvds_sync_mode_e	include/hi_mipi.h	/^}lvds_sync_mode_e;$/;"	t	typeref:enum:__anon29
maco_cp	component/isp/iniparser/Makefile	/^define maco_cp$/;"	m
main	component/isp/iniparser/dictionary.c	/^int main(int argc, char *argv[])$/;"	f
main	component/isp/iniparser/strlib.c	/^int main(int argc, char * argv[])$/;"	f
main	tools/rc_attr.c	/^HI_S32 main(int argc, char* argv[])$/;"	f
math_exp2	component/isp/firmware/src/main/isp_math_utils.c	/^HI_U32 math_exp2(HI_U32 val, const unsigned char shift_in, const unsigned char shift_out)$/;"	f
math_log2	component/isp/firmware/src/main/isp_math_utils.c	/^HI_U32 math_log2($/;"	f
matrix_coefficients	include/hi_comm_venc.h	/^	HI_U8  matrix_coefficients; 				   \/* default value: n\/a. [0,255],9~255 is reserved *\/		$/;"	m	struct:hiVENC_PARAM_VUI_VIDEO_SIGNAL_S
maxdc	component/isp/defog/isp_dehaze.h	/^    HI_U16 maxdc;$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
maxdc	include/isp_dehaze.h	/^    HI_U16 maxdc;$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
mdz	include/hi_comm_vpss.h	/^  int  sfs, tfs, mdz, ies;$/;"	m	struct:hiVPSS_GRP_VPPNRS_S
mem_double	component/isp/iniparser/dictionary.c	/^void * mem_double(void * ptr, int size)$/;"	f
minute	include/hi_rtc.h	/^        unsigned int  minute;$/;"	m	struct:__anon45
mipi_attr	include/hi_mipi.h	/^        mipi_dev_attr_t     mipi_attr;$/;"	m	union:__anon33::__anon34
mipi_dev_attr_t	include/hi_mipi.h	/^}mipi_dev_attr_t;$/;"	t	typeref:struct:__anon32
mode	include/hi_rtc.h	/^	temp_sel_mode mode;$/;"	m	struct:__anon47
month	include/hi_rtc.h	/^        unsigned int  month;$/;"	m	struct:__anon45
n	component/isp/iniparser/dictionary.h	/^	int				n ;		\/** Number of entries in dictionary *\/$/;"	m	struct:_dictionary_
n	include/dictionary.h	/^	int				n ;		\/** Number of entries in dictionary *\/$/;"	m	struct:_dictionary_
net_init	sample/HuaweiLite/app_init.c	/^void net_init(void)$/;"	f
net_rmii_mode	init/sdk_init.c	/^static HI_VOID net_rmii_mode(void)$/;"	f	file:
next	include/list.h	/^	struct list_head *next, *prev;$/;"	m	struct:list_head	typeref:struct:list_head::list_head
noise_control	component/isp/firmware/src/algorithms/isp_lsc.c	/^    HI_U32 noise_control[LSC_GRID_POINTS];$/;"	m	struct:hiISP_LSC	file:
num_ticks_poc_diff_one	include/hi_comm_venc.h	/^    HI_U32 num_ticks_poc_diff_one;$/;"	m	struct:hiVENC_PARAM_H265_TIMING_S
num_ticks_poc_diff_one_minus1	include/hi_comm_venc.h	/^    HI_U32 num_ticks_poc_diff_one_minus1;$/;"	m	struct:hiVENC_PARAM_H265_TIME_INFO_S
num_units_in_tick	include/hi_comm_venc.h	/^    HI_S32 num_units_in_tick;                      \/* default value: n\/a. > 0. *\/$/;"	m	struct:hiVENC_PARAM_H265_TIMING_S
num_units_in_tick	include/hi_comm_venc.h	/^    HI_U32 num_units_in_tick;                      \/* default value: n\/a. > 0. *\/$/;"	m	struct:hiVENC_PARAM_H264_VUI_TIME_INFO_S
num_units_in_tick	include/hi_comm_venc.h	/^    HI_U32 num_units_in_tick;                      \/* default value: n\/a. > 0. *\/$/;"	m	struct:hiVENC_PARAM_H265_TIME_INFO_S
options	include/watchdog.h	/^    __u32 options;        \/* Options the card\/driver supports *\/$/;"	m	struct:watchdog_info
output_data_width	include/hi_mipi.h	/^}output_data_width;$/;"	t	typeref:enum:__anon21
output_msb	include/hi_mipi.h	/^}output_msb;$/;"	t	typeref:enum:__anon23
overscan_appropriate_flag	include/hi_comm_venc.h	/^	HI_U8  overscan_appropriate_flag;			  \/* default value: n\/a. *\/$/;"	m	struct:hiVENC_PARAM_VUI_ASPECT_RATIO_S
overscan_info_present_flag	include/hi_comm_venc.h	/^	HI_U8  overscan_info_present_flag;			  \/* default value: 0,just be 0.If 1, oversacan info belows will be encoded into vui. {0,1} *\/$/;"	m	struct:hiVENC_PARAM_VUI_ASPECT_RATIO_S
pCalibcoef	component/isp/include/hi_comm_sns.h	/^	HI_FLOAT (*pCalibcoef)[HI_ISP_NR_CALIB_COEF_COL];$/;"	m	struct:hiISP_NR_CABLI_PARA_S
pCalibcoef	include/hi_comm_sns.h	/^	HI_FLOAT (*pCalibcoef)[HI_ISP_NR_CALIB_COEF_COL];$/;"	m	struct:hiISP_NR_CABLI_PARA_S
pCallBack	component/isp/firmware/drv/mkp_sys.h	/^    HI_S32      (*pCallBack)(HI_S32 s32DevId, HI_S32 s32ChnId, HI_BOOL bBlock,$/;"	m	struct:hiBIND_RECEIVER_INFO_S
pDCFInfoVirAddr	component/isp/firmware/drv/isp.h	/^    ISP_DCF_INFO_S      *pDCFInfoVirAddr;$/;"	m	struct:hiISP_DRV_CTX_S
pData	component/isp/firmware/drv/mod_ext.h	/^    HI_VOID *pData;$/;"	m	struct:hiMPP_MODULE_S
pData	include/hi_comm_video.h	/^    HI_VOID* pData;                \/* Address of Bitmap's data *\/$/;"	m	struct:hiBITMAP_S
pData	include/mod_ext.h	/^    HI_VOID *pData;$/;"	m	struct:hiMPP_MODULE_S
pDstSurface	include/hi_tde_type.h	/^	TDE2_SURFACE_S *pDstSurface;$/;"	m	struct:hiTDE_SURFACE_LIST_S
pFp	sample/ive/sample/sample_ive_md.c	/^	FILE *pFp;$/;"	m	struct:hiSAMPLE_IVE_MD_S	file:
pFpDst	sample/ive/sample/sample_ive_canny.c	/^	FILE *pFpDst;$/;"	m	struct:hiSAMPLE_IVE_CANNY_INFO_S	file:
pFpDst	sample/ive/sample/sample_ive_test_memory.c	/^	FILE *pFpDst;$/;"	m	struct:hiTEST_MEMORY_S	file:
pFpDstH1	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^	FILE *pFpDstH1;$/;"	m	struct:hiSAMPLE_IVE_SOBEL_S	file:
pFpDstH2	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^	FILE *pFpDstH2;$/;"	m	struct:hiSAMPLE_IVE_SOBEL_S	file:
pFpDstV1	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^	FILE *pFpDstV1;$/;"	m	struct:hiSAMPLE_IVE_SOBEL_S	file:
pFpDstV2	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^	FILE *pFpDstV2;$/;"	m	struct:hiSAMPLE_IVE_SOBEL_S	file:
pFpSrc	sample/ive/sample/sample_ive_canny.c	/^	FILE *pFpSrc;$/;"	m	struct:hiSAMPLE_IVE_CANNY_INFO_S	file:
pFpSrc	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^	FILE *pFpSrc;$/;"	m	struct:hiSAMPLE_IVE_SOBEL_S	file:
pFpSrc	sample/ive/sample/sample_ive_test_memory.c	/^	FILE *pFpSrc;$/;"	m	struct:hiTEST_MEMORY_S	file:
pFrameSupplementVirAddr	include/hi_comm_video.h	/^    HI_VOID* pFrameSupplementVirAddr;$/;"	m	struct:hiVIDEO_SUPPLEMENT_S
pFuncGainCallBack	include/hi_comm_aio.h	/^typedef HI_S32 (*pFuncGainCallBack)(HI_S32 s32SetGain);$/;"	t
pGbAvg	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^    HI_U16 pGbAvg[MAX_BLK_NUM];$/;"	m	struct:hiISP_GREEN_EQUALIZATION_S	file:
pGdiffBuf	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^	HI_U32 *pGdiffBuf;$/;"	m	struct:hiISP_GREEN_EQUALIZATION_S	file:
pGiveBindCallBack	component/isp/firmware/drv/mkp_sys.h	/^    HI_S32      (*pGiveBindCallBack)(HI_S32 s32DevId, HI_S32 s32ChnId, MPP_BIND_SRC_S *pstBindSend);$/;"	m	struct:hiBIND_SENDER_INFO_S
pGrAvg	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^	HI_U16 pGrAvg[MAX_BLK_NUM];$/;"	m	struct:hiISP_GREEN_EQUALIZATION_S	file:
pHeaderVirAddr	include/hi_comm_video.h	/^    HI_VOID*        pHeaderVirAddr[3];$/;"	m	struct:hiVIDEO_FRAME_S
pIspInfoVirAddr	include/hi_comm_video.h	/^    HI_VOID* pIspInfoVirAddr;$/;"	m	struct:hiVIDEO_SUPPLEMENT_S
pJpegDcfVirAddr	include/hi_comm_video.h	/^    HI_VOID* pJpegDcfVirAddr;$/;"	m	struct:hiVIDEO_SUPPLEMENT_S
pNrS	include/hi_comm_vpss.h	/^    VPSS_GRP_VPPNRS_S *pNrS;$/;"	m	struct:hiVPSS_GRP_LEVEL2_PARAM_S
pNrX	include/hi_comm_vpss.h	/^    VPSS_GRP_VPPNRX_S *pNrX;$/;"	m	struct:hiVPSS_GRP_LEVEL2_PARAM_S
pNrZ	include/hi_comm_vpss.h	/^    VPSS_GRP_VPPNRZ_S *pNrZ;$/;"	m	struct:hiVPSS_GRP_LEVEL2_PARAM_S
pProcVirtAddr	component/isp/firmware/drv/mkp_isp.h	/^    HI_VOID *pProcVirtAddr;$/;"	m	struct:hiISP_PROC_MEM_S
pRGBBuffer	sample/common/loadbmp.h	/^    HI_U8 *   pRGBBuffer;   \/* in\/out *\/$/;"	m	struct:tag_OSD_Logo
pRcAttr	include/hi_comm_rc.h	/^    HI_VOID*       pRcAttr ;        \/*the rc attribute which could be specified by user*\/$/;"	m	struct:hiVENC_RC_ATTR_S
pRcParam	include/hi_comm_rc.h	/^    HI_VOID* pRcParam;                      \/*RC parameter which could be specified by usrer*\/$/;"	m	struct:hiVENC_RC_PARAM_S
pResetCallBack	component/isp/firmware/drv/mkp_sys.h	/^    HI_S32      (*pResetCallBack)(HI_S32 s32DevId, HI_S32 s32ChnId, HI_VOID *pvData);$/;"	m	struct:hiBIND_RECEIVER_INFO_S
pStatVirtAddr	component/isp/firmware/src/arch/hi3518e/isp_statistics.c	/^    HI_VOID        *pStatVirtAddr;$/;"	m	struct:hiISP_STA_S	file:
pStream	include/hi_comm_aio.h	/^    HI_U8 *pStream;         \/* the virtual address of stream *\/ $/;"	m	struct:hiAUDIO_STREAM_S
pUserAddr	include/hi_comm_venc.h	/^    HI_VOID *pUserAddr;$/;"	m	struct:hiVENC_STREAM_BUF_INFO_S
pUserPageAddr	tools/vpss_chn_dump.c	/^static HI_CHAR* pUserPageAddr[2] = {HI_NULL,HI_NULL};$/;"	v	file:
pUserPageAddr	tools/vpss_src_dump.c	/^static HI_CHAR* pUserPageAddr[2] = {HI_NULL, HI_NULL};$/;"	v	file:
pValue	include/hi_comm_adec.h	/^    HI_VOID       *pValue; $/;"	m	struct:hiADEC_CH_ATTR_S
pValue	include/hi_comm_aenc.h	/^    HI_VOID             *pValue;  \/*point to attribute of definite audio encoder*\/       $/;"	m	struct:hiAENC_CHN_ATTR_S
pVersion	component/isp/firmware/drv/mod_ext.h	/^    HI_CHAR *pVersion;$/;"	m	struct:hiMPP_MODULE_S
pVersion	include/mod_ext.h	/^    HI_CHAR *pVersion;$/;"	m	struct:hiMPP_MODULE_S
pVirAddr	component/isp/firmware/drv/acm_ext.h	/^    HI_VOID*    pVirAddr    ;$/;"	m	struct:__anon91
pVirAddr	component/isp/firmware/drv/isp.h	/^    HI_VOID *pVirAddr;$/;"	m	struct:hiISP_STAT_BUF_S
pVirAddr	component/isp/firmware/drv/mkp_sys.h	/^    HI_VOID *pVirAddr;$/;"	m	struct:hiSYS_MEM_CACHE_INFO_S
pVirAddr	include/hi_comm_aio.h	/^    HI_VOID *pVirAddr[2];$/;"	m	struct:hiAUDIO_FRAME_S
pVirAddr	include/hi_comm_video.h	/^    HI_VOID*        pVirAddr[3];$/;"	m	struct:hiVIDEO_FRAME_S
pVirAddr	tools/vou_chn_dump.c	/^    HI_U8*   pVirAddr;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
pVirAddr	tools/vou_screen_dump.c	/^    HI_U8*   pVirAddr;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
pVirAddr	tools/vpss_chn_dump.c	/^    HI_U8*   pVirAddr;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
pVirAddr	tools/vpss_src_dump.c	/^    HI_U8*   pVirAddr;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
pVirtAddr	component/isp/firmware/drv/mkp_isp.h	/^    HI_VOID *pVirtAddr;                 \/* (ISP_STAT_S *) *\/$/;"	m	struct:hiISP_STAT_INFO_S
pVirtAddr	component/isp/firmware/drv/mkp_isp.h	/^    HI_VOID *pVirtAddr; $/;"	m	struct:hiISP_STAT_SHADOW_MEM_S
pad	include/hi_spi.h	/^	__u32		pad;$/;"	m	struct:spi_ioc_transfer
pcName	component/isp/sensor/aptina_9m034/m034_cmos.c	/^static char pcName[PATHLEN_MAX] = "configs\/9m034_cfg.ini";$/;"	v	file:
pcName	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^static char pcName[PATHLEN_MAX] = "configs\/ar0230_cfg.ini";$/;"	v	file:
pcName	component/isp/sensor/ar0130/ar0130_cmos.c	/^static char pcName[PATHLEN_MAX] = "configs\/ar0130_cfg.ini";$/;"	v	file:
pcName	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^static char pcName[PATHLEN_MAX] = "configs\/ov2718_cfg.ini";$/;"	v	file:
pcName	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^static char pcName[PATHLEN_MAX] = "configs\/ov9712_cfg.ini";$/;"	v	file:
pcName	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^static char pcName[PATHLEN_MAX] = "configs\/ov9732_cfg.ini";$/;"	v	file:
pcName	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^static char pcName[PATHLEN_MAX] = "configs\/ov9750_cfg.ini";$/;"	v	file:
pcName	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^static char pcName[PATHLEN_MAX] = "configs\/ov9752_cfg.ini";$/;"	v	file:
pcName	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^static char pcName[PATHLEN_MAX] = "configs\/mn34222_cfg.ini";$/;"	v	file:
pcName	component/isp/sensor/sony_imx222/imx222_cmos.c	/^static char pcName[PATHLEN_MAX] = "configs\/imx222_cfg.ini";$/;"	v	file:
pcProcBuff	component/isp/include/hi_comm_3a.h	/^    HI_CHAR *pcProcBuff;$/;"	m	struct:hiISP_CTRL_PROC_WRITE_S
pcProcBuff	include/hi_comm_3a.h	/^    HI_CHAR *pcProcBuff;$/;"	m	struct:hiISP_CTRL_PROC_WRITE_S
pcallback	include/hi_comm_aio.h	/^    pFuncGainCallBack pcallback;    \/* the callback function pointer of CODEC gain adjustment *\/$/;"	m	struct:hiAI_HDR_CONFIG_S
pcm_enabled_flag	include/hi_comm_venc.h	/^    HI_U32  pcm_enabled_flag;                       \/*default: HI_FALSE, enable ipcm*\/$/;"	m	struct:hiVENC_PARAM_H265_PU_S
pcm_enabled_flag	include/hi_comm_venc.h	/^    HI_U32  pcm_enabled_flag;               \/*default: HI_TRUE, enable ipcm*\/$/;"	m	struct:hiVENC_PARAM_H265_INTRA_PRED_S
pcm_loop_filter_disabled_flag	include/hi_comm_venc.h	/^    HI_U32  pcm_loop_filter_disabled_flag;$/;"	m	struct:hiVENC_PARAM_H265_PU_S
pdRotX	include/hi_comm_vi.h	/^	HI_DOUBLE     *pdRotX;		\/* Pointer to the x-axis angler velocity array *\/$/;"	m	struct:hiVI_DIS_GYRO_DATA_S
pdRotY	include/hi_comm_vi.h	/^	HI_DOUBLE     *pdRotY;		\/* Pointer to the y-axis angler velocity array *\/$/;"	m	struct:hiVI_DIS_GYRO_DATA_S
pdRotZ	include/hi_comm_vi.h	/^	HI_DOUBLE     *pdRotZ;		\/* Pointer to the z-axis angler velocity array *\/$/;"	m	struct:hiVI_DIS_GYRO_DATA_S
pfd	sample/common/sample_comm_audio.c	/^    FILE*    pfd;$/;"	m	struct:tagSAMPLE_AENC_S	file:
pfd	sample/common/sample_comm_audio.c	/^    FILE* pfd;$/;"	m	struct:tagSAMPLE_ADEC_S	file:
pfd	tools/vpss_chn_dump.c	/^static FILE* pfd = HI_NULL;$/;"	v	file:
pfd	tools/vpss_src_dump.c	/^FILE* pfd = HI_NULL;$/;"	v
pfnCloseDecoder	include/hi_comm_adec.h	/^    HI_S32          (*pfnCloseDecoder)(HI_VOID *pDecoder); $/;"	m	struct:hiADEC_DECODER_S
pfnCloseEncoder	include/hi_comm_aenc.h	/^    HI_S32          (*pfnCloseEncoder)(HI_VOID *pEncoder);$/;"	m	struct:hiAENC_ENCODER_S
pfnDecodeFrm	include/hi_comm_adec.h	/^    HI_S32          (*pfnDecodeFrm)(HI_VOID *pDecoder, HI_U8 **pu8Inbuf,HI_S32 *ps32LeftByte,$/;"	m	struct:hiADEC_DECODER_S
pfnEncodeFrm	include/hi_comm_aenc.h	/^    HI_S32          (*pfnEncodeFrm)(HI_VOID *pEncoder, const AUDIO_FRAME_S *pstData,$/;"	m	struct:hiAENC_ENCODER_S
pfnExit	component/isp/firmware/drv/mod_ext.h	/^    FN_MOD_Exit         *pfnExit;$/;"	m	struct:hiMPP_MODULE_S
pfnExit	include/mod_ext.h	/^    FN_MOD_Exit         *pfnExit;$/;"	m	struct:hiMPP_MODULE_S
pfnGetBindbyDest	component/isp/firmware/drv/sys_ext.h	/^    HI_S32 (*pfnGetBindbyDest)(MPP_CHN_S *pstDestChn,MPP_CHN_S *pstSrcChn);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnGetBindbySrc	component/isp/firmware/drv/sys_ext.h	/^    HI_S32 (*pfnGetBindbySrc)(MPP_CHN_S *pstSrcChn,MPP_BIND_SRC_S *pstBindSrc);    $/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnGetFrmInfo	include/hi_comm_adec.h	/^    HI_S32          (*pfnGetFrmInfo)(HI_VOID *pDecoder, HI_VOID *pInfo);$/;"	m	struct:hiADEC_DECODER_S
pfnGetGyroDataCallback	include/hi_comm_vi.h	/^   HI_S32 (*pfnGetGyroDataCallback)(HI_U64 u64BeginPts , HI_U64 u64EndPts, VI_DIS_GYRO_DATA_S* pstDISGyroData);$/;"	m	struct:hiVI_DIS_CALLBACK_S
pfnGetMemDdr	component/isp/firmware/drv/sys_ext.h	/^    HI_S32 (*pfnGetMemDdr)(MPP_CHN_S *pstChn,MPP_SYS_DDR_NAME_S *pstMemDdr);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnGetMemIndex	component/isp/firmware/drv/sys_ext.h	/^    HI_S32 (*pfnGetMemIndex)(HI_U32 u32PhyAddr,HI_U32 *pu32MemIndex);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnGetMmzName	component/isp/firmware/drv/sys_ext.h	/^    HI_S32 (*pfnGetMmzName)(MPP_CHN_S *pstChn,HI_VOID **ppMmzName);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnGetSpinRec	component/isp/firmware/drv/sys_ext.h	/^	HI_S32 (*pfnGetSpinRec)(HI_U32 *u32SpinRec);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnISPRegisterBusCallBack	component/isp/firmware/drv/isp_ext.h	/^    HI_S32  (*pfnISPRegisterBusCallBack) (HI_S32 IspDev, ISP_BUS_TYPE_E enType, ISP_BUS_CALLBACK_S *pstBusCb);$/;"	m	struct:hiISP_EXPORT_FUNC_S
pfnISPRegisterPirisCallBack	component/isp/firmware/drv/isp_ext.h	/^    HI_S32  (*pfnISPRegisterPirisCallBack) (HI_S32 IspDev, ISP_PIRIS_CALLBACK_S *pstPirisCb);$/;"	m	struct:hiISP_EXPORT_FUNC_S
pfnISPWriteI2CData	component/isp/firmware/drv/isp_ext.h	/^    HI_S32  (*pfnISPWriteI2CData) (HI_U8 u8DevAddr, HI_U32 u32RegAddr,$/;"	m	struct:hiISP_BUS_CALLBACK_S
pfnISPWriteSSPData	component/isp/firmware/drv/isp_ext.h	/^    HI_S32  (*pfnISPWriteSSPData) (HI_U32 u32DevAddr, HI_U32 u32DevAddrByteNum,$/;"	m	struct:hiISP_BUS_CALLBACK_S
pfnISP_GetDCFInfo	component/isp/firmware/drv/isp_ext.h	/^    HI_S32  (*pfnISP_GetDCFInfo)(ISP_DEV IspDev,ISP_DCF_INFO_S *pstIspDCF);$/;"	m	struct:hiISP_EXPORT_FUNC_S
pfnInit	component/isp/firmware/drv/mod_ext.h	/^    FN_MOD_Init         *pfnInit;$/;"	m	struct:hiMPP_MODULE_S
pfnInit	include/mod_ext.h	/^    FN_MOD_Init         *pfnInit;$/;"	m	struct:hiMPP_MODULE_S
pfnIspSyncTskCallBack	component/isp/firmware/drv/isp_ext.h	/^    HI_S32 ( *pfnIspSyncTskCallBack ) (HI_U64 u64Data);$/;"	m	struct:hiISP_SYNC_TASK_NODE_S
pfnNotify	component/isp/firmware/drv/mod_ext.h	/^    FN_MOD_Notify       *pfnNotify;$/;"	m	struct:hiMPP_MODULE_S
pfnNotify	include/mod_ext.h	/^    FN_MOD_Notify       *pfnNotify;$/;"	m	struct:hiMPP_MODULE_S
pfnOpenDecoder	include/hi_comm_adec.h	/^    HI_S32          (*pfnOpenDecoder)(HI_VOID *pDecoderAttr, HI_VOID **ppDecoder); \/*struct ppDecoder is packed by user,user malloc and free memory for this struct *\/$/;"	m	struct:hiADEC_DECODER_S
pfnOpenEncoder	include/hi_comm_aenc.h	/^    HI_S32          (*pfnOpenEncoder)(HI_VOID *pEncoderAttr, HI_VOID **ppEncoder); \/* pEncoder is the handle to control the encoder *\/$/;"	m	struct:hiAENC_ENCODER_S
pfnQueryState	component/isp/firmware/drv/mod_ext.h	/^    FN_MOD_QueryState   *pfnQueryState;$/;"	m	struct:hiMPP_MODULE_S
pfnQueryState	include/mod_ext.h	/^    FN_MOD_QueryState   *pfnQueryState;$/;"	m	struct:hiMPP_MODULE_S
pfnReleaseGyroDataCallback	include/hi_comm_vi.h	/^   HI_S32 (*pfnReleaseGyroDataCallback)(HI_VOID);	$/;"	m	struct:hiVI_DIS_CALLBACK_S
pfnResetDecoder	include/hi_comm_adec.h	/^    HI_S32          (*pfnResetDecoder)(HI_VOID *pDecoder);$/;"	m	struct:hiADEC_DECODER_S
pfnSYSGetChipId	component/isp/firmware/drv/sys_ext.h	/^    HI_U32  (*pfnSYSGetChipId)  (HI_VOID);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSYSGetEfuseAddr	component/isp/firmware/drv/sys_ext.h	/^    HI_U32  (*pfnSYSGetEfuseAddr)  (HI_VOID);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSYSGetFullChipId	component/isp/firmware/drv/sys_ext.h	/^    HI_S32  (*pfnSYSGetFullChipId)  (HI_U32 *pu32ChipId);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSYSGetLocalTimeStamp	component/isp/firmware/drv/sys_ext.h	/^    HI_U64  (*pfnSYSGetLocalTimeStamp)  (HI_VOID);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSYSGetNowString	component/isp/firmware/drv/sys_ext.h	/^    HI_S32  (*pfnSYSGetNowString)(HI_U8 *pu8NowTime);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSYSGetSchedClock	component/isp/firmware/drv/sys_ext.h	/^	HI_U64  (*pfnSYSGetSchedClock)  (HI_VOID);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSYSGetTimeStamp	component/isp/firmware/drv/sys_ext.h	/^    HI_U64  (*pfnSYSGetTimeStamp)  (HI_VOID);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSYSGetTimeZone	component/isp/firmware/drv/sys_ext.h	/^	HI_S32  (*pfnSYSGetTimeZone)(HI_S32 *ps32TimeZone);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSYSSyncTimeStamp	component/isp/firmware/drv/sys_ext.h	/^    HI_VOID (*pfnSYSSyncTimeStamp) (HI_U64 u64Base, HI_BOOL bInit);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSysDrvIoCtrl	component/isp/firmware/drv/sys_ext.h	/^    HI_S32  (*pfnSysDrvIoCtrl)     (MPP_CHN_S *pstMppChn, SYS_FUNC_E enFuncId, HI_VOID *pIoArgs);    $/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSysGetChipVersion	component/isp/firmware/drv/sys_ext.h	/^    HI_U32  (*pfnSysGetChipVersion)(HI_VOID);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSysGetScaleCoef	component/isp/firmware/drv/sys_ext.h	/^	HI_U32  (*pfnSysGetScaleCoef) (MOD_ID_E enModId,  HI_VOID* pstScaleCoefOpt, HI_VOID* pvRate, HI_VOID* pvCfg);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSysGetStride	component/isp/firmware/drv/sys_ext.h	/^    HI_S32  (*pfnSysGetStride)     (HI_U32 u32Width, HI_U32 *pu32Stride);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSysGetVRegAddr	component/isp/firmware/drv/sys_ext.h	/^    HI_U32  (*pfnSysGetVRegAddr)  (HI_VOID);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSysRegisterReceiver	component/isp/firmware/drv/sys_ext.h	/^    HI_S32  (*pfnSysRegisterReceiver)   (BIND_RECEIVER_INFO_S *pstInfo);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSysRegisterSender	component/isp/firmware/drv/sys_ext.h	/^    HI_S32  (*pfnSysRegisterSender)     (BIND_SENDER_INFO_S *pstInfo);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSysResetData	component/isp/firmware/drv/sys_ext.h	/^    HI_S32  (*pfnSysResetData)     (MOD_ID_E enModId, HI_S32 s32DevId, $/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSysSendData	component/isp/firmware/drv/sys_ext.h	/^    HI_S32  (*pfnSysSendData)      (MOD_ID_E enModId, HI_S32 s32DevId, HI_S32 s32ChnId, HI_BOOL bBlock, $/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSysUnRegisterReceiver	component/isp/firmware/drv/sys_ext.h	/^    HI_S32  (*pfnSysUnRegisterReceiver) (MOD_ID_E enModId);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSysUnRegisterSender	component/isp/firmware/drv/sys_ext.h	/^    HI_S32  (*pfnSysUnRegisterSender)   (MOD_ID_E enModId);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSysVRegRead	component/isp/firmware/drv/sys_ext.h	/^    HI_U32  (*pfnSysVRegRead)  (HI_U32 u32Addr, HI_U32 u32Bytes);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnSysVRegWrite	component/isp/firmware/drv/sys_ext.h	/^    HI_S32  (*pfnSysVRegWrite)  (HI_U32 u32Addr, HI_U32 u32Value, HI_U32 u32Bytes);$/;"	m	struct:hiSYS_EXPORT_FUNC_S
pfnVerChecker	component/isp/firmware/drv/mod_ext.h	/^    FN_MOD_VerChecker   *pfnVerChecker;$/;"	m	struct:hiMPP_MODULE_S
pfnVerChecker	include/mod_ext.h	/^    FN_MOD_VerChecker   *pfnVerChecker;$/;"	m	struct:hiMPP_MODULE_S
pfn_ae_ctrl	component/isp/include/hi_comm_3a.h	/^    HI_S32 (*pfn_ae_ctrl)(HI_S32 s32Handle, HI_U32 u32Cmd, HI_VOID *pValue);$/;"	m	struct:hiISP_AE_EXP_FUNC_S
pfn_ae_ctrl	include/hi_comm_3a.h	/^    HI_S32 (*pfn_ae_ctrl)(HI_S32 s32Handle, HI_U32 u32Cmd, HI_VOID *pValue);$/;"	m	struct:hiISP_AE_EXP_FUNC_S
pfn_ae_exit	component/isp/include/hi_comm_3a.h	/^    HI_S32 (*pfn_ae_exit)(HI_S32 s32Handle);$/;"	m	struct:hiISP_AE_EXP_FUNC_S
pfn_ae_exit	include/hi_comm_3a.h	/^    HI_S32 (*pfn_ae_exit)(HI_S32 s32Handle);$/;"	m	struct:hiISP_AE_EXP_FUNC_S
pfn_ae_init	component/isp/include/hi_comm_3a.h	/^    HI_S32 (*pfn_ae_init)(HI_S32 s32Handle, const ISP_AE_PARAM_S *pstAeParam);$/;"	m	struct:hiISP_AE_EXP_FUNC_S
pfn_ae_init	include/hi_comm_3a.h	/^    HI_S32 (*pfn_ae_init)(HI_S32 s32Handle, const ISP_AE_PARAM_S *pstAeParam);$/;"	m	struct:hiISP_AE_EXP_FUNC_S
pfn_ae_run	component/isp/include/hi_comm_3a.h	/^    HI_S32 (*pfn_ae_run)(HI_S32 s32Handle,$/;"	m	struct:hiISP_AE_EXP_FUNC_S
pfn_ae_run	include/hi_comm_3a.h	/^    HI_S32 (*pfn_ae_run)(HI_S32 s32Handle,$/;"	m	struct:hiISP_AE_EXP_FUNC_S
pfn_af_ctrl	component/isp/include/hi_comm_3a.h	/^    HI_S32 (*pfn_af_ctrl)(HI_S32 s32Handle, HI_U32 u32Cmd, HI_VOID *pValue);$/;"	m	struct:hiISP_AF_EXP_FUNC_S
pfn_af_ctrl	include/hi_comm_3a.h	/^    HI_S32 (*pfn_af_ctrl)(HI_S32 s32Handle, HI_U32 u32Cmd, HI_VOID *pValue);$/;"	m	struct:hiISP_AF_EXP_FUNC_S
pfn_af_exit	component/isp/include/hi_comm_3a.h	/^    HI_S32 (*pfn_af_exit)(HI_S32 s32Handle);$/;"	m	struct:hiISP_AF_EXP_FUNC_S
pfn_af_exit	include/hi_comm_3a.h	/^    HI_S32 (*pfn_af_exit)(HI_S32 s32Handle);$/;"	m	struct:hiISP_AF_EXP_FUNC_S
pfn_af_init	component/isp/include/hi_comm_3a.h	/^    HI_S32 (*pfn_af_init)(HI_S32 s32Handle, const ISP_AF_PARAM_S *pstAfParam);$/;"	m	struct:hiISP_AF_EXP_FUNC_S
pfn_af_init	include/hi_comm_3a.h	/^    HI_S32 (*pfn_af_init)(HI_S32 s32Handle, const ISP_AF_PARAM_S *pstAfParam);$/;"	m	struct:hiISP_AF_EXP_FUNC_S
pfn_af_run	component/isp/include/hi_comm_3a.h	/^    HI_S32 (*pfn_af_run)(HI_S32 s32Handle,$/;"	m	struct:hiISP_AF_EXP_FUNC_S
pfn_af_run	include/hi_comm_3a.h	/^    HI_S32 (*pfn_af_run)(HI_S32 s32Handle,$/;"	m	struct:hiISP_AF_EXP_FUNC_S
pfn_alg_ctrl	component/isp/firmware/src/main/isp_main.h	/^    HI_S32 (*pfn_alg_ctrl)(ISP_DEV IspDev, HI_U32 u32Cmd, HI_VOID *pValue);$/;"	m	struct:hiISP_ALG_FUNC_S
pfn_alg_exit	component/isp/firmware/src/main/isp_main.h	/^    HI_S32 (*pfn_alg_exit)(ISP_DEV IspDev);$/;"	m	struct:hiISP_ALG_FUNC_S
pfn_alg_init	component/isp/firmware/src/main/isp_main.h	/^    HI_S32 (*pfn_alg_init)(ISP_DEV IspDev);$/;"	m	struct:hiISP_ALG_FUNC_S
pfn_alg_run	component/isp/firmware/src/main/isp_main.h	/^    HI_S32 (*pfn_alg_run)(ISP_DEV IspDev,$/;"	m	struct:hiISP_ALG_FUNC_S
pfn_awb_ctrl	component/isp/include/hi_comm_3a.h	/^    HI_S32 (*pfn_awb_ctrl)(HI_S32 s32Handle, HI_U32 u32Cmd, HI_VOID *pValue);$/;"	m	struct:hiISP_AWB_EXP_FUNC_S
pfn_awb_ctrl	include/hi_comm_3a.h	/^    HI_S32 (*pfn_awb_ctrl)(HI_S32 s32Handle, HI_U32 u32Cmd, HI_VOID *pValue);$/;"	m	struct:hiISP_AWB_EXP_FUNC_S
pfn_awb_exit	component/isp/include/hi_comm_3a.h	/^    HI_S32 (*pfn_awb_exit)(HI_S32 s32Handle);$/;"	m	struct:hiISP_AWB_EXP_FUNC_S
pfn_awb_exit	include/hi_comm_3a.h	/^    HI_S32 (*pfn_awb_exit)(HI_S32 s32Handle);$/;"	m	struct:hiISP_AWB_EXP_FUNC_S
pfn_awb_init	component/isp/include/hi_comm_3a.h	/^    HI_S32 (*pfn_awb_init)(HI_S32 s32Handle, const ISP_AWB_PARAM_S *pstAwbParam);$/;"	m	struct:hiISP_AWB_EXP_FUNC_S
pfn_awb_init	include/hi_comm_3a.h	/^    HI_S32 (*pfn_awb_init)(HI_S32 s32Handle, const ISP_AWB_PARAM_S *pstAwbParam);$/;"	m	struct:hiISP_AWB_EXP_FUNC_S
pfn_awb_run	component/isp/include/hi_comm_3a.h	/^    HI_S32 (*pfn_awb_run)(HI_S32 s32Handle,$/;"	m	struct:hiISP_AWB_EXP_FUNC_S
pfn_awb_run	include/hi_comm_3a.h	/^    HI_S32 (*pfn_awb_run)(HI_S32 s32Handle,$/;"	m	struct:hiISP_AWB_EXP_FUNC_S
pfn_cmos_ae_fswdr_attr_set	component/isp/3a/include/hi_ae_comm.h	/^    HI_VOID(*pfn_cmos_ae_fswdr_attr_set)(AE_FSWDR_ATTR_S *pstAeFSWDRAttr);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_cmos_ae_fswdr_attr_set	include/hi_ae_comm.h	/^    HI_VOID(*pfn_cmos_ae_fswdr_attr_set)(AE_FSWDR_ATTR_S *pstAeFSWDRAttr);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_cmos_again_calc_table	component/isp/3a/include/hi_ae_comm.h	/^    HI_VOID (*pfn_cmos_again_calc_table)(HI_U32 *pu32AgainLin, HI_U32 *pu32AgainDb);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_cmos_again_calc_table	include/hi_ae_comm.h	/^    HI_VOID (*pfn_cmos_again_calc_table)(HI_U32 *pu32AgainLin, HI_U32 *pu32AgainDb);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_cmos_dgain_calc_table	component/isp/3a/include/hi_ae_comm.h	/^    HI_VOID (*pfn_cmos_dgain_calc_table)(HI_U32 *pu32DgainLin, HI_U32 *pu32DgainDb);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_cmos_dgain_calc_table	include/hi_ae_comm.h	/^    HI_VOID (*pfn_cmos_dgain_calc_table)(HI_U32 *pu32DgainLin, HI_U32 *pu32DgainDb);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_cmos_fps_set	component/isp/3a/include/hi_ae_comm.h	/^    HI_VOID(*pfn_cmos_fps_set)(HI_FLOAT f32Fps, AE_SENSOR_DEFAULT_S *pstAeSnsDft);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_cmos_fps_set	include/hi_ae_comm.h	/^    HI_VOID(*pfn_cmos_fps_set)(HI_FLOAT f32Fps, AE_SENSOR_DEFAULT_S *pstAeSnsDft);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_cmos_gains_update	component/isp/3a/include/hi_ae_comm.h	/^    HI_VOID(*pfn_cmos_gains_update)(HI_U32 u32Again, HI_U32 u32Dgain);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_cmos_gains_update	include/hi_ae_comm.h	/^    HI_VOID(*pfn_cmos_gains_update)(HI_U32 u32Again, HI_U32 u32Dgain);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_cmos_get_ae_default	component/isp/3a/include/hi_ae_comm.h	/^    HI_S32(*pfn_cmos_get_ae_default)(AE_SENSOR_DEFAULT_S *pstAeSnsDft);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_cmos_get_ae_default	include/hi_ae_comm.h	/^    HI_S32(*pfn_cmos_get_ae_default)(AE_SENSOR_DEFAULT_S *pstAeSnsDft);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_cmos_get_awb_default	component/isp/3a/include/hi_awb_comm.h	/^    HI_S32(*pfn_cmos_get_awb_default)(AWB_SENSOR_DEFAULT_S *pstAwbSnsDft);$/;"	m	struct:hiAWB_SENSOR_EXP_FUNC_S
pfn_cmos_get_awb_default	include/hi_awb_comm.h	/^    HI_S32(*pfn_cmos_get_awb_default)(AWB_SENSOR_DEFAULT_S *pstAwbSnsDft);$/;"	m	struct:hiAWB_SENSOR_EXP_FUNC_S
pfn_cmos_get_inttime_max	component/isp/3a/include/hi_ae_comm.h	/^    HI_VOID (*pfn_cmos_get_inttime_max)(HI_U32 u32Ratio, HI_U32 *pu32IntTimeMax);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_cmos_get_inttime_max	include/hi_ae_comm.h	/^    HI_VOID (*pfn_cmos_get_inttime_max)(HI_U32 u32Ratio, HI_U32 *pu32IntTimeMax);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_cmos_get_isp_black_level	component/isp/include/hi_comm_sns.h	/^    HI_U32(*pfn_cmos_get_isp_black_level)(ISP_CMOS_BLACK_LEVEL_S *pstBlackLevel);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_get_isp_black_level	include/hi_comm_sns.h	/^    HI_U32(*pfn_cmos_get_isp_black_level)(ISP_CMOS_BLACK_LEVEL_S *pstBlackLevel);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_get_isp_default	component/isp/include/hi_comm_sns.h	/^    HI_U32(*pfn_cmos_get_isp_default)(ISP_CMOS_DEFAULT_S *pstDef);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_get_isp_default	include/hi_comm_sns.h	/^    HI_U32(*pfn_cmos_get_isp_default)(ISP_CMOS_DEFAULT_S *pstDef);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_get_sns_reg_info	component/isp/include/hi_comm_sns.h	/^    HI_U32(*pfn_cmos_get_sns_reg_info)(ISP_SNS_REGS_INFO_S *pstSnsRegsInfo);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_get_sns_reg_info	include/hi_comm_sns.h	/^    HI_U32(*pfn_cmos_get_sns_reg_info)(ISP_SNS_REGS_INFO_S *pstSnsRegsInfo);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_inttime_update	component/isp/3a/include/hi_ae_comm.h	/^    HI_VOID(*pfn_cmos_inttime_update)(HI_U32 u32IntTime);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_cmos_inttime_update	include/hi_ae_comm.h	/^    HI_VOID(*pfn_cmos_inttime_update)(HI_U32 u32IntTime);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_cmos_sensor_exit	component/isp/include/hi_comm_sns.h	/^    HI_VOID(*pfn_cmos_sensor_exit)(HI_VOID);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_sensor_exit	include/hi_comm_sns.h	/^    HI_VOID(*pfn_cmos_sensor_exit)(HI_VOID);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_sensor_global_init	component/isp/include/hi_comm_sns.h	/^    HI_VOID(*pfn_cmos_sensor_global_init)(HI_VOID);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_sensor_global_init	include/hi_comm_sns.h	/^    HI_VOID(*pfn_cmos_sensor_global_init)(HI_VOID);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_sensor_init	component/isp/include/hi_comm_sns.h	/^    HI_VOID(*pfn_cmos_sensor_init)(HI_VOID);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_sensor_init	include/hi_comm_sns.h	/^    HI_VOID(*pfn_cmos_sensor_init)(HI_VOID);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_set_image_mode	component/isp/include/hi_comm_sns.h	/^    HI_S32(*pfn_cmos_set_image_mode)(ISP_CMOS_SENSOR_IMAGE_MODE_S *pstSensorImageMode);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_set_image_mode	include/hi_comm_sns.h	/^    HI_S32(*pfn_cmos_set_image_mode)(ISP_CMOS_SENSOR_IMAGE_MODE_S *pstSensorImageMode);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_set_pixel_detect	component/isp/include/hi_comm_sns.h	/^    HI_VOID(*pfn_cmos_set_pixel_detect)(HI_BOOL bEnable);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_set_pixel_detect	include/hi_comm_sns.h	/^    HI_VOID(*pfn_cmos_set_pixel_detect)(HI_BOOL bEnable);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_set_wdr_mode	component/isp/include/hi_comm_sns.h	/^    HI_VOID(*pfn_cmos_set_wdr_mode)(HI_U8 u8Mode);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_set_wdr_mode	include/hi_comm_sns.h	/^    HI_VOID(*pfn_cmos_set_wdr_mode)(HI_U8 u8Mode);$/;"	m	struct:hiISP_SENSOR_EXP_FUNC_S
pfn_cmos_slow_framerate_set	component/isp/3a/include/hi_ae_comm.h	/^    HI_VOID(*pfn_cmos_slow_framerate_set)(HI_U32 u32FullLines, AE_SENSOR_DEFAULT_S *pstAeSnsDft);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_cmos_slow_framerate_set	include/hi_ae_comm.h	/^    HI_VOID(*pfn_cmos_slow_framerate_set)(HI_U32 u32FullLines, AE_SENSOR_DEFAULT_S *pstAeSnsDft);$/;"	m	struct:hiAE_SENSOR_EXP_FUNC_S
pfn_piris_gpio_update	component/isp/firmware/drv/isp_ext.h	/^    HI_S32  (*pfn_piris_gpio_update)(HI_S32 *s32Pos);$/;"	m	struct:hiISP_PIRIS_CALLBACK_S
pic_order_cnt_type	include/hi_comm_venc.h	/^    HI_U32 pic_order_cnt_type;                     \/* default value: 2. {0,1,2} *\/$/;"	m	struct:hiVENC_PARAM_H264_POC_S
pin_mux_select	init/sdk_init.c	/^HI_CHAR* pin_mux_select = "net";  \/\/vo net$/;"	v
pinmux_hi3518e	init/sdk_init.c	/^static HI_VOID pinmux_hi3518e(void)$/;"	f	file:
pnetif	sample/HuaweiLite/app_init.c	/^struct netif* pnetif;$/;"	v	typeref:struct:netif
ppstRawDataInfo	component/isp/firmware/drv/mkp_vi.h	/^    VI_RAW_DATA_INFO_S**  ppstRawDataInfo;$/;"	m	struct:hiVI_USR_SEND_RAW_TIMEOUT_S
pre_dc	component/isp/defog/isp_dehaze.h	/^    HI_U8  pre_dc[DEFOG_ZONE_NUM];$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
pre_dc	include/isp_dehaze.h	/^    HI_U8  pre_dc[DEFOG_ZONE_NUM];$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
prev	include/list.h	/^	struct list_head *next, *prev;$/;"	m	struct:list_head	typeref:struct:list_head::
proc_param	component/isp/firmware/drv/isp.c	/^HI_U32                  proc_param = 0;        \/* 0: close proc; n: write proc info's interval int num *\/$/;"	v
proc_param	component/isp/include/hi_comm_isp.h	/^	HI_U32		proc_param;$/;"	m	struct:hiISP_MOD_PARAM_S
proc_param	include/hi_comm_isp.h	/^	HI_U32		proc_param;$/;"	m	struct:hiISP_MOD_PARAM_S
ps16Hue	component/isp/firmware/drv/acm_ext.h	/^	const HI_S16 *ps16Hue;$/;"	m	struct:__anon94
ps16Luma	component/isp/firmware/drv/acm_ext.h	/^	const HI_S16 *ps16Luma;$/;"	m	struct:__anon94
ps16Sat	component/isp/firmware/drv/acm_ext.h	/^	const HI_S16 *ps16Sat;$/;"	m	struct:__anon94
ps64Time	include/hi_comm_vi.h	/^	HI_S64    	  *ps64Time;	\/* Pointer to the time stamp array *\/$/;"	m	struct:hiVI_DIS_GYRO_DATA_S
pst3dnrParam	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_3DNRCFG_S *pst3dnrParam; $/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
pst3dnrParam	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_3DNRCFG_S *pst3dnrParam; $/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
pst3dnrParam	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_3DNRCFG_S *pst3dnrParam;$/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNR_S
pstAERelatedBit	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_AERELATEDBIT_S *pstAERelatedBit;$/;"	m	struct:hiSCENEAUTO_INIPARAM_AE_S
pstAERelatedExp	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_AERELATEDEXP_S *pstAERelatedExp;    $/;"	m	struct:hiSCENEAUTO_INIPARAM_AE_S
pstAeStat1	component/isp/include/hi_comm_3a.h	/^    ISP_AE_STAT_1_S *pstAeStat1;    \/* not support *\/$/;"	m	struct:hiISP_AE_INFO_S
pstAeStat1	include/hi_comm_3a.h	/^    ISP_AE_STAT_1_S *pstAeStat1;    \/* not support *\/$/;"	m	struct:hiISP_AE_INFO_S
pstAeStat2	component/isp/include/hi_comm_3a.h	/^    ISP_AE_STAT_2_S *pstAeStat2;    \/* not support *\/$/;"	m	struct:hiISP_AE_INFO_S
pstAeStat2	include/hi_comm_3a.h	/^    ISP_AE_STAT_2_S *pstAeStat2;    \/* not support *\/$/;"	m	struct:hiISP_AE_INFO_S
pstAeStat3	component/isp/include/hi_comm_3a.h	/^    ISP_AE_STAT_3_S *pstAeStat3;$/;"	m	struct:hiISP_AE_INFO_S
pstAeStat3	include/hi_comm_3a.h	/^    ISP_AE_STAT_3_S *pstAeStat3;$/;"	m	struct:hiISP_AE_INFO_S
pstAeStat4	component/isp/include/hi_comm_3a.h	/^    ISP_AE_STAT_4_S *pstAeStat4;$/;"	m	struct:hiISP_AE_INFO_S
pstAeStat4	include/hi_comm_3a.h	/^    ISP_AE_STAT_4_S *pstAeStat4;$/;"	m	struct:hiISP_AE_INFO_S
pstAeStat5	component/isp/include/hi_comm_3a.h	/^    ISP_AE_STAT_5_S *pstAeStat5;$/;"	m	struct:hiISP_AE_INFO_S
pstAeStat5	include/hi_comm_3a.h	/^    ISP_AE_STAT_5_S *pstAeStat5;$/;"	m	struct:hiISP_AE_INFO_S
pstAwbStat1	component/isp/include/hi_comm_3a.h	/^    ISP_AWB_STAT_1_S *pstAwbStat1;$/;"	m	struct:hiISP_AWB_INFO_S
pstAwbStat1	include/hi_comm_3a.h	/^    ISP_AWB_STAT_1_S *pstAwbStat1;$/;"	m	struct:hiISP_AWB_INFO_S
pstAwbStat2	component/isp/include/hi_comm_3a.h	/^    ISP_AWB_STAT_2_S *pstAwbStat2;$/;"	m	struct:hiISP_AWB_INFO_S
pstAwbStat2	include/hi_comm_3a.h	/^    ISP_AWB_STAT_2_S *pstAwbStat2;$/;"	m	struct:hiISP_AWB_INFO_S
pstAwbStat3	component/isp/include/hi_comm_3a.h	/^    ISP_AWB_STAT_3_S *pstAwbStat3;$/;"	m	struct:hiISP_AWB_INFO_S
pstAwbStat3	include/hi_comm_3a.h	/^    ISP_AWB_STAT_3_S *pstAwbStat3;$/;"	m	struct:hiISP_AWB_INFO_S
pstAwbStat4	component/isp/include/hi_comm_3a.h	/^    ISP_AWB_STAT_4_S *pstAwbStat4;$/;"	m	struct:hiISP_AWB_INFO_S
pstAwbStat4	include/hi_comm_3a.h	/^    ISP_AWB_STAT_4_S *pstAwbStat4;$/;"	m	struct:hiISP_AWB_INFO_S
pstCoef	component/isp/firmware/drv/acm_ext.h	/^    ISP_ACM_COEF_S*     pstCoef     ;$/;"	m	struct:hi_ISP_ACM_LUTS_S
pstCoefLut	component/isp/firmware/drv/acm_ext.h	/^    ISP_ACM_LUTS_S*     pstCoefLut  ;$/;"	m	struct:hi_ISP_ACM_LUTS_S
pstComposor	include/hi_tde_type.h	/^	TDE_COMPOSOR_S *pstComposor;$/;"	m	struct:hiTDE_SURFACE_LIST_S
pstDPAttr	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_DEPATTR_S *pstDPAttr;$/;"	m	struct:hiSCENEAUTO_INIPARAM_DP_S
pstDbgAttr	component/isp/defog/isp_dehaze.h	/^    DEHAZE_DBG_ATTR_S   *pstDbgAttr;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
pstDbgAttr	component/isp/firmware/src/main/isp_debug.h	/^    ISP_DBG_ATTR_S   *pstDbgAttr;$/;"	m	struct:hiISP_DBG_CTRL_S
pstDbgAttr	include/isp_dehaze.h	/^    DEHAZE_DBG_ATTR_S   *pstDbgAttr;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
pstDbgStatus	component/isp/defog/isp_dehaze.h	/^    DEHAZE_DBG_STATUS_S *pstDbgStatus;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
pstDbgStatus	component/isp/firmware/src/main/isp_debug.h	/^    ISP_DBG_STATUS_S *pstDbgStatus;$/;"	m	struct:hiISP_DBG_CTRL_S
pstDbgStatus	include/isp_dehaze.h	/^    DEHAZE_DBG_STATUS_S *pstDbgStatus;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
pstDemosaic	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_DEMOSAIC_S *pstDemosaic;$/;"	m	struct:hiSCENEAUTO_INIPARAM_DEMOSAIC_S
pstExportFuncs	component/isp/firmware/drv/mod_ext.h	/^    HI_VOID *pstExportFuncs;    $/;"	m	struct:hiMPP_MODULE_S
pstExportFuncs	include/mod_ext.h	/^    HI_VOID *pstExportFuncs;    $/;"	m	struct:hiMPP_MODULE_S
pstFrame	include/hi_comm_aio.h	/^    AUDIO_FRAME_S *pstFrame;\/*frame ptr*\/$/;"	m	struct:hiAUDIO_FRAME_INFO_S
pstGamma	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_GAMMA_S* pstGamma;$/;"	m	struct:hiSCENEAUTO_INIPARAM_GAMMA_S
pstH264Venc	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_H264VENC_S *pstH264Venc;$/;"	m	struct:hiSCENEAUTO_INIPARAM_H264VENC_S
pstH265VencFaceCfg	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_H265VENC_FACECFG_S *pstH265VencFaceCfg;$/;"	m	struct:hiSCENEAUTO_INIPARAM_H265VENC_FACECFG_S
pstH265VencRcParam	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_H265VENC_RCPARAM_S *pstH265VencRcParam;$/;"	m	struct:hiSCENEAUTO_INIPARAM_H265VENC_RCPARAM_S
pstHistWeightCalc	component/isp/firmware/src/algorithms/isp_drc.c	/^	DRC_HIST_WEIGHT_CALC_S pstHistWeightCalc;$/;"	m	struct:hiISP_DRC_HIST_S	file:
pstIspDCF	component/isp/firmware/src/arch/hi3518e/isp_dcfinfo.h	/^    ISP_DCF_INFO_S*         pstIspDCF;$/;"	m	struct:hiISP_DCFINFO_CTRL_S
pstLinearPoint	sample/common/sample_comm_ive.h	/^	POINT_S *pstLinearPoint;$/;"	m	struct:hiIVE_LINEAR_DATA_S
pstPack	include/hi_comm_venc.h	/^    VENC_PACK_S *pstPack;                           \/*stream pack attribute*\/$/;"	m	struct:hiVENC_STREAM_S
pstRawDataInfo	component/isp/firmware/drv/mkp_vi.h	/^    VI_RAW_FRAME_INFO_S*        pstRawDataInfo;$/;"	m	struct:hiVI_SEND_RAW_TIMEOUT_S
pstRegion	include/hi_comm_vo.h	/^    RECT_S *pstRegion;    \/*region attribute*\/$/;"	m	struct:hiVO_REGION_INFO_S
pstRegion	include/hi_comm_vpss.h	/^    RECT_S *pstRegion;    \/*region attribute*\/$/;"	m	struct:hiVPSS_REGION_INFO_S
pstRouteNode	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_ROUTE_NODE_S *pstRouteNode;$/;"	m	struct:hiSCENEAUTO_INIPARAM_DYNAMIC_S
pstSharpen	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_SHARPEN_S *pstSharpen;$/;"	m	struct:hiSCENEAUTO_INIPARAM_SHARPEN_S
pstream	sample/region/sample_region.c	/^    FILE  *pstream;$/;"	m	struct:PTHREAD_VENC	file:
pszId	component/isp/firmware/drv/isp_ext.h	/^    const char *pszId;$/;"	m	struct:hiISP_SYNC_TASK_NODE_S
pszImageNames	sample/tde/sample_tde.c	/^static const HI_CHAR *pszImageNames[] =$/;"	v	file:
ptask_args	sample/HuaweiLite/app_init.c	/^static char *ptask_args[ARGS_SIZE_T];$/;"	v	file:
ptask_args	tools/HuaweiLite/tools_shell_cmd.c	/^static char *ptask_args[ARGS_SIZE_T];$/;"	v	file:
pu323DnrIsoThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 *pu323DnrIsoThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNR_S
pu323DnrIsoThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 *pu323DnrIsoThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
pu323DnrIsoThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 *pu323DnrIsoThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
pu32AEExpDtoLThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 *pu32AEExpDtoLThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_AE_S
pu32AEExpLtoDThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 *pu32AEExpLtoDThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_AE_S
pu32BitrateThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 *pu32BitrateThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_AE_S
pu32BitrateThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 *pu32BitrateThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_DEMOSAIC_S
pu32BitrateThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 *pu32BitrateThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_H264VENC_S
pu32BitrateThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 *pu32BitrateThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_H265VENC_FACECFG_S
pu32BitrateThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 *pu32BitrateThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_H265VENC_RCPARAM_S
pu32BitrateThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 *pu32BitrateThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_SHARPEN_S
pu32ExpThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U32 *pu32ExpThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_SHARPEN_S
pu32ExpThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 *pu32ExpThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_DEMOSAIC_S
pu32ExpThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 *pu32ExpThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_DP_S
pu32ExpThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 *pu32ExpThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_H265VENC_FACECFG_S
pu32ExpThreshDtoL	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32* pu32ExpThreshDtoL;$/;"	m	struct:hiSCENEAUTO_INIPARAM_GAMMA_S
pu32ExpThreshHtoL	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32* pu32ExpThreshHtoL;$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
pu32ExpThreshLtoD	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32* pu32ExpThreshLtoD;$/;"	m	struct:hiSCENEAUTO_INIPARAM_GAMMA_S
pu32ExpThreshLtoH	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32* pu32ExpThreshLtoH;$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
pu8Aad	include/hi_unf_cipher.h	/^    HI_U8 *pu8Aad;$/;"	m	struct:hiUNF_CIPHER_CCM_INFO_S
pu8Aad	include/hi_unf_cipher.h	/^    HI_U8 *pu8Aad;$/;"	m	struct:hiUNF_CIPHER_GCM_INFO_S
pu8Addr	include/hi_comm_venc.h	/^    HI_U8   *pu8Addr;                            \/*the virtual address of stream*\/$/;"	m	struct:hiVENC_PACK_S
pu8ClutPhyAddr	include/hi_tde_type.h	/^    HI_U8* pu8ClutPhyAddr;$/;"	m	struct:hiTDE2_SURFACE_S
pu8D	include/hi_unf_cipher.h	/^    HI_U8 *pu8D;                      \/*!<  private exponent  *\/$/;"	m	struct:__anon76
pu8DP	include/hi_unf_cipher.h	/^    HI_U8 *pu8DP;                     \/*!<  D % (P - 1)       *\/$/;"	m	struct:__anon76
pu8DQ	include/hi_unf_cipher.h	/^    HI_U8 *pu8DQ;                     \/*!<  D % (Q - 1)       *\/$/;"	m	struct:__anon76
pu8E	include/hi_unf_cipher.h	/^	HI_U8  *pu8E;			   \/**< point to public exponent *\/$/;"	m	struct:__anon75
pu8E	include/hi_unf_cipher.h	/^    HI_U8 *pu8E;                      \/*!<  public exponent   *\/$/;"	m	struct:__anon76
pu8ExpCompensation	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8* pu8ExpCompensation;$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
pu8HDfCoef	include/hifb.h	/^    HI_U8   *pu8HDfCoef;    \/**<  horizontal deflicker coefficient *\/$/;"	m	struct:hiHIFB_DEFLICKER_S
pu8HMACKey	include/hi_unf_cipher.h	/^    HI_U8 *pu8HMACKey;$/;"	m	struct:__anon74
pu8MaxHistOffset	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8* pu8MaxHistOffset;$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
pu8N	include/hi_unf_cipher.h	/^    HI_U8  *pu8N;              \/**< point to public modulus  *\/$/;"	m	struct:__anon75
pu8N	include/hi_unf_cipher.h	/^    HI_U8 *pu8N;                      \/*!<  public modulus    *\/$/;"	m	struct:__anon76
pu8P	include/hi_unf_cipher.h	/^    HI_U8 *pu8P;                      \/*!<  1st prime factor  *\/$/;"	m	struct:__anon76
pu8PhyAddr	sample/common/loadbmp.h	/^    HI_U8  *pu8PhyAddr;               \/* physical address *\/$/;"	m	struct:hiOSD_SURFACE_S
pu8Q	include/hi_unf_cipher.h	/^    HI_U8 *pu8Q;                      \/*!<  2nd prime factor  *\/$/;"	m	struct:__anon76
pu8QP	include/hi_unf_cipher.h	/^    HI_U8 *pu8QP;                     \/*!<  1 \/ (Q % P)       *\/$/;"	m	struct:__anon76
pu8VDfCoef	include/hifb.h	/^    HI_U8   *pu8VDfCoef;    \/**<  vertical deflicker coefficient *\/$/;"	m	struct:hiHIFB_DEFLICKER_S
pu8VirAddr	include/hi_comm_ive.h	/^	HI_U8  *pu8VirAddr;$/;"	m	struct:hiIVE_DATA_S
pu8VirAddr	include/hi_comm_ive.h	/^	HI_U8  *pu8VirAddr;$/;"	m	struct:hiIVE_MEM_INFO_S
pu8VirAddr	include/hi_comm_ive.h	/^	HI_U8  *pu8VirAddr[3];$/;"	m	struct:hiIVE_IMAGE_S
pwm_num	component/isp/firmware/drv/isp.c	/^HI_U32                  pwm_num = 1;$/;"	v
rangeGain	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32	 rangeGain;		  \/\/ luma adaptive								\/\/13bit;s,12.0	[0, 4096]$/;"	m	struct:hiISP_NR_REG_CFG_S
rangeHigLUT	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32	 rangeHigLUT[17];    \/\/ 10bit$/;"	m	struct:hiISP_NR_REG_CFG_S
rangeHigThres	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32	 rangeHigThres;	  \/\/ high threshold for range -> blend			\/\/10bit;u,10.0$/;"	m	struct:hiISP_NR_REG_CFG_S
rangeLowLUT	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32	 rangeLowLUT[17];    \/\/ 10bit$/;"	m	struct:hiISP_NR_REG_CFG_S
rangeLowThres	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32	 rangeLowThres;	  \/\/ low  threshold for range -> blend			\/\/10bit;u,10.0$/;"	m	struct:hiISP_NR_REG_CFG_S
rangeLumaHig	component/isp/firmware/drv/mkp_isp.h	/^	HI_U16	 rangeLumaHig; 	  \/\/ luma adaptive								\/\/10bit;u,10.0$/;"	m	struct:hiISP_NR_REG_CFG_S
rangeLumaLow	component/isp/firmware/drv/mkp_isp.h	/^	HI_U16	 rangeLumaLow; 	  \/\/ luma adaptive								\/\/10bit;u,10.0$/;"	m	struct:hiISP_NR_REG_CFG_S
raw_data_type	include/hi_mipi.h	/^    raw_data_type_e       raw_data_type;            \/* raw data type: 8\/10\/12\/14 bit *\/$/;"	m	struct:__anon32
raw_data_type	include/hi_mipi.h	/^    raw_data_type_e     raw_data_type;              \/* raw data type: 8\/10\/12\/14 bit *\/$/;"	m	struct:__anon31
raw_data_type_e	include/hi_mipi.h	/^}raw_data_type_e;$/;"	t	typeref:enum:__anon30
reg	include/hi_rtc.h	/^	unsigned char reg;$/;"	m	struct:__anon46
reg_addr	include/hi_i2c.h	/^	unsigned int 	reg_addr;$/;"	m	struct:hiI2C_DATA_S
reg_data_t	include/hi_rtc.h	/^} reg_data_t;$/;"	t	typeref:struct:__anon46
reg_isp_base_va	component/isp/firmware/drv/isp.c	/^void             *reg_isp_base_va = HI_NULL;$/;"	v
reg_temp_mode_t	include/hi_rtc.h	/^} reg_temp_mode_t; $/;"	t	typeref:struct:__anon47
reg_vicap_base_va	component/isp/firmware/drv/isp.c	/^void             *reg_vicap_base_va = HI_NULL;$/;"	v
reserved	include/hi_comm_fisheye.h	/^    HI_U32                  reserved;            \/* save current picture's state while debug *\/$/;"	m	struct:hiFISHEYE_TASK_ATTR_S
reserved	include/hi_comm_vgs.h	/^    HI_U32                  reserved;            \/* save current picture's state while debug *\/$/;"	m	struct:hiVGS_TASK_ATTR_S
resv	include/hi_comm_adec.h	/^    HI_U32 resv; $/;"	m	struct:hiADEC_ATTR_G711_S
resv	include/hi_comm_adec.h	/^    HI_U32 resv;$/;"	m	struct:hiADEC_ATTR_LPCM_S
resv	include/hi_comm_aenc.h	/^    HI_U32 resv;            \/*reserve item*\/$/;"	m	struct:hiAENC_ATTR_G711_S
resv	include/hi_comm_aenc.h	/^    HI_U32 resv;            \/*reserve item*\/$/;"	m	struct:hiAENC_ATTR_LPCM_S
rgbBlue	sample/common/loadbmp.h	/^        HI_U8    rgbBlue;$/;"	m	struct:tag_OSD_RGBQUAD
rgbGreen	sample/common/loadbmp.h	/^        HI_U8    rgbGreen;$/;"	m	struct:tag_OSD_RGBQUAD
rgbRed	sample/common/loadbmp.h	/^        HI_U8    rgbRed;$/;"	m	struct:tag_OSD_RGBQUAD
rgbReserved	sample/common/loadbmp.h	/^        HI_U8    rgbReserved;$/;"	m	struct:tag_OSD_RGBQUAD
rlen	sample/common/loadbmp.h	/^    int rlen;$/;"	m	struct:hiOSD_COMPONENT_INFO_S
rtc_freq_t	include/hi_rtc.h	/^} rtc_freq_t;$/;"	t	typeref:struct:__anon48
rtc_time_t	include/hi_rtc.h	/^} rtc_time_t;$/;"	t	typeref:struct:__anon45
rx_buf	include/hi_spi.h	/^	__u64		rx_buf;$/;"	m	struct:spi_ioc_transfer
s16AcmLUT	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s16AcmLUT[3][5][7][29] = {{{{0}}}};$/;"	v	file:
s16AcmLUTDeflt	component/isp/firmware/drv/isp_acm_lut.c	/^HI_S16 s16AcmLUTDeflt[3][5][7][29]  = $/;"	v
s16DTHnlSortQTh	include/hi_comm_aio.h	/^    HI_S16 s16DTHnlSortQTh;                       \/* the threshold of judging single or double talk, recommend 16384, [0, 32767] *\/$/;"	m	struct:hiAI_AEC_CONFIG_S
s16ERL	include/hi_comm_aio.h	/^    HI_S16 s16ERL[7];                            \/* ERL protect value of ERL protect area, the smaller its value, the more strength its protect ability,[0, 18]*\/$/;"	m	struct:hiAI_AEC_CONFIG_S
s16ERLBand	include/hi_comm_aio.h	/^    HI_S16 s16ERLBand[6];                        \/* ERL protect area, [1, 63] for 8k, [1, 127] for 16k, frequency band calculated by s16ERLBand * 62.5 *\/$/;"	m	struct:hiAI_AEC_CONFIG_S
s16EchoBandHigh	include/hi_comm_aio.h	/^    HI_S16 s16EchoBandHigh;                      \/* voice processing band1, high frequency parameter, (s16EchoBandLow, 63] for 8k, (s16EchoBandLow, 127] for 16k, recommend 41 *\/$/;"	m	struct:hiAI_AEC_CONFIG_S
s16EchoBandHigh2	include/hi_comm_aio.h	/^    HI_S16 s16EchoBandHigh2;                     \/* voice processing band2, high frequency parameter, (s16EchoBandLow2, 63] for 8k, (s16EchoBandLow2, 127] for 16k, recommend 72 *\/$/;"	m	struct:hiAI_AEC_CONFIG_S
s16EchoBandLow	include/hi_comm_aio.h	/^    HI_S16 s16EchoBandLow;                       \/* voice processing band1, low frequency parameter, [1, 63) for 8k, [1, 127) for 16k, recommend 10 *\/$/;"	m	struct:hiAI_AEC_CONFIG_S
s16EchoBandLow2	include/hi_comm_aio.h	/^    HI_S16 s16EchoBandLow2;                      \/* voice processing band2, low frequency parameter, [1, 63) for 8k, [1, 127) for 16k, recommend 47 *\/$/;"	m	struct:hiAI_AEC_CONFIG_S
s16HighThr	include/hi_ive.h	/^    HI_S16 s16HighThr;		\/*User-defined threshold*\/$/;"	m	struct:hiIVE_THRESH_S16_CTRL_S
s16HistError	component/isp/include/hi_comm_isp.h	/^    HI_S16 s16HistError;            \/* RO, Range: [-0x8000, 0x7FFF]*\/               $/;"	m	struct:hiISP_EXP_INFO_S
s16HistError	include/hi_comm_isp.h	/^    HI_S16 s16HistError;            \/* RO, Range: [-0x8000, 0x7FFF]*\/               $/;"	m	struct:hiISP_EXP_INFO_S
s16LowThr	include/hi_ive.h	/^    HI_S16 s16LowThr;		\/*User-defined threshold*\/$/;"	m	struct:hiIVE_THRESH_S16_CTRL_S
s16NoiseDbThr	include/hi_comm_aio.h	/^    HI_S16 s16NoiseDbThr;        \/* noise threshold, range: [30, 60] *\/$/;"	m	struct:hiAUDIO_ANR_CONFIG_S
s16NoiseSupSwitch	include/hi_comm_aio.h	/^    HI_S16 s16NoiseSupSwitch;  \/* switch for noise suppression, range: [0:close, 1:open] *\/$/;"	m	struct:hiAUDIO_AGC_CONFIG_S
s16NrIntensity	include/hi_comm_aio.h	/^    HI_S16 s16NrIntensity;       \/* noise reduce intensity, range: [0, 25] *\/$/;"	m	struct:hiAUDIO_ANR_CONFIG_S
s16OffsetBottom	include/hi_comm_video.h	/^    HI_S16          s16OffsetBottom;	\/* bottom offset of show area *\/$/;"	m	struct:hiVIDEO_FRAME_S
s16OffsetLeft	include/hi_comm_video.h	/^    HI_S16          s16OffsetLeft;		\/* left offset of show area *\/$/;"	m	struct:hiVIDEO_FRAME_S
s16OffsetRight	include/hi_comm_video.h	/^    HI_S16          s16OffsetRight;		\/* right offset of show area *\/$/;"	m	struct:hiVIDEO_FRAME_S
s16OffsetTop	include/hi_comm_video.h	/^    HI_S16          s16OffsetTop;		\/* top offset of show area *\/$/;"	m	struct:hiVIDEO_FRAME_S
s16Shift	component/isp/3a/include/hi_awb_comm.h	/^    HI_S16 s16Shift;$/;"	m	struct:hiAWB_ZONE_DBG_S
s16Shift	include/hi_awb_comm.h	/^    HI_S16 s16Shift;$/;"	m	struct:hiAWB_ZONE_DBG_S
s16VioceProtectFreqL	include/hi_comm_aio.h	/^    HI_S16 s16VioceProtectFreqL;                 \/* protect area of near-end low frequency, [1, 63) for 8k, [1, 127) for 16k, recommend 3 *\/$/;"	m	struct:hiAI_AEC_CONFIG_S
s16VioceProtectFreqL1	include/hi_comm_aio.h	/^    HI_S16 s16VioceProtectFreqL1;                \/* protect area of near-end low frequency1, (s16VioceProtectFreqL, 63] for 8k, (s16VioceProtectFreqL, 127] for 16k, recommend 6 *\/$/;"	m	struct:hiAI_AEC_CONFIG_S
s16X	include/hi_comm_ive.h	/^	HI_U16 s16X;$/;"	m	struct:hiIVE_POINT_S16_S
s16Y	include/hi_comm_ive.h	/^	HI_U16 s16Y;$/;"	m	struct:hiIVE_POINT_S16_S
s25q7X	include/hi_comm_ive.h	/^    HI_S25Q7     s25q7X;                \/*X coordinate*\/$/;"	m	struct:hiIVE_POINT_S25Q7_S
s25q7Y	include/hi_comm_ive.h	/^    HI_S25Q7     s25q7Y;                \/*Y coordinate*\/$/;"	m	struct:hiIVE_POINT_S25Q7_S
s323DnrIsoCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s323DnrIsoCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNR_S
s323DnrIsoCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s323DnrIsoCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
s323DnrIsoCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s323DnrIsoCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
s32AdChnId	include/hi_comm_vi.h	/^    HI_S32              s32AdChnId[VIU_DEV_AD_CHN_NUM];      \/* AD channel ID. Typically, the default value -1 is recommended *\/$/;"	m	struct:hiVI_DEV_ATTR_EX_S
s32AdChnId	include/hi_comm_vi.h	/^    HI_S32              s32AdChnId[VIU_DEV_AD_CHN_NUM];      \/* AD channel ID. Typically, the default value -1 is recommended *\/$/;"	m	struct:hiVI_DEV_ATTR_S
s32BindChn	include/hi_comm_vi.h	/^    VI_CHN    s32BindChn;		        \/* The channel num which extend channel will bind to*\/$/;"	m	struct:hiVI_EXT_CHN_ATTR_S
s32BindChn	include/hi_comm_vpss.h	/^    VPSS_CHN        s32BindChn;             \/*channel bind to*\/$/;"	m	struct:hiVPSS_EXT_CHN_ATTR_S
s32BitrateCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32BitrateCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_AE_S
s32BitrateCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32BitrateCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_DEMOSAIC_S
s32BitrateCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32BitrateCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_H264VENC_S
s32BitrateCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32BitrateCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_H265VENC_FACECFG_S
s32BitrateCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32BitrateCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_H265VENC_RCPARAM_S
s32BitrateCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32BitrateCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_SHARPEN_S
s32Blendratio	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32Blendratio;             \/\/ u6$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32CSCCoef	component/isp/firmware/src/algorithms/isp_csc.c	/^    HI_S32 s32CSCCoef[9];$/;"	m	struct:hiHI_ISP_CSC_ATTR	file:
s32CSCCoef	include/hi_comm_vi.h	/^    HI_S32 s32CSCCoef[VIU_CSC_COEF_NUM];    \/* convert coefficient matrix: [-16384, 16383] *\/$/;"	m	struct:hiVI_CSC_MATRIX_S
s32CSCIdc	component/isp/firmware/src/algorithms/isp_csc.c	/^    HI_S32 s32CSCIdc[3];   $/;"	m	struct:hiHI_ISP_CSC_ATTR	file:
s32CSCIdc	include/hi_comm_vi.h	/^    HI_S32 s32CSCIdc[VIU_CSC_IDC_NUM];      \/* input R G B direct current component offset: [-256~256] *\/$/;"	m	struct:hiVI_CSC_MATRIX_S
s32CSCOdc	component/isp/firmware/src/algorithms/isp_csc.c	/^	HI_S32 s32CSCOdc[3];$/;"	m	struct:hiHI_ISP_CSC_ATTR	file:
s32CSCOdc	include/hi_comm_vi.h	/^    HI_S32 s32CSCOdc[VIU_CSC_ODC_NUM];      \/* output Y U V direct current component offset: [-256~256] *\/$/;"	m	struct:hiVI_CSC_MATRIX_S
s32CSFStr	include/hi_comm_vpss.h	/^  HI_S32  s32CSFStr;		\/* [ 0 ..  80 ] *\/$/;"	m	struct:hiVPSS_NR_PARAM_V1_S
s32CSFStr	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32  s32CSFStr;        \/* [ 0 ..  80 ] *\/$/;"	m	struct:hiADPT_SCENEAUTO_3DNR_S
s32CSFStr	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32  s32CSFStr;        \/* [ 0 ..  80 ] *\/$/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNRCFG_S
s32CSFStrength	include/hi_comm_vpss.h	/^    HI_S32 s32CSFStrength;      \/*strength of chroma filter*\/$/;"	m	struct:hiVPSS_GRP_PARAM_S
s32CTFStrength	include/hi_comm_vpss.h	/^    HI_S32 s32CTFStrength;      \/*strength of chroma filter*\/    $/;"	m	struct:hiVPSS_GRP_PARAM_S
s32CTFstr	include/hi_comm_vpss.h	/^  HI_S32  s32CTFstr;		\/* [ 0 ..  32 ] *\/$/;"	m	struct:hiVPSS_NR_PARAM_V1_S
s32CTFstr	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32  s32CTFstr;        \/* [ 0 ..  32 ] *\/$/;"	m	struct:hiADPT_SCENEAUTO_3DNR_S
s32CTFstr	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32  s32CTFstr;        \/* [ 0 ..  32 ] *\/$/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNRCFG_S
s32CenterXOffset	include/hi_comm_video.h	/^    HI_S32 s32CenterXOffset;        \/* Horizontal offset of the image distortion center relative to image center.*\/$/;"	m	struct:hiLDC_ATTR_S
s32CenterYOffset	include/hi_comm_video.h	/^    HI_S32 s32CenterYOffset;        \/* Vertical offset of the image distortion center relative to image center.*\/$/;"	m	struct:hiLDC_ATTR_S
s32ChangePos	include/hi_comm_rc.h	/^    HI_S32  s32ChangePos;           \/* when bitrate >= (maxbitrate * s32ChangePos \/ 100), the QP value starts to be adjusted*\/$/;"	m	struct:hiVENC_PARAM_H264_AVBR_S
s32ChangePos	include/hi_comm_rc.h	/^    HI_S32 s32ChangePos;                                \/* Indicates the ratio of the current bit rate to the maximum $/;"	m	struct:hiVENC_PARAM_MJPEG_VBR_S
s32ChangePos	include/hi_comm_rc.h	/^    HI_S32 s32ChangePos;                                \/* Indicates the ratio of the current bit rate to the maximum $/;"	m	struct:hiVENC_PARAM_MPEG4_VBR_S
s32ChangePos	include/hi_comm_rc.h	/^    HI_S32 s32ChangePos;            \/* Indicates the ratio of the current bit rate to the maximum $/;"	m	struct:hiVENC_PARAM_H264_VBR_S
s32ChnId	include/hi_common.h	/^    HI_S32      s32ChnId;$/;"	m	struct:hiMPP_CHN_S
s32Cnt	sample/common/sample_comm.h	/^     HI_S32  s32Cnt;$/;"	m	struct:sample_venc_getstream_s
s32CpiFixTimingStat	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32CpiFixTimingStat;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32DefaultSpeed	component/isp/include/hi_comm_isp.h	/^    HI_S32 s32DefaultSpeed;     \/* 1,default speed(unit:m\/s).(onvif)*\/    $/;"	m	struct:hiISP_MF_ATTR_S
s32DefaultSpeed	include/hi_comm_isp.h	/^    HI_S32 s32DefaultSpeed;     \/* 1,default speed(unit:m\/s).(onvif)*\/    $/;"	m	struct:hiISP_MF_ATTR_S
s32DeltaQfactor	include/hi_comm_rc.h	/^    HI_S32 s32DeltaQfactor;                             \/* Indicates the maximum change of Qfactor values of frames $/;"	m	struct:hiVENC_PARAM_MJPEG_VBR_S
s32DevId	include/hi_common.h	/^    HI_S32      s32DevId;$/;"	m	struct:hiMPP_CHN_S
s32Diffshift	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32Diffshift;              \/\/ u2$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32Diffthres1	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32Diffthres1;         \/\/ u8$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32Diffthres2	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32Diffthres2;         \/\/ u8$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32Diffthres3	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32Diffthres3;         \/\/ u8$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32Diffthres4	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32Diffthres4;         \/\/ u8$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32Diffthres5	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32Diffthres5;         \/\/ u8$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32Diffthres6	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32Diffthres6;         \/\/ u8$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32DistanceMax	component/isp/include/hi_comm_isp.h	/^    HI_S32 s32DistanceMax; \/* the focuse range *\/$/;"	m	struct:hiISP_AF_ATTR_S
s32DistanceMax	include/hi_comm_isp.h	/^    HI_S32 s32DistanceMax; \/* the focuse range *\/$/;"	m	struct:hiISP_AF_ATTR_S
s32DistanceMin	component/isp/include/hi_comm_isp.h	/^    HI_S32 s32DistanceMin;$/;"	m	struct:hiISP_AF_ATTR_S
s32DistanceMin	include/hi_comm_isp.h	/^    HI_S32 s32DistanceMin;$/;"	m	struct:hiISP_AF_ATTR_S
s32DstFrameRate	include/hi_comm_vi.h	/^    HI_S32          s32DstFrameRate;    \/* Target frame rate. The value -1 indicates that the frame rate is not controlled *\/$/;"	m	struct:hiVI_CHN_ATTR_S
s32DstFrameRate	include/hi_comm_vi.h	/^    HI_S32    s32DstFrameRate;             \/* Target frame rate. The value -1 indicates that the frame rate is not controlled *\/$/;"	m	struct:hiVI_EXT_CHN_ATTR_S
s32DstFrameRate	include/hi_comm_vi.h	/^    HI_S32  s32DstFrameRate;   $/;"	m	struct:hiVI_SNAP_USER_ATTR_S
s32DstFrameRate	include/hi_comm_vi.h	/^    HI_S32  s32DstFrameRate;$/;"	m	struct:hiVI_SNAP_NORMAL_ATTR_S
s32DstFrameRate	include/hi_comm_vpss.h	/^    HI_S32          s32DstFrameRate;        \/*Frame rate of extend chn input&output*\/$/;"	m	struct:hiVPSS_EXT_CHN_ATTR_S
s32DstFrameRate	include/hi_comm_vpss.h	/^    HI_S32  s32DstFrameRate;    \/* dest  frame rate *\/   $/;"	m	struct:hiVPSS_CHN_ATTR_S
s32DstFrmRate	include/hi_comm_venc.h	/^    HI_S32 s32DstFrmRate;                          \/* Output frame rate of  Roi backgroud *\/$/;"	m	struct:hiVENC_ROIBG_FRAME_RATE_S
s32DstFrmRate	include/hi_comm_venc.h	/^    HI_S32 s32DstFrmRate;                          \/* Output frame rate of a channel*\/$/;"	m	struct:hiVENC_FRAME_RATE_S
s32DstFrmRate	include/hi_comm_vpss.h	/^    HI_S32  s32DstFrmRate;        \/* Output frame rate of a channel group *\/$/;"	m	struct:hiVPSS_FRAME_RATE_S
s32EndX	include/hi_comm_video.h	/^    HI_S32 s32EndX;$/;"	m	struct:hiAREA_S
s32EndY	include/hi_comm_video.h	/^    HI_S32 s32EndY;$/;"	m	struct:hiAREA_S
s32ExpCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_S32 s32ExpCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_SHARPEN_S
s32ExpCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32ExpCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_AE_S
s32ExpCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32ExpCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_DEMOSAIC_S
s32ExpCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32ExpCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_DP_S
s32ExpCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32ExpCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_GAMMA_S
s32ExpCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32ExpCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_H265VENC_FACECFG_S
s32ExpCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32ExpCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
s32FanStrength	include/hi_comm_fisheye.h	/^    HI_S32                  s32FanStrength;     \/* strength coefficient of fan correction *\/ $/;"	m	struct:hiFISHEYE_ATTR_S
s32FirstFrameStartQp	include/hi_comm_rc.h	/^    HI_S32 s32FirstFrameStartQp;$/;"	m	struct:hiVENC_RC_PARAM_S
s32FrameRate	include/hi_comm_vi.h	/^	HI_S32					s32FrameRate;				\/* the output framerate,[1~120]*\/$/;"	m	struct:hiVI_DIS_CONFIG_S
s32FrameSample	include/hi_comm_aio.h	/^    HI_S32              s32FrameSample; \/* VQE frame length: 80-4096 *\/$/;"	m	struct:hiAI_VQE_CONFIG_S
s32FrameSample	include/hi_comm_aio.h	/^    HI_S32              s32FrameSample; \/* VQE frame length: 80-4096 *\/$/;"	m	struct:hiAO_VQE_CONFIG_S
s32FrmCnt	sample/region/sample_region.c	/^    HI_S32 s32FrmCnt;$/;"	m	struct:PTHREAD_VENC	file:
s32GlobalStrength	include/hi_comm_vpss.h	/^    HI_S32 s32GlobalStrength;   \/*strength of whole 3DNR*\/$/;"	m	struct:hiVPSS_GRP_PARAM_S
s32HCoef0	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32HCoef0;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32HCoef1	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32HCoef1;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32HCoef2	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32HCoef2;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32HCoef3	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32HCoef3;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32HCoef4	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32HCoef4;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32HCoef5	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32HCoef5;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32HCoef6	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32HCoef6;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32HCoef7	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32HCoef7;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32HRTimer	component/isp/firmware/drv/mkp_sys.h	/^    HI_S32 s32HRTimer;$/;"	m	struct:hiKERNEL_CONFIG_S
s32HistDark	component/isp/firmware/src/algorithms/isp_drc.c	/^    HI_S32  s32HistDark;$/;"	m	struct:hiISP_DRC_HIST_S	file:
s32HistError	component/isp/3a/include/hi_ae_comm.h	/^    HI_S32  s32HistError;$/;"	m	struct:hiAE_DBG_STATUS_S
s32HistError	include/hi_ae_comm.h	/^    HI_S32  s32HistError;$/;"	m	struct:hiAE_DBG_STATUS_S
s32HistOriAverage	component/isp/3a/include/hi_ae_comm.h	/^    HI_S32  s32HistOriAverage;$/;"	m	struct:hiAE_DBG_STATUS_S
s32HistOriAverage	include/hi_ae_comm.h	/^    HI_S32  s32HistOriAverage;$/;"	m	struct:hiAE_DBG_STATUS_S
s32HorOffset	include/hi_comm_fisheye.h	/^	HI_S32 					s32HorOffset;   	\/* the horizontal offset between image center and physical center of len*\/$/;"	m	struct:hiFISHEYE_ATTR_S
s32IPQPDelta	include/hi_comm_rc.h	/^    HI_S32  s32IPQPDelta;           \/* the qp difference between I frame and P frame; s32IPQPDelta == Qp(P) - Qp(I) *\/$/;"	m	struct:hiVENC_PARAM_H264_AVBR_S
s32IPQPDelta	include/hi_comm_rc.h	/^    HI_S32  s32IPQPDelta;           \/* the qp difference between the i frame and the before gop avarage qp; == Qp(P) - Qp(I) *\/$/;"	m	struct:hiVENC_PARAM_H264_CBR_S
s32IPQPDelta	include/hi_comm_rc.h	/^    HI_S32 s32IPQPDelta;                                  \/* the qp difference between the i frame and the before gop avarage qp*\/$/;"	m	struct:hiVENC_PARAM_MPEG4_VBR_S
s32IPQPDelta	include/hi_comm_rc.h	/^    HI_S32 s32IPQPDelta;                                \/* the qp difference between the i frame and the before gop avarage qp*\/$/;"	m	struct:hiVENC_PARAM_MPEG4_CBR_S
s32IPQPDelta	include/hi_comm_rc.h	/^    HI_S32 s32IPQPDelta;            \/* the qp difference between the i frame and the before gop avarage qp; == Qp(P) - Qp(I) *\/$/;"	m	struct:hiVENC_PARAM_H264_VBR_S
s32IPQPDelta	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32 s32IPQPDelta; $/;"	m	struct:hiADPT_SCENEAUTO_H264_RCPARAM_S
s32IPQPDelta	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32 s32IPQPDelta;$/;"	m	struct:hiADPT_SCENEAUTO_H265_RCPARAM_S
s32IPQPDelta	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_S32 s32IPQPDelta;$/;"	m	struct:hiSCENEAUTO_H264VENC_S
s32IPQPDelta	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_S32 s32IPQPDelta;$/;"	m	struct:hiSCENEAUTO_H265VENC_RCPARAM_S
s32Id	component/isp/include/hi_comm_3a.h	/^    HI_S32  s32Id;$/;"	m	struct:hiALG_LIB_S
s32Id	include/hi_comm_3a.h	/^    HI_S32  s32Id;$/;"	m	struct:hiALG_LIB_S
s32IeStrength	include/hi_comm_vpss.h	/^    HI_S32 s32IeStrength;       \/*strength of image enhance*\/$/;"	m	struct:hiVPSS_GRP_PARAM_S
s32IntStatus	component/isp/firmware/drv/mkp_isp.h	/^   HI_S32  s32IntStatus;    \/*RO, when there is ISP interrupt, then the s32IntStatus is 1 *\/$/;"	m	struct:hiISP_VD_TIMEOUT_S
s32Interval	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32Interval;$/;"	m	struct:hiSCENEAUTO_INIPARAM_GAMMA_S
s32IsoThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_S32 s32IsoThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_SHARPEN_S
s32IspDev	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32IspDev;$/;"	m	struct:hiSCENEAUTO_INIPARAM_MPINFO_S
s32Kd	component/isp/include/hi_comm_isp.h	/^    HI_S32 s32Kd;                    \/*RW, Range:[0, 100000], the derivative gain of PID algorithm, default value is 3000 *\/$/;"	m	struct:hiISP_DCIRIS_ATTR_S
s32Kd	include/hi_comm_isp.h	/^    HI_S32 s32Kd;                    \/*RW, Range:[0, 100000], the derivative gain of PID algorithm, default value is 3000 *\/$/;"	m	struct:hiISP_DCIRIS_ATTR_S
s32Ki	component/isp/include/hi_comm_isp.h	/^    HI_S32 s32Ki;                    \/*RW, Range:[0, 1000], the integral gain of PID algorithm, default value is 100 *\/$/;"	m	struct:hiISP_DCIRIS_ATTR_S
s32Ki	include/hi_comm_isp.h	/^    HI_S32 s32Ki;                    \/*RW, Range:[0, 1000], the integral gain of PID algorithm, default value is 100 *\/$/;"	m	struct:hiISP_DCIRIS_ATTR_S
s32Kp	component/isp/include/hi_comm_isp.h	/^    HI_S32 s32Kp;                    \/*RW, Range:[0, 100000], the proportional gain of PID algorithm, default value is 7000 *\/$/;"	m	struct:hiISP_DCIRIS_ATTR_S
s32Kp	include/hi_comm_isp.h	/^    HI_S32 s32Kp;                    \/*RW, Range:[0, 100000], the proportional gain of PID algorithm, default value is 7000 *\/$/;"	m	struct:hiISP_DCIRIS_ATTR_S
s32Level	include/hi_debug.h	/^    HI_S32    s32Level;$/;"	m	struct:hiLOG_LEVEL_CONF_S
s32LinearNum	sample/common/sample_comm_ive.h	/^	HI_S32 s32LinearNum;$/;"	m	struct:hiIVE_LINEAR_DATA_S
s32LumaOffset	component/isp/3a/include/hi_ae_comm.h	/^    HI_S32  s32LumaOffset;$/;"	m	struct:hiAE_DBG_STATUS_S
s32LumaOffset	include/hi_ae_comm.h	/^    HI_S32  s32LumaOffset;$/;"	m	struct:hiAE_DBG_STATUS_S
s32MaxGaindB	include/hi_comm_aio.h	/^    HI_S32 s32MaxGaindB;            \/* the maximum of MIC(AI) CODEC gain, [0, 120]*\/$/;"	m	struct:hiAI_HDR_CONFIG_S
s32MaxNrLevel	include/hi_comm_aio.h	/^    HI_S32 s32MaxNrLevel;           \/*max NR level range:[2,20]dB*\/$/;"	m	struct:hiAI_RNR_CONFIG_S
s32MaxReEncodeTimes	include/hi_comm_rc.h	/^    HI_S32  s32MaxReEncodeTimes;    \/* max number of re-encode times [0, 3]*\/ $/;"	m	struct:hiVENC_PARAM_H264_AVBR_S
s32MaxReEncodeTimes	include/hi_comm_rc.h	/^    HI_S32  s32MaxReEncodeTimes;    \/* max number of re-encode times [0, 3]*\/ $/;"	m	struct:hiVENC_PARAM_H264_CBR_S
s32Mdev	tools/vou_chn_dump.c	/^    HI_S32  s32Mdev;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
s32Mdev	tools/vou_screen_dump.c	/^    HI_S32  s32Mdev;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
s32Mdev	tools/vpss_chn_dump.c	/^    HI_S32  s32Mdev;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
s32Mdev	tools/vpss_src_dump.c	/^    HI_S32  s32Mdev;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
s32MfHeight	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32MfHeight;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32MfWidth	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32MfWidth;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32MicGainStepdB	include/hi_comm_aio.h	/^    HI_S32 s32MicGainStepdB;        \/* the step size of gain adjustment, [1, 3], recommemd 2 *\/$/;"	m	struct:hiAI_HDR_CONFIG_S
s32MicGaindB	include/hi_comm_aio.h	/^    HI_S32 s32MicGaindB;            \/* the current gain of MIC(AI) CODEC,[s32MinGaindB, s32MaxGaindB]*\/$/;"	m	struct:hiAI_HDR_CONFIG_S
s32MilliSec	component/isp/firmware/drv/mkp_vi.h	/^    HI_S32                s32MilliSec;$/;"	m	struct:hiVI_SEND_RAW_TIMEOUT_S
s32MilliSec	component/isp/firmware/drv/mkp_vi.h	/^    HI_S32                s32MilliSec;$/;"	m	struct:hiVI_USR_SEND_RAW_TIMEOUT_S
s32MilliSec	component/isp/firmware/drv/mkp_vi.h	/^    HI_S32              s32MilliSec;$/;"	m	struct:hiVI_USR_GET_FRM_TIMEOUT_S
s32MilliSec	component/isp/firmware/drv/mkp_vi.h	/^    HI_S32              s32MilliSec;$/;"	m	struct:hiVI_USR_GET_RAW_TIMEOUT_S
s32MinGaindB	include/hi_comm_aio.h	/^    HI_S32 s32MinGaindB;            \/* the minimum of MIC(AI) CODEC gain, [0, 120]*\/$/;"	m	struct:hiAI_HDR_CONFIG_S
s32MinRatio	include/hi_comm_video.h	/^	HI_S32 s32MinRatio;$/;"	m	struct:hiLDC_ATTR_S
s32MinStillPercent	include/hi_comm_rc.h	/^    HI_S32  s32MinStillPercent;     \/* the min percent of target bitrate for still scene *\/$/;"	m	struct:hiVENC_PARAM_H264_AVBR_S
s32MipiDev	include/hi_comm_vi.h	/^	MIPI_DEV s32MipiDev;$/;"	m	struct:hiVI_DEV_BIND_ATTR_S
s32MotionLimen	include/hi_comm_vpss.h	/^    HI_S32 s32MotionLimen;      \/*limen for motion*\/    $/;"	m	struct:hiVPSS_GRP_PARAM_S
s32NoiseThresh	include/hi_comm_aio.h	/^    HI_S32  s32NoiseThresh;         \/*noise threshold, range:[-80, -20]*\/                     $/;"	m	struct:hiAI_RNR_CONFIG_S
s32NrMode	include/hi_comm_aio.h	/^    HI_S32  s32NrMode;               \/*mode 0: floor noise; 1:ambient noise *\/$/;"	m	struct:hiAI_RNR_CONFIG_S
s32PirisPos	component/isp/firmware/drv/mkp_isp.h	/^    HI_S32  s32PirisPos;$/;"	m	struct:hiISP_AE_REG_CFG_2_S
s32PirisPos	component/isp/include/hi_comm_3a.h	/^    HI_S32  s32PirisPos;$/;"	m	struct:hiISP_AE_RESULT_S
s32PirisPos	include/hi_comm_3a.h	/^    HI_S32  s32PirisPos;$/;"	m	struct:hiISP_AE_RESULT_S
s32Qp	include/hi_comm_region.h	/^    HI_S32 		s32Qp;$/;"	m	struct:hiOVERLAY_QP_INFO_S
s32Qp	include/hi_comm_venc.h	/^    HI_S32  s32Qp;                                 \/* QP value. *\/$/;"	m	struct:hiVENC_ROI_CFG_S
s32QualityLevel	include/hi_comm_rc.h	/^    HI_S32  s32QualityLevel;        \/* quality of picture [1, 5] *\/$/;"	m	struct:hiVENC_PARAM_H264_CBR_S
s32RRMode	component/isp/firmware/drv/mkp_sys.h	/^    HI_S32 s32RRMode;$/;"	m	struct:hiKERNEL_CONFIG_S
s32Ratio	include/hi_comm_video.h	/^    HI_S32 s32Ratio;                \/* Distortion ratio.*\/$/;"	m	struct:hiLDC_ATTR_S
s32Ratiolimit0	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32Ratiolimit0;         \/\/ u7$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32Ratiolimit1	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32Ratiolimit1;         \/\/ u7$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32Ratiolimit2	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32Ratiolimit2;         \/\/ u7$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32Ratiolimit4	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32Ratiolimit4;         \/\/ u7$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32Ratiolimit5	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32Ratiolimit5;         \/\/ u7$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32Ratiolimit6	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32Ratiolimit6;         \/\/ u7$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32RecvPicNum	include/hi_comm_venc.h	/^    HI_S32 s32RecvPicNum;                          \/*Number of frames received and encoded by the encoding channel*\/$/;"	m	struct:hiVENC_RECV_PIC_PARAM_S
s32Reserved	include/hi_comm_aio.h	/^    HI_S32 s32Reserved;                          \/* s16VioceProtectFreqL1 must be greater than s16VioceProtectFreqL *\/$/;"	m	struct:hiAI_AEC_CONFIG_S
s32Reserved	include/hi_comm_aio.h	/^    HI_S32 s32Reserved;$/;"	m	struct:hiAUDIO_AGC_CONFIG_S
s32Reserved	include/hi_comm_aio.h	/^    HI_S32 s32Reserved;$/;"	m	struct:hiAUDIO_ANR_CONFIG_S
s32Reserved	include/hi_comm_aio.h	/^    HI_S32 s32Reserved;$/;"	m	struct:hiAUDIO_EQ_CONFIG_S
s32Rsv	component/isp/include/hi_comm_3a.h	/^    HI_S32 s32Rsv;$/;"	m	struct:hiISP_AE_PARAM_S
s32Rsv	component/isp/include/hi_comm_3a.h	/^    HI_S32 s32Rsv;$/;"	m	struct:hiISP_AF_PARAM_S
s32Rsv	component/isp/include/hi_comm_3a.h	/^    HI_S32 s32Rsv;$/;"	m	struct:hiISP_AF_RESULT_S
s32Rsv	component/isp/include/hi_comm_3a.h	/^    HI_S32 s32Rsv;$/;"	m	struct:hiISP_AWB_PARAM_S
s32Rsv	include/hi_comm_3a.h	/^    HI_S32 s32Rsv;$/;"	m	struct:hiISP_AE_PARAM_S
s32Rsv	include/hi_comm_3a.h	/^    HI_S32 s32Rsv;$/;"	m	struct:hiISP_AF_PARAM_S
s32Rsv	include/hi_comm_3a.h	/^    HI_S32 s32Rsv;$/;"	m	struct:hiISP_AF_RESULT_S
s32Rsv	include/hi_comm_3a.h	/^    HI_S32 s32Rsv;$/;"	m	struct:hiISP_AWB_PARAM_S
s32SrcFrameRate	include/hi_comm_vi.h	/^    HI_S32          s32SrcFrameRate;    \/* Source frame rate. The value -1 indicates that the frame rate is not controlled *\/$/;"	m	struct:hiVI_CHN_ATTR_S
s32SrcFrameRate	include/hi_comm_vi.h	/^    HI_S32    s32SrcFrameRate;          \/* Source frame rate. The value -1 indicates that the frame rate is not controlled *\/$/;"	m	struct:hiVI_EXT_CHN_ATTR_S
s32SrcFrameRate	include/hi_comm_vi.h	/^    HI_S32  s32SrcFrameRate; \/* for raw frame rate control *\/$/;"	m	struct:hiVI_SNAP_NORMAL_ATTR_S
s32SrcFrameRate	include/hi_comm_vi.h	/^    HI_S32  s32SrcFrameRate; \/* for raw frame rate control *\/$/;"	m	struct:hiVI_SNAP_USER_ATTR_S
s32SrcFrameRate	include/hi_comm_vpss.h	/^    HI_S32          s32SrcFrameRate;        \/*Frame rate of source*\/$/;"	m	struct:hiVPSS_EXT_CHN_ATTR_S
s32SrcFrameRate	include/hi_comm_vpss.h	/^    HI_S32  s32SrcFrameRate;    \/* source frame rate *\/$/;"	m	struct:hiVPSS_CHN_ATTR_S
s32SrcFrmRate	include/hi_comm_venc.h	/^    HI_S32 s32SrcFrmRate;                          \/* Input frame rate of   Roi backgroud*\/$/;"	m	struct:hiVENC_ROIBG_FRAME_RATE_S
s32SrcFrmRate	include/hi_comm_venc.h	/^    HI_S32 s32SrcFrmRate;                          \/* Input frame rate of a  channel*\/$/;"	m	struct:hiVENC_FRAME_RATE_S
s32SrcFrmRate	include/hi_comm_vpss.h	/^    HI_S32  s32SrcFrmRate;        \/* Input frame rate of a  group*\/$/;"	m	struct:hiVPSS_FRAME_RATE_S
s32StartX	include/hi_comm_video.h	/^    HI_S32 s32StartX;$/;"	m	struct:hiAREA_S
s32StartY	include/hi_comm_video.h	/^    HI_S32 s32StartY;$/;"	m	struct:hiAREA_S
s32Status	include/hi_ive.h	/^    HI_S32      s32Status;         \/*Result of tracking: 0-success; -1-failure*\/$/;"	m	struct:hiIVE_MV_S9Q7_S
s32SysHeightIn	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32SysHeightIn;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32SysWidthIn	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32SysWidthIn;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32TFStrMax	include/hi_comm_vpss.h	/^  HI_S32  s32TFStrMax;		\/* [ 0 .. 15 ] *\/$/;"	m	struct:hiVPSS_NR_PARAM_V1_S
s32TFStrMax	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32  s32TFStrMax;      \/* [ 0 .. 15 ] *\/$/;"	m	struct:hiADPT_SCENEAUTO_3DNR_S
s32TFStrMax	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32  s32TFStrMax       \/* [ 0 .. 15 ] *\/;$/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNRCFG_S
s32TFStrMov	include/hi_comm_vpss.h	/^  HI_S32  s32TFStrMov;		\/* [ 0 .. 31 ] *\/$/;"	m	struct:hiVPSS_NR_PARAM_V1_S
s32TFStrMov	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32  s32TFStrMov;      \/* [ 0 .. 31 ] *\/$/;"	m	struct:hiADPT_SCENEAUTO_3DNR_S
s32TFStrMov	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32  s32TFStrMov;      \/* [ 0 .. 31 ] *\/$/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNRCFG_S
s32TabInLower	include/hi_comm_ive.h	/^    HI_S32 s32TabInLower;       \/*LUT's original input lower limit*\/$/;"	m	struct:hiIVE_LOOK_UP_TABLE_S
s32TabInUpper	include/hi_comm_ive.h	/^    HI_S32 s32TabInUpper;       \/*LUT's original input upper limit*\/$/;"	m	struct:hiIVE_LOOK_UP_TABLE_S
s32ThreshNum	sample/common/sample_comm_ive.h	/^	HI_S32 s32ThreshNum;$/;"	m	struct:hiIVE_LINEAR_DATA_S
s32TotalNum	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32TotalNum;$/;"	m	struct:hiSCENEAUTO_INIPARAM_DYNAMIC_S
s32UvnrHeight	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32UvnrHeight;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32UvnrWidth	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32UvnrWidth;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32VCoef0	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32VCoef0;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32VCoef1	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32VCoef1;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32VCoef2	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32VCoef2;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32VCoef3	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32VCoef3;$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32VencChn	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32VencChn;$/;"	m	struct:hiSCENEAUTO_INIPARAM_MPINFO_S
s32VencGrp	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32VencGrp;$/;"	m	struct:hiSCENEAUTO_INIPARAM_MPINFO_S
s32VerOffset	include/hi_comm_fisheye.h	/^	HI_S32 					s32VerOffset;		\/* the vertical offset between image center and physical center of len*\/$/;"	m	struct:hiFISHEYE_ATTR_S
s32ViChn	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32ViChn;$/;"	m	struct:hiSCENEAUTO_INIPARAM_MPINFO_S
s32ViChnCnt	sample/common/sample_comm.h	/^    HI_S32 s32ViChnCnt;         \/\/ Vi Chn Total Count$/;"	m	struct:sample_vi_param_s
s32ViChnInterval	sample/common/sample_comm.h	/^    HI_S32 s32ViChnInterval;    \/\/ VI Chn Interval$/;"	m	struct:sample_vi_param_s
s32ViDev	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32ViDev;$/;"	m	struct:hiSCENEAUTO_INIPARAM_MPINFO_S
s32ViDevCnt	sample/common/sample_comm.h	/^    HI_S32 s32ViDevCnt;         \/\/ VI Dev Total Count$/;"	m	struct:sample_vi_param_s
s32ViDevInterval	sample/common/sample_comm.h	/^    HI_S32 s32ViDevInterval;    \/\/ Vi Dev Interval$/;"	m	struct:sample_vi_param_s
s32VirtualIQpDelta	include/hi_comm_venc.h	/^    HI_S32 s32VirtualIQpDelta;$/;"	m	struct:hiVENC_PARAM_REF_EX_S
s32VpssChn	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_S32 s32VpssChn;$/;"	m	struct:IVE_MD	file:
s32VpssChn	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32VpssChn;$/;"	m	struct:hiSCENEAUTO_INIPARAM_MPINFO_S
s32VpssGrp	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_S32 s32VpssGrp;$/;"	m	struct:IVE_MD	file:
s32VpssGrp	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 s32VpssGrp;$/;"	m	struct:hiSCENEAUTO_INIPARAM_MPINFO_S
s32WidthIn	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32WidthIn;	$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32WidthOut	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32WidthOut;		$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s32WorkSampleRate	include/hi_comm_aio.h	/^    HI_S32              s32WorkSampleRate;  \/* Sample Rate: 8KHz\/16KHz\/48KHz. default: 8KHz*\/$/;"	m	struct:hiAI_VQE_CONFIG_S
s32WorkSampleRate	include/hi_comm_aio.h	/^    HI_S32              s32WorkSampleRate;  \/* Sample Rate: 8KHz\/16KHz\/48KHz.default: 8KHz*\/$/;"	m	struct:hiAO_VQE_CONFIG_S
s32X	include/hi_comm_video.h	/^    HI_S32 s32X;$/;"	m	struct:hiPOINT_S
s32X	include/hi_comm_video.h	/^    HI_S32 s32X;$/;"	m	struct:hiRECT_S
s32XPos	include/hifb.h	/^    HI_S32 s32XPos;           \/**<  the x pos of origion point in screen *\/$/;"	m	struct:__anon68
s32XPos	include/hifb.h	/^    HI_S32 s32XPos;         \/**<  horizontal position *\/$/;"	m	struct:__anon54
s32Xpos	include/hi_tde_type.h	/^    HI_S32 s32Xpos;$/;"	m	struct:hiTDE2_RECT_S
s32Y	include/hi_comm_video.h	/^    HI_S32 s32Y;$/;"	m	struct:hiPOINT_S
s32Y	include/hi_comm_video.h	/^    HI_S32 s32Y;$/;"	m	struct:hiRECT_S
s32YPKStr	include/hi_comm_vpss.h	/^  HI_S32  s32YPKStr;		\/* [ 0 .. 63 ] *\/$/;"	m	struct:hiVPSS_NR_PARAM_V1_S
s32YPKStr	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32  s32YPKStr;        \/* [ 0 .. 63 ] *\/    $/;"	m	struct:hiADPT_SCENEAUTO_3DNR_S
s32YPKStr	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32  s32YPKStr;        \/* [ 0 .. 63 ] *\/$/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNRCFG_S
s32YPos	include/hifb.h	/^    HI_S32 s32YPos;	          \/**<  the y pos of origion point in screen *\/$/;"	m	struct:__anon68
s32YPos	include/hifb.h	/^    HI_S32 s32YPos;         \/**<  vertical position *\/$/;"	m	struct:__anon54
s32YSFBriRat	include/hi_comm_vpss.h	/^  HI_S32  s32YSFBriRat;		\/* [ 0 .. 64 ] *\/$/;"	m	struct:hiVPSS_NR_PARAM_V1_S
s32YSFBriRat	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32  s32YSFBriRat;     \/* [ 0 .. 64 ] *\/$/;"	m	struct:hiADPT_SCENEAUTO_3DNR_S
s32YSFBriRat	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32  s32YSFBriRat;     \/* [ 0 .. 64 ] *\/$/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNRCFG_S
s32YSFStr	include/hi_comm_vpss.h	/^  HI_S32  s32YSFStr;		\/* [ 0 .. 200 ] *\/ $/;"	m	struct:hiVPSS_NR_PARAM_V1_S
s32YSFStr	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32  s32YSFStr;        \/* [ 0 .. 200 ] *\/ $/;"	m	struct:hiADPT_SCENEAUTO_3DNR_S
s32YSFStr	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32  s32YSFStr;        \/* [ 0 .. 200 ] *\/ $/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNRCFG_S
s32YSFStrDl	include/hi_comm_vpss.h	/^  HI_S32  s32YSFStrDl;		\/* [ 0 .. 255 ] *\/ $/;"	m	struct:hiVPSS_NR_PARAM_V1_S
s32YSFStrDl	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32  s32YSFStrDl;      \/* [ 0 .. 255 ] *\/ $/;"	m	struct:hiADPT_SCENEAUTO_3DNR_S
s32YSFStrDl	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32  s32YSFStrDl;      \/* [    0 .. 255 ] *\/ $/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNRCFG_S
s32YSFStrDlt	include/hi_comm_vpss.h	/^  HI_S32  s32YSFStrDlt;		\/* [ -128 .. 127 ] *\/ $/;"	m	struct:hiVPSS_NR_PARAM_V1_S
s32YSFStrDlt	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32  s32YSFStrDlt;     \/* [ -128 .. 127 ] *\/$/;"	m	struct:hiADPT_SCENEAUTO_3DNR_S
s32YSFStrDlt	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32  s32YSFStrDlt;     \/* [ -128 .. 127 ] *\/ $/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNRCFG_S
s32YSFStrength	include/hi_comm_vpss.h	/^    HI_S32 s32YSFStrength;      \/*strength of space filter*\/$/;"	m	struct:hiVPSS_GRP_PARAM_S
s32YSmthRat	include/hi_comm_vpss.h	/^  HI_S32  s32YSmthRat;		\/* [ 0 .. 32  ] *\/$/;"	m	struct:hiVPSS_NR_PARAM_V1_S
s32YSmthRat	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32  s32YSmthRat;      \/* [ 0 .. 32  ] *\/$/;"	m	struct:hiADPT_SCENEAUTO_3DNR_S
s32YSmthRat	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32  s32YSmthRat;      \/* [ 0 .. 32  ] *\/$/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNRCFG_S
s32YSmthStr	include/hi_comm_vpss.h	/^  HI_S32  s32YSmthStr;		\/* [ 0 .. 200 ] *\/$/;"	m	struct:hiVPSS_NR_PARAM_V1_S
s32YSmthStr	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32  s32YSmthStr;      \/* [ 0 .. 200 ] *\/$/;"	m	struct:hiADPT_SCENEAUTO_3DNR_S
s32YSmthStr	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32  s32YSmthStr;      \/* [ 0 .. 200 ] *\/$/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNRCFG_S
s32YTFMdWin	include/hi_comm_vpss.h	/^  HI_S32  s32YTFMdWin;      \/* [ 0 .. 1 ] *\/$/;"	m	struct:hiVPSS_NR_PARAM_V1_S
s32YTFMdWin	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32  s32YTFMdWin;      \/* [ 0 .. 1 ] *\/$/;"	m	struct:hiADPT_SCENEAUTO_3DNR_S
s32YTFMdWin	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32  s32YTFMdWin;      \/* [ 0 .. 1 ] *\/$/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNRCFG_S
s32YTFStr	include/hi_comm_vpss.h	/^  HI_S32  s32YTFStr;		\/* [ 0 .. 128 ] *\/$/;"	m	struct:hiVPSS_NR_PARAM_V1_S
s32YTFStr	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32  s32YTFStr;        \/* [ 0 .. 128 ] *\/$/;"	m	struct:hiADPT_SCENEAUTO_3DNR_S
s32YTFStr	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32  s32YTFStr;        \/* [ 0 .. 128 ] *\/$/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNRCFG_S
s32YTFStrDl	include/hi_comm_vpss.h	/^  HI_S32  s32YTFStrDl;		\/* [    0 .. 31  ] *\/$/;"	m	struct:hiVPSS_NR_PARAM_V1_S
s32YTFStrDl	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32  s32YTFStrDl;      \/* [    0 .. 31  ] *\/$/;"	m	struct:hiADPT_SCENEAUTO_3DNR_S
s32YTFStrDl	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32  s32YTFStrDl;      \/* [    0 .. 31  ] *\/$/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNRCFG_S
s32YTFStrDlt	include/hi_comm_vpss.h	/^  HI_S32  s32YTFStrDlt;		\/* [  -64 .. 63  ] *\/$/;"	m	struct:hiVPSS_NR_PARAM_V1_S
s32YTFStrDlt	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32  s32YTFStrDlt;     \/* [  -64 .. 63  ] *\/$/;"	m	struct:hiADPT_SCENEAUTO_3DNR_S
s32YTFStrDlt	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32  s32YTFStrDlt;     \/* [  -64 .. 63  ] *\/$/;"	m	struct:hiSCENEAUTO_INIPARAM_3DNRCFG_S
s32YTFStrength	include/hi_comm_vpss.h	/^    HI_S32 s32YTFStrength;      \/*strength of time filter*\/$/;"	m	struct:hiVPSS_GRP_PARAM_S
s32Ypos	include/hi_tde_type.h	/^    HI_S32 s32Ypos;$/;"	m	struct:hiTDE2_RECT_S
s32a	component/isp/3a/include/hi_awb_comm.h	/^    HI_S32 s32a;$/;"	m	struct:hiAWB_DBG_ATTR_S
s32a	include/hi_awb_comm.h	/^    HI_S32 s32a;$/;"	m	struct:hiAWB_DBG_ATTR_S
s32c	component/isp/3a/include/hi_awb_comm.h	/^    HI_S32 s32c;$/;"	m	struct:hiAWB_DBG_ATTR_S
s32c	include/hi_awb_comm.h	/^    HI_S32 s32c;$/;"	m	struct:hiAWB_DBG_ATTR_S
s32chroma_qp_index_offset	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_S32 s32chroma_qp_index_offset;$/;"	m	struct:hiSCENEAUTO_H264VENC_S
s32p1	component/isp/3a/include/hi_awb_comm.h	/^    HI_S32 s32p1;$/;"	m	struct:hiAWB_DBG_ATTR_S
s32p1	include/hi_awb_comm.h	/^    HI_S32 s32p1;$/;"	m	struct:hiAWB_DBG_ATTR_S
s32p2	component/isp/3a/include/hi_awb_comm.h	/^    HI_S32 s32p2;$/;"	m	struct:hiAWB_DBG_ATTR_S
s32p2	include/hi_awb_comm.h	/^    HI_S32 s32p2;$/;"	m	struct:hiAWB_DBG_ATTR_S
s32q	component/isp/3a/include/hi_awb_comm.h	/^    HI_S32 s32q;$/;"	m	struct:hiAWB_DBG_ATTR_S
s32q	include/hi_awb_comm.h	/^    HI_S32 s32q;$/;"	m	struct:hiAWB_DBG_ATTR_S
s32ratiolimit3	component/isp/firmware/drv/mkp_isp.h	/^	HI_S32 s32ratiolimit3;         \/\/ u7$/;"	m	struct:hiISP_UVNR_REG_CFG_S
s8AdjustSpeed	include/hi_comm_aio.h	/^    HI_S8 s8AdjustSpeed;       \/* adjustable speed, range: [0, 10]dB\/s *\/$/;"	m	struct:hiAUDIO_AGC_CONFIG_S
s8Bias	include/hi_ive.h	/^	HI_S8  s8Bias;$/;"	m	struct:hiIVE_16BIT_TO_8BIT_CTRL_S
s8CngMode	include/hi_comm_aio.h	/^    HI_S8 s8CngMode;                              \/* cozy noisy mode: 0 close, 1 open, recommend 1*\/ $/;"	m	struct:hiAI_AEC_CONFIG_S
s8GaindB	include/hi_comm_aio.h	/^    HI_S8  s8GaindB[VQE_EQ_BAND_NUM];   \/*EQ band, include 100,200,250,350,500,800,1.2k,2.5k,4k,8k in turn, range:[-100, 20]*\/$/;"	m	struct:hiAUDIO_EQ_CONFIG_S
s8ImproveSNR	include/hi_comm_aio.h	/^    HI_S8 s8ImproveSNR;        \/* switch for improving SNR, range: [0:close, 1:upper limit 3dB, 2:upper limit 6dB] *\/$/;"	m	struct:hiAUDIO_AGC_CONFIG_S
s8LabelStatus	include/hi_ive.h	/^    HI_S8  s8LabelStatus;                         \/*-1: Labeled failed ; 0: Labeled successfully*\/$/;"	m	struct:hiIVE_CCBLOB_S
s8MaxGain	include/hi_comm_aio.h	/^    HI_S8 s8MaxGain;           \/* max gain, range: [0, 30]dB *\/$/;"	m	struct:hiAUDIO_AGC_CONFIG_S
s8NearAllPassEnergy	include/hi_comm_aio.h	/^    HI_S8 s8NearAllPassEnergy;                    \/* the far-end energy threshold for judging whether unvarnished transmission: 0 -59dBm0, 1 -49dBm0, 2 -39dBm0, recommend 1 *\/$/;"	m	struct:hiAI_AEC_CONFIG_S
s8NearCleanSupEnergy	include/hi_comm_aio.h	/^    HI_S8 s8NearCleanSupEnergy;                   \/* the energy threshold for compelling reset of near-end signal: 0 12dB, 1 15dB, 2 18dB, recommend 2 *\/  $/;"	m	struct:hiAI_AEC_CONFIG_S
s8NoiseFloor	include/hi_comm_aio.h	/^    HI_S8 s8NoiseFloor;        \/* noise floor, range: [-65, -20]dB *\/$/;"	m	struct:hiAUDIO_AGC_CONFIG_S
s8OutputMode	include/hi_comm_aio.h	/^    HI_S8 s8OutputMode;        \/* output mode, mute when lower than noise floor, range: [0:close, 1:open] *\/$/;"	m	struct:hiAUDIO_AGC_CONFIG_S
s8SpProSwitch	include/hi_comm_aio.h	/^    HI_S8  s8SpProSwitch;        \/* switch for music probe, range: [0:close, 1:open] *\/$/;"	m	struct:hiAUDIO_ANR_CONFIG_S
s8TargetLevel	include/hi_comm_aio.h	/^    HI_S8 s8TargetLevel;       \/* target voltage level, range: [-40, -1]dB *\/$/;"	m	struct:hiAUDIO_AGC_CONFIG_S
s8UseHighPassFilt	include/hi_comm_aio.h	/^    HI_S8 s8UseHighPassFilt;   \/* switch for using high pass filt, range: [0:close, 1:80Hz, 2:120Hz, 3:150:Hz, 4:300Hz: 5:500Hz] *\/$/;"	m	struct:hiAUDIO_AGC_CONFIG_S
s8Val	include/hi_comm_ive.h	/^	HI_S8 s8Val;$/;"	m	union:hiIVE_8BIT_U
s9q7Dx	include/hi_ive.h	/^    HI_S9Q7     s9q7Dx;           \/*X-direction component of the movement*\/$/;"	m	struct:hiIVE_MV_S9Q7_S
s9q7Dy	include/hi_ive.h	/^    HI_S9Q7     s9q7Dy;           \/*Y-direction component of the movement*\/$/;"	m	struct:hiIVE_MV_S9Q7_S
s_OSDCompInfo	sample/common/loadbmp.c	/^OSD_COMP_INFO s_OSDCompInfo[OSD_COLOR_FMT_BUTT] = {{0, 4, 4, 4},   \/*RGB444*\/$/;"	v
s_a16	sample/hifb/sample_hifb.c	/^static struct fb_bitfield s_a16 = {15, 1, 0};$/;"	v	typeref:struct:fb_bitfield	file:
s_b16	sample/hifb/sample_hifb.c	/^static struct fb_bitfield s_b16 = {0, 5, 0};$/;"	v	typeref:struct:fb_bitfield	file:
s_bFlushCached	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^static HI_BOOL s_bFlushCached = HI_TRUE;$/;"	v	file:
s_bStopSignal	sample/ive/sample/sample_ive_md.c	/^static HI_BOOL s_bStopSignal = HI_FALSE;$/;"	v	file:
s_bStopSignal	sample/ive/sample/sample_ive_od.c	/^static HI_BOOL s_bStopSignal = HI_FALSE;$/;"	v	file:
s_g16	sample/hifb/sample_hifb.c	/^static struct fb_bitfield s_g16 = {5, 5, 0};$/;"	v	typeref:struct:fb_bitfield	file:
s_r16	sample/hifb/sample_hifb.c	/^static struct fb_bitfield s_r16 = {10, 5, 0};$/;"	v	typeref:struct:fb_bitfield	file:
s_s16AcmLUTDeflt0_Hue	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt0_Hue[180] ={0};$/;"	v	file:
s_s16AcmLUTDeflt0_Luma	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt0_Luma[180]={0};$/;"	v	file:
s_s16AcmLUTDeflt0_Sat	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt0_Sat[180] ={0};$/;"	v	file:
s_s16AcmLUTDeflt1_Hue	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt1_Hue[120] ={0};$/;"	v	file:
s_s16AcmLUTDeflt1_Luma	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt1_Luma[120]={0};$/;"	v	file:
s_s16AcmLUTDeflt1_Sat	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt1_Sat[120] ={0};$/;"	v	file:
s_s16AcmLUTDeflt2_Hue	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt2_Hue[135] ={0};$/;"	v	file:
s_s16AcmLUTDeflt2_Luma	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt2_Luma[135]={0};$/;"	v	file:
s_s16AcmLUTDeflt2_Sat	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt2_Sat[135] ={0};$/;"	v	file:
s_s16AcmLUTDeflt3_Hue	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt3_Hue[90] ={0};$/;"	v	file:
s_s16AcmLUTDeflt3_Luma	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt3_Luma[90]={0};$/;"	v	file:
s_s16AcmLUTDeflt3_Sat	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt3_Sat[90] ={0};$/;"	v	file:
s_s16AcmLUTDeflt4_Hue	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt4_Hue[168] ={0};$/;"	v	file:
s_s16AcmLUTDeflt4_Luma	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt4_Luma[168]={0};$/;"	v	file:
s_s16AcmLUTDeflt4_Sat	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt4_Sat[168] ={0};$/;"	v	file:
s_s16AcmLUTDeflt5_Hue	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt5_Hue[112] ={0};$/;"	v	file:
s_s16AcmLUTDeflt5_Luma	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt5_Luma[112]={0};$/;"	v	file:
s_s16AcmLUTDeflt5_Sat	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt5_Sat[112] ={0};$/;"	v	file:
s_s16AcmLUTDeflt6_Hue	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt6_Hue[126] ={0};$/;"	v	file:
s_s16AcmLUTDeflt6_Luma	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt6_Luma[126]={0};$/;"	v	file:
s_s16AcmLUTDeflt6_Sat	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt6_Sat[126] ={0};$/;"	v	file:
s_s16AcmLUTDeflt7_Hue	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt7_Hue[84] ={0};$/;"	v	file:
s_s16AcmLUTDeflt7_Luma	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt7_Luma[84]={0};$/;"	v	file:
s_s16AcmLUTDeflt7_Sat	component/isp/firmware/drv/mkp_acm.c	/^static HI_S16 s_s16AcmLUTDeflt7_Sat[84] ={0};$/;"	v	file:
s_s32MemDev	tools/vi_bayerdump.c	/^static HI_S32 s_s32MemDev = -1;$/;"	v	file:
s_s32MemDev	tools/vi_dump.c	/^static HI_S32 s_s32MemDev = -1;$/;"	v	file:
s_stHiISPDevice	component/isp/firmware/drv/isp.c	/^static osal_dev_t *s_stHiISPDevice = NULL;$/;"	v	file:
s_stModule	component/isp/firmware/drv/isp.c	/^static UMAP_MODULE_S s_stModule =$/;"	v	file:
sample_bayer_dump	tools/vi_bayerdump.c	/^HI_S32 sample_bayer_dump(VIDEO_FRAME_S* pVBuf, HI_U32 u32Nbit, FILE* pfd)$/;"	f
sample_command	sample/HuaweiLite/app_init.c	/^void sample_command(void)$/;"	f
sample_ispcfg_opt_e	sample/common/sample_comm.h	/^typedef enum sample_ispcfg_opt_e$/;"	g
sample_rc_e	sample/common/sample_comm.h	/^typedef enum sample_rc_e$/;"	g
sample_rgn_change_type_e	sample/common/sample_comm.h	/^typedef enum sample_rgn_change_type_e$/;"	g
sample_venc_getstream_s	sample/common/sample_comm.h	/^typedef struct sample_venc_getstream_s$/;"	s
sample_vi_chn_set_e	sample/common/sample_comm.h	/^typedef enum sample_vi_chn_set_e$/;"	g
sample_vi_config_s	sample/common/sample_comm.h	/^typedef struct sample_vi_config_s$/;"	s
sample_vi_frame_info_s	sample/common/sample_comm.h	/^typedef struct sample_vi_frame_info_s$/;"	s
sample_vi_mode_e	sample/common/sample_comm.h	/^typedef enum sample_vi_mode_e$/;"	g
sample_vi_param_s	sample/common/sample_comm.h	/^typedef struct sample_vi_param_s$/;"	s
sample_video_loss_s	sample/common/sample_comm.h	/^typedef struct sample_video_loss_s$/;"	s
sample_vo_mode_e	sample/common/sample_comm.h	/^typedef enum sample_vo_mode_e$/;"	g
sample_yuv_dump	tools/vou_chn_dump.c	/^static void sample_yuv_dump(VIDEO_FRAME_S* pVBuf)$/;"	f	file:
sample_yuv_dump	tools/vou_screen_dump.c	/^static void sample_yuv_dump(VIDEO_FRAME_S* pVBuf)$/;"	f	file:
sample_yuv_dump	tools/vpss_chn_dump.c	/^static void sample_yuv_dump(VIDEO_FRAME_S* pVBuf, FILE* pfd)$/;"	f	file:
sample_yuv_dump	tools/vpss_src_dump.c	/^static void sample_yuv_dump(VIDEO_FRAME_S* pVBuf, FILE* pfd)$/;"	f	file:
sar_height	include/hi_comm_venc.h	/^    HI_U16 sar_height ;                  		  \/* default value: n\/a.  *\/$/;"	m	struct:hiVENC_PARAM_VUI_ASPECT_RATIO_S
sar_height	include/hi_comm_venc.h	/^    HI_U32 sar_height ;                  		  \/* default value: n\/a.  *\/$/;"	m	struct:hiVENC_PARAM_H265_ASPECT_RATIO_S
sar_width	include/hi_comm_venc.h	/^	HI_U16 sar_width;                             \/* default value: n\/a. sar_width  and  sar_height  shall  be  relatively  prime. *\/$/;"	m	struct:hiVENC_PARAM_VUI_ASPECT_RATIO_S
sar_width	include/hi_comm_venc.h	/^	HI_U32 sar_width;                             \/* default value: n\/a. sar_width  and  sar_height  shall  be  relatively  prime. *\/$/;"	m	struct:hiVENC_PARAM_H265_ASPECT_RATIO_S
searchNode	component/isp/firmware/drv/isp_st.c	/^static struct osal_list_head *searchNode(struct osal_list_head *head, const char *id)$/;"	f	file:
second	include/hi_rtc.h	/^        unsigned int  second;$/;"	m	struct:__anon45
secure_func_register	sample/HuaweiLite/app_init.c	/^int secure_func_register(void)$/;"	f
sem	component/isp/firmware/drv/isp_st.c	/^    struct osal_semaphore sem;$/;"	m	struct:hiISP_SYNC_TSK_CTX_S	typeref:struct:hiISP_SYNC_TSK_CTX_S::osal_semaphore	file:
sensor_addr_byte	component/isp/sensor/aptina_9m034/m034_sensor_ctl.c	/^const unsigned int  sensor_addr_byte	=	2;$/;"	v
sensor_addr_byte	component/isp/sensor/aptina_ar0230/ar0230_sensor_ctl.c	/^const unsigned int  sensor_addr_byte = 2;    \/* ADDR byte of AR0230 *\/$/;"	v
sensor_addr_byte	component/isp/sensor/ar0130/ar0130_sensor_ctl.c	/^const unsigned int  sensor_addr_byte	=	2;$/;"	v
sensor_addr_byte	component/isp/sensor/omnivision_ov2718/ov2718_sensor_ctl.c	/^const unsigned int  sensor_addr_byte	=	2;$/;"	v
sensor_addr_byte	component/isp/sensor/omnivision_ov9712/ov9712_sensor_ctl.c	/^const unsigned int  sensor_addr_byte	=	1;$/;"	v
sensor_addr_byte	component/isp/sensor/omnivision_ov9732/ov9732_sensor_ctl.c	/^const unsigned int sensor_addr_byte	=	2;$/;"	v
sensor_addr_byte	component/isp/sensor/omnivision_ov9750/ov9750_sensor_ctl.c	/^const unsigned int  sensor_addr_byte	=	2;$/;"	v
sensor_addr_byte	component/isp/sensor/omnivision_ov9752/ov9752_sensor_ctl.c	/^const unsigned int  sensor_addr_byte	=	2;$/;"	v
sensor_addr_byte	component/isp/sensor/panasonic_mn34222/mn34222_sensor_ctl.c	/^const unsigned int  sensor_addr_byte    =    2;$/;"	v
sensor_combined_12bit_1080p30_init	component/isp/sensor/omnivision_ov2718/ov2718_sensor_ctl.c	/^void sensor_combined_12bit_1080p30_init()$/;"	f
sensor_data_byte	component/isp/sensor/aptina_9m034/m034_sensor_ctl.c	/^const unsigned int  sensor_data_byte	=	2;$/;"	v
sensor_data_byte	component/isp/sensor/aptina_ar0230/ar0230_sensor_ctl.c	/^const unsigned int  sensor_data_byte = 2;    \/* DATA byte of AR0230 *\/$/;"	v
sensor_data_byte	component/isp/sensor/ar0130/ar0130_sensor_ctl.c	/^const unsigned int  sensor_data_byte	=	2;$/;"	v
sensor_data_byte	component/isp/sensor/omnivision_ov2718/ov2718_sensor_ctl.c	/^const unsigned int  sensor_data_byte	=	1;$/;"	v
sensor_data_byte	component/isp/sensor/omnivision_ov9712/ov9712_sensor_ctl.c	/^const unsigned int  sensor_data_byte	=	1;$/;"	v
sensor_data_byte	component/isp/sensor/omnivision_ov9732/ov9732_sensor_ctl.c	/^const unsigned int sensor_data_byte	=	1;$/;"	v
sensor_data_byte	component/isp/sensor/omnivision_ov9750/ov9750_sensor_ctl.c	/^const unsigned int  sensor_data_byte	=	1;$/;"	v
sensor_data_byte	component/isp/sensor/omnivision_ov9752/ov9752_sensor_ctl.c	/^const unsigned int  sensor_data_byte	=	1;$/;"	v
sensor_data_byte	component/isp/sensor/panasonic_mn34222/mn34222_sensor_ctl.c	/^const unsigned int  sensor_data_byte    =    1;$/;"	v
sensor_exit	component/isp/sensor/aptina_9m034/m034_sensor_ctl.c	/^void sensor_exit()$/;"	f
sensor_exit	component/isp/sensor/aptina_ar0230/ar0230_sensor_ctl.c	/^void sensor_exit()$/;"	f
sensor_exit	component/isp/sensor/ar0130/ar0130_sensor_ctl.c	/^void sensor_exit()$/;"	f
sensor_exit	component/isp/sensor/omnivision_ov2718/ov2718_sensor_ctl.c	/^void sensor_exit()$/;"	f
sensor_exit	component/isp/sensor/omnivision_ov9712/ov9712_sensor_ctl.c	/^void sensor_exit()$/;"	f
sensor_exit	component/isp/sensor/omnivision_ov9732/ov9732_sensor_ctl.c	/^void sensor_exit()$/;"	f
sensor_exit	component/isp/sensor/omnivision_ov9750/ov9750_sensor_ctl.c	/^void sensor_exit()$/;"	f
sensor_exit	component/isp/sensor/omnivision_ov9752/ov9752_sensor_ctl.c	/^void sensor_exit()$/;"	f
sensor_exit	component/isp/sensor/panasonic_mn34222/mn34222_sensor_ctl.c	/^void sensor_exit()$/;"	f
sensor_exit	component/isp/sensor/sony_imx222/imx222_sensor_ctl.c	/^void sensor_exit()$/;"	f
sensor_global_init	component/isp/sensor/aptina_9m034/m034_cmos.c	/^HI_VOID sensor_global_init()$/;"	f
sensor_global_init	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^HI_VOID sensor_global_init()$/;"	f
sensor_global_init	component/isp/sensor/ar0130/ar0130_cmos.c	/^HI_VOID sensor_global_init()$/;"	f
sensor_global_init	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^HI_VOID sensor_global_init()$/;"	f
sensor_global_init	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^HI_VOID sensor_global_init()$/;"	f
sensor_global_init	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^HI_VOID sensor_global_init()$/;"	f
sensor_global_init	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^HI_VOID sensor_global_init()$/;"	f
sensor_global_init	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^HI_VOID sensor_global_init()$/;"	f
sensor_global_init	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^HI_VOID sensor_global_init()$/;"	f
sensor_global_init	component/isp/sensor/sony_imx222/imx222_cmos.c	/^HI_VOID sensor_global_init()$/;"	f
sensor_i2c_addr	component/isp/sensor/aptina_9m034/m034_sensor_ctl.c	/^const unsigned char sensor_i2c_addr	    =	0x20;		\/* I2C Address of 9m034 *\/$/;"	v
sensor_i2c_addr	component/isp/sensor/aptina_ar0230/ar0230_sensor_ctl.c	/^const unsigned char sensor_i2c_addr  = 0x20; \/* I2C Address of AR0230 *\/$/;"	v
sensor_i2c_addr	component/isp/sensor/ar0130/ar0130_sensor_ctl.c	/^const unsigned char sensor_i2c_addr	    =	0x20;		\/* I2C Address of 9m034 *\/$/;"	v
sensor_i2c_addr	component/isp/sensor/omnivision_ov2718/ov2718_sensor_ctl.c	/^const unsigned char sensor_i2c_addr	    =	0x6C;		\/* I2C Address of OV2718 *\/$/;"	v
sensor_i2c_addr	component/isp/sensor/omnivision_ov9712/ov9712_sensor_ctl.c	/^const unsigned char sensor_i2c_addr	    =	0x60;		\/* I2C Address of OV9712 *\/$/;"	v
sensor_i2c_addr	component/isp/sensor/omnivision_ov9732/ov9732_sensor_ctl.c	/^const unsigned int sensor_i2c_addr	=	0x6c;		\/* I2C Address of OV9732 *\/$/;"	v
sensor_i2c_addr	component/isp/sensor/omnivision_ov9750/ov9750_sensor_ctl.c	/^const unsigned char sensor_i2c_addr	    =	0x6C;		\/* I2C Address of OV9750 *\/$/;"	v
sensor_i2c_addr	component/isp/sensor/omnivision_ov9752/ov9752_sensor_ctl.c	/^const unsigned char sensor_i2c_addr	    =	0x6C;		\/* I2C Address of OV9752 *\/$/;"	v
sensor_i2c_addr	component/isp/sensor/panasonic_mn34222/mn34222_sensor_ctl.c	/^const unsigned char sensor_i2c_addr        =    0x6c;        \/* I2C Address of MN34222 *\/$/;"	v
sensor_i2c_exit	component/isp/sensor/aptina_9m034/m034_sensor_ctl.c	/^int sensor_i2c_exit(void)$/;"	f
sensor_i2c_exit	component/isp/sensor/aptina_ar0230/ar0230_sensor_ctl.c	/^int sensor_i2c_exit(void)$/;"	f
sensor_i2c_exit	component/isp/sensor/ar0130/ar0130_sensor_ctl.c	/^int sensor_i2c_exit(void)$/;"	f
sensor_i2c_exit	component/isp/sensor/omnivision_ov2718/ov2718_sensor_ctl.c	/^int sensor_i2c_exit(void)$/;"	f
sensor_i2c_exit	component/isp/sensor/omnivision_ov9712/ov9712_sensor_ctl.c	/^int sensor_i2c_exit(void)$/;"	f
sensor_i2c_exit	component/isp/sensor/omnivision_ov9732/ov9732_sensor_ctl.c	/^int sensor_i2c_exit(void)$/;"	f
sensor_i2c_exit	component/isp/sensor/omnivision_ov9750/ov9750_sensor_ctl.c	/^int sensor_i2c_exit(void)$/;"	f
sensor_i2c_exit	component/isp/sensor/omnivision_ov9752/ov9752_sensor_ctl.c	/^int sensor_i2c_exit(void)$/;"	f
sensor_i2c_exit	component/isp/sensor/panasonic_mn34222/mn34222_sensor_ctl.c	/^int sensor_i2c_exit(void)$/;"	f
sensor_i2c_init	component/isp/sensor/aptina_9m034/m034_sensor_ctl.c	/^int sensor_i2c_init(void)$/;"	f
sensor_i2c_init	component/isp/sensor/aptina_ar0230/ar0230_sensor_ctl.c	/^int sensor_i2c_init(void)$/;"	f
sensor_i2c_init	component/isp/sensor/ar0130/ar0130_sensor_ctl.c	/^int sensor_i2c_init(void)$/;"	f
sensor_i2c_init	component/isp/sensor/omnivision_ov2718/ov2718_sensor_ctl.c	/^int sensor_i2c_init(void)$/;"	f
sensor_i2c_init	component/isp/sensor/omnivision_ov9712/ov9712_sensor_ctl.c	/^int sensor_i2c_init(void)$/;"	f
sensor_i2c_init	component/isp/sensor/omnivision_ov9732/ov9732_sensor_ctl.c	/^int sensor_i2c_init(void)$/;"	f
sensor_i2c_init	component/isp/sensor/omnivision_ov9750/ov9750_sensor_ctl.c	/^int sensor_i2c_init(void)$/;"	f
sensor_i2c_init	component/isp/sensor/omnivision_ov9752/ov9752_sensor_ctl.c	/^int sensor_i2c_init(void)$/;"	f
sensor_i2c_init	component/isp/sensor/panasonic_mn34222/mn34222_sensor_ctl.c	/^int sensor_i2c_init(void)$/;"	f
sensor_init	component/isp/sensor/aptina_9m034/m034_sensor_ctl.c	/^void sensor_init()$/;"	f
sensor_init	component/isp/sensor/aptina_ar0230/ar0230_sensor_ctl.c	/^void sensor_init()$/;"	f
sensor_init	component/isp/sensor/ar0130/ar0130_sensor_ctl.c	/^void sensor_init()$/;"	f
sensor_init	component/isp/sensor/omnivision_ov2718/ov2718_sensor_ctl.c	/^void sensor_init()$/;"	f
sensor_init	component/isp/sensor/omnivision_ov9712/ov9712_sensor_ctl.c	/^void sensor_init()$/;"	f
sensor_init	component/isp/sensor/omnivision_ov9732/ov9732_sensor_ctl.c	/^void sensor_init()$/;"	f
sensor_init	component/isp/sensor/omnivision_ov9750/ov9750_sensor_ctl.c	/^void sensor_init()$/;"	f
sensor_init	component/isp/sensor/omnivision_ov9752/ov9752_sensor_ctl.c	/^void sensor_init()$/;"	f
sensor_init	component/isp/sensor/panasonic_mn34222/mn34222_sensor_ctl.c	/^void sensor_init()$/;"	f
sensor_init	component/isp/sensor/sony_imx222/imx222_sensor_ctl.c	/^void sensor_init()$/;"	f
sensor_init_1080p_30fps	component/isp/sensor/sony_imx222/imx222_sensor_ctl.c	/^void sensor_init_1080p_30fps()$/;"	f
sensor_init_720p_30fps	component/isp/sensor/ar0130/ar0130_sensor_ctl.c	/^void sensor_init_720p_30fps()$/;"	f
sensor_init_720p_30fps	component/isp/sensor/sony_imx222/imx222_sensor_ctl.c	/^void sensor_init_720p_30fps()$/;"	f
sensor_init_720p_60fps	component/isp/sensor/sony_imx222/imx222_sensor_ctl.c	/^void sensor_init_720p_60fps()$/;"	f
sensor_init_960p_30fps	component/isp/sensor/ar0130/ar0130_sensor_ctl.c	/^void sensor_init_960p_30fps()$/;"	f
sensor_linear_1080p30_init	component/isp/sensor/aptina_ar0230/ar0230_sensor_ctl.c	/^void sensor_linear_1080p30_init()$/;"	f
sensor_linear_1080p30_init	component/isp/sensor/omnivision_ov2718/ov2718_sensor_ctl.c	/^void sensor_linear_1080p30_init()$/;"	f
sensor_linear_1080p30_init	component/isp/sensor/panasonic_mn34222/mn34222_sensor_ctl.c	/^void sensor_linear_1080p30_init()$/;"	f
sensor_linear_1080p60_init	component/isp/sensor/aptina_ar0230/ar0230_sensor_ctl.c	/^void sensor_linear_1080p60_init()$/;"	f
sensor_linear_720p25_init	component/isp/sensor/omnivision_ov9712/ov9712_sensor_ctl.c	/^void sensor_linear_720p25_init()$/;"	f
sensor_linear_720p30_init	component/isp/sensor/omnivision_ov9732/ov9732_sensor_ctl.c	/^void sensor_linear_720p30_init()$/;"	f
sensor_linear_960p30_init	component/isp/sensor/omnivision_ov9750/ov9750_sensor_ctl.c	/^void sensor_linear_960p30_init()$/;"	f
sensor_linear_960p30_init	component/isp/sensor/omnivision_ov9752/ov9752_sensor_ctl.c	/^void sensor_linear_960p30_init()$/;"	f
sensor_prog	component/isp/sensor/aptina_9m034/m034_sensor_ctl.c	/^void sensor_prog(int* rom) $/;"	f
sensor_prog	component/isp/sensor/aptina_ar0230/ar0230_sensor_ctl.c	/^void sensor_prog(int* rom) $/;"	f
sensor_prog	component/isp/sensor/ar0130/ar0130_sensor_ctl.c	/^void sensor_prog(int* rom) $/;"	f
sensor_prog	component/isp/sensor/omnivision_ov2718/ov2718_sensor_ctl.c	/^void sensor_prog(int* rom) $/;"	f
sensor_prog	component/isp/sensor/omnivision_ov9712/ov9712_sensor_ctl.c	/^void sensor_prog(int* rom) $/;"	f
sensor_prog	component/isp/sensor/omnivision_ov9750/ov9750_sensor_ctl.c	/^void sensor_prog(int* rom) $/;"	f
sensor_prog	component/isp/sensor/omnivision_ov9752/ov9752_sensor_ctl.c	/^void sensor_prog(int* rom) $/;"	f
sensor_prog	component/isp/sensor/panasonic_mn34222/mn34222_sensor_ctl.c	/^void sensor_prog(int* rom) $/;"	f
sensor_prog	component/isp/sensor/sony_imx222/imx222_sensor_ctl.c	/^void sensor_prog(int* rom) $/;"	f
sensor_read_register	component/isp/sensor/aptina_9m034/m034_sensor_ctl.c	/^int sensor_read_register(int addr)$/;"	f
sensor_read_register	component/isp/sensor/aptina_ar0230/ar0230_sensor_ctl.c	/^int sensor_read_register(int addr)$/;"	f
sensor_read_register	component/isp/sensor/ar0130/ar0130_sensor_ctl.c	/^int sensor_read_register(int addr)$/;"	f
sensor_read_register	component/isp/sensor/omnivision_ov2718/ov2718_sensor_ctl.c	/^int sensor_read_register(int addr)$/;"	f
sensor_read_register	component/isp/sensor/omnivision_ov9712/ov9712_sensor_ctl.c	/^int sensor_read_register(int addr)$/;"	f
sensor_read_register	component/isp/sensor/omnivision_ov9732/ov9732_sensor_ctl.c	/^int sensor_read_register(int addr)$/;"	f
sensor_read_register	component/isp/sensor/omnivision_ov9750/ov9750_sensor_ctl.c	/^int sensor_read_register(int addr)$/;"	f
sensor_read_register	component/isp/sensor/omnivision_ov9752/ov9752_sensor_ctl.c	/^int sensor_read_register(int addr)$/;"	f
sensor_read_register	component/isp/sensor/panasonic_mn34222/mn34222_sensor_ctl.c	/^int sensor_read_register(int addr)$/;"	f
sensor_read_register	component/isp/sensor/sony_imx222/imx222_sensor_ctl.c	/^int sensor_read_register(unsigned int addr)$/;"	f
sensor_register_callback	component/isp/sensor/aptina_9m034/m034_cmos.c	/^int sensor_register_callback(void)$/;"	f
sensor_register_callback	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^int sensor_register_callback(void)$/;"	f
sensor_register_callback	component/isp/sensor/ar0130/ar0130_cmos.c	/^int sensor_register_callback(void)$/;"	f
sensor_register_callback	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^int sensor_register_callback(void)$/;"	f
sensor_register_callback	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^int sensor_register_callback(void)$/;"	f
sensor_register_callback	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^int sensor_register_callback(void)$/;"	f
sensor_register_callback	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^int sensor_register_callback(void)$/;"	f
sensor_register_callback	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^int sensor_register_callback(void)$/;"	f
sensor_register_callback	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^int sensor_register_callback(void)$/;"	f
sensor_register_callback	component/isp/sensor/sony_imx222/imx222_cmos.c	/^int sensor_register_callback(void)$/;"	f
sensor_rom_30_lin	component/isp/sensor/aptina_9m034/m034_sensor_config.h	/^static int sensor_rom_30_lin[] = {$/;"	v
sensor_rom_30_wdr	component/isp/sensor/aptina_9m034/m034_sensor_config.h	/^static int sensor_rom_30_wdr[] = {$/;"	v
sensor_set_inifile_path	component/isp/sensor/aptina_9m034/m034_cmos.c	/^int  sensor_set_inifile_path(const char *pcPath)$/;"	f
sensor_set_inifile_path	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^int  sensor_set_inifile_path(const char *pcPath)$/;"	f
sensor_set_inifile_path	component/isp/sensor/ar0130/ar0130_cmos.c	/^int  sensor_set_inifile_path(const char *pcPath)$/;"	f
sensor_set_inifile_path	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^int  sensor_set_inifile_path(const char *pcPath)$/;"	f
sensor_set_inifile_path	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^int  sensor_set_inifile_path(const char *pcPath)$/;"	f
sensor_set_inifile_path	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^int  sensor_set_inifile_path(const char *pcPath)$/;"	f
sensor_set_inifile_path	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^int  sensor_set_inifile_path(const char *pcPath)$/;"	f
sensor_set_inifile_path	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^int  sensor_set_inifile_path(const char *pcPath)$/;"	f
sensor_set_inifile_path	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^int  sensor_set_inifile_path(const char *pcPath)$/;"	f
sensor_set_inifile_path	component/isp/sensor/sony_imx222/imx222_cmos.c	/^int  sensor_set_inifile_path(const char *pcPath)$/;"	f
sensor_spi_exit	component/isp/sensor/sony_imx222/imx222_sensor_ctl.c	/^int sensor_spi_exit(void)$/;"	f
sensor_spi_init	component/isp/sensor/sony_imx222/imx222_sensor_ctl.c	/^int sensor_spi_init(void)$/;"	f
sensor_type	init/sdk_init.c	/^HI_CHAR* sensor_type = "ar0130";     \/\/ ov9732 ar0230 ar0130 imx222 9m034 ov9750 $/;"	v
sensor_unregister_callback	component/isp/sensor/aptina_9m034/m034_cmos.c	/^int sensor_unregister_callback(void)$/;"	f
sensor_unregister_callback	component/isp/sensor/aptina_ar0230/ar0230_cmos.c	/^int sensor_unregister_callback(void)$/;"	f
sensor_unregister_callback	component/isp/sensor/ar0130/ar0130_cmos.c	/^int sensor_unregister_callback(void)$/;"	f
sensor_unregister_callback	component/isp/sensor/omnivision_ov2718/ov2718_cmos.c	/^int sensor_unregister_callback(void)$/;"	f
sensor_unregister_callback	component/isp/sensor/omnivision_ov9712/ov9712_cmos.c	/^int sensor_unregister_callback(void)$/;"	f
sensor_unregister_callback	component/isp/sensor/omnivision_ov9732/ov9732_cmos.c	/^int sensor_unregister_callback(void)$/;"	f
sensor_unregister_callback	component/isp/sensor/omnivision_ov9750/ov9750_cmos.c	/^int sensor_unregister_callback(void)$/;"	f
sensor_unregister_callback	component/isp/sensor/omnivision_ov9752/ov9752_cmos.c	/^int sensor_unregister_callback(void)$/;"	f
sensor_unregister_callback	component/isp/sensor/panasonic_mn34222/mn34222_cmos.c	/^int sensor_unregister_callback(void)$/;"	f
sensor_unregister_callback	component/isp/sensor/sony_imx222/imx222_cmos.c	/^int sensor_unregister_callback(void)$/;"	f
sensor_wdr_1080p30_init	component/isp/sensor/aptina_ar0230/ar0230_sensor_ctl.c	/^void sensor_wdr_1080p30_init()$/;"	f
sensor_wdr_1080p60_init	component/isp/sensor/aptina_ar0230/ar0230_sensor_ctl.c	/^void sensor_wdr_1080p60_init()$/;"	f
sensor_write_register	component/isp/sensor/aptina_9m034/m034_sensor_ctl.c	/^int sensor_write_register(int addr, int data)$/;"	f
sensor_write_register	component/isp/sensor/aptina_ar0230/ar0230_sensor_ctl.c	/^int sensor_write_register(int addr, int data)$/;"	f
sensor_write_register	component/isp/sensor/ar0130/ar0130_sensor_ctl.c	/^int sensor_write_register(int addr, int data)$/;"	f
sensor_write_register	component/isp/sensor/omnivision_ov2718/ov2718_sensor_ctl.c	/^int sensor_write_register(int addr, int data)$/;"	f
sensor_write_register	component/isp/sensor/omnivision_ov9712/ov9712_sensor_ctl.c	/^int sensor_write_register(int addr, int data)$/;"	f
sensor_write_register	component/isp/sensor/omnivision_ov9732/ov9732_sensor_ctl.c	/^int sensor_write_register(int addr, int data)$/;"	f
sensor_write_register	component/isp/sensor/omnivision_ov9750/ov9750_sensor_ctl.c	/^int sensor_write_register(int addr, int data)$/;"	f
sensor_write_register	component/isp/sensor/omnivision_ov9752/ov9752_sensor_ctl.c	/^int sensor_write_register(int addr, int data)$/;"	f
sensor_write_register	component/isp/sensor/panasonic_mn34222/mn34222_sensor_ctl.c	/^int sensor_write_register(int addr, int data)$/;"	f
sensor_write_register	component/isp/sensor/sony_imx222/imx222_sensor_ctl.c	/^int sensor_write_register(unsigned int addr, unsigned char data)$/;"	f
set_dpcc_parameters_inter	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^static HI_VOID set_dpcc_parameters_inter(ISP_DP_REG_CFG_S *pstIspDpccHwCfg,HI_U32 u32DpccStat)$/;"	f	file:
setup_sensor	component/isp/sensor/sony_imx222/imx222_sensor_ctl.c	/^void setup_sensor(int isp_mode)$/;"	f
sf	include/hi_comm_vpss.h	/^  NRB_SF_PARAM_V1_S sf[3];$/;"	m	struct:__anon13
sfc	include/hi_comm_vpss.h	/^  int  tss,      sfc, tfc;$/;"	m	struct:hiVPSS_GRP_VPPNRS_S
sfs	include/hi_comm_vpss.h	/^  int  sfs, tfs, mdz, ies;$/;"	m	struct:hiVPSS_GRP_VPPNRS_S
size	component/isp/iniparser/dictionary.h	/^	int				size ;	\/** Storage size of entries*\/$/;"	m	struct:_dictionary_
size	include/dictionary.h	/^	int				size ;	\/** Storage size of entries*\/$/;"	m	struct:_dictionary_
size	tools/vpss_src_dump.c	/^static HI_U32 size = 0;$/;"	v	file:
sleade_max	include/hiir.h	/^    unsigned short int sleade_max;$/;"	m	struct:__anon43
sleade_min	include/hiir.h	/^    unsigned short int sleade_min;$/;"	m	struct:__anon43
slice_alpha_c0_offset_div2	include/hi_comm_venc.h	/^    HI_S32 slice_alpha_c0_offset_div2;             \/* default value: 5. [-6,+6] *\/$/;"	m	struct:hiVENC_PARAM_H264_DBLK_S
slice_alpha_c0_offset_div2	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32 slice_alpha_c0_offset_div2;            $/;"	m	struct:hiADPT_SCENEAUTO_H264_DEBLOCK_S
slice_alpha_c0_offset_div2	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 slice_alpha_c0_offset_div2;             $/;"	m	struct:hiSCENEAUTO_H264DBLK_S
slice_beta_offset_div2	include/hi_comm_venc.h	/^    HI_S32 slice_beta_offset_div2;                 \/* default value: 5. [-6,+6] *\/$/;"	m	struct:hiVENC_PARAM_H264_DBLK_S
slice_beta_offset_div2	include/hi_comm_venc.h	/^    HI_S32 slice_beta_offset_div2;                 \/* default value: 5. [-6,+6] *\/$/;"	m	struct:hiVENC_PARAM_H265_DBLK_S
slice_beta_offset_div2	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_S32 slice_beta_offset_div2;$/;"	m	struct:hiADPT_SCENEAUTO_H264_DEBLOCK_S
slice_beta_offset_div2	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_S32 slice_beta_offset_div2;                 $/;"	m	struct:hiSCENEAUTO_H264DBLK_S
slice_deblocking_filter_disabled_flag	include/hi_comm_venc.h	/^    HI_U32 slice_deblocking_filter_disabled_flag;        \/* default value: 0. {0,1} *\/$/;"	m	struct:hiVENC_PARAM_H265_DBLK_S
slice_sao_chroma_flag	include/hi_comm_venc.h	/^    HI_U32  slice_sao_chroma_flag;$/;"	m	struct:hiVENC_PARAM_H265_SAO_S
slice_sao_luma_flag	include/hi_comm_venc.h	/^    HI_U32  slice_sao_luma_flag;$/;"	m	struct:hiVENC_PARAM_H265_SAO_S
slice_tc_offset_div2	include/hi_comm_venc.h	/^    HI_S32 slice_tc_offset_div2;             \/* default value: 5. [-6,+6] *\/$/;"	m	struct:hiVENC_PARAM_H265_DBLK_S
snprintf	component/isp/iniparser/dictionary.c	35;"	d	file:
snprintf	component/isp/iniparser/iniparser.c	47;"	d	file:
sns_type	sample/venc/sample_venc.c	46;"	d	file:
softcursor	include/hifb.h	/^    HI_CHAR softcursor[8];$/;"	m	struct:hiHIFB_MODULE_PARAMS_S
solving_lin_equation_a	component/isp/firmware/src/main/isp_math_utils.c	/^HI_S32 solving_lin_equation_a(HI_S32 y1, HI_S32 y2, HI_S32 x1, HI_S32 x2, HI_S16 a_fraction_size)$/;"	f
solving_lin_equation_b	component/isp/firmware/src/main/isp_math_utils.c	/^HI_S32 solving_lin_equation_b(HI_S32 y1, HI_S32 a, HI_S32 x1, HI_S16 a_fraction_size)$/;"	f
solving_nth_root_045	component/isp/firmware/src/main/isp_math_utils.c	/^HI_S32 solving_nth_root_045(HI_S32 x, const HI_U16 fraction_size)$/;"	f
speed_hz	include/hi_spi.h	/^	__u32		speed_hz;$/;"	m	struct:spi_ioc_transfer
spi1_pim_mux	init/sdk_init.c	/^static HI_VOID spi1_pim_mux(void)$/;"	f	file:
spi_ioc_transfer	include/hi_spi.h	/^struct spi_ioc_transfer {$/;"	s
sqrt16	component/isp/firmware/src/main/isp_math_utils.c	/^HI_U8 sqrt16(HI_U32 arg)$/;"	f
st3dnr	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    ADPT_SCENEAUTO_3DNR_ATTR_S st3dnr;$/;"	m	struct:hiSCENEAUTO_PREVIOUSPARA_S
stAEAttr	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_AEATTR_S stAEAttr;$/;"	m	struct:hiSCENEAUTO_PREVIOUSPARA_S
stAECfg	component/isp/include/hi_comm_isp.h	/^    ISP_AE_STATISTICS_CFG_S     stAECfg;$/;"	m	struct:hiISP_STATISTICS_CFG_S
stAECfg	include/hi_comm_isp.h	/^    ISP_AE_STATISTICS_CFG_S     stAECfg;$/;"	m	struct:hiISP_STATISTICS_CFG_S
stAEDelayAttr	component/isp/include/hi_comm_isp.h	/^    ISP_AE_DELAY_S stAEDelayAttr;       $/;"	m	struct:hiISP_AE_ATTR_S
stAEDelayAttr	include/hi_comm_isp.h	/^    ISP_AE_DELAY_S stAEDelayAttr;       $/;"	m	struct:hiISP_AE_ATTR_S
stAERegCfg	component/isp/firmware/drv/mkp_isp.h	/^    ISP_AE_REG_CFG_2_S  stAERegCfg;$/;"	m	struct:hiISP_SYNC_CFG_BUF_NODE_S
stAERoute	component/isp/include/hi_comm_isp.h	/^    ISP_AE_ROUTE_S stAERoute;       \/* RO, Actual AE route *\/$/;"	m	struct:hiISP_EXP_INFO_S
stAERoute	include/hi_comm_isp.h	/^    ISP_AE_ROUTE_S stAERoute;       \/* RO, Actual AE route *\/$/;"	m	struct:hiISP_EXP_INFO_S
stAERoute	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_AEROUTE_S stAERoute;$/;"	m	struct:hiSCENEAUTO_PREVIOUSPARA_S
stAERouteAttr	component/isp/3a/include/hi_ae_comm.h	/^    ISP_AE_ROUTE_S stAERouteAttr;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
stAERouteAttr	include/hi_ae_comm.h	/^    ISP_AE_ROUTE_S stAERouteAttr;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
stAERouteAttrEx	component/isp/3a/include/hi_ae_comm.h	/^    ISP_AE_ROUTE_EX_S stAERouteAttrEx;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
stAERouteAttrEx	include/hi_ae_comm.h	/^    ISP_AE_ROUTE_EX_S stAERouteAttrEx;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
stAERouteEx	component/isp/include/hi_comm_isp.h	/^    ISP_AE_ROUTE_EX_S stAERouteEx;  \/* RO, Actual AE route_ex *\/$/;"	m	struct:hiISP_EXP_INFO_S
stAERouteEx	include/hi_comm_isp.h	/^    ISP_AE_ROUTE_EX_S stAERouteEx;  \/* RO, Actual AE route_ex *\/$/;"	m	struct:hiISP_EXP_INFO_S
stAEStat	component/isp/include/hi_comm_isp.h	/^    ISP_AE_STATISTICS_S         stAEStat;   $/;"	m	struct:hiISP_STATISTICS_S
stAEStat	include/hi_comm_isp.h	/^    ISP_AE_STATISTICS_S         stAEStat;   $/;"	m	struct:hiISP_STATISTICS_S
stAGainRange	component/isp/include/hi_comm_isp.h	/^    ISP_AE_RANGE_S stAGainRange;     \/*RW,  sensor analog gain (unit: times, 10bit precision), Range : [0x400, 0xFFFFFFFF], it's related to the specific sensor *\/$/;"	m	struct:hiISP_AE_ATTR_S
stAGainRange	include/hi_comm_isp.h	/^    ISP_AE_RANGE_S stAGainRange;     \/*RW,  sensor analog gain (unit: times, 10bit precision), Range : [0x400, 0xFFFFFFFF], it's related to the specific sensor *\/$/;"	m	struct:hiISP_AE_ATTR_S
stAcm	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_ACM_S stAcm;$/;"	m	struct:hiSCENEAUTO_PREVIOUSPARA_S
stAcmCtrl	component/isp/firmware/drv/acm_ext.h	/^    ISP_ACM_ATTR_S      stAcmCtrl   ;$/;"	m	struct:hi_ISP_ACM_LUTS_S
stAcmSem	component/isp/firmware/drv/acm_ext.h	/^    struct osal_semaphore    stAcmSem    ;$/;"	m	struct:hi_ISP_ACM_LUTS_S	typeref:struct:hi_ISP_ACM_LUTS_S::osal_semaphore
stAdPid	sample/common/sample_comm_audio.c	/^    pthread_t stAdPid;$/;"	m	struct:tagSAMPLE_ADEC_S	file:
stAddCtrl	include/hi_md.h	/^	IVE_ADD_CTRL_S		stAddCtrl;  \/*Add ctrl*\/$/;"	m	struct:hiMD_ATTR_S
stAeExpFunc	component/isp/include/hi_comm_3a.h	/^    ISP_AE_EXP_FUNC_S stAeExpFunc;$/;"	m	struct:hiISP_AE_REGISTER_S
stAeExpFunc	include/hi_comm_3a.h	/^    ISP_AE_EXP_FUNC_S stAeExpFunc;$/;"	m	struct:hiISP_AE_REGISTER_S
stAeInfo	component/isp/3a/sample_ae/sample_ae_adp.h	/^    ISP_AE_INFO_S           stAeInfo;$/;"	m	struct:hiSAMPLE_AE_CTX_S
stAeLib	component/isp/include/hi_comm_3a.h	/^    ALG_LIB_S   stAeLib;$/;"	m	struct:hiISP_BIND_ATTR_S
stAeLib	include/hi_comm_3a.h	/^    ALG_LIB_S   stAeLib;$/;"	m	struct:hiISP_BIND_ATTR_S
stAeLibInfo	component/isp/firmware/src/main/isp_main.h	/^    ISP_LIB_INFO_S          stAeLibInfo;$/;"	m	struct:hiISP_CTX_S
stAeParam	component/isp/3a/sample_ae/sample_ae_adp.h	/^    ISP_AE_PARAM_S          stAeParam;$/;"	m	struct:hiSAMPLE_AE_CTX_S
stAeRegCfg1	component/isp/firmware/drv/mkp_isp.h	/^    ISP_AE_REG_CFG_1_S      stAeRegCfg1;$/;"	m	struct:hiISP_REG_CFG_S
stAeRegCfg2	component/isp/firmware/drv/mkp_isp.h	/^    ISP_AE_REG_CFG_2_S      stAeRegCfg2;$/;"	m	struct:hiISP_REG_CFG_S
stAeRegsiter	component/isp/firmware/src/main/isp_main.h	/^        ISP_AE_REGISTER_S  stAeRegsiter;$/;"	m	union:hiISP_LIB_NODE_S::__anon84
stAeResult	component/isp/3a/sample_ae/sample_ae_adp.h	/^    ISP_AE_RESULT_S         stAeResult;$/;"	m	struct:hiSAMPLE_AE_CTX_S
stAeStat1	component/isp/firmware/drv/mkp_isp.h	/^    ISP_AE_STAT_1_S     stAeStat1;   \/* not support *\/  $/;"	m	struct:hiISP_STAT_S
stAeStat2	component/isp/firmware/drv/mkp_isp.h	/^    ISP_AE_STAT_2_S     stAeStat2;   \/* not support *\/ $/;"	m	struct:hiISP_STAT_S
stAeStat3	component/isp/firmware/drv/mkp_isp.h	/^    ISP_AE_STAT_3_S     stAeStat3;$/;"	m	struct:hiISP_STAT_S
stAeStat4	component/isp/firmware/drv/mkp_isp.h	/^    ISP_AE_STAT_4_S     stAeStat4;$/;"	m	struct:hiISP_STAT_S
stAeStat5	component/isp/firmware/drv/mkp_isp.h	/^    ISP_AE_STAT_5_S     stAeStat5;$/;"	m	struct:hiISP_STAT_S
stAecCfg	include/hi_comm_aio.h	/^ 	AI_AEC_CONFIG_S     stAecCfg;$/;"	m	struct:hiAI_VQE_CONFIG_S
stAencPid	sample/common/sample_comm_audio.c	/^    pthread_t stAencPid;$/;"	m	struct:tagSAMPLE_AENC_S	file:
stAfExpFunc	component/isp/include/hi_comm_3a.h	/^    ISP_AF_EXP_FUNC_S stAfExpFunc;$/;"	m	struct:hiISP_AF_REGISTER_S
stAfExpFunc	include/hi_comm_3a.h	/^    ISP_AF_EXP_FUNC_S stAfExpFunc;$/;"	m	struct:hiISP_AF_REGISTER_S
stAfLib	component/isp/include/hi_comm_3a.h	/^    ALG_LIB_S   stAfLib;$/;"	m	struct:hiISP_BIND_ATTR_S
stAfLib	include/hi_comm_3a.h	/^    ALG_LIB_S   stAfLib;$/;"	m	struct:hiISP_BIND_ATTR_S
stAfLibInfo	component/isp/firmware/src/main/isp_main.h	/^    ISP_LIB_INFO_S          stAfLibInfo;$/;"	m	struct:hiISP_CTX_S
stAfRegCfg	component/isp/firmware/drv/mkp_isp.h	/^    ISP_AF_REG_CFG_S        stAfRegCfg;$/;"	m	struct:hiISP_REG_CFG_S
stAfRegsiter	component/isp/firmware/src/main/isp_main.h	/^        ISP_AF_REGISTER_S  stAfRegsiter;$/;"	m	union:hiISP_LIB_NODE_S::__anon84
stAfStat	component/isp/firmware/drv/mkp_isp.h	/^    ISP_AF_STAT_S       stAfStat;$/;"	m	struct:hiISP_STAT_S
stAfStat	component/isp/include/hi_comm_3a.h	/^    ISP_AF_STAT_S   *stAfStat;$/;"	m	struct:hiISP_AF_INFO_S
stAfStat	include/hi_comm_3a.h	/^    ISP_AF_STAT_S   *stAfStat;$/;"	m	struct:hiISP_AF_INFO_S
stAgainAccu	component/isp/3a/include/hi_ae_comm.h	/^    AE_ACCURACY_S stAgainAccu;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
stAgainAccu	include/hi_ae_comm.h	/^    AE_ACCURACY_S stAgainAccu;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
stAgcCfg	include/hi_comm_aio.h	/^    AUDIO_AGC_CONFIG_S  stAgcCfg;  $/;"	m	struct:hiAI_VQE_CONFIG_S
stAgcCfg	include/hi_comm_aio.h	/^    AUDIO_AGC_CONFIG_S stAgcCfg;$/;"	m	struct:hiAO_VQE_CONFIG_S
stAgcTbl	component/isp/3a/include/hi_awb_comm.h	/^    AWB_AGC_TABLE_S stAgcTbl;$/;"	m	struct:hiAWB_SENSOR_DEFAULT_S
stAgcTbl	include/hi_awb_comm.h	/^    AWB_AGC_TABLE_S stAgcTbl;$/;"	m	struct:hiAWB_SENSOR_DEFAULT_S
stAiPid	sample/common/sample_comm_audio.c	/^    pthread_t stAiPid;$/;"	m	struct:tagSAMPLE_AI_S	file:
stAlgFunc	component/isp/firmware/src/main/isp_main.h	/^    ISP_ALG_FUNC_S  stAlgFunc;$/;"	m	struct:hiISP_ALG_NODE_S
stAlgLib	component/isp/firmware/src/main/isp_main.h	/^    ALG_LIB_S         stAlgLib;$/;"	m	struct:hiISP_LIB_NODE_S
stAlpha	include/hi_tde_type.h	/^        TDE2_COLORKEY_COMP_S stAlpha;   $/;"	m	struct:hiTDE2_COLORKEY_U::__anon1
stAlpha	include/hi_tde_type.h	/^        TDE2_COLORKEY_COMP_S stAlpha;   $/;"	m	struct:hiTDE2_COLORKEY_U::__anon2
stAlpha	include/hi_tde_type.h	/^        TDE2_COLORKEY_COMP_S stAlpha;   $/;"	m	struct:hiTDE2_COLORKEY_U::__anon3
stAlpha	include/hifb.h	/^    HIFB_ALPHA_S stAlpha;$/;"	m	struct:__anon60
stAnrCfg	include/hi_comm_aio.h	/^    AUDIO_ANR_CONFIG_S  stAnrCfg;$/;"	m	struct:hiAI_VQE_CONFIG_S
stAnrCfg	include/hi_comm_aio.h	/^    AUDIO_ANR_CONFIG_S stAnrCfg;$/;"	m	struct:hiAO_VQE_CONFIG_S
stAntiflicker	component/isp/include/hi_comm_isp.h	/^    ISP_ANTIFLICKER_S stAntiflicker;$/;"	m	struct:hiISP_AE_ATTR_S
stAntiflicker	include/hi_comm_isp.h	/^    ISP_ANTIFLICKER_S stAntiflicker;$/;"	m	struct:hiISP_AE_ATTR_S
stAoPid	sample/common/sample_comm_audio.c	/^    pthread_t stAoPid;$/;"	m	struct:tagSAMPLE_AO_S	file:
stArray	component/isp/firmware/drv/mkp_acm.c	/^static ACM_COEF_BITARRAY_S  stArray;$/;"	v	file:
stAttr	include/hi_comm_vi.h	/^    LDC_ATTR_S stAttr;                  \/* LDC Attribute *\/$/;"	m	struct:hiVI_LDC_ATTR_S
stAttr	include/hi_comm_vpss.h	/^    LDC_ATTR_S stAttr;                  \/* LDC Attribute *\/$/;"	m	struct:hiVPSS_LDC_ATTR_S
stAttrH264AVbr	include/hi_comm_rc.h	/^		VENC_ATTR_H264_AVBR_S   stAttrH264AVbr;$/;"	m	union:hiVENC_RC_ATTR_S::__anon38
stAttrH264Abr	include/hi_comm_rc.h	/^        VENC_ATTR_H264_ABR_S    stAttrH264Abr;$/;"	m	union:hiVENC_RC_ATTR_S::__anon38
stAttrH264Cbr	include/hi_comm_rc.h	/^        VENC_ATTR_H264_CBR_S    stAttrH264Cbr;$/;"	m	union:hiVENC_RC_ATTR_S::__anon38
stAttrH264FixQp	include/hi_comm_rc.h	/^        VENC_ATTR_H264_FIXQP_S  stAttrH264FixQp;$/;"	m	union:hiVENC_RC_ATTR_S::__anon38
stAttrH264Vbr	include/hi_comm_rc.h	/^        VENC_ATTR_H264_VBR_S    stAttrH264Vbr;$/;"	m	union:hiVENC_RC_ATTR_S::__anon38
stAttrH264e	include/hi_comm_venc.h	/^        VENC_ATTR_H264_S  stAttrH264e;              \/*attributes of h264*\/$/;"	m	union:hiVENC_ATTR_S::__anon41
stAttrH265AVbr	include/hi_comm_rc.h	/^        VENC_ATTR_H265_AVBR_S   stAttrH265AVbr;$/;"	m	union:hiVENC_RC_ATTR_S::__anon38
stAttrH265Cbr	include/hi_comm_rc.h	/^        VENC_ATTR_H265_CBR_S    stAttrH265Cbr;$/;"	m	union:hiVENC_RC_ATTR_S::__anon38
stAttrH265FixQp	include/hi_comm_rc.h	/^		VENC_ATTR_H265_FIXQP_S  stAttrH265FixQp;$/;"	m	union:hiVENC_RC_ATTR_S::__anon38
stAttrH265Vbr	include/hi_comm_rc.h	/^        VENC_ATTR_H265_VBR_S    stAttrH265Vbr;$/;"	m	union:hiVENC_RC_ATTR_S::__anon38
stAttrH265e	include/hi_comm_venc.h	/^        VENC_ATTR_H265_S  stAttrH265e;              \/*attributes of h265*\/$/;"	m	union:hiVENC_ATTR_S::__anon41
stAttrJpeg	include/hi_comm_venc.h	/^        VENC_ATTR_JPEG_S  stAttrJpeg;               \/*attributes of jpeg*\/$/;"	m	union:hiVENC_ATTR_S::__anon41
stAttrMjpeg	include/hi_comm_venc.h	/^        VENC_ATTR_MJPEG_S stAttrMjpeg;              \/*attributes of mjpeg*\/$/;"	m	union:hiVENC_ATTR_S::__anon41
stAttrMjpegeCbr	include/hi_comm_rc.h	/^        VENC_ATTR_MJPEG_CBR_S   stAttrMjpegeCbr;$/;"	m	union:hiVENC_RC_ATTR_S::__anon38
stAttrMjpegeFixQp	include/hi_comm_rc.h	/^        VENC_ATTR_MJPEG_FIXQP_S stAttrMjpegeFixQp;$/;"	m	union:hiVENC_RC_ATTR_S::__anon38
stAttrMjpegeVbr	include/hi_comm_rc.h	/^        VENC_ATTR_MJPEG_VBR_S   stAttrMjpegeVbr;$/;"	m	union:hiVENC_RC_ATTR_S::__anon38
stAttrMpeg4	include/hi_comm_venc.h	/^        VENC_ATTR_MPEG4_S stAttrMpeg4;              \/*attributes of mpeg4*\/$/;"	m	union:hiVENC_ATTR_S::__anon41
stAttrMpeg4Cbr	include/hi_comm_rc.h	/^        VENC_ATTR_MPEG4_CBR_S   stAttrMpeg4Cbr;$/;"	m	union:hiVENC_RC_ATTR_S::__anon38
stAttrMpeg4FixQp	include/hi_comm_rc.h	/^        VENC_ATTR_MPEG4_FIXQP_S stAttrMpeg4FixQp;$/;"	m	union:hiVENC_RC_ATTR_S::__anon38
stAttrMpeg4Vbr	include/hi_comm_rc.h	/^        VENC_ATTR_MPEG4_VBR_S   stAttrMpeg4Vbr;$/;"	m	union:hiVENC_RC_ATTR_S::__anon38
stAuto	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^	ISP_NR_AUTO_ATTR_S      stAuto;$/;"	m	struct:hiISP_NOISE_REDUCTION_S	file:
stAuto	component/isp/include/hi_comm_isp.h	/^    ISP_AE_ATTR_S   stAuto;    $/;"	m	struct:hiISP_EXPOSURE_ATTR_S
stAuto	component/isp/include/hi_comm_isp.h	/^    ISP_AF_ATTR_S  stAuto;$/;"	m	struct:hiISP_FOCUS_ATTR_S
stAuto	component/isp/include/hi_comm_isp.h	/^    ISP_ANTI_FALSECOLOR_AUTO_ATTR_S stAuto;$/;"	m	struct:hiISP_ANTI_FALSECOLOR_S
stAuto	component/isp/include/hi_comm_isp.h	/^    ISP_AWB_ATTR_S  stAuto;$/;"	m	struct:hiISP_WB_ATTR_S
stAuto	component/isp/include/hi_comm_isp.h	/^    ISP_COLORMATRIX_AUTO_S stAuto;   $/;"	m	struct:hiISP_COLORMATRIX_ATTR_S
stAuto	component/isp/include/hi_comm_isp.h	/^    ISP_DEFOG_AUTO_ATTR_S   stAuto;$/;"	m	struct:hiISP_DEFOG_ATTR_S
stAuto	component/isp/include/hi_comm_isp.h	/^    ISP_DP_DYNAMIC_AUTO_ATTR_S   stAuto;$/;"	m	struct:hiISP_DP_DYNAMIC_ATTR_S
stAuto	component/isp/include/hi_comm_isp.h	/^    ISP_DRC_AUTO_ATTR_S   stAuto;$/;"	m	struct:hiISP_DRC_ATTR_S
stAuto	component/isp/include/hi_comm_isp.h	/^    ISP_FPN_AUTO_ATTR_S   stAuto;$/;"	m	struct:hiISP_FPN_ATTR_S
stAuto	component/isp/include/hi_comm_isp.h	/^    ISP_NR_AUTO_ATTR_S   stAuto;$/;"	m	struct:hiISP_NR_ATTR_S
stAuto	component/isp/include/hi_comm_isp.h	/^    ISP_SATURATION_AUTO_S stAuto;   $/;"	m	struct:hiISP_SATURATION_ATTR_S
stAuto	component/isp/include/hi_comm_isp.h	/^    ISP_SHARPEN_AUTO_ATTR_S   stAuto;$/;"	m	struct:hiISP_SHARPEN_ATTR_S
stAuto	component/isp/include/hi_comm_isp.h	/^    ISP_UVNR_AUTO_ATTR_S   stAuto;$/;"	m	struct:hiISP_UVNR_ATTR_S
stAuto	include/hi_comm_isp.h	/^    ISP_AE_ATTR_S   stAuto;    $/;"	m	struct:hiISP_EXPOSURE_ATTR_S
stAuto	include/hi_comm_isp.h	/^    ISP_AF_ATTR_S  stAuto;$/;"	m	struct:hiISP_FOCUS_ATTR_S
stAuto	include/hi_comm_isp.h	/^    ISP_ANTI_FALSECOLOR_AUTO_ATTR_S stAuto;$/;"	m	struct:hiISP_ANTI_FALSECOLOR_S
stAuto	include/hi_comm_isp.h	/^    ISP_AWB_ATTR_S  stAuto;$/;"	m	struct:hiISP_WB_ATTR_S
stAuto	include/hi_comm_isp.h	/^    ISP_COLORMATRIX_AUTO_S stAuto;   $/;"	m	struct:hiISP_COLORMATRIX_ATTR_S
stAuto	include/hi_comm_isp.h	/^    ISP_DEFOG_AUTO_ATTR_S   stAuto;$/;"	m	struct:hiISP_DEFOG_ATTR_S
stAuto	include/hi_comm_isp.h	/^    ISP_DP_DYNAMIC_AUTO_ATTR_S   stAuto;$/;"	m	struct:hiISP_DP_DYNAMIC_ATTR_S
stAuto	include/hi_comm_isp.h	/^    ISP_DRC_AUTO_ATTR_S   stAuto;$/;"	m	struct:hiISP_DRC_ATTR_S
stAuto	include/hi_comm_isp.h	/^    ISP_FPN_AUTO_ATTR_S   stAuto;$/;"	m	struct:hiISP_FPN_ATTR_S
stAuto	include/hi_comm_isp.h	/^    ISP_NR_AUTO_ATTR_S   stAuto;$/;"	m	struct:hiISP_NR_ATTR_S
stAuto	include/hi_comm_isp.h	/^    ISP_SATURATION_AUTO_S stAuto;   $/;"	m	struct:hiISP_SATURATION_ATTR_S
stAuto	include/hi_comm_isp.h	/^    ISP_SHARPEN_AUTO_ATTR_S   stAuto;$/;"	m	struct:hiISP_SHARPEN_ATTR_S
stAuto	include/hi_comm_isp.h	/^    ISP_UVNR_AUTO_ATTR_S   stAuto;$/;"	m	struct:hiISP_UVNR_ATTR_S
stAwbExpFunc	component/isp/include/hi_comm_3a.h	/^    ISP_AWB_EXP_FUNC_S stAwbExpFunc;$/;"	m	struct:hiISP_AWB_REGISTER_S
stAwbExpFunc	include/hi_comm_3a.h	/^    ISP_AWB_EXP_FUNC_S stAwbExpFunc;$/;"	m	struct:hiISP_AWB_REGISTER_S
stAwbLib	component/isp/include/hi_comm_3a.h	/^    ALG_LIB_S   stAwbLib;$/;"	m	struct:hiISP_BIND_ATTR_S
stAwbLib	include/hi_comm_3a.h	/^    ALG_LIB_S   stAwbLib;$/;"	m	struct:hiISP_BIND_ATTR_S
stAwbLibInfo	component/isp/firmware/src/main/isp_main.h	/^    ISP_LIB_INFO_S          stAwbLibInfo;$/;"	m	struct:hiISP_CTX_S
stAwbRegCfg1	component/isp/firmware/drv/mkp_isp.h	/^    ISP_AWB_REG_CFG_1_S     stAwbRegCfg1;$/;"	m	struct:hiISP_REG_CFG_S
stAwbRegCfg2	component/isp/firmware/drv/mkp_isp.h	/^    ISP_AWB_REG_CFG_2_S     stAwbRegCfg2;      \/*Hi3518EV200 does't support RGB Configs*\/$/;"	m	struct:hiISP_REG_CFG_S
stAwbRegCfg3	component/isp/firmware/drv/mkp_isp.h	/^    ISP_AWB_REG_CFG_3_S     stAwbRegCfg3;$/;"	m	struct:hiISP_REG_CFG_S
stAwbRegsiter	component/isp/firmware/src/main/isp_main.h	/^        ISP_AWB_REGISTER_S stAwbRegsiter;$/;"	m	union:hiISP_LIB_NODE_S::__anon84
stAwbStat1	component/isp/firmware/drv/mkp_isp.h	/^    ISP_AWB_STAT_1_S    stAwbStat1;    $/;"	m	struct:hiISP_STAT_S
stAwbStat2	component/isp/firmware/drv/mkp_isp.h	/^    ISP_AWB_STAT_2_S    stAwbStat2;$/;"	m	struct:hiISP_STAT_S
stAwbStat3	component/isp/firmware/drv/mkp_isp.h	/^    ISP_AWB_STAT_3_S    stAwbStat3;    $/;"	m	struct:hiISP_STAT_S
stAwbStat4	component/isp/firmware/drv/mkp_isp.h	/^    ISP_AWB_STAT_4_S    stAwbStat4;$/;"	m	struct:hiISP_STAT_S
stBLC	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_BLC_S stBLC;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stBT656SynCfg	include/hi_comm_vi.h	/^    VI_BT656_SYNC_CFG_S stBT656SynCfg;      \/* Sync timing. This member must be configured in BT.656 mode *\/$/;"	m	struct:hiVI_DEV_ATTR_EX_S
stBasAttr	include/hi_comm_vi.h	/^	VI_BAS_ATTR_S       stBasAttr;           \/*BAS*\/	$/;"	m	struct:hiVI_DEV_ATTR_EX_S
stBasAttr	include/hi_comm_vi.h	/^    VI_BAS_ATTR_S       stBasAttr;           \/*BAS*\/	$/;"	m	struct:hiVI_DEV_ATTR_S
stBasSize	include/hi_comm_vi.h	/^	SIZE_S				stBasSize; 			\/* bayer scale size.*\/$/;"	m	struct:hiVI_BAS_SCALE_ATTR_S
stBayerCfg	component/isp/include/hi_comm_isp.h	/^    ISP_WB_STATISTICS_CFG_PARA_S stBayerCfg;$/;"	m	struct:hiISP_WB_STATISTICS_CFG_S
stBayerCfg	include/hi_comm_isp.h	/^    ISP_WB_STATISTICS_CFG_PARA_S stBayerCfg;$/;"	m	struct:hiISP_WB_STATISTICS_CFG_S
stBayerStatistics	component/isp/include/hi_comm_isp.h	/^    ISP_WB_BAYER_STATISTICS_INFO_S stBayerStatistics;$/;"	m	struct:hiISP_WB_STATISTICS_S
stBayerStatistics	include/hi_comm_isp.h	/^    ISP_WB_BAYER_STATISTICS_INFO_S stBayerStatistics;$/;"	m	struct:hiISP_WB_STATISTICS_S
stBgLife	include/hi_ive.h	/^    IVE_BG_LIFE_S		stBgLife;		\/*Background vitality *\/$/;"	m	struct:hiIVE_BG_MODEL_PIX_S
stBindAttr	component/isp/firmware/src/main/isp_main.h	/^    ISP_BIND_ATTR_S         stBindAttr;$/;"	m	struct:hiISP_CTX_S
stBit	component/isp/firmware/drv/acm_ext.h	/^    ACM_COEF_BIT_S  stBit[COEFACMCNT]; $/;"	m	struct:__anon93
stBlendOpt	include/hi_tde_type.h	/^    TDE2_BLEND_OPT_S stBlendOpt;            \/* Blending option *\/$/;"	m	struct:hiTDE2_PATTERN_FILL_OPT_S
stBlendOpt	include/hi_tde_type.h	/^    TDE2_BLEND_OPT_S stBlendOpt;$/;"	m	struct:hiTDE2_OPT_S
stBlob	sample/ive/sample/sample_ive_md.c	/^	IVE_DST_MEM_INFO_S stBlob;$/;"	m	struct:hiSAMPLE_IVE_MD_S	file:
stBlue	include/hi_tde_type.h	/^        TDE2_COLORKEY_COMP_S stBlue;    $/;"	m	struct:hiTDE2_COLORKEY_U::__anon1
stBmp	include/hi_comm_region.h	/^    BITMAP_S            stBmp;$/;"	m	struct:hiRGN_BMP_UPDATE_S
stBorder	include/hi_comm_vo.h	/^    BORDER_S stBorder;$/;"	m	struct:hiVO_BORDER_S
stBorder	include/hi_comm_vpss.h	/^    BORDER_S  stBorder;     $/;"	m	struct:hiVPSS_CHN_ATTR_S
stBusCb	component/isp/firmware/drv/isp.h	/^    ISP_BUS_CALLBACK_S  stBusCb;$/;"	m	struct:hiISP_DRV_CTX_S
stBusyList	component/isp/firmware/drv/isp.h	/^    struct osal_list_head stBusyList;$/;"	m	struct:hiISP_STAT_BUF_S	typeref:struct:hiISP_STAT_BUF_S::osal_list_head
stCCCalBuf	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    IVE_IMAGE_S   stCCCalBuf;			\/\/ for cc cal$/;"	m	struct:IVE_MD	file:
stCCInteg	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    IVE_IMAGE_S	  stCCInteg;			\/\/ for cal interg image$/;"	m	struct:IVE_MD	file:
stCCIntegtmp	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    IVE_IMAGE_S	  stCCIntegtmp;			\/\/ for intergal image buffer$/;"	m	struct:IVE_MD	file:
stCCM	include/hi_unf_cipher.h	/^        HI_UNF_CIPHER_CCM_INFO_S stCCM;$/;"	m	union:hiHI_UNF_CIPHER_CTRL_S::__anon73
stCCScaleOut	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    VIDEO_FRAME_INFO_S stCCScaleOut;	\/\/ for scale picture out$/;"	m	struct:IVE_MD	file:
stCCScaleTmp	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    VIDEO_FRAME_INFO_S stCCScaleTmp;	\/\/ for scale picture buffer$/;"	m	struct:IVE_MD	file:
stCSCMatrix	include/hi_comm_vi.h	/^    VI_CSC_MATRIX_S stCSCMatrix;        \/* The coefficient matrix of CSC *\/$/;"	m	struct:hiVI_CSC_ATTR_S
stCTLimit	component/isp/include/hi_comm_isp.h	/^    ISP_AWB_CT_LIMIT_ATTR_S   stCTLimit;$/;"	m	struct:hiISP_AWB_ATTR_S
stCTLimit	include/hi_comm_isp.h	/^    ISP_AWB_CT_LIMIT_ATTR_S   stCTLimit;$/;"	m	struct:hiISP_AWB_ATTR_S
stCalibrate	component/isp/firmware/drv/mkp_vi.h	/^        VI_FPN_CALIBRATE_ATTR_S     stCalibrate;$/;"	m	union:hiVI_FPN_ATTR_S::__anon98
stCandiPixel	include/hi_ive.h	/^    IVE_CANDI_BG_PIX_S	stCandiPixel;	\/*Candidate background *\/$/;"	m	struct:hiIVE_BG_MODEL_PIX_S
stCannyHysEdgeCtrl	sample/ive/sample/sample_ive_canny.c	/^	IVE_CANNY_HYS_EDGE_CTRL_S  stCannyHysEdgeCtrl;$/;"	m	struct:hiSAMPLE_IVE_CANNY_INFO_S	file:
stCanvas	include/hifb.h	/^    HIFB_SURFACE_S stCanvas;    $/;"	m	struct:__anon61
stCapRect	include/hi_comm_vi.h	/^    RECT_S          stCapRect;          \/* the capture rect (corresponding to the size of the picture captured by a VI device).$/;"	m	struct:hiVI_CHN_ATTR_S
stCb	include/hi_tde_type.h	/^        TDE2_COLORKEY_COMP_S stCb;      $/;"	m	struct:hiTDE2_COLORKEY_U::__anon2
stCbCrTrack	component/isp/include/hi_comm_isp.h	/^    ISP_AWB_CBCR_TRACK_ATTR_S stCbCrTrack;$/;"	m	struct:hiISP_AWB_ATTR_S
stCbCrTrack	include/hi_comm_isp.h	/^    ISP_AWB_CBCR_TRACK_ATTR_S stCbCrTrack;$/;"	m	struct:hiISP_AWB_ATTR_S
stCclCtrl	include/hi_md.h	/^	IVE_CCL_CTRL_S		stCclCtrl;  \/*Ccl ctrl*\/$/;"	m	struct:hiMD_ATTR_S
stCcm	component/isp/3a/include/hi_awb_comm.h	/^    AWB_CCM_S stCcm;$/;"	m	struct:hiAWB_SENSOR_DEFAULT_S
stCcm	include/hi_awb_comm.h	/^    AWB_CCM_S stCcm;$/;"	m	struct:hiAWB_SENSOR_DEFAULT_S
stCcm	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_CCM_S stCcm;$/;"	m	struct:hiSCENEAUTO_PREVIOUSPARA_S
stChangeFlags	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_CTRL_CHANGE_FLAG_S stChangeFlags; \/**< control information exchange choices, we default all woulde be change except they have been in the choices *\/$/;"	m	struct:hiHI_UNF_CIPHER_CTRL_S
stChnAttrBackup	tools/vi_dump.c	/^VI_CHN_ATTR_S stChnAttrBackup;$/;"	v
stClipRect	include/hi_tde_type.h	/^    TDE2_RECT_S stClipRect;                 \/**< Clipped area*\/$/;"	m	struct:hiTDE2_PATTERN_FILL_OPT_S
stClipRect	include/hi_tde_type.h	/^    TDE2_RECT_S stClipRect;$/;"	m	struct:hiTDE2_MBOPT_S
stClipRect	include/hi_tde_type.h	/^    TDE2_RECT_S stClipRect;$/;"	m	struct:hiTDE2_OPT_S
stClut	include/hi_tde_type.h	/^        TDE2_COLORKEY_COMP_S stClut;    $/;"	m	struct:hiTDE2_COLORKEY_U::__anon3
stCmosDpc	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	ISP_CMOS_DPC_S stCmosDpc;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
stCmosLsc	component/isp/firmware/src/algorithms/isp_lsc.c	/^	ISP_CMOS_LSC_S stCmosLsc;$/;"	m	struct:hiISP_LSC	file:
stCmosNRTable	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^	ISP_CMOS_NOISE_TABLE_S  stCmosNRTable;$/;"	m	struct:hiISP_NOISE_REDUCTION_S	file:
stCmosRgbir	component/isp/firmware/src/algorithms/isp_rgbir.c	/^	ISP_CMOS_RGBIR_S  stCmosRgbir;$/;"	m	struct:hiISP_RGBIR_S	file:
stCmosUvnr	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	ISP_CMOS_UVNR_S stCmosUvnr;$/;"	m	struct:hiHI_ISP_UVNR_ATTR	file:
stCoefBuff	component/isp/firmware/drv/acm_ext.h	/^    MMZ_BUFFER_S        stCoefBuff  ;$/;"	m	struct:hi_ISP_ACM_LUTS_S
stColorkey	include/hifb.h	/^    HIFB_COLORKEY_S stColorkey;$/;"	m	struct:__anon60
stCommStat	component/isp/firmware/drv/mkp_isp.h	/^    ISP_COMM_STAT_S     stCommStat;$/;"	m	struct:hiISP_STAT_S
stCompander	component/isp/include/hi_comm_sns.h	/^	ISP_CMOS_COMPANDER_S    stCompander;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stCompander	include/hi_comm_sns.h	/^	ISP_CMOS_COMPANDER_S    stCompander;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stConfig	component/isp/include/hi_comm_isp.h	/^    ISP_AF_CFG_S        stConfig;$/;"	m	struct:hiISP_FOCUS_STATISTICS_CFG_S
stConfig	include/hi_comm_isp.h	/^    ISP_AF_CFG_S        stConfig;$/;"	m	struct:hiISP_FOCUS_STATISTICS_CFG_S
stCorrection	component/isp/firmware/drv/mkp_vi.h	/^        VI_FPN_CORRECTION_ATTR_S    stCorrection;$/;"	m	union:hiVI_FPN_ATTR_S::__anon98
stCoverChn	include/hi_comm_region.h	/^    COVER_CHN_ATTR_S        stCoverChn;        \/* attribute of cover region *\/$/;"	m	union:hiRGN_CHN_ATTR_U
stCoverExChn	include/hi_comm_region.h	/^    COVEREX_CHN_ATTR_S      stCoverExChn;      \/* attribute of coverex region *\/$/;"	m	union:hiRGN_CHN_ATTR_U
stCr	include/hi_tde_type.h	/^        TDE2_COLORKEY_COMP_S stCr;      $/;"	m	struct:hiTDE2_COLORKEY_U::__anon2
stCropInfo	include/hi_comm_vi.h	/^    CROP_INFO_S    stCropInfo;$/;"	m	struct:hiVI_DUMP_ATTR_S
stCropRect	include/hi_comm_vpss.h	/^    RECT_S  stCropRect;     \/*CROP rectangular*\/$/;"	m	struct:hiVPSS_CROP_INFO_S
stCscOpt	include/hi_tde_type.h	/^    TDE2_CSC_OPT_S stCscOpt;		\/* CSC parameter option *\/$/;"	m	struct:hiTDE2_PATTERN_FILL_OPT_S
stCscOpt	include/hi_tde_type.h	/^    TDE2_CSC_OPT_S stCscOpt;	$/;"	m	struct:hiTDE2_OPT_S
stCursor	include/hifb.h	/^    HIFB_SURFACE_S stCursor;$/;"	m	struct:__anon62
stDCIParam	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_DCIPARAM_S stDCIParam;$/;"	m	struct:hiSCENEAUTO_PREVIOUSPARA_S
stDGainRange	component/isp/include/hi_comm_isp.h	/^    ISP_AE_RANGE_S stDGainRange;     \/*RW,  sensor digital gain (unit: times, 10bit precision), Range : [0x400, 0xFFFFFFFF], it's related to the specific sensor *\/$/;"	m	struct:hiISP_AE_ATTR_S
stDGainRange	include/hi_comm_isp.h	/^    ISP_AE_RANGE_S stDGainRange;     \/*RW,  sensor digital gain (unit: times, 10bit precision), Range : [0x400, 0xFFFFFFFF], it's related to the specific sensor *\/$/;"	m	struct:hiISP_AE_ATTR_S
stDP	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_DEPATTR_S stDP;$/;"	m	struct:hiSCENEAUTO_PREVIOUSPARA_S
stDRC	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_DRC_S stDRC;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stDRCAttr	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_DRCATTR_S stDRCAttr;$/;"	m	struct:hiSCENEAUTO_PREVIOUSPARA_S
stDcfInfoCtrl	component/isp/firmware/src/main/isp_main.h	/^    ISP_DCFINFO_CTRL_S      stDcfInfoCtrl;$/;"	m	struct:hiISP_CTX_S
stDehazeRegCfg	component/isp/firmware/drv/mkp_isp.h	/^	ISP_DEHAZE_REG_CFG_S    stDehazeRegCfg;$/;"	m	struct:hiISP_REG_CFG_S
stDehazeStat	component/isp/firmware/drv/mkp_isp.h	/^    ISP_DEHAZE_STAT_S   stDehazeStat;$/;"	m	struct:hiISP_STAT_S
stDemRegCfg	component/isp/firmware/drv/mkp_isp.h	/^	ISP_DEMOSAIC_REG_CFG_S  stDemRegCfg;$/;"	m	struct:hiISP_REG_CFG_S
stDemosaic	component/isp/include/hi_comm_sns.h	/^    ISP_CMOS_DEMOSAIC_S     stDemosaic;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stDemosaic	include/hi_comm_sns.h	/^    ISP_CMOS_DEMOSAIC_S     stDemosaic;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stDemosaic	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_DEMOSAIC_S stDemosaic;$/;"	m	struct:hiSCENEAUTO_PREVIOUSPARA_S
stDestChn	component/isp/firmware/drv/mkp_sys.h	/^    MPP_CHN_S stDestChn;$/;"	m	struct:hiSYS_BIND_ARGS_S
stDestChns	component/isp/firmware/drv/mkp_sys.h	/^    MPP_BIND_SRC_S stDestChns;$/;"	m	struct:hiSYS_BIND_SRC_ARGS_S
stDestRect	include/hi_comm_vgs.h	/^    RECT_S                    stDestRect;			\/* start point, width and height of Dest *\/$/;"	m	struct:hiVGS_ADD_REVERT_S
stDestRect	include/hi_comm_vgs.h	/^    RECT_S                  stDestRect;			\/* start point, width and height of Dest *\/$/;"	m	struct:hiVGS_ADD_QUICK_COPY_S
stDestSize	include/hi_comm_vi.h	/^	SIZE_S      				stDestSize;$/;"	m	struct:hiVI_PMF_ATTR_S
stDestSize	include/hi_comm_vi.h	/^    SIZE_S          stDestSize;         \/* Target picture size.$/;"	m	struct:hiVI_CHN_ATTR_S
stDestSize	include/hi_comm_vi.h	/^    SIZE_S    stDestSize;		        \/* Target size*\/$/;"	m	struct:hiVI_EXT_CHN_ATTR_S
stDevRect	include/hi_comm_vi.h	/^    RECT_S              stDevRect;          \/* Dev capture rect *\/$/;"	m	struct:hiVI_DEV_ATTR_EX_S
stDevRect	include/hi_comm_vi.h	/^    RECT_S              stDevRect;          \/* Dev capture rect *\/$/;"	m	struct:hiVI_DEV_ATTR_S
stDf	include/hi_ive.h	/^    IVE_MEM_INFO_S  stDf;       \/*Decision functions memory*\/$/;"	m	struct:hiIVE_SVM_MODEL_S
stDgainAccu	component/isp/3a/include/hi_ae_comm.h	/^    AE_ACCURACY_S stDgainAccu;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
stDgainAccu	include/hi_ae_comm.h	/^    AE_ACCURACY_S stDgainAccu;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
stDis	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_DIS_S stDis;$/;"	m	struct:hiSCENEAUTO_PREVIOUSPARA_S
stDispRect	include/hi_comm_vo.h	/^    RECT_S stDispRect;                  \/* Display resolution *\/$/;"	m	struct:hiVO_VIDEO_LAYER_ATTR_S
stDpRegCfg	component/isp/firmware/drv/mkp_isp.h	/^    ISP_DP_REG_CFG_S        stDpRegCfg;$/;"	m	struct:hiISP_REG_CFG_S
stDpStat	component/isp/firmware/drv/mkp_isp.h	/^    ISP_DP_STAT_S       stDpStat;$/;"	m	struct:hiISP_STAT_S
stDpc	component/isp/include/hi_comm_sns.h	/^	ISP_CMOS_DPC_S          stDpc;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stDpc	include/hi_comm_sns.h	/^	ISP_CMOS_DPC_S          stDpc;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stDrc	component/isp/include/hi_comm_sns.h	/^    ISP_CMOS_DRC_S          stDrc;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stDrc	include/hi_comm_sns.h	/^    ISP_CMOS_DRC_S          stDrc;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stDrcRegCfg	component/isp/firmware/drv/mkp_isp.h	/^    ISP_DRC_REG_CFG_S       stDrcRegCfg;$/;"	m	struct:hiISP_REG_CFG_S
stDrvDbgInfo	component/isp/firmware/drv/isp.h	/^    ISP_DRV_DBG_INFO_S  stDrvDbgInfo;$/;"	m	struct:hiISP_DRV_CTX_S
stDst	sample/ive/sample/sample_ive_test_memory.c	/^	IVE_DST_IMAGE_S stDst;	$/;"	m	struct:hiTEST_MEMORY_S	file:
stDstH1	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^	IVE_DST_IMAGE_S stDstH1;$/;"	m	struct:hiSAMPLE_IVE_SOBEL_S	file:
stDstH2	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^	IVE_DST_IMAGE_S stDstH2;$/;"	m	struct:hiSAMPLE_IVE_SOBEL_S	file:
stDstRect	include/hi_comm_vgs.h	/^        RECT_S                  stDstRect;      \/* the rectangle attribute *\/$/;"	m	union:hiVGS_ADD_COVER_S::__anon35
stDstV1	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^	IVE_DST_IMAGE_S stDstV1;$/;"	m	struct:hiSAMPLE_IVE_SOBEL_S	file:
stDstV2	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^	IVE_DST_IMAGE_S stDstV2;$/;"	m	struct:hiSAMPLE_IVE_SOBEL_S	file:
stEdge	sample/ive/sample/sample_ive_canny.c	/^	IVE_DST_IMAGE_S stEdge;$/;"	m	struct:hiSAMPLE_IVE_CANNY_INFO_S	file:
stEndPoint	include/hi_comm_vgs.h	/^    POINT_S                 stEndPoint;     \/* line end point *\/$/;"	m	struct:hiVGS_DRAW_LINE_S
stEqCfg	include/hi_comm_aio.h	/^    AUDIO_EQ_CONFIG_S   stEqCfg;$/;"	m	struct:hiAI_VQE_CONFIG_S
stEqCfg	include/hi_comm_aio.h	/^    AUDIO_EQ_CONFIG_S  stEqCfg;$/;"	m	struct:hiAO_VQE_CONFIG_S
stExpTimeRange	component/isp/include/hi_comm_isp.h	/^    ISP_AE_RANGE_S stExpTimeRange;   \/*RW,  sensor exposure time (unit: us ), Range: [0x0, 0xFFFFFFFF], it's related to the specific sensor *\/$/;"	m	struct:hiISP_AE_ATTR_S
stExpTimeRange	include/hi_comm_isp.h	/^    ISP_AE_RANGE_S stExpTimeRange;   \/*RW,  sensor exposure time (unit: us ), Range: [0x0, 0xFFFFFFFF], it's related to the specific sensor *\/$/;"	m	struct:hiISP_AE_ATTR_S
stFVParam	component/isp/include/hi_comm_isp.h	/^    ISP_AF_FV_PARAM_S   stFVParam;$/;"	m	struct:hiISP_FOCUS_STATISTICS_CFG_S
stFVParam	include/hi_comm_isp.h	/^    ISP_AF_FV_PARAM_S   stFVParam;$/;"	m	struct:hiISP_FOCUS_STATISTICS_CFG_S
stFastDynamic	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_DYNAMIC_S stFastDynamic;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stFocusCfg	component/isp/include/hi_comm_isp.h	/^    ISP_FOCUS_STATISTICS_CFG_S  stFocusCfg;$/;"	m	struct:hiISP_STATISTICS_CFG_S
stFocusCfg	include/hi_comm_isp.h	/^    ISP_FOCUS_STATISTICS_CFG_S  stFocusCfg;$/;"	m	struct:hiISP_STATISTICS_CFG_S
stFocusStat	component/isp/include/hi_comm_isp.h	/^    ISP_FOCUS_STATISTICS_S      stFocusStat;$/;"	m	struct:hiISP_STATISTICS_S
stFocusStat	include/hi_comm_isp.h	/^    ISP_FOCUS_STATISTICS_S      stFocusStat;$/;"	m	struct:hiISP_STATISTICS_S
stFpnCaliFrame	component/isp/firmware/drv/mkp_vi.h	/^    VI_FPN_FRAME_INFO_S     stFpnCaliFrame;      \/* RW, output in tune mode. *\/$/;"	m	struct:hiVIU_FPN_CALIBRATE_ATTR_S
stFpnCaliFrame	component/isp/include/hi_comm_isp.h	/^    ISP_FPN_FRAME_INFO_S            stFpnCaliFrame;$/;"	m	struct:hiISP_FPN_CALIBRATE_ATTR_S
stFpnCaliFrame	include/hi_comm_isp.h	/^    ISP_FPN_FRAME_INFO_S            stFpnCaliFrame;$/;"	m	struct:hiISP_FPN_CALIBRATE_ATTR_S
stFpnFrame	component/isp/firmware/drv/mkp_vi.h	/^    VIDEO_FRAME_INFO_S  stFpnFrame;         \/* FPN frame info, 8bpp,10bpp,12bpp,16bpp. Compression or not *\/$/;"	m	struct:hiVI_FPN_FRAME_INFO_S
stFpnFrame	component/isp/include/hi_comm_isp.h	/^    VIDEO_FRAME_INFO_S  stFpnFrame;         \/* FPN frame info, 8bpp,10bpp,12bpp,16bpp. Compression or not *\/$/;"	m	struct:hiISP_FPN_FRAME_INFO_S
stFpnFrame	include/hi_comm_isp.h	/^    VIDEO_FRAME_INFO_S  stFpnFrame;         \/* FPN frame info, 8bpp,10bpp,12bpp,16bpp. Compression or not *\/$/;"	m	struct:hiISP_FPN_FRAME_INFO_S
stFpnFrmInfo	component/isp/firmware/drv/mkp_vi.h	/^    VI_FPN_FRAME_INFO_S     stFpnFrmInfo;        \/* RO, input in correction mode. *\/$/;"	m	struct:hiVIU_FPN_CORRECTION_ATTR_S
stFpnFrmInfo	component/isp/include/hi_comm_isp.h	/^    ISP_FPN_FRAME_INFO_S  stFpnFrmInfo;       \/* input in correction mode. *\/$/;"	m	struct:hiISP_FPN_ATTR_S
stFpnFrmInfo	include/hi_comm_isp.h	/^    ISP_FPN_FRAME_INFO_S  stFpnFrmInfo;       \/* input in correction mode. *\/$/;"	m	struct:hiISP_FPN_ATTR_S
stFrame	include/hi_comm_vi.h	/^	VIDEO_FRAME_INFO_S stFrame;$/;"	m	struct:__anon82
stFrame	include/hi_comm_vi.h	/^    VIDEO_FRAME_INFO_S 	stFrame;	$/;"	m	struct:hiVI_RAW_FRAME_INFO_S
stFrame	tools/vpss_chn_dump.c	/^static VIDEO_FRAME_INFO_S stFrame;$/;"	v	file:
stFrame	tools/vpss_src_dump.c	/^VIDEO_FRAME_INFO_S stFrame;$/;"	v
stFreeList	component/isp/firmware/drv/isp.h	/^    struct osal_list_head stFreeList;$/;"	m	struct:hiISP_STAT_BUF_S	typeref:struct:hiISP_STAT_BUF_S::osal_list_head
stFrm	include/hi_comm_aio.h	/^    AUDIO_FRAME_S stFrm;                \/* audio frame *\/$/;"	m	struct:hiAUDIO_FRAME_COMBINE_S
stGCM	include/hi_unf_cipher.h	/^        HI_UNF_CIPHER_GCM_INFO_S stGCM;$/;"	m	union:hiHI_UNF_CIPHER_CTRL_S::__anon73
stGamma	component/isp/include/hi_comm_sns.h	/^    ISP_CMOS_GAMMA_S        stGamma;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stGamma	include/hi_comm_sns.h	/^    ISP_CMOS_GAMMA_S        stGamma;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stGamma	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_GAMMA_S stGamma;$/;"	m	struct:hiSCENEAUTO_PREVIOUSPARA_S
stGammafe	component/isp/include/hi_comm_sns.h	/^    ISP_CMOS_GAMMAFE_S      stGammafe;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stGammafe	include/hi_comm_sns.h	/^    ISP_CMOS_GAMMAFE_S      stGammafe;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stGe	component/isp/include/hi_comm_sns.h	/^	ISP_CMOS_GE_S           stGe;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stGe	include/hi_comm_sns.h	/^	ISP_CMOS_GE_S           stGe;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stGeRegCfg	component/isp/firmware/drv/mkp_isp.h	/^    ISP_GE_REG_CFG_S        stGeRegCfg;$/;"	m	struct:hiISP_REG_CFG_S
stGreen	include/hi_tde_type.h	/^        TDE2_COLORKEY_COMP_S stGreen;   $/;"	m	struct:hiTDE2_COLORKEY_U::__anon1
stH264Dblk	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	SCENEAUTO_H264DBLK_S stH264Dblk;   $/;"	m	struct:hiSCENEAUTO_H264VENC_S
stH264Info	include/hi_comm_venc.h	/^        VENC_STREAM_INFO_H264_S  stH264Info;         \/*the stream info of h264*\/$/;"	m	union:hiVENC_STREAM_S::__anon40
stH264Venc	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_H264VENC_S stH264Venc;$/;"	m	struct:hiSCENEAUTO_PREVIOUSPARA_S
stH264eModParam	include/hi_comm_venc.h	/^     VENC_PARAM_MOD_H264E_S stH264eModParam;$/;"	m	union:hiVENC_MODPARAM_S::__anon42
stH265Info	include/hi_comm_venc.h	/^        VENC_STREAM_INFO_H265_S  stH265Info;        \/*the stream info of h265*\/$/;"	m	union:hiVENC_STREAM_S::__anon40
stH265Venc	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_H265VENC_S stH265Venc;$/;"	m	struct:hiSCENEAUTO_PREVIOUSPARA_S
stH265VencFaceCfg	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_H265VENC_FACECFG_S stH265VencFaceCfg;$/;"	m	struct:hiSCENEAUTO_H265VENC_S
stH265VencRcParam	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_H265VENC_RCPARAM_S stH265VencRcParam;$/;"	m	struct:hiSCENEAUTO_H265VENC_S
stH265eModParam	include/hi_comm_venc.h	/^     VENC_PARAM_MOD_H265E_S stH265eModParam;$/;"	m	union:hiVENC_MODPARAM_S::__anon42
stHLC	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_HLC_S stHLC;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stHParam_IIR0	component/isp/include/hi_comm_isp.h	/^    ISP_AF_H_PARAM_S    stHParam_IIR0;$/;"	m	struct:hiISP_FOCUS_STATISTICS_CFG_S
stHParam_IIR0	include/hi_comm_isp.h	/^    ISP_AF_H_PARAM_S    stHParam_IIR0;$/;"	m	struct:hiISP_FOCUS_STATISTICS_CFG_S
stHParam_IIR1	component/isp/include/hi_comm_isp.h	/^    ISP_AF_H_PARAM_S    stHParam_IIR1;$/;"	m	struct:hiISP_FOCUS_STATISTICS_CFG_S
stHParam_IIR1	include/hi_comm_isp.h	/^    ISP_AF_H_PARAM_S    stHParam_IIR1;$/;"	m	struct:hiISP_FOCUS_STATISTICS_CFG_S
stHdrCfg	include/hi_comm_aio.h	/^    AI_HDR_CONFIG_S     stHdrCfg;$/;"	m	struct:hiAI_VQE_CONFIG_S
stHiISPDrvOps	component/isp/firmware/drv/isp.c	/^struct osal_pmops stHiISPDrvOps = {$/;"	v	typeref:struct:osal_pmops
stHist	component/isp/firmware/src/algorithms/isp_drc.c	/^    ISP_DRC_HIST_S   stHist;$/;"	m	struct:hiISP_DRC_S	file:
stHist	sample/ive/sample/sample_ive_test_memory.c	/^	IVE_DST_MEM_INFO_S  stHist;$/;"	m	struct:hiTEST_MEMORY_S	file:
stHistInfo	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    IVE_IMAGE_S stHistInfo;$/;"	m	struct:IVE_MD	file:
stHotPos	include/hifb.h	/^    HIFB_POINT_S stHotPos;$/;"	m	struct:__anon62
stHpfCfg	include/hi_comm_aio.h	/^    AUDIO_HPF_CONFIG_S  stHpfCfg;$/;"	m	struct:hiAI_VQE_CONFIG_S
stHpfCfg	include/hi_comm_aio.h	/^    AUDIO_HPF_CONFIG_S stHpfCfg;$/;"	m	struct:hiAO_VQE_CONFIG_S
stIR	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_IR_S stIR;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stISPDGainRange	component/isp/include/hi_comm_isp.h	/^    ISP_AE_RANGE_S stISPDGainRange;  \/*RW,  ISP digital gain (unit: times, 10bit precision), Range : [0x400, 0x40000], it's related to the ISP digital gain range *\/$/;"	m	struct:hiISP_AE_ATTR_S
stISPDGainRange	include/hi_comm_isp.h	/^    ISP_AE_RANGE_S stISPDGainRange;  \/*RW,  ISP digital gain (unit: times, 10bit precision), Range : [0x400, 0x40000], it's related to the ISP digital gain range *\/$/;"	m	struct:hiISP_AE_ATTR_S
stImageSize	include/hi_comm_vo.h	/^    SIZE_S stImageSize;                 \/* Canvas size of the video layer *\/$/;"	m	struct:hiVO_VIDEO_LAYER_ATTR_S
stImg1	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    IVE_IMAGE_S  stImg1;	\/\/ for mb bakup$/;"	m	struct:IVE_MD	file:
stImg3	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    IVE_IMAGE_S  stImg3; \/\/ for intergal image$/;"	m	struct:IVE_MD	file:
stImg4	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    IVE_IMAGE_S  stImg4; \/\/for cal madi tmp$/;"	m	struct:IVE_MD	file:
stImg5	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    IVE_IMAGE_S  stImg5; \/\/for mb madi$/;"	m	struct:IVE_MD	file:
stImgIn	include/hi_comm_fisheye.h	/^    VIDEO_FRAME_INFO_S      stImgIn;             \/* input picture *\/$/;"	m	struct:hiFISHEYE_TASK_ATTR_S
stImgIn	include/hi_comm_vgs.h	/^    VIDEO_FRAME_INFO_S      stImgIn;             \/* input picture *\/$/;"	m	struct:hiVGS_TASK_ATTR_S
stImgOut	include/hi_comm_fisheye.h	/^    VIDEO_FRAME_INFO_S      stImgOut;            \/* output picture *\/$/;"	m	struct:hiFISHEYE_TASK_ATTR_S
stImgOut	include/hi_comm_vgs.h	/^    VIDEO_FRAME_INFO_S      stImgOut;            \/* output picture *\/$/;"	m	struct:hiVGS_TASK_ATTR_S
stInOrOut	component/isp/include/hi_comm_isp.h	/^    ISP_AWB_IN_OUT_ATTR_S               stInOrOut;$/;"	m	struct:hiISP_AWB_ATTR_EX_S
stInOrOut	include/hi_comm_isp.h	/^    ISP_AWB_IN_OUT_ATTR_S               stInOrOut;$/;"	m	struct:hiISP_AWB_ATTR_EX_S
stInRect	include/hi_tde_type.h	/^    TDE2_RECT_S stInRect;$/;"	m	struct:hiTDE_COMPOSOR_S
stIni3dnr	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_3DNR_S stIni3dnr;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stIniAE	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_AE_S stIniAE;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stIniCcm	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_CCM_S stIniCcm;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stIniDP	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_DP_S stIniDP;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stIniDemosaic	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_DEMOSAIC_S stIniDemosaic;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stIniGamma	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_GAMMA_S stIniGamma;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stIniH264Venc	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_H264VENC_S stIniH264Venc;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stIniH265Venc	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_H265VENC_S stIniH265Venc;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stIniH265VencFaceCfg	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_H265VENC_FACECFG_S stIniH265VencFaceCfg;$/;"	m	struct:hiSCENEAUTO_INIPARAM_H265VENC_S
stIniH265VencRcParam	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_H265VENC_RCPARAM_S stIniH265VencRcParam;$/;"	m	struct:hiSCENEAUTO_INIPARAM_H265VENC_S
stIniNRProfile	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_NRPROFILE_S stIniNRProfile;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stIniSharpen	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_SHARPEN_S stIniSharpen;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stIntSch	component/isp/firmware/drv/isp.h	/^    ISP_INTERRUPT_SCH_S stIntSch;               \/* isp interrupt schedule *\/$/;"	m	struct:hiISP_DRV_CTX_S
stIntTimeAccu	component/isp/3a/include/hi_ae_comm.h	/^    AE_ACCURACY_S stIntTimeAccu;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
stIntTimeAccu	include/hi_ae_comm.h	/^    AE_ACCURACY_S stIntTimeAccu;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
stInteg	sample/ive/sample/sample_ive_od.c	/^	IVE_DST_IMAGE_S stInteg;	$/;"	m	struct:hiSAMPLE_IVE_OD_S	file:
stIntegCtrl	sample/ive/sample/sample_ive_od.c	/^	IVE_INTEG_CTRL_S stIntegCtrl;$/;"	m	struct:hiSAMPLE_IVE_OD_S	file:
stInvColArea	include/hi_comm_region.h	/^    SIZE_S stInvColArea;                \/\/It must be multipe of 16 but not more than 64.$/;"	m	struct:hiOVERLAY_INVERT_COLOR_S
stInvertColor	include/hi_comm_region.h	/^    OVERLAY_INVERT_COLOR_S stInvertColor;$/;"	m	struct:hiOVERLAY_CHN_ATTR_S
stIsoParaTable	component/isp/include/hi_comm_sns.h	/^	ISP_NR_ISO_PARA_TABLE_S stIsoParaTable[HI_ISP_NR_ISO_LEVEL_MAX];$/;"	m	struct:hiISP_CMOS_NOISE_TABLE_S
stIsoParaTable	include/hi_comm_sns.h	/^	ISP_NR_ISO_PARA_TABLE_S stIsoParaTable[HI_ISP_NR_ISO_LEVEL_MAX];$/;"	m	struct:hiISP_CMOS_NOISE_TABLE_S
stIspDCFInfo	include/hi_comm_video.h	/^    ISP_DCF_INFO_S  stIspDCFInfo;$/;"	m	struct:hiJPEG_DCF_S
stIspDbg	component/isp/firmware/src/main/isp_main.h	/^    ISP_DBG_CTRL_S          stIspDbg;$/;"	m	struct:hiISP_CTX_S
stIspFileOp	component/isp/firmware/drv/isp.c	/^static struct osal_fileops stIspFileOp =$/;"	v	typeref:struct:osal_fileops	file:
stIspInfo	include/hi_comm_vi.h	/^    ISP_CONFIG_INFO_S    	stIspInfo;  $/;"	m	struct:hiVI_RAW_FRAME_INFO_S
stIspParaRec	component/isp/firmware/src/main/isp_main.h	/^    ISP_PARA_REC_S          stIspParaRec;    $/;"	m	struct:hiISP_CTX_S
stIspRegAddr	component/isp/firmware/vreg/hi_vreg.c	/^    HI_VREG_ADDR_S stIspRegAddr;$/;"	m	struct:hiHI_VREG_S	file:
stIspSem	component/isp/firmware/drv/isp.h	/^    struct osal_semaphore    stIspSem;$/;"	m	struct:hiISP_DRV_CTX_S	typeref:struct:hiISP_DRV_CTX_S::osal_semaphore
stIspUpdateInfo	include/hi_comm_vi.h	/^	ISP_DCF_UPDATE_INFO_S  	stIspUpdateInfo;$/;"	m	struct:hiVI_RAW_FRAME_INFO_S
stIspVRegAddr	component/isp/firmware/vreg/hi_vreg.c	/^    HI_VREG_ADDR_S stIspVRegAddr;$/;"	m	struct:hiHI_VREG_S	file:
stIspWait	component/isp/firmware/drv/isp.h	/^    osal_wait_t   stIspWait;$/;"	m	struct:hiISP_DRV_CTX_S
stIspWaitVd	component/isp/firmware/drv/isp.h	/^    osal_wait_t   stIspWaitVd;$/;"	m	struct:hiISP_DRV_CTX_S
stIveMd	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^static IVE_MD stIveMd;$/;"	v	file:
stJpegInfo	include/hi_comm_venc.h	/^        VENC_STREAM_INFO_JPEG_S  stJpegInfo;         \/*the stream info of jpeg*\/$/;"	m	union:hiVENC_STREAM_S::__anon40
stJpegeModParam	include/hi_comm_venc.h	/^     VENC_PARAM_MOD_JPEGE_S stJpegeModParam;  $/;"	m	union:hiVENC_MODPARAM_S::__anon42
stKernelCfg	component/isp/firmware/drv/mkp_isp.h	/^    ISP_REG_KERNEL_CFG_S    stKernelCfg;$/;"	m	struct:hiISP_REG_CFG_S
stLdcAttr	include/hi_comm_vi.h	/^	VI_LDC_ATTR_S				stLdcAttr;$/;"	m	struct:hiVI_STITCH_CORRECTION_ATTR_S
stLightInfo	component/isp/include/hi_comm_isp.h	/^    ISP_AWB_EXTRA_LIGHTSOURCE_INFO_S    stLightInfo[4]; $/;"	m	struct:hiISP_AWB_ATTR_EX_S
stLightInfo	include/hi_comm_isp.h	/^    ISP_AWB_EXTRA_LIGHTSOURCE_INFO_S    stLightInfo[4]; $/;"	m	struct:hiISP_AWB_ATTR_EX_S
stLinkage	component/isp/firmware/src/main/isp_main.h	/^    ISP_LINKAGE_S           stLinkage;$/;"	m	struct:hiISP_CTX_S
stLock	component/isp/firmware/src/main/isp_main.h	/^    pthread_mutex_t         stLock;$/;"	m	struct:hiISP_CTX_S
stLsc	component/isp/include/hi_comm_sns.h	/^	ISP_CMOS_LSC_S			stLsc;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stLsc	include/hi_comm_sns.h	/^	ISP_CMOS_LSC_S			stLsc;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stLscParaTable	component/isp/include/hi_comm_sns.h	/^	ISP_LSC_CABLI_TABLE_S stLscParaTable[HI_ISP_LSC_LIGHT_NUM];$/;"	m	struct:hiISP_CMOS_LSC_S
stLscParaTable	include/hi_comm_sns.h	/^	ISP_LSC_CABLI_TABLE_S stLscParaTable[HI_ISP_LSC_LIGHT_NUM];$/;"	m	struct:hiISP_CMOS_LSC_S
stLscRegCfg	component/isp/firmware/drv/mkp_isp.h	/^	ISP_LSC_REG_CFG_S		stLscRegCfg;$/;"	m	struct:hiISP_REG_CFG_S
stLscRegCfg	component/isp/firmware/drv/mkp_isp.h	/^    ISP_LSC_REG_CFG_S       stLscRegCfg;$/;"	m	struct:hiISP_REG_KERNEL_CFG_S
stLscUniParaTable	component/isp/include/hi_comm_sns.h	/^    ISP_LSC_CABLI_UNI_TABLE_S stLscUniParaTable;$/;"	m	struct:hiISP_CMOS_LSC_S
stLscUniParaTable	include/hi_comm_sns.h	/^    ISP_LSC_CABLI_UNI_TABLE_S stLscUniParaTable;$/;"	m	struct:hiISP_CMOS_LSC_S
stLumaHist	component/isp/include/hi_comm_isp.h	/^    ISP_AWB_LUM_HISTGRAM_ATTR_S stLumaHist;$/;"	m	struct:hiISP_AWB_ATTR_S
stLumaHist	include/hi_comm_isp.h	/^    ISP_AWB_LUM_HISTGRAM_ATTR_S stLumaHist;$/;"	m	struct:hiISP_AWB_ATTR_S
stLumaRgnInfo	sample/region/sample_region.c	/^    VPSS_REGION_INFO_S stLumaRgnInfo;$/;"	m	struct:hiRGN_OSD_REVERSE_INFO_S	file:
stLut	component/isp/include/hi_comm_isp.h	/^    ISP_ACM_LUT_S stLut;$/;"	m	struct:hi_ISP_ACM_COEF_S
stLut	include/hi_comm_isp.h	/^    ISP_ACM_LUT_S stLut;$/;"	m	struct:hi_ISP_ACM_COEF_S
stMIAttr	component/isp/include/hi_comm_isp.h	/^    ISP_MI_ATTR_S   stMIAttr;$/;"	m	struct:hiISP_IRIS_ATTR_S
stMIAttr	include/hi_comm_isp.h	/^    ISP_MI_ATTR_S   stMIAttr;$/;"	m	struct:hiISP_IRIS_ATTR_S
stMag	sample/ive/sample/sample_ive_canny.c	/^	IVE_DST_IMAGE_S stMag;$/;"	m	struct:hiSAMPLE_IVE_CANNY_INFO_S	file:
stMagAndAngCtrl	sample/ive/sample/sample_ive_canny.c	/^	IVE_MAG_AND_ANG_CTRL_S stMagAndAngCtrl;$/;"	m	struct:hiSAMPLE_IVE_CANNY_INFO_S	file:
stManual	component/isp/firmware/src/algorithms/isp_noise_reduction.c	/^    ISP_NR_MANUAL_ATTR_S    stManual;$/;"	m	struct:hiISP_NOISE_REDUCTION_S	file:
stManual	component/isp/include/hi_comm_isp.h	/^    ISP_ANTI_FALSECOLOR_MANUAL_S stManual;$/;"	m	struct:hiISP_ANTI_FALSECOLOR_S
stManual	component/isp/include/hi_comm_isp.h	/^    ISP_COLORMATRIX_MANUAL_S stManual;$/;"	m	struct:hiISP_COLORMATRIX_ATTR_S
stManual	component/isp/include/hi_comm_isp.h	/^    ISP_DEFOG_MANUAL_ATTR_S stManual;$/;"	m	struct:hiISP_DEFOG_ATTR_S
stManual	component/isp/include/hi_comm_isp.h	/^    ISP_DP_DYNAMIC_MANUAL_ATTR_S stManual;$/;"	m	struct:hiISP_DP_DYNAMIC_ATTR_S
stManual	component/isp/include/hi_comm_isp.h	/^    ISP_DRC_MANUAL_ATTR_S stManual;$/;"	m	struct:hiISP_DRC_ATTR_S
stManual	component/isp/include/hi_comm_isp.h	/^    ISP_FPN_MANUAL_ATTR_S stManual;$/;"	m	struct:hiISP_FPN_ATTR_S
stManual	component/isp/include/hi_comm_isp.h	/^    ISP_ME_ATTR_S   stManual;$/;"	m	struct:hiISP_EXPOSURE_ATTR_S
stManual	component/isp/include/hi_comm_isp.h	/^    ISP_MF_ATTR_S  stManual;$/;"	m	struct:hiISP_FOCUS_ATTR_S
stManual	component/isp/include/hi_comm_isp.h	/^    ISP_MWB_ATTR_S  stManual;$/;"	m	struct:hiISP_WB_ATTR_S
stManual	component/isp/include/hi_comm_isp.h	/^    ISP_NR_MANUAL_ATTR_S stManual;$/;"	m	struct:hiISP_NR_ATTR_S
stManual	component/isp/include/hi_comm_isp.h	/^    ISP_SATURATION_MANUAL_S stManual;$/;"	m	struct:hiISP_SATURATION_ATTR_S
stManual	component/isp/include/hi_comm_isp.h	/^    ISP_SHARPEN_MANUAL_ATTR_S stManual;$/;"	m	struct:hiISP_SHARPEN_ATTR_S
stManual	component/isp/include/hi_comm_isp.h	/^    ISP_UVNR_MANUAL_ATTR_S stManual;$/;"	m	struct:hiISP_UVNR_ATTR_S
stManual	include/hi_comm_isp.h	/^    ISP_ANTI_FALSECOLOR_MANUAL_S stManual;$/;"	m	struct:hiISP_ANTI_FALSECOLOR_S
stManual	include/hi_comm_isp.h	/^    ISP_COLORMATRIX_MANUAL_S stManual;$/;"	m	struct:hiISP_COLORMATRIX_ATTR_S
stManual	include/hi_comm_isp.h	/^    ISP_DEFOG_MANUAL_ATTR_S stManual;$/;"	m	struct:hiISP_DEFOG_ATTR_S
stManual	include/hi_comm_isp.h	/^    ISP_DP_DYNAMIC_MANUAL_ATTR_S stManual;$/;"	m	struct:hiISP_DP_DYNAMIC_ATTR_S
stManual	include/hi_comm_isp.h	/^    ISP_DRC_MANUAL_ATTR_S stManual;$/;"	m	struct:hiISP_DRC_ATTR_S
stManual	include/hi_comm_isp.h	/^    ISP_FPN_MANUAL_ATTR_S stManual;$/;"	m	struct:hiISP_FPN_ATTR_S
stManual	include/hi_comm_isp.h	/^    ISP_ME_ATTR_S   stManual;$/;"	m	struct:hiISP_EXPOSURE_ATTR_S
stManual	include/hi_comm_isp.h	/^    ISP_MF_ATTR_S  stManual;$/;"	m	struct:hiISP_FOCUS_ATTR_S
stManual	include/hi_comm_isp.h	/^    ISP_MWB_ATTR_S  stManual;$/;"	m	struct:hiISP_WB_ATTR_S
stManual	include/hi_comm_isp.h	/^    ISP_NR_MANUAL_ATTR_S stManual;$/;"	m	struct:hiISP_NR_ATTR_S
stManual	include/hi_comm_isp.h	/^    ISP_SATURATION_MANUAL_S stManual;$/;"	m	struct:hiISP_SATURATION_ATTR_S
stManual	include/hi_comm_isp.h	/^    ISP_SHARPEN_MANUAL_ATTR_S stManual;$/;"	m	struct:hiISP_SHARPEN_ATTR_S
stManual	include/hi_comm_isp.h	/^    ISP_UVNR_MANUAL_ATTR_S stManual;$/;"	m	struct:hiISP_UVNR_ATTR_S
stMdAttr	sample/ive/sample/sample_ive_md.c	/^	MD_ATTR_S stMdAttr;		$/;"	m	struct:hiSAMPLE_IVE_MD_S	file:
stMem	include/hi_ive.h	/^	IVE_MEM_INFO_S stMem;$/;"	m	struct:hiIVE_ST_CANDI_CORNER_CTRL_S
stMem	include/hi_ive.h	/^    IVE_MEM_INFO_S stMem;$/;"	m	struct:hiIVE_CANNY_HYS_EDGE_CTRL_S
stMem	include/hi_ive.h	/^    IVE_MEM_INFO_S stMem;$/;"	m	struct:hiIVE_EQUALIZE_HIST_CTRL_S
stMem	tools/vpss_chn_dump.c	/^static DUMP_MEMBUF_S stMem = {0};$/;"	v	file:
stMem	tools/vpss_src_dump.c	/^DUMP_MEMBUF_S stMem = {0};$/;"	v
stMixCapState	include/hi_comm_video.h	/^    VI_MIXCAP_STAT_S stMixCapState; \/* VI Mix-Capture info. *\/$/;"	m	struct:hiVI_FRAME_INFO_S
stMmzBuff	component/isp/firmware/drv/acm_ext.h	/^    MMZ_BUFFER_S        stMmzBuff   ;$/;"	m	struct:hi_ISP_ACM_LUTS_S
stMosaicChn	include/hi_comm_region.h	/^    MOSAIC_CHN_ATTR_S       stMosaicChn;       \/* attribute of mosic region *\/$/;"	m	union:hiRGN_CHN_ATTR_U
stMpInfo	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_MPINFO_S stMpInfo;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stMpeg4Info	include/hi_comm_venc.h	/^        VENC_STREAM_INFO_MPEG4_S stMpeg4Info;       \/*the stream info of mpeg4*\/$/;"	m	union:hiVENC_STREAM_S::__anon40
stMppChn	component/isp/firmware/drv/mkp_sys.h	/^    MPP_CHN_S stMppChn;$/;"	m	struct:hiSYS_MEM_ARGS_S
stNRBParam_V1	include/hi_comm_vpss.h	/^        NRB_PARAM_V1_S stNRBParam_V1;   \/* interface B V1 for Hi3518EV200 *\/$/;"	m	union:hiVPSS_GRP_NRB_PARAM_S::__anon14
stNRBParam_V2	include/hi_comm_vpss.h	/^        NRB_PARAM_V2_S stNRBParam_V2;   \/* interface B V2 for Hi3519V100  *\/$/;"	m	union:hiVPSS_GRP_NRB_PARAM_S::__anon14
stNRParam_V1	include/hi_comm_vpss.h	/^    VPSS_NR_PARAM_V1_S stNRParam_V1;$/;"	m	union:hiVPSS_NR_PARAM_U
stNRSParam_V1	include/hi_comm_vpss.h	/^        NRS_PARAM_V1_S stNRSParam_V1;   \/* interface S V1 for Hi3518EV200 *\/$/;"	m	union:hiVPSS_GRP_NRS_PARAM_S::__anon15
stNRSParam_V2	include/hi_comm_vpss.h	/^        NRS_PARAM_V2_S stNRSParam_V2;   \/* interface S V2 for Hi3516CV300 *\/$/;"	m	union:hiVPSS_GRP_NRS_PARAM_S::__anon15
stNoiseTbl	component/isp/include/hi_comm_sns.h	/^    ISP_CMOS_NOISE_TABLE_S  stNoiseTbl;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stNoiseTbl	include/hi_comm_sns.h	/^    ISP_CMOS_NOISE_TABLE_S  stNoiseTbl;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stNormalAttr	include/hi_comm_vi.h	/^        VI_SNAP_NORMAL_ATTR_S   stNormalAttr;$/;"	m	union:hiVI_SNAP_ATTR_S::__anon83
stNormalDynamic	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_DYNAMIC_S stNormalDynamic;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stNrCaliPara	component/isp/include/hi_comm_sns.h	/^	ISP_NR_CABLI_PARA_S     stNrCaliPara;$/;"	m	struct:hiISP_CMOS_NOISE_TABLE_S
stNrCaliPara	include/hi_comm_sns.h	/^	ISP_NR_CABLI_PARA_S     stNrCaliPara;$/;"	m	struct:hiISP_CMOS_NOISE_TABLE_S
stNrRegCfg	component/isp/firmware/drv/mkp_isp.h	/^    ISP_NR_REG_CFG_S        stNrRegCfg;$/;"	m	struct:hiISP_REG_CFG_S
stOffsetRegCfg	component/isp/firmware/drv/mkp_isp.h	/^    ISP_OFFSET_REG_CFG_S    stOffsetRegCfg;$/;"	m	struct:hiISP_REG_CFG_S
stOpt	include/hi_tde_type.h	/^    TDE2_OPT_S stOpt;$/;"	m	struct:hiTDE_COMPOSOR_S
stOutRect	include/hi_comm_fisheye.h	/^	RECT_S                  stOutRect; 		$/;"	m	struct:hiFISHEYE_REGION_ATTR_S
stOutRect	include/hi_tde_type.h	/^    TDE2_RECT_S stOutRect;$/;"	m	struct:hiTDE_COMPOSOR_S
stOverlay	include/hi_comm_region.h	/^    OVERLAY_ATTR_S      stOverlay;      \/* attribute of overlay region *\/$/;"	m	union:hiRGN_ATTR_U
stOverlayChn	include/hi_comm_region.h	/^    OVERLAY_CHN_ATTR_S      stOverlayChn;      \/* attribute of overlay region *\/$/;"	m	union:hiRGN_CHN_ATTR_U
stOverlayEx	include/hi_comm_region.h	/^    OVERLAYEX_ATTR_S    stOverlayEx;    \/* attribute of overlayex region *\/ $/;"	m	union:hiRGN_ATTR_U
stOverlayExChn	include/hi_comm_region.h	/^    OVERLAYEX_CHN_ATTR_S    stOverlayExChn;    \/* attribute of overlayex region *\/$/;"	m	union:hiRGN_CHN_ATTR_U
stPMFAttr	include/hi_comm_vi.h	/^	VI_PMF_ATTR_S				stPMFAttr;$/;"	m	struct:hiVI_STITCH_CORRECTION_ATTR_S
stPackInfo	include/hi_comm_venc.h	/^	VENC_PACK_INFO_S stPackInfo[8];$/;"	m	struct:hiVENC_PACK_S
stParamH264AVbr	include/hi_comm_rc.h	/^		VENC_PARAM_H264_AVBR_S    stParamH264AVbr;$/;"	m	union:hiVENC_RC_PARAM_S::__anon39
stParamH264Cbr	include/hi_comm_rc.h	/^        VENC_PARAM_H264_CBR_S     stParamH264Cbr;$/;"	m	union:hiVENC_RC_PARAM_S::__anon39
stParamH264VBR	include/hi_comm_rc.h	/^        VENC_PARAM_H264_VBR_S     stParamH264VBR;$/;"	m	union:hiVENC_RC_PARAM_S::__anon39
stParamH265AVbr	include/hi_comm_rc.h	/^		VENC_PARAM_H265_AVBR_S    stParamH265AVbr;       $/;"	m	union:hiVENC_RC_PARAM_S::__anon39
stParamH265Cbr	include/hi_comm_rc.h	/^        VENC_PARAM_H265_CBR_S     stParamH265Cbr;$/;"	m	union:hiVENC_RC_PARAM_S::__anon39
stParamH265Vbr	include/hi_comm_rc.h	/^        VENC_PARAM_H265_VBR_S     stParamH265Vbr; $/;"	m	union:hiVENC_RC_PARAM_S::__anon39
stParamMjpegCbr	include/hi_comm_rc.h	/^        VENC_PARAM_MJPEG_CBR_S    stParamMjpegCbr;$/;"	m	union:hiVENC_RC_PARAM_S::__anon39
stParamMjpegVbr	include/hi_comm_rc.h	/^        VENC_PARAM_MJPEG_VBR_S    stParamMjpegVbr;$/;"	m	union:hiVENC_RC_PARAM_S::__anon39
stParamMpeg4Cbr	include/hi_comm_rc.h	/^        VENC_PARAM_MPEG4_CBR_S    stParamMpeg4Cbr;$/;"	m	union:hiVENC_RC_PARAM_S::__anon39
stParamMpeg4Vbr	include/hi_comm_rc.h	/^        VENC_PARAM_MPEG4_VBR_S    stParamMpeg4Vbr;$/;"	m	union:hiVENC_RC_PARAM_S::__anon39
stPirisAttr	component/isp/3a/include/hi_ae_comm.h	/^    ISP_PIRIS_ATTR_S stPirisAttr;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
stPirisAttr	include/hi_ae_comm.h	/^    ISP_PIRIS_ATTR_S stPirisAttr;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
stPirisCb	component/isp/firmware/drv/isp.h	/^    ISP_PIRIS_CALLBACK_S stPirisCb;$/;"	m	struct:hiISP_DRV_CTX_S
stPoint	include/hi_comm_region.h	/^    POINT_S             stPoint;$/;"	m	struct:hiRGN_BMP_UPDATE_S
stPoint	include/hi_comm_region.h	/^    POINT_S stPoint;$/;"	m	struct:hiOVERLAYEX_CHN_ATTR_S
stPoint	include/hi_comm_region.h	/^    POINT_S stPoint;$/;"	m	struct:hiOVERLAY_CHN_ATTR_S
stPoint	include/hi_comm_region.h	/^    POINT_S stPoint[4];        \/* points of quadrilateral *\/$/;"	m	struct:hiRGN_QUADRANGLE_S
stPoint	include/hi_comm_vgs.h	/^    POINT_S stPoint[4];        \/* four points of the quadrangle *\/$/;"	m	struct:hiVGS_QUADRANGLE_COVER_S
stPorcMem	component/isp/firmware/drv/isp.h	/^    ISP_PROC_MEM_S      stPorcMem;$/;"	m	struct:hiISP_DRV_CTX_S
stPqAcmModeBG	component/isp/firmware/drv/acm_ext.h	/^    ISP_ACM_LUT_S stPqAcmModeBG     ;$/;"	m	struct:hi_ISP_ACM_MODE_S
stPqAcmModeBlue	component/isp/firmware/drv/acm_ext.h	/^    ISP_ACM_LUT_S stPqAcmModeBlue   ;$/;"	m	struct:hi_ISP_ACM_MODE_S
stPqAcmModeGreen	component/isp/firmware/drv/acm_ext.h	/^    ISP_ACM_LUT_S stPqAcmModeGreen  ;$/;"	m	struct:hi_ISP_ACM_MODE_S
stPqAcmModeSkin	component/isp/firmware/drv/acm_ext.h	/^    ISP_ACM_LUT_S stPqAcmModeSkin   ;$/;"	m	struct:hi_ISP_ACM_MODE_S
stPqAcmModeVivid	component/isp/firmware/drv/acm_ext.h	/^    ISP_ACM_LUT_S stPqAcmModeVivid  ;$/;"	m	struct:hi_ISP_ACM_MODE_S
stPreSnsImageMode	component/isp/firmware/src/main/isp_main.h	/^    ISP_SENSOR_IMAGE_MODE_S  stPreSnsImageMode;$/;"	m	struct:hiISP_CTX_S
stPriKey	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_PRI_KEY_S stPriKey;      \/** RSA private key struct *\/$/;"	m	struct:__anon79
stPriKey	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_PRI_KEY_S stPriKey;    \/** RSA private key struct *\/$/;"	m	struct:__anon78
stProAttr	include/hi_comm_vi.h	/^        VI_SNAP_PRO_ATTR_S      stProAttr;$/;"	m	union:hiVI_SNAP_ATTR_S::__anon83
stProcMem	component/isp/firmware/src/main/isp_proc.c	/^    ISP_PROC_MEM_S stProcMem;    $/;"	m	struct:hiISP_PROC_S	file:
stProcSem	component/isp/firmware/drv/isp.h	/^    struct osal_semaphore    stProcSem;$/;"	m	struct:hiISP_DRV_CTX_S	typeref:struct:hiISP_DRV_CTX_S::osal_semaphore
stPubKey	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_PUB_KEY_S stPubKey;      \/** RSA public key struct *\/$/;"	m	struct:__anon77
stPubKey	include/hi_unf_cipher.h	/^    HI_UNF_CIPHER_RSA_PUB_KEY_S stPubKey;     \/** RSA public key struct *\/$/;"	m	struct:__anon80
stQpInfo	include/hi_comm_region.h	/^    OVERLAY_QP_INFO_S stQpInfo;$/;"	m	struct:hiOVERLAY_CHN_ATTR_S
stQuadRangle	include/hi_comm_region.h	/^        RGN_QUADRANGLE_S    stQuadRangle;  	\/* config of arbitary quadrilateral COVER *\/$/;"	m	union:hiCOVER_CHN_ATTR_S::__anon4
stQuadRangle	include/hi_comm_region.h	/^        RGN_QUADRANGLE_S    stQuadRangle;  \/* config of arbitary quadrilateral COVER *\/$/;"	m	union:hiCOVEREX_CHN_ATTR_S::__anon5
stQuadRangle	include/hi_comm_vgs.h	/^        VGS_QUADRANGLE_COVER_S  stQuadRangle;   \/* the quadrangle attribute *\/$/;"	m	union:hiVGS_ADD_COVER_S::__anon35
stRGBCfg	component/isp/include/hi_comm_isp.h	/^    ISP_WB_STATISTICS_CFG_PARA_S stRGBCfg;       \/*Hi3518EV200 does't support RGB Statistics*\/$/;"	m	struct:hiISP_WB_STATISTICS_CFG_S
stRGBCfg	include/hi_comm_isp.h	/^    ISP_WB_STATISTICS_CFG_PARA_S stRGBCfg;       \/*Hi3518EV200 does't support RGB Statistics*\/$/;"	m	struct:hiISP_WB_STATISTICS_CFG_S
stRGBStatistics	component/isp/include/hi_comm_isp.h	/^    ISP_WB_RGB_STATISTICS_INFO_S   stRGBStatistics;     \/* Hi3518EV200 does't support RGB Statistics *\/$/;"	m	struct:hiISP_WB_STATISTICS_S
stRGBStatistics	include/hi_comm_isp.h	/^    ISP_WB_RGB_STATISTICS_INFO_S   stRGBStatistics;     \/* Hi3518EV200 does't support RGB Statistics *\/$/;"	m	struct:hiISP_WB_STATISTICS_S
stRawStatAttr	component/isp/include/hi_comm_3a.h	/^    ISP_AWB_RAW_STAT_ATTR_S stRawStatAttr;$/;"	m	struct:hiISP_AWB_RESULT_S
stRawStatAttr	include/hi_comm_3a.h	/^    ISP_AWB_RAW_STAT_ATTR_S stRawStatAttr;$/;"	m	struct:hiISP_AWB_RESULT_S
stRcAttr	include/hi_comm_venc.h	/^    VENC_RC_ATTR_S stRcAttr;                        \/*the attribute of rate  ctrl*\/$/;"	m	struct:hiVENC_CHN_ATTR_S
stRect	include/hi_comm_region.h	/^        RECT_S              stRect;        	\/* config of rect *\/$/;"	m	union:hiCOVER_CHN_ATTR_S::__anon4
stRect	include/hi_comm_region.h	/^        RECT_S              stRect;        \/* config of rect *\/$/;"	m	union:hiCOVEREX_CHN_ATTR_S::__anon5
stRect	include/hi_comm_region.h	/^    RECT_S stRect;                 \/*location of MOSAIC*\/$/;"	m	struct:hiMOSAIC_CHN_ATTR_S
stRect	include/hi_comm_venc.h	/^    RECT_S  stRect;                                \/* Crop region, note: s32X must be multi of 16 *\/$/;"	m	struct:hiVENC_CROP_CFG_S
stRect	include/hi_comm_venc.h	/^    RECT_S  stRect;                                \/* Region of an ROI*\/$/;"	m	struct:hiVENC_ROI_CFG_S
stRect	include/hi_comm_vgs.h	/^    RECT_S                  stRect;			\/* start point, width and height of osd *\/$/;"	m	struct:hiVGS_ADD_OSD_S
stRect	include/hi_comm_vo.h	/^    RECT_S  stRect;                     \/* rect of video out chn *\/$/;"	m	struct:hiVO_CHN_ATTR_S
stRect	include/hi_common.h	/^    RECT_S  stRect;$/;"	m	struct:hiCROP_INFO_S
stRed	include/hi_tde_type.h	/^        TDE2_COLORKEY_COMP_S stRed;     $/;"	m	struct:hiTDE2_COLORKEY_U::__anon1
stRefFrame	include/hi_comm_aio.h	/^    AUDIO_FRAME_S   stRefFrame;    \/* AEC reference audio frame *\/$/;"	m	struct:hiAEC_FRAME_S
stRefFrm	include/hi_comm_aio.h	/^    AEC_FRAME_S   stRefFrm;             \/* AEC reference audio frame *\/$/;"	m	struct:hiAUDIO_FRAME_COMBINE_S
stRegCfg	component/isp/firmware/drv/mkp_isp.h	/^    ISP_REG_CFG_S stRegCfg;$/;"	m	struct:hiISP_REGCFG_S
stRegCfgInfo	component/isp/firmware/drv/isp.h	/^    ISP_REG_CFG_S       stRegCfgInfo[2];        \/* ping pong reg cfg info *\/$/;"	m	struct:hiISP_DRV_CTX_S
stRegion	sample/ive/sample/sample_ive_md.c	/^	SAMPLE_RECT_ARRAY_S stRegion;$/;"	m	struct:hiSAMPLE_IVE_MD_S	file:
stRegister	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^    ISP_SENSOR_REGISTER_S   stRegister;$/;"	m	struct:hiISP_SENSOR_S	file:
stRephaseAttr	include/hi_comm_vi.h	/^	VI_BAS_REPHASE_ATTR_S stRephaseAttr;$/;"	m	struct:hiVI_BAS_ATTR_S
stResmpAttr	include/hi_comm_aio.h	/^    AUDIO_RESAMPLE_ATTR_S   stResmpAttr;$/;"	m	struct:hiAIO_RESMP_INFO_S
stRgbSharpen	component/isp/include/hi_comm_sns.h	/^    ISP_CMOS_RGBSHARPEN_S   stRgbSharpen;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stRgbSharpen	include/hi_comm_sns.h	/^    ISP_CMOS_RGBSHARPEN_S   stRgbSharpen;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stRgbir	component/isp/include/hi_comm_sns.h	/^    ISP_CMOS_RGBIR_S        stRgbir;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stRgbir	include/hi_comm_sns.h	/^    ISP_CMOS_RGBIR_S        stRgbir;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stRgbirAttr	component/isp/include/hi_comm_sns.h	/^    ISP_CMOS_RGBIR_ATTR_S stRgbirAttr;$/;"	m	struct:hiISP_CMOS_RGBIR_S
stRgbirAttr	include/hi_comm_sns.h	/^    ISP_CMOS_RGBIR_ATTR_S stRgbirAttr;$/;"	m	struct:hiISP_CMOS_RGBIR_S
stRgbirCtrl	component/isp/include/hi_comm_sns.h	/^    ISP_CMOS_RGBIR_CTRL_S stRgbirCtrl;   $/;"	m	struct:hiISP_CMOS_RGBIR_S
stRgbirCtrl	include/hi_comm_sns.h	/^    ISP_CMOS_RGBIR_CTRL_S stRgbirCtrl;   $/;"	m	struct:hiISP_CMOS_RGBIR_S
stRgbirParam	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    ADPT_SCENEAUTO_RGBIRPARAM_S stRgbirParam;$/;"	m	struct:hiSCENEAUTO_PREVIOUSPARA_S
stRnrCfg	include/hi_comm_aio.h	/^    AI_RNR_CONFIG_S     stRnrCfg;$/;"	m	struct:hiAI_VQE_CONFIG_S
stSIZE	sample/region/sample_region.c	/^    SIZE_S stSIZE;$/;"	m	struct:hiRGN_SIZE_S	file:
stSacleAttr	include/hi_comm_vi.h	/^	VI_BAS_SCALE_ATTR_S stSacleAttr;$/;"	m	struct:hiVI_BAS_ATTR_S
stSaturation	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_SATURATION_S stSaturation;$/;"	m	struct:hiSCENEAUTO_PREVIOUSPARA_S
stScaleCoeffLevel	include/hi_comm_sys.h	/^    SCALE_COEFF_LEVEL_S stScaleCoeffLevel;   $/;"	m	struct:hiSCALE_COEFF_INFO_S
stScaleRange	include/hi_comm_sys.h	/^    SCALE_RANGE_S stScaleRange;$/;"	m	struct:hiSCALE_COEFF_INFO_S
stSensorMaxResolution	component/isp/include/hi_comm_sns.h	/^    ISP_CMOS_SENSOR_MAX_RESOLUTION_S stSensorMaxResolution;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stSensorMaxResolution	include/hi_comm_sns.h	/^    ISP_CMOS_SENSOR_MAX_RESOLUTION_S stSensorMaxResolution;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stSharpen	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_SHARPEN_S stSharpen;$/;"	m	struct:hiSCENEAUTO_PREVIOUSPARA_S
stSharpenAutoAttr	include/hi_comm_vpss.h	/^    VPSS_GRP_SHARPEN_AUTO_ATTR_S stSharpenAutoAttr;    $/;"	m	struct:hiVPSS_GRP_SHARPEN_ATTR_S
stSharpenManualAttr	include/hi_comm_vpss.h	/^    VPSS_GRP_SHARPEN_MANUAL_ATTR_S stSharpenManualAttr;$/;"	m	struct:hiVPSS_GRP_SHARPEN_ATTR_S
stSharpenRegCfg	component/isp/firmware/drv/mkp_isp.h	/^    ISP_SHARPEN_REG_CFG_S   stSharpenRegCfg;$/;"	m	struct:hiISP_REG_CFG_S
stSize	include/hi_comm_region.h	/^    SIZE_S         stSize;              $/;"	m	struct:hiRGN_CANVAS_INFO_S
stSize	include/hi_comm_region.h	/^    SIZE_S stSize;$/;"	m	struct:hiOVERLAYEX_COMM_ATTR_S
stSize	include/hi_comm_region.h	/^    SIZE_S stSize;$/;"	m	struct:hiOVERLAY_ATTR_S
stSnsBlackLevel	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^    ISP_CMOS_BLACK_LEVEL_S  stSnsBlackLevel;    \/* some sensors's black level will be changed with iso *\/$/;"	m	struct:hiISP_SENSOR_S	file:
stSnsDft	component/isp/3a/sample_ae/sample_ae_adp.h	/^    AE_SENSOR_DEFAULT_S     stSnsDft;$/;"	m	struct:hiSAMPLE_AE_CTX_S
stSnsDft	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^    ISP_CMOS_DEFAULT_S      stSnsDft;$/;"	m	struct:hiISP_SENSOR_S	file:
stSnsExp	component/isp/3a/include/hi_ae_comm.h	/^    AE_SENSOR_EXP_FUNC_S stSnsExp;$/;"	m	struct:hiAE_SENSOR_REGISTER_S
stSnsExp	component/isp/3a/include/hi_awb_comm.h	/^    AWB_SENSOR_EXP_FUNC_S stSnsExp;$/;"	m	struct:hiAWB_SENSOR_REGISTER_S
stSnsExp	component/isp/include/hi_comm_sns.h	/^    ISP_SENSOR_EXP_FUNC_S stSnsExp;$/;"	m	struct:hiISP_SENSOR_REGISTER_S
stSnsExp	include/hi_ae_comm.h	/^    AE_SENSOR_EXP_FUNC_S stSnsExp;$/;"	m	struct:hiAE_SENSOR_REGISTER_S
stSnsExp	include/hi_awb_comm.h	/^    AWB_SENSOR_EXP_FUNC_S stSnsExp;$/;"	m	struct:hiAWB_SENSOR_REGISTER_S
stSnsExp	include/hi_comm_sns.h	/^    ISP_SENSOR_EXP_FUNC_S stSnsExp;$/;"	m	struct:hiISP_SENSOR_REGISTER_S
stSnsImageMode	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^    ISP_CMOS_SENSOR_IMAGE_MODE_S      stSnsImageMode;$/;"	m	struct:hiISP_SENSOR_S	file:
stSnsImageMode	component/isp/firmware/src/main/isp_main.h	/^    ISP_SENSOR_IMAGE_MODE_S  stSnsImageMode;$/;"	m	struct:hiISP_CTX_S
stSnsRegInfo	component/isp/firmware/src/arch/hi3518e/isp_sensor.c	/^    ISP_SNS_REGS_INFO_S     stSnsRegInfo;$/;"	m	struct:hiISP_SENSOR_S	file:
stSnsRegister	component/isp/3a/sample_ae/sample_ae_adp.h	/^    AE_SENSOR_REGISTER_S    stSnsRegister;$/;"	m	struct:hiSAMPLE_AE_CTX_S
stSnsRegsInfo	component/isp/firmware/drv/mkp_isp.h	/^    ISP_SNS_REGS_INFO_S stSnsRegsInfo;$/;"	m	struct:hiISP_SYNC_CFG_BUF_NODE_S
stSobelCtrl	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^	IVE_SOBEL_CTRL_S stSobelCtrl;$/;"	m	struct:hiSAMPLE_IVE_SOBEL_S	file:
stSrc	sample/ive/sample/sample_ive_canny.c	/^	IVE_SRC_IMAGE_S stSrc;$/;"	m	struct:hiSAMPLE_IVE_CANNY_INFO_S	file:
stSrc	sample/ive/sample/sample_ive_od.c	/^	IVE_SRC_IMAGE_S stSrc;$/;"	m	struct:hiSAMPLE_IVE_OD_S	file:
stSrc1	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^	IVE_SRC_IMAGE_S stSrc1;$/;"	m	struct:hiSAMPLE_IVE_SOBEL_S	file:
stSrc1	sample/ive/sample/sample_ive_test_memory.c	/^	IVE_SRC_IMAGE_S stSrc1;$/;"	m	struct:hiTEST_MEMORY_S	file:
stSrc2	sample/ive/sample/sample_ive_sobel_with_cached_mem.c	/^	IVE_SRC_IMAGE_S stSrc2;$/;"	m	struct:hiSAMPLE_IVE_SOBEL_S	file:
stSrc2	sample/ive/sample/sample_ive_test_memory.c	/^	IVE_SRC_IMAGE_S stSrc2;$/;"	m	struct:hiTEST_MEMORY_S	file:
stSrcChn	component/isp/firmware/drv/mkp_sys.h	/^    MPP_CHN_S stSrcChn;$/;"	m	struct:hiSYS_BIND_ARGS_S
stSrcChn	component/isp/firmware/drv/mkp_sys.h	/^    MPP_CHN_S stSrcChn;$/;"	m	struct:hiSYS_BIND_SRC_ARGS_S
stSrcRect	include/hi_comm_vgs.h	/^    RECT_S                    stSrcRect;			\/* start point, width and height of Src *\/$/;"	m	struct:hiVGS_ADD_REVERT_S
stSrcRect	include/hi_comm_vgs.h	/^    RECT_S                  stSrcRect;			\/* start point, width and height of Src *\/$/;"	m	struct:hiVGS_ADD_QUICK_COPY_S
stSrcSurface	include/hi_tde_type.h	/^    TDE2_SURFACE_S stSrcSurface;$/;"	m	struct:hiTDE_COMPOSOR_S
stStack	sample/ive/sample/sample_ive_canny.c	/^	IVE_MEM_INFO_S  stStack;$/;"	m	struct:hiSAMPLE_IVE_CANNY_INFO_S	file:
stStartPoint	include/hi_comm_vgs.h	/^    POINT_S                 stStartPoint;	\/* line start point *\/$/;"	m	struct:hiVGS_DRAW_LINE_S
stStatAttr	component/isp/include/hi_comm_3a.h	/^    ISP_AE_STAT_ATTR_S stStatAttr;$/;"	m	struct:hiISP_AE_RESULT_S
stStatAttr	component/isp/include/hi_comm_3a.h	/^    ISP_AWB_STAT_ATTR_S stStatAttr;$/;"	m	struct:hiISP_AWB_RESULT_S
stStatAttr	include/hi_comm_3a.h	/^    ISP_AE_STAT_ATTR_S stStatAttr;$/;"	m	struct:hiISP_AE_RESULT_S
stStatAttr	include/hi_comm_3a.h	/^    ISP_AWB_STAT_ATTR_S stStatAttr;$/;"	m	struct:hiISP_AWB_RESULT_S
stStatInfo	component/isp/firmware/drv/isp.h	/^    ISP_STAT_INFO_S stStatInfo;$/;"	m	struct:hiISP_STAT_NODE_S
stStatInfo	component/isp/firmware/src/arch/hi3518e/isp_statistics.c	/^    ISP_STAT_INFO_S stStatInfo;$/;"	m	struct:hiISP_STA_S	file:
stStatInfo	include/hi_comm_vi.h	/^	ISP_RAW_STAT_INFO_S 		stStatInfo;$/;"	m	struct:hiVI_RAW_FRAME_INFO_S
stStatShadowMem	component/isp/firmware/drv/isp.h	/^    ISP_STAT_SHADOW_MEM_S stStatShadowMem;$/;"	m	struct:hiISP_DRV_CTX_S
stStatisticsBuf	component/isp/firmware/drv/isp.h	/^    ISP_STAT_BUF_S      stStatisticsBuf;$/;"	m	struct:hiISP_DRV_CTX_S
stSubCtrl	sample/ive/sample/sample_ive_test_memory.c	/^	IVE_SUB_CTRL_S stSubCtrl;$/;"	m	struct:hiTEST_MEMORY_S	file:
stSubflicker	component/isp/include/hi_comm_isp.h	/^    ISP_SUBFLICKER_S stSubflicker;$/;"	m	struct:hiISP_AE_ATTR_S
stSubflicker	include/hi_comm_isp.h	/^    ISP_SUBFLICKER_S stSubflicker;$/;"	m	struct:hiISP_AE_ATTR_S
stSupplement	include/hi_comm_video.h	/^    VIDEO_SUPPLEMENT_S stSupplement;$/;"	m	struct:hiVIDEO_FRAME_S
stSv	include/hi_ive.h	/^    IVE_MEM_INFO_S  stSv;       \/*SV memory*\/$/;"	m	struct:hiIVE_SVM_MODEL_S
stSynCfg	include/hi_comm_vi.h	/^    VI_SYNC_CFG_S       stSynCfg;           \/* Sync timing. This member must be configured in BT.601 mode or DC mode *\/$/;"	m	struct:hiVI_DEV_ATTR_EX_S
stSynCfg	include/hi_comm_vi.h	/^    VI_SYNC_CFG_S       stSynCfg;           \/* Sync timing. This member must be configured in BT.601 mode or DC mode *\/$/;"	m	struct:hiVI_DEV_ATTR_S
stSyncCfg	component/isp/firmware/drv/isp.h	/^    ISP_SYNC_CFG_S      stSyncCfg;$/;"	m	struct:hiISP_DRV_CTX_S
stSyncCfgBuf	component/isp/firmware/drv/isp.h	/^    ISP_SYNC_CFG_BUF_S   stSyncCfgBuf;$/;"	m	struct:hiISP_SYNC_CFG_S
stSyncCfgBufNode	component/isp/firmware/drv/isp.h	/^    ISP_SYNC_CFG_BUF_NODE_S  stSyncCfgBufNode[ISP_SYNC_BUF_NODE_NUM];$/;"	m	struct:hiISP_SYNC_CFG_BUF_S
stSyncCfgNode	component/isp/firmware/drv/mkp_isp.h	/^    ISP_SYNC_CFG_BUF_NODE_S stSyncCfgNode;$/;"	m	struct:hiISP_REGCFG_S
stSyncInfo	include/hi_comm_vo.h	/^    VO_SYNC_INFO_S           stSyncInfo;          \/* Information about VO interface timings *\/$/;"	m	struct:hiVO_PUB_ATTR_S
stSysGainRange	component/isp/include/hi_comm_isp.h	/^    ISP_AE_RANGE_S stSysGainRange;   \/*RW,  system gain (unit: times, 10bit precision), Range : [0x400, 0xFFFFFFFF], it's related to the specific sensor and ISP Dgain range *\/$/;"	m	struct:hiISP_AE_ATTR_S
stSysGainRange	include/hi_comm_isp.h	/^    ISP_AE_RANGE_S stSysGainRange;   \/*RW,  system gain (unit: times, 10bit precision), Range : [0x400, 0xFFFFFFFF], it's related to the specific sensor and ISP Dgain range *\/$/;"	m	struct:hiISP_AE_ATTR_S
stTable	include/hi_comm_ive.h	/^    IVE_MEM_INFO_S stTable;$/;"	m	struct:hiIVE_LOOK_UP_TABLE_S
stThrU16Ctrl	sample/ive/sample/sample_ive_canny.c	/^	IVE_THRESH_U16_CTRL_S stThrU16Ctrl;$/;"	m	struct:hiSAMPLE_IVE_CANNY_INFO_S	file:
stThreshValue	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_INIPARAM_THRESHVALUE_S stThreshValue;$/;"	m	struct:hiSCENEAUTO_INIPARA_S
stTimingBlank	include/hi_comm_vi.h	/^    VI_TIMING_BLANK_S      stTimingBlank;$/;"	m	struct:hiVI_SYNC_CFG_S
stUVNrRegCfg	component/isp/firmware/drv/mkp_isp.h	/^	ISP_UVNR_REG_CFG_S      stUVNrRegCfg;$/;"	m	struct:hiISP_REG_CFG_S
stUVNrRegCfg	component/isp/firmware/drv/mkp_isp.h	/^    ISP_UVNR_REG_CFG_S      stUVNrRegCfg;$/;"	m	struct:hiISP_REG_KERNEL_CFG_S
stUnit	include/hi_comm_vpss.h	/^    VPSS_GRP_VPPNRXCORE_S stUnit[3];$/;"	m	struct:hiVPSS_GRP_VPPNRXEX_S
stUserAttr	include/hi_comm_vi.h	/^		VI_SNAP_USER_ATTR_S     stUserAttr;$/;"	m	union:hiVI_SNAP_ATTR_S::__anon83
stUserList	component/isp/firmware/drv/isp.h	/^    struct osal_list_head stUserList;$/;"	m	struct:hiISP_STAT_BUF_S	typeref:struct:hiISP_STAT_BUF_S::osal_list_head
stUsrPicBg	include/hi_comm_vi.h	/^        VI_USERPIC_BGC_S    stUsrPicBg;    \/* Information about a background picture only with a color *\/$/;"	m	union:hiVI_USERPIC_ATTR_S::__anon81
stUsrPicFrm	include/hi_comm_vi.h	/^        VIDEO_FRAME_INFO_S  stUsrPicFrm;   \/* Information about a YUV picture *\/$/;"	m	union:hiVI_USERPIC_ATTR_S::__anon81
stUvnr	component/isp/include/hi_comm_sns.h	/^	ISP_CMOS_UVNR_S         stUvnr;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stUvnr	include/hi_comm_sns.h	/^	ISP_CMOS_UVNR_S         stUvnr;$/;"	m	struct:hiISP_CMOS_DEFAULT_S
stVFrame	component/isp/firmware/drv/mkp_vi.h	/^    VIDEO_FRAME_INFO_S  stVFrame;$/;"	m	struct:hiVI_USR_GET_FRM_TIMEOUT_S
stVFrame	component/isp/firmware/drv/mkp_vi.h	/^    VI_RAW_FRAME_INFO_S       stVFrame;$/;"	m	struct:hiVI_USR_GET_RAW_TIMEOUT_S
stVFrame	include/hi_comm_video.h	/^    VIDEO_FRAME_S stVFrame;$/;"	m	struct:hiVIDEO_FRAME_INFO_S
stVParam_FIR0	component/isp/include/hi_comm_isp.h	/^    ISP_AF_V_PARAM_S    stVParam_FIR0;$/;"	m	struct:hiISP_FOCUS_STATISTICS_CFG_S
stVParam_FIR0	include/hi_comm_isp.h	/^    ISP_AF_V_PARAM_S    stVParam_FIR0;$/;"	m	struct:hiISP_FOCUS_STATISTICS_CFG_S
stVParam_FIR1	component/isp/include/hi_comm_isp.h	/^    ISP_AF_V_PARAM_S    stVParam_FIR1;$/;"	m	struct:hiISP_FOCUS_STATISTICS_CFG_S
stVParam_FIR1	include/hi_comm_isp.h	/^    ISP_AF_V_PARAM_S    stVParam_FIR1;$/;"	m	struct:hiISP_FOCUS_STATISTICS_CFG_S
stVdInfo	component/isp/firmware/drv/mkp_isp.h	/^   ISP_VD_INFO_S stVdInfo;$/;"	m	struct:hiISP_VD_TIMEOUT_S
stVeAttr	include/hi_comm_venc.h	/^    VENC_ATTR_S stVeAttr;                           \/*the attribute of video encoder*\/$/;"	m	struct:hiVENC_CHN_ATTR_S
stVencModParam	include/hi_comm_venc.h	/^     VENC_PARAM_MOD_VENC_S stVencModParam;$/;"	m	union:hiVENC_MODPARAM_S::__anon42
stViConfig	sample/common/sample_comm_ive.h	/^	SAMPLE_VI_CONFIG_S stViConfig;$/;"	m	struct:hiSAMPLE_IVE_VI_VO_CONFIG_S
stViFrmInfo	include/hi_comm_video.h	/^    VIDEO_FRAME_INFO_S stViFrmInfo; \/* Video frame info. *\/$/;"	m	struct:hiVI_FRAME_INFO_S
stViRegAddr	component/isp/firmware/vreg/hi_vreg.c	/^    HI_VREG_ADDR_S stViRegAddr;$/;"	m	struct:hiHI_VREG_S	file:
stVideoFrame	sample/common/sample_comm.h	/^    VIDEO_FRAME_INFO_S stVideoFrame;$/;"	m	struct:sample_vi_frame_info_s
stVuiAspectRatio	include/hi_comm_venc.h	/^	VENC_PARAM_VUI_ASPECT_RATIO_S 	   stVuiAspectRatio; 	\/* the param of aspect ratio *\/		$/;"	m	struct:hiVENC_PARAM_H264_VUI_S
stVuiAspectRatio	include/hi_comm_venc.h	/^	VENC_PARAM_VUI_H265_ASPECT_RATIO_S  stVuiAspectRatio;$/;"	m	struct:hiVENC_PARAM_H265_VUI_S
stVuiBitstreamRestric	include/hi_comm_venc.h	/^  	VENC_PARAM_VUI_BITSTREAM_RESTRIC_S  stVuiBitstreamRestric;	$/;"	m	struct:hiVENC_PARAM_H265_VUI_S
stVuiBitstreamRestric	include/hi_comm_venc.h	/^    VENC_PARAM_VUI_BITSTREAM_RESTRIC_S stVuiBitstreamRestric;$/;"	m	struct:hiVENC_PARAM_H264_VUI_S
stVuiTimeInfo	include/hi_comm_venc.h	/^	VENC_PARAM_VUI_H264_TIME_INFO_S    stVuiTimeInfo;		\/* the param of time info *\/	$/;"	m	struct:hiVENC_PARAM_H264_VUI_S
stVuiTimeInfo	include/hi_comm_venc.h	/^	VENC_PARAM_VUI_H265_TIME_INFO_S     stVuiTimeInfo;    $/;"	m	struct:hiVENC_PARAM_H265_VUI_S
stVuiVideoSignal	include/hi_comm_venc.h	/^	VENC_PARAM_VUI_VIDEO_SIGNAL_S       stVuiVideoSignal;$/;"	m	struct:hiVENC_PARAM_H265_VUI_S
stVuiVideoSignal	include/hi_comm_venc.h	/^	VENC_PARAM_VUI_VIDEO_SIGNAL_S      stVuiVideoSignal;	\/* the param of video signal *\/$/;"	m	struct:hiVENC_PARAM_H264_VUI_S
stWB	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    SCENEAUTO_WBATTR_S stWB;    $/;"	m	struct:hiSCENEAUTO_PREVIOUSPARA_S
stWBCfg	component/isp/include/hi_comm_isp.h	/^    ISP_WB_STATISTICS_CFG_S     stWBCfg;$/;"	m	struct:hiISP_STATISTICS_CFG_S
stWBCfg	include/hi_comm_isp.h	/^    ISP_WB_STATISTICS_CFG_S     stWBCfg;$/;"	m	struct:hiISP_STATISTICS_CFG_S
stWBStat	component/isp/include/hi_comm_isp.h	/^    ISP_WB_STATISTICS_S         stWBStat;$/;"	m	struct:hiISP_STATISTICS_S
stWBStat	include/hi_comm_isp.h	/^    ISP_WB_STATISTICS_S         stWBStat;$/;"	m	struct:hiISP_STATISTICS_S
stWDRCfg	component/isp/firmware/drv/isp.h	/^    ISP_WDR_CFG_S       stWDRCfg;$/;"	m	struct:hiISP_DRV_CTX_S
stWdrRegCfg	component/isp/firmware/drv/mkp_isp.h	/^    ISP_WDR_REG_CFG_S       stWdrRegCfg;$/;"	m	struct:hiISP_REG_CFG_S
stWeight	include/hi_ive.h	/^    IVE_MEM_INFO_S stWeight;$/;"	m	struct:hiIVE_ANN_MLP_MODEL_S
stWndRect	component/isp/include/hi_comm_isp.h	/^    RECT_S          stWndRect;      \/* RW. *\/$/;"	m	struct:hiISP_PUB_ATTR_S
stWndRect	include/hi_comm_isp.h	/^    RECT_S          stWndRect;      \/* RW. *\/$/;"	m	struct:hiISP_PUB_ATTR_S
stWorkBgPixel	include/hi_ive.h	/^    IVE_WORK_BG_PIX_S	stWorkBgPixel;	\/*Working background *\/$/;"	m	struct:hiIVE_BG_MODEL_PIX_S
stY	include/hi_tde_type.h	/^        TDE2_COLORKEY_COMP_S stY;       $/;"	m	struct:hiTDE2_COLORKEY_U::__anon2
stZoneMetrics	component/isp/include/hi_comm_3a.h	/^    ISP_AF_ZONE_S stZoneMetrics[AF_ZONE_ROW][AF_ZONE_COLUMN]; \/*RO, The zoned measure of contrast*\/$/;"	m	struct:hiISP_AF_STAT_S
stZoneMetrics	component/isp/include/hi_comm_isp.h	/^    ISP_FOCUS_ZONE_S stZoneMetrics[AF_ZONE_ROW][AF_ZONE_COLUMN]; \/*RO, The zoned measure of contrast*\/$/;"	m	struct:hiISP_FOCUS_STATISTICS_S
stZoneMetrics	include/hi_comm_3a.h	/^    ISP_AF_ZONE_S stZoneMetrics[AF_ZONE_ROW][AF_ZONE_COLUMN]; \/*RO, The zoned measure of contrast*\/$/;"	m	struct:hiISP_AF_STAT_S
stZoneMetrics	include/hi_comm_isp.h	/^    ISP_FOCUS_ZONE_S stZoneMetrics[AF_ZONE_ROW][AF_ZONE_COLUMN]; \/*RO, The zoned measure of contrast*\/$/;"	m	struct:hiISP_FOCUS_STATISTICS_S
stZoomRatio	include/hi_comm_vo.h	/^        VO_ZOOM_RATIO_S stZoomRatio;    \/* zoom in by ratio *\/$/;"	m	union:hiVO_ZOOM_ATTR_S::__anon16
stZoomRect	include/hi_comm_vo.h	/^        RECT_S          stZoomRect;     \/* zoom in by rect *\/$/;"	m	union:hiVO_ZOOM_ATTR_S::__anon16
strcrop	component/isp/iniparser/strlib.c	/^char * strcrop(char * s)$/;"	f
stride	sample/common/loadbmp.h	/^    HI_U32    stride;       \/* in *\/$/;"	m	struct:tag_OSD_Logo
strlwc	component/isp/iniparser/strlib.c	/^char * strlwc(const char * s)$/;"	f
strong_intra_smoothing_enabled_flag	include/hi_comm_venc.h	/^    HI_U32  strong_intra_smoothing_enabled_flag;$/;"	m	struct:hiVENC_PARAM_H265_PU_S
strskp	component/isp/iniparser/strlib.c	/^char * strskp(char * s)$/;"	f
strstrip	component/isp/iniparser/strlib.c	/^char * strstrip(char * s)$/;"	f
struCkARGB	include/hi_tde_type.h	/^    } struCkARGB;$/;"	m	union:hiTDE2_COLORKEY_U	typeref:struct:hiTDE2_COLORKEY_U::__anon1
struCkClut	include/hi_tde_type.h	/^    } struCkClut;$/;"	m	union:hiTDE2_COLORKEY_U	typeref:struct:hiTDE2_COLORKEY_U::__anon3
struCkYCbCr	include/hi_tde_type.h	/^    } struCkYCbCr;$/;"	m	union:hiTDE2_COLORKEY_U	typeref:struct:hiTDE2_COLORKEY_U::__anon2
strupc	component/isp/iniparser/strlib.c	/^char * strupc(char * s)$/;"	f
sync_code	include/hi_mipi.h	/^    unsigned short      sync_code[LVDS_LANE_NUM][WDR_VC_NUM][SYNC_CODE_NUM];$/;"	m	struct:__anon31
sync_code_endian	include/hi_mipi.h	/^    lvds_bit_endian     sync_code_endian;           \/* sync code endian: little\/big *\/$/;"	m	struct:__anon31
sync_mode	include/hi_mipi.h	/^    lvds_sync_mode_e    sync_mode;                  \/* sync mode: SOL, SAV *\/$/;"	m	struct:__anon31
sysctl_hi3518e	init/sdk_init.c	/^static HI_VOID sysctl_hi3518e(void)$/;"	f	file:
tV19zNRb	include/hi_comm_vpss.h	/^} tV19zNRb;$/;"	t	typeref:struct:__anon10
tV19zNRbCore	include/hi_comm_vpss.h	/^} tV19zNRbCore;$/;"	t	typeref:struct:__anon9
tVppNRbCore	include/hi_comm_vpss.h	/^typedef VPSS_GRP_VPPNRBCORE_S tVppNRbCore;$/;"	t
tVppNRbEx	include/hi_comm_vpss.h	/^typedef VPSS_GRP_VPPNRBEX_S tVppNRbEx;$/;"	t
tVppNRsEx	include/hi_comm_vpss.h	/^typedef VPSS_GRP_PARAM_V2_S tVppNRsEx;$/;"	t
tagSAMPLE_ADEC_S	sample/common/sample_comm_audio.c	/^typedef struct tagSAMPLE_ADEC_S$/;"	s	file:
tagSAMPLE_AENC_S	sample/common/sample_comm_audio.c	/^typedef struct tagSAMPLE_AENC_S$/;"	s	file:
tagSAMPLE_AI_S	sample/common/sample_comm_audio.c	/^typedef struct tagSAMPLE_AI_S$/;"	s	file:
tagSAMPLE_AO_S	sample/common/sample_comm_audio.c	/^typedef struct tagSAMPLE_AO_S$/;"	s	file:
tagVO_SYNC_INFO_S	include/hi_comm_vo.h	/^typedef struct tagVO_SYNC_INFO_S$/;"	s
tag_OSD_BITMAPFILEHEADER	sample/common/loadbmp.h	/^typedef struct tag_OSD_BITMAPFILEHEADER {$/;"	s
tag_OSD_BITMAPINFO	sample/common/loadbmp.h	/^typedef struct tag_OSD_BITMAPINFO {$/;"	s
tag_OSD_BITMAPINFOHEADER	sample/common/loadbmp.h	/^typedef struct tag_OSD_BITMAPINFOHEADER{$/;"	s
tag_OSD_Logo	sample/common/loadbmp.h	/^typedef struct tag_OSD_Logo$/;"	s
tag_OSD_RGBQUAD	sample/common/loadbmp.h	/^typedef struct tag_OSD_RGBQUAD {$/;"	s
taskLetHandler	component/isp/firmware/drv/isp_st.c	/^static void taskLetHandler(unsigned long data)$/;"	f	file:
taskid	sample/HuaweiLite/app_init.c	/^static int taskid = -1;$/;"	v	file:
temp_sel_mode	include/hi_rtc.h	/^typedef enum temp_sel_mode {$/;"	g
temp_sel_mode	include/hi_rtc.h	/^} temp_sel_mode;$/;"	t	typeref:enum:temp_sel_mode
tf	include/hi_comm_vpss.h	/^  NRB_TF_PARAM_V1_S tf[2];$/;"	m	struct:__anon13
tfc	include/hi_comm_vpss.h	/^  int  tss,      sfc, tfc;$/;"	m	struct:hiVPSS_GRP_VPPNRS_S
tfs	include/hi_comm_vpss.h	/^  int  sfs, tfs, mdz, ies;$/;"	m	struct:hiVPSS_GRP_VPPNRS_S
time1	component/isp/firmware/drv/isp.c	/^osal_timeval_t time1;$/;"	v
time2	component/isp/firmware/drv/isp.c	/^osal_timeval_t time2;$/;"	v
time_scale	include/hi_comm_venc.h	/^    HI_S32 time_scale;                             \/* default value: n\/a. > 0. *\/$/;"	m	struct:hiVENC_PARAM_H265_TIMING_S
time_scale	include/hi_comm_venc.h	/^    HI_U32 time_scale;                             \/* default value: n\/a. > 0. *\/$/;"	m	struct:hiVENC_PARAM_H264_VUI_TIME_INFO_S
time_scale	include/hi_comm_venc.h	/^    HI_U32 time_scale;                             \/* default value: n\/a. > 0. *\/$/;"	m	struct:hiVENC_PARAM_H265_TIME_INFO_S
timing_info_present_flag	include/hi_comm_venc.h	/^    HI_S32 timing_info_present_flag;               \/* default value: 0. If 1, timing info belows will be encoded into vui. {0,1} *\/$/;"	m	struct:hiVENC_PARAM_H265_TIMING_S
timing_info_present_flag	include/hi_comm_venc.h	/^    HI_U32 timing_info_present_flag;               \/* default value: 0. If 1, timing info belows will be encoded into vui. {0,1} *\/$/;"	m	struct:hiVENC_PARAM_H265_TIME_INFO_S
timing_info_present_flag	include/hi_comm_venc.h	/^    HI_U8  timing_info_present_flag;               \/* default value: 0. If 1, timing info belows will be encoded into vui. {0,1} *\/$/;"	m	struct:hiVENC_PARAM_H264_VUI_TIME_INFO_S
tlv320aic31Mod_init	init/sdk_init.c	/^static HI_S32 tlv320aic31Mod_init(void)$/;"	f	file:
tmpr_min_flt	component/isp/defog/isp_dehaze.h	/^    HI_U8  tmpr_min_flt[DEFOG_ZONE_NUM];$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
tmpr_min_flt	include/isp_dehaze.h	/^    HI_U8  tmpr_min_flt[DEFOG_ZONE_NUM];$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
tools_cmd_app	tools/HuaweiLite/tools_shell_cmd.c	/^void tools_cmd_app(int argc, char **argv )$/;"	f
tools_cmd_com	tools/HuaweiLite/tools_shell_cmd.c	/^void tools_cmd_com(unsigned int p0, unsigned int p1, unsigned int p2, unsigned int p3)$/;"	f
tools_cmd_register	tools/HuaweiLite/tools_shell_cmd.c	/^void tools_cmd_register(void)$/;"	f
transfer_characteristics	include/hi_comm_venc.h	/^	HI_U8  transfer_characteristics;			   \/* default value: n\/a. [0,255],0\/13~255 is reserved *\/$/;"	m	struct:hiVENC_PARAM_VUI_VIDEO_SIGNAL_S
transform_skip_enabled_flag	include/hi_comm_venc.h	/^    HI_U32 transform_skip_enabled_flag;$/;"	m	struct:hiVENC_PARAM_H265_TRANS_S
transition	component/isp/firmware/src/main/isp_math_utils.c	/^HI_U32 transition(HI_U32 *lut_in, HI_U32 *lut_out, HI_U32 lut_size, HI_U32 value, HI_U32 value_fraction_size)$/;"	f
transquant_bypass_enabled_flag	include/hi_comm_venc.h	/^    HI_U32 transquant_bypass_enabled_flag;$/;"	m	struct:hiVENC_PARAM_H265_TRANS_S
tsklet	component/isp/firmware/drv/isp.h	/^    struct tasklet_struct tsklet;$/;"	m	struct:hiISP_INTERRUPT_SCH_S	typeref:struct:hiISP_INTERRUPT_SCH_S::tasklet_struct
tsklet	component/isp/firmware/drv/isp_st.c	/^    struct tasklet_struct tsklet;   $/;"	m	struct:hiISP_SYNC_TSK_CTX_S	typeref:struct:hiISP_SYNC_TSK_CTX_S::tasklet_struct	file:
tsklet_list	component/isp/firmware/drv/isp_st.c	/^    LIST_ENTRY_S tsklet_list;$/;"	m	struct:hiISP_SYNC_TSK_CTX_S	file:
tss	include/hi_comm_vpss.h	/^  int  tss,      sfc, tfc;$/;"	m	struct:hiVPSS_GRP_VPPNRS_S
tx_buf	include/hi_spi.h	/^	__u64		tx_buf;$/;"	m	struct:spi_ioc_transfer
u0q16BgRatio	include/hi_ive.h	/^    HI_U0Q16     u0q16BgRatio;			\/*Background ratio*\/$/;"	m	struct:hiIVE_GMM_CTRL_S
u0q16InitWeight	include/hi_ive.h	/^    HI_U0Q16     u0q16InitWeight;       \/*Initial Weight*\/$/;"	m	struct:hiIVE_GMM_CTRL_S
u0q16LearnRate	include/hi_ive.h	/^    HI_U0Q16     u0q16LearnRate;        \/*Learning rate*\/$/;"	m	struct:hiIVE_GMM_CTRL_S
u0q16X	include/hi_ive.h	/^	HI_U0Q16 u0q16X;		 \/*x of "xA+yB"*\/$/;"	m	struct:hiIVE_ADD_CTRL_S
u0q16Y	include/hi_ive.h	/^	HI_U0Q16 u0q16Y;         \/*y of "xA+yB"*\/$/;"	m	struct:hiIVE_ADD_CTRL_S
u0q8Epsilon	include/hi_ive.h	/^    HI_U0Q8     u0q8Epsilon;        \/*Threshold of iteration for dx^2 + dy^2 < u0q8Epsilon *\/$/;"	m	struct:hiIVE_LK_OPTICAL_FLOW_CTRL_S
u0q8MinEigThr	include/hi_ive.h	/^    HI_U0Q8     u0q8MinEigThr;		\/*Minimum eigenvalue threshold*\/$/;"	m	struct:hiIVE_LK_OPTICAL_FLOW_CTRL_S
u0q8QualityLevel	include/hi_ive.h	/^	HI_U0Q8 u0q8QualityLevel;$/;"	m	struct:hiIVE_ST_CANDI_CORNER_CTRL_S
u16AE_Hist5Value	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16AE_Hist5Value[5];     \/* not support *\/$/;"	m	struct:hiISP_EXP_INFO_S
u16AE_Hist5Value	include/hi_comm_isp.h	/^    HI_U16 u16AE_Hist5Value[5];     \/* not support *\/$/;"	m	struct:hiISP_EXP_INFO_S
u16AaSlope	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16AaSlope;              \/* not support *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u16AaSlope	include/hi_comm_isp.h	/^    HI_U16  u16AaSlope;              \/* not support *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u16AaThresh	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16AaThresh;            \/* not support *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u16AaThresh	include/hi_comm_isp.h	/^    HI_U16  u16AaThresh;            \/* not support *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u16AccShiftY	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16AccShiftY;        \/* RW, Range: [0x0, 0xF]. luminance Y statistic shift. *\/$/;"	m	struct:hiISP_AF_FV_PARAM_S
u16AccShiftY	include/hi_comm_isp.h	/^    HI_U16 u16AccShiftY;        \/* RW, Range: [0x0, 0xF]. luminance Y statistic shift. *\/$/;"	m	struct:hiISP_AF_FV_PARAM_S
u16AccTime	include/hi_ive.h	/^    HI_U16 u16AccTime;				\/*Background cumulative access time *\/$/;"	m	struct:hiIVE_WORK_BG_PIX_S
u16AndPart1	component/isp/firmware/drv/mkp_isp.h	/^	HI_U16  u16AndPart1;            $/;"	m	struct:hiISP_DEMOSAIC_REG_CFG
u16BCenterX	component/isp/include/hi_comm_sns.h	/^    HI_U16 u16BCenterX;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16BCenterX	include/hi_comm_sns.h	/^    HI_U16 u16BCenterX;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16BCenterY	component/isp/include/hi_comm_sns.h	/^    HI_U16 u16BCenterY;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16BCenterY	include/hi_comm_sns.h	/^    HI_U16 u16BCenterY;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16BOffCenter	component/isp/include/hi_comm_sns.h	/^    HI_U16 u16BOffCenter;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16BOffCenter	include/hi_comm_sns.h	/^    HI_U16 u16BOffCenter;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16BadPixelsCount	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U16  u16BadPixelsCount;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u16BaseHeight	sample/ive/sample/sample_ive_md.c	/^	HI_U16 u16BaseHeight;$/;"	m	struct:hiSAMPLE_IVE_MD_S	file:
u16BaseWitdh	sample/ive/sample/sample_ive_md.c	/^	HI_U16 u16BaseWitdh;$/;"	m	struct:hiSAMPLE_IVE_MD_S	file:
u16Bg	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16Bg;                         \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_ZONE_DBG_S
u16Bg	include/hi_awb_comm.h	/^    HI_U16 u16Bg;                         \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_ZONE_DBG_S
u16BgMaxFadeTime	include/hi_ive.h	/^    HI_U16 u16BgMaxFadeTime;		\/*Background disappearing longest time (range: 1 to 255  seconds ; default: 60)*\/$/;"	m	struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
u16Bgain	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16Bgain;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16Bgain	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16Bgain;                \/*RO, AWB result of B color channel, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_INFO_S
u16Bgain	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16Bgain;            \/*RW, Multiplier for B  color channel, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_MWB_ATTR_S
u16Bgain	include/hi_awb_comm.h	/^    HI_U16 u16Bgain;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16Bgain	include/hi_comm_isp.h	/^    HI_U16 u16Bgain;                \/*RO, AWB result of B color channel, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_INFO_S
u16Bgain	include/hi_comm_isp.h	/^    HI_U16 u16Bgain;            \/*RW, Multiplier for B  color channel, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_MWB_ATTR_S
u16Bgain	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U16  u16Bgain;$/;"	m	struct:hiADPT_SCENEAUTO_WB_S
u16Bgain	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16  u16Bgain;$/;"	m	struct:hiSCENEAUTO_WBATTR_S
u16BgainBase	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16BgainBase;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16BgainBase	include/hi_awb_comm.h	/^    HI_U16 u16BgainBase;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16BlackDelayFrame	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16BlackDelayFrame;    \/*RW, Range: [0x0, 0xFFFF], AE black delay frame count*\/$/;"	m	struct:hiISP_AE_DELAY_S
u16BlackDelayFrame	include/hi_comm_isp.h	/^    HI_U16 u16BlackDelayFrame;    \/*RW, Range: [0x0, 0xFFFF], AE black delay frame count*\/$/;"	m	struct:hiISP_AE_DELAY_S
u16BlackDelayFrame	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U16 u16BlackDelayFrame;$/;"	m	struct:hiADPT_SCENEAUTO_AEATTR_S
u16BlackDelayFrame	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16BlackDelayFrame;    $/;"	m	struct:hiSCENEAUTO_AERELATEDBIT_S
u16BlackDelayFrame	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16BlackDelayFrame;$/;"	m	struct:hiSCENEAUTO_AEATTR_S
u16BlackDelayFrame	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16BlackDelayFrame;$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u16BlackDelayFrame	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16BlackDelayFrame;$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
u16BlackLevel	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16BlackLevel;                 \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16BlackLevel	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16BlackLevel;       \/*RW, Lower limit of valid data for white region, Range: [0x0, u16WhiteLevel]. for Bayer statistics, bitwidth is 12, for RGB statistics, bitwidth is 10*\/$/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16BlackLevel	include/hi_awb_comm.h	/^    HI_U16 u16BlackLevel;                 \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16BlackLevel	include/hi_comm_isp.h	/^    HI_U16 u16BlackLevel;       \/*RW, Lower limit of valid data for white region, Range: [0x0, u16WhiteLevel]. for Bayer statistics, bitwidth is 12, for RGB statistics, bitwidth is 10*\/$/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16BlackSpeedBias	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16BlackSpeedBias;       \/*RW, Range: [0x0, 0xFFFF], AE adjust step bias for bright scene to dark scene switch *\/$/;"	m	struct:hiISP_AE_ATTR_S
u16BlackSpeedBias	include/hi_comm_isp.h	/^    HI_U16  u16BlackSpeedBias;       \/*RW, Range: [0x0, 0xFFFF], AE adjust step bias for bright scene to dark scene switch *\/$/;"	m	struct:hiISP_AE_ATTR_S
u16BlendRatio	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U16  u16BlendRatio;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u16BlendRatio	component/isp/include/hi_comm_isp.h	/^	HI_U16	u16BlendRatio;		  \/* RW, Range: [0x0, 0x100] *\/$/;"	m	struct:hiISP_DP_DYNAMIC_MANUAL_ATTR_S
u16BlendRatio	include/hi_comm_isp.h	/^	HI_U16	u16BlendRatio;		  \/* RW, Range: [0x0, 0x100] *\/$/;"	m	struct:hiISP_DP_DYNAMIC_MANUAL_ATTR_S
u16BlueCastGain	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16BlueCastGain;         \/*RW, B channel gain except AWB gain*\/$/;"	m	struct:hiISP_COLOR_TONE_ATTR_S
u16BlueCastGain	include/hi_comm_isp.h	/^    HI_U16 u16BlueCastGain;         \/*RW, B channel gain except AWB gain*\/$/;"	m	struct:hiISP_COLOR_TONE_ATTR_S
u16Bottom	include/hi_ive.h	/^    HI_U16 u16Bottom;          \/*Circumscribed rectangle bottom border*\/$/;"	m	struct:hiIVE_REGION_S
u16BrightCount	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16BrightCount;       \/* RW, When used as input(W), indicate the number of static bright defect pixels,Range:[0x0, 0x800]; As output(R),indicate the number of static bright and dark defect pixels *\/$/;"	m	struct:hiISP_DP_STATIC_ATTR_S
u16BrightCount	include/hi_comm_isp.h	/^    HI_U16  u16BrightCount;       \/* RW, When used as input(W), indicate the number of static bright defect pixels,Range:[0x0, 0x800]; As output(R),indicate the number of static bright and dark defect pixels *\/$/;"	m	struct:hiISP_DP_STATIC_ATTR_S
u16BrightGainLmt	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_U16  u16BrightGainLmt;         $/;"	m	struct:hiISP_DRC_S	file:
u16BrightGainLmt	component/isp/include/hi_comm_isp.h	/^	HI_U16 u16BrightGainLmt;         \/*RW, Range: [0x0,0xA0].Restricts the bright luminance gain*\/$/;"	m	struct:hiISP_DRC_ATTR_S
u16BrightGainLmt	component/isp/include/hi_comm_sns.h	/^	HI_U16 u16BrightGainLmt; $/;"	m	struct:hiISP_CMOS_DRC_S
u16BrightGainLmt	include/hi_comm_isp.h	/^	HI_U16 u16BrightGainLmt;         \/*RW, Range: [0x0,0xA0].Restricts the bright luminance gain*\/$/;"	m	struct:hiISP_DRC_ATTR_S
u16BrightGainLmt	include/hi_comm_sns.h	/^	HI_U16 u16BrightGainLmt; $/;"	m	struct:hiISP_CMOS_DRC_S
u16BrightGainLmt	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U16 u16BrightGainLmt;         $/;"	m	struct:hiADPT_SCENEAUTO_DRCATTR_S
u16BrightGainLmt	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U16 u16BrightGainLmt;      $/;"	m	struct:hiSCENEAUTO_DRCATTR_S
u16BrightGainLmt	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U16 u16BrightGainLmt;$/;"	m	struct:hiSCENEAUTO_INIPARAM_DRC_S
u16Bvact	include/hi_comm_vo.h	/^    HI_U16   u16Bvact;  \/* bottom vertical active area *\/$/;"	m	struct:tagVO_SYNC_INFO_S
u16Bvbb	include/hi_comm_vo.h	/^    HI_U16   u16Bvbb;   \/* bottom vertical back blank porch *\/$/;"	m	struct:tagVO_SYNC_INFO_S
u16Bvfb	include/hi_comm_vo.h	/^    HI_U16   u16Bvfb;   \/* bottom vertical front blank porch *\/$/;"	m	struct:tagVO_SYNC_INFO_S
u16CbHigh	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16CbHigh;                     \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16CbHigh	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16CbHigh;           \/*Hi3518EV200 does't support hexagon limit*\/  $/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16CbHigh	include/hi_awb_comm.h	/^    HI_U16 u16CbHigh;                     \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16CbHigh	include/hi_comm_isp.h	/^    HI_U16 u16CbHigh;           \/*Hi3518EV200 does't support hexagon limit*\/  $/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16CbLow	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16CbLow;                      \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16CbLow	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16CbLow;            \/*Hi3518EV200 does't support hexagon limit*\/ $/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16CbLow	include/hi_awb_comm.h	/^    HI_U16 u16CbLow;                      \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16CbLow	include/hi_comm_isp.h	/^    HI_U16 u16CbLow;            \/*Hi3518EV200 does't support hexagon limit*\/ $/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16CbMax	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16CbMax;                      \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16CbMax	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16CbMax;            \/*RW, Maximum value of B\/G for white region, Range: [0x0,0xFFF]*\/$/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16CbMax	include/hi_awb_comm.h	/^    HI_U16 u16CbMax;                      \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16CbMax	include/hi_comm_isp.h	/^    HI_U16 u16CbMax;            \/*RW, Maximum value of B\/G for white region, Range: [0x0,0xFFF]*\/$/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16CbMin	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16CbMin;                      \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16CbMin	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16CbMin;            \/*RW, Minimum value of B\/G for white region, Range: [0x0, u16CbMax]*\/$/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16CbMin	include/hi_awb_comm.h	/^    HI_U16 u16CbMin;                      \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16CbMin	include/hi_comm_isp.h	/^    HI_U16 u16CbMin;            \/*RW, Minimum value of B\/G for white region, Range: [0x0, u16CbMax]*\/$/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16ColorTemp	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16ColorTemp;            \/*RO, Detect color temperature, maybe out of color cemeprature range*\/$/;"	m	struct:hiISP_WB_INFO_S
u16ColorTemp	include/hi_comm_isp.h	/^    HI_U16 u16ColorTemp;            \/*RO, Detect color temperature, maybe out of color cemeprature range*\/$/;"	m	struct:hiISP_WB_INFO_S
u16CornerNum	include/hi_ive.h	/^    HI_U16		u16CornerNum;		\/*Number of the feature points,<200*\/ $/;"	m	struct:hiIVE_LK_OPTICAL_FLOW_CTRL_S
u16CornerNum	include/hi_ive.h	/^    HI_U16 u16CornerNum;$/;"	m	struct:hiIVE_ST_CORNER_INFO_S
u16Count	component/isp/include/hi_comm_isp.h	/^    HI_U16      u16Count;         \/* RO, Range: [0, 0x800]. Finish number for static defect-pixel calibraiton. *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
u16Count	include/hi_comm_isp.h	/^    HI_U16      u16Count;         \/* RO, Range: [0, 0x800]. Finish number for static defect-pixel calibraiton. *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
u16CountAll	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16CountAll;$/;"	m	struct:hiAWB_ZONE_DBG_S
u16CountAll	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16CountAll;         \/*RO, normalized number of Gray points, Range: [0x0, 0xFFFF]*\/  $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
u16CountAll	include/hi_awb_comm.h	/^    HI_U16 u16CountAll;$/;"	m	struct:hiAWB_ZONE_DBG_S
u16CountAll	include/hi_comm_isp.h	/^    HI_U16 u16CountAll;         \/*RO, normalized number of Gray points, Range: [0x0, 0xFFFF]*\/  $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
u16CountMax	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16CountMax;$/;"	m	struct:hiAWB_ZONE_DBG_S
u16CountMax	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16CountMax;          \/* RW, Range: [0, 0x800]. Limit of max number of static defect-pixel calibraiton.Default Value:0x400 . *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
u16CountMax	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16CountMax;         \/*RO, normalized number of pixels above Whitelevel, Range: [0x0, 0xFFFF], u16CountAll + u16CountMin + u16CountMax = 0xFFFF*\/  $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
u16CountMax	include/hi_awb_comm.h	/^    HI_U16 u16CountMax;$/;"	m	struct:hiAWB_ZONE_DBG_S
u16CountMax	include/hi_comm_isp.h	/^    HI_U16  u16CountMax;          \/* RW, Range: [0, 0x800]. Limit of max number of static defect-pixel calibraiton.Default Value:0x400 . *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
u16CountMax	include/hi_comm_isp.h	/^    HI_U16 u16CountMax;         \/*RO, normalized number of pixels above Whitelevel, Range: [0x0, 0xFFFF], u16CountAll + u16CountMin + u16CountMax = 0xFFFF*\/  $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
u16CountMin	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16CountMin;$/;"	m	struct:hiAWB_ZONE_DBG_S
u16CountMin	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16CountMin;          \/* RW, Range: [0, u16CountMax]. Limit of min number of static defect-pixel calibraiton.Default Value:0x1. *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
u16CountMin	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16CountMin;         \/*RO, normalized number of pixels under BlackLevel, Range: [0x0, 0xFFFF]*\/  $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
u16CountMin	include/hi_awb_comm.h	/^    HI_U16 u16CountMin;$/;"	m	struct:hiAWB_ZONE_DBG_S
u16CountMin	include/hi_comm_isp.h	/^    HI_U16  u16CountMin;          \/* RW, Range: [0, u16CountMax]. Limit of min number of static defect-pixel calibraiton.Default Value:0x1. *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
u16CountMin	include/hi_comm_isp.h	/^    HI_U16 u16CountMin;         \/*RO, normalized number of pixels under BlackLevel, Range: [0x0, 0xFFFF]*\/  $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
u16CrHigh	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16CrHigh;                     \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16CrHigh	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16CrHigh;           \/*Hi3518EV200 does't support hexagon limit*\/   $/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16CrHigh	include/hi_awb_comm.h	/^    HI_U16 u16CrHigh;                     \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16CrHigh	include/hi_comm_isp.h	/^    HI_U16 u16CrHigh;           \/*Hi3518EV200 does't support hexagon limit*\/   $/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16CrLow	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16CrLow;                      \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16CrLow	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16CrLow;            \/*Hi3518EV200 does't support hexagon limit*\/  $/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16CrLow	include/hi_awb_comm.h	/^    HI_U16 u16CrLow;                      \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16CrLow	include/hi_comm_isp.h	/^    HI_U16 u16CrLow;            \/*Hi3518EV200 does't support hexagon limit*\/  $/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16CrMax	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16CrMax;                      \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16CrMax	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16CrMax;            \/*RW, Maximum value of R\/G for white region, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16CrMax	include/hi_awb_comm.h	/^    HI_U16 u16CrMax;                      \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16CrMax	include/hi_comm_isp.h	/^    HI_U16 u16CrMax;            \/*RW, Maximum value of R\/G for white region, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16CrMin	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16CrMin;                      \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16CrMin	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16CrMin;            \/*RW, Minimum value of R\/G for white region, Range: [0x0, u16CrMax]*\/$/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16CrMin	include/hi_awb_comm.h	/^    HI_U16 u16CrMin;                      \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16CrMin	include/hi_comm_isp.h	/^    HI_U16 u16CrMin;            \/*RW, Minimum value of R\/G for white region, Range: [0x0, u16CrMax]*\/$/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16CurAreaThr	include/hi_ive.h	/^    HI_U16 u16CurAreaThr;                         \/*Threshold of the result regions' area*\/$/;"	m	struct:hiIVE_CCBLOB_S
u16CurveLLimit	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16CurveLLimit;                              \/*RW, Range:[0x0, 0x100],   Left limit of AWB Curve, recomend for indoor 0xE0, outdoor 0xE0*\/ $/;"	m	struct:hiISP_AWB_ATTR_EX_S
u16CurveLLimit	include/hi_comm_isp.h	/^    HI_U16 u16CurveLLimit;                              \/*RW, Range:[0x0, 0x100],   Left limit of AWB Curve, recomend for indoor 0xE0, outdoor 0xE0*\/ $/;"	m	struct:hiISP_AWB_ATTR_EX_S
u16CurveRLimit	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16CurveRLimit;                              \/*RW, Range:[0x100, 0xFFF], Right Limit of AWB Curve,recomend for indoor 0x130, outdoor 0x120*\/ $/;"	m	struct:hiISP_AWB_ATTR_EX_S
u16CurveRLimit	include/hi_comm_isp.h	/^    HI_U16 u16CurveRLimit;                              \/*RW, Range:[0x100, 0xFFF], Right Limit of AWB Curve,recomend for indoor 0x130, outdoor 0x120*\/ $/;"	m	struct:hiISP_AWB_ATTR_EX_S
u16DLen	include/hi_unf_cipher.h	/^    HI_U16 u16DLen;                   \/**< length of private exponent *\/$/;"	m	struct:__anon76
u16DPLen	include/hi_unf_cipher.h	/^    HI_U16 u16DPLen;                  \/**< length of D % (P - 1) *\/$/;"	m	struct:__anon76
u16DQLen	include/hi_unf_cipher.h	/^    HI_U16 u16DQLen;                  \/**< length of D % (Q - 1) *\/$/;"	m	struct:__anon76
u16DarkCount	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16DarkCount;         \/* RW, When used as input(W), indicate the number of static dark defect pixels,Range:[0x0, 0x800]; As output(R), invalid value 0 *\/    $/;"	m	struct:hiISP_DP_STATIC_ATTR_S
u16DarkCount	include/hi_comm_isp.h	/^    HI_U16  u16DarkCount;         \/* RW, When used as input(W), indicate the number of static dark defect pixels,Range:[0x0, 0x800]; As output(R), invalid value 0 *\/    $/;"	m	struct:hiISP_DP_STATIC_ATTR_S
u16DarkGainLmtC	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_U16  u16DarkGainLmtC;          $/;"	m	struct:hiISP_DRC_S	file:
u16DarkGainLmtC	component/isp/include/hi_comm_isp.h	/^	HI_U16 u16DarkGainLmtC;          \/*RW, Range: [0x0,0x85].Restricts the dark chroma gain*\/$/;"	m	struct:hiISP_DRC_ATTR_S
u16DarkGainLmtC	component/isp/include/hi_comm_sns.h	/^	HI_U16 u16DarkGainLmtC;         $/;"	m	struct:hiISP_CMOS_DRC_S
u16DarkGainLmtC	include/hi_comm_isp.h	/^	HI_U16 u16DarkGainLmtC;          \/*RW, Range: [0x0,0x85].Restricts the dark chroma gain*\/$/;"	m	struct:hiISP_DRC_ATTR_S
u16DarkGainLmtC	include/hi_comm_sns.h	/^	HI_U16 u16DarkGainLmtC;         $/;"	m	struct:hiISP_CMOS_DRC_S
u16DarkGainLmtC	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U16 u16DarkGainLmtC;          $/;"	m	struct:hiADPT_SCENEAUTO_DRCATTR_S
u16DarkGainLmtC	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U16 u16DarkGainLmtC;          $/;"	m	struct:hiSCENEAUTO_DRCATTR_S
u16DarkGainLmtC	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U16 u16DarkGainLmtC;          $/;"	m	struct:hiSCENEAUTO_INIPARAM_DRC_S
u16DarkGainLmtY	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_U16  u16DarkGainLmtY;          $/;"	m	struct:hiISP_DRC_S	file:
u16DarkGainLmtY	component/isp/include/hi_comm_isp.h	/^	HI_U16 u16DarkGainLmtY;          \/*RW, Range: [0x0,0x85].Restricts the dark luminance gain*\/$/;"	m	struct:hiISP_DRC_ATTR_S
u16DarkGainLmtY	component/isp/include/hi_comm_sns.h	/^	HI_U16 u16DarkGainLmtY;         $/;"	m	struct:hiISP_CMOS_DRC_S
u16DarkGainLmtY	include/hi_comm_isp.h	/^	HI_U16 u16DarkGainLmtY;          \/*RW, Range: [0x0,0x85].Restricts the dark luminance gain*\/$/;"	m	struct:hiISP_DRC_ATTR_S
u16DarkGainLmtY	include/hi_comm_sns.h	/^	HI_U16 u16DarkGainLmtY;         $/;"	m	struct:hiISP_CMOS_DRC_S
u16DarkGainLmtY	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U16 u16DarkGainLmtY;          $/;"	m	struct:hiADPT_SCENEAUTO_DRCATTR_S
u16DarkGainLmtY	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U16 u16DarkGainLmtY;          $/;"	m	struct:hiSCENEAUTO_DRCATTR_S
u16DarkGainLmtY	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U16 u16DarkGainLmtY;          $/;"	m	struct:hiSCENEAUTO_INIPARAM_DRC_S
u16DefectPixelCount	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16DefectPixelCount;$/;"	m	struct:hiISP_DP_STAT_S
u16Denominator	include/hi_ive.h	/^ 	HI_U16 u16Denominator;$/;"	m	struct:hiIVE_16BIT_TO_8BIT_CTRL_S
u16ELen	include/hi_unf_cipher.h	/^    HI_U16 u16ELen;                   \/**< length of public exponent *\/$/;"	m	struct:__anon76
u16ELen	include/hi_unf_cipher.h	/^    HI_U16 u16ELen;            \/**< length of public exponent *\/$/;"	m	struct:__anon75
u16EVBias	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16EVBias;               \/*RW, Range: [0x0, 0xFFFF], AE EV bias*\/$/;"	m	struct:hiISP_AE_ATTR_S
u16EVBias	include/hi_comm_isp.h	/^    HI_U16  u16EVBias;               \/*RW, Range: [0x0, 0xFFFF], AE EV bias*\/$/;"	m	struct:hiISP_AE_ATTR_S
u16EdgeAmt	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16 u16EdgeAmt;                \/\/ high-band sharpen strength                                                     \/\/ 12-bit unsigned integer \/\/ U12.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u16EdgeThd1	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16 u16EdgeThd1;               \/\/ threshold for sharp1                                                           \/\/ 16-bit unsigned integer \/\/ u16.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u16EdgeThd1MulCoef	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16 u16EdgeThd1MulCoef;        \/\/ convert 1\/(u16EdgeThd1-u16EdgeThd2) to multiplication.                               \/\/ 12-bit unsigned integer \/\/ u12.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u16EdgeThd2	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16 u16EdgeThd2;               \/\/ threshold for sharp1                                                           \/\/ 16-bit unsigned integer \/\/ u16.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u16EdwFactor	include/hi_ive.h	/^    HI_U16 u16EdwFactor;			\/*Edge width adjustment factor (range: 500 to 2000; default: 1000)*\/$/;"	m	struct:hiIVE_GRAD_FG_CTRL_S
u16ElemNum	include/hi_comm_ive.h	/^    HI_U16 u16ElemNum;          \/*LUT's elements number*\/$/;"	m	struct:hiIVE_LOOK_UP_TABLE_S
u16Enable	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16Enable;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16Enable	include/hi_awb_comm.h	/^    HI_U16 u16Enable;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16ExpQuant	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16ExpQuant;           \/*shutter time * again * dgain >> 4, Not support Now*\/$/;"	m	struct:hiISP_AWB_LIGHTSOURCE_INFO_S
u16ExpQuant	include/hi_comm_isp.h	/^    HI_U16 u16ExpQuant;           \/*shutter time * again * dgain >> 4, Not support Now*\/$/;"	m	struct:hiISP_AWB_LIGHTSOURCE_INFO_S
u16ExpRatio	component/isp/firmware/src/algorithms/isp_drc.c	/^    HI_U16  u16ExpRatio;$/;"	m	struct:hiISP_DRC_HIST_S	file:
u16FIRThd	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16FIRThd;       \/* RW, Range: [0x0, 0x7FF]. FIR threshold. *\/$/;"	m	struct:hiISP_AF_V_PARAM_S
u16FIRThd	include/hi_comm_isp.h	/^    HI_U16 u16FIRThd;       \/* RW, Range: [0x0, 0x7FF]. FIR threshold. *\/$/;"	m	struct:hiISP_AF_V_PARAM_S
u16FcrLimit1	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16FcrLimit1   ;$/;"	m	struct:hiISP_DEMOSAIC_REG_CFG
u16FcrLimit1	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_U16  u16FcrLimit1;$/;"	m	struct:hiISP_DEMOSAIC_S	file:
u16FcrLimit2	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16FcrLimit2   ;$/;"	m	struct:hiISP_DEMOSAIC_REG_CFG
u16FcrLimit2	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_U16  u16FcrLimit2;$/;"	m	struct:hiISP_DEMOSAIC_S	file:
u16FcrThr	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16FcrThr      ;$/;"	m	struct:hiISP_DEMOSAIC_REG_CFG
u16FcrThr	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_U16  u16FcrThr;	$/;"	m	struct:hiISP_DEMOSAIC_S	file:
u16FeatureDim	include/hi_ive.h	/^    HI_U16 u16FeatureDim;	$/;"	m	struct:hiIVE_SVM_MODEL_S
u16FgMaxFadeTime	include/hi_ive.h	/^    HI_U16 u16FgMaxFadeTime;		\/*Foreground disappearing longest time (range: 1 to 255 seconds; default: 15)*\/$/;"	m	struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
u16GCenterX	component/isp/include/hi_comm_sns.h	/^    HI_U16 u16GCenterX;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16GCenterX	include/hi_comm_sns.h	/^    HI_U16 u16GCenterX;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16GCenterY	component/isp/include/hi_comm_sns.h	/^    HI_U16 u16GCenterY;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16GCenterY	include/hi_comm_sns.h	/^    HI_U16 u16GCenterY;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16GOffCenter	component/isp/include/hi_comm_sns.h	/^    HI_U16 u16GOffCenter;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16GOffCenter	include/hi_comm_sns.h	/^    HI_U16 u16GOffCenter;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16GammaTable	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16GammaTable[257];$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u16GammaTable	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16GammaTable[257];$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
u16Gbgain	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16Gbgain;               \/*RO, AWB result of Gb color channel, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_INFO_S
u16Gbgain	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16Gbgain;           \/*RW, Multiplier for Gb color channel, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_MWB_ATTR_S
u16Gbgain	include/hi_comm_isp.h	/^    HI_U16 u16Gbgain;               \/*RO, AWB result of Gb color channel, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_INFO_S
u16Gbgain	include/hi_comm_isp.h	/^    HI_U16 u16Gbgain;           \/*RW, Multiplier for Gb color channel, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_MWB_ATTR_S
u16Gbgain	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U16  u16Gbgain;$/;"	m	struct:hiADPT_SCENEAUTO_WB_S
u16Gbgain	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16  u16Gbgain;$/;"	m	struct:hiSCENEAUTO_WBATTR_S
u16Ggain	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16Ggain;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16Ggain	include/hi_awb_comm.h	/^    HI_U16 u16Ggain;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16GgainBase	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16GgainBase;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16GgainBase	include/hi_awb_comm.h	/^    HI_U16 u16GgainBase;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16GlobalAvgB	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16GlobalAvgB; $/;"	m	struct:hiISP_AE_STAT_4_S
u16GlobalAvgB	include/hi_comm_3a.h	/^    HI_U16  u16GlobalAvgB; $/;"	m	struct:hiISP_AE_STAT_4_S
u16GlobalAvgGb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16GlobalAvgGb;$/;"	m	struct:hiISP_AE_STAT_4_S
u16GlobalAvgGb	include/hi_comm_3a.h	/^    HI_U16  u16GlobalAvgGb;$/;"	m	struct:hiISP_AE_STAT_4_S
u16GlobalAvgGr	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16GlobalAvgGr;$/;"	m	struct:hiISP_AE_STAT_4_S
u16GlobalAvgGr	include/hi_comm_3a.h	/^    HI_U16  u16GlobalAvgGr;$/;"	m	struct:hiISP_AE_STAT_4_S
u16GlobalAvgR	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16GlobalAvgR;$/;"	m	struct:hiISP_AE_STAT_4_S
u16GlobalAvgR	include/hi_comm_3a.h	/^    HI_U16  u16GlobalAvgR;$/;"	m	struct:hiISP_AE_STAT_4_S
u16GlobalB	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16GlobalB;          \/*RO, Global WB output Average B, Range: [0x0, 0xFFFF]*\/  $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
u16GlobalB	include/hi_comm_isp.h	/^    HI_U16 u16GlobalB;          \/*RO, Global WB output Average B, Range: [0x0, 0xFFFF]*\/  $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
u16GlobalBAvg	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16GlobalBAvg;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16GlobalBAvg	include/hi_awb_comm.h	/^    HI_U16 u16GlobalBAvg;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16GlobalBgSta	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16GlobalBgSta;                \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_STATUS_S
u16GlobalBgSta	include/hi_awb_comm.h	/^    HI_U16 u16GlobalBgSta;                \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_STATUS_S
u16GlobalCountAll	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16GlobalCountAll;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16GlobalCountAll	include/hi_awb_comm.h	/^    HI_U16 u16GlobalCountAll;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16GlobalCountMax	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16GlobalCountMax;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16GlobalCountMax	include/hi_awb_comm.h	/^    HI_U16 u16GlobalCountMax;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16GlobalCountMin	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16GlobalCountMin;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16GlobalCountMin	include/hi_awb_comm.h	/^    HI_U16 u16GlobalCountMin;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16GlobalG	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16GlobalG;          \/*RO, Global WB output Average G, Range: [0x0, 0xFFFF]*\/  $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
u16GlobalG	include/hi_comm_isp.h	/^    HI_U16 u16GlobalG;          \/*RO, Global WB output Average G, Range: [0x0, 0xFFFF]*\/  $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
u16GlobalGAvg	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16GlobalGAvg;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16GlobalGAvg	include/hi_awb_comm.h	/^    HI_U16 u16GlobalGAvg;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16GlobalGB	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16GlobalGB;         \/*RO, Global WB output G\/B, 4.8-bit fix-point, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_RGB_STATISTICS_S
u16GlobalGB	include/hi_comm_isp.h	/^    HI_U16 u16GlobalGB;         \/*RO, Global WB output G\/B, 4.8-bit fix-point, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_RGB_STATISTICS_S
u16GlobalGR	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16GlobalGR;         \/*RO, Global WB output G\/R, 4.8-bit fix-point, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_RGB_STATISTICS_S
u16GlobalGR	include/hi_comm_isp.h	/^    HI_U16 u16GlobalGR;         \/*RO, Global WB output G\/R, 4.8-bit fix-point, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_RGB_STATISTICS_S
u16GlobalR	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16GlobalR;          \/*RO, Global WB output Average R, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
u16GlobalR	include/hi_comm_isp.h	/^    HI_U16 u16GlobalR;          \/*RO, Global WB output Average R, Range: [0x0, 0xFFFF]*\/   $/;"	m	struct:hiISP_WB_BAYER_STATISTICS_S
u16GlobalRAvg	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16GlobalRAvg;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16GlobalRAvg	include/hi_awb_comm.h	/^    HI_U16 u16GlobalRAvg;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16GlobalRgSta	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16GlobalRgSta;                \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_STATUS_S
u16GlobalRgSta	include/hi_awb_comm.h	/^    HI_U16 u16GlobalRgSta;                \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_STATUS_S
u16GreenCastGain	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16GreenCastGain;        \/*RW, G channel gain except AWB gain*\/$/;"	m	struct:hiISP_COLOR_TONE_ATTR_S
u16GreenCastGain	include/hi_comm_isp.h	/^    HI_U16 u16GreenCastGain;        \/*RW, G channel gain except AWB gain*\/$/;"	m	struct:hiISP_COLOR_TONE_ATTR_S
u16Grgain	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16Grgain;               \/*RO, AWB result of Gr color channel, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_INFO_S
u16Grgain	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16Grgain;           \/*RW, Multiplier for Gr color channel, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_MWB_ATTR_S
u16Grgain	include/hi_comm_isp.h	/^    HI_U16 u16Grgain;               \/*RO, AWB result of Gr color channel, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_INFO_S
u16Grgain	include/hi_comm_isp.h	/^    HI_U16 u16Grgain;           \/*RW, Multiplier for Gr color channel, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_MWB_ATTR_S
u16Grgain	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U16  u16Grgain;$/;"	m	struct:hiADPT_SCENEAUTO_WB_S
u16Grgain	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16  u16Grgain;$/;"	m	struct:hiSCENEAUTO_WBATTR_S
u16Hact	include/hi_comm_vo.h	/^    HI_U16   u16Hact;   \/* herizontal active area *\/$/;"	m	struct:tagVO_SYNC_INFO_S
u16Hbb	include/hi_comm_vo.h	/^    HI_U16   u16Hbb;    \/* herizontal back blank porch *\/$/;"	m	struct:tagVO_SYNC_INFO_S
u16Height	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16   u16Height;$/;"	m	struct:hiISP_RES_SWITCH_MODE_S
u16Height	component/isp/firmware/src/algorithms/isp_cac.c	/^	HI_U16 u16Height;$/;"	m	struct:hiISP_CAC_REG_CFG_S	file:
u16Height	component/isp/firmware/src/main/isp_main.h	/^    HI_U16   u16Height;$/;"	m	struct:hiISP_SENSOR_IMAGE_MODE_S
u16Height	component/isp/include/hi_comm_sns.h	/^    HI_U16   u16Height;$/;"	m	struct:hiISP_CMOS_SENSOR_IMAGE_MODE_S
u16Height	include/hi_comm_ive.h	/^	HI_U16  u16Height;   \/*2D data height*\/$/;"	m	struct:hiIVE_DATA_S
u16Height	include/hi_comm_ive.h	/^	HI_U16  u16Height;$/;"	m	struct:hiIVE_IMAGE_S
u16Height	include/hi_comm_ive.h	/^    HI_U16 u16Height;$/;"	m	struct:hiIVE_RECT_U16_S
u16Height	include/hi_comm_sns.h	/^    HI_U16   u16Height;$/;"	m	struct:hiISP_CMOS_SENSOR_IMAGE_MODE_S
u16Height	include/hi_md.h	/^	HI_U16				u16Height;  \/*Image height*\/$/;"	m	struct:hiMD_ATTR_S
u16Height	sample/common/loadbmp.h	/^    HI_U16  u16Height;                \/* operation height *\/$/;"	m	struct:hiOSD_SURFACE_S
u16Hfb	include/hi_comm_vo.h	/^    HI_U16   u16Hfb;    \/* herizontal front blank porch *\/$/;"	m	struct:tagVO_SYNC_INFO_S
u16HighBgLimit	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16HighBgLimit;     \/*RW, Range:[0x0, 0xFFF], in Manual Mode, user define the Min Bgain of High Color Temperature*\/$/;"	m	struct:hiISP_AWB_CT_LIMIT_ATTR_S
u16HighBgLimit	include/hi_comm_isp.h	/^    HI_U16 u16HighBgLimit;     \/*RW, Range:[0x0, 0xFFF], in Manual Mode, user define the Min Bgain of High Color Temperature*\/$/;"	m	struct:hiISP_AWB_CT_LIMIT_ATTR_S
u16HighColorTemp	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16HighColorTemp;    \/* D50 lighting source is  recommended *\/$/;"	m	struct:hiAWB_CCM_S
u16HighColorTemp	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16HighColorTemp;                        \/*RW, AWB max temperature, Recommended: [8500, 10000] *\/$/;"	m	struct:hiISP_AWB_ATTR_S
u16HighColorTemp	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16HighColorTemp;    \/*RW,  Range: <=10000*\/$/;"	m	struct:hiISP_COLORMATRIX_AUTO_S
u16HighColorTemp	include/hi_awb_comm.h	/^    HI_U16 u16HighColorTemp;    \/* D50 lighting source is  recommended *\/$/;"	m	struct:hiAWB_CCM_S
u16HighColorTemp	include/hi_comm_isp.h	/^    HI_U16 u16HighColorTemp;                        \/*RW, AWB max temperature, Recommended: [8500, 10000] *\/$/;"	m	struct:hiISP_AWB_ATTR_S
u16HighColorTemp	include/hi_comm_isp.h	/^    HI_U16 u16HighColorTemp;    \/*RW,  Range: <=10000*\/$/;"	m	struct:hiISP_COLORMATRIX_AUTO_S
u16HighColorTemp	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U16 u16HighColorTemp;    $/;"	m	struct:hiADPT_SCENEAUTO_CCM_ATTR_S
u16HighColorTemp	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16HighColorTemp;    $/;"	m	struct:hiSCENEAUTO_CCM_S
u16HighColorTempAcmOff	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16HighColorTempAcmOff;$/;"	m	struct:hiSCENEAUTO_INIPARAM_ACM_S
u16HighColorTempAcmOn	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16HighColorTempAcmOn;$/;"	m	struct:hiSCENEAUTO_INIPARAM_ACM_S
u16HighRgLimit	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16HighRgLimit;     \/*RW, Range:[0x0, 0xFFF], in Manual Mode, user define the Max Rgain of High Color Temperature*\/$/;"	m	struct:hiISP_AWB_CT_LIMIT_ATTR_S
u16HighRgLimit	include/hi_comm_isp.h	/^    HI_U16 u16HighRgLimit;     \/*RW, Range:[0x0, 0xFFF], in Manual Mode, user define the Max Rgain of High Color Temperature*\/$/;"	m	struct:hiISP_AWB_CT_LIMIT_ATTR_S
u16HighStart	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16HighStart;                 \/*6500K is recommend, shoule be larger than u8LowStart*\/$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
u16HighStart	include/hi_comm_isp.h	/^    HI_U16 u16HighStart;                 \/*6500K is recommend, shoule be larger than u8LowStart*\/$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
u16HighStop	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16HighStop;                  \/*8000K is recommend, should be larger than u8HighStart*\/$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
u16HighStop	include/hi_comm_isp.h	/^    HI_U16 u16HighStop;                  \/*8000K is recommend, should be larger than u8HighStart*\/$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
u16HighTemp	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16HighTemp;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16HighTemp	include/hi_awb_comm.h	/^    HI_U16 u16HighTemp;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16HighThr	include/hi_ive.h	/^    HI_U16 u16HighThr;$/;"	m	struct:hiIVE_CANNY_HYS_EDGE_CTRL_S
u16HighThr	include/hi_ive.h	/^    HI_U16 u16HighThr;$/;"	m	struct:hiIVE_THRESH_U16_CTRL_S
u16HistRatioSlope	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16HistRatioSlope;       \/*RW, Range: [0x0, 0xFFFF], AE hist ratio slope*\/$/;"	m	struct:hiISP_AE_ATTR_S
u16HistRatioSlope	include/hi_comm_isp.h	/^    HI_U16  u16HistRatioSlope;       \/*RW, Range: [0x0, 0xFFFF], AE hist ratio slope*\/$/;"	m	struct:hiISP_AE_ATTR_S
u16HistRatioSlope	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U16 u16HistRatioSlope;$/;"	m	struct:hiADPT_SCENEAUTO_AEATTR_S
u16HistRatioSlope	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U16 u16HistRatioSlope;$/;"	m	struct:hiSCENEAUTO_AEATTR_S
u16HistRatioSlope	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U16 u16HistRatioSlope;$/;"	m	struct:hiSCENEAUTO_INIPARAM_BLC_S
u16HistRatioSlope	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16HistRatioSlope;$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u16HistRatioSlope	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16HistRatioSlope;$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
u16Hmid	include/hi_comm_vo.h	/^    HI_U16   u16Hmid;   \/* bottom herizontal active area *\/$/;"	m	struct:tagVO_SYNC_INFO_S
u16HpThresh	component/isp/include/hi_comm_isp.h	/^	HI_U16	u16HpThresh;		                      \/* not support *\/  $/;"	m	struct:hiISP_DP_DYNAMIC_AUTO_ATTR_S
u16HpThresh	component/isp/include/hi_comm_isp.h	/^	HI_U16	u16HpThresh;		  \/* not support *\/  $/;"	m	struct:hiISP_DP_DYNAMIC_MANUAL_ATTR_S
u16HpThresh	include/hi_comm_isp.h	/^	HI_U16	u16HpThresh;		                      \/* not support *\/  $/;"	m	struct:hiISP_DP_DYNAMIC_AUTO_ATTR_S
u16HpThresh	include/hi_comm_isp.h	/^	HI_U16	u16HpThresh;		  \/* not support *\/  $/;"	m	struct:hiISP_DP_DYNAMIC_MANUAL_ATTR_S
u16Hpw	include/hi_comm_vo.h	/^    HI_U16   u16Hpw;    \/* horizontal pulse width *\/$/;"	m	struct:tagVO_SYNC_INFO_S
u16Hsize	component/isp/include/hi_comm_isp.h	/^    HI_U16              u16Hsize;   \/* RW, Range: [0x0, 0xFFF]. AF image wide. *\/$/;"	m	struct:hiISP_AF_CFG_S
u16Hsize	include/hi_comm_isp.h	/^    HI_U16              u16Hsize;   \/* RW, Range: [0x0, 0xFFF]. AF image wide. *\/$/;"	m	struct:hiISP_AF_CFG_S
u16Hwnd	component/isp/include/hi_comm_isp.h	/^    HI_U16              u16Hwnd;    \/* RW, Range: [1, 17]. AF statistic window horizontal block. *\/$/;"	m	struct:hiISP_AF_CFG_S
u16Hwnd	include/hi_comm_isp.h	/^    HI_U16              u16Hwnd;    \/* RW, Range: [1, 17]. AF statistic window horizontal block. *\/$/;"	m	struct:hiISP_AF_CFG_S
u16IIRThd	component/isp/include/hi_comm_isp.h	/^    HI_U16      u16IIRThd;          \/* RW, Range: [0x0, 0x7FF]. IIR threshold. *\/$/;"	m	struct:hiISP_AF_H_PARAM_S
u16IIRThd	include/hi_comm_isp.h	/^    HI_U16      u16IIRThd;          \/* RW, Range: [0x0, 0x7FF]. IIR threshold. *\/$/;"	m	struct:hiISP_AF_H_PARAM_S
u16ISOSpeedRatings	include/hi_comm_video.h	/^    HI_U16      u16ISOSpeedRatings;                                 \/*CCD sensitivity equivalent to Ag-Hr film speedrate*\/$/;"	m	struct:hiISP_DCF_INFO_S
u16ISOSpeedRatings	include/hi_comm_video.h	/^    HI_U16      u16ISOSpeedRatings;                                 \/*CCD sensitivity equivalent to Ag-Hr film speedrate*\/$/;"	m	struct:hiISP_DCF_UPDATE_INFO_S
u16IThreshTable	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_U16 u16IThreshTable[12] = {20, 25, 30, 35, 40, 50, 60, 70, 75, 80, 85, 90};$/;"	v
u16InitAreaThr	include/hi_ive.h	/^    HI_U16 u16InitAreaThr;    \/*Init threshold of region area*\/$/;"	m	struct:hiIVE_CCL_CTRL_S
u16LS0Area	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16LS0Area;              \/*RO, area of primary light source*\/$/;"	m	struct:hiISP_WB_INFO_S
u16LS0Area	include/hi_comm_isp.h	/^    HI_U16 u16LS0Area;              \/*RO, area of primary light source*\/$/;"	m	struct:hiISP_WB_INFO_S
u16LS0CT	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16LS0CT;                \/*RO, color tempearture of primary light source*\/$/;"	m	struct:hiISP_WB_INFO_S
u16LS0CT	include/hi_comm_isp.h	/^    HI_U16 u16LS0CT;                \/*RO, color tempearture of primary light source*\/$/;"	m	struct:hiISP_WB_INFO_S
u16LS1Area	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16LS1Area;              \/*RO, area of secondary light source*\/$/;"	m	struct:hiISP_WB_INFO_S
u16LS1Area	include/hi_comm_isp.h	/^    HI_U16 u16LS1Area;              \/*RO, area of secondary light source*\/$/;"	m	struct:hiISP_WB_INFO_S
u16LS1CT	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16LS1CT;                \/*RO, color tempearture of secondary light source*\/$/;"	m	struct:hiISP_WB_INFO_S
u16LS1CT	include/hi_comm_isp.h	/^    HI_U16 u16LS1CT;                \/*RO, color tempearture of secondary light source*\/$/;"	m	struct:hiISP_WB_INFO_S
u16Left	include/hi_ive.h	/^    HI_U16 u16Left;            \/*Circumscribed rectangle left border*\/$/;"	m	struct:hiIVE_REGION_S
u16LineThresh	component/isp/include/hi_comm_isp.h	/^	HI_U16	u16LineThresh;		                      \/* not support *\/$/;"	m	struct:hiISP_DP_DYNAMIC_AUTO_ATTR_S
u16LineThresh	component/isp/include/hi_comm_isp.h	/^	HI_U16	u16LineThresh;		  \/* not support *\/$/;"	m	struct:hiISP_DP_DYNAMIC_MANUAL_ATTR_S
u16LineThresh	include/hi_comm_isp.h	/^	HI_U16	u16LineThresh;		                      \/* not support *\/$/;"	m	struct:hiISP_DP_DYNAMIC_AUTO_ATTR_S
u16LineThresh	include/hi_comm_isp.h	/^	HI_U16	u16LineThresh;		  \/* not support *\/$/;"	m	struct:hiISP_DP_DYNAMIC_MANUAL_ATTR_S
u16LongThresh	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16LongThresh;          \/* RW, Range: [0x0, u16ShortThresh]. Data below this threshold will be taken from long exposure only.$/;"	m	struct:hiISP_WDR_FS_ATTR_S
u16LongThresh	include/hi_comm_isp.h	/^    HI_U16  u16LongThresh;          \/* RW, Range: [0x0, u16ShortThresh]. Data below this threshold will be taken from long exposure only.$/;"	m	struct:hiISP_WDR_FS_ATTR_S
u16LowBgLimit	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16LowBgLimit;      \/*RW, Range:(u16HighBgLimit, 0xFFF], in Manual Mode, user define the Max Bgain of Low Color Temperature*\/$/;"	m	struct:hiISP_AWB_CT_LIMIT_ATTR_S
u16LowBgLimit	include/hi_comm_isp.h	/^    HI_U16 u16LowBgLimit;      \/*RW, Range:(u16HighBgLimit, 0xFFF], in Manual Mode, user define the Max Bgain of Low Color Temperature*\/$/;"	m	struct:hiISP_AWB_CT_LIMIT_ATTR_S
u16LowColorTemp	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16LowColorTemp;     \/* A lighting source is  recommended *\/$/;"	m	struct:hiAWB_CCM_S
u16LowColorTemp	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16LowColorTemp;                         \/*RW, AWB min temperature, Range: [0x0, u8HighColorTemp), Recommended: [2000, 2500] *\/$/;"	m	struct:hiISP_AWB_ATTR_S
u16LowColorTemp	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16LowColorTemp;     \/*RW,  the LowColorTemp should be at least 400 smaller than u16MidColorTemp, >= 2000*\/$/;"	m	struct:hiISP_COLORMATRIX_AUTO_S
u16LowColorTemp	include/hi_awb_comm.h	/^    HI_U16 u16LowColorTemp;     \/* A lighting source is  recommended *\/$/;"	m	struct:hiAWB_CCM_S
u16LowColorTemp	include/hi_comm_isp.h	/^    HI_U16 u16LowColorTemp;                         \/*RW, AWB min temperature, Range: [0x0, u8HighColorTemp), Recommended: [2000, 2500] *\/$/;"	m	struct:hiISP_AWB_ATTR_S
u16LowColorTemp	include/hi_comm_isp.h	/^    HI_U16 u16LowColorTemp;     \/*RW,  the LowColorTemp should be at least 400 smaller than u16MidColorTemp, >= 2000*\/$/;"	m	struct:hiISP_COLORMATRIX_AUTO_S
u16LowColorTemp	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U16 u16LowColorTemp;     $/;"	m	struct:hiADPT_SCENEAUTO_CCM_ATTR_S
u16LowColorTemp	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16LowColorTemp;     $/;"	m	struct:hiSCENEAUTO_CCM_S
u16LowColorTempAcmOff	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16LowColorTempAcmOff;$/;"	m	struct:hiSCENEAUTO_INIPARAM_ACM_S
u16LowColorTempAcmOn	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16LowColorTempAcmOn;$/;"	m	struct:hiSCENEAUTO_INIPARAM_ACM_S
u16LowRgLimit	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16LowRgLimit;      \/*RW, Range:[0x0, u16HighRgLimit), in Manual Mode, user define the Min Rgain of Low Color Temperature*\/$/;"	m	struct:hiISP_AWB_CT_LIMIT_ATTR_S
u16LowRgLimit	include/hi_comm_isp.h	/^    HI_U16 u16LowRgLimit;      \/*RW, Range:[0x0, u16HighRgLimit), in Manual Mode, user define the Min Rgain of Low Color Temperature*\/$/;"	m	struct:hiISP_AWB_CT_LIMIT_ATTR_S
u16LowStart	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16LowStart;                  \/*5000K is recommend*\/$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
u16LowStart	include/hi_comm_isp.h	/^    HI_U16 u16LowStart;                  \/*5000K is recommend*\/$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
u16LowStop	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16LowStop;                   \/*4500K is recommend, should be smaller than u8LowStart*\/$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
u16LowStop	include/hi_comm_isp.h	/^    HI_U16 u16LowStop;                   \/*4500K is recommend, should be smaller than u8LowStart*\/$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
u16LowTemp	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16LowTemp;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16LowTemp	include/hi_awb_comm.h	/^    HI_U16 u16LowTemp;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16LowThr	include/hi_ive.h	/^    HI_U16 u16LowThr; $/;"	m	struct:hiIVE_THRESH_U16_CTRL_S
u16LowThr	include/hi_ive.h	/^    HI_U16 u16LowThr;$/;"	m	struct:hiIVE_CANNY_HYS_EDGE_CTRL_S
u16ManRatioEnable	component/isp/3a/include/hi_ae_comm.h	/^    HI_U16 u16ManRatioEnable;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u16ManRatioEnable	include/hi_ae_comm.h	/^    HI_U16 u16ManRatioEnable;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u16ManSatEnable	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16ManSatEnable;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16ManSatEnable	include/hi_awb_comm.h	/^    HI_U16 u16ManSatEnable;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16ManuGain	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16ManuGain;                        \/*RW, Range: [256,1023] Rgbir moudle after removel ir, manul-compensation gain,2bit integer,8bit decimal *\/$/;"	m	struct:hiISP_RGBIR_CTRL_S
u16ManuGain	component/isp/include/hi_comm_sns.h	/^    HI_U16  u16ManuGain;                        \/*RW, Range: [256,1023] Rgbir moudle after removel ir, manul-compensation gain,2bit integer,8bit decimal *\/$/;"	m	struct:hiISP_CMOS_RGBIR_CTRL_S
u16ManuGain	include/hi_comm_isp.h	/^    HI_U16  u16ManuGain;                        \/*RW, Range: [256,1023] Rgbir moudle after removel ir, manul-compensation gain,2bit integer,8bit decimal *\/$/;"	m	struct:hiISP_RGBIR_CTRL_S
u16ManuGain	include/hi_comm_sns.h	/^    HI_U16  u16ManuGain;                        \/*RW, Range: [256,1023] Rgbir moudle after removel ir, manul-compensation gain,2bit integer,8bit decimal *\/$/;"	m	struct:hiISP_CMOS_RGBIR_CTRL_S
u16ManualEnable	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16ManualEnable;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16ManualEnable	include/hi_awb_comm.h	/^    HI_U16 u16ManualEnable;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16MaxCornerNum	include/hi_ive.h	/^	HI_U16 u16MaxCornerNum;$/;"	m	struct:hiIVE_ST_CORNER_CTRL_S
u16MaxCount	include/hi_ive.h	/^    HI_U16 u16MaxCount;          \/*MaxCount<=256*\/$/;"	m	struct:hiIVE_ANN_MLP_MODEL_S
u16MaxEig	include/hi_ive.h	/^    HI_U16 u16MaxEig;           \/*Shi-Tomasi second step output MaxEig*\/$/;"	m	struct:hiIVE_ST_MAX_EIG_S
u16MeteringAwbAvgB	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringAwbAvgB;$/;"	m	struct:hiISP_AWB_STAT_3_S
u16MeteringAwbAvgB	include/hi_comm_3a.h	/^    HI_U16  u16MeteringAwbAvgB;$/;"	m	struct:hiISP_AWB_STAT_3_S
u16MeteringAwbAvgG	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringAwbAvgG;$/;"	m	struct:hiISP_AWB_STAT_3_S
u16MeteringAwbAvgG	include/hi_comm_3a.h	/^    HI_U16  u16MeteringAwbAvgG;$/;"	m	struct:hiISP_AWB_STAT_3_S
u16MeteringAwbAvgR	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringAwbAvgR;$/;"	m	struct:hiISP_AWB_STAT_3_S
u16MeteringAwbAvgR	include/hi_comm_3a.h	/^    HI_U16  u16MeteringAwbAvgR;$/;"	m	struct:hiISP_AWB_STAT_3_S
u16MeteringAwbBg	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringAwbBg;$/;"	m	struct:hiISP_AWB_STAT_1_S
u16MeteringAwbBg	include/hi_comm_3a.h	/^    HI_U16  u16MeteringAwbBg;$/;"	m	struct:hiISP_AWB_STAT_1_S
u16MeteringAwbCountAll	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringAwbCountAll;$/;"	m	struct:hiISP_AWB_STAT_3_S
u16MeteringAwbCountAll	include/hi_comm_3a.h	/^    HI_U16  u16MeteringAwbCountAll;$/;"	m	struct:hiISP_AWB_STAT_3_S
u16MeteringAwbCountMax	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringAwbCountMax;$/;"	m	struct:hiISP_AWB_STAT_3_S
u16MeteringAwbCountMax	include/hi_comm_3a.h	/^    HI_U16  u16MeteringAwbCountMax;$/;"	m	struct:hiISP_AWB_STAT_3_S
u16MeteringAwbCountMin	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringAwbCountMin;$/;"	m	struct:hiISP_AWB_STAT_3_S
u16MeteringAwbCountMin	include/hi_comm_3a.h	/^    HI_U16  u16MeteringAwbCountMin;$/;"	m	struct:hiISP_AWB_STAT_3_S
u16MeteringAwbRg	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringAwbRg;$/;"	m	struct:hiISP_AWB_STAT_1_S
u16MeteringAwbRg	include/hi_comm_3a.h	/^    HI_U16  u16MeteringAwbRg;$/;"	m	struct:hiISP_AWB_STAT_1_S
u16MeteringBlackLevelAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringBlackLevelAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_2_S
u16MeteringBlackLevelAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringBlackLevelAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_3_S
u16MeteringBlackLevelAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringBlackLevelAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringBlackLevelAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringBlackLevelAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringBlackLevelAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringBlackLevelAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringBlackLevelAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringBlackLevelAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringCbRefHighAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringCbRefHighAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_2_S
u16MeteringCbRefHighAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringCbRefHighAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_3_S
u16MeteringCbRefHighAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringCbRefHighAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringCbRefHighAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringCbRefHighAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringCbRefHighAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringCbRefHighAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringCbRefHighAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringCbRefHighAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringCbRefLowAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringCbRefLowAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_2_S
u16MeteringCbRefLowAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringCbRefLowAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_3_S
u16MeteringCbRefLowAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringCbRefLowAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringCbRefLowAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringCbRefLowAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringCbRefLowAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringCbRefLowAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringCbRefLowAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringCbRefLowAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringCbRefMaxAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringCbRefMaxAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_2_S
u16MeteringCbRefMaxAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringCbRefMaxAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_3_S
u16MeteringCbRefMaxAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringCbRefMaxAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringCbRefMaxAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringCbRefMaxAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringCbRefMaxAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringCbRefMaxAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringCbRefMaxAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringCbRefMaxAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringCbRefMinAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringCbRefMinAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_2_S
u16MeteringCbRefMinAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringCbRefMinAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_3_S
u16MeteringCbRefMinAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringCbRefMinAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringCbRefMinAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringCbRefMinAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringCbRefMinAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringCbRefMinAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringCbRefMinAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringCbRefMinAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringCrRefHighAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringCrRefHighAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_2_S
u16MeteringCrRefHighAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringCrRefHighAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_3_S
u16MeteringCrRefHighAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringCrRefHighAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringCrRefHighAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringCrRefHighAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringCrRefHighAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringCrRefHighAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringCrRefHighAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringCrRefHighAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringCrRefLowAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringCrRefLowAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_2_S
u16MeteringCrRefLowAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringCrRefLowAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_3_S
u16MeteringCrRefLowAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringCrRefLowAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringCrRefLowAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringCrRefLowAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringCrRefLowAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringCrRefLowAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringCrRefLowAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringCrRefLowAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringCrRefMaxAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringCrRefMaxAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_2_S
u16MeteringCrRefMaxAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringCrRefMaxAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_3_S
u16MeteringCrRefMaxAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringCrRefMaxAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringCrRefMaxAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringCrRefMaxAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringCrRefMaxAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringCrRefMaxAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringCrRefMaxAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringCrRefMaxAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringCrRefMinAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringCrRefMinAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_2_S
u16MeteringCrRefMinAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringCrRefMinAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_3_S
u16MeteringCrRefMinAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringCrRefMinAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringCrRefMinAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringCrRefMinAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringCrRefMinAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringCrRefMinAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringCrRefMinAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringCrRefMinAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringWhiteLevelAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringWhiteLevelAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_2_S
u16MeteringWhiteLevelAwb	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16MeteringWhiteLevelAwb;$/;"	m	struct:hiISP_AWB_REG_CFG_3_S
u16MeteringWhiteLevelAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringWhiteLevelAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringWhiteLevelAwb	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16MeteringWhiteLevelAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MeteringWhiteLevelAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringWhiteLevelAwb;$/;"	m	struct:hiISP_AWB_RAW_STAT_ATTR_S
u16MeteringWhiteLevelAwb	include/hi_comm_3a.h	/^    HI_U16  u16MeteringWhiteLevelAwb;$/;"	m	struct:hiISP_AWB_STAT_ATTR_S
u16MidColorTemp	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16MidColorTemp;     \/* D32 lighting source is  recommended *\/$/;"	m	struct:hiAWB_CCM_S
u16MidColorTemp	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16MidColorTemp;     \/*RW,  the MidColorTemp should be at least 400 smaller than HighColorTemp*\/$/;"	m	struct:hiISP_COLORMATRIX_AUTO_S
u16MidColorTemp	include/hi_awb_comm.h	/^    HI_U16 u16MidColorTemp;     \/* D32 lighting source is  recommended *\/$/;"	m	struct:hiAWB_CCM_S
u16MidColorTemp	include/hi_comm_isp.h	/^    HI_U16 u16MidColorTemp;     \/*RW,  the MidColorTemp should be at least 400 smaller than HighColorTemp*\/$/;"	m	struct:hiISP_COLORMATRIX_AUTO_S
u16MidColorTemp	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U16 u16MidColorTemp;     $/;"	m	struct:hiADPT_SCENEAUTO_CCM_ATTR_S
u16MidColorTemp	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16MidColorTemp;     $/;"	m	struct:hiSCENEAUTO_CCM_S
u16MidColorTempAcmOff	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16MidColorTempAcmOff;$/;"	m	struct:hiSCENEAUTO_INIPARAM_ACM_S
u16MidColorTempAcmOn	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16MidColorTempAcmOn;$/;"	m	struct:hiSCENEAUTO_INIPARAM_ACM_S
u16MinDist	include/hi_ive.h	/^	HI_U16 u16MinDist;$/;"	m	struct:hiIVE_ST_CORNER_CTRL_S
u16MultiLSScaler	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16MultiLSScaler;                           \/*In saturation type, it means the max saturation it can achieve, in ccm type, it means the strenght of multi process. [0x0, 0x100]*\/ $/;"	m	struct:hiISP_AWB_ATTR_EX_S
u16MultiLSScaler	include/hi_comm_isp.h	/^    HI_U16  u16MultiLSScaler;                           \/*In saturation type, it means the max saturation it can achieve, in ccm type, it means the strenght of multi process. [0x0, 0x100]*\/ $/;"	m	struct:hiISP_AWB_ATTR_EX_S
u16NLen	include/hi_unf_cipher.h	/^    HI_U16 u16NLen;                   \/**< length of public modulus *\/$/;"	m	struct:__anon76
u16NLen	include/hi_unf_cipher.h	/^    HI_U16 u16NLen;            \/**< length of public modulus *\/$/;"	m	struct:__anon75
u16Num	sample/common/sample_comm_ive.h	/^    HI_U16 u16Num;$/;"	m	struct:hiSAMPLE_RECT_ARRAY_S
u16OriHeight	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U16 u16OriHeight;$/;"	m	struct:IVE_MD	file:
u16OriWidth	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U16 u16OriWidth;$/;"	m	struct:IVE_MD	file:
u16OverExpThresh	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16OverExpThresh;                   \/*RW, Range: [0,4095] Rgbir moudle over exposure threshold*\/    $/;"	m	struct:hiISP_RGBIR_ATTR_S
u16OverExpThresh	component/isp/include/hi_comm_sns.h	/^    HI_U16  u16OverExpThresh;                   \/*RW, Range: [0,4095] Rgbir moudle over exposure threshold*\/    $/;"	m	struct:hiISP_CMOS_RGBIR_ATTR_S
u16OverExpThresh	include/hi_comm_isp.h	/^    HI_U16  u16OverExpThresh;                   \/*RW, Range: [0,4095] Rgbir moudle over exposure threshold*\/    $/;"	m	struct:hiISP_RGBIR_ATTR_S
u16OverExpThresh	include/hi_comm_sns.h	/^    HI_U16  u16OverExpThresh;                   \/*RW, Range: [0,4095] Rgbir moudle over exposure threshold*\/    $/;"	m	struct:hiISP_CMOS_RGBIR_ATTR_S
u16OvershootThdMulCoef	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16 u16OvershootThdMulCoef;    \/\/ (256 - u8OvershootAmt)\/(u8OvershootThd1-u8OvershootThd2)                             \/\/ 9-bit unsigned integer  \/\/ U1.8$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u16PLen	include/hi_unf_cipher.h	/^    HI_U16 u16PLen;                   \/**< length of 1st prime factor *\/$/;"	m	struct:__anon76
u16PThreshTable	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^HI_U16 u16PThreshTable[12] = {20, 25, 30, 35, 40, 50, 60, 70, 75, 80, 85, 90};$/;"	v
u16QLen	include/hi_unf_cipher.h	/^    HI_U16 u16QLen;                   \/**< length of 2nd prime factor *\/$/;"	m	struct:__anon76
u16QPLen	include/hi_unf_cipher.h	/^    HI_U16 u16QPLen;                  \/**< length of 1 \/ (Q % P) *\/$/;"	m	struct:__anon76
u16RCenterX	component/isp/include/hi_comm_sns.h	/^    HI_U16 u16RCenterX;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16RCenterX	include/hi_comm_sns.h	/^    HI_U16 u16RCenterX;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16RCenterY	component/isp/include/hi_comm_sns.h	/^    HI_U16 u16RCenterY;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16RCenterY	include/hi_comm_sns.h	/^    HI_U16 u16RCenterY;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16ROffCenter	component/isp/include/hi_comm_sns.h	/^    HI_U16 u16ROffCenter;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16ROffCenter	include/hi_comm_sns.h	/^    HI_U16 u16ROffCenter;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16RawBAvg	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16RawBAvg;$/;"	m	struct:hiAWB_ZONE_DBG_S
u16RawBAvg	include/hi_awb_comm.h	/^    HI_U16 u16RawBAvg;$/;"	m	struct:hiAWB_ZONE_DBG_S
u16RawBlackLevel	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16RawBlackLevel;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawBlackLevel	include/hi_awb_comm.h	/^    HI_U16 u16RawBlackLevel;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawCbHigh	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16RawCbHigh;                  \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawCbHigh	include/hi_awb_comm.h	/^    HI_U16 u16RawCbHigh;                  \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawCbLow	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16RawCbLow;                   \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawCbLow	include/hi_awb_comm.h	/^    HI_U16 u16RawCbLow;                   \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawCbMax	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16RawCbMax;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawCbMax	include/hi_awb_comm.h	/^    HI_U16 u16RawCbMax;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawCbMin	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16RawCbMin;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawCbMin	include/hi_awb_comm.h	/^    HI_U16 u16RawCbMin;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawCrHigh	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16RawCrHigh;                  \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawCrHigh	include/hi_awb_comm.h	/^    HI_U16 u16RawCrHigh;                  \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawCrLow	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16RawCrLow;                   \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawCrLow	include/hi_awb_comm.h	/^    HI_U16 u16RawCrLow;                   \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawCrMax	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16RawCrMax;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawCrMax	include/hi_awb_comm.h	/^    HI_U16 u16RawCrMax;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawCrMin	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16RawCrMin;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawCrMin	include/hi_awb_comm.h	/^    HI_U16 u16RawCrMin;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawGAvg	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16RawGAvg;$/;"	m	struct:hiAWB_ZONE_DBG_S
u16RawGAvg	include/hi_awb_comm.h	/^    HI_U16 u16RawGAvg;$/;"	m	struct:hiAWB_ZONE_DBG_S
u16RawRAvg	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16RawRAvg;$/;"	m	struct:hiAWB_ZONE_DBG_S
u16RawRAvg	include/hi_awb_comm.h	/^    HI_U16 u16RawRAvg;$/;"	m	struct:hiAWB_ZONE_DBG_S
u16RawWhiteLevel	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16RawWhiteLevel;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RawWhiteLevel	include/hi_awb_comm.h	/^    HI_U16 u16RawWhiteLevel;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RedCastGain	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16RedCastGain;          \/*RW, R channel gain except AWB gain*\/$/;"	m	struct:hiISP_COLOR_TONE_ATTR_S
u16RedCastGain	include/hi_comm_isp.h	/^    HI_U16 u16RedCastGain;          \/*RW, R channel gain except AWB gain*\/$/;"	m	struct:hiISP_COLOR_TONE_ATTR_S
u16RefColorTemp	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16RefColorTemp;        \/*Calibration Information*\/$/;"	m	struct:hiISP_AWB_ATTR_S
u16RefColorTemp	include/hi_comm_isp.h	/^    HI_U16 u16RefColorTemp;        \/*Calibration Information*\/$/;"	m	struct:hiISP_AWB_ATTR_S
u16RefTemp	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16RefTemp;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RefTemp	include/hi_awb_comm.h	/^    HI_U16 u16RefTemp;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16Reserved	include/hi_comm_ive.h	/^	HI_U16  u16Reserved;		\/*Can be used such as elemSize*\/$/;"	m	struct:hiIVE_IMAGE_S
u16Reserved	include/hi_comm_ive.h	/^    HI_U16 u16Reserved;$/;"	m	struct:hiIVE_DATA_S
u16Reserved	sample/common/loadbmp.h	/^    HI_U16  u16Reserved;$/;"	m	struct:hiOSD_SURFACE_S
u16Rg	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16Rg;                         \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_ZONE_DBG_S
u16Rg	include/hi_awb_comm.h	/^    HI_U16 u16Rg;                         \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_ZONE_DBG_S
u16Rgain	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16Rgain;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16Rgain	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16Rgain;                \/*RO, AWB result of R color channel, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_INFO_S
u16Rgain	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16Rgain;            \/*RW, Multiplier for R  color channel, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_MWB_ATTR_S
u16Rgain	include/hi_awb_comm.h	/^    HI_U16 u16Rgain;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16Rgain	include/hi_comm_isp.h	/^    HI_U16 u16Rgain;                \/*RO, AWB result of R color channel, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_WB_INFO_S
u16Rgain	include/hi_comm_isp.h	/^    HI_U16 u16Rgain;            \/*RW, Multiplier for R  color channel, Range: [0x0, 0xFFF]*\/$/;"	m	struct:hiISP_MWB_ATTR_S
u16Rgain	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U16  u16Rgain;$/;"	m	struct:hiADPT_SCENEAUTO_WB_S
u16Rgain	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16  u16Rgain;$/;"	m	struct:hiSCENEAUTO_WBATTR_S
u16RgainBase	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16RgainBase;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RgainBase	include/hi_awb_comm.h	/^    HI_U16 u16RgainBase;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16RgbirGain	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U16 u16RgbirGain;$/;"	m	struct:hiADPT_SCENEAUTO_EXPOSUREINFO_S
u16Right	include/hi_ive.h	/^    HI_U16 u16Right;           \/*Circumscribed rectangle right border*\/$/;"	m	struct:hiIVE_REGION_S
u16SadThr	include/hi_md.h	/^	HI_U16				u16SadThr;	\/*Sad thresh*\/$/;"	m	struct:hiMD_ATTR_S
u16SatTarget	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16SatTarget;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16SatTarget	include/hi_awb_comm.h	/^    HI_U16 u16SatTarget;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16Saturation	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16Saturation;           \/*RO, Current saturation, Range:[0x0, 0xFF]*\/$/;"	m	struct:hiISP_WB_INFO_S
u16Saturation	include/hi_comm_isp.h	/^    HI_U16 u16Saturation;           \/*RO, Current saturation, Range:[0x0, 0xFF]*\/$/;"	m	struct:hiISP_WB_INFO_S
u16SensiThreshold	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^    HI_U16 u16SensiThreshold;     \/*edge detail*\/	$/;"	m	struct:hiISP_GREEN_EQUALIZATION_S	file:
u16SensiThreshold	component/isp/include/hi_comm_isp.h	/^    HI_U16   u16SensiThreshold;     \/*RW, Range:[0, 0x3FFF]*\/  $/;"	m	struct:hiISP_CR_ATTR_S
u16SensiThreshold	component/isp/include/hi_comm_sns.h	/^	HI_U16  u16SensiThreshold;$/;"	m	struct:hiISP_CMOS_GE_S
u16SensiThreshold	include/hi_comm_isp.h	/^    HI_U16   u16SensiThreshold;     \/*RW, Range:[0, 0x3FFF]*\/  $/;"	m	struct:hiISP_CR_ATTR_S
u16SensiThreshold	include/hi_comm_sns.h	/^	HI_U16  u16SensiThreshold;$/;"	m	struct:hiISP_CMOS_GE_S
u16SharpAmt1	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16 u16SharpAmt1;              \/\/ mid-band sharpen strength                                                      \/\/ 12-bit unsigned integer \/\/ U12.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u16SharpThd1	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16 u16SharpThd1;              \/\/ threshold for sharp1                                                           \/\/ 16-bit unsigned integer \/\/ u16.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u16SharpThd1MulCoef	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16 u16SharpThd1MulCoef;       \/\/ convert 1\/(u16SharpThd1-u16SharpThd2) to multiplication                              \/\/ 12-bit unsigned integer \/\/ u12.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u16SharpThd2	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16 u16SharpThd2;              \/\/ threshold for sharp1                                                           \/\/ 16-bit unsigned integer \/\/ u16.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u16ShortKeepTime	include/hi_ive.h	/^    HI_U16 u16ShortKeepTime;		\/*Candidate background short hold time*\/$/;"	m	struct:hiIVE_CANDI_BG_PIX_S
u16ShortThresh	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16ShortThresh;         \/* RW, Range: [0x0, 0xFFF]. Data above this threshold will be taken from short exposure only.$/;"	m	struct:hiISP_WDR_FS_ATTR_S
u16ShortThresh	include/hi_comm_isp.h	/^    HI_U16  u16ShortThresh;         \/* RW, Range: [0x0, 0xFFF]. Data above this threshold will be taken from short exposure only.$/;"	m	struct:hiISP_WDR_FS_ATTR_S
u16Slope	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U16  u16Slope;	$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u16Slope	component/isp/include/hi_comm_isp.h	/^	HI_U16	u16Slope;			  \/* RW, Range: [0x0, 0xff] *\/$/;"	m	struct:hiISP_DP_DYNAMIC_MANUAL_ATTR_S
u16Slope	include/hi_comm_isp.h	/^	HI_U16	u16Slope;			  \/* RW, Range: [0x0, 0xff] *\/$/;"	m	struct:hiISP_DP_DYNAMIC_MANUAL_ATTR_S
u16Slope	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U16 u16Slope[16];$/;"	m	struct:hiADPT_SCENEAUTO_DP_S
u16Slope	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16Slope[16];$/;"	m	struct:hiSCENEAUTO_DEPATTR_S
u16Slope	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16Slope[16];$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
u16Speed	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16Speed;                                \/*RW, Convergence speed of AWB, Range:[0x0, 0xFFF] *\/$/;"	m	struct:hiISP_AWB_ATTR_S
u16Speed	include/hi_comm_isp.h	/^    HI_U16 u16Speed;                                \/*RW, Convergence speed of AWB, Range:[0x0, 0xFFF] *\/$/;"	m	struct:hiISP_AWB_ATTR_S
u16StartTime	include/hi_ive.h	/^    HI_U16 u16StartTime;			\/*Candidate Background start time *\/$/;"	m	struct:hiIVE_CANDI_BG_PIX_S
u16Step	include/hi_ive.h	/^    HI_U16 u16Step;           \/*Increase area step for once*\/$/;"	m	struct:hiIVE_CCL_CTRL_S
u16StepCount	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16StepCount;            \/*RW, Range:[1, 1024], Used steps of Piris's aperture. when Piris's aperture is too small, the F number precision is not enough, $/;"	m	struct:hiISP_PIRIS_ATTR_S
u16StepCount	include/hi_comm_isp.h	/^    HI_U16 u16StepCount;            \/*RW, Range:[1, 1024], Used steps of Piris's aperture. when Piris's aperture is too small, the F number precision is not enough, $/;"	m	struct:hiISP_PIRIS_ATTR_S
u16Stride	include/hi_comm_ive.h	/^	HI_U16  u16Stride;   \/*2D data stride by byte*\/$/;"	m	struct:hiIVE_DATA_S
u16Stride	include/hi_comm_ive.h	/^	HI_U16  u16Stride[3];$/;"	m	struct:hiIVE_IMAGE_S
u16Stride	sample/common/loadbmp.h	/^    HI_U16  u16Stride;                \/* surface stride *\/$/;"	m	struct:hiOSD_SURFACE_S
u16Sum	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16Sum;                        \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_ZONE_DBG_S
u16Sum	include/hi_awb_comm.h	/^    HI_U16 u16Sum;                        \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_ZONE_DBG_S
u16SumAccessTime	include/hi_ive.h	/^    HI_U16 u16SumAccessTime;		\/*Candidate Background cumulative access time *\/$/;"	m	struct:hiIVE_CANDI_BG_PIX_S
u16SvTotal	include/hi_ive.h	/^    HI_U16 u16SvTotal;$/;"	m	struct:hiIVE_SVM_MODEL_S
u16TK	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16TK;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16TK	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16TK;$/;"	m	struct:hiAWB_ZONE_DBG_S
u16TK	include/hi_awb_comm.h	/^    HI_U16 u16TK;$/;"	m	struct:hiAWB_DBG_STATUS_S
u16TK	include/hi_awb_comm.h	/^    HI_U16 u16TK;$/;"	m	struct:hiAWB_ZONE_DBG_S
u16Table	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16Table[GAMMA_FE0_NODE_NUM + GAMMA_FE1_NODE_NUM]; \/* only for WDR sensor mode *\/$/;"	m	struct:hiISP_GAMMAFE_ATTR_S
u16Table	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16Table[GAMMA_NODE_NUM];$/;"	m	struct:hiISP_GAMMA_ATTR_S
u16Table	include/hi_comm_isp.h	/^    HI_U16 u16Table[GAMMA_FE0_NODE_NUM + GAMMA_FE1_NODE_NUM]; \/* only for WDR sensor mode *\/$/;"	m	struct:hiISP_GAMMAFE_ATTR_S
u16Table	include/hi_comm_isp.h	/^    HI_U16 u16Table[GAMMA_NODE_NUM];$/;"	m	struct:hiISP_GAMMA_ATTR_S
u16Table	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16Table[257];$/;"	m	struct:hiSCENEAUTO_GAMMA_S
u16TblNodeNum	component/isp/include/hi_comm_sns.h	/^    HI_U16 u16TblNodeNum;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16TblNodeNum	include/hi_comm_sns.h	/^    HI_U16 u16TblNodeNum;$/;"	m	struct:hiISP_CMOS_SHADING_S
u16Thr	include/hi_ive.h	/^	HI_U16 u16Thr;				\/*srcVal <= u16Thr, dstVal = minVal; srcVal > u16Thr, dstVal = maxVal.*\/$/;"	m	struct:hiIVE_SAD_CTRL_S
u16Thr	include/hi_ive.h	/^	HI_U16 u16Thr;$/;"	m	struct:hiIVE_MAG_AND_ANG_CTRL_S
u16Thresh	component/isp/include/hi_comm_isp.h	/^	HI_U16	u16Thresh;			                      \/* not support *\/$/;"	m	struct:hiISP_DP_DYNAMIC_AUTO_ATTR_S
u16Thresh	component/isp/include/hi_comm_isp.h	/^	HI_U16	u16Thresh;			  \/* not support *\/$/;"	m	struct:hiISP_DP_DYNAMIC_MANUAL_ATTR_S
u16Thresh	include/hi_comm_isp.h	/^	HI_U16	u16Thresh;			                      \/* not support *\/$/;"	m	struct:hiISP_DP_DYNAMIC_AUTO_ATTR_S
u16Thresh	include/hi_comm_isp.h	/^	HI_U16	u16Thresh;			  \/* not support *\/$/;"	m	struct:hiISP_DP_DYNAMIC_MANUAL_ATTR_S
u16Threshold	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^    HI_U16 u16Threshold;                          $/;"	m	struct:hiISP_GREEN_EQUALIZATION_S	file:
u16Threshold	component/isp/include/hi_comm_isp.h	/^	HI_U16 u16Threshold;  \/*Range: [0x0,0xFFFF] *\/$/;"	m	struct:hiISP_NR_MANUAL_ATTR_S
u16Threshold	component/isp/include/hi_comm_isp.h	/^    HI_U16   u16Threshold;             \/*RW, Range:[0, 0x3FFF]*\/                $/;"	m	struct:hiISP_CR_ATTR_S
u16Threshold	component/isp/include/hi_comm_sns.h	/^	HI_U16	u16Threshold;	$/;"	m	struct:hiISP_NR_ISO_PARA_TABLE_S
u16Threshold	component/isp/include/hi_comm_sns.h	/^	HI_U16  u16Threshold;$/;"	m	struct:hiISP_CMOS_GE_S
u16Threshold	include/hi_comm_isp.h	/^	HI_U16 u16Threshold;  \/*Range: [0x0,0xFFFF] *\/$/;"	m	struct:hiISP_NR_MANUAL_ATTR_S
u16Threshold	include/hi_comm_isp.h	/^    HI_U16   u16Threshold;             \/*RW, Range:[0, 0x3FFF]*\/                $/;"	m	struct:hiISP_CR_ATTR_S
u16Threshold	include/hi_comm_sns.h	/^	HI_U16	u16Threshold;	$/;"	m	struct:hiISP_NR_ISO_PARA_TABLE_S
u16Threshold	include/hi_comm_sns.h	/^	HI_U16  u16Threshold;$/;"	m	struct:hiISP_CMOS_GE_S
u16ThresholdWrite	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16  u16ThresholdWrite;$/;"	m	struct:hiISP_AF_REG_CFG_S
u16TimeLimit	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16TimeLimit;         \/* RW, Range: [0x0, 0x640].Time limit for static defect-pixel calibraiton, in frame number.Default Value:1600(0x640). *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
u16TimeLimit	include/hi_comm_isp.h	/^    HI_U16  u16TimeLimit;         \/* RW, Range: [0x0, 0x640].Time limit for static defect-pixel calibraiton, in frame number.Default Value:1600(0x640). *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
u16TimeThr	include/hi_ive.h	/^    HI_U16 u16TimeThr;			\/*Potential background replacement time threshold (range: 2 to 100 frames; default: 20) *\/$/;"	m	struct:hiIVE_MATCH_BG_MODEL_CTRL_S
u16Top	include/hi_ive.h	/^    HI_U16 u16Top;             \/*Circumscribed rectangle top border*\/$/;"	m	struct:hiIVE_REGION_S
u16TotalStep	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16TotalStep;            \/*RW, Range:[1, 1024], Total steps of  Piris's aperture, it's related to the specific iris *\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
u16TotalStep	include/hi_comm_isp.h	/^    HI_U16 u16TotalStep;            \/*RW, Range:[1, 1024], Total steps of  Piris's aperture, it's related to the specific iris *\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
u16UndershootThdMulCoef	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16 u16UndershootThdMulCoef;   \/\/ (256 - u8UndershootAmt)\/(u8UndershootThd1-u8UndershootThd2)                          \/\/ 9-bit unsigned integer  \/\/ U1.8$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u16UuSlope	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_U16  u16UuSlope;\/\/u16UuSlope$/;"	m	struct:hiISP_DEMOSAIC_S	file:
u16UuSlope	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16UuSlope;              \/* RW,Range: [0x0, 0x3FF] *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u16UuSlope	component/isp/include/hi_comm_sns.h	/^	HI_U16  u16UuSlope;	$/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
u16UuSlope	include/hi_comm_isp.h	/^    HI_U16  u16UuSlope;              \/* RW,Range: [0x0, 0x3FF] *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u16UuSlope	include/hi_comm_sns.h	/^	HI_U16  u16UuSlope;	$/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
u16UuThresh	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16UuThresh;            \/* not support *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u16UuThresh	include/hi_comm_isp.h	/^    HI_U16  u16UuThresh;            \/* not support *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u16VaSlope	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16VaSlope;              \/* not support *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u16VaSlope	include/hi_comm_isp.h	/^    HI_U16  u16VaSlope;              \/* not support *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u16VaThresh	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16VaThresh;            \/* not support *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u16VaThresh	include/hi_comm_isp.h	/^    HI_U16  u16VaThresh;            \/* not support *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u16Vact	include/hi_comm_vo.h	/^    HI_U16   u16Vact ;  \/* vertical active area *\/$/;"	m	struct:tagVO_SYNC_INFO_S
u16Vbb	include/hi_comm_vo.h	/^    HI_U16   u16Vbb;    \/* vertical back blank porch *\/$/;"	m	struct:tagVO_SYNC_INFO_S
u16Vfb	include/hi_comm_vo.h	/^    HI_U16   u16Vfb;    \/* vertical front blank porch *\/$/;"	m	struct:tagVO_SYNC_INFO_S
u16VhSlope	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_U16  u16VhSlope; \/* RW,Range: [0x0, 0xFF]  *\/$/;"	m	struct:hiISP_DEMOSAIC_S	file:
u16VhSlope	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16VhSlope;              \/* RW,Range: [0x0, 0xFF]  *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u16VhSlope	component/isp/include/hi_comm_sns.h	/^	HI_U16  u16VhSlope; \/* RW,Range: [0x0, 0xFF]  *\/$/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
u16VhSlope	include/hi_comm_isp.h	/^    HI_U16  u16VhSlope;              \/* RW,Range: [0x0, 0xFF]  *\/$/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u16VhSlope	include/hi_comm_sns.h	/^	HI_U16  u16VhSlope; \/* RW,Range: [0x0, 0xFF]  *\/$/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
u16VhThresh	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16VhThresh;            \/* not support *\/   $/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u16VhThresh	include/hi_comm_isp.h	/^    HI_U16  u16VhThresh;            \/* not support *\/   $/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u16VideoHeight	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U16 u16VideoHeight;$/;"	m	struct:IVE_MD	file:
u16VideoWidth	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U16 u16VideoWidth ;$/;"	m	struct:IVE_MD	file:
u16Vpw	include/hi_comm_vo.h	/^    HI_U16   u16Vpw;    \/* vertical pulse width *\/$/;"	m	struct:tagVO_SYNC_INFO_S
u16Vsize	component/isp/include/hi_comm_isp.h	/^    HI_U16              u16Vsize;   \/* RW, Range: [0x0, 0xFFF]. AF image hight. *\/$/;"	m	struct:hiISP_AF_CFG_S
u16Vsize	include/hi_comm_isp.h	/^    HI_U16              u16Vsize;   \/* RW, Range: [0x0, 0xFFF]. AF image hight. *\/$/;"	m	struct:hiISP_AF_CFG_S
u16Vwnd	component/isp/include/hi_comm_isp.h	/^    HI_U16              u16Vwnd;    \/* RW, Range: [1, 15]. AF statistic window veritical block. *\/$/;"	m	struct:hiISP_AF_CFG_S
u16Vwnd	include/hi_comm_isp.h	/^    HI_U16              u16Vwnd;    \/* RW, Range: [1, 15]. AF statistic window veritical block. *\/$/;"	m	struct:hiISP_AF_CFG_S
u16WDRMode	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16WDRMode;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16WDRMode	include/hi_awb_comm.h	/^    HI_U16 u16WDRMode;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16WbRefTemp	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16  u16WbRefTemp;       \/* reference color temperature for WB  *\/    $/;"	m	struct:hiAWB_SENSOR_DEFAULT_S
u16WbRefTemp	include/hi_awb_comm.h	/^    HI_U16  u16WbRefTemp;       \/* reference color temperature for WB  *\/    $/;"	m	struct:hiAWB_SENSOR_DEFAULT_S
u16Weight	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16Weight;$/;"	m	struct:hiAWB_ZONE_DBG_S
u16Weight	include/hi_awb_comm.h	/^    HI_U16 u16Weight;$/;"	m	struct:hiAWB_ZONE_DBG_S
u16WhiteBgain	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16WhiteBgain;         \/*G\/B of White points at this light source, RW, Range:[0x0, 0xFFF]*\/$/;"	m	struct:hiISP_AWB_LIGHTSOURCE_INFO_S
u16WhiteBgain	include/hi_comm_isp.h	/^    HI_U16 u16WhiteBgain;         \/*G\/B of White points at this light source, RW, Range:[0x0, 0xFFF]*\/$/;"	m	struct:hiISP_AWB_LIGHTSOURCE_INFO_S
u16WhiteDelayFrame	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16WhiteDelayFrame;    \/*RW, Range: [0x0, 0xFFFF], AE white delay frame count*\/$/;"	m	struct:hiISP_AE_DELAY_S
u16WhiteDelayFrame	include/hi_comm_isp.h	/^    HI_U16 u16WhiteDelayFrame;    \/*RW, Range: [0x0, 0xFFFF], AE white delay frame count*\/$/;"	m	struct:hiISP_AE_DELAY_S
u16WhiteDelayFrame	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U16 u16WhiteDelayFrame;$/;"	m	struct:hiADPT_SCENEAUTO_AEATTR_S
u16WhiteDelayFrame	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16WhiteDelayFrame; $/;"	m	struct:hiSCENEAUTO_AERELATEDBIT_S
u16WhiteDelayFrame	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16WhiteDelayFrame;$/;"	m	struct:hiSCENEAUTO_AEATTR_S
u16WhiteDelayFrame	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16WhiteDelayFrame;$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u16WhiteDelayFrame	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U16 u16WhiteDelayFrame;$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
u16WhiteLevel	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16WhiteLevel;                 \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16WhiteLevel	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16WhiteLevel;       \/*RW, Upper limit of valid data for white region, Range: [0x0, 0xFFF] for Bayer statistics, [0x0, 0x3FF] for RGB statistics*\/$/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16WhiteLevel	include/hi_awb_comm.h	/^    HI_U16 u16WhiteLevel;                 \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_ATTR_S
u16WhiteLevel	include/hi_comm_isp.h	/^    HI_U16 u16WhiteLevel;       \/*RW, Upper limit of valid data for white region, Range: [0x0, 0xFFF] for Bayer statistics, [0x0, 0x3FF] for RGB statistics*\/$/;"	m	struct:hiISP_WB_STATISTICS_CFG_PARA_S
u16WhiteRgain	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16WhiteRgain;         \/*G\/R of White points at this light source, RW, Range:[0x0, 0xFFF]*\/$/;"	m	struct:hiISP_AWB_LIGHTSOURCE_INFO_S
u16WhiteRgain	include/hi_comm_isp.h	/^    HI_U16 u16WhiteRgain;         \/*G\/R of White points at this light source, RW, Range:[0x0, 0xFFF]*\/$/;"	m	struct:hiISP_AWB_LIGHTSOURCE_INFO_S
u16Width	component/isp/firmware/drv/mkp_isp.h	/^    HI_U16   u16Width;$/;"	m	struct:hiISP_RES_SWITCH_MODE_S
u16Width	component/isp/firmware/src/algorithms/isp_cac.c	/^	HI_U16 u16Width;$/;"	m	struct:hiISP_CAC_REG_CFG_S	file:
u16Width	component/isp/firmware/src/main/isp_main.h	/^    HI_U16   u16Width;$/;"	m	struct:hiISP_SENSOR_IMAGE_MODE_S
u16Width	component/isp/include/hi_comm_sns.h	/^    HI_U16   u16Width;$/;"	m	struct:hiISP_CMOS_SENSOR_IMAGE_MODE_S
u16Width	include/hi_comm_ive.h	/^	HI_U16  u16Width;    \/*2D data width by byte*\/$/;"	m	struct:hiIVE_DATA_S
u16Width	include/hi_comm_ive.h	/^	HI_U16  u16Width;$/;"	m	struct:hiIVE_IMAGE_S
u16Width	include/hi_comm_ive.h	/^    HI_U16 u16Width;$/;"	m	struct:hiIVE_RECT_U16_S
u16Width	include/hi_comm_sns.h	/^    HI_U16   u16Width;$/;"	m	struct:hiISP_CMOS_SENSOR_IMAGE_MODE_S
u16Width	include/hi_md.h	/^	HI_U16				u16Width;	\/*Image width*\/$/;"	m	struct:hiMD_ATTR_S
u16Width	sample/common/loadbmp.h	/^    HI_U16  u16Width;                 \/* operation width *\/$/;"	m	struct:hiOSD_SURFACE_S
u16X	include/hi_comm_ive.h	/^    HI_U16 u16X;$/;"	m	struct:hiIVE_POINT_U16_S
u16X	include/hi_comm_ive.h	/^    HI_U16 u16X;$/;"	m	struct:hiIVE_RECT_U16_S
u16Y	include/hi_comm_ive.h	/^    HI_U16 u16Y;$/;"	m	struct:hiIVE_POINT_U16_S
u16Y	include/hi_comm_ive.h	/^    HI_U16 u16Y;$/;"	m	struct:hiIVE_RECT_U16_S
u16Zone	component/isp/3a/include/hi_awb_comm.h	/^    HI_U16 u16Zone;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16Zone	include/hi_awb_comm.h	/^    HI_U16 u16Zone;$/;"	m	struct:hiAWB_DBG_ATTR_S
u16ZoneSel	component/isp/include/hi_comm_isp.h	/^    HI_U16 u16ZoneSel;                              \/*RW,  A value of 0 or 0xFF means global AWB, A value between 0 and 0xFF means zoned AWB *\/$/;"	m	struct:hiISP_AWB_ATTR_S
u16ZoneSel	include/hi_comm_isp.h	/^    HI_U16 u16ZoneSel;                              \/*RW,  A value of 0 or 0xFF means global AWB, A value between 0 and 0xFF means zoned AWB *\/$/;"	m	struct:hiISP_AWB_ATTR_S
u16h1	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16h1;$/;"	m	struct:hiISP_AF_ZONE_S
u16h1	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16h1;$/;"	m	struct:hiISP_FOCUS_ZONE_S
u16h1	include/hi_comm_3a.h	/^    HI_U16  u16h1;$/;"	m	struct:hiISP_AF_ZONE_S
u16h1	include/hi_comm_isp.h	/^    HI_U16  u16h1;$/;"	m	struct:hiISP_FOCUS_ZONE_S
u16h2	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16h2;$/;"	m	struct:hiISP_AF_ZONE_S
u16h2	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16h2;$/;"	m	struct:hiISP_FOCUS_ZONE_S
u16h2	include/hi_comm_3a.h	/^    HI_U16  u16h2;$/;"	m	struct:hiISP_AF_ZONE_S
u16h2	include/hi_comm_isp.h	/^    HI_U16  u16h2;$/;"	m	struct:hiISP_FOCUS_ZONE_S
u16hvBlendLimit2	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_U16  u16hvBlendLimit2;$/;"	m	struct:hiISP_DEMOSAIC_S	file:
u16hvBlendRatio1	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_U16  u16hvBlendRatio1; \/\/const$/;"	m	struct:hiISP_DEMOSAIC_S	file:
u16hvBlendRatio2	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_U16  u16hvBlendRatio2; \/\/const$/;"	m	struct:hiISP_DEMOSAIC_S	file:
u16v1	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16v1;$/;"	m	struct:hiISP_AF_ZONE_S
u16v1	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16v1;$/;"	m	struct:hiISP_FOCUS_ZONE_S
u16v1	include/hi_comm_3a.h	/^    HI_U16  u16v1;$/;"	m	struct:hiISP_AF_ZONE_S
u16v1	include/hi_comm_isp.h	/^    HI_U16  u16v1;$/;"	m	struct:hiISP_FOCUS_ZONE_S
u16v2	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16v2;$/;"	m	struct:hiISP_AF_ZONE_S
u16v2	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16v2;$/;"	m	struct:hiISP_FOCUS_ZONE_S
u16v2	include/hi_comm_3a.h	/^    HI_U16  u16v2;$/;"	m	struct:hiISP_AF_ZONE_S
u16v2	include/hi_comm_isp.h	/^    HI_U16  u16v2;$/;"	m	struct:hiISP_FOCUS_ZONE_S
u16y	component/isp/include/hi_comm_3a.h	/^    HI_U16  u16y;$/;"	m	struct:hiISP_AF_ZONE_S
u16y	component/isp/include/hi_comm_isp.h	/^    HI_U16  u16y;$/;"	m	struct:hiISP_FOCUS_ZONE_S
u16y	include/hi_comm_3a.h	/^    HI_U16  u16y;$/;"	m	struct:hiISP_AF_ZONE_S
u16y	include/hi_comm_isp.h	/^    HI_U16  u16y;$/;"	m	struct:hiISP_FOCUS_ZONE_S
u22q10MaxVar	include/hi_ive.h	/^    HI_U22Q10    u22q10MaxVar;          \/*Max  Variance*\/$/;"	m	struct:hiIVE_GMM_CTRL_S
u22q10MinVar	include/hi_ive.h	/^    HI_U22Q10    u22q10MinVar;          \/*Min  Variance*\/$/;"	m	struct:hiIVE_GMM_CTRL_S
u22q10NoiseVar	include/hi_ive.h	/^    HI_U22Q10    u22q10NoiseVar;        \/*Initial noise Variance*\/$/;"	m	struct:hiIVE_GMM_CTRL_S
u32AE_Hist256Value	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32AE_Hist256Value[256]; \/* RO, 256 bins histogram *\/$/;"	m	struct:hiISP_EXP_INFO_S
u32AE_Hist256Value	include/hi_comm_isp.h	/^    HI_U32 u32AE_Hist256Value[256]; \/* RO, 256 bins histogram *\/$/;"	m	struct:hiISP_EXP_INFO_S
u32AGain	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32AGain;                \/* RO, Range: [0x400, 0xFFFFFFFF] *\/                $/;"	m	struct:hiISP_EXP_INFO_S
u32AGain	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32AGain;          \/*RW,  sensor analog gain (unit: times, 10bit precision), Range : [0x400, 0xFFFFFFFF], it's related to the specific sensor *\/$/;"	m	struct:hiISP_ME_ATTR_S
u32AGain	include/hi_comm_isp.h	/^    HI_U32 u32AGain;                \/* RO, Range: [0x400, 0xFFFFFFFF] *\/                $/;"	m	struct:hiISP_EXP_INFO_S
u32AGain	include/hi_comm_isp.h	/^    HI_U32 u32AGain;          \/*RW,  sensor analog gain (unit: times, 10bit precision), Range : [0x400, 0xFFFFFFFF], it's related to the specific sensor *\/$/;"	m	struct:hiISP_ME_ATTR_S
u32AGain	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32AGain;                            $/;"	m	struct:hiADPT_SCENEAUTO_EXPOSUREINFO_S
u32ALen	include/hi_unf_cipher.h	/^    HI_U32 u32ALen;$/;"	m	struct:hiUNF_CIPHER_CCM_INFO_S
u32ALen	include/hi_unf_cipher.h	/^    HI_U32 u32ALen;$/;"	m	struct:hiUNF_CIPHER_GCM_INFO_S
u32AcmClipOrWrap	component/isp/include/hi_comm_isp.h	/^    HI_U32          u32AcmClipOrWrap; \/*0-wrap around; 1-clip*\/$/;"	m	struct:__anon100
u32AcmClipOrWrap	include/hi_comm_isp.h	/^    HI_U32          u32AcmClipOrWrap; \/*0-wrap around; 1-clip*\/$/;"	m	struct:__anon70
u32ActiveLib	component/isp/firmware/src/main/isp_main.h	/^    HI_U32          u32ActiveLib;   \/* the lib used present. *\/$/;"	m	struct:hiISP_LIB_INFO_S
u32AddrByteNum	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32AddrByteNum;$/;"	m	struct:hiISP_I2C_DATA_S
u32AddrByteNum	include/hi_comm_isp.h	/^    HI_U32  u32AddrByteNum;$/;"	m	struct:hiISP_I2C_DATA_S
u32AeExtRegAddr	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32AeExtRegAddr;$/;"	m	struct:hiISP_REG_ATTR_S
u32AeExtRegAddr	include/hi_comm_isp.h	/^    HI_U32 u32AeExtRegAddr;$/;"	m	struct:hiISP_REG_ATTR_S
u32AeExtRegSize	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32AeExtRegSize;$/;"	m	struct:hiISP_REG_ATTR_S
u32AeExtRegSize	include/hi_comm_isp.h	/^    HI_U32 u32AeExtRegSize;$/;"	m	struct:hiISP_REG_ATTR_S
u32AencPtNumPerFrm	sample/audio/sample_audio.c	/^static HI_U32 u32AencPtNumPerFrm = 0;$/;"	v	file:
u32Again	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32Again;$/;"	m	struct:hiAE_DBG_STATUS_S
u32Again	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32Again;       \/*RW,  sensor analog gain (unit: times, 10bit precision), Range : [0x400, 0x3FFFFF], it's related to the specific sensor*\/$/;"	m	struct:hiISP_AE_ROUTE_EX_NODE_S
u32Again	include/hi_ae_comm.h	/^    HI_U32  u32Again;$/;"	m	struct:hiAE_DBG_STATUS_S
u32Again	include/hi_comm_isp.h	/^    HI_U32  u32Again;       \/*RW,  sensor analog gain (unit: times, 10bit precision), Range : [0x400, 0x3FFFFF], it's related to the specific sensor*\/$/;"	m	struct:hiISP_AE_ROUTE_EX_NODE_S
u32AiVqeType	sample/audio/sample_audio.c	/^static HI_U32 u32AiVqeType = 1;  $/;"	v	file:
u32AlignWidth	include/hi_comm_sys.h	/^    HI_U32 u32AlignWidth;$/;"	m	struct:hiMPP_SYS_CONF_S
u32AoVqeType	sample/audio/sample_audio.c	/^static HI_U32 u32AoVqeType = 0;  $/;"	v	file:
u32Area	include/hi_ive.h	/^    HI_U32 u32Area;			   \/*Represented by the pixel number*\/$/;"	m	struct:hiIVE_REGION_S
u32AveLumThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32AveLumThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_THRESHVALUE_S
u32AvgBitRate	include/hi_comm_rc.h	/^    HI_U32      u32AvgBitRate;                          \/* average bitrate *\/        $/;"	m	struct:hiVENC_ATTR_H264_ABR_S
u32AwbExtRegAddr	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32AwbExtRegAddr;$/;"	m	struct:hiISP_REG_ATTR_S
u32AwbExtRegAddr	include/hi_comm_isp.h	/^    HI_U32 u32AwbExtRegAddr;$/;"	m	struct:hiISP_REG_ATTR_S
u32AwbExtRegSize	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32AwbExtRegSize;$/;"	m	struct:hiISP_REG_ATTR_S
u32AwbExtRegSize	include/hi_comm_isp.h	/^    HI_U32 u32AwbExtRegSize;$/;"	m	struct:hiISP_REG_ATTR_S
u32BFrameNum	include/hi_comm_venc.h	/^    HI_U32  u32BFrameNum;                           \/* 0: not support B frame; >=1: number of B frames *\/$/;"	m	struct:hiVENC_ATTR_H264_S
u32BFrameNum	include/hi_comm_venc.h	/^    HI_U32  u32BFrameNum;                           \/* 0: not support B frame; >=1: number of B frames *\/$/;"	m	struct:hiVENC_ATTR_H265_S
u32BGain	component/isp/include/hi_comm_sns.h	/^    HI_U32 u32BGain;$/;"	m	struct:hiISP_LSC_CABLI_TABLE_S
u32BGain	include/hi_comm_sns.h	/^    HI_U32 u32BGain;$/;"	m	struct:hiISP_LSC_CABLI_TABLE_S
u32BOffset	component/isp/include/hi_comm_isp.h	/^    HI_U32              u32BOffset;          \/* WO, B component *\/$/;"	m	struct:hiISP_BLC_ATTR_S
u32BOffset	include/hi_comm_isp.h	/^    HI_U32              u32BOffset;          \/* WO, B component *\/$/;"	m	struct:hiISP_BLC_ATTR_S
u32Base	include/hi_comm_venc.h	/^    HI_U32       u32Base;                          \/*Base layer period*\/$/;"	m	struct:hiVENC_PARAM_REF_S
u32Base	include/hi_comm_venc.h	/^    HI_U32 u32Base;                          \/*Base layer period*\/$/;"	m	struct:hiVENC_PARAM_REF_EX_S
u32BaseAddr	component/isp/firmware/vreg/hi_drv_vreg.h	/^    HI_U32  u32BaseAddr;$/;"	m	struct:hiVREG_ARGS_S
u32BgAlpha	include/hi_comm_region.h	/^    HI_U32 u32BgAlpha;$/;"	m	struct:hiOVERLAYEX_CHN_ATTR_S
u32BgAlpha	include/hi_comm_region.h	/^    HI_U32 u32BgAlpha;$/;"	m	struct:hiOVERLAY_CHN_ATTR_S
u32BgAlpha	include/hi_comm_vgs.h	/^    HI_U32                  u32BgAlpha;     \/* background alpha of osd *\/$/;"	m	struct:hiVGS_ADD_OSD_S
u32BgColor	include/hi_comm_fisheye.h	/^	HI_U32                  u32BgColor;			\/* the background color RGB888 [0,0xffffff]*\/$/;"	m	struct:hiFISHEYE_ATTR_S
u32BgColor	include/hi_comm_region.h	/^    HI_U32 u32BgColor;$/;"	m	struct:hiOVERLAYEX_COMM_ATTR_S
u32BgColor	include/hi_comm_region.h	/^    HI_U32 u32BgColor;$/;"	m	struct:hiOVERLAY_ATTR_S
u32BgColor	include/hi_comm_vgs.h	/^    HI_U32                  u32BgColor;     \/* background color of osd *\/$/;"	m	struct:hiVGS_ADD_OSD_S
u32BgColor	include/hi_comm_vi.h	/^    HI_U32          u32BgColor;$/;"	m	struct:hiVI_USERPIC_BGC_S
u32BgColor	include/hi_comm_vo.h	/^    HI_U32                   u32BgColor;          \/* Background color of a device, in RGB format. *\/$/;"	m	struct:hiVO_PUB_ATTR_S
u32BitDepthIn	component/isp/firmware/src/algorithms/isp_compander.c	/^	HI_U32 u32BitDepthIn;$/;"	m	struct:hiISP_COMPANDER_S	file:
u32BitDepthIn	component/isp/include/hi_comm_sns.h	/^	HI_U32 u32BitDepthIn;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32BitDepthIn	include/hi_comm_sns.h	/^	HI_U32 u32BitDepthIn;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32BitDepthOut	component/isp/firmware/src/algorithms/isp_compander.c	/^	HI_U32 u32BitDepthOut;$/;"	m	struct:hiISP_COMPANDER_S	file:
u32BitDepthOut	component/isp/include/hi_comm_sns.h	/^	HI_U32 u32BitDepthOut;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32BitDepthOut	include/hi_comm_sns.h	/^	HI_U32 u32BitDepthOut;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32BitRate	include/hi_comm_rc.h	/^    HI_U32      u32BitRate;                             \/* average bitrate *\/$/;"	m	struct:hiVENC_ATTR_H264_CBR_S
u32BitRate	include/hi_comm_rc.h	/^    HI_U32      u32BitRate;                             \/* average bitrate *\/$/;"	m	struct:hiVENC_ATTR_MJPEG_CBR_S
u32BitRate	include/hi_comm_rc.h	/^    HI_U32      u32BitRate;                             \/* average bitrate *\/$/;"	m	struct:hiVENC_ATTR_MPEG4_CBR_S
u32BitRate	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32BitRate;$/;"	m	struct:hiADPT_SCENEAUTO_VENC_ATTR_S
u32BlackGain	include/hi_comm_vi.h	/^    HI_U32      u32BlackGain;       \/*u32BlackGain : [0, 63]*\/$/;"	m	struct:hiVI_DCI_PARAM_S
u32BlackGain	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32BlackGain;       $/;"	m	struct:hiADPT_SCENEAUTO_DCIPARAM_S
u32BlackGain	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32BlackGain;       $/;"	m	struct:hiSCENEAUTO_DCIPARAM_S
u32BlendRatio	include/hi_comm_vi.h	/^    HI_U32      u32BlendRatio;      \/*blend ratio: [0, 127]*\/$/;"	m	struct:hiVI_DCI_PARAM_S
u32BlkCnt	include/hi_comm_vb.h	/^	HI_U32 u32BlkCnt;$/;"	m	struct:hiVB_POOL_STATUS_S
u32BlkCnt	include/hi_comm_vb.h	/^        HI_U32 u32BlkCnt;$/;"	m	struct:hiVB_CONF_S::hiVB_CPOOL_S
u32BlkSize	include/hi_comm_vb.h	/^        HI_U32 u32BlkSize;$/;"	m	struct:hiVB_CONF_S::hiVB_CPOOL_S
u32BlkSize	tools/vpss_chn_dump.c	/^static HI_U32  u32BlkSize = 0;$/;"	v	file:
u32BlkSize	tools/vpss_src_dump.c	/^HI_U32  u32BlkSize = 0;$/;"	v
u32BmpCnt	include/hi_comm_region.h	/^    HI_U32              u32BmpCnt;$/;"	m	struct:hiRGN_BMP_UPDATE_CFG_S
u32BottomWidth	include/hi_common.h	/^    HI_U32 u32BottomWidth;$/;"	m	struct:hiBORDER_S
u32BufNum	include/hi_comm_vi.h	/^	HI_U32					u32BufNum;					\/* Buf num for DIS ,range:[4~8]*\/$/;"	m	struct:hiVI_DIS_CONFIG_S
u32BufSize	include/hi_comm_adec.h	/^    HI_U32         u32BufSize;  \/*buf size[2~MAX_AUDIO_FRAME_NUM]*\/$/;"	m	struct:hiADEC_CH_ATTR_S
u32BufSize	include/hi_comm_aenc.h	/^    HI_U32              u32BufSize;      \/*buf size [2~MAX_AUDIO_FRAME_NUM]*\/$/;"	m	struct:hiAENC_CHN_ATTR_S
u32BufSize	include/hi_comm_venc.h	/^    HI_U32   u32BufSize;    $/;"	m	struct:hiVENC_STREAM_BUF_INFO_S
u32BufSize	include/hi_comm_venc.h	/^    HI_U32  u32BufSize;                             \/*buffer size*\/$/;"	m	struct:hiVENC_ATTR_MPEG4_S
u32BufSize	include/hi_comm_venc.h	/^    HI_U32  u32BufSize;                             \/*stream buffer size*\/$/;"	m	struct:hiVENC_ATTR_H264_S
u32BufSize	include/hi_comm_venc.h	/^    HI_U32  u32BufSize;                             \/*stream buffer size*\/$/;"	m	struct:hiVENC_ATTR_JPEG_S
u32BufSize	include/hi_comm_venc.h	/^    HI_U32  u32BufSize;                             \/*stream buffer size*\/$/;"	m	struct:hiVENC_ATTR_MJPEG_S
u32BufSize	include/hi_comm_venc.h	/^    HI_U32  u32BufSize;         \/*stream buffer size*\/$/;"	m	struct:hiVENC_ATTR_H265_S
u32BuffLen	component/isp/include/hi_comm_3a.h	/^    HI_U32   u32BuffLen;$/;"	m	struct:hiISP_CTRL_PROC_WRITE_S
u32BuffLen	include/hi_comm_3a.h	/^    HI_U32   u32BuffLen;$/;"	m	struct:hiISP_CTRL_PROC_WRITE_S
u32BusyNum	component/isp/firmware/drv/isp.h	/^    HI_U32 u32BusyNum;$/;"	m	struct:hiISP_STAT_BUF_S
u32ByteLength	include/hi_unf_cipher.h	/^    HI_U32 u32ByteLength;     \/**< cigher data length*\/$/;"	m	struct:hiHI_UNF_CIPHER_DATA_S
u32CanvasHeight	include/hifb.h	/^    HI_U32 u32CanvasHeight;   \/**<  the height of canvas buffer *\/$/;"	m	struct:__anon68
u32CanvasNum	include/hi_comm_region.h	/^	HI_U32 u32CanvasNum;$/;"	m	struct:hiOVERLAY_ATTR_S
u32CanvasWidth	include/hifb.h	/^    HI_U32 u32CanvasWidth;    \/**<  the width of canvas buffer *\/$/;"	m	struct:__anon68
u32CapFrmIndex	include/hi_comm_vi.h	/^    HI_U32 u32CapFrmIndex;              \/* Set which vframe will be bFlashed after flashing, default is 0. *\/$/;"	m	struct:hiVI_FlASH_CONFIG_S
u32CbCrPhyAddr	include/hi_tde_type.h	/^    HI_U32              u32CbCrPhyAddr;$/;"	m	struct:hiTDE2_MB_S
u32CbCrPhyAddr	include/hi_tde_type.h	/^    HI_U32 u32CbCrPhyAddr;          \/**< CbCr address *\/        $/;"	m	struct:hiTDE2_SURFACE_S
u32CbCrStride	include/hi_tde_type.h	/^    HI_U32              u32CbCrStride;$/;"	m	struct:hiTDE2_MB_S
u32CbCrStride	include/hi_tde_type.h	/^    HI_U32 u32CbCrStride;           \/**< CbCr stride *\/$/;"	m	struct:hiTDE2_SURFACE_S
u32CbcrThr	component/isp/include/hi_comm_isp.h	/^    HI_U32          u32CbcrThr      ; \/* [0,255]*\/$/;"	m	struct:__anon100
u32CbcrThr	include/hi_comm_isp.h	/^    HI_U32          u32CbcrThr      ; \/* [0,255]*\/$/;"	m	struct:__anon70
u32CbcrThr	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32CbcrThr;$/;"	m	struct:hiADPT_SCENEAUTO_ACM_ATTR_S
u32CbcrThr	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32CbcrThr;$/;"	m	struct:hiSCENEAUTO_ACM_S
u32ChnBufUsed	include/hi_comm_vo.h	/^    HI_U32 u32ChnBufUsed;       \/* channel buffer that been occupied *\/$/;"	m	struct:hiVO_QUERY_STATUS_S
u32ChnBusyNum	include/hi_comm_aio.h	/^    HI_U32                  u32ChnBusyNum;     \/* busy number of channel buffer *\/$/;"	m	struct:hiAO_CHN_STATE_S
u32ChnCnt	include/hi_comm_aio.h	/^    HI_U32              u32ChnCnt;      \/* channle number on FS, valid value:1\/2\/4\/8 *\/$/;"	m	struct:hiAIO_ATTR_S
u32ChnFreeNum	include/hi_comm_aio.h	/^    HI_U32                  u32ChnFreeNum;     \/* free number of channel buffer *\/$/;"	m	struct:hiAO_CHN_STATE_S
u32ChnTotalNum	include/hi_comm_aio.h	/^    HI_U32                  u32ChnTotalNum;    \/* total number of channel buffer *\/$/;"	m	struct:hiAO_CHN_STATE_S
u32Chrat	component/isp/firmware/drv/sys_ext.h	/^    HI_U32 u32Chrat;$/;"	m	struct:__anon90
u32ClipRange	component/isp/include/hi_comm_isp.h	/^    HI_U32          u32ClipRange    ; \/*output data Clip range: 0-Y 64-940, C 64-960; 1-Y 0-1023, C 0-1023*\/$/;"	m	struct:__anon100
u32ClipRange	include/hi_comm_isp.h	/^    HI_U32          u32ClipRange    ; \/*output data Clip range: 0-Y 64-940, C 64-960; 1-Y 0-1023, C 0-1023*\/$/;"	m	struct:__anon70
u32ClkSel	include/hi_comm_aio.h	/^    HI_U32              u32ClkSel;      \/* 0: AI and AO clock is separate $/;"	m	struct:hiAIO_ATTR_S
u32Color	include/hi_comm_region.h	/^    HI_U32 u32Color;$/;"	m	struct:hiCOVEREX_CHN_ATTR_S
u32Color	include/hi_comm_region.h	/^    HI_U32 u32Color;$/;"	m	struct:hiCOVER_CHN_ATTR_S
u32Color	include/hi_comm_vgs.h	/^    HI_U32                      u32Color;       \/* color of cover *\/$/;"	m	struct:hiVGS_ADD_COVER_S
u32Color	include/hi_comm_vgs.h	/^    HI_U32                  u32Color;       \/* color of line *\/$/;"	m	struct:hiVGS_DRAW_LINE_S
u32Color	include/hi_common.h	/^    HI_U32 u32Color;$/;"	m	struct:hiBORDER_S
u32ColorTemp	include/hi_comm_video.h	/^    HI_U32  u32ColorTemp;$/;"	m	struct:hiSNAP_ISP_INFO_S
u32Colorize	include/hi_tde_type.h	/^    HI_U32 u32Colorize;                     \/* Colorize value*\/$/;"	m	struct:hiTDE2_PATTERN_FILL_OPT_S
u32Colorize	include/hi_tde_type.h	/^    HI_U32 u32Colorize;                     \/**< Colorize value *\/$/;"	m	struct:hiTDE2_OPT_S
u32Compander_LUT	component/isp/firmware/src/algorithms/isp_compander.c	/^	HI_U32 u32Compander_LUT[COMPANDER_BITSOUT_XMAX];	$/;"	m	struct:hiISP_COMPANDER_S	file:
u32Compensation	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32Compensation;$/;"	m	struct:hiAE_DBG_ATTR_S
u32Compensation	include/hi_ae_comm.h	/^    HI_U32  u32Compensation;$/;"	m	struct:hiAE_DBG_ATTR_S
u32ContrVal	include/hi_comm_vi.h	/^    HI_U32 u32ContrVal;                 \/* Contrast: [0 ~ 100] *\/$/;"	m	struct:hiVI_CSC_ATTR_S
u32Contrast	include/hi_comm_vo.h	/^    HI_U32 u32Contrast;                 \/* contrast :   0 ~ 100 default: 50 *\/$/;"	m	struct:hiVO_CSC_S
u32Contrast	include/hi_comm_vpss.h	/^    HI_U32 u32Contrast;         \/*strength of dymanic contrast improve*\/$/;"	m	struct:hiVPSS_GRP_PARAM_S
u32ContrastGain	include/hi_comm_vi.h	/^    HI_U32      u32ContrastGain;    \/*u32ContrastGain : [0, 63]*\/$/;"	m	struct:hiVI_DCI_PARAM_S
u32ContrastGain	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32ContrastGain;  $/;"	m	struct:hiADPT_SCENEAUTO_DCIPARAM_S
u32ContrastGain	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32ContrastGain;  $/;"	m	struct:hiSCENEAUTO_DCIPARAM_S
u32CropRatio	include/hi_comm_vi.h	/^	HI_U32					u32CropRatio;				\/* crop ratio of output image,[80~98]*\/$/;"	m	struct:hiVI_DIS_CONFIG_S
u32CurFrmNum	component/isp/defog/isp_dehaze.h	/^    HI_U32 u32CurFrmNum;$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
u32CurFrmNum	include/hi_ive.h	/^    HI_U32 u32CurFrmNum;			\/*Current frame timestamp, in frame units *\/$/;"	m	struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
u32CurFrmNum	include/hi_ive.h	/^    HI_U32 u32CurFrmNum;		\/*Current frame timestamp, in frame units *\/$/;"	m	struct:hiIVE_MATCH_BG_MODEL_CTRL_S
u32CurFrmNum	include/isp_dehaze.h	/^    HI_U32 u32CurFrmNum;$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
u32CurPacks	include/hi_comm_venc.h	/^    HI_U32 u32CurPacks;                             \/*pack number of current frame*\/$/;"	m	struct:hiVENC_CHN_STAT_S
u32Cvrat	component/isp/firmware/drv/sys_ext.h	/^    HI_U32 u32Cvrat;$/;"	m	struct:__anon90
u32DCFInfoPhyAddr	component/isp/firmware/drv/isp.h	/^    HI_U32              u32DCFInfoPhyAddr;$/;"	m	struct:hiISP_DRV_CTX_S
u32DCFInfoPhyaddr	component/isp/firmware/src/arch/hi3518e/isp_dcfinfo.h	/^    HI_U32                  u32DCFInfoPhyaddr;$/;"	m	struct:hiISP_DCFINFO_CTRL_S
u32DCIBlackGain	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32DCIBlackGain;$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u32DCIBlackGain	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32DCIBlackGain;$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
u32DCIContrastGain	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32DCIContrastGain;$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u32DCIContrastGain	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32DCIContrastGain;$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
u32DCILightGain	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32DCILightGain;$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u32DCILightGain	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32DCILightGain;$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
u32DGain	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32DGain;                \/* RO, Range: [0x400, 0xFFFFFFFF] *\/            $/;"	m	struct:hiISP_EXP_INFO_S
u32DGain	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32DGain;          \/*RW,  sensor digital gain (unit: times, 10bit precision), Range : [0x400, 0xFFFFFFFF], it's related to the specific sensor *\/$/;"	m	struct:hiISP_ME_ATTR_S
u32DGain	include/hi_comm_isp.h	/^    HI_U32 u32DGain;                \/* RO, Range: [0x400, 0xFFFFFFFF] *\/            $/;"	m	struct:hiISP_EXP_INFO_S
u32DGain	include/hi_comm_isp.h	/^    HI_U32 u32DGain;          \/*RW,  sensor digital gain (unit: times, 10bit precision), Range : [0x400, 0xFFFFFFFF], it's related to the specific sensor *\/$/;"	m	struct:hiISP_ME_ATTR_S
u32DGain	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32DGain;                      $/;"	m	struct:hiADPT_SCENEAUTO_EXPOSUREINFO_S
u32DRCComp	component/isp/firmware/drv/isp.h	/^    HI_U32              u32DRCComp[CFG2VLD_DLY_LIMIT];  \/* drc_collection_correction *\/$/;"	m	struct:hiISP_SYNC_CFG_S
u32DRCStrengthActual	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32DRCStrengthActual;$/;"	m	struct:hiISP_INNER_STATE_INFO_S
u32DRCStrengthActual	include/hi_comm_isp.h	/^    HI_U32 u32DRCStrengthActual;$/;"	m	struct:hiISP_INNER_STATE_INFO_S
u32DRCStrengthActual	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32DRCStrengthActual; $/;"	m	struct:hiADPT_SCENEAUTO_STATEINFO_S
u32DRCStrengthTarget	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32DRCStrengthTarget;$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u32DRCStrengthThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32DRCStrengthThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_THRESHVALUE_S
u32Data	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32Data;$/;"	m	struct:hiISP_I2C_DATA_S
u32Data	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32Data;$/;"	m	struct:hiISP_SSP_DATA_S
u32Data	include/hi_comm_isp.h	/^    HI_U32  u32Data;$/;"	m	struct:hiISP_I2C_DATA_S
u32Data	include/hi_comm_isp.h	/^    HI_U32  u32Data;$/;"	m	struct:hiISP_SSP_DATA_S
u32DataByteNum	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32DataByteNum;$/;"	m	struct:hiISP_I2C_DATA_S
u32DataByteNum	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32DataByteNum;$/;"	m	struct:hiISP_SSP_DATA_S
u32DataByteNum	include/hi_comm_isp.h	/^    HI_U32  u32DataByteNum;$/;"	m	struct:hiISP_I2C_DATA_S
u32DataByteNum	include/hi_comm_isp.h	/^    HI_U32  u32DataByteNum;$/;"	m	struct:hiISP_SSP_DATA_S
u32DataNum	include/hi_comm_venc.h	/^	HI_U32 u32DataNum;$/;"	m	struct:hiVENC_PACK_S
u32DbgFrmCnt	component/isp/defog/isp_dehaze.h	/^    HI_U32 u32DbgFrmCnt;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
u32DbgFrmCnt	include/isp_dehaze.h	/^    HI_U32 u32DbgFrmCnt;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
u32DefogStrengthActual	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32DefogStrengthActual;$/;"	m	struct:hiISP_INNER_STATE_INFO_S
u32DefogStrengthActual	include/hi_comm_isp.h	/^    HI_U32 u32DefogStrengthActual;$/;"	m	struct:hiISP_INNER_STATE_INFO_S
u32DefogStrengthActual	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32DefogStrengthActual;$/;"	m	struct:hiADPT_SCENEAUTO_STATEINFO_S
u32DelayCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32DelayCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_GAMMA_S
u32DeltaDisExpThreash	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32DeltaDisExpThreash;$/;"	m	struct:hiSCENEAUTO_INIPARAM_THRESHVALUE_S
u32DeltaQP	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U32 u32DeltaQP;$/;"	m	struct:hiSCENEAUTO_H264VENC_S
u32DeltaQP	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U32 u32DeltaQP;$/;"	m	struct:hiSCENEAUTO_H265VENC_RCPARAM_S
u32Depth	component/isp/defog/isp_dehaze.h	/^    HI_U32  u32Depth;    $/;"	m	struct:hiDEHAZE_DBG_CTRL_S
u32Depth	component/isp/firmware/src/main/isp_debug.h	/^    HI_U32  u32Depth;$/;"	m	struct:hiISP_DBG_CTRL_S
u32Depth	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32Depth;       \/*RW, depth of debug info *\/$/;"	m	struct:hiISP_DEBUG_INFO_S
u32Depth	include/hi_comm_isp.h	/^    HI_U32  u32Depth;       \/*RW, depth of debug info *\/$/;"	m	struct:hiISP_DEBUG_INFO_S
u32Depth	include/isp_dehaze.h	/^    HI_U32  u32Depth;    $/;"	m	struct:hiDEHAZE_DBG_CTRL_S
u32DestPhyAddr	include/hi_unf_cipher.h	/^    HI_U32 u32DestPhyAddr;    \/**< phy address of the purpose data *\/$/;"	m	struct:hiHI_UNF_CIPHER_DATA_S
u32DetectCycle	include/hi_module_param.h	/^    HI_U32  u32DetectCycle;$/;"	m	struct:hiVO_MODULE_PARAMS_S
u32DetectErrFrame	include/hi_module_param.h	/^    HI_U32 u32DetectErrFrame;$/;"	m	struct:hiVI_MODULE_PARAMS_S
u32DevAddr	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32DevAddr;$/;"	m	struct:hiISP_SSP_DATA_S
u32DevAddr	include/hi_comm_isp.h	/^    HI_U32  u32DevAddr;$/;"	m	struct:hiISP_SSP_DATA_S
u32DevAddrByteNum	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32DevAddrByteNum;$/;"	m	struct:hiISP_SSP_DATA_S
u32DevAddrByteNum	include/hi_comm_isp.h	/^    HI_U32  u32DevAddrByteNum;$/;"	m	struct:hiISP_SSP_DATA_S
u32Dgain	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32Dgain;$/;"	m	struct:hiAE_DBG_STATUS_S
u32Dgain	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32Dgain;       \/*RW,  sensor digital gain (unit: times, 10bit precision), Range : [0x400, 0x3FFFFF], it's related to the specific sensor*\/$/;"	m	struct:hiISP_AE_ROUTE_EX_NODE_S
u32Dgain	include/hi_ae_comm.h	/^    HI_U32  u32Dgain;$/;"	m	struct:hiAE_DBG_STATUS_S
u32Dgain	include/hi_comm_isp.h	/^    HI_U32  u32Dgain;       \/*RW,  sensor digital gain (unit: times, 10bit precision), Range : [0x400, 0x3FFFFF], it's related to the specific sensor*\/$/;"	m	struct:hiISP_AE_ROUTE_EX_NODE_S
u32DigitalZoomRatio	include/hi_comm_video.h	/^    HI_U32          u32DigitalZoomRatio;                                \/*Indicates the digital zoom ratio when the image was shot.$/;"	m	struct:hiJPEG_DCF_S
u32DiscardInt	include/hi_module_param.h	/^    HI_U32 u32DiscardInt;    $/;"	m	struct:hiVI_MODULE_PARAMS_S
u32DispFrmRt	include/hi_comm_vo.h	/^    HI_U32 u32DispFrmRt;                \/* Display frame rate *\/$/;"	m	struct:hiVO_VIDEO_LAYER_ATTR_S
u32DisplayHeight	include/hifb.h	/^    HI_U32 u32DisplayHeight;  \/**<  the height of display buf in fb. *\/$/;"	m	struct:__anon68
u32DisplayWidth	include/hifb.h	/^    HI_U32 u32DisplayWidth;	  \/**<  the width of display buf in fb.for 0 buf ,there is no display buf in fb, so it's effectless*\/$/;"	m	struct:__anon68
u32DpccAlpha	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccAlpha;		      \/\/U32.0$/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccAlpha	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccAlpha;$/;"	m	struct:__anon87	file:
u32DpccBadThresh	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccBadThresh;       \/\/U32.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccBadThresh	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccBadThresh; $/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u32DpccBadThresh	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccBadThresh;$/;"	m	struct:__anon87	file:
u32DpccBayerPat	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccBayerPat;$/;"	m	struct:__anon87	file:
u32DpccBpData	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccBpData;    $/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u32DpccBptCtrl	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccBptCtrl;         \/\/U12.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccBptCtrl	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccBptCtrl;     $/;"	m	struct:__anon87	file:
u32DpccBptNumber	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccBptNumber;       \/\/U12.0$/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccCfg	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccCfg;              \/\/U1.0  $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccCfg	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccCfg;$/;"	m	struct:__anon87	file:
u32DpccDeadMode	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccDeadMode;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u32DpccHotMode	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccHotMode;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u32DpccInSoftRst	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccInSoftRst;		\/\/U1.0$/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccInSoftRst	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccInSoftRst;	$/;"	m	struct:__anon87	file:
u32DpccLineMadFac1	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccLineMadFac1;   \/\/U16.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccLineMadFac2	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccLineMadFac2;   \/\/U16.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccLineMadFac3	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccLineMadFac3;   \/\/U16.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccLineMadFacG1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccLineMadFacG1;$/;"	m	struct:__anon88	file:
u32DpccLineMadFacG2	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccLineMadFacG2; $/;"	m	struct:__anon88	file:
u32DpccLineMadFacG3	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccLineMadFacG3; $/;"	m	struct:__anon88	file:
u32DpccLineMadFacRb1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccLineMadFacRb1;$/;"	m	struct:__anon88	file:
u32DpccLineMadFacRb2	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccLineMadFacRb2; $/;"	m	struct:__anon88	file:
u32DpccLineMadFacRb3	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccLineMadFacRb3; $/;"	m	struct:__anon88	file:
u32DpccLineThrG1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccLineThrG1; $/;"	m	struct:__anon88	file:
u32DpccLineThrG2	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccLineThrG2; $/;"	m	struct:__anon88	file:
u32DpccLineThrG3	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccLineThrG3; $/;"	m	struct:__anon88	file:
u32DpccLineThrRb1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^  	HI_U32 u32DpccLineThrRb1; $/;"	m	struct:__anon88	file:
u32DpccLineThrRb2	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccLineThrRb2; $/;"	m	struct:__anon88	file:
u32DpccLineThrRb3	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccLineThrRb3; $/;"	m	struct:__anon88	file:
u32DpccLineThresh1	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccLineThresh1;    \/\/U16.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccLineThresh2	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccLineThresh2;    \/\/U16.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccLineThresh3	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccLineThresh3;    \/\/U16.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccMethodsSet1	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccMethodsSet1;    \/\/U13.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccMethodsSet1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccMethodsSet1; $/;"	m	struct:__anon87	file:
u32DpccMethodsSet2	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccMethodsSet2;    \/\/U13.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccMethodsSet2	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccMethodsSet2; $/;"	m	struct:__anon87	file:
u32DpccMethodsSet3	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccMethodsSet3;    \/\/U13.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccMethodsSet3	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccMethodsSet3;      $/;"	m	struct:__anon87	file:
u32DpccMode	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccMode;             \/\/U3.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccMode	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccMode;$/;"	m	struct:__anon87	file:
u32DpccMode	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccMode;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u32DpccNormalMode	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccNormalMode;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u32DpccOutputMode	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccOutputMode;      \/\/U4.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccOutputMode	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccOutputMode;  $/;"	m	struct:__anon87	file:
u32DpccPgFac1	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccPgFac1;         \/\/U16.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccPgFac2	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccPgFac2;         \/\/U16.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccPgFac3	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccPgFac3;         \/\/U16.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccPgFacG1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccPgFacG1;$/;"	m	struct:__anon88	file:
u32DpccPgFacG2	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccPgFacG2; $/;"	m	struct:__anon88	file:
u32DpccPgFacG3	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccPgFacG3; $/;"	m	struct:__anon88	file:
u32DpccPgFacRb1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccPgFacRb1; $/;"	m	struct:__anon88	file:
u32DpccPgFacRb2	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccPgFacRb2; $/;"	m	struct:__anon88	file:
u32DpccPgFacRb3	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccPgFacRb3; $/;"	m	struct:__anon88	file:
u32DpccRgFac1	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccRgFac1;         \/\/U16.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccRgFac2	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccRgFac2;         \/\/U16.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccRgFac3	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccRgFac3;         \/\/U16.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccRgFacG1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRgFacG1;$/;"	m	struct:__anon88	file:
u32DpccRgFacG2	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRgFacG2; $/;"	m	struct:__anon88	file:
u32DpccRgFacG3	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRgFacG3; $/;"	m	struct:__anon88	file:
u32DpccRgFacRb1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRgFacRb1;$/;"	m	struct:__anon88	file:
u32DpccRgFacRb2	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRgFacRb2; $/;"	m	struct:__anon88	file:
u32DpccRgFacRb3	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRgFacRb3; $/;"	m	struct:__anon88	file:
u32DpccRndOffs	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccRndOffs;         \/\/U12.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccRndOffsG1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRndOffsG1;$/;"	m	struct:__anon88	file:
u32DpccRndOffsG2	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRndOffsG2; $/;"	m	struct:__anon88	file:
u32DpccRndOffsG3	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRndOffsG3; $/;"	m	struct:__anon88	file:
u32DpccRndOffsRb1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRndOffsRb1; $/;"	m	struct:__anon88	file:
u32DpccRndOffsRb2	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRndOffsRb2; $/;"	m	struct:__anon88	file:
u32DpccRndOffsRb3	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRndOffsRb3; $/;"	m	struct:__anon88	file:
u32DpccRndThrG1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRndThrG1; $/;"	m	struct:__anon88	file:
u32DpccRndThrG2	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRndThrG2; $/;"	m	struct:__anon88	file:
u32DpccRndThrG3	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRndThrG3; $/;"	m	struct:__anon88	file:
u32DpccRndThrRb1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRndThrRb1; $/;"	m	struct:__anon88	file:
u32DpccRndThrRb2	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRndThrRb2; $/;"	m	struct:__anon88	file:
u32DpccRndThrRb3	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRndThrRb3; $/;"	m	struct:__anon88	file:
u32DpccRndThresh1	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccRndThresh1;     \/\/U16.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccRndThresh2	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccRndThresh2;     \/\/U16.0   $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccRndThresh3	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccRndThresh3;     \/\/U16.0   $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccRoG1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRoG1; $/;"	m	struct:__anon88	file:
u32DpccRoG2	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRoG2; $/;"	m	struct:__anon88	file:
u32DpccRoG3	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRoG3; $/;"	m	struct:__anon88	file:
u32DpccRoLimits	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccRoLimits;        \/\/U12.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccRoRb1	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRoRb1; $/;"	m	struct:__anon88	file:
u32DpccRoRb2	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRoRb2; $/;"	m	struct:__anon88	file:
u32DpccRoRb3	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccRoRb3; $/;"	m	struct:__anon88	file:
u32DpccSetUse	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccSetUse;          \/\/U4.0    $/;"	m	struct:hiISP_DP_REG_CFG_S
u32DpccSetUse	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccSetUse;      $/;"	m	struct:__anon87	file:
u32DpccStaticDpShowMode	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U32 u32DpccStaticDpShowMode;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u32DpccregsBayerPat	component/isp/firmware/drv/mkp_isp.h	/^	HI_U32 u32DpccregsBayerPat;   \/\/U2.0$/;"	m	struct:hiISP_DP_REG_CFG_S
u32DropErrFrame	include/hi_module_param.h	/^    HI_U32 u32DropErrFrame; $/;"	m	struct:hiVI_MODULE_PARAMS_S
u32DsTimesV	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	HI_U32 u32DsTimesV;$/;"	m	struct:hiHI_ISP_UVNR_ATTR	file:
u32Duration	include/hi_comm_vi.h	/^    HI_U32 u32Duration;                 \/* Flash high duration, unit: sensor pix clk.*\/$/;"	m	struct:hiVI_FlASH_CONFIG_S
u32DynBgMinBlendTime	include/hi_ive.h	/^    HI_U32 u32DynBgMinBlendTime;	\/*Dynamic background integration shortest time (range: 0 to 6000 frames; default: 0)*\/$/;"	m	struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
u32EVBias	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32EVBias;$/;"	m	struct:hiAE_DBG_ATTR_S
u32EVBias	include/hi_ae_comm.h	/^    HI_U32  u32EVBias;$/;"	m	struct:hiAE_DBG_ATTR_S
u32EXFlag	include/hi_comm_aio.h	/^    HI_U32              u32EXFlag;      \/* expand 8bit to 16bit,use AI_EXPAND(only valid for AI 8bit),use AI_CUT(only valid for extern Codec for 24bit) *\/$/;"	m	struct:hiAIO_ATTR_S
u32EncFrmGaps	include/hi_comm_rc.h	/^    HI_U32  u32EncFrmGaps;                          \/*the gap of frame lost*\/$/;"	m	struct:hiVENC_PARAM_FRAMELOST_S
u32Enhance	include/hi_comm_venc.h	/^    HI_U32       u32Enhance;                       \/*Enhance layer period*\/$/;"	m	struct:hiVENC_PARAM_REF_S
u32Enhance	include/hi_comm_venc.h	/^    HI_U32 u32Enhance;                       \/*Enhance layer period*\/$/;"	m	struct:hiVENC_PARAM_REF_EX_S
u32EntropyEncModeI	include/hi_comm_venc.h	/^    HI_U32 u32EntropyEncModeI;                     \/* 0:cavlc, 1:cabac *\/$/;"	m	struct:hiVENC_PARAM_H264_ENTROPY_S
u32EntropyEncModeP	include/hi_comm_venc.h	/^    HI_U32 u32EntropyEncModeP;                     \/* 0:cavlc, 1:cabac *\/$/;"	m	struct:hiVENC_PARAM_H264_ENTROPY_S
u32ExpHigh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32ExpHigh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_NRPROFILE_S
u32ExpLow	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32ExpLow;$/;"	m	struct:hiSCENEAUTO_INIPARAM_NRPROFILE_S
u32ExpRatio	component/isp/firmware/drv/isp.h	/^    HI_U32              u32ExpRatio[3][CFG2VLD_DLY_LIMIT];$/;"	m	struct:hiISP_SYNC_CFG_S
u32ExpRatio	component/isp/firmware/src/main/isp_main.h	/^    HI_U32  u32ExpRatio;$/;"	m	struct:hiISP_LINKAGE_S
u32ExpRatio	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32ExpRatio;             \/* RW, Range: [0x40, 0x400]. u32ExpRatio is quotient of long exposure time \/ short exposure time.$/;"	m	struct:hiISP_WDR_FS_ATTR_S
u32ExpRatio	include/hi_comm_isp.h	/^    HI_U32 u32ExpRatio;             \/* RW, Range: [0x40, 0x400]. u32ExpRatio is quotient of long exposure time \/ short exposure time.$/;"	m	struct:hiISP_WDR_FS_ATTR_S
u32ExpTime	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32ExpTime;              \/* RO, Range: (0x0, 0xFFFFFFFF] *\/  $/;"	m	struct:hiISP_EXP_INFO_S
u32ExpTime	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32ExpTime;        \/*RW,  sensor exposure time (unit: us ), Range: [0x0, 0xFFFFFFFF], it's related to the specific sensor *\/$/;"	m	struct:hiISP_ME_ATTR_S
u32ExpTime	include/hi_comm_isp.h	/^    HI_U32 u32ExpTime;              \/* RO, Range: (0x0, 0xFFFFFFFF] *\/  $/;"	m	struct:hiISP_EXP_INFO_S
u32ExpTime	include/hi_comm_isp.h	/^    HI_U32 u32ExpTime;        \/*RW,  sensor exposure time (unit: us ), Range: [0x0, 0xFFFFFFFF], it's related to the specific sensor *\/$/;"	m	struct:hiISP_ME_ATTR_S
u32ExpTime	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32ExpTime;$/;"	m	struct:hiADPT_SCENEAUTO_EXPOSUREINFO_S
u32ExpValue	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32ExpValue;              \/*RW, Range: (0x0, 0xFFFFFFFF], manual exposure value *\/ $/;"	m	struct:hiISP_AE_ATTR_S
u32ExpValue	include/hi_comm_isp.h	/^    HI_U32 u32ExpValue;              \/*RW, Range: (0x0, 0xFFFFFFFF], manual exposure value *\/ $/;"	m	struct:hiISP_AE_ATTR_S
u32Exposure	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32Exposure;             \/* RO, Range: [0x400, 0xFFFFFFFF] *\/  $/;"	m	struct:hiISP_EXP_INFO_S
u32Exposure	include/hi_comm_isp.h	/^    HI_U32 u32Exposure;             \/* RO, Range: [0x400, 0xFFFFFFFF] *\/  $/;"	m	struct:hiISP_EXP_INFO_S
u32Exposure	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Exposure; $/;"	m	struct:hiADPT_SCENEAUTO_EXPOSUREINFO_S
u32ExposureBiasValue	include/hi_comm_video.h	/^    HI_U32      u32ExposureBiasValue;                               \/*Exposure bias (compensation) value of taking picture*\/$/;"	m	struct:hiISP_DCF_INFO_S
u32ExposureBiasValue	include/hi_comm_video.h	/^    HI_U32      u32ExposureBiasValue;                               \/*Exposure bias (compensation) value of taking picture*\/$/;"	m	struct:hiISP_DCF_UPDATE_INFO_S
u32ExposureTime	include/hi_comm_video.h	/^    HI_U32      u32ExposureTime;                                    \/*Exposure time (reciprocal of shutter speed).*\/$/;"	m	struct:hiFRAME_SUPPLEMENT_INFO_S
u32ExposureTime	include/hi_comm_video.h	/^    HI_U32      u32ExposureTime;                                    \/*Exposure time (reciprocal of shutter speed).*\/$/;"	m	struct:hiISP_DCF_INFO_S
u32ExposureTime	include/hi_comm_video.h	/^    HI_U32      u32ExposureTime;                                    \/*Exposure time (reciprocal of shutter speed).*\/$/;"	m	struct:hiISP_DCF_UPDATE_INFO_S
u32ExposureTime	include/hi_comm_video.h	/^    HI_U32  u32ExposureTime;$/;"	m	struct:hiSNAP_ISP_INFO_S
u32ExposureTime	include/hi_comm_video.h	/^    HI_U32 u32ExposureTime;$/;"	m	struct:hiISP_FRAME_INFO_S
u32FNumber	include/hi_comm_video.h	/^    HI_U32      u32FNumber;                                         \/*The actual F-number (F-stop) of lens when the image was taken*\/$/;"	m	struct:hiFRAME_SUPPLEMENT_INFO_S
u32FNumber	include/hi_comm_video.h	/^    HI_U32      u32FNumber;                                         \/*The actual F-number (F-stop) of lens when the image was taken*\/$/;"	m	struct:hiISP_DCF_INFO_S
u32FNumber	include/hi_comm_video.h	/^    HI_U32      u32FNumber;                                         \/*The actual F-number (F-stop) of lens when the image was taken*\/$/;"	m	struct:hiISP_DCF_UPDATE_INFO_S
u32FcrShift	component/isp/firmware/src/algorithms/isp_demosaic.c	/^static HI_U32 u32FcrShift = (HI_DEMOSAIC_BITDEPTH - 10 >= 0) ? (HI_DEMOSAIC_BITDEPTH - 10) : (10 - HI_DEMOSAIC_BITDEPTH);$/;"	v	file:
u32Ffps	include/hi_math.h	/^    HI_U32 u32Ffps;    \/* Full frame rate    *\/$/;"	m	struct:hiFPS_CTRL_S
u32FgAlpha	include/hi_comm_region.h	/^    HI_U32 u32FgAlpha;$/;"	m	struct:hiOVERLAYEX_CHN_ATTR_S
u32FgAlpha	include/hi_comm_region.h	/^    HI_U32 u32FgAlpha;$/;"	m	struct:hiOVERLAY_CHN_ATTR_S
u32FgAlpha	include/hi_comm_vgs.h	/^    HI_U32                  u32FgAlpha;     \/* foreground alpha of osd *\/$/;"	m	struct:hiVGS_ADD_OSD_S
u32Field	include/hi_comm_video.h	/^    VIDEO_FIELD_E   u32Field;$/;"	m	struct:hiVIDEO_FRAME_S
u32FileSize	include/hi_comm_aio.h	/^    HI_U32 		u32FileSize;  \/*in KB*\/$/;"	m	struct:hiAUDIO_SAVE_FILE_INFO_S
u32FillColor	include/hi_tde_type.h	/^    HI_U32           u32FillColor;  $/;"	m	struct:hiTDE2_FILLCOLOR_S
u32FirstStableTime	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32FirstStableTime;      \/* RO, AE first stable time for quick start *\/$/;"	m	struct:hiISP_EXP_INFO_S
u32FirstStableTime	include/hi_comm_isp.h	/^    HI_U32 u32FirstStableTime;      \/* RO, AE first stable time for quick start *\/$/;"	m	struct:hiISP_EXP_INFO_S
u32FixLevel	include/hi_comm_vi.h	/^	HI_U32  				u32FixLevel;				\/* Level of how strong the screen is fixated. range:[0~7] *\/	$/;"	m	struct:hiVI_DIS_CONFIG_S
u32FlickerFreq	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32FlickerFreq;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32FlickerFreq	include/hi_ae_comm.h	/^    HI_U32  u32FlickerFreq;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32FluctuateLevel	include/hi_comm_rc.h	/^    HI_U32      u32FluctuateLevel;                      \/* level [0..5].scope of bitrate fluctuate. 1-5: 10%-50%. 0: SDK optimized, recommended; *\/$/;"	m	struct:hiVENC_ATTR_H264_CBR_S
u32FluctuateLevel	include/hi_comm_rc.h	/^    HI_U32      u32FluctuateLevel;                      \/* level [0..5].scope of bitrate fluctuate. 1-5: 10%-50%. 0: SDK optimized, recommended; *\/$/;"	m	struct:hiVENC_ATTR_MPEG4_CBR_S
u32FluctuateLevel	include/hi_comm_rc.h	/^    HI_U32      u32FluctuateLevel;                      \/* reserved, level [1..5].scope of bitrate fluctuate. 1-5: 10%-50%. 1: SDK optimized, recommended; *\/$/;"	m	struct:hiVENC_ATTR_MJPEG_CBR_S
u32FocalLength	include/hi_comm_video.h	/^    HI_U32      u32FocalLength;                                     \/*Focal length of lens used to take image. Unit is millimeter*\/$/;"	m	struct:hiISP_DCF_INFO_S
u32FpnExpThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32FpnExpThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_THRESHVALUE_S
u32Fps	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32Fps;                  \/* RO, actual fps *\/  $/;"	m	struct:hiISP_EXP_INFO_S
u32Fps	include/hi_comm_isp.h	/^    HI_U32 u32Fps;                  \/* RO, actual fps *\/  $/;"	m	struct:hiISP_EXP_INFO_S
u32Frame	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Frame;$/;"	m	struct:hiADPT_SCENEAUTO_PUBATTR_S
u32FrameCnt	component/isp/3a/sample_ae/sample_ae_adp.h	/^    HI_U32                  u32FrameCnt;$/;"	m	struct:hiSAMPLE_AE_CTX_S
u32FrameCnt	component/isp/firmware/src/main/isp_main.h	/^    HI_U32                  u32FrameCnt;    \/* frame count for 3a libs which can decide the interval of calculate. *\/$/;"	m	struct:hiISP_CTX_S
u32FrameCnt	component/isp/include/hi_comm_3a.h	/^    HI_U32  u32FrameCnt;    \/* the counting of frame *\/$/;"	m	struct:hiISP_AE_INFO_S
u32FrameCnt	component/isp/include/hi_comm_3a.h	/^    HI_U32  u32FrameCnt;$/;"	m	struct:hiISP_AF_INFO_S
u32FrameCnt	component/isp/include/hi_comm_3a.h	/^    HI_U32  u32FrameCnt;$/;"	m	struct:hiISP_AWB_INFO_S
u32FrameCnt	include/hi_comm_3a.h	/^    HI_U32  u32FrameCnt;    \/* the counting of frame *\/$/;"	m	struct:hiISP_AE_INFO_S
u32FrameCnt	include/hi_comm_3a.h	/^    HI_U32  u32FrameCnt;$/;"	m	struct:hiISP_AF_INFO_S
u32FrameCnt	include/hi_comm_3a.h	/^    HI_U32  u32FrameCnt;$/;"	m	struct:hiISP_AWB_INFO_S
u32FrameCnt	include/hi_comm_vi.h	/^    HI_U32  u32FrameCnt;     \/* set capture frame counts *\/$/;"	m	struct:hiVI_SNAP_NORMAL_ATTR_S
u32FrameDepth	include/hi_comm_vi.h	/^    HI_U32  u32FrameDepth;   \/* buffer depth, must great than 2 *\/$/;"	m	struct:hiVI_SNAP_NORMAL_ATTR_S
u32FrameDepth	include/hi_comm_vi.h	/^    HI_U32  u32FrameDepth;   \/* buffer depth, must great than 2 *\/$/;"	m	struct:hiVI_SNAP_USER_ATTR_S
u32FrameDepth	include/hi_comm_vi.h	/^    HI_U32  u32FrameDepth;  \/* buffer depth *\/$/;"	m	struct:hiVI_SNAP_HDR_ATTR_S
u32FrameNum	component/isp/firmware/drv/mkp_vi.h	/^    HI_U32                  u32FrameNum;         \/* RW, value is 2^N, range: [0x1, 0x10] *\/$/;"	m	struct:hiVIU_FPN_CALIBRATE_ATTR_S
u32FrameNum	component/isp/include/hi_comm_isp.h	/^    HI_U32                          u32FrameNum;         \/* value is 2^N, range: [1, 16] *\/$/;"	m	struct:hiISP_FPN_CALIBRATE_ATTR_S
u32FrameNum	include/hi_comm_isp.h	/^    HI_U32                          u32FrameNum;         \/* value is 2^N, range: [1, 16] *\/$/;"	m	struct:hiISP_FPN_CALIBRATE_ATTR_S
u32FrameSupplementPhyAddr	include/hi_comm_video.h	/^    HI_U32   u32FrameSupplementPhyAddr;$/;"	m	struct:hiVIDEO_SUPPLEMENT_S
u32FreeBlkCnt	include/hi_comm_vb.h	/^	HI_U32 u32FreeBlkCnt;$/;"	m	struct:hiVB_POOL_STATUS_S
u32FreeNum	component/isp/firmware/drv/isp.h	/^    HI_U32 u32FreeNum;$/;"	m	struct:hiISP_STAT_BUF_S
u32FrmChkPeriod	include/hi_ive.h	/^    HI_U32 u32FrmChkPeriod;			\/*Background status checking period (range: 0 to 2000 frames; default: 50) *\/$/;"	m	struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
u32FrmKey	include/hi_math.h	/^    HI_U32 u32FrmKey;  \/* update key frame   *\/$/;"	m	struct:hiFPS_CTRL_S
u32FrmLostBpsThr	include/hi_comm_rc.h	/^    HI_U32  u32FrmLostBpsThr;                       \/* the instant bit rate threshold *\/$/;"	m	struct:hiVENC_PARAM_FRAMELOST_S
u32FrmNum	include/hi_comm_aio.h	/^    HI_U32              u32FrmNum;      \/* frame num in buf[2,MAX_AUDIO_FRAME_NUM] *\/$/;"	m	struct:hiAIO_ATTR_S
u32FrmNumBgn	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32FrmNumBgn;$/;"	m	struct:hiAE_DBG_STATUS_S
u32FrmNumBgn	component/isp/3a/include/hi_awb_comm.h	/^    HI_U32 u32FrmNumBgn;$/;"	m	struct:hiAWB_DBG_STATUS_S
u32FrmNumBgn	component/isp/defog/isp_dehaze.h	/^    HI_U32 u32FrmNumBgn;$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
u32FrmNumBgn	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32FrmNumBgn;$/;"	m	struct:hiISP_DBG_STATUS_S
u32FrmNumBgn	include/hi_ae_comm.h	/^    HI_U32  u32FrmNumBgn;$/;"	m	struct:hiAE_DBG_STATUS_S
u32FrmNumBgn	include/hi_awb_comm.h	/^    HI_U32 u32FrmNumBgn;$/;"	m	struct:hiAWB_DBG_STATUS_S
u32FrmNumBgn	include/hi_comm_isp.h	/^    HI_U32  u32FrmNumBgn;$/;"	m	struct:hiISP_DBG_STATUS_S
u32FrmNumBgn	include/isp_dehaze.h	/^    HI_U32 u32FrmNumBgn;$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
u32FrmNumEnd	component/isp/3a/include/hi_awb_comm.h	/^    HI_U32 u32FrmNumEnd;    $/;"	m	struct:hiAWB_DBG_STATUS_S
u32FrmNumEnd	component/isp/defog/isp_dehaze.h	/^    HI_U32 u32FrmNumEnd; $/;"	m	struct:hiDEHAZE_DBG_STATUS_S
u32FrmNumEnd	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32FrmNumEnd;$/;"	m	struct:hiISP_DBG_STATUS_S
u32FrmNumEnd	include/hi_awb_comm.h	/^    HI_U32 u32FrmNumEnd;    $/;"	m	struct:hiAWB_DBG_STATUS_S
u32FrmNumEnd	include/hi_comm_isp.h	/^    HI_U32  u32FrmNumEnd;$/;"	m	struct:hiISP_DBG_STATUS_S
u32FrmNumEnd	include/isp_dehaze.h	/^    HI_U32 u32FrmNumEnd; $/;"	m	struct:hiDEHAZE_DBG_STATUS_S
u32FrmRate	include/hi_comm_vi.h	/^    HI_U32 u32FrmRate;                  \/* current frame rate *\/$/;"	m	struct:hiVI_CHN_STAT_S
u32FrmSize	component/isp/firmware/drv/mkp_vi.h	/^    HI_U32              u32FrmSize;         \/* FPN frame size (exactly frm size or compress len) *\/$/;"	m	struct:hiVI_FPN_FRAME_INFO_S
u32FrmSize	component/isp/include/hi_comm_isp.h	/^    HI_U32              u32FrmSize;         \/* FPN frame size (exactly frm size or compress len) *\/$/;"	m	struct:hiISP_FPN_FRAME_INFO_S
u32FrmSize	include/hi_comm_isp.h	/^    HI_U32              u32FrmSize;         \/* FPN frame size (exactly frm size or compress len) *\/$/;"	m	struct:hiISP_FPN_FRAME_INFO_S
u32FrmSize	sample/common/sample_comm.h	/^    HI_U32 u32FrmSize;$/;"	m	struct:sample_vi_frame_info_s
u32FullLines	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32FullLines;  $/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32FullLines	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32FullLines;$/;"	m	struct:hiAE_DBG_STATUS_S
u32FullLines	include/hi_ae_comm.h	/^    HI_U32  u32FullLines;  $/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32FullLines	include/hi_ae_comm.h	/^    HI_U32  u32FullLines;$/;"	m	struct:hiAE_DBG_STATUS_S
u32FullLinesMax	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32FullLinesMax;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32FullLinesMax	include/hi_ae_comm.h	/^    HI_U32  u32FullLinesMax;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32FullLinesStd	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32FullLinesStd;  $/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32FullLinesStd	include/hi_ae_comm.h	/^    HI_U32  u32FullLinesStd;  $/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32GBOffset	component/isp/include/hi_comm_isp.h	/^    HI_U32              u32GBOffset;         \/* WO, GB component *\/$/;"	m	struct:hiISP_BLC_ATTR_S
u32GBOffset	include/hi_comm_isp.h	/^    HI_U32              u32GBOffset;         \/* WO, GB component *\/$/;"	m	struct:hiISP_BLC_ATTR_S
u32GROffset	component/isp/include/hi_comm_isp.h	/^    HI_U32              u32GROffset;         \/* WO, GR component *\/$/;"	m	struct:hiISP_BLC_ATTR_S
u32GROffset	include/hi_comm_isp.h	/^    HI_U32              u32GROffset;         \/* WO, GR component *\/$/;"	m	struct:hiISP_BLC_ATTR_S
u32Gain	component/isp/firmware/drv/mkp_vi.h	/^    HI_U32                  u32Gain;             \/* RO, only use in manual mode, format 2.8 *\/$/;"	m	struct:hiVIU_FPN_CORRECTION_ATTR_S
u32GainHue	component/isp/include/hi_comm_isp.h	/^    HI_U32          u32GainHue      ; \/* [0,512]*\/$/;"	m	struct:__anon100
u32GainHue	include/hi_comm_isp.h	/^    HI_U32          u32GainHue      ; \/* [0,512]*\/$/;"	m	struct:__anon70
u32GainHue	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32GainHue; $/;"	m	struct:hiADPT_SCENEAUTO_ACM_ATTR_S
u32GainHue	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32GainHue; $/;"	m	struct:hiSCENEAUTO_ACM_S
u32GainLuma	component/isp/include/hi_comm_isp.h	/^    HI_U32          u32GainLuma     ; \/* [0,512]*\/$/;"	m	struct:__anon100
u32GainLuma	include/hi_comm_isp.h	/^    HI_U32          u32GainLuma     ; \/* [0,512]*\/$/;"	m	struct:__anon70
u32GainLuma	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32GainLuma; $/;"	m	struct:hiADPT_SCENEAUTO_ACM_ATTR_S
u32GainLuma	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32GainLuma; $/;"	m	struct:hiSCENEAUTO_ACM_S
u32GainSat	component/isp/include/hi_comm_isp.h	/^    HI_U32          u32GainSat      ; \/* [0,512]*\/$/;"	m	struct:__anon100
u32GainSat	include/hi_comm_isp.h	/^    HI_U32          u32GainSat      ; \/* [0,512]*\/$/;"	m	struct:__anon70
u32GainSat	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32GainSat; $/;"	m	struct:hiADPT_SCENEAUTO_ACM_ATTR_S
u32GainSat	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32GainSat; $/;"	m	struct:hiSCENEAUTO_ACM_S
u32GainThreshold	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32GainThreshold;         \/*RW,  Gain threshold for slow shutter mode (unit: times, 10bit precision), Range : [0x400, 0xFFFFFFFF] *\/$/;"	m	struct:hiISP_AE_ATTR_S
u32GainThreshold	include/hi_comm_isp.h	/^    HI_U32 u32GainThreshold;         \/*RW,  Gain threshold for slow shutter mode (unit: times, 10bit precision), Range : [0x400, 0xFFFFFFFF] *\/$/;"	m	struct:hiISP_AE_ATTR_S
u32GlobalSum	component/isp/3a/include/hi_awb_comm.h	/^    HI_U32 u32GlobalSum;                  \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_STATUS_S
u32GlobalSum	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32GlobalSum;        \/*RO, Global WB output population*\/$/;"	m	struct:hiISP_WB_RGB_STATISTICS_S
u32GlobalSum	include/hi_awb_comm.h	/^    HI_U32 u32GlobalSum;                  \/*Hi3518EV200 does't support, fixed to 0*\/$/;"	m	struct:hiAWB_DBG_STATUS_S
u32GlobalSum	include/hi_comm_isp.h	/^    HI_U32 u32GlobalSum;        \/*RO, Global WB output population*\/$/;"	m	struct:hiISP_WB_RGB_STATISTICS_S
u32Gop	include/hi_comm_rc.h	/^    HI_U32      u32Gop;                                 \/* the interval of ISLICE. *\/$/;"	m	struct:hiVENC_ATTR_MPEG4_VBR_S
u32Gop	include/hi_comm_rc.h	/^    HI_U32      u32Gop;                                 \/*the interval of ISLICE. *\/$/;"	m	struct:hiVENC_ATTR_H264_ABR_S
u32Gop	include/hi_comm_rc.h	/^    HI_U32      u32Gop;                                 \/*the interval of ISLICE. *\/$/;"	m	struct:hiVENC_ATTR_H264_AVBR_S
u32Gop	include/hi_comm_rc.h	/^    HI_U32      u32Gop;                                 \/*the interval of ISLICE. *\/$/;"	m	struct:hiVENC_ATTR_H264_CBR_S
u32Gop	include/hi_comm_rc.h	/^    HI_U32      u32Gop;                                 \/*the interval of ISLICE. *\/$/;"	m	struct:hiVENC_ATTR_H264_FIXQP_S
u32Gop	include/hi_comm_rc.h	/^    HI_U32      u32Gop;                                 \/*the interval of ISLICE. *\/$/;"	m	struct:hiVENC_ATTR_H264_VBR_S
u32Gop	include/hi_comm_rc.h	/^    HI_U32      u32Gop;                                 \/*the interval of ISLICE. *\/$/;"	m	struct:hiVENC_ATTR_MPEG4_CBR_S
u32Gop	include/hi_comm_rc.h	/^    HI_U32      u32Gop;                                 \/*the interval of ISLICE. *\/$/;"	m	struct:hiVENC_ATTR_MPEG4_FIXQP_S
u32H	sample/ive/sample/sample_ive_od.c	/^	HI_U32 u32H;$/;"	m	struct:hiSAMPLE_IVE_OD_S	file:
u32H264eIdrPicId	include/hi_comm_venc.h	/^    HI_U32 u32H264eIdrPicId;                       \/*idr_pic_id value*\/$/;"	m	struct:hiVENC_H264_IDRPICID_CFG_S
u32H264eMiniBufMode	include/hi_comm_venc.h	/^    HI_U32  u32H264eMiniBufMode;  $/;"	m	struct:hiVENC_PARAM_MOD_H264E_S
u32H264eRcnEqualRef	include/hi_comm_venc.h	/^    HI_U32  u32H264eRcnEqualRef;$/;"	m	struct:hiVENC_PARAM_MOD_H264E_S
u32H264eVBSource	include/hi_comm_venc.h	/^    HI_U32  u32H264eVBSource;$/;"	m	struct:hiVENC_PARAM_MOD_H264E_S
u32H265eMiniBufMode	include/hi_comm_venc.h	/^    HI_U32  u32H265eMiniBufMode;    $/;"	m	struct:hiVENC_PARAM_MOD_H265E_S
u32HDefLevel	include/hifb.h	/^    HI_U32  u32HDefLevel;   \/**<  horizontal deflicker level, 0 means horizontal deflicker is unsupported  *\/$/;"	m	struct:__anon57
u32HDfLevel	include/hifb.h	/^    HI_U32  u32HDfLevel;    \/**<  horizontal deflicker level *\/     $/;"	m	struct:hiHIFB_DEFLICKER_S
u32HLCCount	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32HLCCount;$/;"	m	struct:hiSCENEAUTO_INIPARAM_THRESHVALUE_S
u32HLCExpThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32HLCExpThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_THRESHVALUE_S
u32HLCOffThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32HLCOffThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_THRESHVALUE_S
u32HLCOnThresh	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32HLCOnThresh;$/;"	m	struct:hiSCENEAUTO_INIPARAM_THRESHVALUE_S
u32HLCTolerance	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32HLCTolerance;$/;"	m	struct:hiSCENEAUTO_INIPARAM_THRESHVALUE_S
u32HMACKeyLen	include/hi_unf_cipher.h	/^    HI_U32 u32HMACKeyLen;$/;"	m	struct:__anon74
u32HMotion	tools/vi_dump.c	/^    HI_U32 u32HMotion;$/;"	m	struct:hiVI_DIS_STATS_S	file:
u32HOffset	tools/vi_dump.c	/^    HI_U32 u32HOffset;$/;"	m	struct:hiVI_DIS_STATS_S	file:
u32HRatio	include/hi_comm_vo.h	/^    HI_U32 u32HRatio;    $/;"	m	struct:hiVO_ZOOM_RATIO_S
u32HWSize	include/hi_comm_venc.h	/^    HI_U32 u32HWSize;                              \/* size of horizontal search window.$/;"	m	struct:hiVENC_PARAM_H264_INTER_PRED_S
u32HWSize	include/hi_comm_venc.h	/^    HI_U32 u32HWSize;                              \/* size of horizontal search window.$/;"	m	struct:hiVENC_PARAM_H265_INTER_PRED_S
u32HeaderPhyAddr	include/hi_comm_video.h	/^    HI_U32          u32HeaderPhyAddr[3];$/;"	m	struct:hiVIDEO_FRAME_S
u32HeaderStride	include/hi_comm_video.h	/^    HI_U32          u32HeaderStride[3];$/;"	m	struct:hiVIDEO_FRAME_S
u32Hedge16MaxNum	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32Hedge16MaxNum[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32Hedge16MaxNum_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Hedge16MaxNum_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32Hedge16MaxNum_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32Hedge16MaxNum_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32Hedge16ProtectNum	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32Hedge16ProtectNum[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32Hedge16ProtectNum_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Hedge16ProtectNum_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32Hedge16ProtectNum_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32Hedge16ProtectNum_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32Hedge32MaxNum	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32Hedge32MaxNum[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32Hedge32MaxNum_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Hedge32MaxNum_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32Hedge32MaxNum_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32Hedge32MaxNum_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32Hedge32ProtectNum	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32Hedge32ProtectNum[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32Hedge32ProtectNum_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Hedge32ProtectNum_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32Hedge32ProtectNum_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32Hedge32ProtectNum_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32Height	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	HI_U32  u32Height;$/;"	m	struct:hiHI_ISP_UVNR_ATTR	file:
u32Height	include/hi_comm_video.h	/^    HI_U32          u32Height;$/;"	m	struct:hiVIDEO_FRAME_S
u32Height	include/hi_comm_video.h	/^    HI_U32 u32Height;              \/* Bitmap's height *\/$/;"	m	struct:hiBITMAP_S
u32Height	include/hi_comm_video.h	/^    HI_U32 u32Height;$/;"	m	struct:hiRECT_S
u32Height	include/hi_comm_video.h	/^    HI_U32 u32Height;$/;"	m	struct:hiSIZE_S
u32Height	include/hi_comm_vpss.h	/^    HI_U32          u32Height;              \/*Height of target image*\/$/;"	m	struct:hiVPSS_EXT_CHN_ATTR_S
u32Height	include/hi_comm_vpss.h	/^    HI_U32 u32Height;             \/*Height of target image*\/$/;"	m	struct:hiVPSS_CHN_MODE_S
u32Height	include/hi_tde_type.h	/^    HI_U32 u32Height;$/;"	m	struct:hiTDE2_RECT_S
u32Height	include/hi_tde_type.h	/^    HI_U32 u32Height;$/;"	m	struct:hiTDE2_SURFACE_S
u32Height	include/hifb.h	/^    HI_U32  u32Height;        $/;"	m	struct:__anon51
u32Height	include/hifb.h	/^    HI_U32  u32Height;      \/**<  height pixels *\/   $/;"	m	struct:__anon59
u32Hist256Value	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Hist256Value[256];$/;"	m	struct:hiADPT_SCENEAUTO_EXPOSUREINFO_S
u32HoldValue	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32HoldValue;            \/*RW, Range: [0x0, 0x3E8], iris hold value for DC-iris*\/$/;"	m	struct:hiISP_MI_ATTR_S
u32HoldValue	include/hi_comm_isp.h	/^    HI_U32  u32HoldValue;            \/*RW, Range: [0x0, 0x3E8], iris hold value for DC-iris*\/$/;"	m	struct:hiISP_MI_ATTR_S
u32HorZoom	include/hi_comm_fisheye.h	/^	HI_U32 					u32HorZoom;		\/* [1, 4095] *\/$/;"	m	struct:hiFISHEYE_REGION_ATTR_S
u32HsyncAct	include/hi_comm_vi.h	/^    HI_U32 u32HsyncAct ;    \/* Horizontal effetive width *\/$/;"	m	struct:hiVI_TIMING_BLANK_S
u32HsyncHbb	include/hi_comm_vi.h	/^    HI_U32 u32HsyncHbb ;    \/* Horizontal back blanking width *\/$/;"	m	struct:hiVI_TIMING_BLANK_S
u32HsyncHfb	include/hi_comm_vi.h	/^    HI_U32 u32HsyncHfb ;    \/* Horizontal front blanking width *\/$/;"	m	struct:hiVI_TIMING_BLANK_S
u32Hue	include/hi_comm_vo.h	/^    HI_U32 u32Hue;                      \/* hue      :   0 ~ 100 default: 50 *\/$/;"	m	struct:hiVO_CSC_S
u32HueVal	include/hi_comm_vi.h	/^    HI_U32 u32HueVal;                   \/* Hue: [0 ~ 100] *\/$/;"	m	struct:hiVI_CSC_ATTR_S
u32ICSCParamAddr	include/hi_tde_type.h	/^    HI_U32 u32ICSCParamAddr;		\/**ICSC parameter address. The address must be 128-bit aligned.*\/$/;"	m	struct:hiTDE2_CSC_OPT_S
u32IQp	include/hi_comm_rc.h	/^    HI_U32      u32IQp;                                 \/* qp of the i frame *\/$/;"	m	struct:hiVENC_ATTR_H264_FIXQP_S
u32IQp	include/hi_comm_rc.h	/^    HI_U32      u32IQp;                                 \/* qp of the i frame *\/$/;"	m	struct:hiVENC_ATTR_MPEG4_FIXQP_S
u32ISO	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32ISO;                  \/* RO, Range: [0x64, 0xFFFFFFFF] *\/$/;"	m	struct:hiISP_EXP_INFO_S
u32ISO	include/hi_comm_isp.h	/^    HI_U32 u32ISO;                  \/* RO, Range: [0x64, 0xFFFFFFFF] *\/$/;"	m	struct:hiISP_EXP_INFO_S
u32ISO	include/hi_comm_video.h	/^	HI_U32		u32ISO; 								            \/*ISP internal ISO : Again*Dgain*ISPgain*\/$/;"	m	struct:hiFRAME_SUPPLEMENT_INFO_S
u32ISPDGain	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32ISPDGain;             \/* RO, Range: [0x400, 0x40000] *\/            $/;"	m	struct:hiISP_EXP_INFO_S
u32ISPDGain	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32ISPDGain;       \/*RW,  ISP digital gain (unit: times, 10bit precision), Range : [0x400, 0x40000], it's related to the ISP digital gain range *\/$/;"	m	struct:hiISP_ME_ATTR_S
u32ISPDGain	include/hi_comm_isp.h	/^    HI_U32 u32ISPDGain;             \/* RO, Range: [0x400, 0x40000] *\/            $/;"	m	struct:hiISP_EXP_INFO_S
u32ISPDGain	include/hi_comm_isp.h	/^    HI_U32 u32ISPDGain;       \/*RW,  ISP digital gain (unit: times, 10bit precision), Range : [0x400, 0x40000], it's related to the ISP digital gain range *\/$/;"	m	struct:hiISP_ME_ATTR_S
u32ISPDGain	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32ISPDGain;$/;"	m	struct:hiADPT_SCENEAUTO_EXPOSUREINFO_S
u32ISPDgainShift	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32ISPDgainShift;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32ISPDgainShift	include/hi_ae_comm.h	/^    HI_U32  u32ISPDgainShift;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32IV	include/hi_unf_cipher.h	/^    HI_U32 u32IV[4];                                \/**< Initialization vector (IV) *\/$/;"	m	struct:hiHI_UNF_CIPHER_CTRL_S
u32IVLen	include/hi_unf_cipher.h	/^    HI_U32 u32IVLen;$/;"	m	struct:hiUNF_CIPHER_GCM_INFO_S
u32Id	include/hi_comm_aio.h	/^    HI_U32         u32Id;   \/*frame id*\/$/;"	m	struct:hiAUDIO_FRAME_INFO_S
u32ImageHeight	component/isp/defog/isp_dehaze.h	/^    HI_U32 u32ImageHeight;$/;"	m	struct:hiDEHAZE_DBG_ATTR_S
u32ImageHeight	include/isp_dehaze.h	/^    HI_U32 u32ImageHeight;$/;"	m	struct:hiDEHAZE_DBG_ATTR_S
u32ImageWidth	component/isp/defog/isp_dehaze.h	/^    HI_U32 u32ImageWidth;    $/;"	m	struct:hiDEHAZE_DBG_ATTR_S
u32ImageWidth	include/isp_dehaze.h	/^    HI_U32 u32ImageWidth;    $/;"	m	struct:hiDEHAZE_DBG_ATTR_S
u32InPointNum	include/hi_comm_aio.h	/^    HI_U32                  u32InPointNum;      \/* input point number of frame *\/$/;"	m	struct:hiAUDIO_RESAMPLE_ATTR_S
u32InRadius	include/hi_comm_fisheye.h	/^	HI_U32 					u32InRadius;    \/* inner radius of fisheye correction region*\/$/;"	m	struct:hiFISHEYE_REGION_ATTR_S
u32Increment	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32Increment;$/;"	m	struct:hiAE_DBG_STATUS_S
u32Increment	include/hi_ae_comm.h	/^    HI_U32  u32Increment;$/;"	m	struct:hiAE_DBG_STATUS_S
u32Index	include/hi_comm_venc.h	/^    HI_U32  u32Index;                              \/* Index of an ROI. The system supports indexes ranging from 0 to 7 *\/$/;"	m	struct:hiVENC_ROI_CFG_S
u32InitAESpeed	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32InitAESpeed;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32InitAESpeed	include/hi_ae_comm.h	/^    HI_U32  u32InitAESpeed;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32InitAETolerance	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32InitAETolerance;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32InitAETolerance	include/hi_ae_comm.h	/^    HI_U32  u32InitAETolerance;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32InitDelayTimeMs	include/hi_module_param.h	/^	HI_U32  u32InitDelayTimeMs;$/;"	m	struct:hiACODEC_MODULE_PARAMS_S
u32InitExposure	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32InitExposure;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32InitExposure	include/hi_ae_comm.h	/^    HI_U32  u32InitExposure;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32InitMinTime	include/hi_ive.h	/^    HI_U32 u32InitMinTime;			\/*Background initialization shortest time (range: 20 to 6000 frames; default: 100)*\/$/;"	m	struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
u32IntCnt	include/hi_comm_vi.h	/^    HI_U32 u32IntCnt;                   \/* The video frame interrupt count *\/$/;"	m	struct:hiVI_CHN_STAT_S
u32IntCount	component/isp/firmware/src/main/isp_proc.c	/^    HI_U32 u32IntCount;$/;"	m	struct:hiISP_PROC_S	file:
u32IntTime	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32IntTime;$/;"	m	struct:hiAE_DBG_STATUS_S
u32IntTime	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32  u32IntTime[4];  \/* 0: Shortest shutter(SS), 1: Short shutter(S), 2: long shutter(L), 3: longest shutter(LL) *\/$/;"	m	struct:hiISP_AE_REG_CFG_2_S
u32IntTime	component/isp/include/hi_comm_3a.h	/^    HI_U32  u32IntTime[4];$/;"	m	struct:hiISP_AE_RESULT_S
u32IntTime	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32IntTime;     \/*RW,  sensor exposure time (unit: us ), Range: (0x0, 0xFFFFFFFF], it's related to the specific sensor *\/$/;"	m	struct:hiISP_AE_ROUTE_EX_NODE_S
u32IntTime	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32IntTime;     \/*RW,  sensor exposure time (unit: us ), Range: (0x0, 0xFFFFFFFF], it's related to the specific sensor *\/$/;"	m	struct:hiISP_AE_ROUTE_NODE_S
u32IntTime	include/hi_ae_comm.h	/^    HI_U32  u32IntTime;$/;"	m	struct:hiAE_DBG_STATUS_S
u32IntTime	include/hi_comm_3a.h	/^    HI_U32  u32IntTime[4];$/;"	m	struct:hiISP_AE_RESULT_S
u32IntTime	include/hi_comm_isp.h	/^    HI_U32  u32IntTime;     \/*RW,  sensor exposure time (unit: us ), Range: (0x0, 0xFFFFFFFF], it's related to the specific sensor *\/$/;"	m	struct:hiISP_AE_ROUTE_EX_NODE_S
u32IntTime	include/hi_comm_isp.h	/^    HI_U32  u32IntTime;     \/*RW,  sensor exposure time (unit: us ), Range: (0x0, 0xFFFFFFFF], it's related to the specific sensor *\/$/;"	m	struct:hiISP_AE_ROUTE_NODE_S
u32IntTime	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32  u32IntTime; $/;"	m	struct:hiADPT_SCENEAUTO_AEROUTE_NODE_S
u32IntTime	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32  u32IntTime;    $/;"	m	struct:hiSCENEAUTO_ROUTE_NODE_S
u32IntTime	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32  u32IntTime; $/;"	m	struct:hiSCENEAUTO_AEROUTE_NODE_S
u32IntdetInterval	include/hi_module_param.h	/^    HI_U32 u32IntdetInterval;$/;"	m	struct:hiVI_MODULE_PARAMS_S
u32Inter16x16CuNum	include/hi_comm_venc.h	/^    HI_U32 u32Inter16x16CuNum;$/;"	m	struct:hiVENC_STREAM_INFO_H265_S
u32Inter16x16MbNum	include/hi_comm_venc.h	/^    HI_U32 u32Inter16x16MbNum;                      \/* the inter16x16 macroblock num *\/$/;"	m	struct:hiVENC_STREAM_INFO_H264_S
u32Inter16x8MbNum	include/hi_comm_venc.h	/^    HI_U32 u32Inter16x8MbNum;                       \/* the inter16x8 macroblock num *\/$/;"	m	struct:hiVENC_STREAM_INFO_H264_S
u32Inter32x32CuNum	include/hi_comm_venc.h	/^    HI_U32 u32Inter32x32CuNum;$/;"	m	struct:hiVENC_STREAM_INFO_H265_S
u32Inter64x64CuNum	include/hi_comm_venc.h	/^    HI_U32 u32Inter64x64CuNum;                            \/* the  num *\/$/;"	m	struct:hiVENC_STREAM_INFO_H265_S
u32Inter8x16MbNum	include/hi_comm_venc.h	/^    HI_U32 u32Inter8x16MbNum;                       \/* the inter8x16 macroblock num *\/$/;"	m	struct:hiVENC_STREAM_INFO_H264_S
u32Inter8x8CuNum	include/hi_comm_venc.h	/^    HI_U32 u32Inter8x8CuNum;$/;"	m	struct:hiVENC_STREAM_INFO_H265_S
u32Inter8x8MbNum	include/hi_comm_venc.h	/^    HI_U32 u32Inter8x8MbNum;                        \/* the inter8x8 macroblock num *\/$/;"	m	struct:hiVENC_STREAM_INFO_H264_S
u32InterTransMode	include/hi_comm_venc.h	/^    HI_U32 u32InterTransMode;                      \/* 0: trans4x4, trans8x8; 1: trans4x4, 2: trans8x8 *\/$/;"	m	struct:hiVENC_PARAM_H264_TRANS_S
u32Interval	include/hi_comm_vi.h	/^    HI_U32  u32Interval;     \/* for continuous capture, select frame every u32Intercal frames *\/$/;"	m	struct:hiVI_SNAP_NORMAL_ATTR_S
u32Interval	include/hi_comm_vi.h	/^    HI_U32 u32Interval;                 \/* Flash frequently interval, unit: frame*\/$/;"	m	struct:hiVI_FlASH_CONFIG_S
u32Intra16MbNum	include/hi_comm_venc.h	/^    HI_U32 u32Intra16MbNum;                         \/* the intra16x16 macroblock num *\/$/;"	m	struct:hiVENC_STREAM_INFO_H264_S
u32Intra16x16CuNum	include/hi_comm_venc.h	/^    HI_U32 u32Intra16x16CuNum;$/;"	m	struct:hiVENC_STREAM_INFO_H265_S
u32Intra32x32CuNum	include/hi_comm_venc.h	/^    HI_U32 u32Intra32x32CuNum;$/;"	m	struct:hiVENC_STREAM_INFO_H265_S
u32Intra4MbNum	include/hi_comm_venc.h	/^    HI_U32 u32Intra4MbNum;                          \/* the inter4x4 macroblock num *\/$/;"	m	struct:hiVENC_STREAM_INFO_H264_S
u32Intra4x4CuNum	include/hi_comm_venc.h	/^    HI_U32 u32Intra4x4CuNum;$/;"	m	struct:hiVENC_STREAM_INFO_H265_S
u32Intra8MbNum	include/hi_comm_venc.h	/^    HI_U32 u32Intra8MbNum;                          \/* the intra8x8 macroblock num *\/$/;"	m	struct:hiVENC_STREAM_INFO_H264_S
u32Intra8x8CuNum	include/hi_comm_venc.h	/^    HI_U32 u32Intra8x8CuNum;$/;"	m	struct:hiVENC_STREAM_INFO_H265_S
u32IntraTransMode	include/hi_comm_venc.h	/^    HI_U32 u32IntraTransMode;                      \/* 0: trans4x4, trans8x8; 1: trans4x4, 2: trans8x8 *\/$/;"	m	struct:hiVENC_PARAM_H264_TRANS_S
u32Inttime	component/isp/firmware/src/main/isp_main.h	/^    HI_U32  u32Inttime;$/;"	m	struct:hiISP_LINKAGE_S
u32IpcmMbNum	include/hi_comm_venc.h	/^    HI_U32 u32IpcmMbNum;                            \/* the ipcm macroblock num *\/$/;"	m	struct:hiVENC_STREAM_INFO_H264_S
u32IrisFNOLin	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32IrisFNOLin;$/;"	m	struct:hiAE_DBG_STATUS_S
u32IrisFNOLin	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32IrisFNOLin;  \/*RW, the equivalent gain of F number of the iris's aperture, Range:[1,1024], only support for Piris *\/$/;"	m	struct:hiISP_AE_ROUTE_EX_NODE_S
u32IrisFNOLin	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32IrisFNOLin;  \/*RW, the equivalent gain of F number of the iris's aperture, Range:[1,1024], only support for Piris *\/$/;"	m	struct:hiISP_AE_ROUTE_NODE_S
u32IrisFNOLin	include/hi_ae_comm.h	/^    HI_U32  u32IrisFNOLin;$/;"	m	struct:hiAE_DBG_STATUS_S
u32IrisFNOLin	include/hi_comm_isp.h	/^    HI_U32  u32IrisFNOLin;  \/*RW, the equivalent gain of F number of the iris's aperture, Range:[1,1024], only support for Piris *\/$/;"	m	struct:hiISP_AE_ROUTE_EX_NODE_S
u32IrisFNOLin	include/hi_comm_isp.h	/^    HI_U32  u32IrisFNOLin;  \/*RW, the equivalent gain of F number of the iris's aperture, Range:[1,1024], only support for Piris *\/$/;"	m	struct:hiISP_AE_ROUTE_NODE_S
u32Iso	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32Iso;$/;"	m	struct:hiAE_DBG_STATUS_S
u32Iso	component/isp/firmware/drv/mkp_vi.h	/^    HI_U32              u32Iso;             \/* FPN CALIBRATE ISO *\/$/;"	m	struct:hiVI_FPN_FRAME_INFO_S
u32Iso	component/isp/firmware/src/main/isp_main.h	/^    HI_U32  u32Iso;$/;"	m	struct:hiISP_LINKAGE_S
u32Iso	component/isp/include/hi_comm_3a.h	/^    HI_U32  u32Iso;$/;"	m	struct:hiISP_AE_RESULT_S
u32Iso	component/isp/include/hi_comm_isp.h	/^    HI_U32              u32Iso;             \/* FPN CALIBRATE ISO *\/$/;"	m	struct:hiISP_FPN_FRAME_INFO_S
u32Iso	include/hi_ae_comm.h	/^    HI_U32  u32Iso;$/;"	m	struct:hiAE_DBG_STATUS_S
u32Iso	include/hi_comm_3a.h	/^    HI_U32  u32Iso;$/;"	m	struct:hiISP_AE_RESULT_S
u32Iso	include/hi_comm_isp.h	/^    HI_U32              u32Iso;             \/* FPN CALIBRATE ISO *\/$/;"	m	struct:hiISP_FPN_FRAME_INFO_S
u32Iso	include/hi_comm_video.h	/^    HI_U32  u32Iso;$/;"	m	struct:hiSNAP_ISP_INFO_S
u32Iso	include/hi_comm_video.h	/^    HI_U32 u32Iso;$/;"	m	struct:hiISP_FRAME_INFO_S
u32IsoMax	component/isp/firmware/src/main/isp_main.h	/^    HI_U32  u32IsoMax;$/;"	m	struct:hiISP_LINKAGE_S
u32Iso_Med2UVNR_Thd	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	HI_U32 u32Iso_Med2UVNR_Thd;$/;"	m	struct:hiHI_ISP_UVNR_ATTR	file:
u32Iso_UVNR2Med_Thd	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	HI_U32 u32Iso_UVNR2Med_Thd;$/;"	m	struct:hiHI_ISP_UVNR_ATTR	file:
u32IspDgain	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32IspDgain;$/;"	m	struct:hiAE_DBG_STATUS_S
u32IspDgain	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32  u32IspDgain;$/;"	m	struct:hiISP_AE_REG_CFG_2_S
u32IspDgain	component/isp/firmware/src/main/isp_main.h	/^    HI_U32  u32IspDgain;$/;"	m	struct:hiISP_LINKAGE_S
u32IspDgain	component/isp/include/hi_comm_3a.h	/^    HI_U32  u32IspDgain;$/;"	m	struct:hiISP_AE_RESULT_S
u32IspDgain	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32IspDgain;    \/*RW,  ISP digital gain (unit: times, 10bit precision), Range : [0x400, 0x40000] *\/$/;"	m	struct:hiISP_AE_ROUTE_EX_NODE_S
u32IspDgain	include/hi_ae_comm.h	/^    HI_U32  u32IspDgain;$/;"	m	struct:hiAE_DBG_STATUS_S
u32IspDgain	include/hi_comm_3a.h	/^    HI_U32  u32IspDgain;$/;"	m	struct:hiISP_AE_RESULT_S
u32IspDgain	include/hi_comm_isp.h	/^    HI_U32  u32IspDgain;    \/*RW,  ISP digital gain (unit: times, 10bit precision), Range : [0x400, 0x40000] *\/$/;"	m	struct:hiISP_AE_ROUTE_EX_NODE_S
u32IspDgain	include/hi_comm_video.h	/^    HI_U32  u32IspDgain;$/;"	m	struct:hiSNAP_ISP_INFO_S
u32IspDgainShift	component/isp/firmware/src/main/isp_main.h	/^    HI_U32  u32IspDgainShift;$/;"	m	struct:hiISP_LINKAGE_S
u32IspExtRegAddr	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32IspExtRegAddr;$/;"	m	struct:hiISP_REG_ATTR_S
u32IspExtRegAddr	include/hi_comm_isp.h	/^    HI_U32 u32IspExtRegAddr;$/;"	m	struct:hiISP_REG_ATTR_S
u32IspExtRegSize	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32IspExtRegSize;$/;"	m	struct:hiISP_REG_ATTR_S
u32IspExtRegSize	include/hi_comm_isp.h	/^    HI_U32 u32IspExtRegSize;$/;"	m	struct:hiISP_REG_ATTR_S
u32IspInfoPhyAddr	include/hi_comm_video.h	/^    HI_U32   u32IspInfoPhyAddr;$/;"	m	struct:hiVIDEO_SUPPLEMENT_S
u32IspIntCnt	component/isp/firmware/drv/isp.h	/^    HI_U32 u32IspIntCnt;                \/* Count of interrupt, for debug*\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u32IspIntCnt	component/isp/firmware/src/algorithms/isp_fpn.c	/^HI_S32 u32IspIntCnt = 3;$/;"	v
u32IspIntGapTime	component/isp/firmware/drv/isp.h	/^    HI_U32 u32IspIntGapTime;            \/* Gap of two interrupts, for debug *\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u32IspIntGapTimeMax	component/isp/firmware/drv/isp.h	/^    HI_U32 u32IspIntGapTimeMax;         \/* Maximal gap of two interrupts, for debug *\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u32IspIntStatus	component/isp/firmware/drv/isp.h	/^    HI_U32 u32IspIntStatus;$/;"	m	struct:hiISP_INTERRUPT_SCH_S
u32IspIntTime	component/isp/firmware/drv/isp.h	/^    HI_U32 u32IspIntTime;               \/* Process time of interrupt, for debug *\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u32IspIntTimeMax	component/isp/firmware/drv/isp.h	/^    HI_U32 u32IspIntTimeMax;            \/* Maximal process time of interrupt, for debug*\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u32IspNrStrength	include/hi_comm_video.h	/^    HI_U32 		u32IspNrStrength[4];$/;"	m	struct:hiFRAME_SUPPLEMENT_INFO_S
u32IspRate	component/isp/firmware/drv/isp.h	/^    HI_U32 u32IspRate;                  \/* Interrupt Rate, interrupt count per sencond, for debug *\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u32IspRateIntCnt	component/isp/firmware/drv/isp.h	/^    HI_U32 u32IspRateIntCnt;            \/* Count of interrupt rate, for debug *\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u32IspRegAddr	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32IspRegAddr;$/;"	m	struct:hiISP_REG_ATTR_S
u32IspRegAddr	include/hi_comm_isp.h	/^    HI_U32 u32IspRegAddr;$/;"	m	struct:hiISP_REG_ATTR_S
u32IspRegSize	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32IspRegSize;$/;"	m	struct:hiISP_REG_ATTR_S
u32IspRegSize	include/hi_comm_isp.h	/^    HI_U32 u32IspRegSize;$/;"	m	struct:hiISP_REG_ATTR_S
u32IspResetCnt	component/isp/firmware/drv/isp.h	/^    HI_U32 u32IspResetCnt;              \/* Count of ISP reset when vi width or height changed *\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u32JpegDcfPhyAddr	include/hi_comm_video.h	/^    HI_U32   u32JpegDcfPhyAddr;$/;"	m	struct:hiVIDEO_SUPPLEMENT_S
u32JpegeMiniBufMode	include/hi_comm_venc.h	/^    HI_U32  u32JpegeMiniBufMode;$/;"	m	struct:hiVENC_PARAM_MOD_JPEGE_S
u32Key	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32  u32Key;$/;"	m	union:hiISP_REG_CFG_KEY_U
u32Key	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32  u32Key;$/;"	m	union:hiISP_REG_KERNEL_CFG_KEY_U
u32Key	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32  u32Key;$/;"	m	union:hiISP_STAT_KEY_U
u32Key	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32Key;$/;"	m	union:hiISP_MODULE_CTRL_U
u32Key	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32Key;$/;"	m	union:hiISP_STATISTICS_CTRL_U
u32Key	include/hi_comm_isp.h	/^    HI_U32  u32Key;$/;"	m	union:hiISP_MODULE_CTRL_U
u32Key	include/hi_comm_isp.h	/^    HI_U32  u32Key;$/;"	m	union:hiISP_STATISTICS_CTRL_U
u32Key	include/hi_unf_cipher.h	/^    HI_U32 u32Key[8];                               \/**< Key input *\/$/;"	m	struct:hiHI_UNF_CIPHER_CTRL_S
u32Key	include/hifb.h	/^    HI_U32 u32Key;              \/* colorkey value, maybe contains alpha *\/$/;"	m	struct:__anon52
u32Layer	include/hi_comm_region.h	/^    HI_U32 u32Layer;   						\/* COVER region layer *\/$/;"	m	struct:hiCOVER_CHN_ATTR_S
u32Layer	include/hi_comm_region.h	/^    HI_U32 u32Layer;               \/*MOSAIC region layer range:[0,3] *\/$/;"	m	struct:hiMOSAIC_CHN_ATTR_S
u32Layer	include/hi_comm_region.h	/^    HI_U32 u32Layer;   \/* COVEREX region layer range *\/$/;"	m	struct:hiCOVEREX_CHN_ATTR_S
u32Layer	include/hi_comm_region.h	/^    HI_U32 u32Layer;   \/* OVERLAY region layer range:[0,7]*\/$/;"	m	struct:hiOVERLAY_CHN_ATTR_S
u32Layer	include/hi_comm_region.h	/^    HI_U32 u32Layer;   \/* OVERLAYEX region layer range:[0,15]*\/$/;"	m	struct:hiOVERLAYEX_CHN_ATTR_S
u32LeftEncPics	include/hi_comm_venc.h	/^    HI_U32 u32LeftEncPics;                          \/*Number of frames to be encoded. This member is valid after HI_MPI_VENC_StartRecvPicEx is called.*\/$/;"	m	struct:hiVENC_CHN_STAT_S
u32LeftPics	include/hi_comm_venc.h	/^    HI_U32 u32LeftPics;                             \/*left picture number *\/$/;"	m	struct:hiVENC_CHN_STAT_S
u32LeftRecvPics	include/hi_comm_venc.h	/^    HI_U32 u32LeftRecvPics;                         \/*Number of frames to be received. This member is valid after HI_MPI_VENC_StartRecvPicEx is called.*\/$/;"	m	struct:hiVENC_CHN_STAT_S
u32LeftStreamBytes	include/hi_comm_venc.h	/^    HI_U32 u32LeftStreamBytes;                      \/*left stream bytes*\/$/;"	m	struct:hiVENC_CHN_STAT_S
u32LeftStreamFrames	include/hi_comm_venc.h	/^    HI_U32 u32LeftStreamFrames;                     \/*left stream frames*\/$/;"	m	struct:hiVENC_CHN_STAT_S
u32LeftWidth	include/hi_common.h	/^    HI_U32 u32LeftWidth;$/;"	m	struct:hiBORDER_S
u32Len	include/hi_comm_aio.h	/^    HI_U32  u32Len;                      \/*data lenth per channel in frame*\/$/;"	m	struct:hiAUDIO_FRAME_S
u32Len	include/hi_comm_aio.h	/^    HI_U32 u32Len;          \/* stream lenth, by bytes *\/$/;"	m	struct:hiAUDIO_STREAM_S
u32Len	include/hi_comm_venc.h	/^    HI_U32   u32Len;                             \/*the length of stream*\/$/;"	m	struct:hiVENC_PACK_S
u32Len	include/hi_comm_video.h	/^    HI_U32 u32Len;$/;"	m	struct:hiVIDEO_VBI_INFO_S
u32LenMapPhyAddr	include/hi_comm_fisheye.h	/^	HI_U32					u32LenMapPhyAddr;	\/*LMF coefficient Physic Addr*\/$/;"	m	struct:hiFISHEYE_JOB_CONFIG_S
u32LightGain	include/hi_comm_vi.h	/^    HI_U32      u32LightGain;       \/*u32LightGain : [0, 63]*\/$/;"	m	struct:hiVI_DCI_PARAM_S
u32LightGain	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32LightGain;  $/;"	m	struct:hiADPT_SCENEAUTO_DCIPARAM_S
u32LightGain	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32LightGain;  $/;"	m	struct:hiSCENEAUTO_DCIPARAM_S
u32LineCnt	include/hi_comm_vpss.h	/^    HI_U32 u32LineCnt;$/;"	m	struct:hiVPSS_LOW_DELAY_INFO_S
u32LinesPer500ms	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32LinesPer500ms;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32LinesPer500ms	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32LinesPer500ms;        \/* RO, Range: [0x0, 0xFFFFFFFF], exposure lines per 500ms *\/ $/;"	m	struct:hiISP_EXP_INFO_S
u32LinesPer500ms	include/hi_ae_comm.h	/^    HI_U32  u32LinesPer500ms;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32LinesPer500ms	include/hi_comm_isp.h	/^    HI_U32 u32LinesPer500ms;        \/* RO, Range: [0x0, 0xFFFFFFFF], exposure lines per 500ms *\/ $/;"	m	struct:hiISP_EXP_INFO_S
u32LostInt	include/hi_comm_vi.h	/^    HI_U32 u32LostInt;                  \/* The interrupt is received but nobody care *\/$/;"	m	struct:hiVI_CHN_STAT_S
u32LowPowerMode	include/hi_module_param.h	/^    HI_U32  u32LowPowerMode; $/;"	m	struct:hiVO_MODULE_PARAMS_S
u32Lum	include/hi_comm_vi.h	/^    HI_U32 u32Lum;                      \/* Luma sum of current frame *\/$/;"	m	struct:hiVI_CHN_LUM_S
u32LumThresh	include/hi_comm_region.h	/^    HI_U32 u32LumThresh;                \/\/The threshold to decide whether invert the OSD's color or not.$/;"	m	struct:hiOVERLAY_INVERT_COLOR_S
u32Luma	include/hi_comm_vo.h	/^    HI_U32 u32Luma;                     \/* luminance:   0 ~ 100 default: 50 *\/$/;"	m	struct:hiVO_CSC_S
u32LumaVal	include/hi_comm_vi.h	/^    HI_U32 u32LumaVal;                  \/* Luminance: [0 ~ 100] *\/$/;"	m	struct:hiVI_CSC_ATTR_S
u32MCUPerECS	include/hi_comm_venc.h	/^    HI_U32 u32MCUPerECS;                           \/*default value: 0, MCU number of one ECS*\/$/;"	m	struct:hiVENC_PARAM_JPEG_S
u32MCUPerECS	include/hi_comm_venc.h	/^    HI_U32 u32MCUPerECS;                           \/*default value: 0, MCU number of one ECS*\/$/;"	m	struct:hiVENC_PARAM_MJPEG_S
u32MLen	include/hi_unf_cipher.h	/^    HI_U32 u32MLen;$/;"	m	struct:hiUNF_CIPHER_CCM_INFO_S
u32MLen	include/hi_unf_cipher.h	/^    HI_U32 u32MLen;$/;"	m	struct:hiUNF_CIPHER_GCM_INFO_S
u32Magic	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32 u32Magic;$/;"	m	struct:hiISP_VERSION_S
u32ManualAgain	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32ManualAgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32ManualAgain	include/hi_ae_comm.h	/^    HI_U32  u32ManualAgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32ManualDgain	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32ManualDgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32ManualDgain	include/hi_ae_comm.h	/^    HI_U32  u32ManualDgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32ManualExposureLines	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32ManualExposureLines;$/;"	m	struct:hiAE_DBG_ATTR_S
u32ManualExposureLines	include/hi_ae_comm.h	/^    HI_U32  u32ManualExposureLines;$/;"	m	struct:hiAE_DBG_ATTR_S
u32ManualIspDgain	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32ManualIspDgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32ManualIspDgain	include/hi_ae_comm.h	/^    HI_U32  u32ManualIspDgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32Mask	include/hifb.h	/^    HI_U32 u32Mask;			  \/**<  param modify mask bit*\/$/;"	m	struct:__anon68
u32Max	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32Max;$/;"	m	struct:hiISP_AE_RANGE_S
u32Max	include/hi_comm_isp.h	/^    HI_U32 u32Max;$/;"	m	struct:hiISP_AE_RANGE_S
u32MaxAgain	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MaxAgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MaxAgain	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MaxAgain;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MaxAgain	include/hi_ae_comm.h	/^    HI_U32  u32MaxAgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MaxAgain	include/hi_ae_comm.h	/^    HI_U32  u32MaxAgain;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MaxAgainTarget	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MaxAgainTarget;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MaxAgainTarget	include/hi_ae_comm.h	/^    HI_U32  u32MaxAgainTarget;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MaxApertureValue	include/hi_comm_video.h	/^    HI_U32      u32MaxApertureValue;                                \/*Maximum aperture value of lens.*\/$/;"	m	struct:hiISP_DCF_INFO_S
u32MaxApertureValue	include/hi_comm_video.h	/^    HI_U32      u32MaxApertureValue;                                \/*Maximum aperture value of lens.*\/$/;"	m	struct:hiISP_DCF_UPDATE_INFO_S
u32MaxBitRate	include/hi_comm_rc.h	/^    HI_U32      u32MaxBitRate;                          \/* max bitrate *\/$/;"	m	struct:hiVENC_ATTR_MJPEG_VBR_S
u32MaxBitRate	include/hi_comm_rc.h	/^    HI_U32      u32MaxBitRate;                          \/* the max bitrate *\/                      $/;"	m	struct:hiVENC_ATTR_H264_AVBR_S
u32MaxBitRate	include/hi_comm_rc.h	/^    HI_U32      u32MaxBitRate;                          \/* the max bitrate *\/                      $/;"	m	struct:hiVENC_ATTR_H264_VBR_S
u32MaxBitRate	include/hi_comm_rc.h	/^    HI_U32      u32MaxBitRate;                          \/* the max bitrate *\/                      $/;"	m	struct:hiVENC_ATTR_MPEG4_VBR_S
u32MaxBitRate	include/hi_comm_rc.h	/^    HI_U32      u32MaxBitRate;                          \/* the max bitrate *\/$/;"	m	struct:hiVENC_ATTR_H264_ABR_S
u32MaxChnCnt	component/isp/firmware/drv/mkp_sys.h	/^    HI_U32      u32MaxChnCnt;$/;"	m	struct:hiBIND_RECEIVER_INFO_S
u32MaxChnCnt	component/isp/firmware/drv/mkp_sys.h	/^    HI_U32      u32MaxChnCnt;$/;"	m	struct:hiBIND_SENDER_INFO_S
u32MaxDevCnt	component/isp/firmware/drv/mkp_sys.h	/^    HI_U32      u32MaxDevCnt;   \/* If no dev id, should set it 1 *\/$/;"	m	struct:hiBIND_RECEIVER_INFO_S
u32MaxDevCnt	component/isp/firmware/drv/mkp_sys.h	/^    HI_U32      u32MaxDevCnt;   \/* If no dev id, should set it 1 *\/$/;"	m	struct:hiBIND_SENDER_INFO_S
u32MaxDgain	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MaxDgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MaxDgain	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MaxDgain;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MaxDgain	include/hi_ae_comm.h	/^    HI_U32  u32MaxDgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MaxDgain	include/hi_ae_comm.h	/^    HI_U32  u32MaxDgain;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MaxDgainTarget	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MaxDgainTarget;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MaxDgainTarget	include/hi_ae_comm.h	/^    HI_U32  u32MaxDgainTarget;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MaxFisheyeJob	include/hi_module_param.h	/^    HI_U32 u32MaxFisheyeJob;$/;"	m	struct:hiFISHEYE_MODULE_PARAMS_S
u32MaxFisheyeNode	include/hi_module_param.h	/^    HI_U32 u32MaxFisheyeNode;$/;"	m	struct:hiFISHEYE_MODULE_PARAMS_S
u32MaxFisheyeTask	include/hi_module_param.h	/^    HI_U32 u32MaxFisheyeTask;$/;"	m	struct:hiFISHEYE_MODULE_PARAMS_S
u32MaxFrmLen	include/hi_comm_aenc.h	/^    HI_U32          u32MaxFrmLen;$/;"	m	struct:hiAENC_ENCODER_S
u32MaxH	include/hi_comm_vpss.h	/^    HI_U32          u32MaxH;  \/*MAX height of the group*\/$/;"	m	struct:hiVPSS_GRP_ATTR_S
u32MaxHeight	component/isp/include/hi_comm_sns.h	/^    HI_U32  u32MaxHeight;$/;"	m	struct:hiISP_CMOS_SENSOR_MAX_RESOLUTION_S
u32MaxHeight	include/hi_comm_sns.h	/^    HI_U32  u32MaxHeight;$/;"	m	struct:hiISP_CMOS_SENSOR_MAX_RESOLUTION_S
u32MaxHeight	include/hifb.h	/^    HI_U32  u32MaxHeight;   \/**<  the max lines *\/$/;"	m	struct:__anon57
u32MaxIPDeltaQp	include/hi_comm_rc.h	/^    HI_U32  u32MaxIPDeltaQp;                            \/* the max qp value difference between p frame and the next i frame *\/    $/;"	m	struct:hiVENC_PARAM_MPEG4_CBR_S
u32MaxIQp	include/hi_comm_rc.h	/^    HI_U32  u32MaxIQp;              \/* max qp for I frame *\/$/;"	m	struct:hiVENC_PARAM_H264_CBR_S
u32MaxIQp	include/hi_comm_rc.h	/^    HI_U32  u32MaxIQp;              \/* the max QP value of I frame *\/$/;"	m	struct:hiVENC_PARAM_H264_AVBR_S
u32MaxISPDgainTarget	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MaxISPDgainTarget;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MaxISPDgainTarget	include/hi_ae_comm.h	/^    HI_U32  u32MaxISPDgainTarget;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MaxIntTime	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MaxIntTime;     \/* unit is line *\/$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MaxIntTime	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MaxIntTime;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MaxIntTime	include/hi_ae_comm.h	/^    HI_U32  u32MaxIntTime;     \/* unit is line *\/$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MaxIntTime	include/hi_ae_comm.h	/^    HI_U32  u32MaxIntTime;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MaxIntTimeTarget	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MaxIntTimeTarget;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MaxIntTimeTarget	include/hi_ae_comm.h	/^    HI_U32  u32MaxIntTimeTarget;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MaxIprop	include/hi_comm_rc.h	/^    HI_U32  u32MaxIprop;                                \/* the max ratio of i frame and p frame *\/                                               $/;"	m	struct:hiVENC_PARAM_MPEG4_VBR_S
u32MaxIprop	include/hi_comm_rc.h	/^    HI_U32  u32MaxIprop;                                \/* the max ratio of i frame and p frame *\/$/;"	m	struct:hiVENC_PARAM_MPEG4_CBR_S
u32MaxIprop	include/hi_comm_rc.h	/^    HI_U32  u32MaxIprop;            \/* the max ratio of i frame and p frame *\/                                          $/;"	m	struct:hiVENC_PARAM_H264_VBR_S
u32MaxIprop	include/hi_comm_rc.h	/^    HI_U32  u32MaxIprop;            \/* the max ratio of i frame and p frame *\/$/;"	m	struct:hiVENC_PARAM_H264_AVBR_S
u32MaxIprop	include/hi_comm_rc.h	/^    HI_U32  u32MaxIprop;            \/* the max ratio of i frame and p frame *\/$/;"	m	struct:hiVENC_PARAM_H264_CBR_S
u32MaxIrisFNOTarget	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32MaxIrisFNOTarget;    \/*RW, Range:[1, 1024], Max equivalent gain of F number of Piris's aperture, only used when bFNOExValid is true, it's related to the specific iris *\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
u32MaxIrisFNOTarget	include/hi_comm_isp.h	/^    HI_U32 u32MaxIrisFNOTarget;    \/*RW, Range:[1, 1024], Max equivalent gain of F number of Piris's aperture, only used when bFNOExValid is true, it's related to the specific iris *\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
u32MaxIspDgain	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MaxIspDgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MaxIspDgain	include/hi_ae_comm.h	/^    HI_U32  u32MaxIspDgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MaxNumMergeCand	include/hi_comm_venc.h	/^    HI_U32  u32MaxNumMergeCand;$/;"	m	struct:hiVENC_PARAM_H265_PU_S
u32MaxPPDeltaQp	include/hi_comm_rc.h	/^    HI_U32  u32MaxPPDeltaQp;                            \/* the max qp value difference between two successive P frame *\/$/;"	m	struct:hiVENC_PARAM_MPEG4_CBR_S
u32MaxPicHeight	include/hi_comm_venc.h	/^    HI_U32  u32MaxPicHeight;                        \/*maximum height of a picture to be encoded, in pixel*\/    $/;"	m	struct:hiVENC_ATTR_MPEG4_S
u32MaxPicHeight	include/hi_comm_venc.h	/^    HI_U32  u32MaxPicHeight;                        \/*maximum height of a picture to be encoded, in pixel*\/$/;"	m	struct:hiVENC_ATTR_H264_S
u32MaxPicHeight	include/hi_comm_venc.h	/^    HI_U32  u32MaxPicHeight;                        \/*maximum height of a picture to be encoded, in pixel*\/$/;"	m	struct:hiVENC_ATTR_JPEG_S
u32MaxPicHeight	include/hi_comm_venc.h	/^    HI_U32  u32MaxPicHeight;                        \/*maximum height of a picture to be encoded, in pixel*\/$/;"	m	struct:hiVENC_ATTR_MJPEG_S
u32MaxPicHeight	include/hi_comm_venc.h	/^    HI_U32  u32MaxPicHeight;    \/*maximum height of a picture to be encoded, in pixel*\/$/;"	m	struct:hiVENC_ATTR_H265_S
u32MaxPicWidth	include/hi_comm_venc.h	/^    HI_U32  u32MaxPicWidth;                         \/*maximum width of a picture to be encoded, in pixel*\/$/;"	m	struct:hiVENC_ATTR_H264_S
u32MaxPicWidth	include/hi_comm_venc.h	/^    HI_U32  u32MaxPicWidth;                         \/*maximum width of a picture to be encoded, in pixel*\/$/;"	m	struct:hiVENC_ATTR_JPEG_S
u32MaxPicWidth	include/hi_comm_venc.h	/^    HI_U32  u32MaxPicWidth;                         \/*maximum width of a picture to be encoded, in pixel*\/$/;"	m	struct:hiVENC_ATTR_MJPEG_S
u32MaxPicWidth	include/hi_comm_venc.h	/^    HI_U32  u32MaxPicWidth;                         \/*maximum width of a picture to be encoded, in pixel*\/$/;"	m	struct:hiVENC_ATTR_MPEG4_S
u32MaxPicWidth	include/hi_comm_venc.h	/^    HI_U32  u32MaxPicWidth;     \/*maximum width of a picture to be encoded, in pixel*\/$/;"	m	struct:hiVENC_ATTR_H265_S
u32MaxPoolCnt	include/hi_comm_vb.h	/^    HI_U32 u32MaxPoolCnt;     \/* max count of pools, (0,VB_MAX_POOLS]  *\/    $/;"	m	struct:hiVB_CONF_S
u32MaxPwmDuty	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32MaxPwmDuty;            \/*RW, Range:[0, 1000], which is the max pwm duty for dciris control *\/$/;"	m	struct:hiISP_DCIRIS_ATTR_S
u32MaxPwmDuty	include/hi_comm_isp.h	/^    HI_U32 u32MaxPwmDuty;            \/*RW, Range:[0, 1000], which is the max pwm duty for dciris control *\/$/;"	m	struct:hiISP_DCIRIS_ATTR_S
u32MaxQfactor	include/hi_comm_rc.h	/^    HI_U32      u32MaxQfactor;                          \/* max image quailty allowed *\/$/;"	m	struct:hiVENC_ATTR_MJPEG_VBR_S
u32MaxQfactor	include/hi_comm_rc.h	/^    HI_U32  u32MaxQfactor;                              \/* the max Qfactor value*\/$/;"	m	struct:hiVENC_PARAM_MJPEG_CBR_S
u32MaxQp	include/hi_comm_rc.h	/^    HI_U32      u32MaxQp;                               \/* the max qp *\/$/;"	m	struct:hiVENC_ATTR_H264_VBR_S
u32MaxQp	include/hi_comm_rc.h	/^    HI_U32      u32MaxQp;                               \/* the max qp *\/$/;"	m	struct:hiVENC_ATTR_MPEG4_VBR_S
u32MaxQp	include/hi_comm_rc.h	/^    HI_U32  u32MaxQp;                                   \/* the max QP value*\/$/;"	m	struct:hiVENC_PARAM_MPEG4_CBR_S
u32MaxQp	include/hi_comm_rc.h	/^    HI_U32  u32MaxQp;               \/* the max QP value *\/$/;"	m	struct:hiVENC_PARAM_H264_CBR_S
u32MaxQp	include/hi_comm_rc.h	/^    HI_U32  u32MaxQp;              \/* the max QP value of P frame *\/$/;"	m	struct:hiVENC_PARAM_H264_AVBR_S
u32MaxStillQP	include/hi_comm_rc.h	/^    HI_U32  u32MaxStillQP;          \/* the max QP value of I frame for still scene*\/$/;"	m	struct:hiVENC_PARAM_H264_AVBR_S
u32MaxSysGain	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MaxSysGain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MaxSysGain	include/hi_ae_comm.h	/^    HI_U32  u32MaxSysGain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MaxVgsJob	include/hi_module_param.h	/^    HI_U32 u32MaxVgsJob;$/;"	m	struct:hiVGS_MODULE_PARAMS_S
u32MaxVgsNode	include/hi_module_param.h	/^    HI_U32 u32MaxVgsNode;$/;"	m	struct:hiVGS_MODULE_PARAMS_S
u32MaxVgsTask	include/hi_module_param.h	/^    HI_U32 u32MaxVgsTask;$/;"	m	struct:hiVGS_MODULE_PARAMS_S
u32MaxW	include/hi_comm_vpss.h	/^    HI_U32          u32MaxW;  \/*MAX width of the group*\/                    $/;"	m	struct:hiVPSS_GRP_ATTR_S
u32MaxWidth	component/isp/include/hi_comm_sns.h	/^    HI_U32  u32MaxWidth;$/;"	m	struct:hiISP_CMOS_SENSOR_MAX_RESOLUTION_S
u32MaxWidth	include/hi_comm_sns.h	/^    HI_U32  u32MaxWidth;$/;"	m	struct:hiISP_CMOS_SENSOR_MAX_RESOLUTION_S
u32MaxWidth	include/hifb.h	/^    HI_U32  u32MaxWidth;    \/**<  the max pixels per line *\/$/;"	m	struct:__anon57
u32MeteringAwbSum	component/isp/include/hi_comm_3a.h	/^    HI_U32  u32MeteringAwbSum;$/;"	m	struct:hiISP_AWB_STAT_1_S
u32MeteringAwbSum	include/hi_comm_3a.h	/^    HI_U32  u32MeteringAwbSum;$/;"	m	struct:hiISP_AWB_STAT_1_S
u32MilliSec	component/isp/firmware/drv/mkp_isp.h	/^   HI_U32  u32MilliSec;     \/*RW, Range: [0x0, 0xFFFFFFFF], the number of the *\/$/;"	m	struct:hiISP_VD_TIMEOUT_S
u32Min	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32Min;$/;"	m	struct:hiISP_AE_RANGE_S
u32Min	include/hi_comm_isp.h	/^    HI_U32 u32Min;$/;"	m	struct:hiISP_AE_RANGE_S
u32MinAgain	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MinAgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MinAgain	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MinAgain;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MinAgain	include/hi_ae_comm.h	/^    HI_U32  u32MinAgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MinAgain	include/hi_ae_comm.h	/^    HI_U32  u32MinAgain;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MinAgainTarget	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MinAgainTarget;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MinAgainTarget	include/hi_ae_comm.h	/^    HI_U32  u32MinAgainTarget;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MinDgain	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MinDgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MinDgain	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MinDgain;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MinDgain	include/hi_ae_comm.h	/^    HI_U32  u32MinDgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MinDgain	include/hi_ae_comm.h	/^    HI_U32  u32MinDgain;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MinDgainTarget	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MinDgainTarget;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MinDgainTarget	include/hi_ae_comm.h	/^    HI_U32  u32MinDgainTarget;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MinHeight	include/hifb.h	/^    HI_U32  u32MinHeight;   \/**<  the min lines *\/ $/;"	m	struct:__anon57
u32MinIQP	include/hi_comm_rc.h	/^    HI_U32  u32MinIQP;              \/* min qp for i frame *\/$/;"	m	struct:hiVENC_PARAM_H264_VBR_S
u32MinIQp	include/hi_comm_rc.h	/^    HI_U32  u32MinIQp;              \/* min qp for I frame *\/$/;"	m	struct:hiVENC_PARAM_H264_CBR_S
u32MinIQp	include/hi_comm_rc.h	/^    HI_U32  u32MinIQp;              \/* the min QP value of I frame *\/$/;"	m	struct:hiVENC_PARAM_H264_AVBR_S
u32MinISPDgainTarget	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MinISPDgainTarget;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MinISPDgainTarget	include/hi_ae_comm.h	/^    HI_U32  u32MinISPDgainTarget;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MinIntTime	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MinIntTime;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MinIntTime	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MinIntTime;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MinIntTime	include/hi_ae_comm.h	/^    HI_U32  u32MinIntTime;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MinIntTime	include/hi_ae_comm.h	/^    HI_U32  u32MinIntTime;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MinIntTimeTarget	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MinIntTimeTarget;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MinIntTimeTarget	include/hi_ae_comm.h	/^    HI_U32  u32MinIntTimeTarget;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32MinIprop	include/hi_comm_rc.h	/^    HI_U32  u32MinIprop;                                \/* the min ratio of i frame and p frame *\/           $/;"	m	struct:hiVENC_PARAM_MPEG4_VBR_S
u32MinIprop	include/hi_comm_rc.h	/^    HI_U32  u32MinIprop;                                \/* the min ratio of i frame and p frame*\/           $/;"	m	struct:hiVENC_PARAM_MPEG4_CBR_S
u32MinIprop	include/hi_comm_rc.h	/^    HI_U32  u32MinIprop;            \/* the min ratio of i frame and p frame *\/           $/;"	m	struct:hiVENC_PARAM_H264_CBR_S
u32MinIprop	include/hi_comm_rc.h	/^    HI_U32  u32MinIprop;            \/* the min ratio of i frame and p frame *\/           $/;"	m	struct:hiVENC_PARAM_H264_VBR_S
u32MinIprop	include/hi_comm_rc.h	/^    HI_U32  u32MinIprop;            \/* the min ratio of i frame and p frame *\/$/;"	m	struct:hiVENC_PARAM_H264_AVBR_S
u32MinIrisFNOTarget	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32MinIrisFNOTarget;    \/*RW, Range:[1, 1024], Min equivalent gain of F number of Piris's aperture, only used when bFNOExValid is true, it's related to the specific iris *\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
u32MinIrisFNOTarget	include/hi_comm_isp.h	/^    HI_U32 u32MinIrisFNOTarget;    \/*RW, Range:[1, 1024], Min equivalent gain of F number of Piris's aperture, only used when bFNOExValid is true, it's related to the specific iris *\/$/;"	m	struct:hiISP_PIRIS_ATTR_S
u32MinIspDgain	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MinIspDgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MinIspDgain	include/hi_ae_comm.h	/^    HI_U32  u32MinIspDgain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MinPwmDuty	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32MinPwmDuty;            \/*RW, Range:[0, 1000], which is the min pwm duty for dciris control *\/$/;"	m	struct:hiISP_DCIRIS_ATTR_S
u32MinPwmDuty	include/hi_comm_isp.h	/^    HI_U32 u32MinPwmDuty;            \/*RW, Range:[0, 1000], which is the min pwm duty for dciris control *\/$/;"	m	struct:hiISP_DCIRIS_ATTR_S
u32MinQfactor	include/hi_comm_rc.h	/^    HI_U32      u32MinQfactor;                          \/* min image quality allowed *\/$/;"	m	struct:hiVENC_ATTR_MJPEG_VBR_S
u32MinQfactor	include/hi_comm_rc.h	/^    HI_U32  u32MinQfactor;                              \/* the min Qfactor value *\/    $/;"	m	struct:hiVENC_PARAM_MJPEG_CBR_S
u32MinQp	include/hi_comm_rc.h	/^    HI_U32      u32MinQp;                               \/* the min qp *\/$/;"	m	struct:hiVENC_ATTR_H264_VBR_S
u32MinQp	include/hi_comm_rc.h	/^    HI_U32      u32MinQp;                               \/* the min qp *\/$/;"	m	struct:hiVENC_ATTR_MPEG4_VBR_S
u32MinQp	include/hi_comm_rc.h	/^    HI_U32  u32MinQp;                                   \/* the min QP value *\/$/;"	m	struct:hiVENC_PARAM_MPEG4_CBR_S
u32MinQp	include/hi_comm_rc.h	/^    HI_U32  u32MinQp;               \/* the min QP value *\/$/;"	m	struct:hiVENC_PARAM_H264_CBR_S
u32MinQp	include/hi_comm_rc.h	/^    HI_U32  u32MinQp;              \/* the min QP value of P frame *\/$/;"	m	struct:hiVENC_PARAM_H264_AVBR_S
u32MinStillPSNR	include/hi_comm_rc.h	/^    HI_U32  u32MinStillPSNR;        \/* reserved *\/$/;"	m	struct:hiVENC_PARAM_H264_AVBR_S
u32MinSysGain	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32  u32MinSysGain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MinSysGain	include/hi_ae_comm.h	/^    HI_U32  u32MinSysGain;$/;"	m	struct:hiAE_DBG_ATTR_S
u32MinWidth	include/hifb.h	/^    HI_U32  u32MinWidth;    \/**<  the min pixels per line *\/$/;"	m	struct:__anon57
u32MovingSubjectLevel	include/hi_comm_vi.h	/^    HI_U32  		u32MovingSubjectLevel;		\/* Threshold level to determine moving subject in the screen. range:[0~7] *\/$/;"	m	struct:hiVI_DIS_ATTR_S
u32NRStrengthActual	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32NRStrengthActual;        \/*not support*\/$/;"	m	struct:hiISP_INNER_STATE_INFO_S
u32NRStrengthActual	include/hi_comm_isp.h	/^    HI_U32 u32NRStrengthActual;        \/*not support*\/$/;"	m	struct:hiISP_INNER_STATE_INFO_S
u32NoMovementLevel	include/hi_comm_vi.h	/^    HI_U32  		u32NoMovementLevel;			\/* Threshold level to determine that the screen is still. range:[0~7] *\/	$/;"	m	struct:hiVI_DIS_ATTR_S
u32Norm16MaxNum	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32Norm16MaxNum[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32Norm16MaxNum_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Norm16MaxNum_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32Norm16MaxNum_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32Norm16MaxNum_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32Norm16ProtectNum	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32Norm16ProtectNum[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32Norm16ProtectNum_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Norm16ProtectNum_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32Norm16ProtectNum_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32Norm16ProtectNum_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32Norm32MaxNum	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32Norm32MaxNum[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32Norm32MaxNum_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Norm32MaxNum_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32Norm32MaxNum_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32Norm32MaxNum_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32Norm32ProtectNum	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32Norm32ProtectNum[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32Norm32ProtectNum_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Norm32ProtectNum_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32Norm32ProtectNum_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32Norm32ProtectNum_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32Num	component/isp/firmware/drv/isp_st.c	/^    HI_U32 u32Num;$/;"	m	struct:hiLIST_ENTRY_S	file:
u32Num	component/isp/firmware/drv/mkp_sys.h	/^    HI_U32    u32Num;$/;"	m	struct:hiMPP_BIND_SRC_S
u32Num	component/isp/firmware/drv/mkp_sys.h	/^    HI_U32    u32Num;$/;"	m	struct:hiMPP_SYS_DDR_NAME_S
u32Num	include/hi_comm_vi.h	/^	HI_U32    	   u32Num;		\/* Number of valid data *\/$/;"	m	struct:hiVI_DIS_GYRO_DATA_S
u32OCSCParamAddr	include/hi_tde_type.h	/^    HI_U32 u32OCSCParamAddr;	\/**OCSC parameter address. The address must be 128-bit aligned.*\/$/;"	m	struct:hiTDE2_CSC_OPT_S
u32Offset	component/isp/firmware/drv/mkp_vi.h	/^    HI_U32              u32Offset;          \/* FPN frame u32Offset (agv pixel value) *\/$/;"	m	struct:hiVI_FPN_FRAME_INFO_S
u32Offset	component/isp/include/hi_comm_isp.h	/^    HI_U32              u32Offset;          \/* FPN frame u32Offset (agv pixel value) *\/    $/;"	m	struct:hiISP_FPN_FRAME_INFO_S
u32Offset	include/hi_comm_isp.h	/^    HI_U32              u32Offset;          \/* FPN frame u32Offset (agv pixel value) *\/    $/;"	m	struct:hiISP_FPN_FRAME_INFO_S
u32Offset	include/hi_comm_venc.h	/^    HI_U32   u32Offset;$/;"	m	struct:hiVENC_PACK_S
u32OneStreamBuffer	include/hi_comm_venc.h	/^    HI_U32  u32OneStreamBuffer;$/;"	m	struct:hiVENC_PARAM_MOD_H264E_S
u32OneStreamBuffer	include/hi_comm_venc.h	/^    HI_U32  u32OneStreamBuffer;$/;"	m	struct:hiVENC_PARAM_MOD_H265E_S
u32OneStreamBuffer	include/hi_comm_venc.h	/^    HI_U32  u32OneStreamBuffer;$/;"	m	struct:hiVENC_PARAM_MOD_JPEGE_S
u32OpenPwmDuty	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32OpenPwmDuty;           \/*RW, Range:[0, 1000], which is the open pwm duty for dciris control *\/$/;"	m	struct:hiISP_DCIRIS_ATTR_S
u32OpenPwmDuty	include/hi_comm_isp.h	/^    HI_U32 u32OpenPwmDuty;           \/*RW, Range:[0, 1000], which is the open pwm duty for dciris control *\/$/;"	m	struct:hiISP_DCIRIS_ATTR_S
u32OrigDepth	tools/vpss_chn_dump.c	/^static HI_U32 u32OrigDepth = 0;$/;"	v	file:
u32OutRadius	include/hi_comm_fisheye.h	/^	HI_U32 					u32OutRadius;   \/* out radius of fisheye correction region*\/$/;"	m	struct:hiFISHEYE_REGION_ATTR_S
u32OutThresh	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32OutThresh;                 \/*shutter time(in us) to judge indoor or outdoor *\/$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
u32OutThresh	include/hi_comm_isp.h	/^    HI_U32 u32OutThresh;                 \/*shutter time(in us) to judge indoor or outdoor *\/$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
u32PQp	include/hi_comm_rc.h	/^    HI_U32      u32PQp;                                 \/* qp of the p frame *\/$/;"	m	struct:hiVENC_ATTR_H264_FIXQP_S
u32PQp	include/hi_comm_rc.h	/^    HI_U32      u32PQp;                                 \/* qp of the p frame *\/$/;"	m	struct:hiVENC_ATTR_MPEG4_FIXQP_S
u32PSkipMbNum	include/hi_comm_venc.h	/^    HI_U32 u32PSkipMbNum;                           \/* the skip macroblock num *\/$/;"	m	struct:hiVENC_STREAM_INFO_H264_S
u32PackCount	include/hi_comm_venc.h	/^    HI_U32      u32PackCount;                       \/*the pack number of one frame stream*\/$/;"	m	struct:hiVENC_STREAM_S
u32PackLength	include/hi_comm_venc.h	/^    HI_U32 u32PackLength;                        $/;"	m	struct:hiVENC_PACK_INFO_S
u32PackOffset	include/hi_comm_venc.h	/^    HI_U32 u32PackOffset;                          $/;"	m	struct:hiVENC_PACK_INFO_S
u32PackType	include/hi_comm_venc.h	/^	VENC_DATA_TYPE_U  u32PackType;$/;"	m	struct:hiVENC_PACK_INFO_S
u32Pan	include/hi_comm_fisheye.h	/^	HI_U32 					u32Pan;			\/* [0, 360] *\/$/;"	m	struct:hiFISHEYE_REGION_ATTR_S
u32PhyAddr	component/isp/defog/isp_dehaze.h	/^    HI_U32  u32PhyAddr;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
u32PhyAddr	component/isp/firmware/drv/acm_ext.h	/^    HI_U32      u32PhyAddr  ;$/;"	m	struct:__anon91
u32PhyAddr	component/isp/firmware/drv/isp.h	/^    HI_U32  u32PhyAddr;$/;"	m	struct:hiISP_STAT_BUF_S
u32PhyAddr	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32  u32PhyAddr;$/;"	m	struct:hiISP_STAT_INFO_S
u32PhyAddr	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32  u32PhyAddr;$/;"	m	struct:hiISP_STAT_SHADOW_MEM_S
u32PhyAddr	component/isp/firmware/drv/mkp_sys.h	/^    HI_U32  u32PhyAddr;$/;"	m	struct:hiSYS_MEM_CACHE_INFO_S
u32PhyAddr	component/isp/firmware/src/main/isp_debug.h	/^    HI_U32  u32PhyAddr;$/;"	m	struct:hiISP_DBG_CTRL_S
u32PhyAddr	component/isp/firmware/vreg/hi_drv_vreg.h	/^    HI_U32  u32PhyAddr;$/;"	m	struct:hiVREG_ARGS_S
u32PhyAddr	component/isp/firmware/vreg/hi_vreg.c	/^    HI_U32  u32PhyAddr;$/;"	m	struct:hiHI_VREG_ADDR_S	file:
u32PhyAddr	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32PhyAddr;     \/*RW, phy address of debug info *\/$/;"	m	struct:hiISP_DEBUG_INFO_S
u32PhyAddr	include/hi_comm_aio.h	/^    HI_U32  u32PhyAddr[2];$/;"	m	struct:hiAUDIO_FRAME_S
u32PhyAddr	include/hi_comm_aio.h	/^    HI_U32 u32PhyAddr;      \/* the physics address of stream *\/$/;"	m	struct:hiAUDIO_STREAM_S
u32PhyAddr	include/hi_comm_isp.h	/^    HI_U32  u32PhyAddr;     \/*RW, phy address of debug info *\/$/;"	m	struct:hiISP_DEBUG_INFO_S
u32PhyAddr	include/hi_comm_ive.h	/^	HI_U32  u32PhyAddr;  \/*Physical address of the data*\/$/;"	m	struct:hiIVE_DATA_S
u32PhyAddr	include/hi_comm_ive.h	/^	HI_U32  u32PhyAddr;$/;"	m	struct:hiIVE_MEM_INFO_S
u32PhyAddr	include/hi_comm_ive.h	/^	HI_U32  u32PhyAddr[3];$/;"	m	struct:hiIVE_IMAGE_S
u32PhyAddr	include/hi_comm_region.h	/^    HI_U32         u32PhyAddr;$/;"	m	struct:hiRGN_CANVAS_INFO_S
u32PhyAddr	include/hi_comm_sys.h	/^    HI_U32  u32PhyAddr;$/;"	m	struct:hiSYS_VIRMEM_INFO_S
u32PhyAddr	include/hi_comm_venc.h	/^    HI_U32   u32PhyAddr;                         \/*the physics address of stream*\/$/;"	m	struct:hiVENC_PACK_S
u32PhyAddr	include/hi_comm_venc.h	/^    HI_U32   u32PhyAddr;$/;"	m	struct:hiVENC_STREAM_BUF_INFO_S
u32PhyAddr	include/hi_comm_vgs.h	/^    HI_U32                  u32PhyAddr;     \/* physical address of osd *\/$/;"	m	struct:hiVGS_ADD_OSD_S
u32PhyAddr	include/hi_comm_video.h	/^    HI_U32          u32PhyAddr[3];$/;"	m	struct:hiVIDEO_FRAME_S
u32PhyAddr	include/hi_tde_type.h	/^    HI_U32 u32PhyAddr;$/;"	m	struct:hiTDE2_SURFACE_S
u32PhyAddr	include/hifb.h	/^    HI_U32  u32PhyAddr;     \/**<  start physical address *\/$/;"	m	struct:__anon59
u32PhyAddr	include/hifb.h	/^    HI_U32 u32PhyAddr;$/;"	m	struct:__anon60
u32PhyAddr	include/isp_dehaze.h	/^    HI_U32  u32PhyAddr;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
u32PhyAddr	tools/vou_chn_dump.c	/^    HI_U32  u32PhyAddr;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
u32PhyAddr	tools/vou_screen_dump.c	/^    HI_U32  u32PhyAddr;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
u32PhyAddr	tools/vpss_chn_dump.c	/^    HI_U32  u32PhyAddr;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
u32PhyAddr	tools/vpss_src_dump.c	/^    HI_U32  u32PhyAddr;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
u32PicBytesNum	include/hi_comm_venc.h	/^    HI_U32 u32PicBytesNum;                          \/* the coded picture stream byte number *\/$/;"	m	struct:hiVENC_STREAM_INFO_H264_S
u32PicBytesNum	include/hi_comm_venc.h	/^    HI_U32 u32PicBytesNum;                          \/* the coded picture stream byte number *\/$/;"	m	struct:hiVENC_STREAM_INFO_H265_S
u32PicBytesNum	include/hi_comm_venc.h	/^    HI_U32 u32PicBytesNum;                          \/* the coded picture stream byte number *\/$/;"	m	struct:hiVENC_STREAM_INFO_JPEG_S
u32PicBytesNum	include/hi_comm_venc.h	/^    HI_U32 u32PicBytesNum;                          \/* the coded picture stream byte number *\/$/;"	m	struct:hiVENC_STREAM_INFO_MPEG4_S
u32PicHeight	include/hi_comm_venc.h	/^    HI_U32  u32PicHeight;                           \/*height of a picture to be encoded, in pixel*\/    $/;"	m	struct:hiVENC_ATTR_H264_S
u32PicHeight	include/hi_comm_venc.h	/^    HI_U32  u32PicHeight;                           \/*height of a picture to be encoded, in pixel*\/ $/;"	m	struct:hiVENC_ATTR_MJPEG_S
u32PicHeight	include/hi_comm_venc.h	/^    HI_U32  u32PicHeight;                           \/*height of a picture to be encoded, in pixel*\/$/;"	m	struct:hiVENC_ATTR_JPEG_S
u32PicHeight	include/hi_comm_venc.h	/^    HI_U32  u32PicHeight;                           \/*height of a picture to be encoded, in pixel*\/$/;"	m	struct:hiVENC_ATTR_MPEG4_S
u32PicHeight	include/hi_comm_venc.h	/^    HI_U32  u32PicHeight;       \/*height of a picture to be encoded, in pixel*\/$/;"	m	struct:hiVENC_ATTR_H265_S
u32PicHeight	include/hi_comm_vi.h	/^    HI_U32 u32PicHeight;                \/* current pic height *\/$/;"	m	struct:hiVI_CHN_STAT_S
u32PicWidth	include/hi_comm_venc.h	/^    HI_U32  u32PicWidth;                            \/*width of a picture to be encoded, in pixel*\/$/;"	m	struct:hiVENC_ATTR_H264_S
u32PicWidth	include/hi_comm_venc.h	/^    HI_U32  u32PicWidth;                            \/*width of a picture to be encoded, in pixel*\/$/;"	m	struct:hiVENC_ATTR_JPEG_S
u32PicWidth	include/hi_comm_venc.h	/^    HI_U32  u32PicWidth;                            \/*width of a picture to be encoded, in pixel*\/$/;"	m	struct:hiVENC_ATTR_MJPEG_S
u32PicWidth	include/hi_comm_venc.h	/^    HI_U32  u32PicWidth;                            \/*width of a picture to be encoded, in pixel*\/$/;"	m	struct:hiVENC_ATTR_MPEG4_S
u32PicWidth	include/hi_comm_venc.h	/^    HI_U32  u32PicWidth;        \/*width of a picture to be encoded, in pixel*\/$/;"	m	struct:hiVENC_ATTR_H265_S
u32PicWidth	include/hi_comm_vi.h	/^    HI_U32 u32PicWidth;                 \/* curren pic width *\/$/;"	m	struct:hiVI_CHN_STAT_S
u32PirisFNO	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32PirisFNO;             \/* RO, Range: [0x0, 0x400] *\/  $/;"	m	struct:hiISP_EXP_INFO_S
u32PirisFNO	include/hi_comm_isp.h	/^    HI_U32 u32PirisFNO;             \/* RO, Range: [0x0, 0x400] *\/  $/;"	m	struct:hiISP_EXP_INFO_S
u32PirisGain	component/isp/firmware/src/main/isp_main.h	/^    HI_U32  u32PirisGain;$/;"	m	struct:hiISP_LINKAGE_S
u32PirisGain	component/isp/include/hi_comm_3a.h	/^    HI_U32  u32PirisGain;$/;"	m	struct:hiISP_AE_RESULT_S
u32PirisGain	include/hi_comm_3a.h	/^    HI_U32  u32PirisGain;$/;"	m	struct:hiISP_AE_RESULT_S
u32Pitch	include/hifb.h	/^    HI_U32  u32Pitch;       \/**<  line pixels *\/         $/;"	m	struct:__anon59
u32PixNum	include/hi_ive.h	/^    HI_U32 u32PixNum;			$/;"	m	struct:hiIVE_BG_STAT_DATA_S
u32PixNum	include/hi_ive.h	/^    HI_U32 u32PixNum;			$/;"	m	struct:hiIVE_FG_STAT_DATA_S
u32PixelCount	component/isp/include/hi_comm_3a.h	/^    HI_U32  u32PixelCount;$/;"	m	struct:hiISP_AE_STAT_3_S
u32PixelCount	include/hi_comm_3a.h	/^    HI_U32  u32PixelCount;$/;"	m	struct:hiISP_AE_STAT_3_S
u32PixelWeight	component/isp/include/hi_comm_3a.h	/^    HI_U32  u32PixelWeight;$/;"	m	struct:hiISP_AE_STAT_3_S
u32PixelWeight	include/hi_comm_3a.h	/^    HI_U32  u32PixelWeight;$/;"	m	struct:hiISP_AE_STAT_3_S
u32PoolId	include/hi_comm_aio.h	/^    HI_U32  u32PoolId[2];$/;"	m	struct:hiAUDIO_FRAME_S
u32PoolId	include/hi_comm_video.h	/^    HI_U32 u32PoolId;$/;"	m	struct:hiVIDEO_FRAME_INFO_S
u32PoolId	tools/vou_chn_dump.c	/^    HI_U32  u32PoolId;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
u32PoolId	tools/vou_screen_dump.c	/^    HI_U32  u32PoolId;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
u32PoolId	tools/vpss_chn_dump.c	/^    HI_U32  u32PoolId;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
u32PoolId	tools/vpss_src_dump.c	/^    HI_U32  u32PoolId;$/;"	m	struct:hiDUMP_MEMBUF_S	file:
u32PortIntStatus	component/isp/firmware/drv/isp.h	/^    HI_U32 u32PortIntStatus;$/;"	m	struct:hiISP_INTERRUPT_SCH_S
u32PreChkTime	include/hi_ive.h	/^    HI_U32 u32PreChkTime;			\/*The last time when background status is checked *\/$/;"	m	struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
u32PreDepth	component/isp/defog/isp_dehaze.h	/^    HI_U32  u32PreDepth;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
u32PreDepth	include/isp_dehaze.h	/^    HI_U32  u32PreDepth;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
u32PreFrmNum	include/hi_ive.h	/^    HI_U32 u32PreFrmNum;		\/*Previous frame timestamp, in frame units *\/$/;"	m	struct:hiIVE_MATCH_BG_MODEL_CTRL_S
u32PrePhyAddr	component/isp/defog/isp_dehaze.h	/^    HI_U32  u32PrePhyAddr;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
u32PrePhyAddr	include/isp_dehaze.h	/^    HI_U32  u32PrePhyAddr;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
u32PreSize	component/isp/defog/isp_dehaze.h	/^    HI_U32  u32PreSize;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
u32PreSize	include/isp_dehaze.h	/^    HI_U32  u32PreSize;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
u32Priority	include/hi_comm_vo.h	/^    HI_U32  u32Priority;                \/* video out overlay pri *\/$/;"	m	struct:hiVO_CHN_ATTR_S
u32PrivateData	include/hi_comm_video.h	/^    HI_U32          u32PrivateData;$/;"	m	struct:hiVIDEO_FRAME_S
u32ProcParam	component/isp/firmware/init/HuaweiLite/hi_isp_param.h	/^    HI_U32 u32ProcParam;$/;"	m	struct:hiISP_MODULE_PARAMS_S
u32ProcParam	component/isp/firmware/src/main/isp_proc.c	/^    HI_U32 u32ProcParam;$/;"	m	struct:hiISP_PROC_S	file:
u32ProcParam	include/hi_isp_param.h	/^    HI_U32 u32ProcParam;$/;"	m	struct:hiISP_MODULE_PARAMS_S
u32ProcPhyAddr	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32 u32ProcPhyAddr;$/;"	m	struct:hiISP_PROC_MEM_S
u32ProcSize	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32 u32ProcSize;$/;"	m	struct:hiISP_PROC_MEM_S
u32Profile	include/hi_comm_venc.h	/^    HI_U32  u32Profile;                             \/*0: baseline; 1:MP; 2:HP; 3: SVC-T [0,3]; *\/          $/;"	m	struct:hiVENC_ATTR_H264_S
u32Profile	include/hi_comm_venc.h	/^    HI_U32  u32Profile;         \/*0: MP *\/          $/;"	m	struct:hiVENC_ATTR_H265_S
u32PtIntCnt	component/isp/firmware/drv/isp.h	/^    HI_U32 u32PtIntCnt;                 \/* Count of interrupt, for debug *\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u32PtIntGapTime	component/isp/firmware/drv/isp.h	/^    HI_U32 u32PtIntGapTime;             \/* Gap of two interrupts, for debug *\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u32PtIntGapTimeMax	component/isp/firmware/drv/isp.h	/^    HI_U32 u32PtIntGapTimeMax;          \/* Maximal gap of two interrupts, for debug *\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u32PtIntTime	component/isp/firmware/drv/isp.h	/^    HI_U32 u32PtIntTime;                \/* Process time of interrupt, for debug*\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u32PtIntTimeMax	component/isp/firmware/drv/isp.h	/^    HI_U32 u32PtIntTimeMax;             \/* Maximal process time of interrupt, for debug *\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u32PtNumPerFrm	include/hi_comm_aenc.h	/^	HI_U32 				u32PtNumPerFrm;$/;"	m	struct:hiAENC_CHN_ATTR_S
u32PtNumPerFrm	include/hi_comm_aio.h	/^    HI_U32              u32PtNumPerFrm; \/* point num per frame (80\/160\/240\/320\/480\/1024\/2048)$/;"	m	struct:hiAIO_ATTR_S
u32PtRate	component/isp/firmware/drv/isp.h	/^    HI_U32 u32PtRate;                   \/* Interrupt Rate, interrupt count per sencond, for debug *\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u32PtRateIntCnt	component/isp/firmware/drv/isp.h	/^    HI_U32 u32PtRateIntCnt;             \/* Count of interrupt rate, for debug *\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u32PwmNum	component/isp/firmware/init/HuaweiLite/hi_isp_param.h	/^    HI_U32 u32PwmNum;$/;"	m	struct:hiISP_MODULE_PARAMS_S
u32PwmNum	include/hi_isp_param.h	/^    HI_U32 u32PwmNum;$/;"	m	struct:hiISP_MODULE_PARAMS_S
u32Qfactor	include/hi_comm_rc.h	/^    HI_U32      u32Qfactor;                             \/* image quality :[1,99]*\/$/;"	m	struct:hiVENC_ATTR_MJPEG_FIXQP_S
u32Qfactor	include/hi_comm_venc.h	/^    HI_U32 u32Qfactor;                              \/* image quality *\/$/;"	m	struct:hiVENC_STREAM_INFO_JPEG_S
u32Qfactor	include/hi_comm_venc.h	/^    HI_U32 u32Qfactor;                             \/*image quality :[1,99]*\/$/;"	m	struct:hiVENC_PARAM_JPEG_S
u32QpDelta	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32QpDelta;$/;"	m	struct:hiADPT_SCENEAUTO_H264_RCPARAM_S
u32QpDelta	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32QpDelta;$/;"	m	struct:hiADPT_SCENEAUTO_H265_RCPARAM_S
u32RGain	component/isp/include/hi_comm_sns.h	/^    HI_U32 u32RGain;$/;"	m	struct:hiISP_LSC_CABLI_TABLE_S
u32RGain	include/hi_comm_sns.h	/^    HI_U32 u32RGain;$/;"	m	struct:hiISP_LSC_CABLI_TABLE_S
u32ROffset	component/isp/include/hi_comm_isp.h	/^    HI_U32              u32ROffset;          \/* WO, R component *\/$/;"	m	struct:hiISP_BLC_ATTR_S
u32ROffset	include/hi_comm_isp.h	/^    HI_U32              u32ROffset;          \/* WO, R component *\/$/;"	m	struct:hiISP_BLC_ATTR_S
u32RQRatio	include/hi_comm_rc.h	/^    HI_U32  u32RQRatio[RC_RQRATIO_SIZE];                              \/* the rate stabilization weight, $/;"	m	struct:hiVENC_PARAM_MJPEG_CBR_S
u32RQRatio	include/hi_comm_rc.h	/^    HI_U32  u32RQRatio[RC_RQRATIO_SIZE];                              \/* the rate stabilization weight, $/;"	m	struct:hiVENC_PARAM_MPEG4_CBR_S
u32Ratio	component/isp/3a/include/hi_ae_comm.h	/^    HI_U32 u32Ratio;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32Ratio	include/hi_ae_comm.h	/^    HI_U32 u32Ratio;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u32RefFrameNum	include/hi_comm_vi.h	/^    HI_U32      u32RefFrameNum; \/* referencial fame numbers, must be in $/;"	m	struct:hiVI_SNAP_ATTR_S
u32RefNum	include/hi_comm_venc.h	/^    HI_U32  u32RefNum;                              \/* 0: default; number of refrence frame*\/$/;"	m	struct:hiVENC_ATTR_H264_S
u32RefNum	include/hi_comm_venc.h	/^    HI_U32  u32RefNum;                              \/* 0: default; number of refrence frame*\/$/;"	m	struct:hiVENC_ATTR_H265_S
u32RefreshLineNum	include/hi_comm_venc.h	/^    HI_U32  u32RefreshLineNum;$/;"	m	struct:hiVENC_PARAM_INTRA_REFRESH_S
u32RegAddr	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32RegAddr;$/;"	m	struct:hiISP_I2C_DATA_S
u32RegAddr	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32RegAddr;$/;"	m	struct:hiISP_SSP_DATA_S
u32RegAddr	include/hi_comm_isp.h	/^    HI_U32  u32RegAddr;$/;"	m	struct:hiISP_I2C_DATA_S
u32RegAddr	include/hi_comm_isp.h	/^    HI_U32  u32RegAddr;$/;"	m	struct:hiISP_SSP_DATA_S
u32RegAddrByteNum	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32RegAddrByteNum;$/;"	m	struct:hiISP_SSP_DATA_S
u32RegAddrByteNum	include/hi_comm_isp.h	/^    HI_U32  u32RegAddrByteNum;$/;"	m	struct:hiISP_SSP_DATA_S
u32RegCfgInfoFlag	component/isp/firmware/drv/isp.h	/^    HI_U32              u32RegCfgInfoFlag;$/;"	m	struct:hiISP_DRV_CTX_S
u32RegNum	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32RegNum;$/;"	m	struct:hiISP_SNS_REGS_INFO_S
u32RegNum	include/hi_comm_isp.h	/^    HI_U32  u32RegNum;$/;"	m	struct:hiISP_SNS_REGS_INFO_S
u32RegionNum	include/hi_comm_fisheye.h	/^	HI_U32               	u32RegionNum;       \/* fisheye correction region number [1, FISHEYE_MAX_REGION_NUM] *\/$/;"	m	struct:hiFISHEYE_ATTR_S
u32RegionNum	include/hi_comm_vo.h	/^    HI_U32 u32RegionNum;       \/*count of the region*\/$/;"	m	struct:hiVO_REGION_INFO_S
u32RegionNum	include/hi_comm_vpss.h	/^    HI_U32 u32RegionNum;       \/*count of the region*\/$/;"	m	struct:hiVPSS_REGION_INFO_S
u32ReqIQp	include/hi_comm_venc.h	/^    HI_U32  u32ReqIQp;$/;"	m	struct:hiVENC_PARAM_INTRA_REFRESH_S
u32Reserved	component/isp/include/hi_comm_isp.h	/^  HI_U32  u32Reserved;                       \/*RO, Range: [0x0, 0xFFFFFFFF] *\/$/;"	m	struct:hiISP_VD_INFO_S
u32Reserved	include/hi_comm_isp.h	/^  HI_U32  u32Reserved;                       \/*RO, Range: [0x0, 0xFFFFFFFF] *\/$/;"	m	struct:hiISP_VD_INFO_S
u32RfrFrameCmp	include/hi_module_param.h	/^    HI_U32 u32RfrFrameCmp;$/;"	m	struct:hiVPSS_MODULE_PARAMS_S
u32RgbirGain	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32RgbirGain;                \/* RO, Range: [0x0, 0x3ff]*\/$/;"	m	struct:hiISP_INNER_STATE_INFO_S
u32RgbirGain	include/hi_comm_isp.h	/^    HI_U32 u32RgbirGain;                \/* RO, Range: [0x0, 0x3ff]*\/$/;"	m	struct:hiISP_INNER_STATE_INFO_S
u32RgnNum	sample/region/sample_region.c	/^    HI_U32 u32RgnNum;$/;"	m	struct:hiRGN_ATTR_INFO_S	file:
u32RgnNum	sample/region/sample_region.c	/^    HI_U32 u32RgnNum;$/;"	m	struct:hiRGN_SIZE_S	file:
u32RightWidth	include/hi_common.h	/^    HI_U32 u32RightWidth;$/;"	m	struct:hiBORDER_S
u32RollbackMs	include/hi_comm_vi.h	/^    HI_U32  u32RollbackMs;   \/* rollback time, unit(ms), invalid when bZSL is HI_FALSE  *\/$/;"	m	struct:hiVI_SNAP_NORMAL_ATTR_S
u32RollingShutterCoef	include/hi_comm_vi.h	/^	HI_U32  				u32RollingShutterCoef;		\/* Rolling shutter distortion correction coefficient. range:[0~100]*\/$/;"	m	struct:hiVI_DIS_CONFIG_S
u32RowQpDelta	include/hi_comm_rc.h	/^    HI_U32 u32RowQpDelta;$/;"	m	struct:hiVENC_RC_PARAM_S
u32Rsv	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32Rsv;         \/* need to add member *\/$/;"	m	struct:hiISP_DBG_ATTR_S
u32Rsv	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32Rsv;         \/* need to add member *\/$/;"	m	struct:hiISP_DBG_STATUS_S
u32Rsv	include/hi_comm_isp.h	/^    HI_U32  u32Rsv;         \/* need to add member *\/$/;"	m	struct:hiISP_DBG_ATTR_S
u32Rsv	include/hi_comm_isp.h	/^    HI_U32  u32Rsv;         \/* need to add member *\/$/;"	m	struct:hiISP_DBG_STATUS_S
u32SRCNum	component/isp/firmware/drv/mkp_vi.h	/^    HI_U32                u32SRCNum;$/;"	m	struct:hiVI_USR_SEND_RAW_TIMEOUT_S
u32SatuVal	include/hi_comm_vi.h	/^    HI_U32 u32SatuVal;                  \/* Satuature: [0 ~ 100] *\/$/;"	m	struct:hiVI_CSC_ATTR_S
u32Satuature	include/hi_comm_vo.h	/^    HI_U32 u32Satuature;                \/* satuature:   0 ~ 100 default: 50 *\/$/;"	m	struct:hiVO_CSC_S
u32ScreenHeight	include/hifb.h	/^    HI_U32 u32ScreenHeight;   \/**<  the height of screen *\/$/;"	m	struct:__anon68
u32ScreenWidth	include/hifb.h	/^    HI_U32 u32ScreenWidth;    \/**<  the width of screen *\/$/;"	m	struct:__anon68
u32SensorCfgTime	component/isp/firmware/drv/isp.h	/^    HI_U32 u32SensorCfgTime;            \/* Time of sensor config, for debug *\/    $/;"	m	struct:hiISP_DRV_DBG_INFO_S
u32SensorCfgTimeMax	component/isp/firmware/drv/isp.h	/^    HI_U32 u32SensorCfgTimeMax;         \/* Maximal time of sensor config, for debug *\/    $/;"	m	struct:hiISP_DRV_DBG_INFO_S
u32SensorIso	component/isp/firmware/src/main/isp_main.h	/^    HI_U32  u32SensorIso;$/;"	m	struct:hiISP_LINKAGE_S
u32SensorNum	include/hi_module_param.h	/^    HI_U32 u32SensorNum;$/;"	m	struct:hiSYS_MODULE_PARAMS_S
u32Seq	include/hi_comm_aio.h	/^    HI_U32  u32Seq;                      \/*audio frame seq*\/$/;"	m	struct:hiAUDIO_FRAME_S
u32Seq	include/hi_comm_aio.h	/^    HI_U32 u32Seq;          \/* frame seq,if stream is not a valid frame,u32Seq is 0*\/$/;"	m	struct:hiAUDIO_STREAM_S
u32Seq	include/hi_comm_venc.h	/^    HI_U32      u32Seq;                             \/*the list number of stream*\/$/;"	m	struct:hiVENC_STREAM_S
u32SharpenStrengthDActual	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32SharpenStrengthDActual;$/;"	m	struct:hiISP_INNER_STATE_INFO_S
u32SharpenStrengthDActual	include/hi_comm_isp.h	/^    HI_U32 u32SharpenStrengthDActual;$/;"	m	struct:hiISP_INNER_STATE_INFO_S
u32SharpenStrengthRGBActual	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32SharpenStrengthRGBActual; \/*not support*\/$/;"	m	struct:hiISP_INNER_STATE_INFO_S
u32SharpenStrengthRGBActual	include/hi_comm_isp.h	/^    HI_U32 u32SharpenStrengthRGBActual; \/*not support*\/$/;"	m	struct:hiISP_INNER_STATE_INFO_S
u32SharpenStrengthUdActual	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32SharpenStrengthUdActual;$/;"	m	struct:hiISP_INNER_STATE_INFO_S
u32SharpenStrengthUdActual	include/hi_comm_isp.h	/^    HI_U32 u32SharpenStrengthUdActual;$/;"	m	struct:hiISP_INNER_STATE_INFO_S
u32SignalFlag	tools/vpss_chn_dump.c	/^static HI_U32 u32SignalFlag = 0;$/;"	v	file:
u32SignalFlag	tools/vpss_src_dump.c	/^static HI_U32 u32SignalFlag = 0;$/;"	v	file:
u32Size	component/isp/defog/isp_dehaze.h	/^    HI_U32  u32Size;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
u32Size	component/isp/firmware/drv/acm_ext.h	/^    HI_U32          u32Size;$/;"	m	struct:__anon93
u32Size	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32 u32Size;$/;"	m	struct:hiISP_STAT_SHADOW_MEM_S
u32Size	component/isp/firmware/drv/mkp_sys.h	/^    HI_U32  u32Size;$/;"	m	struct:hiSYS_MEM_CACHE_INFO_S
u32Size	component/isp/firmware/src/main/isp_debug.h	/^    HI_U32  u32Size;$/;"	m	struct:hiISP_DBG_CTRL_S
u32Size	component/isp/firmware/vreg/hi_drv_vreg.h	/^    HI_U32  u32Size;$/;"	m	struct:hiVREG_ARGS_S
u32Size	include/hi_comm_ive.h	/^	HI_U32  u32Size;$/;"	m	struct:hiIVE_MEM_INFO_S
u32Size	include/isp_dehaze.h	/^    HI_U32  u32Size;$/;"	m	struct:hiDEHAZE_DBG_CTRL_S
u32Size	tools/vpss_chn_dump.c	/^static HI_U32 u32Size = 0;$/;"	v	file:
u32Skin16MaxNum	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32Skin16MaxNum[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32Skin16MaxNum_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Skin16MaxNum_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32Skin16MaxNum_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32Skin16MaxNum_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32Skin16ProtectNum	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32Skin16ProtectNum[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32Skin16ProtectNum_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Skin16ProtectNum_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32Skin16ProtectNum_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32Skin16ProtectNum_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32Skin32MaxNum	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32Skin32MaxNum[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32Skin32MaxNum_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Skin32MaxNum_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32Skin32MaxNum_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32Skin32MaxNum_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32Skin32ProtectNum	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32Skin32ProtectNum[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32Skin32ProtectNum_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Skin32ProtectNum_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32Skin32ProtectNum_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32Skin32ProtectNum_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32SkinNum	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32SkinNum[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32SkinNum_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32SkinNum_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32SkinNum_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32SkinNum_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32SkinNum_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32SkinNum_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32SkinNum_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32SkinNum_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32SkinQpDelta	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32SkinQpDelta[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32SkinQpDelta_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32SkinQpDelta_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32SkinQpDelta_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32SkinQpDelta_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32SkinQpDelta_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32SkinQpDelta_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32SkinQpDelta_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32SkinQpDelta_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32SliceSize	include/hi_comm_venc.h	/^    HI_U32  u32SliceSize;                           \/*when the splitmode is 0, this value presents the bitsnum of one slice average, $/;"	m	struct:hiVENC_PARAM_H264_SLICE_SPLIT_S
u32SliceSize	include/hi_comm_venc.h	/^    HI_U32  u32SliceSize;   \/* when splitmode is 0, this value presents bits number, $/;"	m	struct:hiVENC_PARAM_H265_SLICE_SPLIT_S
u32SpStrength	include/hi_comm_vpss.h	/^    HI_U32 u32SpStrength;$/;"	m	struct:hiVPSS_CHN_PARAM_S
u32SplitMode	include/hi_comm_venc.h	/^    HI_U32  u32SplitMode;                           \/*0:bit number, 1:mb line number, >=2:no meaning*\/$/;"	m	struct:hiVENC_PARAM_H264_SLICE_SPLIT_S
u32SplitMode	include/hi_comm_venc.h	/^    HI_U32  u32SplitMode;   \/* 0: by bits number; 1: by lcu line number*\/$/;"	m	struct:hiVENC_PARAM_H265_SLICE_SPLIT_S
u32SrcFrmRate	include/hi_comm_rc.h	/^    HI_U32      u32SrcFrmRate;                          \/* the input frame rate of the venc chnnel *\/$/;"	m	struct:hiVENC_ATTR_H264_ABR_S
u32SrcFrmRate	include/hi_comm_rc.h	/^    HI_U32      u32SrcFrmRate;                          \/* the input frame rate of the venc chnnel *\/$/;"	m	struct:hiVENC_ATTR_H264_AVBR_S
u32SrcFrmRate	include/hi_comm_rc.h	/^    HI_U32      u32SrcFrmRate;                          \/* the input frame rate of the venc chnnel *\/$/;"	m	struct:hiVENC_ATTR_H264_CBR_S
u32SrcFrmRate	include/hi_comm_rc.h	/^    HI_U32      u32SrcFrmRate;                          \/* the input frame rate of the venc chnnel *\/$/;"	m	struct:hiVENC_ATTR_H264_FIXQP_S
u32SrcFrmRate	include/hi_comm_rc.h	/^    HI_U32      u32SrcFrmRate;                          \/* the input frame rate of the venc chnnel *\/$/;"	m	struct:hiVENC_ATTR_H264_VBR_S
u32SrcFrmRate	include/hi_comm_rc.h	/^    HI_U32      u32SrcFrmRate;                          \/* the input frame rate of the venc chnnel *\/$/;"	m	struct:hiVENC_ATTR_MJPEG_CBR_S
u32SrcFrmRate	include/hi_comm_rc.h	/^    HI_U32      u32SrcFrmRate;                          \/* the input frame rate of the venc chnnel *\/$/;"	m	struct:hiVENC_ATTR_MJPEG_FIXQP_S
u32SrcFrmRate	include/hi_comm_rc.h	/^    HI_U32      u32SrcFrmRate;                          \/* the input frame rate of the venc chnnel *\/$/;"	m	struct:hiVENC_ATTR_MJPEG_VBR_S
u32SrcFrmRate	include/hi_comm_rc.h	/^    HI_U32      u32SrcFrmRate;                          \/* the input frame rate of the venc chnnel *\/$/;"	m	struct:hiVENC_ATTR_MPEG4_CBR_S
u32SrcFrmRate	include/hi_comm_rc.h	/^    HI_U32      u32SrcFrmRate;                          \/* the input frame rate of the venc chnnel *\/$/;"	m	struct:hiVENC_ATTR_MPEG4_FIXQP_S
u32SrcFrmRate	include/hi_comm_rc.h	/^    HI_U32      u32SrcFrmRate;                          \/* the input frame rate of the venc chnnel *\/$/;"	m	struct:hiVENC_ATTR_MPEG4_VBR_S
u32SrcPhyAddr	include/hi_unf_cipher.h	/^    HI_U32 u32SrcPhyAddr;     \/**< phy address of the original data *\/$/;"	m	struct:hiHI_UNF_CIPHER_DATA_S
u32StackSize	include/hi_ive.h	/^    HI_U32 u32StackSize;   \/*Stack size for output*\/$/;"	m	struct:hiIVE_CANNY_STACK_SIZE_S
u32StartQp	include/hi_comm_venc.h	/^	HI_U32 u32StartQp;								\/*StartQP Value*\/$/;"	m	struct:hiVENC_STREAM_INFO_H264_S
u32StartQp	include/hi_comm_venc.h	/^	HI_U32 u32StartQp;								\/*StartQP Value*\/$/;"	m	struct:hiVENC_STREAM_INFO_H265_S
u32StartSection	include/hifb.h	/^    HI_U32 u32StartSection;$/;"	m	struct:__anon63
u32StartTime	include/hi_comm_vi.h	/^    HI_U32 u32StartTime;	            \/* Flash start time,unit: sensor pix clk.*\/$/;"	m	struct:hiVI_FlASH_CONFIG_S
u32StatPhyaddr	component/isp/firmware/src/arch/hi3518e/isp_statistics.c	/^    HI_U32          u32StatPhyaddr;$/;"	m	struct:hiISP_STA_S	file:
u32StatTime	include/hi_comm_rc.h	/^    HI_U32      u32StatTime;                            \/* the rate statistic time, the unit is senconds(s) *\/$/;"	m	struct:hiVENC_ATTR_H264_ABR_S
u32StatTime	include/hi_comm_rc.h	/^    HI_U32      u32StatTime;                            \/* the rate statistic time, the unit is senconds(s) *\/$/;"	m	struct:hiVENC_ATTR_H264_AVBR_S
u32StatTime	include/hi_comm_rc.h	/^    HI_U32      u32StatTime;                            \/* the rate statistic time, the unit is senconds(s) *\/$/;"	m	struct:hiVENC_ATTR_H264_CBR_S
u32StatTime	include/hi_comm_rc.h	/^    HI_U32      u32StatTime;                            \/* the rate statistic time, the unit is senconds(s) *\/$/;"	m	struct:hiVENC_ATTR_H264_VBR_S
u32StatTime	include/hi_comm_rc.h	/^    HI_U32      u32StatTime;                            \/* the rate statistic time, the unit is senconds(s) *\/$/;"	m	struct:hiVENC_ATTR_MJPEG_CBR_S
u32StatTime	include/hi_comm_rc.h	/^    HI_U32      u32StatTime;                            \/* the rate statistic time, the unit is senconds(s) *\/$/;"	m	struct:hiVENC_ATTR_MJPEG_VBR_S
u32StatTime	include/hi_comm_rc.h	/^    HI_U32      u32StatTime;                            \/* the rate statistic time, the unit is senconds(s) *\/$/;"	m	struct:hiVENC_ATTR_MPEG4_CBR_S
u32StatTime	include/hi_comm_rc.h	/^    HI_U32      u32StatTime;                            \/* the rate statistic time, the unit is senconds(s) *\/$/;"	m	struct:hiVENC_ATTR_MPEG4_VBR_S
u32StaticDetMinTime	include/hi_ive.h	/^    HI_U32 u32StaticDetMinTime;		\/*Still detection shortest time (range: 20 to 6000 frames; default: 80)*\/$/;"	m	struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
u32Status	component/isp/firmware/drv/isp.h	/^    HI_U32  u32Status;$/;"	m	struct:hiISP_DRV_CTX_S
u32Still16MaxNum	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32Still16MaxNum[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32Still16MaxNum_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Still16MaxNum_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32Still16MaxNum_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32Still16MaxNum_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32Still16ProtectNum	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32Still16ProtectNum[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32Still16ProtectNum_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Still16ProtectNum_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32Still16ProtectNum_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32Still16ProtectNum_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32Still32MaxNum	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32Still32MaxNum[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32Still32MaxNum_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Still32MaxNum_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32Still32MaxNum_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32Still32MaxNum_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32Still32ProtectNum	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32Still32ProtectNum[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32Still32ProtectNum_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32Still32ProtectNum_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32Still32ProtectNum_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32Still32ProtectNum_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32StillThr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32StillThr[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32StitchErrThresh	component/isp/firmware/src/algorithms/isp_frame_switch_wdr.c	/^    HI_U32 u32StitchErrThresh;$/;"	m	struct:hiISP_FS_WDR_S	file:
u32Strength	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_U32    u32Strength;$/;"	m	struct:hiISP_DRC_S	file:
u32Strength	component/isp/include/hi_comm_isp.h	/^    HI_U32               u32Strength;         \/* gain, RO fp 4.8 *\/$/;"	m	struct:hiISP_FPN_AUTO_ATTR_S
u32Strength	component/isp/include/hi_comm_isp.h	/^    HI_U32               u32Strength;         \/* gain, RW fp 4.8 *\/$/;"	m	struct:hiISP_FPN_MANUAL_ATTR_S
u32Strength	include/hi_comm_isp.h	/^    HI_U32               u32Strength;         \/* gain, RO fp 4.8 *\/$/;"	m	struct:hiISP_FPN_AUTO_ATTR_S
u32Strength	include/hi_comm_isp.h	/^    HI_U32               u32Strength;         \/* gain, RW fp 4.8 *\/$/;"	m	struct:hiISP_FPN_MANUAL_ATTR_S
u32Stretch	component/isp/include/hi_comm_isp.h	/^    HI_U32          u32Stretch      ; \/*input data Clip range: 0-Y 64-940, C 64-960; 1-Y 0-1023, C 0-1023*\/$/;"	m	struct:__anon100
u32Stretch	include/hi_comm_isp.h	/^    HI_U32          u32Stretch      ; \/*input data Clip range: 0-Y 64-940, C 64-960; 1-Y 0-1023, C 0-1023*\/$/;"	m	struct:__anon70
u32Stride	include/hi_comm_region.h	/^    HI_U32              u32Stride;$/;"	m	struct:hiRGN_BMP_UPDATE_S
u32Stride	include/hi_comm_region.h	/^    HI_U32         u32Stride;$/;"	m	struct:hiRGN_CANVAS_INFO_S
u32Stride	include/hi_comm_vgs.h	/^    HI_U32                  u32Stride;      \/* stride of osd *\/$/;"	m	struct:hiVGS_ADD_OSD_S
u32Stride	include/hi_comm_video.h	/^    HI_U32          u32Stride[3];$/;"	m	struct:hiVIDEO_FRAME_S
u32Stride	include/hi_tde_type.h	/^    HI_U32 u32Stride;$/;"	m	struct:hiTDE2_SURFACE_S
u32StroEdgeQpDelta	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U32   u32StroEdgeQpDelta[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u32StroEdgeQpDelta_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32StroEdgeQpDelta_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32StroEdgeQpDelta_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32StroEdgeQpDelta_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32StroEdgeQpDelta_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32StroEdgeQpDelta_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u32StroEdgeQpDelta_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32StroEdgeQpDelta_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u32StyBgMaxBlendTime	include/hi_ive.h	/^    HI_U32 u32StyBgMaxBlendTime;	\/*Steady background integration longest time (range: 20 to 40000 frames; default: 1500)*\/$/;"	m	struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
u32StyBgMinBlendTime	include/hi_ive.h	/^    HI_U32 u32StyBgMinBlendTime;	\/*Steady background integration shortest time (range: 20 to 6000 frames; default: 200)*\/$/;"	m	struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
u32SumLum	include/hi_ive.h	/^    HI_U32 u32SumLum;$/;"	m	struct:hiIVE_BG_STAT_DATA_S
u32SumLum	include/hi_ive.h	/^    HI_U32 u32SumLum;$/;"	m	struct:hiIVE_FG_STAT_DATA_S
u32SuperBFrmBitsThr	include/hi_comm_rc.h	/^      HI_U32  u32SuperBFrmBitsThr;                        \/* Indicate the threshold of the super B frame *\/                                                   $/;"	m	struct:hiVENC_SUPERFRAME_CFG_S
u32SuperIFrmBitsThr	include/hi_comm_rc.h	/^      HI_U32  u32SuperIFrmBitsThr;                        \/* Indicate the threshold of the super I frame $/;"	m	struct:hiVENC_SUPERFRAME_CFG_S
u32SuperPFrmBitsThr	include/hi_comm_rc.h	/^      HI_U32  u32SuperPFrmBitsThr;                        \/* Indicate the threshold of the super P frame *\/                                                     $/;"	m	struct:hiVENC_SUPERFRAME_CFG_S
u32SupplementConf	include/hi_comm_vb.h	/^    HI_U32 u32SupplementConf;$/;"	m	struct:hiVB_SUPPLEMENT_CONF_S
u32SurfaceNum	include/hi_tde_type.h	/^	HI_U32 u32SurfaceNum;$/;"	m	struct:hiTDE_SURFACE_LIST_S
u32SysGain	component/isp/include/hi_comm_isp.h	/^    HI_U32  u32SysGain;     \/*RW,  system gain (unit: times, 10bit precision), Range : [0x400, 0xFFFFFFFF], it's related to the specific sensor and ISP Dgain range *\/$/;"	m	struct:hiISP_AE_ROUTE_NODE_S
u32SysGain	include/hi_comm_isp.h	/^    HI_U32  u32SysGain;     \/*RW,  system gain (unit: times, 10bit precision), Range : [0x400, 0xFFFFFFFF], it's related to the specific sensor and ISP Dgain range *\/$/;"	m	struct:hiISP_AE_ROUTE_NODE_S
u32SysGain	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32  u32SysGain;    $/;"	m	struct:hiADPT_SCENEAUTO_AEROUTE_NODE_S
u32SysGain	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32  u32SysGain;    $/;"	m	struct:hiSCENEAUTO_AEROUTE_NODE_S
u32SysGain	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32  u32SysGain;$/;"	m	struct:hiSCENEAUTO_ROUTE_NODE_S
u32SysGainMax	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U32 u32SysGainMax;$/;"	m	struct:hiADPT_SCENEAUTO_AEATTR_S
u32SysGainMax	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U32 u32SysGainMax;$/;"	m	struct:hiSCENEAUTO_AEATTR_S
u32SysGainMax	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32SysGainMax;$/;"	m	struct:hiSCENEAUTO_AERELATEDBIT_S
u32Tfps	include/hi_math.h	/^    HI_U32 u32Tfps;    \/* Target frame rate  *\/$/;"	m	struct:hiFPS_CTRL_S
u32Thick	include/hi_comm_region.h	/^    HI_U32 u32Thick;           \/* Line Width of quadrangle, valid when dashed quadrangle *\/$/;"	m	struct:hiRGN_QUADRANGLE_S
u32Thick	include/hi_comm_vgs.h	/^    HI_U32                  u32Thick;       \/* width of line *\/$/;"	m	struct:hiVGS_DRAW_LINE_S
u32Thick	include/hi_comm_vgs.h	/^    HI_U32  u32Thick;          \/* The thick of the hollow quadrangle *\/$/;"	m	struct:hiVGS_QUADRANGLE_COVER_S
u32ThrdI	include/hi_comm_rc.h	/^    HI_U32 u32ThrdI[RC_TEXTURE_THR_SIZE];                     \/* just useful for h264\/h265 and mpeg4 for now *\/$/;"	m	struct:hiVENC_RC_PARAM_S
u32ThrdI	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U32 u32ThrdI[12];                  $/;"	m	struct:hiADPT_SCENEAUTO_H264_RCPARAM_S
u32ThrdI	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U32 u32ThrdI[12];                  $/;"	m	struct:hiADPT_SCENEAUTO_H265_RCPARAM_S
u32ThrdI	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32ThrdI[12];$/;"	m	struct:hiSCENEAUTO_H264VENC_S
u32ThrdI	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32ThrdI[12];$/;"	m	struct:hiSCENEAUTO_H265VENC_RCPARAM_S
u32ThrdP	include/hi_comm_rc.h	/^    HI_U32 u32ThrdP[RC_TEXTURE_THR_SIZE];$/;"	m	struct:hiVENC_RC_PARAM_S
u32ThrdP	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32ThrdP[12];$/;"	m	struct:hiADPT_SCENEAUTO_H264_RCPARAM_S
u32ThrdP	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32ThrdP[12];$/;"	m	struct:hiADPT_SCENEAUTO_H265_RCPARAM_S
u32ThrdP	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U32 u32ThrdP[12];$/;"	m	struct:hiSCENEAUTO_H264VENC_S
u32ThrdP	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U32 u32ThrdP[12];$/;"	m	struct:hiSCENEAUTO_H265VENC_RCPARAM_S
u32Threshold	component/isp/firmware/drv/mkp_vi.h	/^    HI_U32                  u32Threshold;        \/* white_level,pix value > threshold means defective pixel *\/$/;"	m	struct:hiVIU_FPN_CALIBRATE_ATTR_S
u32Threshold	component/isp/include/hi_comm_isp.h	/^    HI_U32                          u32Threshold;        \/* pix value > threshold means defective pixel, [1, 0xFFF] *\/$/;"	m	struct:hiISP_FPN_CALIBRATE_ATTR_S
u32Threshold	include/hi_comm_isp.h	/^    HI_U32                          u32Threshold;        \/* pix value > threshold means defective pixel, [1, 0xFFF] *\/$/;"	m	struct:hiISP_FPN_CALIBRATE_ATTR_S
u32Tilt	include/hi_comm_fisheye.h	/^	HI_U32 					u32Tilt;		\/* [0, 360] *\/$/;"	m	struct:hiFISHEYE_REGION_ATTR_S
u32TimeLag	include/hi_comm_vi.h	/^	HI_U32					u32TimeLag;					\/* Time lag between Frame and gyro data*\/$/;"	m	struct:hiVI_DIS_CONFIG_S
u32TimeRef	include/hi_comm_video.h	/^    HI_U32          u32TimeRef;$/;"	m	struct:hiVIDEO_FRAME_S
u32TopWidth	include/hi_common.h	/^    HI_U32 u32TopWidth;$/;"	m	struct:hiBORDER_S
u32TotalDfSize	include/hi_ive.h	/^    HI_U32 u32TotalDfSize;      \/*All decision functions coef size in byte*\/$/;"	m	struct:hiIVE_SVM_MODEL_S
u32TotalNum	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32TotalNum;       \/*RW,  Range: [0x0, 0x10], total node number of extend AE route *\/ $/;"	m	struct:hiISP_AE_ROUTE_EX_S
u32TotalNum	component/isp/include/hi_comm_isp.h	/^    HI_U32 u32TotalNum;     \/*RW,  Range: [0x0, 0x10], total node number of AE route *\/ $/;"	m	struct:hiISP_AE_ROUTE_S
u32TotalNum	include/hi_comm_isp.h	/^    HI_U32 u32TotalNum;       \/*RW,  Range: [0x0, 0x10], total node number of extend AE route *\/ $/;"	m	struct:hiISP_AE_ROUTE_EX_S
u32TotalNum	include/hi_comm_isp.h	/^    HI_U32 u32TotalNum;     \/*RW,  Range: [0x0, 0x10], total node number of AE route *\/ $/;"	m	struct:hiISP_AE_ROUTE_S
u32TotalNum	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u32TotalNum;   $/;"	m	struct:hiADPT_SCENEAUTO_AEROUTE_S
u32TotalNum	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U32 u32TotalNum;   $/;"	m	struct:hiSCENEAUTO_AEROUTE_S
u32TotalWeightSize	include/hi_ive.h	/^    HI_U32 u32TotalWeightSize;$/;"	m	struct:hiIVE_ANN_MLP_MODEL_S
u32TransparentTransmit	include/hi_module_param.h	/^    HI_U32  u32TransparentTransmit;$/;"	m	struct:hiVO_MODULE_PARAMS_S
u32TrapezoidCoef	include/hi_comm_fisheye.h	/^	HI_U32                  u32TrapezoidCoef;	\/* strength coefficient of trapezoid correction *\/$/;"	m	struct:hiFISHEYE_ATTR_S
u32Update	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32  u32Update;   $/;"	m	struct:hiISP_DEHAZE_REG_CFG_S
u32UpdateAttrCnt	include/hi_comm_venc.h	/^    HI_U32 u32UpdateAttrCnt;                        \/*Number of times that channel attributes or parameters (including RC parameters) are set*\/	$/;"	m	struct:hiVENC_STREAM_INFO_H264_S
u32UpdateAttrCnt	include/hi_comm_venc.h	/^    HI_U32 u32UpdateAttrCnt;                        \/*Number of times that channel attributes or parameters (including RC parameters) are set*\/$/;"	m	struct:hiVENC_STREAM_INFO_H265_S
u32UpdateAttrCnt	include/hi_comm_venc.h	/^    HI_U32 u32UpdateAttrCnt;                        \/*Number of times that channel attributes or parameters (including RC parameters) are set*\/$/;"	m	struct:hiVENC_STREAM_INFO_JPEG_S
u32UpdateAttrCnt	include/hi_comm_venc.h	/^    HI_U32 u32UpdateAttrCnt;                        \/*Number of times that channel attributes or parameters (including RC parameters) are set*\/$/;"	m	struct:hiVENC_STREAM_INFO_MPEG4_S
u32UpdatePos	component/isp/firmware/init/HuaweiLite/hi_isp_param.h	/^    HI_U32 u32UpdatePos;$/;"	m	struct:hiISP_MODULE_PARAMS_S
u32UpdatePos	include/hi_isp_param.h	/^    HI_U32 u32UpdatePos;$/;"	m	struct:hiISP_MODULE_PARAMS_S
u32UserNum	component/isp/firmware/drv/isp.h	/^    HI_U32 u32UserNum;$/;"	m	struct:hiISP_STAT_BUF_S
u32UsrFrmDepth	include/hi_comm_aio.h	/^    HI_U32 u32UsrFrmDepth;$/;"	m	struct:hiAI_CHN_PARAM_S
u32VDefLevel	include/hifb.h	/^    HI_U32  u32VDefLevel;   \/**<  vertical deflicker level, 0 means vertical deflicker is unsupported *\/$/;"	m	struct:__anon57
u32VDfLevel	include/hifb.h	/^    HI_U32  u32VDfLevel;    \/**<  vertical deflicker level *\/$/;"	m	struct:hiHIFB_DEFLICKER_S
u32VI_VPSS_online	include/hi_module_param.h	/^    HI_U32 u32VI_VPSS_online;$/;"	m	struct:hiSYS_MODULE_PARAMS_S
u32VMotion	tools/vi_dump.c	/^    HI_U32 u32VMotion;$/;"	m	struct:hiVI_DIS_STATS_S	file:
u32VOffset	tools/vi_dump.c	/^    HI_U32 u32VOffset;$/;"	m	struct:hiVI_DIS_STATS_S	file:
u32VWSize	include/hi_comm_venc.h	/^    HI_U32 u32VWSize;                              \/* size of vertical search window.$/;"	m	struct:hiVENC_PARAM_H264_INTER_PRED_S
u32VWSize	include/hi_comm_venc.h	/^    HI_U32 u32VWSize;                              \/* size of vertical search window.$/;"	m	struct:hiVENC_PARAM_H265_INTER_PRED_S
u32Vangle	include/hi_comm_vi.h	/^	HI_U32                  u32Vangle;                  \/* View angle*\/$/;"	m	struct:hiVI_DIS_CONFIG_S
u32VbFail	include/hi_comm_vi.h	/^    HI_U32 u32VbFail;                   \/* Video buffer malloc failure *\/$/;"	m	struct:hiVI_CHN_STAT_S
u32VencBufferCache	include/hi_comm_venc.h	/^    HI_U32 u32VencBufferCache;    $/;"	m	struct:hiVENC_PARAM_MOD_VENC_S
u32VerZoom	include/hi_comm_fisheye.h	/^	HI_U32 					u32VerZoom;		\/* [1, 4095] *\/$/;"	m	struct:hiFISHEYE_REGION_ATTR_S
u32VirtAddr	component/isp/firmware/vreg/hi_vreg.c	/^    HI_U32  u32VirtAddr;$/;"	m	struct:hiHI_VREG_ADDR_S	file:
u32VirtAddr	include/hi_comm_region.h	/^    HI_U32         u32VirtAddr;$/;"	m	struct:hiRGN_CANVAS_INFO_S
u32VirtualIInterval	include/hi_comm_venc.h	/^    HI_U32 u32VirtualIInterval;$/;"	m	struct:hiVENC_PARAM_REF_EX_S
u32VpssDepthFlag	tools/vpss_chn_dump.c	/^static HI_U32 u32VpssDepthFlag = 0;$/;"	v	file:
u32VsyncVact	include/hi_comm_vi.h	/^    HI_U32 u32VsyncVact ;   \/* Vertical effetive width of one frame or odd-field frame picture *\/$/;"	m	struct:hiVI_TIMING_BLANK_S
u32VsyncVbact	include/hi_comm_vi.h	/^    HI_U32 u32VsyncVbact ;  \/* Even-field vertical effetive width when input mode is interlace (invalid when progressive input mode) *\/$/;"	m	struct:hiVI_TIMING_BLANK_S
u32VsyncVbb	include/hi_comm_vi.h	/^    HI_U32 u32VsyncVbb ;    \/* Vertical back blanking height of one frame or odd-field frame picture *\/$/;"	m	struct:hiVI_TIMING_BLANK_S
u32VsyncVbbb	include/hi_comm_vi.h	/^    HI_U32 u32VsyncVbbb ;   \/* Even-field vertical back blanking height when input mode is interlace (invalid when progressive input mode) *\/$/;"	m	struct:hiVI_TIMING_BLANK_S
u32VsyncVbfb	include/hi_comm_vi.h	/^    HI_U32 u32VsyncVbfb ;   \/* Even-field vertical front blanking height when input mode is interlace (invalid when progressive input mode) *\/$/;"	m	struct:hiVI_TIMING_BLANK_S
u32VsyncVfb	include/hi_comm_vi.h	/^    HI_U32 u32VsyncVfb ;    \/* Vertical front blanking height of one frame or odd-field frame picture *\/$/;"	m	struct:hiVI_TIMING_BLANK_S
u32W	sample/ive/sample/sample_ive_od.c	/^	HI_U32 u32W;$/;"	m	struct:hiSAMPLE_IVE_OD_S	file:
u32WRatio	include/hi_comm_vo.h	/^    HI_U32 u32WRatio;$/;"	m	struct:hiVO_ZOOM_RATIO_S
u32WeightThreshold	include/hi_module_param.h	/^    HI_U32 u32WeightThreshold;$/;"	m	struct:hiFISHEYE_MODULE_PARAMS_S
u32WeightThreshold	include/hi_module_param.h	/^    HI_U32 u32WeightThreshold;$/;"	m	struct:hiVGS_MODULE_PARAMS_S
u32Width	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	HI_U32  u32Width;$/;"	m	struct:hiHI_ISP_UVNR_ATTR	file:
u32Width	include/hi_comm_video.h	/^    HI_U32          u32Width;$/;"	m	struct:hiVIDEO_FRAME_S
u32Width	include/hi_comm_video.h	/^    HI_U32 u32Width;               \/* Bitmap's width *\/$/;"	m	struct:hiBITMAP_S
u32Width	include/hi_comm_video.h	/^    HI_U32 u32Width;$/;"	m	struct:hiRECT_S
u32Width	include/hi_comm_video.h	/^    HI_U32 u32Width;$/;"	m	struct:hiSIZE_S
u32Width	include/hi_comm_vpss.h	/^    HI_U32          u32Width;               \/*Width of target image*\/$/;"	m	struct:hiVPSS_EXT_CHN_ATTR_S
u32Width	include/hi_comm_vpss.h	/^    HI_U32 u32Width;              \/*Width of target image*\/$/;"	m	struct:hiVPSS_CHN_MODE_S
u32Width	include/hi_tde_type.h	/^    HI_U32 u32Width;$/;"	m	struct:hiTDE2_RECT_S
u32Width	include/hi_tde_type.h	/^    HI_U32 u32Width;$/;"	m	struct:hiTDE2_SURFACE_S
u32Width	include/hifb.h	/^    HI_U32  u32Width;         $/;"	m	struct:__anon51
u32Width	include/hifb.h	/^    HI_U32  u32Width;       \/**<  width pixels *\/$/;"	m	struct:__anon59
u32WriteLen	component/isp/include/hi_comm_3a.h	/^    HI_U32   u32WriteLen;   \/* The len count should contain '\\0'. *\/$/;"	m	struct:hiISP_CTRL_PROC_WRITE_S
u32WriteLen	include/hi_comm_3a.h	/^    HI_U32   u32WriteLen;   \/* The len count should contain '\\0'. *\/$/;"	m	struct:hiISP_CTRL_PROC_WRITE_S
u32X0	component/isp/include/hi_comm_sns.h	/^	HI_U32 u32X0;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32X0	include/hi_comm_sns.h	/^	HI_U32 u32X0;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32X1	component/isp/include/hi_comm_sns.h	/^	HI_U32 u32X1;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32X1	include/hi_comm_sns.h	/^	HI_U32 u32X1;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32X2	component/isp/include/hi_comm_sns.h	/^	HI_U32 u32X2;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32X2	include/hi_comm_sns.h	/^	HI_U32 u32X2;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32X3	component/isp/include/hi_comm_sns.h	/^	HI_U32 u32X3;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32X3	include/hi_comm_sns.h	/^	HI_U32 u32X3;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32XGrid	component/isp/include/hi_comm_sns.h	/^    HI_U32 u32XGrid[(HI_ISP_LSC_GRID_COL-1)\/2];$/;"	m	struct:hiISP_LSC_CABLI_UNI_TABLE_S
u32XGrid	include/hi_comm_sns.h	/^    HI_U32 u32XGrid[(HI_ISP_LSC_GRID_COL-1)\/2];$/;"	m	struct:hiISP_LSC_CABLI_UNI_TABLE_S
u32XRatio	include/hi_comm_vo.h	/^    HI_U32 u32XRatio;$/;"	m	struct:hiVO_ZOOM_RATIO_S
u32Xmax	component/isp/include/hi_comm_sns.h	/^	HI_U32 u32Xmax;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32Xmax	include/hi_comm_sns.h	/^	HI_U32 u32Xmax;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32Y0	component/isp/include/hi_comm_sns.h	/^	HI_U32 u32Y0;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32Y0	include/hi_comm_sns.h	/^	HI_U32 u32Y0;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32Y1	component/isp/include/hi_comm_sns.h	/^	HI_U32 u32Y1;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32Y1	include/hi_comm_sns.h	/^	HI_U32 u32Y1;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32Y2	component/isp/include/hi_comm_sns.h	/^	HI_U32 u32Y2;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32Y2	include/hi_comm_sns.h	/^	HI_U32 u32Y2;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32Y3	component/isp/include/hi_comm_sns.h	/^	HI_U32 u32Y3;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32Y3	include/hi_comm_sns.h	/^	HI_U32 u32Y3;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32YGrid	component/isp/include/hi_comm_sns.h	/^    HI_U32 u32YGrid[(HI_ISP_LSC_GRID_ROW-1)\/2];$/;"	m	struct:hiISP_LSC_CABLI_UNI_TABLE_S
u32YGrid	include/hi_comm_sns.h	/^    HI_U32 u32YGrid[(HI_ISP_LSC_GRID_ROW-1)\/2];$/;"	m	struct:hiISP_LSC_CABLI_UNI_TABLE_S
u32YHeight	include/hi_tde_type.h	/^    HI_U32              u32YHeight;$/;"	m	struct:hiTDE2_MB_S
u32YPhyAddr	include/hi_tde_type.h	/^    HI_U32              u32YPhyAddr;$/;"	m	struct:hiTDE2_MB_S
u32YRatio	include/hi_comm_vo.h	/^    HI_U32 u32YRatio;$/;"	m	struct:hiVO_ZOOM_RATIO_S
u32YStride	include/hi_tde_type.h	/^    HI_U32              u32YStride;$/;"	m	struct:hiTDE2_MB_S
u32YWidth	include/hi_tde_type.h	/^    HI_U32              u32YWidth;$/;"	m	struct:hiTDE2_MB_S
u32Yhrat	component/isp/firmware/drv/sys_ext.h	/^    HI_U32 u32Yhrat;$/;"	m	struct:__anon90
u32Ymax	component/isp/include/hi_comm_sns.h	/^	HI_U32 u32Ymax;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32Ymax	include/hi_comm_sns.h	/^	HI_U32 u32Ymax;$/;"	m	struct:hiISP_CMOS_COMPANDER_S
u32Yvrat	component/isp/firmware/drv/sys_ext.h	/^    HI_U32 u32Yvrat;$/;"	m	struct:__anon90
u32ZoneNums	include/hifb.h	/^    HI_U32 u32ZoneNums;$/;"	m	struct:__anon63
u32compander_x0	component/isp/firmware/src/algorithms/isp_compander.c	/^	HI_U32 u32compander_x0;$/;"	m	struct:hiISP_COMPANDER_S	file:
u32compander_x1	component/isp/firmware/src/algorithms/isp_compander.c	/^	HI_U32 u32compander_x1;$/;"	m	struct:hiISP_COMPANDER_S	file:
u32compander_x2	component/isp/firmware/src/algorithms/isp_compander.c	/^	HI_U32 u32compander_x2;$/;"	m	struct:hiISP_COMPANDER_S	file:
u32compander_x3	component/isp/firmware/src/algorithms/isp_compander.c	/^	HI_U32 u32compander_x3;$/;"	m	struct:hiISP_COMPANDER_S	file:
u32compander_x_max	component/isp/firmware/src/algorithms/isp_compander.c	/^	HI_U32 u32compander_x_max;$/;"	m	struct:hiISP_COMPANDER_S	file:
u32compander_y0	component/isp/firmware/src/algorithms/isp_compander.c	/^	HI_U32 u32compander_y0;$/;"	m	struct:hiISP_COMPANDER_S	file:
u32compander_y1	component/isp/firmware/src/algorithms/isp_compander.c	/^	HI_U32 u32compander_y1;$/;"	m	struct:hiISP_COMPANDER_S	file:
u32compander_y2	component/isp/firmware/src/algorithms/isp_compander.c	/^	HI_U32 u32compander_y2;$/;"	m	struct:hiISP_COMPANDER_S	file:
u32compander_y3	component/isp/firmware/src/algorithms/isp_compander.c	/^	HI_U32 u32compander_y3;$/;"	m	struct:hiISP_COMPANDER_S	file:
u32compander_y_max	component/isp/firmware/src/algorithms/isp_compander.c	/^	HI_U32 u32compander_y_max;$/;"	m	struct:hiISP_COMPANDER_S	file:
u5q3DiffThr	include/hi_ive.h	/^    HI_U5Q3 u5q3DiffThr;			\/*Differential threshold *\/$/;"	m	struct:hiIVE_WORK_BG_PIX_S
u64Data	component/isp/firmware/drv/isp_ext.h	/^    HI_U64 u64Data;$/;"	m	struct:hiISP_SYNC_TASK_NODE_S
u64Exposure	component/isp/3a/include/hi_ae_comm.h	/^    HI_U64  u64Exposure;$/;"	m	struct:hiAE_DBG_STATUS_S
u64Exposure	component/isp/firmware/drv/mkp_isp.h	/^    HI_U64  u64Exposure;$/;"	m	struct:hiISP_AE_REG_CFG_2_S
u64Exposure	include/hi_ae_comm.h	/^    HI_U64  u64Exposure;$/;"	m	struct:hiAE_DBG_STATUS_S
u64IspLastIntTime	component/isp/firmware/drv/isp.h	/^    HI_U64 u64IspLastIntTime;           \/* Time of last interrupt, for debug *\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u64IspLastRateTime	component/isp/firmware/drv/isp.h	/^    HI_U64 u64IspLastRateTime;          \/* Time of last interrupt rate, for debug*\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u64Numerator	include/hi_ive.h	/^    HI_U64 u64Numerator;$/;"	m	struct:hiIVE_NCC_DST_MEM_S
u64PTS	include/hi_comm_venc.h	/^    HI_U64   u64PTS;                                \/*PTS*\/$/;"	m	struct:hiVENC_PACK_S
u64PtLastIntTime	component/isp/firmware/drv/isp.h	/^    HI_U64 u64PtLastIntTime;            \/* Time of last interrupt, for debug *\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u64PtLastRateTime	component/isp/firmware/drv/isp.h	/^    HI_U64 u64PtLastRateTime;           \/* Time of last interrupt rate, for debug *\/$/;"	m	struct:hiISP_DRV_DBG_INFO_S
u64Pts	include/hi_comm_vi.h	/^    HI_U64 u64Pts;                      \/* PTS of current frame *\/$/;"	m	struct:hiVI_CHN_LUM_S
u64QuadSum1	include/hi_ive.h	/^    HI_U64 u64QuadSum1;$/;"	m	struct:hiIVE_NCC_DST_MEM_S
u64QuadSum2	include/hi_ive.h	/^    HI_U64 u64QuadSum2;$/;"	m	struct:hiIVE_NCC_DST_MEM_S
u64RawPts	include/hi_comm_video.h	/^    HI_U64   u64RawPts;$/;"	m	struct:hiVIDEO_SUPPLEMENT_S
u64TimeStamp	include/hi_comm_aio.h	/^    HI_U64  u64TimeStamp;                \/*audio frame timestamp*\/$/;"	m	struct:hiAUDIO_FRAME_S
u64TimeStamp	include/hi_comm_aio.h	/^    HI_U64 u64TimeStamp;    \/* frame time stamp*\/$/;"	m	struct:hiAUDIO_STREAM_S
u64Val	include/hi_ive.h	/^    HI_U64 u64Val;		    \/*Used in memset mode*\/$/;"	m	struct:hiIVE_DMA_CTRL_S
u64pts	include/hi_comm_video.h	/^    HI_U64          u64pts;$/;"	m	struct:hiVIDEO_FRAME_S
u8AECompesation	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8AECompesation;$/;"	m	struct:hiSCENEAUTO_AERELATEDEXP_S
u8AEHistOffset	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8AEHistOffset;$/;"	m	struct:hiSCENEAUTO_AERELATEDEXP_S
u8AERunInterval	component/isp/3a/include/hi_ae_comm.h	/^    HI_U8  u8AERunInterval;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u8AERunInterval	component/isp/firmware/src/main/isp_main.h	/^    HI_U8   u8AERunInterval;$/;"	m	struct:hiISP_LINKAGE_S
u8AERunInterval	component/isp/include/hi_comm_3a.h	/^    HI_U8   u8AERunInterval;$/;"	m	struct:hiISP_AE_RESULT_S
u8AERunInterval	component/isp/include/hi_comm_isp.h	/^    HI_U8     u8AERunInterval;         \/*RW, Range: [0x1, 0xFF], set the AE run interval*\/$/;"	m	struct:hiISP_EXPOSURE_ATTR_S
u8AERunInterval	include/hi_ae_comm.h	/^    HI_U8  u8AERunInterval;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u8AERunInterval	include/hi_comm_3a.h	/^    HI_U8   u8AERunInterval;$/;"	m	struct:hiISP_AE_RESULT_S
u8AERunInterval	include/hi_comm_isp.h	/^    HI_U8     u8AERunInterval;         \/*RW, Range: [0x1, 0xFF], set the AE run interval*\/$/;"	m	struct:hiISP_EXPOSURE_ATTR_S
u8AERunInterval	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U32 u8AERunInterval;$/;"	m	struct:hiADPT_SCENEAUTO_AEATTR_S
u8AERunInterval	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8AERunInterval;$/;"	m	struct:hiSCENEAUTO_AEATTR_S
u8AERunInterval	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8AERunInterval;$/;"	m	struct:hiSCENEAUTO_INIPARAM_AE_S
u8AEStrategyMode	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8AEStrategyMode;$/;"	m	struct:hiADPT_SCENEAUTO_AEATTR_S
u8AEStrategyMode	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8AEStrategyMode;$/;"	m	struct:hiSCENEAUTO_AEATTR_S
u8AEStrategyMode	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8AEStrategyMode;$/;"	m	struct:hiSCENEAUTO_INIPARAM_BLC_S
u8AaSlope	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8   u8AaSlope;           $/;"	m	struct:hiADPT_SCENEAUTO_DEMOSAIC_S
u8AaSlope	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8   u8AaSlope;$/;"	m	struct:hiSCENEAUTO_DEMOSAIC_S
u8AccFlag	include/hi_ive.h	/^    HI_U8 u8AccFlag;				\/*Background access flag *\/$/;"	m	struct:hiIVE_WORK_BG_PIX_S
u8AcceBgLearn	include/hi_ive.h	/^    HI_U8 u8AcceBgLearn;			\/*Whether to accelerate background learning (range: 0 (no), 1 (yes); default: 0)*\/$/;"	m	struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
u8AeCompensation	component/isp/3a/include/hi_ae_comm.h	/^    HI_U8   u8AeCompensation;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u8AeCompensation	include/hi_ae_comm.h	/^    HI_U8   u8AeCompensation;$/;"	m	struct:hiAE_SENSOR_DEFAULT_S
u8AeMode	component/isp/3a/sample_ae/sample_ae_adp.h	/^    HI_U8                   u8AeMode;$/;"	m	struct:hiSAMPLE_AE_CTX_S
u8AirB	component/isp/firmware/drv/mkp_isp.h	/^	HI_U8  	u8AirB;$/;"	m	struct:hiISP_DEHAZE_REG_CFG_S
u8AirG	component/isp/firmware/drv/mkp_isp.h	/^	HI_U8  	u8AirG;$/;"	m	struct:hiISP_DEHAZE_REG_CFG_S
u8AirR	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8  	u8AirR;$/;"	m	struct:hiISP_DEHAZE_REG_CFG_S
u8Alpha0	include/hi_tde_type.h	/^    HI_U8 u8Alpha0;$/;"	m	struct:hiTDE2_SURFACE_S
u8Alpha0	include/hifb.h	/^    HI_U8 u8Alpha0;         \/**<  alpha0 value, used in ARGB1555 *\/$/;"	m	struct:__anon55
u8Alpha1	include/hi_tde_type.h	/^    HI_U8 u8Alpha1;$/;"	m	struct:hiTDE2_SURFACE_S
u8Alpha1	include/hifb.h	/^    HI_U8 u8Alpha1;         \/**<  alpha1 value, used in ARGB1555 *\/$/;"	m	struct:__anon55
u8AndPart2	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_U8   u8AndPart2;$/;"	m	struct:hiISP_DEMOSAIC_S	file:
u8Asymmetry	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_U8   u8Asymmetry;$/;"	m	struct:hiISP_DRC_S	file:
u8Asymmetry	component/isp/include/hi_comm_isp.h	/^	HI_U8  u8Asymmetry;              \/*RW, Range: [0x1,0x1E].The parameter0 of DRC tone mapping curve*\/$/;"	m	struct:hiISP_DRC_ATTR_S
u8Asymmetry	component/isp/include/hi_comm_sns.h	/^	HI_U8  u8Asymmetry;              $/;"	m	struct:hiISP_CMOS_DRC_S
u8Asymmetry	include/hi_comm_isp.h	/^	HI_U8  u8Asymmetry;              \/*RW, Range: [0x1,0x1E].The parameter0 of DRC tone mapping curve*\/$/;"	m	struct:hiISP_DRC_ATTR_S
u8Asymmetry	include/hi_comm_sns.h	/^	HI_U8  u8Asymmetry;              $/;"	m	struct:hiISP_CMOS_DRC_S
u8Asymmetry	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U8  u8Asymmetry;              $/;"	m	struct:hiADPT_SCENEAUTO_DRCATTR_S
u8Asymmetry	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8  u8Asymmetry;              $/;"	m	struct:hiSCENEAUTO_DRCATTR_S
u8Asymmetry	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8  u8Asymmetry;              $/;"	m	struct:hiSCENEAUTO_INIPARAM_DRC_S
u8AveLum	component/isp/include/hi_comm_isp.h	/^    HI_U8  u8AveLum;                \/* RO, Range: [0x0, 0xFF]*\/$/;"	m	struct:hiISP_EXP_INFO_S
u8AveLum	include/hi_comm_isp.h	/^    HI_U8  u8AveLum;                \/* RO, Range: [0x0, 0xFF]*\/$/;"	m	struct:hiISP_EXP_INFO_S
u8AveLum	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8  u8AveLum;$/;"	m	struct:hiADPT_SCENEAUTO_EXPOSUREINFO_S
u8B	sample/common/loadbmp.h	/^    HI_U8   u8B;$/;"	m	struct:hiOSD_RGB_S
u8BGStrength	component/isp/include/hi_comm_isp.h	/^    HI_U8  u8BGStrength;                            \/*RW, AWB Strength of B Channel, Range: [0x0, 0xFF]*\/$/;"	m	struct:hiISP_AWB_ATTR_S
u8BGStrength	include/hi_comm_isp.h	/^    HI_U8  u8BGStrength;                            \/*RW, AWB Strength of B Channel, Range: [0x0, 0xFF]*\/$/;"	m	struct:hiISP_AWB_ATTR_S
u8BgEffStaRateThr	include/hi_ive.h	/^    HI_U8 u8BgEffStaRateThr;		\/*Background state time ratio threshold when initializing (range: 90 to 100; default: 90)*\/$/;"	m	struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
u8BgGray	include/hi_ive.h	/^    HI_U8 u8BgGray[3];				\/*1# ~ 3# background grays value *\/$/;"	m	struct:hiIVE_WORK_BG_PIX_S
u8BinNumZ	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_U8     u8BinNumZ;$/;"	m	struct:hiISP_DRC_S	file:
u8BlackLevelChange	component/isp/firmware/src/algorithms/isp_black_offset.c	/^    HI_U8  u8BlackLevelChange;$/;"	m	struct:hiISP_BLACKLEVEL_S	file:
u8BufRDFlag	component/isp/firmware/drv/isp.h	/^    HI_U8                   u8BufRDFlag;    \/*ISR read, then write to ISP reg or sensor*\/$/;"	m	struct:hiISP_SYNC_CFG_BUF_S
u8BufWRFlag	component/isp/firmware/drv/isp.h	/^    HI_U8                   u8BufWRFlag;    \/*FW write node*\/$/;"	m	struct:hiISP_SYNC_CFG_BUF_S
u8CalibStarted	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U8 u8CalibStarted;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u8CalicoefRow	component/isp/include/hi_comm_sns.h	/^	HI_U8   u8CalicoefRow;$/;"	m	struct:hiISP_NR_CABLI_PARA_S
u8CalicoefRow	include/hi_comm_sns.h	/^	HI_U8   u8CalicoefRow;$/;"	m	struct:hiISP_NR_CABLI_PARA_S
u8CandiBgLife	include/hi_ive.h	/^    HI_U8 u8CandiBgLife;			\/*Candidate background vitality *\/$/;"	m	struct:hiIVE_BG_LIFE_S
u8CbQt	include/hi_comm_venc.h	/^    HI_U8  u8CbQt[64];                             \/* cb qt value *\/$/;"	m	struct:hiVENC_PARAM_JPEG_S
u8CbQt	include/hi_comm_venc.h	/^    HI_U8 u8CbQt[64];                              \/* cb qt value *\/$/;"	m	struct:hiVENC_PARAM_MJPEG_S
u8Cfg2ValidDelayMax	component/isp/include/hi_comm_isp.h	/^    HI_U8   u8Cfg2ValidDelayMax;$/;"	m	struct:hiISP_SNS_REGS_INFO_S
u8Cfg2ValidDelayMax	include/hi_comm_isp.h	/^    HI_U8   u8Cfg2ValidDelayMax;$/;"	m	struct:hiISP_SNS_REGS_INFO_S
u8Cfg2VldDlyMAX	component/isp/firmware/drv/isp.h	/^    HI_U8               u8Cfg2VldDlyMAX;$/;"	m	struct:hiISP_SYNC_CFG_S
u8ChgBgAccTimeRateThr	include/hi_ive.h	/^    HI_U8 u8ChgBgAccTimeRateThr;	\/*Change background access time ratio threshold (range: 10 to 100; default: 60)*\/$/;"	m	struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
u8ChgCond	include/hi_ive.h	/^    HI_U8 u8ChgCond;				\/*Time condition for candidate background into the changing state*\/$/;"	m	struct:hiIVE_CANDI_BG_PIX_S
u8ClassCount	include/hi_ive.h	/^    HI_U8  u8ClassCount;$/;"	m	struct:hiIVE_SVM_MODEL_S
u8ColorCast	component/isp/include/hi_comm_isp.h	/^    HI_U8 u8ColorCast;   		\/* RW,  Range:[0, 3]. equal to coring limit in fw *\/ $/;"	m	struct:hiISP_UVNR_MANUAL_ATTR_S
u8ColorCast	include/hi_comm_isp.h	/^    HI_U8 u8ColorCast;   		\/* RW,  Range:[0, 3]. equal to coring limit in fw *\/ $/;"	m	struct:hiISP_UVNR_MANUAL_ATTR_S
u8CompMask	include/hi_tde_type.h	/^    HI_U8 u8CompMask;          \/**<Component mask*\/$/;"	m	struct:hiTDE2_COLORKEY_COMP_S
u8CompMax	include/hi_tde_type.h	/^    HI_U8 u8CompMax;           \/*Maximum colorkey of a component.*\/$/;"	m	struct:hiTDE2_COLORKEY_COMP_S
u8CompMin	include/hi_tde_type.h	/^    HI_U8 u8CompMin;           \/*Minimum colorkey of a component.*\/$/;"	m	struct:hiTDE2_COLORKEY_COMP_S
u8Compensation	component/isp/include/hi_comm_isp.h	/^    HI_U8  u8Compensation;           \/*RW, Range: [0x0, 0xFF], AE compensation*\/ $/;"	m	struct:hiISP_AE_ATTR_S
u8Compensation	include/hi_comm_isp.h	/^    HI_U8  u8Compensation;           \/*RW, Range: [0x0, 0xFF], AE compensation*\/ $/;"	m	struct:hiISP_AE_ATTR_S
u8Contrast	include/hi_comm_video.h	/^    HI_U8       u8Contrast;                                         \/*Indicates the direction of contrast processing applied by the camera when the image was shot.$/;"	m	struct:hiISP_DCF_INFO_S
u8CoringLimit	component/isp/firmware/drv/mkp_isp.h	/^	HI_U8  u8CoringLimit;               \/\/u6$/;"	m	struct:hiISP_UVNR_REG_CFG_S
u8CrQt	include/hi_comm_venc.h	/^    HI_U8  u8CrQt[64];                             \/* cr qt value *\/$/;"	m	struct:hiVENC_PARAM_JPEG_S
u8CrQt	include/hi_comm_venc.h	/^    HI_U8 u8CrQt[64];                              \/* cr qt value *\/$/;"	m	struct:hiVENC_PARAM_MJPEG_S
u8CrlCoefThr	include/hi_ive.h	/^    HI_U8 u8CrlCoefThr;				\/*Gradient vector correlation coefficient threshold (ranges: 50 to 100; default: 80)*\/$/;"	m	struct:hiIVE_GRAD_FG_CTRL_S
u8CurveType	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8CurveType;$/;"	m	struct:hiADPT_SCENEAUTO_GAMMA_S
u8CurveType	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8CurveType;$/;"	m	struct:hiSCENEAUTO_GAMMA_S
u8CustomRendered	include/hi_comm_video.h	/^    HI_U8       u8CustomRendered;                                   \/*Indicates the use of special processing on image data, such as rendering geared to output.$/;"	m	struct:hiISP_DCF_INFO_S
u8DeadDevThresh	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U8  u8DeadDevThresh;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u8DehazeEnable	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8   u8DehazeEnable;$/;"	m	struct:hiISP_DEHAZE_REG_CFG_S
u8DelayFrmNum	component/isp/include/hi_comm_isp.h	/^    HI_U8   u8DelayFrmNum;$/;"	m	struct:hiISP_I2C_DATA_S
u8DelayFrmNum	component/isp/include/hi_comm_isp.h	/^    HI_U8   u8DelayFrmNum;$/;"	m	struct:hiISP_SSP_DATA_S
u8DelayFrmNum	include/hi_comm_isp.h	/^    HI_U8   u8DelayFrmNum;$/;"	m	struct:hiISP_I2C_DATA_S
u8DelayFrmNum	include/hi_comm_isp.h	/^    HI_U8   u8DelayFrmNum;$/;"	m	struct:hiISP_SSP_DATA_S
u8DetChgRegion	include/hi_ive.h	/^    HI_U8 u8DetChgRegion;			\/*Whether to detect change region (range: 0 (no), 1 (yes); default: 0)*\/$/;"	m	struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
u8DetChgRegion	include/hi_ive.h	/^    HI_U8 u8DetChgRegion;		\/*Whether to detect change region (range: 0 (no), 1 (yes); default: 0) *\/$/;"	m	struct:hiIVE_MATCH_BG_MODEL_CTRL_S
u8DetailCtrl	include/hi_comm_vpss.h	/^    HI_U8 u8DetailCtrl;$/;"	m	struct:hiVPSS_GRP_SHARPEN_MANUAL_ATTR_S
u8DevAddr	component/isp/include/hi_comm_isp.h	/^    HI_U8   u8DevAddr;$/;"	m	struct:hiISP_I2C_DATA_S
u8DevAddr	include/hi_comm_isp.h	/^    HI_U8   u8DevAddr;$/;"	m	struct:hiISP_I2C_DATA_S
u8DiffMaxThr	include/hi_ive.h	/^    HI_U8 u8DiffMaxThr;			\/*Maximum of background differential threshold (range: 3 to 15; default: 6) *\/$/;"	m	struct:hiIVE_MATCH_BG_MODEL_CTRL_S
u8DiffMinThr	include/hi_ive.h	/^    HI_U8 u8DiffMinThr;			\/*Minimum of background differential threshold (range: 3 to 15; default: 4) *\/$/;"	m	struct:hiIVE_MATCH_BG_MODEL_CTRL_S
u8DiffThrCrlCoef	include/hi_ive.h	/^    HI_U8 u8DiffThrCrlCoef;		\/*Correlation coefficients between differential threshold and gray value (range: 0 to 5; default: 0) *\/$/;"	m	struct:hiIVE_MATCH_BG_MODEL_CTRL_S
u8DiffThrInc	include/hi_ive.h	/^    HI_U8 u8DiffThrInc;			\/*Dynamic Background differential threshold increment (range: 0 to 6; default: 0) *\/$/;"	m	struct:hiIVE_MATCH_BG_MODEL_CTRL_S
u8DynBgAccTimeThr	include/hi_ive.h	/^    HI_U8 u8DynBgAccTimeThr;		\/*Dynamic background access time ratio threshold (range: 0 to 50; default: 0)*\/$/;"	m	struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
u8DynBgDepth	include/hi_ive.h	/^    HI_U8 u8DynBgDepth;				\/*Dynamic background depth (range: 0 to 3; default: 3)*\/$/;"	m	struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
u8EdgeNoiseThd	component/isp/include/hi_comm_isp.h	/^  HI_U8 u8EdgeNoiseThd;	\/*RW:  range [0: 255] *\/$/;"	m	struct:hiISP_SHARPEN_MANUAL_ATTR_S
u8EdgeNoiseThd	include/hi_comm_isp.h	/^  HI_U8 u8EdgeNoiseThd;	\/*RW:  range [0: 255] *\/$/;"	m	struct:hiISP_SHARPEN_MANUAL_ATTR_S
u8EdgeNoiseThd	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U8 u8EdgeNoiseThd[16];   $/;"	m	struct:hiADPT_SCENEAUTO_SHARPEN_S
u8EdgeNoiseThd	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8EdgeNoiseThd[16];     $/;"	m	struct:hiSCENEAUTO_SHARPEN_S
u8EdgeNoiseThd	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8EdgeNoiseThd[16];$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u8EdgeNoiseThd	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8EdgeNoiseThd[16];$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
u8EdgeThd	include/hi_comm_vpss.h	/^    HI_U8 u8EdgeThd;$/;"	m	struct:hiVPSS_GRP_SHARPEN_MANUAL_ATTR_S
u8EdwDark	include/hi_ive.h	/^    HI_U8 u8EdwDark;				\/*Black pixels enable flag (range: 0 (no), 1 (yes); default: 1)*\/$/;"	m	struct:hiIVE_GRAD_FG_CTRL_S
u8ElemSize	include/hi_ive.h	/^    HI_U8 u8ElemSize; 		\/*Used in interval-copy mode, the valid bytes copied in front of every segment in a valid row, which 0<u8ElemSize<u8HorSegSize*\/$/;"	m	struct:hiIVE_DMA_CTRL_S
u8ExpCompensation	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8ExpCompensation;$/;"	m	struct:hiADPT_SCENEAUTO_AEATTR_S
u8ExpCompensation	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8ExpCompensation;$/;"	m	struct:hiSCENEAUTO_AEATTR_S
u8ExpCompensation	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8ExpCompensation;$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u8ExposureMode	include/hi_comm_video.h	/^    HI_U8       u8ExposureMode;                                     \/*Indicates the exposure mode set when the image was shot.$/;"	m	struct:hiISP_DCF_INFO_S
u8ExposureMode	include/hi_comm_video.h	/^    HI_U8       u8ExposureMode;                                     \/*Indicates the exposure mode set when the image was shot.$/;"	m	struct:hiISP_DCF_UPDATE_INFO_S
u8ExposureProgram	include/hi_comm_video.h	/^    HI_U8       u8ExposureProgram;                                  \/*Exposure program that the camera used when image was taken. '1' means manual control, '2'$/;"	m	struct:hiISP_DCF_INFO_S
u8ExposureProgram	include/hi_comm_video.h	/^    HI_U8       u8ExposureProgram;                                  \/*Exposure program that the camera used when image was taken. '1' means manual control, '2'$/;"	m	struct:hiISP_DCF_UPDATE_INFO_S
u8FastLearnRate	include/hi_ive.h	/^    HI_U8 u8FastLearnRate;		\/*Quick background learning rate (range: 0 to 4; default: 2) *\/$/;"	m	struct:hiIVE_MATCH_BG_MODEL_CTRL_S
u8FcrGain	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8   u8FcrGain;$/;"	m	struct:hiISP_DEMOSAIC_REG_CFG
u8FcrGain	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_U8   u8FcrGain;$/;"	m	struct:hiISP_DEMOSAIC_S	file:
u8FcrRatio	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8   u8FcrRatio     ;$/;"	m	struct:hiISP_DEMOSAIC_REG_CFG
u8FcrRatio	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_U8   u8FcrRatio;$/;"	m	struct:hiISP_DEMOSAIC_S	file:
u8FineTunStrength	component/isp/include/hi_comm_isp.h	/^    HI_U8   u8FineTunStrength;                          \/*larger value means better performance of skin color scene, but will increase error probability in low color temperature scene *\/	$/;"	m	struct:hiISP_AWB_ATTR_EX_S
u8FineTunStrength	include/hi_comm_isp.h	/^    HI_U8   u8FineTunStrength;                          \/*larger value means better performance of skin color scene, but will increase error probability in low color temperature scene *\/	$/;"	m	struct:hiISP_AWB_ATTR_EX_S
u8FinishThresh	component/isp/include/hi_comm_isp.h	/^    HI_U8       u8FinishThresh;   \/* RO, Range: [0, 0xFF]. Finish threshold for static defect-pixel calibraiton. *\/    $/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
u8FinishThresh	include/hi_comm_isp.h	/^    HI_U8       u8FinishThresh;   \/* RO, Range: [0, 0xFF]. Finish threshold for static defect-pixel calibraiton. *\/    $/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
u8FixStrength	component/isp/include/hi_comm_isp.h	/^    HI_U8 u8FixStrength;   \/*Range: [0x0,0xFF]*\/ $/;"	m	struct:hiISP_NR_MANUAL_ATTR_S
u8FixStrength	include/hi_comm_isp.h	/^    HI_U8 u8FixStrength;   \/*Range: [0x0,0xFF]*\/ $/;"	m	struct:hiISP_NR_MANUAL_ATTR_S
u8FocalLengthIn35mmFilm	include/hi_comm_video.h	/^    HI_U8       u8FocalLengthIn35mmFilm;                            \/*Indicates the equivalent focal length assuming a 35mm film camera, in mm*\/$/;"	m	struct:hiISP_DCF_INFO_S
u8FrameCnt	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U8 u8FrameCnt;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u8Frequency	component/isp/include/hi_comm_isp.h	/^    HI_U8   u8Frequency;          \/*RW, Range:[0x0,0xFF], usually this value is 50 or 60  which is the frequency of the AC power supply*\/$/;"	m	struct:hiISP_ANTIFLICKER_S
u8Frequency	include/hi_comm_isp.h	/^    HI_U8   u8Frequency;          \/*RW, Range:[0x0,0xFF], usually this value is 50 or 60  which is the frequency of the AC power supply*\/$/;"	m	struct:hiISP_ANTIFLICKER_S
u8G	sample/common/loadbmp.h	/^    HI_U8   u8G;$/;"	m	struct:hiOSD_RGB_S
u8GainControl	include/hi_comm_video.h	/^    HI_U8       u8GainControl;                                      \/*Indicates the degree of overall image gain adjustment. 0 = None,1 = Low gain up,2 = High gain up,3 = Low gain down,4 = High gain down. *\/$/;"	m	struct:hiISP_DCF_INFO_S
u8GammaFeMixCtrl	component/isp/firmware/src/algorithms/isp_pregamma.c	/^	HI_U8  u8GammaFeMixCtrl;$/;"	m	struct:hiISP_GAMMAFE_S	file:
u8GeStrength	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8 u8GeStrength;$/;"	m	struct:hiISP_GE_REG_CFG_S
u8GlobalAlpha	include/hi_tde_type.h	/^    HI_U8   u8GlobalAlpha;$/;"	m	struct:hiTDE2_OPT_S
u8GlobalAlpha	include/hi_tde_type.h	/^    HI_U8 u8GlobalAlpha;                    \/**< Global alpha*\/$/;"	m	struct:hiTDE2_PATTERN_FILL_OPT_S
u8GlobalAlpha	include/hifb.h	/^    HI_U8 u8GlobalAlpha;    \/**<  global alpha value *\/$/;"	m	struct:__anon55
u8HedgeCnt	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8HedgeCnt[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8HedgeCnt_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeCnt_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeCnt_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeCnt_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeCnt_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeCnt_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeCnt_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeCnt_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeFme16RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8HedgeFme16RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8HedgeFme16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeFme16RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeFme16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeFme16RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeFme32RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8HedgeFme32RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8HedgeFme32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeFme32RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeFme32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeFme32RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeFme64RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8HedgeFme64RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8HedgeFme64RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeFme64RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeFme64RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeFme64RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeFme8RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8HedgeFme8RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8HedgeFme8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeFme8RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeFme8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeFme8RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeIntra16RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8HedgeIntra16RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8HedgeIntra16RdCost_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeIntra16RdCost_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeIntra16RdCost_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeIntra16RdCost_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeIntra16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeIntra16RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeIntra16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeIntra16RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeIntra32RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8HedgeIntra32RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8HedgeIntra32RdCost_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeIntra32RdCost_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeIntra32RdCost_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeIntra32RdCost_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeIntra32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeIntra32RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeIntra32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeIntra32RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeIntra4RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8HedgeIntra4RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8HedgeIntra4RdCost_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeIntra4RdCost_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeIntra4RdCost_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeIntra4RdCost_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeIntra4RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeIntra4RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeIntra4RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeIntra4RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeIntra8RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8HedgeIntra8RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8HedgeIntra8RdCost_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeIntra8RdCost_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeIntra8RdCost_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeIntra8RdCost_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeIntra8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeIntra8RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeIntra8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeIntra8RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeMerg16RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8HedgeMerg16RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8HedgeMerg16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeMerg16RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeMerg16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeMerg16RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeMerg32RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8HedgeMerg32RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8HedgeMerg32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeMerg32RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeMerg32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeMerg32RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeMerg64RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8HedgeMerg64RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8HedgeMerg64RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeMerg64RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeMerg64RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeMerg64RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeMerg8RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8HedgeMerg8RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8HedgeMerg8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeMerg8RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeMerg8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeMerg8RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeThr	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8HedgeThr[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8HedgeThr_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeThr_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeThr_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeThr_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HedgeThr_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8HedgeThr_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8HedgeThr_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8HedgeThr_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8HighThr	include/hi_ive.h	/^	HI_U8 u8HighThr;		\/*user-defined threshold, if enMode<IVE_THRESH_MODE_MIN_MID_MAX, u8HighThr is not used, else 0<=u8LowThr<=u8HighThr<=255;*\/$/;"	m	struct:hiIVE_THRESH_CTRL_S
u8HorSegSize	include/hi_ive.h	/^    HI_U8 u8HorSegSize;		\/*Used in interval-copy mode, every row was segmented by u8HorSegSize bytes, restricted in values of 2,3,4,8,16*\/$/;"	m	struct:hiIVE_DMA_CTRL_S
u8HorizontalBlock	component/isp/include/hi_comm_isp.h	/^    HI_U8              u8HorizontalBlock;      \/* RW,Range: [0x6, 0x10] *\/$/;"	m	struct:hiISP_DEFOG_ATTR_S
u8HorizontalBlock	include/hi_comm_isp.h	/^    HI_U8              u8HorizontalBlock;      \/* RW,Range: [0x6, 0x10] *\/$/;"	m	struct:hiISP_DEFOG_ATTR_S
u8HotDevThresh	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U8  u8HotDevThresh;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u8Intfb	include/hi_comm_vo.h	/^    HI_U8    u8Intfb;   \/* interlace bit width while output *\/$/;"	m	struct:tagVO_SYNC_INFO_S
u8IspImageModeFlag	component/isp/firmware/src/main/isp_main.h	/^    HI_U8                    u8IspImageModeFlag;$/;"	m	struct:hiISP_CTX_S
u8IterCount	include/hi_ive.h	/^    HI_U8	    u8IterCount;        \/*Maximum iteration times*\/$/;"	m	struct:hiIVE_LK_OPTICAL_FLOW_CTRL_S
u8LayerNum	include/hi_ive.h	/^    HI_U8 u8LayerNum;		     \/*2<layerNum<=8*\/$/;"	m	struct:hiIVE_ANN_MLP_MODEL_S
u8LightSource	include/hi_comm_video.h	/^    HI_U8       u8LightSource;                                      \/*Light source, actually this means white balance setting. '0' means unknown, '1' daylight, '2'$/;"	m	struct:hiISP_DCF_INFO_S
u8LightStatus	component/isp/include/hi_comm_isp.h	/^    HI_U8  u8LightStatus;         \/*RW, 0: idle  1:add light source  2:delete sensitive color *\/$/;"	m	struct:hiISP_AWB_LIGHTSOURCE_INFO_S
u8LightStatus	include/hi_comm_isp.h	/^    HI_U8  u8LightStatus;         \/*RW, 0: idle  1:add light source  2:delete sensitive color *\/$/;"	m	struct:hiISP_AWB_LIGHTSOURCE_INFO_S
u8LineThd1	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8  u8LineThd1;               \/\/ threshold for line detection                                                   \/\/ 8-bit unsigned integer    \/\/U8.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u8LineThd2	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8  u8LineThd2;               \/\/ threshold for line detection                                                   \/\/ 8-bit unsigned integer    \/\/U8.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u8LocalMixingBright	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_U8   u8LocalMixingBright;     $/;"	m	struct:hiISP_DRC_S	file:
u8LocalMixingBright	component/isp/include/hi_comm_isp.h	/^    HI_U8  u8LocalMixingBright;     \/*R, Range: [0x0,0x80]. Controls the gain of the details where the value of the area is greater than a certain threshold value *\/$/;"	m	struct:hiISP_DRC_AUTO_ATTR_S
u8LocalMixingBright	component/isp/include/hi_comm_isp.h	/^    HI_U8  u8LocalMixingBright;     \/*RW, Range: [0x0,0x80]. Controls the gain of the details where the value of the area is greater than a certain threshold value *\/$/;"	m	struct:hiISP_DRC_MANUAL_ATTR_S
u8LocalMixingBright	include/hi_comm_isp.h	/^    HI_U8  u8LocalMixingBright;     \/*R, Range: [0x0,0x80]. Controls the gain of the details where the value of the area is greater than a certain threshold value *\/$/;"	m	struct:hiISP_DRC_AUTO_ATTR_S
u8LocalMixingBright	include/hi_comm_isp.h	/^    HI_U8  u8LocalMixingBright;     \/*RW, Range: [0x0,0x80]. Controls the gain of the details where the value of the area is greater than a certain threshold value *\/$/;"	m	struct:hiISP_DRC_MANUAL_ATTR_S
u8LocalMixingBright	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U8  u8LocalMixingBright;     $/;"	m	struct:hiADPT_SCENEAUTO_DRCATTR_S
u8LocalMixingBright	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8  u8LocalMixingBright;     $/;"	m	struct:hiSCENEAUTO_DRCATTR_S
u8LocalMixingBright	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8  u8LocalMixingBright;     $/;"	m	struct:hiSCENEAUTO_INIPARAM_DRC_S
u8LocalMixingDark	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_U8   u8LocalMixingDark;        $/;"	m	struct:hiISP_DRC_S	file:
u8LocalMixingDark	component/isp/include/hi_comm_isp.h	/^	HI_U8  u8LocalMixingDark;        \/*R, Range: [0x0,0x60]. Controls the gain of the details where the value of the area is smaller than a certain threshold value*\/$/;"	m	struct:hiISP_DRC_AUTO_ATTR_S
u8LocalMixingDark	component/isp/include/hi_comm_isp.h	/^	HI_U8  u8LocalMixingDark;        \/*RW, Range: [0x0,0x60]. Controls the gain of the details where the value of the area is smaller than a certain threshold value*\/$/;"	m	struct:hiISP_DRC_MANUAL_ATTR_S
u8LocalMixingDark	include/hi_comm_isp.h	/^	HI_U8  u8LocalMixingDark;        \/*R, Range: [0x0,0x60]. Controls the gain of the details where the value of the area is smaller than a certain threshold value*\/$/;"	m	struct:hiISP_DRC_AUTO_ATTR_S
u8LocalMixingDark	include/hi_comm_isp.h	/^	HI_U8  u8LocalMixingDark;        \/*RW, Range: [0x0,0x60]. Controls the gain of the details where the value of the area is smaller than a certain threshold value*\/$/;"	m	struct:hiISP_DRC_MANUAL_ATTR_S
u8LocalMixingDark	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U8  u8LocalMixingDark;        $/;"	m	struct:hiADPT_SCENEAUTO_DRCATTR_S
u8LocalMixingDark	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8  u8LocalMixingDark;        $/;"	m	struct:hiSCENEAUTO_DRCATTR_S
u8LocalMixingDark	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8  u8LocalMixingDark;        $/;"	m	struct:hiSCENEAUTO_INIPARAM_DRC_S
u8LocalMixingThres	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_U8   u8LocalMixingThres;       $/;"	m	struct:hiISP_DRC_S	file:
u8LocalMixingThres	component/isp/include/hi_comm_isp.h	/^	HI_U8  u8LocalMixingThres;       \/*RW, Range: [0x2,0xA].The threshold used to distinguish light and dark areas *\/$/;"	m	struct:hiISP_DRC_ATTR_S
u8LocalMixingThres	include/hi_comm_isp.h	/^	HI_U8  u8LocalMixingThres;       \/*RW, Range: [0x2,0xA].The threshold used to distinguish light and dark areas *\/$/;"	m	struct:hiISP_DRC_ATTR_S
u8LocalMixingThres	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U8  u8LocalMixingThres;       $/;"	m	struct:hiADPT_SCENEAUTO_DRCATTR_S
u8LocalMixingThres	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8  u8LocalMixingThres;       $/;"	m	struct:hiSCENEAUTO_DRCATTR_S
u8LocalMixingThres	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8  u8LocalMixingThres;       $/;"	m	struct:hiSCENEAUTO_INIPARAM_DRC_S
u8LowFreqSlope	component/isp/include/hi_comm_isp.h	/^    HI_U8 u8LowFreqSlope;  \/*Range: [0x0,0x10]  *\/$/;"	m	struct:hiISP_NR_MANUAL_ATTR_S
u8LowFreqSlope	component/isp/include/hi_comm_sns.h	/^    HI_U8   u8LowFreqSlope;$/;"	m	struct:hiISP_NR_ISO_PARA_TABLE_S
u8LowFreqSlope	include/hi_comm_isp.h	/^    HI_U8 u8LowFreqSlope;  \/*Range: [0x0,0x10]  *\/$/;"	m	struct:hiISP_NR_MANUAL_ATTR_S
u8LowFreqSlope	include/hi_comm_sns.h	/^    HI_U8   u8LowFreqSlope;$/;"	m	struct:hiISP_NR_ISO_PARA_TABLE_S
u8LowThr	include/hi_ive.h	/^    HI_U8 u8LowThr;			\/*user-defined threshold,  0<=u8LowThr<=255 *\/$/;"	m	struct:hiIVE_THRESH_CTRL_S
u8LscDefLight	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_U8 u8LscDefLight;$/;"	m	struct:hiISP_LSC	file:
u8LscGridCols	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_U8 u8LscGridCols;$/;"	m	struct:hiISP_LSC	file:
u8LscGridRows	component/isp/firmware/src/algorithms/isp_lsc.c	/^	HI_U8 u8LscGridRows;$/;"	m	struct:hiISP_LSC	file:
u8LumaDiff	component/isp/include/hi_comm_isp.h	/^    HI_U8   u8LumaDiff;          $/;"	m	struct:hiISP_SUBFLICKER_S
u8LumaDiff	include/hi_comm_isp.h	/^    HI_U8   u8LumaDiff;          $/;"	m	struct:hiISP_SUBFLICKER_S
u8MagCrlThr	include/hi_ive.h	/^    HI_U8 u8MagCrlThr;				\/*Gradient amplitude threshold (range: 0 to 20; default: 4)*\/$/;"	m	struct:hiIVE_GRAD_FG_CTRL_S
u8ManualSat	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8ManualSat;$/;"	m	struct:hiADPT_SCENEAUTO_SATURATION_S
u8ManualSat	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8ManualSat;$/;"	m	struct:hiSCENEAUTO_SATURATION_S
u8MaxHistOffset	component/isp/include/hi_comm_isp.h	/^    HI_U8   u8MaxHistOffset;         \/*RW, Range: [0x0, 0xFF], Max hist offset*\/$/;"	m	struct:hiISP_AE_ATTR_S
u8MaxHistOffset	include/hi_comm_isp.h	/^    HI_U8   u8MaxHistOffset;         \/*RW, Range: [0x0, 0xFF], Max hist offset*\/$/;"	m	struct:hiISP_AE_ATTR_S
u8MaxHistOffset	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U8 u8MaxHistOffset;$/;"	m	struct:hiADPT_SCENEAUTO_AEATTR_S
u8MaxHistOffset	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8MaxHistOffset;$/;"	m	struct:hiSCENEAUTO_AEATTR_S
u8MaxHistOffset	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8MaxHistOffset;$/;"	m	struct:hiSCENEAUTO_INIPARAM_BLC_S
u8MaxHistOffset	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8MaxHistOffset;$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u8MaxVal	include/hi_ive.h	/^	HI_U8 u8MaxVal;				\/*Max value*\/$/;"	m	struct:hiIVE_SAD_CTRL_S
u8MaxVal	include/hi_ive.h	/^	HI_U8 u8MaxVal;			\/*Maxmum value when tri-level thresholding*\/$/;"	m	struct:hiIVE_THRESH_CTRL_S
u8MaxVal	include/hi_ive.h	/^    HI_U8  u8MaxVal; $/;"	m	struct:hiIVE_THRESH_U16_CTRL_S
u8MeteringMode	include/hi_comm_video.h	/^    HI_U8       u8MeteringMode;                                     \/*Exposure metering method. '0' means unknown, '1' average, '2' center weighted average, '3'$/;"	m	struct:hiISP_DCF_INFO_S
u8MeteringMode	include/hi_comm_video.h	/^    HI_U8       u8MeteringMode;                                     \/*Exposure metering method. '0' means unknown, '1' average, '2' center weighted average, '3'$/;"	m	struct:hiISP_DCF_UPDATE_INFO_S
u8MetricsShift	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8   u8MetricsShift;$/;"	m	struct:hiISP_AF_REG_CFG_S
u8MidVal	include/hi_ive.h	/^    HI_U8  u8MidVal;$/;"	m	struct:hiIVE_THRESH_U16_CTRL_S
u8MidVal	include/hi_ive.h	/^    HI_U8 u8MidVal;			\/*Middle value when tri-level thresholding, if enMode<2, u32MidVal is not used; *\/$/;"	m	struct:hiIVE_THRESH_CTRL_S
u8MinMagDiff	include/hi_ive.h	/^    HI_U8 u8MinMagDiff;				\/*Gradient magnitude difference threshold (range: 2 to 8; default: 2)*\/$/;"	m	struct:hiIVE_GRAD_FG_CTRL_S
u8MinVal	include/hi_ive.h	/^	HI_U8 u8MinVal;				\/*Min value*\/$/;"	m	struct:hiIVE_SAD_CTRL_S
u8MinVal	include/hi_ive.h	/^    HI_U8  u8MinVal; $/;"	m	struct:hiIVE_THRESH_U16_CTRL_S
u8MinVal	include/hi_ive.h	/^    HI_U8 u8MinVal;			\/*Minimum value when tri-level thresholding*\/$/;"	m	struct:hiIVE_THRESH_CTRL_S
u8ModelNum	include/hi_ive.h	/^    HI_U8        u8ModelNum;            \/*Model number: 3 or 5*\/$/;"	m	struct:hiIVE_GMM_CTRL_S
u8MultiDegree	component/isp/include/hi_comm_isp.h	/^    HI_U8  u8MultiDegree;           \/*RO, 0 means uniform light source, larger value means multi light source*\/ $/;"	m	struct:hiISP_WB_INFO_S
u8MultiDegree	include/hi_comm_isp.h	/^    HI_U8  u8MultiDegree;           \/*RO, 0 means uniform light source, larger value means multi light source*\/ $/;"	m	struct:hiISP_WB_INFO_S
u8NLen	include/hi_unf_cipher.h	/^    HI_U8  u8NLen;$/;"	m	struct:hiUNF_CIPHER_CCM_INFO_S
u8NoiseVal	include/hi_ive.h	/^    HI_U8 u8NoiseVal;				\/*Gradient amplitude noise threshold (range: 1 to 8; default: 1)*\/$/;"	m	struct:hiIVE_GRAD_FG_CTRL_S
u8Nonce	include/hi_unf_cipher.h	/^    HI_U8  u8Nonce[16];$/;"	m	struct:hiUNF_CIPHER_CCM_INFO_S
u8Norm	include/hi_ive.h	/^	HI_U8 u8Norm;$/;"	m	struct:hiIVE_NORM_GRAD_CTRL_S
u8Norm	include/hi_ive.h	/^    HI_U8				u8Norm;			\/*Normalization parameter, by right shift*\/$/;"	m	struct:hiIVE_FILTER_AND_CSC_CTRL_S
u8Norm	include/hi_ive.h	/^    HI_U8 u8Norm;             \/*Normalization parameter, by right shift*\/$/;"	m	struct:hiIVE_FILTER_CTRL_S
u8NormFme16RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8NormFme16RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8NormFme16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8NormFme16RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8NormFme16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8NormFme16RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8NormFme32RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8NormFme32RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8NormFme32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8NormFme32RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8NormFme32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8NormFme32RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8NormFme64RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8NormFme64RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8NormFme64RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8NormFme64RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8NormFme64RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8NormFme64RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8NormFme8RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8NormFme8RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8NormFme8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8NormFme8RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8NormFme8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8NormFme8RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8NormIntra16RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8NormIntra16RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8NormIntra16RdCost_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8NormIntra16RdCost_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8NormIntra16RdCost_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8NormIntra16RdCost_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8NormIntra16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8NormIntra16RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8NormIntra16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8NormIntra16RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8NormIntra32RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8NormIntra32RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8NormIntra32RdCost_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8NormIntra32RdCost_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8NormIntra32RdCost_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8NormIntra32RdCost_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8NormIntra32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8NormIntra32RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8NormIntra32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8NormIntra32RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8NormIntra4RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8NormIntra4RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8NormIntra4RdCost_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8NormIntra4RdCost_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8NormIntra4RdCost_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8NormIntra4RdCost_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8NormIntra4RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8NormIntra4RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8NormIntra4RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8NormIntra4RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8NormIntra8RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8NormIntra8RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8NormIntra8RdCost_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8NormIntra8RdCost_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8NormIntra8RdCost_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8NormIntra8RdCost_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8NormIntra8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8NormIntra8RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8NormIntra8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8NormIntra8RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8NormMerg16RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8NormMerg16RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8NormMerg16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8NormMerg16RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8NormMerg16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8NormMerg16RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8NormMerg32RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8NormMerg32RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8NormMerg32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8NormMerg32RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8NormMerg32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8NormMerg32RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8NormMerg64RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8NormMerg64RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8NormMerg64RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8NormMerg64RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8NormMerg64RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8NormMerg64RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8NormMerg8RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8NormMerg8RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8NormMerg8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8NormMerg8RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8NormMerg8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8NormMerg8RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8NpOffset	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8   u8NpOffset;$/;"	m	struct:hiISP_AF_REG_CFG_S
u8Numerator	include/hi_ive.h	/^	HI_U8  u8Numerator; $/;"	m	struct:hiIVE_16BIT_TO_8BIT_CTRL_S
u8OpType	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8OpType;$/;"	m	struct:hiADPT_SCENEAUTO_SATURATION_S
u8OpType	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8OpType;$/;"	m	struct:hiSCENEAUTO_SATURATION_S
u8OutAlpha	include/hi_tde_type.h	/^    HI_U8   u8OutAlpha;$/;"	m	struct:hiTDE2_MBOPT_S
u8OutShiftLimit	component/isp/include/hi_comm_isp.h	/^    HI_U8   u8OutShiftLimit;             \/*Max white point zone distance to Planckian Curve*\/	$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
u8OutShiftLimit	include/hi_comm_isp.h	/^    HI_U8   u8OutShiftLimit;             \/*Max white point zone distance to Planckian Curve*\/	$/;"	m	struct:hiISP_AWB_IN_OUT_ATTR_S
u8OverShoot	component/isp/include/hi_comm_isp.h	/^  HI_U8 u8OverShoot;	\/*RW:  range [0: 255] *\/$/;"	m	struct:hiISP_SHARPEN_MANUAL_ATTR_S
u8OverShoot	include/hi_comm_isp.h	/^  HI_U8 u8OverShoot;	\/*RW:  range [0: 255] *\/$/;"	m	struct:hiISP_SHARPEN_MANUAL_ATTR_S
u8OverShoot	include/hi_comm_vpss.h	/^    HI_U8 u8OverShoot;$/;"	m	struct:hiVPSS_GRP_SHARPEN_MANUAL_ATTR_S
u8OverShoot	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U8 u8OverShoot[16]; $/;"	m	struct:hiADPT_SCENEAUTO_SHARPEN_S
u8OverShoot	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8OverShoot[16]; $/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u8OverShoot	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8OverShoot[16]; $/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
u8OverShoot	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8OverShoot[16]; $/;"	m	struct:hiSCENEAUTO_SHARPEN_S
u8OvershootAmt	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8  u8OvershootAmt;           \/\/ overshoot amplitude                                                            \/\/ 8-bit unsigned integer  \/\/ u8.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u8OvershootThd1	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8  u8OvershootThd1;          \/\/ threshold for overshoot control                                                \/\/ 8-bit unsigned integer  \/\/ u8.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u8OvershootThd2	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8  u8OvershootThd2;          \/\/ threshold for overshoot control                                                \/\/ 8-bit unsigned integer  \/\/ u8.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u8PerPixelLumaThrd	sample/region/sample_region.c	/^    HI_U8 u8PerPixelLumaThrd;$/;"	m	struct:hiRGN_OSD_REVERSE_INFO_S	file:
u8PixelDetectType	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U8 u8PixelDetectType;       \/\/0: hot pixel detect; 1: dead pixel detect;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u8PotenBgLife	include/hi_ive.h	/^    HI_U8 u8PotenBgLife;			\/*Potential background cumulative access time *\/$/;"	m	struct:hiIVE_CANDI_BG_PIX_S
u8PreGray	include/hi_ive.h	/^    HI_U8 u8PreGray;				\/*Gray value of last pixel *\/$/;"	m	struct:hiIVE_WORK_BG_PIX_S
u8PreSnsWDRMode	component/isp/firmware/src/main/isp_main.h	/^    HI_U8                   u8PreSnsWDRMode;$/;"	m	struct:hiISP_CTX_S
u8PreWDRMode	component/isp/firmware/drv/isp.h	/^    HI_U8               u8PreWDRMode;$/;"	m	struct:hiISP_SYNC_CFG_S
u8R	sample/common/loadbmp.h	/^    HI_U8   u8R;$/;"	m	struct:hiOSD_RGB_S
u8RGStrength	component/isp/include/hi_comm_isp.h	/^    HI_U8  u8RGStrength;                            \/*RW, AWB Strength of R Channel, Range: [0x0, 0xFF]*\/$/;"	m	struct:hiISP_AWB_ATTR_S
u8RGStrength	include/hi_comm_isp.h	/^    HI_U8  u8RGStrength;                            \/*RW, AWB Strength of R Channel, Range: [0x0, 0xFF]*\/$/;"	m	struct:hiISP_AWB_ATTR_S
u8Radius	component/isp/include/hi_comm_isp.h	/^    HI_U8  u8Radius;              \/*Radius of light source, RW, Range:[0x0, 0xFF]*\/$/;"	m	struct:hiISP_AWB_LIGHTSOURCE_INFO_S
u8Radius	include/hi_comm_isp.h	/^    HI_U8  u8Radius;              \/*Radius of light source, RW, Range:[0x0, 0xFF]*\/$/;"	m	struct:hiISP_AWB_LIGHTSOURCE_INFO_S
u8RangeVar	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_U8   u8RangeVar;               $/;"	m	struct:hiISP_DRC_S	file:
u8RangeVar	component/isp/include/hi_comm_isp.h	/^	HI_U8  u8RangeVar;               \/*RW, Range: [0, 0xF].Controls the frequency of the range filter*\/$/;"	m	struct:hiISP_DRC_ATTR_S
u8RangeVar	component/isp/include/hi_comm_sns.h	/^	HI_U8  u8RangeVar;              $/;"	m	struct:hiISP_CMOS_DRC_S
u8RangeVar	include/hi_comm_isp.h	/^	HI_U8  u8RangeVar;               \/*RW, Range: [0, 0xF].Controls the frequency of the range filter*\/$/;"	m	struct:hiISP_DRC_ATTR_S
u8RangeVar	include/hi_comm_sns.h	/^	HI_U8  u8RangeVar;              $/;"	m	struct:hiISP_CMOS_DRC_S
u8RangeVar	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U8  u8RangeVar;               $/;"	m	struct:hiADPT_SCENEAUTO_DRCATTR_S
u8RangeVar	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8  u8RangeVar;               $/;"	m	struct:hiSCENEAUTO_DRCATTR_S
u8RangeVar	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8  u8RangeVar;               $/;"	m	struct:hiSCENEAUTO_INIPARAM_DRC_S
u8RegionNum	include/hi_ive.h	/^    HI_U8  u8RegionNum;                           \/*Number of valid region, non-continuous stored*\/$/;"	m	struct:hiIVE_CCBLOB_S
u8Reserve	include/hi_unf_cipher.h	/^    HI_U8  u8Reserve[2];$/;"	m	struct:hiUNF_CIPHER_CCM_INFO_S
u8Reserved	include/hi_ive.h	/^    HI_U8  u8Reserved[14];      \/*For 16 byte align*\/$/;"	m	struct:hiIVE_ST_MAX_EIG_S
u8Reserved	include/hi_ive.h	/^    HI_U8  u8Reserved[8];$/;"	m	struct:hiIVE_BG_STAT_DATA_S
u8Reserved	include/hi_ive.h	/^    HI_U8  u8Reserved[8];$/;"	m	struct:hiIVE_FG_STAT_DATA_S
u8Reserved	include/hi_ive.h	/^    HI_U8  u8Reserved[8];$/;"	m	struct:hiIVE_NCC_DST_MEM_S
u8Reserved	include/hi_ive.h	/^    HI_U8 u8Reserved[12];  \/*For 16 byte align*\/$/;"	m	struct:hiIVE_CANNY_STACK_SIZE_S
u8Reserved	include/hi_tde_type.h	/^    HI_U8 u8Reserved;$/;"	m	struct:hiTDE2_COLORKEY_COMP_S
u8Reserved	include/hifb.h	/^    HI_U8 u8Reserved;$/;"	m	struct:__anon55
u8Reserved	sample/common/loadbmp.h	/^    HI_U8   u8Reserved;$/;"	m	struct:hiOSD_RGB_S
u8Reserved1	include/hi_tde_type.h	/^    HI_U8 u8Reserved1;$/;"	m	struct:hiTDE2_COLORKEY_COMP_S
u8Reserved2	include/hi_tde_type.h	/^    HI_U8 u8Reserved2;$/;"	m	struct:hiTDE2_COLORKEY_COMP_S
u8Saturation	component/isp/include/hi_comm_isp.h	/^    HI_U8   u8Saturation;        \/*RW,  Range: [0, 0xFF] *\/$/;"	m	struct:hiISP_SATURATION_MANUAL_S
u8Saturation	include/hi_comm_isp.h	/^    HI_U8   u8Saturation;        \/*RW,  Range: [0, 0xFF] *\/$/;"	m	struct:hiISP_SATURATION_MANUAL_S
u8Saturation	include/hi_comm_video.h	/^    HI_U8       u8Saturation;                                       \/*Indicates the direction of saturation processing applied by the camera when the image was shot.$/;"	m	struct:hiISP_DCF_INFO_S
u8Saturation	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8Saturation[16];$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u8SceneCaptureType	include/hi_comm_video.h	/^    HI_U8       u8SceneCaptureType;                                 \/*Indicates the type of scene that was shot. 0 = Standard,1 = Landscape,2 = Portrait,3 = Night scene. *\/$/;"	m	struct:hiISP_DCF_INFO_S
u8SceneType	include/hi_comm_video.h	/^    HI_U8       u8SceneType;                                        \/*Indicates the type of scene. Value '0x01' means that the image was directly photographed.*\/$/;"	m	struct:hiISP_DCF_INFO_S
u8SecondPole	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_U8   u8SecondPole;$/;"	m	struct:hiISP_DRC_S	file:
u8SecondPole	component/isp/include/hi_comm_isp.h	/^	HI_U8  u8SecondPole;             \/*RW, Range: [0x96,0xD2].The parameter1 of DRC tone mapping curve*\/$/;"	m	struct:hiISP_DRC_ATTR_S
u8SecondPole	component/isp/include/hi_comm_sns.h	/^	HI_U8  u8SecondPole;             $/;"	m	struct:hiISP_CMOS_DRC_S
u8SecondPole	include/hi_comm_isp.h	/^	HI_U8  u8SecondPole;             \/*RW, Range: [0x96,0xD2].The parameter1 of DRC tone mapping curve*\/$/;"	m	struct:hiISP_DRC_ATTR_S
u8SecondPole	include/hi_comm_sns.h	/^	HI_U8  u8SecondPole;             $/;"	m	struct:hiISP_CMOS_DRC_S
u8SecondPole	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U8  u8SecondPole;             $/;"	m	struct:hiADPT_SCENEAUTO_DRCATTR_S
u8SecondPole	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8  u8SecondPole;             $/;"	m	struct:hiSCENEAUTO_DRCATTR_S
u8SecondPole	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8  u8SecondPole;             $/;"	m	struct:hiSCENEAUTO_INIPARAM_DRC_S
u8Sensitivity	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^    HI_U8  u8Sensitivity;                         $/;"	m	struct:hiISP_GREEN_EQUALIZATION_S	file:
u8Sensitivity	component/isp/include/hi_comm_isp.h	/^    HI_U8    u8Sensitivity;      \/*RW, Range:[0, 0xE]*\/                      $/;"	m	struct:hiISP_CR_ATTR_S
u8Sensitivity	component/isp/include/hi_comm_sns.h	/^	HI_U8   u8Sensitivity;$/;"	m	struct:hiISP_CMOS_GE_S
u8Sensitivity	include/hi_comm_isp.h	/^    HI_U8    u8Sensitivity;      \/*RW, Range:[0, 0xE]*\/                      $/;"	m	struct:hiISP_CR_ATTR_S
u8Sensitivity	include/hi_comm_sns.h	/^	HI_U8   u8Sensitivity;$/;"	m	struct:hiISP_CMOS_GE_S
u8SharpenD	component/isp/include/hi_comm_isp.h	/^  HI_U8 u8SharpenD;     \/*Sharpen strength of Edge, range [0: 255], equal to maxEdgeAmt in fw.*\/$/;"	m	struct:hiISP_SHARPEN_MANUAL_ATTR_S
u8SharpenD	include/hi_comm_isp.h	/^  HI_U8 u8SharpenD;     \/*Sharpen strength of Edge, range [0: 255], equal to maxEdgeAmt in fw.*\/$/;"	m	struct:hiISP_SHARPEN_MANUAL_ATTR_S
u8SharpenD	include/hi_comm_vpss.h	/^    HI_U8 u8SharpenD;$/;"	m	struct:hiVPSS_GRP_SHARPEN_MANUAL_ATTR_S
u8SharpenD	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SharpenD[16];	   $/;"	m	struct:hiADPT_SCENEAUTO_SHARPEN_S
u8SharpenD	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8SharpenD[16];	   $/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u8SharpenD	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8SharpenD[16];	   $/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
u8SharpenD	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8SharpenD[16];	   $/;"	m	struct:hiSCENEAUTO_SHARPEN_S
u8SharpenEdge	include/hi_comm_vpss.h	/^	HI_U8 u8SharpenEdge;$/;"	m	struct:hiVPSS_GRP_SHARPEN_MANUAL_ATTR_S
u8SharpenUd	component/isp/include/hi_comm_isp.h	/^  HI_U8 u8SharpenUd;	\/*Sharpen strength of detail, range [0: 255], equal to maxSharpAmt1 in fw  *\/    $/;"	m	struct:hiISP_SHARPEN_MANUAL_ATTR_S
u8SharpenUd	include/hi_comm_isp.h	/^  HI_U8 u8SharpenUd;	\/*Sharpen strength of detail, range [0: 255], equal to maxSharpAmt1 in fw  *\/    $/;"	m	struct:hiISP_SHARPEN_MANUAL_ATTR_S
u8SharpenUd	include/hi_comm_vpss.h	/^    HI_U8 u8SharpenUd;$/;"	m	struct:hiVPSS_GRP_SHARPEN_MANUAL_ATTR_S
u8SharpenUd	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U8 u8SharpenUd[16];		$/;"	m	struct:hiADPT_SCENEAUTO_SHARPEN_S
u8SharpenUd	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8SharpenUd[16];		$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u8SharpenUd	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8SharpenUd[16];		$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
u8SharpenUd	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8SharpenUd[16];		$/;"	m	struct:hiSCENEAUTO_SHARPEN_S
u8Sharpness	include/hi_comm_video.h	/^    HI_U8       u8Sharpness;                                        \/*Indicates the direction of sharpness processing applied by the camera when the image was shot.$/;"	m	struct:hiISP_DCF_INFO_S
u8ShiftLimit	component/isp/include/hi_comm_isp.h	/^    HI_U8  u8ShiftLimit;                            \/*RW, planckian curve range, Range: [0x0, 0xFF], Recommended: [0x30, 0x50] *\/$/;"	m	struct:hiISP_AWB_ATTR_S
u8ShiftLimit	include/hi_comm_isp.h	/^    HI_U8  u8ShiftLimit;                            \/*RW, planckian curve range, Range: [0x0, 0xFF], Recommended: [0x30, 0x50] *\/$/;"	m	struct:hiISP_AWB_ATTR_S
u8ShootSupStr	include/hi_comm_vpss.h	/^    HI_U8 u8ShootSupStr;$/;"	m	struct:hiVPSS_GRP_SHARPEN_MANUAL_ATTR_S
u8SkinFme16RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8SkinFme16RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8SkinFme16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinFme16RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinFme16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinFme16RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinFme32RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8SkinFme32RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8SkinFme32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinFme32RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinFme32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinFme32RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinFme64RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8SkinFme64RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8SkinFme64RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinFme64RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinFme64RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinFme64RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinFme8RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8SkinFme8RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8SkinFme8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinFme8RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinFme8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinFme8RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinIntra16RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8SkinIntra16RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8SkinIntra16RdCost_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinIntra16RdCost_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinIntra16RdCost_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinIntra16RdCost_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinIntra16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinIntra16RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinIntra16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinIntra16RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinIntra32RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8SkinIntra32RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8SkinIntra32RdCost_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinIntra32RdCost_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinIntra32RdCost_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinIntra32RdCost_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinIntra32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinIntra32RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinIntra32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinIntra32RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinIntra4RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8SkinIntra4RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8SkinIntra4RdCost_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinIntra4RdCost_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinIntra4RdCost_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinIntra4RdCost_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinIntra4RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinIntra4RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinIntra4RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinIntra4RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinIntra8RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8SkinIntra8RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8SkinIntra8RdCost_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinIntra8RdCost_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinIntra8RdCost_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinIntra8RdCost_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinIntra8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinIntra8RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinIntra8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinIntra8RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinMerg16RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8SkinMerg16RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8SkinMerg16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinMerg16RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinMerg16RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinMerg16RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinMerg32RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8SkinMerg32RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8SkinMerg32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinMerg32RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinMerg32RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinMerg32RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinMerg64RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8SkinMerg64RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8SkinMerg64RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinMerg64RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinMerg64RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinMerg64RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinMerg8RdCost	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8SkinMerg8RdCost[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8SkinMerg8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinMerg8RdCost_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinMerg8RdCost_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinMerg8RdCost_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinUMax	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8SkinUMax[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8SkinUMax_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinUMax_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinUMax_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinUMax_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinUMax_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinUMax_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinUMax_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinUMax_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinUMin	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8SkinUMin[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8SkinUMin_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinUMin_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinUMin_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinUMin_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinUMin_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinUMin_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinUMin_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinUMin_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinVMax	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8SkinVMax[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8SkinVMax_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinVMax_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinVMax_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinVMax_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinVMax_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinVMax_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinVMax_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinVMax_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinVMin	sample/scene_auto/src/adapt/hi3518e/hi_sceneauto_adpt.c	/^    HI_U8    u8SkinVMin[2];$/;"	m	struct:hiVENC_FACE_CFG_S	file:
u8SkinVMin_I	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinVMin_I;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinVMin_I	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinVMin_I;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8SkinVMin_P	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8SkinVMin_P;$/;"	m	struct:hiADPT_SCENEAUTO_H265_FACE_CFG_S
u8SkinVMin_P	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8SkinVMin_P;$/;"	m	struct:hiSCENEAUTO_H265VENC_FACECFG_S
u8Slope	component/isp/firmware/src/algorithms/isp_green_equalization.c	/^    HI_U8  u8Slope;                              $/;"	m	struct:hiISP_GREEN_EQUALIZATION_S	file:
u8Slope	component/isp/include/hi_comm_isp.h	/^    HI_U8    u8Slope;              \/*RW, Range:[0, 0xE]*\/                   $/;"	m	struct:hiISP_CR_ATTR_S
u8Slope	component/isp/include/hi_comm_sns.h	/^	HI_U8   u8Slope;$/;"	m	struct:hiISP_CMOS_GE_S
u8Slope	include/hi_comm_isp.h	/^    HI_U8    u8Slope;              \/*RW, Range:[0, 0xE]*\/                   $/;"	m	struct:hiISP_CR_ATTR_S
u8Slope	include/hi_comm_sns.h	/^	HI_U8   u8Slope;$/;"	m	struct:hiISP_CMOS_GE_S
u8SnsWDRMode	component/isp/firmware/src/main/isp_main.h	/^    HI_U8                   u8SnsWDRMode;    $/;"	m	struct:hiISP_CTX_S
u8SpatialVar	component/isp/firmware/src/algorithms/isp_drc.c	/^    HI_U8   u8SpatialVar;             $/;"	m	struct:hiISP_DRC_S	file:
u8SpatialVar	component/isp/include/hi_comm_isp.h	/^	HI_U8  u8SpatialVar;             \/*RW, Range: [0, 0xF].Controls the frequency of the spatial filter  *\/$/;"	m	struct:hiISP_DRC_ATTR_S
u8SpatialVar	component/isp/include/hi_comm_sns.h	/^	HI_U8  u8SpatialVar;             $/;"	m	struct:hiISP_CMOS_DRC_S
u8SpatialVar	include/hi_comm_isp.h	/^	HI_U8  u8SpatialVar;             \/*RW, Range: [0, 0xF].Controls the frequency of the spatial filter  *\/$/;"	m	struct:hiISP_DRC_ATTR_S
u8SpatialVar	include/hi_comm_sns.h	/^	HI_U8  u8SpatialVar;             $/;"	m	struct:hiISP_CMOS_DRC_S
u8SpatialVar	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U8  u8SpatialVar;             $/;"	m	struct:hiADPT_SCENEAUTO_DRCATTR_S
u8SpatialVar	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8  u8SpatialVar;             $/;"	m	struct:hiSCENEAUTO_DRCATTR_S
u8SpatialVar	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8  u8SpatialVar;             $/;"	m	struct:hiSCENEAUTO_INIPARAM_DRC_S
u8Speed	component/isp/include/hi_comm_isp.h	/^    HI_U8  u8Speed;                  \/*RW, Range: [0x0, 0xFF], AE adjust step for dark scene to bright scene switch *\/$/;"	m	struct:hiISP_AE_ATTR_S
u8Speed	include/hi_comm_isp.h	/^    HI_U8  u8Speed;                  \/*RW, Range: [0x0, 0xFF], AE adjust step for dark scene to bright scene switch *\/$/;"	m	struct:hiISP_AE_ATTR_S
u8Speed	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8  u8Speed;                $/;"	m	struct:hiADPT_SCENEAUTO_AEATTR_S
u8Speed	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8  u8Speed;                $/;"	m	struct:hiSCENEAUTO_AEATTR_S
u8Speed	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8  u8Speed;                $/;"	m	struct:hiSCENEAUTO_AERELATEDBIT_S
u8Speed	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8Speed;$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u8Speed	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8Speed;$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
u8StaCalibrationParamsSet	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U8 u8StaCalibrationParamsSet;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u8StartThresh	component/isp/include/hi_comm_isp.h	/^    HI_U8   u8StartThresh;        \/* RW, Range: [1, 0xFF]. Start threshold for static defect-pixel calibraiton.Default Value:0x3.. *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
u8StartThresh	include/hi_comm_isp.h	/^    HI_U8   u8StartThresh;        \/* RW, Range: [1, 0xFF]. Start threshold for static defect-pixel calibraiton.Default Value:0x3.. *\/$/;"	m	struct:hiISP_DP_STATIC_CALIBRATE_S
u8StaticDPThresh	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U8 u8StaticDPThresh;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u8Strength	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8   u8Strength;$/;"	m	struct:hiISP_DEHAZE_REG_CFG_S
u8Strength	component/isp/include/hi_comm_isp.h	/^    HI_U8  u8Strength;          \/* RW, Range: [0, 0xFF]. It is the bias of base strength. The strength used in ISP is generated by firmware. $/;"	m	struct:hiISP_DRC_AUTO_ATTR_S
u8Strength	component/isp/include/hi_comm_isp.h	/^    HI_U8  u8Strength;          \/* RW, Range: [0, 0xFF]. Strength of dynamic range compression. $/;"	m	struct:hiISP_DRC_MANUAL_ATTR_S
u8Strength	component/isp/include/hi_comm_isp.h	/^    HI_U8 u8Strength;           \/*RW, Range:[0, 0xFF]*\/$/;"	m	struct:hiISP_ANTI_FALSECOLOR_MANUAL_S
u8Strength	component/isp/include/hi_comm_isp.h	/^    HI_U8 u8Strength;      \/*not support *\/          $/;"	m	struct:hiISP_NR_MANUAL_ATTR_S
u8Strength	include/hi_comm_isp.h	/^    HI_U8  u8Strength;          \/* RW, Range: [0, 0xFF]. It is the bias of base strength. The strength used in ISP is generated by firmware. $/;"	m	struct:hiISP_DRC_AUTO_ATTR_S
u8Strength	include/hi_comm_isp.h	/^    HI_U8  u8Strength;          \/* RW, Range: [0, 0xFF]. Strength of dynamic range compression. $/;"	m	struct:hiISP_DRC_MANUAL_ATTR_S
u8Strength	include/hi_comm_isp.h	/^    HI_U8 u8Strength;           \/*RW, Range:[0, 0xFF]*\/$/;"	m	struct:hiISP_ANTI_FALSECOLOR_MANUAL_S
u8Strength	include/hi_comm_isp.h	/^    HI_U8 u8Strength;      \/*not support *\/          $/;"	m	struct:hiISP_NR_MANUAL_ATTR_S
u8Strength	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8   u8Strength;$/;"	m	struct:hiADPT_SCENEAUTO_DRCATTR_S
u8Strength	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8   u8Strength;$/;"	m	struct:hiSCENEAUTO_INIPARAM_DRC_S
u8Strength	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8  u8Strength;$/;"	m	struct:hiSCENEAUTO_DRCATTR_S
u8StrengthBias	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_U8     u8StrengthBias;$/;"	m	struct:hiISP_DRC_S	file:
u8StrengthTarget	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_U8     u8StrengthTarget;$/;"	m	struct:hiISP_DRC_S	file:
u8Stretch	component/isp/firmware/src/algorithms/isp_drc.c	/^	HI_U8   u8Stretch;$/;"	m	struct:hiISP_DRC_S	file:
u8Stretch	component/isp/include/hi_comm_isp.h	/^	HI_U8  u8Stretch;                \/*RW, Range: [0x1E,0x3C].The parameter2 of DRC tone mapping curve*\/$/;"	m	struct:hiISP_DRC_ATTR_S
u8Stretch	component/isp/include/hi_comm_sns.h	/^	HI_U8  u8Stretch;                $/;"	m	struct:hiISP_CMOS_DRC_S
u8Stretch	include/hi_comm_isp.h	/^	HI_U8  u8Stretch;                \/*RW, Range: [0x1E,0x3C].The parameter2 of DRC tone mapping curve*\/$/;"	m	struct:hiISP_DRC_ATTR_S
u8Stretch	include/hi_comm_sns.h	/^	HI_U8  u8Stretch;                $/;"	m	struct:hiISP_CMOS_DRC_S
u8Stretch	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U8  u8Stretch;                $/;"	m	struct:hiADPT_SCENEAUTO_DRCATTR_S
u8Stretch	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8  u8Stretch;                $/;"	m	struct:hiSCENEAUTO_DRCATTR_S
u8Stretch	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8  u8Stretch;                $/;"	m	struct:hiSCENEAUTO_INIPARAM_DRC_S
u8StyBgAccTimeRateThr	include/hi_ive.h	/^    HI_U8 u8StyBgAccTimeRateThr;	\/*Steady background access time ratio threshold (range: 10 to 100; default: 80)*\/$/;"	m	struct:hiIVE_UPDATE_BG_MODEL_CTRL_S
u8TLen	include/hi_unf_cipher.h	/^    HI_U8  u8TLen;$/;"	m	struct:hiUNF_CIPHER_CCM_INFO_S
u8TabInPreci	include/hi_comm_ive.h	/^    HI_U8 u8TabInPreci;$/;"	m	struct:hiIVE_LOOK_UP_TABLE_S
u8TabOutNorm	include/hi_comm_ive.h	/^    HI_U8 u8TabOutNorm;$/;"	m	struct:hiIVE_LOOK_UP_TABLE_S
u8TextureNoiseThd	component/isp/include/hi_comm_isp.h	/^  HI_U8 u8TextureNoiseThd;	\/*RW:  range [0: 255] *\/$/;"	m	struct:hiISP_SHARPEN_MANUAL_ATTR_S
u8TextureNoiseThd	include/hi_comm_isp.h	/^  HI_U8 u8TextureNoiseThd;	\/*RW:  range [0: 255] *\/$/;"	m	struct:hiISP_SHARPEN_MANUAL_ATTR_S
u8TextureNoiseThd	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U8 u8TextureNoiseThd[16];	$/;"	m	struct:hiADPT_SCENEAUTO_SHARPEN_S
u8TextureNoiseThd	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8TextureNoiseThd[16];	$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u8TextureNoiseThd	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8TextureNoiseThd[16];	$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
u8TextureNoiseThd	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8TextureNoiseThd[16];	$/;"	m	struct:hiSCENEAUTO_SHARPEN_S
u8TextureThr	include/hi_comm_vpss.h	/^	HI_U8 u8TextureThr;$/;"	m	struct:hiVPSS_GRP_SHARPEN_MANUAL_ATTR_S
u8Threshold	component/isp/include/hi_comm_isp.h	/^    HI_U8 u8Threshold;          \/*RW, Range:[0, 0xFF]*\/             $/;"	m	struct:hiISP_ANTI_FALSECOLOR_MANUAL_S
u8Threshold	include/hi_comm_isp.h	/^    HI_U8 u8Threshold;          \/*RW, Range:[0, 0xFF]*\/             $/;"	m	struct:hiISP_ANTI_FALSECOLOR_MANUAL_S
u8Tolerance	component/isp/include/hi_comm_isp.h	/^    HI_U8  u8Tolerance;                                 \/*RW, Range:[0x0, 0xFF], AWB adjust tolerance*\/   $/;"	m	struct:hiISP_AWB_ATTR_EX_S
u8Tolerance	component/isp/include/hi_comm_isp.h	/^    HI_U8  u8Tolerance;              \/*RW, Range: [0x0, 0xFF], AE adjust tolerance*\/$/;"	m	struct:hiISP_AE_ATTR_S
u8Tolerance	include/hi_comm_isp.h	/^    HI_U8  u8Tolerance;                                 \/*RW, Range:[0x0, 0xFF], AWB adjust tolerance*\/   $/;"	m	struct:hiISP_AWB_ATTR_EX_S
u8Tolerance	include/hi_comm_isp.h	/^    HI_U8  u8Tolerance;              \/*RW, Range: [0x0, 0xFF], AE adjust tolerance*\/$/;"	m	struct:hiISP_AE_ATTR_S
u8Tolerance	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8  u8Tolerance;$/;"	m	struct:hiADPT_SCENEAUTO_AEATTR_S
u8Tolerance	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8  u8Tolerance;$/;"	m	struct:hiSCENEAUTO_AEATTR_S
u8Tolerance	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8  u8Tolerance;$/;"	m	struct:hiSCENEAUTO_AERELATEDBIT_S
u8Tolerance	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8Tolerance;$/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u8Tolerance	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8 u8Tolerance;$/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
u8TopChannelSwitch	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8   u8TopChannelSwitch;$/;"	m	struct:hiISP_WDR_REG_CFG_S
u8TrialCntLimit	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U8 u8TrialCntLimit;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u8TrialCount	component/isp/firmware/src/algorithms/isp_defect_pixel.c	/^	HI_U8 u8TrialCount;$/;"	m	struct:hiISP_DEFECT_PIXEL_S	file:
u8UnderShoot	component/isp/include/hi_comm_isp.h	/^  HI_U8 u8UnderShoot;	\/*RW:  range [0: 255] *\/$/;"	m	struct:hiISP_SHARPEN_MANUAL_ATTR_S
u8UnderShoot	include/hi_comm_isp.h	/^  HI_U8 u8UnderShoot;	\/*RW:  range [0: 255] *\/$/;"	m	struct:hiISP_SHARPEN_MANUAL_ATTR_S
u8UnderShoot	include/hi_comm_vpss.h	/^    HI_U8 u8UnderShoot;            $/;"	m	struct:hiVPSS_GRP_SHARPEN_MANUAL_ATTR_S
u8UnderShoot	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^	HI_U8 u8UnderShoot[16]; $/;"	m	struct:hiADPT_SCENEAUTO_SHARPEN_S
u8UnderShoot	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8UnderShoot[16]; $/;"	m	struct:hiSCENEAUTO_INIPARAM_HLC_S
u8UnderShoot	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8UnderShoot[16]; $/;"	m	struct:hiSCENEAUTO_INIPARAM_IR_S
u8UnderShoot	sample/scene_auto/src/include/hi_sceneauto_define.h	/^	HI_U8 u8UnderShoot[16]; $/;"	m	struct:hiSCENEAUTO_SHARPEN_S
u8UndershootAmt	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8  u8UndershootAmt;          \/\/ undershoot amplitude                                                           \/\/ 8-bit unsigned integer  \/\/ u8.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u8UndershootThd1	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8  u8UndershootThd1;         \/\/ threshold for undershoot control                                               \/\/ 8-bit unsigned integer  \/\/ u8.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u8UndershootThd2	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8  u8UndershootThd2;         \/\/ threshold for undershoot control                                               \/\/ 8-bit unsigned integer  \/\/ u8.0$/;"	m	struct:hiISP_SHARPEN_REG_CFG_S
u8UuSlope	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8   u8UuSlope;$/;"	m	struct:hiADPT_SCENEAUTO_DEMOSAIC_S
u8UuSlope	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8   u8UuSlope;$/;"	m	struct:hiSCENEAUTO_DEMOSAIC_S
u8Uv2cMode	component/isp/firmware/src/algorithms/isp_uvnr.c	/^	HI_U8   u8Uv2cMode;$/;"	m	struct:hiHI_ISP_UVNR_ATTR	file:
u8UvnrStrength	component/isp/include/hi_comm_isp.h	/^    HI_U8 u8UvnrStrength; 	\/* RW,  Range:[0, 34]. *\/ \/\/0: Med & UVNR all close; 1: Med open, UVNR close; 2---34oMed Close, UNVR open;$/;"	m	struct:hiISP_UVNR_MANUAL_ATTR_S
u8UvnrStrength	include/hi_comm_isp.h	/^    HI_U8 u8UvnrStrength; 	\/* RW,  Range:[0, 34]. *\/ \/\/0: Med & UVNR all close; 1: Med open, UVNR close; 2---34oMed Close, UNVR open;$/;"	m	struct:hiISP_UVNR_MANUAL_ATTR_S
u8UvnrThreshold	component/isp/include/hi_comm_isp.h	/^    HI_U8 u8UvnrThreshold;   \/* RW,  Range:[0, 64]. *\/   $/;"	m	struct:hiISP_UVNR_MANUAL_ATTR_S
u8UvnrThreshold	include/hi_comm_isp.h	/^    HI_U8 u8UvnrThreshold;   \/* RW,  Range:[0, 64]. *\/   $/;"	m	struct:hiISP_UVNR_MANUAL_ATTR_S
u8VCCfgNum	component/isp/firmware/drv/isp.h	/^    HI_U8               u8VCCfgNum;$/;"	m	struct:hiISP_SYNC_CFG_S
u8VCNum	component/isp/firmware/drv/isp.h	/^    HI_U8               u8VCNum;          \/* if 3to1, u8VCNum = 0,1,2,0,1,......*\/$/;"	m	struct:hiISP_SYNC_CFG_S
u8VCNumMax	component/isp/firmware/drv/isp.h	/^    HI_U8               u8VCNumMax;       \/* if 3to1, u8VCNumMax = 2 *\/$/;"	m	struct:hiISP_SYNC_CFG_S
u8VaSlope	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8   u8VaSlope;          $/;"	m	struct:hiADPT_SCENEAUTO_DEMOSAIC_S
u8VaSlope	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8   u8VaSlope;$/;"	m	struct:hiSCENEAUTO_DEMOSAIC_S
u8Val	include/hi_comm_ive.h	/^	HI_U8 u8Val;$/;"	m	union:hiIVE_8BIT_U
u8VarStrength	component/isp/include/hi_comm_isp.h	/^    HI_U8 u8VarStrength;    \/*Range: [0x0,0xFF]*\/           $/;"	m	struct:hiISP_NR_MANUAL_ATTR_S
u8VarStrength	include/hi_comm_isp.h	/^    HI_U8 u8VarStrength;    \/*Range: [0x0,0xFF]*\/           $/;"	m	struct:hiISP_NR_MANUAL_ATTR_S
u8VerSegRows	include/hi_ive.h	/^    HI_U8 u8VerSegRows;		\/*Used in interval-copy mode, copy one row in every u8VerSegRows*\/$/;"	m	struct:hiIVE_DMA_CTRL_S
u8VerticalBlock	component/isp/include/hi_comm_isp.h	/^    HI_U8              u8VerticalBlock;     \/* RW,Range: [0x6, 0xF] *\/$/;"	m	struct:hiISP_DEFOG_ATTR_S
u8VerticalBlock	include/hi_comm_isp.h	/^    HI_U8              u8VerticalBlock;     \/* RW,Range: [0x6, 0xF] *\/$/;"	m	struct:hiISP_DEFOG_ATTR_S
u8VhLimit	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_U8   u8VhLimit; \/* RW,Range: [0x0, 0xFF]  *\/$/;"	m	struct:hiISP_DEMOSAIC_S	file:
u8VhLimit	component/isp/include/hi_comm_isp.h	/^    HI_U8   u8VhLimit;              \/* RW,Range: [0x0, 0xFF]  *\/    $/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u8VhLimit	component/isp/include/hi_comm_sns.h	/^	HI_U8   u8VhLimit; \/* RW,Range: [0x0, 0xFF]  *\/ $/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
u8VhLimit	include/hi_comm_isp.h	/^    HI_U8   u8VhLimit;              \/* RW,Range: [0x0, 0xFF]  *\/    $/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u8VhLimit	include/hi_comm_sns.h	/^	HI_U8   u8VhLimit; \/* RW,Range: [0x0, 0xFF]  *\/ $/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
u8VhOffset	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_U8   u8VhOffset; \/* RW,Range: [0x0, 0xFF]  *\/$/;"	m	struct:hiISP_DEMOSAIC_S	file:
u8VhOffset	component/isp/include/hi_comm_isp.h	/^    HI_U8   u8VhOffset;             \/* RW,Range: [0x0, 0xFF]  *\/      $/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u8VhOffset	component/isp/include/hi_comm_sns.h	/^	HI_U8   u8VhOffset; \/* RW,Range: [0x0, 0xFF]  *\/$/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
u8VhOffset	include/hi_comm_isp.h	/^    HI_U8   u8VhOffset;             \/* RW,Range: [0x0, 0xFF]  *\/      $/;"	m	struct:hiISP_DEMOSAIC_ATTR_S
u8VhOffset	include/hi_comm_sns.h	/^	HI_U8   u8VhOffset; \/* RW,Range: [0x0, 0xFF]  *\/$/;"	m	struct:hiISP_CMOS_DEMOSAIC_S
u8VhSlope	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8   u8VhSlope;         $/;"	m	struct:hiADPT_SCENEAUTO_DEMOSAIC_S
u8VhSlope	sample/scene_auto/src/include/hi_sceneauto_define.h	/^    HI_U8   u8VhSlope;$/;"	m	struct:hiSCENEAUTO_DEMOSAIC_S
u8WDRMode	component/isp/firmware/drv/isp.h	/^    HI_U8               u8WDRMode;$/;"	m	struct:hiISP_SYNC_CFG_S
u8WDRMode	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8 u8WDRMode;$/;"	m	struct:hiISP_WDR_CFG_S
u8WDRMode	component/isp/include/hi_comm_3a.h	/^    HI_U8 u8WDRMode;$/;"	m	struct:hiISP_AE_PARAM_S
u8WDRMode	component/isp/include/hi_comm_3a.h	/^    HI_U8 u8WDRMode;$/;"	m	struct:hiISP_AF_PARAM_S
u8WDRMode	component/isp/include/hi_comm_3a.h	/^    HI_U8 u8WDRMode;$/;"	m	struct:hiISP_AWB_PARAM_S
u8WDRMode	include/hi_comm_3a.h	/^    HI_U8 u8WDRMode;$/;"	m	struct:hiISP_AE_PARAM_S
u8WDRMode	include/hi_comm_3a.h	/^    HI_U8 u8WDRMode;$/;"	m	struct:hiISP_AF_PARAM_S
u8WDRMode	include/hi_comm_3a.h	/^    HI_U8 u8WDRMode;$/;"	m	struct:hiISP_AWB_PARAM_S
u8WdrMode	sample/scene_auto/src/include/hi_sceneauto_comm.h	/^    HI_U8 u8WdrMode;$/;"	m	struct:hiADPT_SCENEAUTO_WDRATTR_S
u8Weight	component/isp/include/hi_comm_isp.h	/^    HI_U8 u8Weight[AF_ZONE_ROW][AF_ZONE_COLUMN];$/;"	m	struct:hiISP_AF_ATTR_S
u8Weight	include/hi_comm_isp.h	/^    HI_U8 u8Weight[AF_ZONE_ROW][AF_ZONE_COLUMN];$/;"	m	struct:hiISP_AF_ATTR_S
u8WhiteBalance	include/hi_comm_video.h	/^    HI_U8       u8WhiteBalance;                                     \/* Indicates the white balance mode set when the image was shot.$/;"	m	struct:hiISP_DCF_INFO_S
u8WhiteBalance	include/hi_comm_video.h	/^    HI_U8       u8WhiteBalance;                                     \/* Indicates the white balance mode set when the image was shot.$/;"	m	struct:hiISP_DCF_UPDATE_INFO_S
u8WorkBgLife	include/hi_ive.h	/^    HI_U8 u8WorkBgLife[3];			\/*1# ~ 3# background vitality *\/$/;"	m	struct:hiIVE_BG_LIFE_S
u8YQt	include/hi_comm_venc.h	/^    HI_U8  u8YQt[64];                              \/* y qt value *\/$/;"	m	struct:hiVENC_PARAM_JPEG_S
u8YQt	include/hi_comm_venc.h	/^    HI_U8 u8YQt[64];                               \/* y qt value *\/$/;"	m	struct:hiVENC_PARAM_MJPEG_S
u8ZoneRadius	component/isp/include/hi_comm_isp.h	/^    HI_U8  u8ZoneRadius;                                \/*RW, Range:[0x0, 0xFF], radius of AWB blocks*\/  $/;"	m	struct:hiISP_AWB_ATTR_EX_S
u8ZoneRadius	include/hi_comm_isp.h	/^    HI_U8  u8ZoneRadius;                                \/*RW, Range:[0x0, 0xFF], radius of AWB blocks*\/  $/;"	m	struct:hiISP_AWB_ATTR_EX_S
u8fixStrength	component/isp/include/hi_comm_sns.h	/^	HI_U16	u8fixStrength;$/;"	m	struct:hiISP_NR_ISO_PARA_TABLE_S
u8fixStrength	include/hi_comm_sns.h	/^	HI_U16	u8fixStrength;$/;"	m	struct:hiISP_NR_ISO_PARA_TABLE_S
u8hvBlendLimit1	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8   u8hvBlendLimit1;$/;"	m	struct:hiISP_DEMOSAIC_REG_CFG
u8hvBlendLimit2	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8   u8hvBlendLimit2;    $/;"	m	struct:hiISP_DEMOSAIC_REG_CFG
u8hvBlendLimit2	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_U8   u8hvBlendLimit2;$/;"	m	struct:hiISP_DEMOSAIC_S	file:
u8hvColorRatio	component/isp/firmware/drv/mkp_isp.h	/^    HI_U8   u8hvColorRatio;$/;"	m	struct:hiISP_DEMOSAIC_REG_CFG
u8hvSel	component/isp/firmware/src/algorithms/isp_demosaic.c	/^	HI_U8   u8hvSel;$/;"	m	struct:hiISP_DEMOSAIC_S	file:
u8q4f4Mean	include/hi_ive.h	/^    HI_U8Q4F4 u8q4f4Mean;			\/*0# background grays value *\/$/;"	m	struct:hiIVE_WORK_BG_PIX_S
u8q4f4Mean	include/hi_ive.h	/^    HI_U8Q4F4 u8q4f4Mean;			\/*Candidate background grays value *\/$/;"	m	struct:hiIVE_CANDI_BG_PIX_S
u8q8VarThr	include/hi_ive.h	/^    HI_U8Q8      u8q8VarThr;			\/*Variance Threshold*\/$/;"	m	struct:hiIVE_GMM_CTRL_S
u8strength	component/isp/include/hi_comm_isp.h	/^    HI_U8			   u8strength;          $/;"	m	struct:hiISP_DEFOG_AUTO_ATTR_S
u8strength	component/isp/include/hi_comm_isp.h	/^    HI_U8			   u8strength;$/;"	m	struct:hiISP_DEFOG_MANUAL_ATTR_S
u8strength	include/hi_comm_isp.h	/^    HI_U8			   u8strength;          $/;"	m	struct:hiISP_DEFOG_AUTO_ATTR_S
u8strength	include/hi_comm_isp.h	/^    HI_U8			   u8strength;$/;"	m	struct:hiISP_DEFOG_MANUAL_ATTR_S
u8varStrength	component/isp/include/hi_comm_sns.h	/^	HI_U16	u8varStrength;$/;"	m	struct:hiISP_NR_ISO_PARA_TABLE_S
u8varStrength	include/hi_comm_sns.h	/^	HI_U16	u8varStrength;$/;"	m	struct:hiISP_NR_ISO_PARA_TABLE_S
un8BitThr	include/hi_ive.h	/^    IVE_8BIT_U un8BitThr;$/;"	m	struct:hiIVE_LBP_CTRL_S
un8MaxVal	include/hi_ive.h	/^    IVE_8BIT_U un8MaxVal;	\/*Maxmum value when tri-level thresholding*\/$/;"	m	struct:hiIVE_THRESH_S16_CTRL_S
un8MidVal	include/hi_ive.h	/^    IVE_8BIT_U un8MidVal;	\/*Middle value when tri-level thresholding*\/$/;"	m	struct:hiIVE_THRESH_S16_CTRL_S
un8MinVal	include/hi_ive.h	/^    IVE_8BIT_U un8MinVal;	\/*Minimum value when tri-level thresholding*\/$/;"	m	struct:hiIVE_THRESH_S16_CTRL_S
unAttr	include/hi_comm_region.h	/^    RGN_ATTR_U unAttr;  \/* region attribute *\/$/;"	m	struct:hiRGN_ATTR_S
unAttr	include/hi_comm_vi.h	/^    }unAttr;$/;"	m	struct:hiVI_SNAP_ATTR_S	typeref:union:hiVI_SNAP_ATTR_S::__anon83
unChnAttr	include/hi_comm_region.h	/^    RGN_CHN_ATTR_U    unChnAttr;  \/* region attribute *\/$/;"	m	struct:hiRGN_CHN_ATTR_S
unColorKeyValue	include/hi_tde_type.h	/^    TDE2_COLORKEY_U unColorKeyValue;        \/**< Colorkey value*\/$/;"	m	struct:hiTDE2_PATTERN_FILL_OPT_S
unColorKeyValue	include/hi_tde_type.h	/^    TDE2_COLORKEY_U unColorKeyValue;$/;"	m	struct:hiTDE2_OPT_S
unKey	component/isp/firmware/drv/mkp_isp.h	/^    ISP_REG_CFG_KEY_U       unKey;$/;"	m	struct:hiISP_REG_CFG_S
unKey	component/isp/firmware/drv/mkp_isp.h	/^    ISP_REG_KERNEL_CFG_KEY_U    unKey;$/;"	m	struct:hiISP_REG_KERNEL_CFG_S
unKey	component/isp/firmware/drv/mkp_isp.h	/^    ISP_STAT_KEY_U  unKey;    $/;"	m	struct:hiISP_STAT_INFO_S
unKey	component/isp/include/hi_comm_isp.h	/^    ISP_STATISTICS_CTRL_U       unKey; $/;"	m	struct:hiISP_STATISTICS_CFG_S
unKey	include/hi_comm_isp.h	/^    ISP_STATISTICS_CTRL_U       unKey; $/;"	m	struct:hiISP_STATISTICS_CFG_S
unModeInfo	include/hi_unf_cipher.h	/^    }unModeInfo;$/;"	m	struct:hiHI_UNF_CIPHER_CTRL_S	typeref:union:hiHI_UNF_CIPHER_CTRL_S::__anon73
unUsrPic	include/hi_comm_vi.h	/^    }unUsrPic;$/;"	m	struct:hiVI_USERPIC_ATTR_S	typeref:union:hiVI_USERPIC_ATTR_S::__anon81
update_pos	component/isp/firmware/drv/isp.c	/^HI_U32                  update_pos = 0;         \/* 0: frame start; 1: frame end *\/$/;"	v
usage	tools/vi_bayerdump.c	/^static HI_VOID usage(HI_VOID)$/;"	f	file:
usage	tools/vi_dump.c	/^static void usage(void)$/;"	f	file:
usage	tools/vo_video_csc_config.c	/^static HI_VOID usage(HI_VOID)$/;"	f	file:
usage	tools/vou_chn_dump.c	/^static void usage(void)$/;"	f	file:
usage	tools/vou_screen_dump.c	/^static void usage(void)$/;"	f	file:
usage	tools/vpss_chn_dump.c	/^static void usage(void)$/;"	f	file:
usage	tools/vpss_src_dump.c	/^static void usage(void)$/;"	f	file:
v_blur_flt_dout	component/isp/defog/isp_dehaze.h	/^    HI_U8  v_blur_flt_dout[DEFOG_ZONE_NUM];$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
v_blur_flt_dout	include/isp_dehaze.h	/^    HI_U8  v_blur_flt_dout[DEFOG_ZONE_NUM];$/;"	m	struct:hiDEHAZE_DBG_STATUS_S
val	component/isp/iniparser/dictionary.h	/^	char 		**	val ;	\/** List of string values *\/$/;"	m	struct:_dictionary_
val	include/dictionary.h	/^	char 		**	val ;	\/** List of string values *\/$/;"	m	struct:_dictionary_
val	include/hi_rtc.h	/^	unsigned char val;$/;"	m	struct:__anon46
value	include/hi_rtc.h	/^	int value;$/;"	m	struct:__anon47
vblk_num	component/isp/defog/isp_dehaze.h	/^    HI_U32 vblk_num;$/;"	m	struct:hiDEHAZE_DBG_ATTR_S
vblk_num	include/isp_dehaze.h	/^    HI_U32 vblk_num;$/;"	m	struct:hiDEHAZE_DBG_ATTR_S
vi_bayerdump	tools/vi_bayerdump.c	/^HI_S32 vi_bayerdump(int argc, char* argv[])$/;"	f
vi_dump	tools/vi_dump.c	/^HI_S32 vi_dump(int argc, char* argv[])$/;"	f
vi_dump_save_one_dis	tools/vi_dump.c	/^HI_S32 vi_dump_save_one_dis(VI_CHN ViChn, VIDEO_FRAME_S* pVBuf)$/;"	f
vi_dump_save_one_frame	tools/vi_dump.c	/^HI_S32 vi_dump_save_one_frame(VIDEO_FRAME_S* pVBuf, FILE* pfd)$/;"	f
vi_dump_save_one_raw	tools/vi_dump.c	/^HI_S32 vi_dump_save_one_raw(VIDEO_FRAME_S* pVBuf, FILE* pfd)$/;"	f
vicap_pin_mux	init/sdk_init.c	/^static HI_VOID vicap_pin_mux(void)$/;"	f	file:
video	include/hifb.h	/^    HI_CHAR video[64];$/;"	m	struct:hiHIFB_MODULE_PARAMS_S
video_format	include/hi_comm_venc.h	/^    HI_U8  video_format ;                          \/* default value: n\/a. >= 0. *\/$/;"	m	struct:hiVENC_PARAM_VUI_VIDEO_SIGNAL_S
video_full_range_flag	include/hi_comm_venc.h	/^    HI_U8  video_full_range_flag;                  \/* default value: n\/a. {0,1}. *\/$/;"	m	struct:hiVENC_PARAM_VUI_VIDEO_SIGNAL_S
video_signal_type_present_flag	include/hi_comm_venc.h	/^    HI_U8  video_signal_type_present_flag ;        \/* default value: 0. If 1, video singnal info will be encoded into vui. {0,1} *\/$/;"	m	struct:hiVENC_PARAM_VUI_VIDEO_SIGNAL_S
vo_output_mode	init/sdk_init.c	/^static HI_VOID vo_output_mode(void)$/;"	f	file:
vo_type	init/sdk_init.c	/^HI_CHAR* vo_type = "BT656";    \/\/BT656 LCD$/;"	v
vo_video_csc_config	tools/vo_video_csc_config.c	/^HI_S32 vo_video_csc_config(HI_U32 u32LayerId, HI_U32 enCscMatrix, HI_U32 u32Luma, HI_U32 u32Contrast, HI_U32 u32Hue, HI_U32 u32Satuature)$/;"	f
vo_video_csc_main	tools/vo_video_csc_config.c	/^HI_S32 vo_video_csc_main(int argc, char* argv[])$/;"	f
vol_ctrl	include/acodec.h	/^	unsigned int vol_ctrl;$/;"	m	struct:__anon37
vol_ctrl_mute	include/acodec.h	/^	unsigned int vol_ctrl_mute;$/;"	m	struct:__anon37
vou_chn_dump	tools/vou_chn_dump.c	/^HI_S32 vou_chn_dump(int argc, char* argv[])$/;"	f
vou_screen_dump	tools/vou_screen_dump.c	/^HI_S32 vou_screen_dump(int argc, char* argv[])$/;"	f
vpss_attr	tools/vpss_attr.c	/^HI_S32 vpss_attr(int argc, char* argv[])$/;"	f
vpss_chn_dump	tools/vpss_chn_dump.c	/^HI_S32 vpss_chn_dump(int argc, char* argv[])$/;"	f
vpss_src_dump	tools/vpss_src_dump.c	/^HI_S32 vpss_src_dump(int argc, char* argv[])$/;"	f
w	include/hifb.h	/^    HI_S32 w;$/;"	m	struct:__anon53
watchdog_info	include/watchdog.h	/^struct watchdog_info {$/;"	s
wdr_mode	include/hi_mipi.h	/^    wdr_mode_e          wdr_mode;                   \/* WDR mode *\/$/;"	m	struct:__anon31
wdr_mode_e	include/hi_mipi.h	/^}wdr_mode_e;$/;"	t	typeref:enum:__anon27
weekday	include/hi_rtc.h	/^        unsigned int  weekday;$/;"	m	struct:__anon45
width	include/hi_mipi.h	/^    unsigned int width;$/;"	m	struct:__anon26
width	sample/common/loadbmp.h	/^    HI_U32    width;        \/* out *\/$/;"	m	struct:tag_OSD_Logo
workQueueHandler	component/isp/firmware/drv/isp_st.c	/^static void workQueueHandler(struct osal_work_struct *pstWorker)$/;"	f	file:
work_mode_t	include/hi_mipi.h	/^}work_mode_t;$/;"	t	typeref:enum:__anon25
worker	component/isp/firmware/drv/isp_st.c	/^    struct osal_work_struct worker;$/;"	m	struct:hiISP_SYNC_TSK_CTX_S	typeref:struct:hiISP_SYNC_TSK_CTX_S::osal_work_struct	file:
workqueue_list	component/isp/firmware/drv/isp_st.c	/^    LIST_ENTRY_S workqueue_list;$/;"	m	struct:hiISP_SYNC_TSK_CTX_S	file:
x	include/hifb.h	/^    HI_S32 x;$/;"	m	struct:__anon53
xgrid	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32 xgrid[8];$/;"	m	struct:hiISP_LSC_REG_CFG
xinvgrid	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32 xinvgrid[8];$/;"	m	struct:hiISP_LSC_REG_CFG
y	include/hifb.h	/^    HI_S32 y;    $/;"	m	struct:__anon53
year	include/hi_rtc.h	/^        unsigned int  year;$/;"	m	struct:__anon45
ygrid	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32 ygrid[8];$/;"	m	struct:hiISP_LSC_REG_CFG
yinvgrid	component/isp/firmware/drv/mkp_isp.h	/^    HI_U32 yinvgrid[8];$/;"	m	struct:hiISP_LSC_REG_CFG
