<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>AVR32 - MT48LC16M16A2TG-7E SDRAM Driver: mt48lc16m16a2tg7e.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.1-p1 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>mt48lc16m16a2tg7e.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
MT48LC16M16A2TG-7E SDRAM driver for AVR32 UC3 SDRAMC on EBI. 
<p>
<dl class="note" compact><dt><b>Note:</b></dt><dd>The values defined in this file are device-specific. See the device datasheet for further information.</dd></dl>
<ul>
<li>Compiler: IAR EWAVR32 and GNU GCC for AVR32</li><li>Supported devices: All AVR32 devices with an SDRAMC module can be used.</li><li>AppNote:</li></ul>
<p>
<dl class="author" compact><dt><b>Author:</b></dt><dd>Atmel Corporation: <a href="http://www.atmel.com">http://www.atmel.com</a> <br>
 Support and FAQ: <a href="http://support.atmel.no/">http://support.atmel.no/</a> </dd></dl>

<p>
Definition in file <a class="el" href="a00007.html">mt48lc16m16a2tg7e.h</a>.
<p>

<p>
<a href="a00007.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00002.html#896319a196dc59213dcc1cb08995e120">SDRAM_BANK_BITS</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of bank bits for this SDRAM (1 or 2).  <a href="#896319a196dc59213dcc1cb08995e120"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00002.html#2e88af10dbd9bed2641d48ef00571954">SDRAM_CAS</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The minimal column address select (READ) latency for this SDRAM (1 to 3 SDRAM cycles).  <a href="#2e88af10dbd9bed2641d48ef00571954"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00002.html#c30aecdb3c8680ab2eece9b5259d3479">SDRAM_COL_BITS</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of column bits for this SDRAM (8 to 11).  <a href="#c30aecdb3c8680ab2eece9b5259d3479"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00002.html#abac5a76a989b212e8621a99472aa471">SDRAM_INIT_AUTO_REFRESH_COUNT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The minimal number of AUTO REFRESH commands required during initialization for this SDRAM.  <a href="#abac5a76a989b212e8621a99472aa471"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00002.html#1e8b3213104955ec593852e69e2a7aad">SDRAM_ROW_BITS</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of row bits for this SDRAM (11 to 13).  <a href="#1e8b3213104955ec593852e69e2a7aad"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00002.html#fed2ca7a568253e359e3cbdd3b6b9b9b">SDRAM_STABLE_CLOCK_INIT_DELAY</a>&nbsp;&nbsp;&nbsp;100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The minimal stable-clock initialization delay for this SDRAM.  <a href="#fed2ca7a568253e359e3cbdd3b6b9b9b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00002.html#5c8c0d1f0afb668049fdadf420f7aee3">SDRAM_TMRD</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The minimal mode register delay time for this SDRAM.  <a href="#5c8c0d1f0afb668049fdadf420f7aee3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00002.html#b7d533d7b18455c14d514c201a9c1c85">SDRAM_TR</a>&nbsp;&nbsp;&nbsp;7812</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The maximal refresh time for this SDRAM (0 to 4095 SDRAM cycles).  <a href="#b7d533d7b18455c14d514c201a9c1c85"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00002.html#6970701fa2f373c8add41a374ff45493">SDRAM_TRAS</a>&nbsp;&nbsp;&nbsp;37</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The minimal row address select time for this SDRAM (0 to 15 SDRAM cycles).  <a href="#6970701fa2f373c8add41a374ff45493"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00002.html#79f005214551a79c0bde41ccd51a54c7">SDRAM_TRC</a>&nbsp;&nbsp;&nbsp;60</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The minimal row cycle time for this SDRAM (0 to 15 SDRAM cycles).  <a href="#79f005214551a79c0bde41ccd51a54c7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00002.html#d85453f4efb53f343c888878a5455b06">SDRAM_TRCD</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The minimal row to column delay time for this SDRAM (0 to 15 SDRAM cycles).  <a href="#d85453f4efb53f343c888878a5455b06"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00002.html#b2a22e57108a05109491956286291e5d">SDRAM_TRFC</a>&nbsp;&nbsp;&nbsp;66</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The minimal refresh cycle time for this SDRAM.  <a href="#b2a22e57108a05109491956286291e5d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00002.html#151d0603d3b97dd3c099732a8c890adb">SDRAM_TRP</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The minimal row precharge time for this SDRAM (0 to 15 SDRAM cycles).  <a href="#151d0603d3b97dd3c099732a8c890adb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00002.html#e9a0212f01930fe74d77aa67f986eb22">SDRAM_TWR</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The minimal write recovery time for this SDRAM (0 to 15 SDRAM cycles).  <a href="#e9a0212f01930fe74d77aa67f986eb22"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00002.html#5fd22f4aed855f302e992e9148d840c7">SDRAM_TXSR</a>&nbsp;&nbsp;&nbsp;67</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The minimal exit self refresh time for this SDRAM (0 to 15 SDRAM cycles).  <a href="#5fd22f4aed855f302e992e9148d840c7"></a><br></td></tr>
</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="896319a196dc59213dcc1cb08995e120"></a><!-- doxytag: member="mt48lc16m16a2tg7e.h::SDRAM_BANK_BITS" ref="896319a196dc59213dcc1cb08995e120" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM_BANK_BITS&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The number of bank bits for this SDRAM (1 or 2). 
<p>

<p>
Definition at line <a class="el" href="a00007.html#l00051">51</a> of file <a class="el" href="a00007.html">mt48lc16m16a2tg7e.h</a>.
<p>
Referenced by <a class="el" href="a00008.html#l00149">sdramc_init()</a>.
</div>
</div><p>
<a class="anchor" name="2e88af10dbd9bed2641d48ef00571954"></a><!-- doxytag: member="mt48lc16m16a2tg7e.h::SDRAM_CAS" ref="2e88af10dbd9bed2641d48ef00571954" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM_CAS&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The minimal column address select (READ) latency for this SDRAM (1 to 3 SDRAM cycles). 
<p>
Unit: tCK (SDRAM cycle period). 
<p>
Definition at line <a class="el" href="a00007.html#l00061">61</a> of file <a class="el" href="a00007.html">mt48lc16m16a2tg7e.h</a>.
<p>
Referenced by <a class="el" href="a00008.html#l00149">sdramc_init()</a>.
</div>
</div><p>
<a class="anchor" name="c30aecdb3c8680ab2eece9b5259d3479"></a><!-- doxytag: member="mt48lc16m16a2tg7e.h::SDRAM_COL_BITS" ref="c30aecdb3c8680ab2eece9b5259d3479" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM_COL_BITS&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The number of column bits for this SDRAM (8 to 11). 
<p>

<p>
Definition at line <a class="el" href="a00007.html#l00057">57</a> of file <a class="el" href="a00007.html">mt48lc16m16a2tg7e.h</a>.
<p>
Referenced by <a class="el" href="a00008.html#l00149">sdramc_init()</a>.
</div>
</div><p>
<a class="anchor" name="abac5a76a989b212e8621a99472aa471"></a><!-- doxytag: member="mt48lc16m16a2tg7e.h::SDRAM_INIT_AUTO_REFRESH_COUNT" ref="abac5a76a989b212e8621a99472aa471" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM_INIT_AUTO_REFRESH_COUNT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The minimal number of AUTO REFRESH commands required during initialization for this SDRAM. 
<p>

<p>
Definition at line <a class="el" href="a00007.html#l00112">112</a> of file <a class="el" href="a00007.html">mt48lc16m16a2tg7e.h</a>.
<p>
Referenced by <a class="el" href="a00008.html#l00149">sdramc_init()</a>.
</div>
</div><p>
<a class="anchor" name="1e8b3213104955ec593852e69e2a7aad"></a><!-- doxytag: member="mt48lc16m16a2tg7e.h::SDRAM_ROW_BITS" ref="1e8b3213104955ec593852e69e2a7aad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM_ROW_BITS&nbsp;&nbsp;&nbsp;13          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The number of row bits for this SDRAM (11 to 13). 
<p>

<p>
Definition at line <a class="el" href="a00007.html#l00054">54</a> of file <a class="el" href="a00007.html">mt48lc16m16a2tg7e.h</a>.
<p>
Referenced by <a class="el" href="a00008.html#l00149">sdramc_init()</a>.
</div>
</div><p>
<a class="anchor" name="fed2ca7a568253e359e3cbdd3b6b9b9b"></a><!-- doxytag: member="mt48lc16m16a2tg7e.h::SDRAM_STABLE_CLOCK_INIT_DELAY" ref="fed2ca7a568253e359e3cbdd3b6b9b9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM_STABLE_CLOCK_INIT_DELAY&nbsp;&nbsp;&nbsp;100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The minimal stable-clock initialization delay for this SDRAM. 
<p>
Unit: us. 
<p>
Definition at line <a class="el" href="a00007.html#l00109">109</a> of file <a class="el" href="a00007.html">mt48lc16m16a2tg7e.h</a>.
<p>
Referenced by <a class="el" href="a00008.html#l00149">sdramc_init()</a>.
</div>
</div><p>
<a class="anchor" name="5c8c0d1f0afb668049fdadf420f7aee3"></a><!-- doxytag: member="mt48lc16m16a2tg7e.h::SDRAM_TMRD" ref="5c8c0d1f0afb668049fdadf420f7aee3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM_TMRD&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The minimal mode register delay time for this SDRAM. 
<p>
LOAD MODE REGISTER command to ACTIVE or REFRESH command delay. Unit: tCK (SDRAM cycle period). 
<p>
Definition at line <a class="el" href="a00007.html#l00105">105</a> of file <a class="el" href="a00007.html">mt48lc16m16a2tg7e.h</a>.
<p>
Referenced by <a class="el" href="a00008.html#l00149">sdramc_init()</a>.
</div>
</div><p>
<a class="anchor" name="b7d533d7b18455c14d514c201a9c1c85"></a><!-- doxytag: member="mt48lc16m16a2tg7e.h::SDRAM_TR" ref="b7d533d7b18455c14d514c201a9c1c85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM_TR&nbsp;&nbsp;&nbsp;7812          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The maximal refresh time for this SDRAM (0 to 4095 SDRAM cycles). 
<p>
Refresh period. Unit: ns. 
<p>
Definition at line <a class="el" href="a00007.html#l00095">95</a> of file <a class="el" href="a00007.html">mt48lc16m16a2tg7e.h</a>.
<p>
Referenced by <a class="el" href="a00008.html#l00149">sdramc_init()</a>.
</div>
</div><p>
<a class="anchor" name="6970701fa2f373c8add41a374ff45493"></a><!-- doxytag: member="mt48lc16m16a2tg7e.h::SDRAM_TRAS" ref="6970701fa2f373c8add41a374ff45493" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM_TRAS&nbsp;&nbsp;&nbsp;37          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The minimal row address select time for this SDRAM (0 to 15 SDRAM cycles). 
<p>
ACTIVE-to-PRECHARGE command delay. Unit: ns. 
<p>
Definition at line <a class="el" href="a00007.html#l00085">85</a> of file <a class="el" href="a00007.html">mt48lc16m16a2tg7e.h</a>.
<p>
Referenced by <a class="el" href="a00008.html#l00149">sdramc_init()</a>.
</div>
</div><p>
<a class="anchor" name="79f005214551a79c0bde41ccd51a54c7"></a><!-- doxytag: member="mt48lc16m16a2tg7e.h::SDRAM_TRC" ref="79f005214551a79c0bde41ccd51a54c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM_TRC&nbsp;&nbsp;&nbsp;60          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The minimal row cycle time for this SDRAM (0 to 15 SDRAM cycles). 
<p>
ACTIVE-to-ACTIVE command delay. Unit: ns. 
<p>
Definition at line <a class="el" href="a00007.html#l00070">70</a> of file <a class="el" href="a00007.html">mt48lc16m16a2tg7e.h</a>.
<p>
Referenced by <a class="el" href="a00008.html#l00149">sdramc_init()</a>.
</div>
</div><p>
<a class="anchor" name="d85453f4efb53f343c888878a5455b06"></a><!-- doxytag: member="mt48lc16m16a2tg7e.h::SDRAM_TRCD" ref="d85453f4efb53f343c888878a5455b06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM_TRCD&nbsp;&nbsp;&nbsp;15          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The minimal row to column delay time for this SDRAM (0 to 15 SDRAM cycles). 
<p>
ACTIVE-to-READ/WRITE command delay. Unit: ns. 
<p>
Definition at line <a class="el" href="a00007.html#l00080">80</a> of file <a class="el" href="a00007.html">mt48lc16m16a2tg7e.h</a>.
<p>
Referenced by <a class="el" href="a00008.html#l00149">sdramc_init()</a>.
</div>
</div><p>
<a class="anchor" name="b2a22e57108a05109491956286291e5d"></a><!-- doxytag: member="mt48lc16m16a2tg7e.h::SDRAM_TRFC" ref="b2a22e57108a05109491956286291e5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM_TRFC&nbsp;&nbsp;&nbsp;66          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The minimal refresh cycle time for this SDRAM. 
<p>
AUTO REFRESH command period. Unit: ns. 
<p>
Definition at line <a class="el" href="a00007.html#l00100">100</a> of file <a class="el" href="a00007.html">mt48lc16m16a2tg7e.h</a>.
<p>
Referenced by <a class="el" href="a00008.html#l00149">sdramc_init()</a>.
</div>
</div><p>
<a class="anchor" name="151d0603d3b97dd3c099732a8c890adb"></a><!-- doxytag: member="mt48lc16m16a2tg7e.h::SDRAM_TRP" ref="151d0603d3b97dd3c099732a8c890adb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM_TRP&nbsp;&nbsp;&nbsp;15          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The minimal row precharge time for this SDRAM (0 to 15 SDRAM cycles). 
<p>
PRECHARGE command period. Unit: ns. 
<p>
Definition at line <a class="el" href="a00007.html#l00075">75</a> of file <a class="el" href="a00007.html">mt48lc16m16a2tg7e.h</a>.
<p>
Referenced by <a class="el" href="a00008.html#l00149">sdramc_init()</a>.
</div>
</div><p>
<a class="anchor" name="e9a0212f01930fe74d77aa67f986eb22"></a><!-- doxytag: member="mt48lc16m16a2tg7e.h::SDRAM_TWR" ref="e9a0212f01930fe74d77aa67f986eb22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM_TWR&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The minimal write recovery time for this SDRAM (0 to 15 SDRAM cycles). 
<p>
Unit: ns. 
<p>
Definition at line <a class="el" href="a00007.html#l00065">65</a> of file <a class="el" href="a00007.html">mt48lc16m16a2tg7e.h</a>.
<p>
Referenced by <a class="el" href="a00008.html#l00149">sdramc_init()</a>.
</div>
</div><p>
<a class="anchor" name="5fd22f4aed855f302e992e9148d840c7"></a><!-- doxytag: member="mt48lc16m16a2tg7e.h::SDRAM_TXSR" ref="5fd22f4aed855f302e992e9148d840c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM_TXSR&nbsp;&nbsp;&nbsp;67          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The minimal exit self refresh time for this SDRAM (0 to 15 SDRAM cycles). 
<p>
Exit SELF REFRESH to ACTIVE command delay. Unit: ns. 
<p>
Definition at line <a class="el" href="a00007.html#l00090">90</a> of file <a class="el" href="a00007.html">mt48lc16m16a2tg7e.h</a>.
<p>
Referenced by <a class="el" href="a00008.html#l00149">sdramc_init()</a>.
</div>
</div><p>
<hr size="1"><address style="align: right;"><small>Generated on Thu Sep 20 12:16:45 2007 for AVR32 - MT48LC16M16A2TG-7E SDRAM Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.1-p1 </small></address>
</body>
</html>
