<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="Addatone" device="LCMXO3LF-6900C-5BG256C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="top" top="top"/>
        <Source name="src/top.v" type="Verilog" type_short="Verilog">
            <Options top_module="top"/>
        </Source>
        <Source name="src/ADC_SPI_In.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="src/DAC_SPI_Out.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="src/Sample_Position.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="src/Sample_Output.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="src/Adder.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="src/scale_mult.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="OscPll.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="SamplePos_RAM.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="SineLUT.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="src/TestBench_Top.v" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="src/TestBench_DAC.v" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="src/TestBench_ADC.v" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="SamplePos_RAM.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="SineLUT.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="adc_sim/adc_sim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="Addatone.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="addatone_sim/addatone_sim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="dw_analyzer.rva" type="Reveal Analyzer Project File" type_short="RVA" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="dw_reveal.rvl" type="Reveal" type_short="Reveal" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="impl1/impl1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="timing.ldc" type="LSE Design Constraints File" type_short="LDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="Addatone.sty"/>
</BaliProject>
