
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Programming/EE2230/Lab10_1/pa.fromHdl.tcl
# create_project -name Lab10_1 -dir "D:/Programming/EE2230/Lab10_1/planAhead_run_1" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "speaker.ucf" [current_fileset -constrset]
Adding file 'D:/Programming/EE2230/Lab10_1/speaker.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {speaker_control.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {sound_setting.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {frequency_divider.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {buzzer_control.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {speaker.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top speaker $srcset
# add_files [list {speaker.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Programming/EE2230/Lab10_1/speaker_control.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab10_1/sound_setting.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab10_1/frequency_divider.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab10_1/frequency_divider.v:9]
Analyzing Verilog file "D:/Programming/EE2230/Lab10_1/buzzer_control.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab10_1/speaker.v" into library work
Loading clock regions from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Programming/EE2230/Lab10_1/speaker.ucf]
Finished Parsing UCF File [D:/Programming/EE2230/Lab10_1/speaker.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 8a0881eb
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 642.629 ; gain = 195.145
update_compile_order -fileset sim_1
refresh_design
Using Verific elaboration
Parsing VHDL file "C:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Programming/EE2230/Lab10_1/speaker_control.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab10_1/sound_setting.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab10_1/frequency_divider.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab10_1/frequency_divider.v:9]
Analyzing Verilog file "D:/Programming/EE2230/Lab10_1/buzzer_control.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab10_1/speaker.v" into library work
Parsing UCF File [D:/Programming/EE2230/Lab10_1/speaker.ucf]
Finished Parsing UCF File [D:/Programming/EE2230/Lab10_1/speaker.ucf]
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu May 21 13:19:48 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
