[10/10 16:08:47      0s] 
[10/10 16:08:47      0s] Cadence Innovus(TM) Implementation System.
[10/10 16:08:47      0s] Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/10 16:08:47      0s] 
[10/10 16:08:47      0s] Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
[10/10 16:08:47      0s] Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/cts -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/cts_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/prects.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/cts}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
[10/10 16:08:47      0s] Date:		Fri Oct 10 16:08:47 2025
[10/10 16:08:47      0s] Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
[10/10 16:08:47      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[10/10 16:08:47      0s] 
[10/10 16:08:47      0s] License:
[10/10 16:08:47      0s] 		[16:08:47.185809] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
[10/10 16:08:47      0s] 
[10/10 16:08:47      0s] 		invs	Innovus Implementation System	25.1	checkout succeeded
[10/10 16:08:47      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[10/10 16:08:48      0s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
[10/10 16:08:48      0s] Type 'man IMPOAX-124' for more detail.
[10/10 16:08:48      0s] **ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
[10/10 16:08:48      0s] Type 'man IMPOAX-332' for more detail.
[10/10 16:08:48      0s] INFO: OA features are disabled in this session.
[10/10 16:09:04     16s] Memory management switch to non-aggressive memory release mode.
[10/10 16:09:04     16s] 
[10/10 16:09:04     16s] OS Mmap count monitoring thread starts. Limit of OS Mmap count is 65530
[10/10 16:09:04     16s] 
[10/10 16:09:05     17s] 
[10/10 16:09:05     17s] 
[10/10 16:09:09     20s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v25.11-s102_1 (64bit) 08/27/2025 13:03 (Linux 4.18.0-305.el8.x86_64)
[10/10 16:09:14     24s] @(#)CDS: NanoRoute 25.11-s102_1 NR250730-0928/25_11-UB (database version 18.20.674) {superthreading v2.20}
[10/10 16:09:14     24s] @(#)CDS: AAE 25.11-s028 (64bit) 08/27/2025 (Linux 4.18.0-305.el8.x86_64)
[10/10 16:09:14     24s] @(#)CDS: CTE 25.11-s034_1 () Aug 18 2025 08:55:47 ( )
[10/10 16:09:14     24s] @(#)CDS: SYNTECH 25.11-s013_1 () Jul 30 2025 05:18:51 ( )
[10/10 16:09:14     24s] @(#)CDS: CPE v25.11-s029
[10/10 16:09:14     24s] @(#)CDS: IQuantus/TQuantus 24.1.0-s290 (64bit) Sun Jul 20 21:40:56 PDT 2025 (Linux 4.18.0-305.el8.x86_64)
[10/10 16:09:14     24s] @(#)CDS: OA 22.62-p010 Tue Jun 10 08:32:29 2025
[10/10 16:09:14     24s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[10/10 16:09:14     24s] @(#)CDS: RCDB 11.15.0
[10/10 16:09:14     24s] @(#)CDS: STYLUS 25.10-b003_1 (03/20/2025 14:55 PDT)
[10/10 16:09:14     24s] @(#)CDS: IntegrityPlanner-25.11-186 (25.11) (2025-07-16 18:29:01+0800)
[10/10 16:09:14     24s] @(#)CDS: SYNTHESIS_ENGINE 25.11-s095
[10/10 16:09:14     24s] @(#)CDS: TCDB v25.10-b001
[10/10 16:09:14     24s] Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_2672295_0bc05223-b6a4-4ed3-88c6-6a3bb8edfa74_ece-rschsrv.ece.gatech.edu_dkhalil8_Q8lGwr.

[10/10 16:09:14     24s] Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_2672295_0bc05223-b6a4-4ed3-88c6-6a3bb8edfa74_ece-rschsrv.ece.gatech.edu_dkhalil8_Q8lGwr.
[10/10 16:09:14     24s] 
[10/10 16:09:14     24s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[10/10 16:09:16     25s] [INFO] Loading Pegasus 24.13 fill procedures
[10/10 16:09:19     28s] Info: Process UID = 2672295 / 0bc05223-b6a4-4ed3-88c6-6a3bb8edfa74 / wDX0Sw6sXZ
[10/10 16:09:22     32s] 
[10/10 16:09:22     32s] **INFO:  MMMC transition support version v31-84 
[10/10 16:09:22     32s] 
[10/10 16:09:23     32s] #@ Processing -execute option
[10/10 16:09:23     32s] @innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/cts_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/prects.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/cts}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
[10/10 16:09:23     32s] init_flow summary:
[10/10 16:09:23     32s]   Flow script        : 
[10/10 16:09:23     32s]   YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
[10/10 16:09:23     32s]   Flow               : flow:flow_current
[10/10 16:09:23     32s]   From               : implementation.cts.block_start
[10/10 16:09:23     32s]   To                 : implementation.cts.schedule_cts_report_postcts
[10/10 16:09:23     32s]   Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
[10/10 16:09:23     32s]   Working directory  : .
[10/10 16:09:23     32s]   Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2
[10/10 16:09:23     32s]   Run tag            : 
[10/10 16:09:23     32s]   Branch name        : 
[10/10 16:09:23     32s]   Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/cts_2
[10/10 16:09:23     32s]   Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts_2
[10/10 16:09:23     32s] reading previous metrics...
[10/10 16:09:24     33s] Sourcing flow scripts...
[10/10 16:09:25     33s] Sourcing flow scripts done.
[10/10 16:09:25     34s] Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
[10/10 16:09:25     34s] #@ Begin verbose flow_step activate_views
[10/10 16:09:25     34s] @flow 2: apply {{} {
[10/10 16:09:25     34s]     set db [get_db flow_starting_db]
[10/10 16:09:25     34s]     set flow [lindex [get_db flow_hier_path] end]
[10/10 16:09:25     34s]     set setup_views [get_feature -obj $flow setup_views]
[10/10 16:09:25     34s]     set hold_views [get_feature -obj $flow hold_views]
[10/10 16:09:25     34s]     set leakage_view [get_feature -obj $flow leakage_view]
[10/10 16:09:25     34s]     set dynamic_view [get_feature -obj $flow dynamic_view]
[10/10 16:09:25     34s]   
[10/10 16:09:25     34s]     if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
[10/10 16:09:25     34s]       #- use read_db args for DB types and set_analysis_views for TCL
[10/10 16:09:25     34s]       if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
[10/10 16:09:25     34s]         set cmd "set_analysis_view"
[10/10 16:09:25     34s]         if {$setup_views ne ""} {
[10/10 16:09:25     34s]           append cmd " -setup [list $setup_views]"
[10/10 16:09:25     34s]         } else {
[10/10 16:09:25     34s]           append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
[10/10 16:09:25     34s]         }
[10/10 16:09:25     34s]         if {$hold_views ne ""} {
[10/10 16:09:25     34s]           append cmd " -hold [list $hold_views]"
[10/10 16:09:25     34s]         } else {
[10/10 16:09:25     34s]           append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
[10/10 16:09:25     34s]         }
[10/10 16:09:25     34s]         if {$leakage_view ne ""} {
[10/10 16:09:25     34s]           append cmd " -leakage [list $leakage_view]"
[10/10 16:09:25     34s]         } else {
[10/10 16:09:25     34s]           if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
[10/10 16:09:25     34s]             append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
[10/10 16:09:25     34s]           }
[10/10 16:09:25     34s]         }
[10/10 16:09:25     34s]         if {$dynamic_view ne ""} {
[10/10 16:09:25     34s]           append cmd " -dynamic [list $dynamic_view]"
[10/10 16:09:25     34s]         } else {
[10/10 16:09:25     34s]           if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
[10/10 16:09:25     34s]             append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
[10/10 16:09:25     34s]           }
[10/10 16:09:25     34s]         }
[10/10 16:09:25     34s]         eval $cmd
[10/10 16:09:25     34s]       } elseif {[llength [get_db analysis_views]] == 0} {
[10/10 16:09:25     34s]         set cmd "set_flowkit_read_db_args"
[10/10 16:09:25     34s]         if {$setup_views ne ""} {
[10/10 16:09:25     34s]           append cmd " -setup_views [list $setup_views]"
[10/10 16:09:25     34s]         }
[10/10 16:09:25     34s]         if {$hold_views ne ""} {
[10/10 16:09:25     34s]           append cmd " -hold_views [list $hold_views]"
[10/10 16:09:25     34s]         }
[10/10 16:09:25     34s]         if {$leakage_view ne ""} {
[10/10 16:09:25     34s]           append cmd " -leakage_view [list $leakage_view]"
[10/10 16:09:25     34s]         }
[10/10 16:09:25     34s]         if {$dynamic_view ne ""} {
[10/10 16:09:25     34s]           append cmd " -dynamic_view [list $dynamic_view]"
[10/10 16:09:25     34s]         }
[10/10 16:09:25     34s]         eval $cmd
[10/10 16:09:25     34s]       } else {
[10/10 16:09:25     34s]       }
[10/10 16:09:25     34s]     }
[10/10 16:09:25     34s]   }}
[10/10 16:09:25     34s] #@ End verbose flow_step activate_views
[10/10 16:09:25     34s] #@ Begin verbose flow_step init_mcpu
[10/10 16:09:25     34s] @flow 2: apply {{} {
[10/10 16:09:25     34s]     # Multi host/cpu attributes
[10/10 16:09:25     34s]     #-----------------------------------------------------------------------------
[10/10 16:09:25     34s]     # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
[10/10 16:09:25     34s]     # the specified dist script.  This connects the number of CPUs being reserved
[10/10 16:09:25     34s]     # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
[10/10 16:09:25     34s]     # a typical environment variable exported by distribution platforms and is
[10/10 16:09:25     34s]     # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
[10/10 16:09:25     34s]     if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
[10/10 16:09:25     34s]       set max_cpus $::env(FLOWTOOL_NUM_CPUS)
[10/10 16:09:25     34s]     } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
[10/10 16:09:25     34s]       set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
[10/10 16:09:25     34s]     } else {
[10/10 16:09:25     34s]       set max_cpus 1
[10/10 16:09:25     34s]     }
[10/10 16:09:25     34s]     switch -glob [get_db program_short_name] {
[10/10 16:09:25     34s]       default       {}
[10/10 16:09:25     34s]       joules*       -
[10/10 16:09:25     34s]       genus*        -
[10/10 16:09:25     34s]       innovus*      -
[10/10 16:09:25     34s]       tempus*       -
[10/10 16:09:25     34s]       voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
[10/10 16:09:25     34s]     }
[10/10 16:09:25     34s] if {[get_feature opt_signoff]} {
[10/10 16:09:25     34s]       if {[is_flow -inside flow:opt_signoff]} {
[10/10 16:09:25     34s]         set_multi_cpu_usage -verbose -remote_host 1
[10/10 16:09:25     34s]         set_multi_cpu_usage -verbose -cpu_per_remote_host 16
[10/10 16:09:25     34s]         set_distributed_hosts -local
[10/10 16:09:25     34s]       }
[10/10 16:09:25     34s] }
[10/10 16:09:25     34s]   }}
[10/10 16:09:25     34s] set_multi_cpu_usage -local_cpu 1
[10/10 16:09:25     34s] #@ End verbose flow_step init_mcpu
[10/10 16:09:25     34s] End steps for plugin point Cadence.plugin.flowkit.read_db.pre
[10/10 16:09:25     34s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/10 16:09:25     34s] #% Begin load design ... (date=10/10 16:09:25, mem=2182.7M)
[10/10 16:09:27     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:09:27     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:09:27     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:09:27     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:09:27     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:09:27     36s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:09:28     37s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[10/10 16:09:28     37s] ##  Process: 130           (User Set)               
[10/10 16:09:28     37s] ##     Node: (not set)                           
[10/10 16:09:28     37s] 
[10/10 16:09:28     37s] ##  Check design process and node:  
[10/10 16:09:28     37s] ##  Design tech node is not set.
[10/10 16:09:28     37s] 
[10/10 16:09:28     37s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[10/10 16:09:28     37s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[10/10 16:09:28     37s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[10/10 16:09:28     37s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[10/10 16:09:28     37s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[10/10 16:09:28     37s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:09:28     37s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:09:28     37s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:09:28     37s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:09:28     37s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:09:28     37s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:09:28     37s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:09:28     37s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:09:28     37s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[10/10 16:09:28     37s] Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Fri Oct 10 16:07:52 2025'.
[10/10 16:09:28     37s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
[10/10 16:09:28     37s] Type 'man IMPOAX-124' for more detail.
[10/10 16:09:28     37s] **ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
[10/10 16:09:28     37s] Type 'man IMPOAX-332' for more detail.
[10/10 16:09:28     37s] Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
[10/10 16:09:29     37s] Read 109 cells in library 'sky130_tt_1.8_25' 
[10/10 16:09:29     37s] Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
[10/10 16:09:29     37s] Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
[10/10 16:09:29     37s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:01.0, peak res=2253.9M, current mem=2191.2M)
[10/10 16:09:29     37s] 
[10/10 16:09:29     37s] Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/lef/sky130_scl_9T.tlef ...
[10/10 16:09:29     37s] 
[10/10 16:09:29     37s] Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/lef/sky130_scl_9T.lef ...
[10/10 16:09:29     37s] Set DBUPerIGU to M2 pitch 460.
[10/10 16:09:29     37s] 
[10/10 16:09:29     37s] Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-200' for more detail.
[10/10 16:09:29     37s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[10/10 16:09:29     37s] To increase the message display limit, refer to the product command reference manual.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/10 16:09:29     37s] Type 'man IMPLF-201' for more detail.
[10/10 16:09:29     37s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[10/10 16:09:29     37s] To increase the message display limit, refer to the product command reference manual.
[10/10 16:09:29     37s] 
[10/10 16:09:29     37s] ##  Check design process and node:  
[10/10 16:09:29     37s] ##  Design tech node is not set.
[10/10 16:09:29     37s] 
[10/10 16:09:29     37s] Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/viewDefinition.tcl
[10/10 16:09:29     37s] % Begin Load netlist data ... (date=10/10 16:09:29, mem=2199.9M)
[10/10 16:09:29     37s] *** Begin netlist parsing (mem=2199.9M) ***
[10/10 16:09:29     37s] Created 110 new cells from 2 timing libraries.
[10/10 16:09:29     37s] Reading netlist ...
[10/10 16:09:29     37s] Backslashed names will retain backslash and a trailing blank character.
[10/10 16:09:29     37s] Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.v.bin'
[10/10 16:09:29     37s] 
[10/10 16:09:29     37s] *** Memory Usage v#1 (Current mem = 2207.902M, initial mem = 917.242M) ***
[10/10 16:09:29     37s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2207.9M) ***
[10/10 16:09:29     37s] % End Load netlist data ... (date=10/10 16:09:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=2207.8M, current mem=2207.8M)
[10/10 16:09:29     37s] Top level cell is top_lvl.
[10/10 16:09:29     38s] Hooked 110 DB cells to tlib cells.
[10/10 16:09:29     38s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2210.6M, current mem=2210.6M)
[10/10 16:09:29     38s] Starting recursive module instantiation check.
[10/10 16:09:29     38s] No recursion found.
[10/10 16:09:29     38s] Building hierarchical netlist for Cell top_lvl ...
[10/10 16:09:29     38s] ***** UseNewTieNetMode *****.
[10/10 16:09:29     38s] *** Netlist is unique.
[10/10 16:09:29     38s] Setting Std. cell height to 4140 DBU (smallest netlist inst).
[10/10 16:09:29     38s] ** info: there are 119 modules.
[10/10 16:09:29     38s] ** info: there are 960 stdCell insts.
[10/10 16:09:29     38s] ** info: there are 960 stdCell insts with at least one signal pin.
[10/10 16:09:29     38s] ** info: there are 2 macros.
[10/10 16:09:29     38s] 
[10/10 16:09:29     38s] *** Memory Usage v#1 (Current mem = 2238.059M, initial mem = 917.242M) ***
[10/10 16:09:29     38s] *info: set bottom ioPad orient R0
[10/10 16:09:29     38s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/10 16:09:29     38s] Type 'man IMPFP-3961' for more detail.
[10/10 16:09:29     38s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/10 16:09:29     38s] Type 'man IMPFP-3961' for more detail.
[10/10 16:09:29     38s] Start create_tracks
[10/10 16:09:29     38s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[10/10 16:09:29     38s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[10/10 16:09:29     38s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[10/10 16:09:29     38s] Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/gui.pref.tcl ...
[10/10 16:09:30     38s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[10/10 16:09:30     38s] ##  Process: 130           (User Set)               
[10/10 16:09:30     38s] ##     Node: (not set)                           
[10/10 16:09:30     38s] 
[10/10 16:09:30     38s] ##  Check design process and node:  
[10/10 16:09:30     38s] ##  Design tech node is not set.
[10/10 16:09:30     38s] 
[10/10 16:09:30     38s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[10/10 16:09:30     38s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[10/10 16:09:30     38s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[10/10 16:09:30     38s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[10/10 16:09:30     38s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[10/10 16:09:30     38s] Effort level <high> specified for tdgp_reg2reg_default path_group
[10/10 16:09:30     38s] Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
[10/10 16:09:30     38s] Change floorplan default-technical-site to 'CoreSite'.
[10/10 16:09:30     39s] Extraction setup Delayed 
[10/10 16:09:30     39s] *Info: initialize multi-corner CTS.
[10/10 16:09:30     39s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2528.4M, current mem=2265.2M)
[10/10 16:09:31     39s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/10 16:09:31     39s] 
[10/10 16:09:31     39s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[10/10 16:09:31     39s] Summary for sequential cells identification: 
[10/10 16:09:31     39s]   Identified SBFF number: 16
[10/10 16:09:31     39s]   Identified MBFF number: 0
[10/10 16:09:31     39s]   Identified SB Latch number: 2
[10/10 16:09:31     39s]   Identified MB Latch number: 0
[10/10 16:09:31     39s]   Not identified SBFF number: 0
[10/10 16:09:31     39s]   Not identified MBFF number: 0
[10/10 16:09:31     39s]   Not identified SB Latch number: 0
[10/10 16:09:31     39s]   Not identified MB Latch number: 0
[10/10 16:09:31     39s]   Number of sequential cells which are not FFs: 1
[10/10 16:09:31     39s] Total number of combinational cells: 87
[10/10 16:09:31     39s] Total number of sequential cells: 19
[10/10 16:09:31     39s] Total number of tristate cells: 3
[10/10 16:09:31     39s] Total number of level shifter cells: 0
[10/10 16:09:31     39s] Total number of power gating cells: 0
[10/10 16:09:31     39s] Total number of isolation cells: 0
[10/10 16:09:31     39s] Total number of power switch cells: 0
[10/10 16:09:31     39s] Total number of pulse generator cells: 0
[10/10 16:09:31     39s] Total number of always on buffers: 0
[10/10 16:09:31     39s] Total number of retention cells: 0
[10/10 16:09:31     39s] Total number of physical cells: 0
[10/10 16:09:31     39s] List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16[10/10 16:09:31     39s] 
[10/10 16:09:31     39s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...

[10/10 16:09:31     39s] Total number of usable buffers: 7
[10/10 16:09:31     39s] List of unusable buffers:
[10/10 16:09:31     39s] Total number of unusable buffers: 0
[10/10 16:09:31     39s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[10/10 16:09:31     39s] Total number of usable inverters: 9
[10/10 16:09:31     39s] List of unusable inverters:
[10/10 16:09:31     39s] Total number of unusable inverters: 0
[10/10 16:09:31     39s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[10/10 16:09:31     39s] Total number of identified usable delay cells: 4
[10/10 16:09:31     39s] List of identified unusable delay cells:
[10/10 16:09:31     39s] Total number of identified unusable delay cells: 0
[10/10 16:09:31     39s] 
[10/10 16:09:31     39s] TimeStamp Deleting Cell Server Begin ...
[10/10 16:09:31     39s] 
[10/10 16:09:31     39s] TimeStamp Deleting Cell Server End ...
[10/10 16:09:31     39s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2542.1M, current mem=2542.1M)
[10/10 16:09:31     39s] 
[10/10 16:09:31     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[10/10 16:09:31     39s] Summary for sequential cells identification: 
[10/10 16:09:31     39s]   Identified SBFF number: 16
[10/10 16:09:31     39s]   Identified MBFF number: 0
[10/10 16:09:31     39s]   Identified SB Latch number: 2
[10/10 16:09:31     39s]   Identified MB Latch number: 0
[10/10 16:09:31     39s]   Not identified SBFF number: 0
[10/10 16:09:31     39s]   Not identified MBFF number: 0
[10/10 16:09:31     39s]   Not identified SB Latch number: 0
[10/10 16:09:31     39s]   Not identified MB Latch number: 0
[10/10 16:09:31     39s]   Number of sequential cells which are not FFs: 1
[10/10 16:09:31     39s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:09:31     39s]    : PowerDomain = none : Weighted F : unweighted  = 35.60 (1.000) with rcCorner = 0
[10/10 16:09:31     39s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:09:31     39s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:09:31     39s]    : PowerDomain = none : Weighted F : unweighted  = 35.60 (1.000) with rcCorner = 0
[10/10 16:09:31     39s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:09:31     39s] 
[10/10 16:09:31     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[10/10 16:09:31     39s] 
[10/10 16:09:31     39s] TimeStamp Deleting Cell Server Begin ...
[10/10 16:09:31     39s] 
[10/10 16:09:31     39s] TimeStamp Deleting Cell Server End ...
[10/10 16:09:31     39s] Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.fp.gz (mem = 2543.7M).
[10/10 16:09:31     39s] % Begin Load floorplan data ... (date=10/10 16:09:31, mem=2544.4M)
[10/10 16:09:31     39s] *info: reset 1446 existing net BottomPreferredLayer and AvoidDetour
[10/10 16:09:31     39s] Deleting old partition specification.
[10/10 16:09:31     39s] Set FPlanBox to (0 0 1025800 1301800)
[10/10 16:09:31     39s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/10 16:09:31     39s] Type 'man IMPFP-3961' for more detail.
[10/10 16:09:31     39s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/10 16:09:31     39s] Type 'man IMPFP-3961' for more detail.
[10/10 16:09:31     39s]  ... processed partition successfully.
[10/10 16:09:31     39s] Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:07:49 2025, version: 1)
[10/10 16:09:31     39s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2546.0M, current mem=2546.0M)
[10/10 16:09:31     39s] There are 1 nets with bottomPreferredRoutingLayer being set
[10/10 16:09:31     39s] Extracting standard cell pins and blockage ...... 
[10/10 16:09:31     39s] Pin and blockage extraction finished
[10/10 16:09:31     39s] Delete all existing relative floorplan constraints.
[10/10 16:09:31     39s] % End Load floorplan data ... (date=10/10 16:09:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2546.7M, current mem=2546.7M)
[10/10 16:09:31     39s] Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.route.congmap.gz ...
[10/10 16:09:31     39s] % Begin Load SymbolTable ... (date=10/10 16:09:31, mem=2546.8M)
[10/10 16:09:31     39s] Suppress "**WARN ..." messages.
[10/10 16:09:31     39s] routingBox: (0 0) (1025800 1301800)
[10/10 16:09:31     39s] coreBox:    (29900 29900) (995900 1271900)
[10/10 16:09:31     39s] Un-suppress "**WARN ..." messages.
[10/10 16:09:31     39s] % End Load SymbolTable ... (date=10/10 16:09:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2549.6M, current mem=2549.5M)
[10/10 16:09:31     39s] Loading place ...
[10/10 16:09:31     39s] % Begin Load placement data ... (date=10/10 16:09:31, mem=2549.5M)
[10/10 16:09:31     39s] Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.place.gz.
[10/10 16:09:31     39s] ** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:07:49 2025, version# 2) ...
[10/10 16:09:31     39s] Read Views for adaptive view pruning ...
[10/10 16:09:31     39s] Read 0 views from Binary DB for adaptive view pruning
[10/10 16:09:31     39s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2550.1M) ***
[10/10 16:09:31     39s] Total net length = 1.134e+05 (4.400e+04 6.943e+04) (ext = 2.930e+04)
[10/10 16:09:31     39s] % End Load placement data ... (date=10/10 16:09:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2550.1M, current mem=2550.1M)
[10/10 16:09:32     39s] Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Fri Oct 10 16:07:49 2025)
[10/10 16:09:32     39s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2550.5M) ***
[10/10 16:09:32     39s] % Begin Load routing data ... (date=10/10 16:09:32, mem=2550.4M)
[10/10 16:09:32     39s] Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.route.gz.
[10/10 16:09:32     39s] Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:07:49 2025 Format: 23.1) ...
[10/10 16:09:32     39s] *** Total 1398 nets are successfully restored.
[10/10 16:09:32     39s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2551.7M) ***
[10/10 16:09:32     40s] % End Load routing data ... (date=10/10 16:09:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2551.7M, current mem=2550.7M)
[10/10 16:09:32     40s] Loading Drc markers ...
[10/10 16:09:32     40s] ... 404 markers are loaded ...
[10/10 16:09:32     40s] ... 0 geometry drc markers are loaded ...
[10/10 16:09:32     40s] ... 0 antenna drc markers are loaded ...
[10/10 16:09:32     40s] TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[10/10 16:09:32     40s] Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.prop
[10/10 16:09:32     40s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2553.8M) ***
[10/10 16:09:32     40s] Change floorplan default-technical-site to 'CoreSite'.
[10/10 16:09:33     40s] eee: Design meta data check started
[10/10 16:09:33     40s] Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/extraction/' ...
[10/10 16:09:33     40s] eee: Design meta data check completed
[10/10 16:09:33     40s] Extraction setup Started for TopCell top_lvl 
[10/10 16:09:33     40s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[10/10 16:09:33     40s] eee: __QRC_SADV_USE_LE__ is set 0
[10/10 16:09:33     40s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[10/10 16:09:33     40s] Generating auto layer map file.
[10/10 16:09:33     40s] eee: cut Layer Id 33 mapped to tech Id 6 of Layer mcon 
[10/10 16:09:33     40s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[10/10 16:09:33     40s] eee:       33	    mcon	        6	       mcon	Via            
[10/10 16:09:33     40s] eee:        1	    met1	        7	     metal1	Metal          
[10/10 16:09:33     40s] eee:       34	     via	        8	       via1	Via            
[10/10 16:09:33     40s] eee:        2	    met2	        9	     metal2	Metal          
[10/10 16:09:33     40s] eee:       35	    via2	       10	       via2	Via            
[10/10 16:09:33     40s] eee:        3	    met3	       11	     metal3	Metal          
[10/10 16:09:33     40s] eee:       36	    via3	       12	       via3	Via            
[10/10 16:09:33     40s] eee:        4	    met4	       13	     metal4	Metal          
[10/10 16:09:33     40s] eee:       37	    via4	       14	       via4	Via            
[10/10 16:09:33     40s] eee:        5	    met5	       15	     metal5	Metal          
[10/10 16:09:33     40s] eee: TechFile: /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/mmmc/Nominal_25C/qrcTechFile
[10/10 16:09:33     40s] eee: HoWee  : 0 0 0 0 0 
[10/10 16:09:33     40s] eee: Erosn  : 0 0 0 0 0 
[10/10 16:09:33     40s] eee: nrColor: 0 0 0 0 0 
[10/10 16:09:33     41s] eee: Save / Restore of RC patterns enabled 
[10/10 16:09:33     41s] eee: Pattern meta data check started
[10/10 16:09:33     41s] eee: Pattern meta data check completed
[10/10 16:09:33     41s] eee: Pattern data restore started
[10/10 16:09:33     41s] Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.techData.gz' ...
[10/10 16:09:33     41s] eee: Pattern data restore completed
[10/10 16:09:33     41s] Completed (cpu: 0:00:00.3 real: 0:00:00.0)
[10/10 16:09:33     41s] eee: escapedRCCornerName (Nominal_25C)
[10/10 16:09:33     41s] Set Shrink Factor to 1.00000
[10/10 16:09:33     41s] Summary of Active RC-Corners : 
[10/10 16:09:33     41s]  
[10/10 16:09:33     41s]  Analysis View: tt_v1.8_25C_Nominal_25_func
[10/10 16:09:33     41s]     RC-Corner Name        : Nominal_25C
[10/10 16:09:33     41s]     RC-Corner Index       : 0
[10/10 16:09:33     41s]     RC-Corner Temperature : 25 Celsius
[10/10 16:09:33     41s]     RC-Corner Cap Table   : ''
[10/10 16:09:33     41s]     RC-Corner PreRoute Res Factor         : 1
[10/10 16:09:33     41s]     RC-Corner PreRoute Cap Factor         : 1
[10/10 16:09:33     41s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/10 16:09:33     41s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/10 16:09:33     41s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/10 16:09:33     41s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[10/10 16:09:33     41s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[10/10 16:09:33     41s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[10/10 16:09:33     41s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[10/10 16:09:33     41s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[10/10 16:09:33     41s]     RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
[10/10 16:09:33     41s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[10/10 16:09:33     41s] eee: Grid density data restore started
[10/10 16:09:33     41s] eee: Grid density data restore completed
[10/10 16:09:33     41s] eee: pegSigSF=1.070000
[10/10 16:09:33     41s] Restored Grid density data
[10/10 16:09:33     41s] eee: Blockage data restore started... [10/10 16:09:33     41s] Initializing multi-corner resistance tables ...
completed.
[10/10 16:09:33     41s] eee: Grid unit RC data restore started
[10/10 16:09:33     41s] eee:     Restore started for corner Nominal_25C
[10/10 16:09:33     41s] eee:         Current session: Nominal_25C Tech: /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/mmmc/Nominal_25C/qrcTechFile 25.000000 1.000000 1.000000 
[10/10 16:09:33     41s] eee:         Saved   session: Nominal_25C Tech: /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/mmmc/Nominal_25C/qrcTechFile 25.000000 1.000000 1.000000 
[10/10 16:09:33     41s] eee:     Restore completed for corner Nominal_25C
[10/10 16:09:33     41s] eee: Grid unit RC data restore completed
[10/10 16:09:33     41s] eee: l=1 avDens=0.108841 usedTrk=3990.164546 availTrk=36660.637345 sigTrk=3990.164546
[10/10 16:09:33     41s] eee: l=2 avDens=0.066551 usedTrk=1179.640194 availTrk=17725.420241 sigTrk=1179.640194
[10/10 16:09:33     41s] eee: l=3 avDens=0.157263 usedTrk=1497.414321 availTrk=9521.750127 sigTrk=1497.414321
[10/10 16:09:33     41s] eee: l=4 avDens=0.047083 usedTrk=1368.769976 availTrk=29071.225188 sigTrk=1368.769976
[10/10 16:09:33     41s] eee: l=5 avDens=0.166287 usedTrk=1504.765363 availTrk=9049.180328 sigTrk=1504.765363
[10/10 16:09:33     41s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:09:33     41s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[10/10 16:09:33     41s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.297693 uaWl=0.000000 uaWlH=0.178800 aWlH=0.000000 lMod=0 pMax=0.850200 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[10/10 16:09:33     41s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[10/10 16:09:33     41s] eee: Metal Layers Info:
[10/10 16:09:33     41s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:09:33     41s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[10/10 16:09:33     41s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:09:33     41s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[10/10 16:09:33     41s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[10/10 16:09:33     41s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[10/10 16:09:33     41s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[10/10 16:09:33     41s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[10/10 16:09:33     41s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:09:33     41s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[10/10 16:09:33     41s] eee: +-----------------------NDR Info-----------------------+
[10/10 16:09:33     41s] eee: NDR Count = 0, Fake NDR = 0
[10/10 16:09:33     41s] Restore PreRoute all RC Grid data successful.[10/10 16:09:33     41s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[10/10 16:09:33     41s] Start generating vias ..
### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=1 sns=1 ppa_info=1
[10/10 16:09:33     41s] #Skip building auto via since it is not turned on.
[10/10 16:09:33     41s] Extracting standard cell pins and blockage ...... 
[10/10 16:09:33     41s] Pin and blockage extraction finished
[10/10 16:09:33     41s] Via generation completed.
[10/10 16:09:33     41s] % Begin Load power constraints ... (date=10/10 16:09:33, mem=2570.3M)
[10/10 16:09:33     41s] source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl_power_constraints.tcl
[10/10 16:09:33     41s] 'set_default_switching_activity' finished successfully.
[10/10 16:09:33     41s] % End Load power constraints ... (date=10/10 16:09:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=2592.1M, current mem=2592.1M)
[10/10 16:09:33     41s] % Begin load AAE data ... (date=10/10 16:09:33, mem=2610.7M)
[10/10 16:09:34     41s] **WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[10/10 16:09:34     41s] AAE DB initialization (MEM=2625.628906 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/10 16:09:34     41s] % End load AAE data ... (date=10/10 16:09:34, total cpu=0:00:00.6, real=0:00:01.0, peak res=2626.0M, current mem=2626.0M)
[10/10 16:09:34     41s] Restoring CCOpt config...
[10/10 16:09:34     42s] 
[10/10 16:09:34     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[10/10 16:09:34     42s] Summary for sequential cells identification: 
[10/10 16:09:34     42s]   Identified SBFF number: 16
[10/10 16:09:34     42s]   Identified MBFF number: 0
[10/10 16:09:34     42s]   Identified SB Latch number: 2
[10/10 16:09:34     42s]   Identified MB Latch number: 0
[10/10 16:09:34     42s]   Not identified SBFF number: 0
[10/10 16:09:34     42s]   Not identified MBFF number: 0
[10/10 16:09:34     42s]   Not identified SB Latch number: 0
[10/10 16:09:34     42s]   Not identified MB Latch number: 0
[10/10 16:09:34     42s]   Number of sequential cells which are not FFs: 1
[10/10 16:09:34     42s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:09:34     42s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/10 16:09:34     42s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:09:34     42s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:09:34     42s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/10 16:09:34     42s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:09:34     42s] 
[10/10 16:09:34     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[10/10 16:09:34     42s]   Extracting original clock gating for core_clock...
[10/10 16:09:34     42s]     clock_tree core_clock contains 90 sinks and 0 clock gates.
[10/10 16:09:34     42s]   Extracting original clock gating for core_clock done.
[10/10 16:09:34     42s]   The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
[10/10 16:09:34     42s] Restoring CCOpt config done.
[10/10 16:09:34     42s] 
[10/10 16:09:34     42s] TimeStamp Deleting Cell Server Begin ...
[10/10 16:09:34     42s] 
[10/10 16:09:34     42s] TimeStamp Deleting Cell Server End ...
[10/10 16:09:34     42s] 
[10/10 16:09:34     42s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[10/10 16:09:34     42s] Summary for sequential cells identification: 
[10/10 16:09:34     42s]   Identified SBFF number: 16
[10/10 16:09:34     42s]   Identified MBFF number: 0
[10/10 16:09:34     42s]   Identified SB Latch number: 2
[10/10 16:09:34     42s]   Identified MB Latch number: 0
[10/10 16:09:34     42s]   Not identified SBFF number: 0
[10/10 16:09:34     42s]   Not identified MBFF number: 0
[10/10 16:09:34     42s]   Not identified SB Latch number: 0
[10/10 16:09:34     42s]   Not identified MB Latch number: 0
[10/10 16:09:34     42s]   Number of sequential cells which are not FFs: 1
[10/10 16:09:34     42s] Total number of combinational cells: 87
[10/10 16:09:34     42s] Total number of sequential cells: 19
[10/10 16:09:34     42s] Total number of tristate cells: 3
[10/10 16:09:34     42s] Total number of level shifter cells: 0
[10/10 16:09:34     42s] Total number of power gating cells: 0
[10/10 16:09:34     42s] Total number of isolation cells: 0
[10/10 16:09:34     42s] Total number of power switch cells: 0
[10/10 16:09:34     42s] Total number of pulse generator cells: 0
[10/10 16:09:34     42s] 
[10/10 16:09:34     42s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[10/10 16:09:34     42s] Total number of always on buffers: 0
[10/10 16:09:34     42s] Total number of retention cells: 0
[10/10 16:09:34     42s] Total number of physical cells: 0
[10/10 16:09:34     42s] List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
[10/10 16:09:34     42s] Total number of usable buffers: 7
[10/10 16:09:34     42s] List of unusable buffers:
[10/10 16:09:34     42s] Total number of unusable buffers: 0
[10/10 16:09:34     42s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[10/10 16:09:34     42s] Total number of usable inverters: 9
[10/10 16:09:34     42s] List of unusable inverters:
[10/10 16:09:34     42s] Total number of unusable inverters: 0
[10/10 16:09:34     42s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[10/10 16:09:34     42s] Total number of identified usable delay cells: 4
[10/10 16:09:34     42s] List of identified unusable delay cells:
[10/10 16:09:34     42s] Total number of identified unusable delay cells: 0
[10/10 16:09:34     42s] 
[10/10 16:09:34     42s] TimeStamp Deleting Cell Server Begin ...
[10/10 16:09:34     42s] 
[10/10 16:09:34     42s] TimeStamp Deleting Cell Server End ...
[10/10 16:09:34     42s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
[10/10 16:09:34     42s] timing_aocv_enable_gba_combine_launch_capture
[10/10 16:09:34     42s] timing_enable_backward_compatible_latch_thru_mt_mode
[10/10 16:09:34     42s] timing_enable_separate_device_slew_effect_sensitivities
[10/10 16:09:34     42s] #% End load design ... (date=10/10 16:09:34, total cpu=0:00:07.9, real=0:00:09.0, peak res=2641.3M, current mem=2630.0M)
[10/10 16:09:34     42s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/10 16:09:34     42s] 
[10/10 16:09:34     42s] *** Summary of all messages that are not suppressed in this session:
[10/10 16:09:34     42s] Severity  ID               Count  Summary                                  
[10/10 16:09:34     42s] WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/10 16:09:34     42s] WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
[10/10 16:09:34     42s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[10/10 16:09:34     42s] WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
[10/10 16:09:34     42s] WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
[10/10 16:09:34     42s] WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
[10/10 16:09:34     42s] ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
[10/10 16:09:34     42s] ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
[10/10 16:09:34     42s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[10/10 16:09:34     42s] *** Message Summary: 147 warning(s), 2 error(s)
[10/10 16:09:34     42s] 
[10/10 16:09:34     42s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:09:34     42s] UM:*                                                                   read_db
[10/10 16:09:34     42s] Sourcing flow scripts...
[10/10 16:09:35     43s] Sourcing flow scripts done.
[10/10 16:09:35     43s] reading previous metrics...
[10/10 16:09:36     44s] Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
[10/10 16:09:36     44s] #@ Begin verbose flow_step activate_views
[10/10 16:09:36     44s] @flow 2: apply {{} {
[10/10 16:09:36     44s]     set db [get_db flow_starting_db]
[10/10 16:09:36     44s]     set flow [lindex [get_db flow_hier_path] end]
[10/10 16:09:36     44s]     set setup_views [get_feature -obj $flow setup_views]
[10/10 16:09:36     44s]     set hold_views [get_feature -obj $flow hold_views]
[10/10 16:09:36     44s]     set leakage_view [get_feature -obj $flow leakage_view]
[10/10 16:09:36     44s]     set dynamic_view [get_feature -obj $flow dynamic_view]
[10/10 16:09:36     44s]   
[10/10 16:09:36     44s]     if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
[10/10 16:09:36     44s]       #- use read_db args for DB types and set_analysis_views for TCL
[10/10 16:09:36     44s]       if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
[10/10 16:09:36     44s]         set cmd "set_analysis_view"
[10/10 16:09:36     44s]         if {$setup_views ne ""} {
[10/10 16:09:36     44s]           append cmd " -setup [list $setup_views]"
[10/10 16:09:36     44s]         } else {
[10/10 16:09:36     44s]           append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
[10/10 16:09:36     44s]         }
[10/10 16:09:36     44s]         if {$hold_views ne ""} {
[10/10 16:09:36     44s]           append cmd " -hold [list $hold_views]"
[10/10 16:09:36     44s]         } else {
[10/10 16:09:36     44s]           append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
[10/10 16:09:36     44s]         }
[10/10 16:09:36     44s]         if {$leakage_view ne ""} {
[10/10 16:09:36     44s]           append cmd " -leakage [list $leakage_view]"
[10/10 16:09:36     44s]         } else {
[10/10 16:09:36     44s]           if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
[10/10 16:09:36     44s]             append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
[10/10 16:09:36     44s]           }
[10/10 16:09:36     44s]         }
[10/10 16:09:36     44s]         if {$dynamic_view ne ""} {
[10/10 16:09:36     44s]           append cmd " -dynamic [list $dynamic_view]"
[10/10 16:09:36     44s]         } else {
[10/10 16:09:36     44s]           if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
[10/10 16:09:36     44s]             append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
[10/10 16:09:36     44s]           }
[10/10 16:09:36     44s]         }
[10/10 16:09:36     44s]         eval $cmd
[10/10 16:09:36     44s]       } elseif {[llength [get_db analysis_views]] == 0} {
[10/10 16:09:36     44s]         set cmd "set_flowkit_read_db_args"
[10/10 16:09:36     44s]         if {$setup_views ne ""} {
[10/10 16:09:36     44s]           append cmd " -setup_views [list $setup_views]"
[10/10 16:09:36     44s]         }
[10/10 16:09:36     44s]         if {$hold_views ne ""} {
[10/10 16:09:36     44s]           append cmd " -hold_views [list $hold_views]"
[10/10 16:09:36     44s]         }
[10/10 16:09:36     44s]         if {$leakage_view ne ""} {
[10/10 16:09:36     44s]           append cmd " -leakage_view [list $leakage_view]"
[10/10 16:09:36     44s]         }
[10/10 16:09:36     44s]         if {$dynamic_view ne ""} {
[10/10 16:09:36     44s]           append cmd " -dynamic_view [list $dynamic_view]"
[10/10 16:09:36     44s]         }
[10/10 16:09:36     44s]         eval $cmd
[10/10 16:09:36     44s]       } else {
[10/10 16:09:36     44s]       }
[10/10 16:09:36     44s]     }
[10/10 16:09:36     44s]   }}
[10/10 16:09:36     44s] #@ End verbose flow_step activate_views
[10/10 16:09:36     44s] #@ Begin verbose flow_step init_mcpu
[10/10 16:09:36     44s] @flow 2: apply {{} {
[10/10 16:09:36     44s]     # Multi host/cpu attributes
[10/10 16:09:36     44s]     #-----------------------------------------------------------------------------
[10/10 16:09:36     44s]     # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
[10/10 16:09:36     44s]     # the specified dist script.  This connects the number of CPUs being reserved
[10/10 16:09:36     44s]     # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
[10/10 16:09:36     44s]     # a typical environment variable exported by distribution platforms and is
[10/10 16:09:36     44s]     # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
[10/10 16:09:36     44s]     if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
[10/10 16:09:36     44s]       set max_cpus $::env(FLOWTOOL_NUM_CPUS)
[10/10 16:09:36     44s]     } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
[10/10 16:09:36     44s]       set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
[10/10 16:09:36     44s]     } else {
[10/10 16:09:36     44s]       set max_cpus 1
[10/10 16:09:36     44s]     }
[10/10 16:09:36     44s]     switch -glob [get_db program_short_name] {
[10/10 16:09:36     44s]       default       {}
[10/10 16:09:36     44s]       joules*       -
[10/10 16:09:36     44s]       genus*        -
[10/10 16:09:36     44s]       innovus*      -
[10/10 16:09:36     44s]       tempus*       -
[10/10 16:09:36     44s]       voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
[10/10 16:09:36     44s]     }
[10/10 16:09:36     44s] if {[get_feature opt_signoff]} {
[10/10 16:09:36     44s]       if {[is_flow -inside flow:opt_signoff]} {
[10/10 16:09:36     44s]         set_multi_cpu_usage -verbose -remote_host 1
[10/10 16:09:36     44s]         set_multi_cpu_usage -verbose -cpu_per_remote_host 16
[10/10 16:09:36     44s]         set_distributed_hosts -local
[10/10 16:09:36     44s]       }
[10/10 16:09:36     44s] }
[10/10 16:09:36     44s]   }}
[10/10 16:09:36     44s] set_multi_cpu_usage -local_cpu 1
[10/10 16:09:36     44s] #@ End verbose flow_step init_mcpu
[10/10 16:09:36     44s] End steps for plugin point Cadence.plugin.flowkit.read_db.post
[10/10 16:09:37     45s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:09:37     45s] UM:*                                                                   init_flow
[10/10 16:09:37     45s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:09:37     45s] UM:*                                                                   cts
[10/10 16:09:38     46s] #@ Begin verbose flow_step implementation.cts.block_start
[10/10 16:09:38     46s] @@flow 2: set_db flow_write_db_common false
[10/10 16:09:38     46s] #@ End verbose flow_step implementation.cts.block_start
[10/10 16:09:40     47s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:09:40     47s] UM:          47.83             52                                      block_start
[10/10 16:09:44     51s] #@ Begin verbose flow_step implementation.cts.init_innovus.init_innovus_yaml
[10/10 16:09:44     51s] @flow 2: if {[get_feature report_lec]} {...}
[10/10 16:09:44     51s] @flow 8: # Design attributes  [get_db -category design]
[10/10 16:09:44     51s] @flow 9: #-------------------------------------------------------------------------------
[10/10 16:09:44     51s] @@flow 10: set_db design_process_node 130
[10/10 16:09:44     51s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[10/10 16:09:44     51s] ##  Process: 130           (User Set)               
[10/10 16:09:44     51s] ##     Node: (not set)                           
[10/10 16:09:44     51s] 
[10/10 16:09:44     51s] ##  Check design process and node:  
[10/10 16:09:44     51s] ##  Design tech node is not set.
[10/10 16:09:44     51s] 
[10/10 16:09:44     51s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[10/10 16:09:44     51s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[10/10 16:09:44     51s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[10/10 16:09:44     51s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[10/10 16:09:44     51s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[10/10 16:09:44     51s] @@flow 11: set_db design_top_routing_layer met5
[10/10 16:09:44     51s] @@flow 12: set_db design_bottom_routing_layer met1
[10/10 16:09:44     51s] @@flow 13: set_db design_flow_effort standard
[10/10 16:09:44     51s] @@flow 14: set_db design_power_effort none
[10/10 16:09:44     51s] @flow 16: # Timing attributes  [get_db -category timing && delaycalc]
[10/10 16:09:44     51s] @flow 17: #-------------------------------------------------------------------------------
[10/10 16:09:44     51s] @@flow 18: set_db timing_analysis_cppr           both
[10/10 16:09:44     51s] @@flow 19: set_db timing_analysis_type           ocv
[10/10 16:09:44     51s] @@flow 20: set_db timing_analysis_aocv 0
[10/10 16:09:44     51s] @@flow 21: set_db timing_analysis_socv 0
[10/10 16:09:44     51s] @flow 22: if {[get_feature report_pba]} {...}
[10/10 16:09:44     51s] @flow 26: # Extraction attributes  [get_db -category extract_rc]
[10/10 16:09:44     51s] @flow 27: #-------------------------------------------------------------------------------
[10/10 16:09:44     51s] @flow 28: if {[is_flow -after route.block_finish]} {...}
[10/10 16:09:44     51s] @flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
[10/10 16:09:44     51s] @flow 34: #-------------------------------------------------------------------------------
[10/10 16:09:44     51s] @@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
[10/10 16:09:44     51s] @flow 37: # Optimization attributes  [get_db -category opt]
[10/10 16:09:44     51s] @flow 38: #-------------------------------------------------------------------------------
[10/10 16:09:44     52s] @@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
[10/10 16:09:44     52s] @@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
[10/10 16:09:44     52s] @flow 42: # Clock attributes  [get_db -category cts]
[10/10 16:09:44     52s] @flow 43: #-------------------------------------------------------------------------------
[10/10 16:09:44     52s] @@flow 44: set_db cts_target_skew auto
[10/10 16:09:45     52s] @@flow 45: set_db cts_target_max_transition_time_top 100
[10/10 16:09:45     52s] @@flow 46: set_db cts_target_max_transition_time_trunk 100
[10/10 16:09:45     52s] @@flow 47: set_db cts_target_max_transition_time_leaf 100
[10/10 16:09:45     52s] @@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
[10/10 16:09:45     52s] @@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
[10/10 16:09:45     52s] @@flow 51: set_db cts_clock_gating_cells ICGX1
[10/10 16:09:45     52s] @@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
[10/10 16:09:45     52s] @flow 54: # Filler attributes  [get_db -category add_fillers]
[10/10 16:09:45     52s] @flow 55: #-------------------------------------------------------------------------------
[10/10 16:09:45     52s] @@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
[10/10 16:09:45     52s] @flow 58: # Routing attributes  [get_db -category route]
[10/10 16:09:45     52s] @flow 59: #-------------------------------------------------------------------------------
[10/10 16:09:45     52s] #@ End verbose flow_step implementation.cts.init_innovus.init_innovus_yaml
[10/10 16:09:46     53s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:09:46     53s] UM:            6.2              6                                      init_innovus_yaml
[10/10 16:09:46     53s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:09:46     53s] UM:*                                                                   init_innovus
[10/10 16:09:51     58s] #@ Begin verbose flow_step implementation.cts.init_innovus.init_innovus_user
[10/10 16:09:51     58s] @flow 2: # Timing attributes  [get_db -category timing && delaycalc]
[10/10 16:09:51     58s] @flow 3: #-----------------------------------------------------------------------------
[10/10 16:09:51     58s] @flow 5: # Extraction attributes  [get_db -category extract_rc]
[10/10 16:09:51     58s] @flow 6: #-----------------------------------------------------------------------------
[10/10 16:09:51     58s] @flow 8: # Floorplan attributes  [get_db -category floorplan]
[10/10 16:09:51     58s] @flow 9: #-----------------------------------------------------------------------------
[10/10 16:09:51     58s] @@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
[10/10 16:09:51     58s] @flow 12: # Placement attributes  [get_db -category place]
[10/10 16:09:51     58s] @flow 13: #-----------------------------------------------------------------------------
[10/10 16:09:51     58s] @flow 15: # Optimization attributes  [get_db -category opt]
[10/10 16:09:51     58s] @flow 16: #-----------------------------------------------------------------------------
[10/10 16:09:51     58s] @flow 18: # Clock attributes  [get_db -category cts]
[10/10 16:09:51     58s] @flow 19: #-----------------------------------------------------------------------------
[10/10 16:09:51     58s] @flow 21: # Routing attributes  [get_db -category route]
[10/10 16:09:51     58s] @flow 22: #-----------------------------------------------------------------------------
[10/10 16:09:51     58s] #@ End verbose flow_step implementation.cts.init_innovus.init_innovus_user
[10/10 16:09:52     59s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:09:52     59s] UM:           5.59              6                                      init_innovus_user
[10/10 16:09:57     64s] #@ Begin verbose flow_step implementation.cts.add_clock_tree
[10/10 16:09:57     64s] @flow 2: #- implement clock trees and propagated clock setup optimization
[10/10 16:09:57     64s] @flow 3: if {[get_db opt_enable_podv2_clock_opt_flow]} {
[10/10 16:09:57     64s] @@flow 4: clock_opt_design -report_dir debug -report_prefix [get_db flow_report_name]
[10/10 16:09:57     64s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:01:05.2/0:01:08.2 (1.0), mem = 2730.8M
[10/10 16:09:57     64s] **INFO: User's settings:
[10/10 16:09:57     64s] delaycal_enable_high_fanout                                    true
[10/10 16:09:57     64s] delaycal_enable_ideal_seq_async_pins                           false
[10/10 16:09:57     64s] delaycal_eng_enablepreplacedflow                               false
[10/10 16:09:57     64s] delaycal_ignore_net_load                                       false
[10/10 16:09:57     64s] delaycal_socv_accuracy_mode                                    low
[10/10 16:09:57     64s] setAnalysisMode -monteCarlo                                    false
[10/10 16:09:57     64s] setDelayCalMode -enable_hier_save_restore_flow                 false
[10/10 16:09:57     64s] setDelayCalMode -engine                                        aae
[10/10 16:09:57     64s] design_bottom_routing_layer                                    met1
[10/10 16:09:57     64s] design_flow_effort                                             standard
[10/10 16:09:57     64s] design_power_effort                                            none
[10/10 16:09:57     64s] design_process_node                                            130
[10/10 16:09:57     64s] design_top_routing_layer                                       met5
[10/10 16:09:57     64s] extract_rc_assume_metal_fill                                   0.0
[10/10 16:09:57     64s] extract_rc_coupling_cap_threshold                              0.4
[10/10 16:09:57     64s] extract_rc_engine                                              pre_route
[10/10 16:09:57     64s] extract_rc_pre_place_site_size                                 4.6
[10/10 16:09:57     64s] extract_rc_pre_place_wire_length_slope                         1.9
[10/10 16:09:57     64s] extract_rc_pre_place_wire_length_y0                            2.0
[10/10 16:09:57     64s] extract_rc_relative_cap_threshold                              1.0
[10/10 16:09:57     64s] extract_rc_shrink_factor                                       1.0
[10/10 16:09:57     64s] extract_rc_total_cap_threshold                                 0.0
[10/10 16:09:57     64s] multibit_aware_seq_mapping                                     auto
[10/10 16:09:57     64s] opt_drv                                                        true
[10/10 16:09:57     64s] opt_drv_margin                                                 0.0
[10/10 16:09:57     64s] opt_leakage_to_dynamic_ratio                                   0.5
[10/10 16:09:57     64s] opt_multi_bit_flop_name_prefix                                 CDN_MBIT_
[10/10 16:09:57     64s] opt_multi_bit_flop_name_separator                              _MB_
[10/10 16:09:57     64s] opt_new_inst_prefix                                            cts_
[10/10 16:09:57     64s] opt_resize_flip_flops                                          true
[10/10 16:09:57     64s] opt_setup_target_slack                                         0.0
[10/10 16:09:57     64s] opt_view_pruning_hold_views_active_list                        { tt_v1.8_25C_Nominal_25_func }
[10/10 16:09:57     64s] opt_view_pruning_setup_views_active_list                       { tt_v1.8_25C_Nominal_25_func }
[10/10 16:09:57     64s] opt_view_pruning_setup_views_persistent_list                   { tt_v1.8_25C_Nominal_25_func}
[10/10 16:09:57     64s] opt_view_pruning_tdgr_setup_views_persistent_list              { tt_v1.8_25C_Nominal_25_func}
[10/10 16:09:57     64s] route_exp_design_mode_bottom_routing_layer                     1
[10/10 16:09:57     64s] route_exp_design_mode_top_routing_layer                        5
[10/10 16:09:57     64s] route_extract_third_party_compatible                           false
[10/10 16:09:57     64s] route_global_exp_timing_driven_std_delay                       37.6
[10/10 16:09:57     64s] route_re_insert_filler_cell_list                               {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
[10/10 16:09:57     64s] route_re_insert_filler_cell_list_from_file                     false
[10/10 16:09:57     64s] setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
[10/10 16:09:57     64s] getAnalysisMode -monteCarlo                                    false
[10/10 16:09:57     64s] getDelayCalMode -enable_hier_save_restore_flow                 false
[10/10 16:09:57     64s] getDelayCalMode -engine                                        aae
[10/10 16:09:57     64s] getImportMode -config                                          true
[10/10 16:09:57     64s] get_power_analysis_mode -honor_net_activity_for_tcf            false
[10/10 16:09:57     64s] get_power_analysis_mode -honor_sublevel_activity               true
[10/10 16:09:57     64s] getAnalysisMode -monteCarlo                                    false
[10/10 16:09:57     64s] Hard fence disabled
[10/10 16:09:57     64s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:2731.2M, EPOCH TIME: 1760126997.426920
[10/10 16:09:57     64s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:2731.2M, EPOCH TIME: 1760126997.427037
[10/10 16:09:57     64s] Memory usage before memory release/compaction is 2731.2
[10/10 16:09:57     64s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:09:57     64s] Memory usage at beginning of DPlace-Init is 2731.2M.
[10/10 16:09:57     64s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2731.2M, EPOCH TIME: 1760126997.428222
[10/10 16:09:57     64s] # Init pin-track-align, new floorplan.
[10/10 16:09:57     64s] Processing tracks to init pin-track alignment.
[10/10 16:09:57     64s] z: 2, totalTracks: 1
[10/10 16:09:57     64s] z: 4, totalTracks: 1
[10/10 16:09:57     64s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:09:57     64s] Cell top_lvl LLGs are deleted
[10/10 16:09:57     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:57     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:57     64s] # Building top_lvl llgBox search-tree.
[10/10 16:09:57     64s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:2732.5M, EPOCH TIME: 1760126997.459715
[10/10 16:09:57     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:57     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:57     64s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:2732.5M, EPOCH TIME: 1760126997.460395
[10/10 16:09:57     64s] Max number of tech site patterns supported in site array is 256.
[10/10 16:09:57     64s] Core basic site is CoreSite
[10/10 16:09:57     64s] **WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
[10/10 16:09:57     64s] Type 'man IMPSP-362' for more detail.
[10/10 16:09:57     64s] DP-Init: Signature of floorplan is 8dd2be8615b6b1f. Signature of routing blockage is 6dcf2b00b1889752.
[10/10 16:09:57     64s] After signature check, allow fast init is false, keep pre-filter is false.
[10/10 16:09:57     64s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[10/10 16:09:57     64s] Use non-trimmed site array because memory saving is not enough.
[10/10 16:09:57     64s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[10/10 16:09:57     64s] SiteArray: use 3,457,024 bytes
[10/10 16:09:57     64s] SiteArray: current memory after site array memory allocation 2737.6M
[10/10 16:09:57     64s] SiteArray: FP blocked sites are writable
[10/10 16:09:57     64s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): Create thread pool 0x7f3819615da8.
[10/10 16:09:57     64s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): 0 out of 1 thread pools are available.
[10/10 16:09:57     64s] Keep-away cache is enable on metals: 1-5
[10/10 16:09:57     64s] Estimated cell power/ground rail width = 0.517 um
[10/10 16:09:57     64s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/10 16:09:57     64s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:2743.0M, EPOCH TIME: 1760126997.479270
[10/10 16:09:57     64s] Process 10929 (called=522 computed=29) wires and vias for routing blockage analysis
[10/10 16:09:57     64s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.005, REAL:0.005, MEM:2743.0M, EPOCH TIME: 1760126997.484687
[10/10 16:09:57     64s] SiteArray: number of non floorplan blocked sites for llg default is 330030
[10/10 16:09:57     64s] Atter site array init, number of instance map data is 0.
[10/10 16:09:57     64s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.028, REAL:0.029, MEM:2743.0M, EPOCH TIME: 1760126997.489073
[10/10 16:09:57     64s] 
[10/10 16:09:57     64s] Scanning PG Shapes for Pre-Colorizing...Done.
[10/10 16:09:57     64s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:09:57     64s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:09:57     64s] # Starting Bad Lib Cell Checking (CMU) 
[10/10 16:09:57     64s] OPERPROF:         Starting CMU at level 5, MEM:2743.6M, EPOCH TIME: 1760126997.493374
[10/10 16:09:57     64s] OPERPROF:         Finished CMU at level 5, CPU:0.004, REAL:0.004, MEM:2749.4M, EPOCH TIME: 1760126997.497090
[10/10 16:09:57     64s] 
[10/10 16:09:57     64s] Bad Lib Cell Checking (CMU) is done! (0)
[10/10 16:09:57     64s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.037, REAL:0.039, MEM:2749.5M, EPOCH TIME: 1760126997.498369
[10/10 16:09:57     64s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:2749.5M, EPOCH TIME: 1760126997.498426
[10/10 16:09:57     64s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:2749.5M, EPOCH TIME: 1760126997.498568
[10/10 16:09:57     64s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2749.5MB).
[10/10 16:09:57     64s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.068, REAL:0.071, MEM:2749.5M, EPOCH TIME: 1760126997.499268
[10/10 16:09:57     64s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.068, REAL:0.073, MEM:2749.5M, EPOCH TIME: 1760126997.499704
[10/10 16:09:57     64s] TDRefine: refinePlace mode is spiral
[10/10 16:09:57     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.wDX0Sw6sXZ.1
[10/10 16:09:57     64s] OPERPROF:   Starting Refine-Place at level 2, MEM:2749.5M, EPOCH TIME: 1760126997.500357
[10/10 16:09:57     64s] *** Starting place_detail (0:01:05 mem=2749.5M) ***
[10/10 16:09:57     64s] Total net bbox length = 1.134e+05 (4.399e+04 6.943e+04) (ext = 2.614e+04)
[10/10 16:09:57     64s] 
[10/10 16:09:57     64s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:09:57     64s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:09:57     64s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:2750.1M, EPOCH TIME: 1760126997.503749
[10/10 16:09:57     64s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:2750.1M, EPOCH TIME: 1760126997.503859
[10/10 16:09:57     64s] Set min layer with design mode ( 1 )
[10/10 16:09:57     64s] Set max layer with design mode ( 5 )
[10/10 16:09:57     64s] Set min layer with design mode ( 1 )
[10/10 16:09:57     64s] Set max layer with design mode ( 5 )
[10/10 16:09:57     64s] User Input Parameters:
[10/10 16:09:57     64s] 
[10/10 16:09:57     64s] Starting Small incrNP...
[10/10 16:09:57     64s] - Congestion Driven    : Off
[10/10 16:09:57     64s] - Timing Driven        : Off
[10/10 16:09:57     64s] - Area-Violation Based : Off
[10/10 16:09:57     64s] - Start Rollback Level : -5
[10/10 16:09:57     64s] - Legalized            : On
[10/10 16:09:57     64s] - Window Based         : Off
[10/10 16:09:57     64s] - eDen incr mode       : Off
[10/10 16:09:57     64s] - Small incr mode      : On
[10/10 16:09:57     64s] 
[10/10 16:09:57     64s] default core: bins with density > 0.750 =  0.00 % ( 0 / 720 )
[10/10 16:09:57     64s] Density distribution unevenness ratio (U70) = 0.000%
[10/10 16:09:57     64s] Density distribution unevenness ratio = 76.619%
[10/10 16:09:57     64s] Density distribution unevenness ratio (U80) = 0.000%
[10/10 16:09:57     64s] Density distribution unevenness ratio (U90) = 0.000%
[10/10 16:09:57     64s] Density distribution unevenness ratio (U70R) = 0.000%
[10/10 16:09:57     64s] Density distribution unevenness ratio (U80R) = 0.000%
[10/10 16:09:57     64s] Density distribution unevenness ratio (U90R) = 0.000%
[10/10 16:09:57     64s] Density distribution weighted unevenness ratio = 0.000%
[10/10 16:09:57     64s] cost 0.453968, thresh 1.000000
[10/10 16:09:57     64s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2750.8M)
[10/10 16:09:57     64s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:09:57     64s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:2750.8M, EPOCH TIME: 1760126997.516872
[10/10 16:09:57     64s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:2750.8M, EPOCH TIME: 1760126997.517255
[10/10 16:09:57     64s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:2750.8M, EPOCH TIME: 1760126997.517579
[10/10 16:09:57     64s] Starting refinePlace ...
[10/10 16:09:57     64s] Set min layer with design mode ( 1 )
[10/10 16:09:57     64s] Set max layer with design mode ( 5 )
[10/10 16:09:57     64s] Set min layer with design mode ( 1 )
[10/10 16:09:57     64s] Set max layer with design mode ( 5 )
[10/10 16:09:57     64s] DDP initSite1 nrRow 300 nrJob 300
[10/10 16:09:57     64s] DDP markSite nrRow 300 nrJob 300
[10/10 16:09:57     64s] OPERPROF:       Starting markDefaultPDBlockedByOtherPDs at level 4, MEM:2752.8M, EPOCH TIME: 1760126997.534737
[10/10 16:09:57     64s] OPERPROF:       Finished markDefaultPDBlockedByOtherPDs at level 4, CPU:0.000, REAL:0.000, MEM:2752.8M, EPOCH TIME: 1760126997.534816
[10/10 16:09:57     64s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[10/10 16:09:57     64s]  ** Cut row section cpu time 0:00:00.0.
[10/10 16:09:57     64s]  ** Cut row section real time 0:00:00.0.
[10/10 16:09:57     64s]    Spread Effort: high, standalone mode, useDDP on.
[10/10 16:09:57     64s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2757.0MB) @(0:01:05 - 0:01:05).
[10/10 16:09:57     64s] Move report: preRPlace moved 92 insts, mean move: 2.23 um, max move: 6.44 um 
[10/10 16:09:57     64s] 	Max move on inst (prects_FE_OFC352_n): (262.66, 717.14) --> (260.36, 713.00)
[10/10 16:09:57     64s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: BUFX16
[10/10 16:09:57     64s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2757.0M, EPOCH TIME: 1760126997.575302
[10/10 16:09:57     64s] Tweakage: fix icg 1, fix clk 0.
[10/10 16:09:57     64s] Tweakage: density cost 0, scale 0.4.
[10/10 16:09:57     64s] Tweakage: activity cost 0, scale 1.0.
[10/10 16:09:57     64s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:2758.0M, EPOCH TIME: 1760126997.578508
[10/10 16:09:57     64s] Cut to 2 partitions.
[10/10 16:09:57     64s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:2758.3M, EPOCH TIME: 1760126997.581988
[10/10 16:09:57     64s] Tweakage perm 38 insts, flip 99 insts.
[10/10 16:09:57     64s] Tweakage perm 1 insts, flip 7 insts.
[10/10 16:09:57     64s] Tweakage perm 4 insts, flip 2 insts.
[10/10 16:09:57     64s] Tweakage perm 2 insts, flip 1 insts.
[10/10 16:09:57     64s] Tweakage perm 5 insts, flip 24 insts.
[10/10 16:09:57     64s] Tweakage perm 0 insts, flip 1 insts.
[10/10 16:09:57     64s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.051, REAL:0.052, MEM:2758.3M, EPOCH TIME: 1760126997.633619
[10/10 16:09:57     64s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.055, REAL:0.056, MEM:2758.3M, EPOCH TIME: 1760126997.634209
[10/10 16:09:57     64s] Cleanup congestion map
[10/10 16:09:57     64s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.058, REAL:0.059, MEM:2758.6M, EPOCH TIME: 1760126997.634784
[10/10 16:09:57     64s] Move report: Congestion aware Tweak moved 72 insts, mean move: 7.14 um, max move: 19.32 um 
[10/10 16:09:57     64s] 	Max move on inst (u_ctrl_w_data_reg[20]): (423.66, 212.06) --> (442.98, 212.06)
[10/10 16:09:57     64s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=2758.6mb) @(0:01:05 - 0:01:05).
[10/10 16:09:57     64s] Cleanup congestion map
[10/10 16:09:57     64s] 
[10/10 16:09:57     64s]  === Spiral for Logical I: (movable: 960) ===
[10/10 16:09:57     64s] 
[10/10 16:09:57     64s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[10/10 16:09:57     64s] 
[10/10 16:09:57     64s]  Info: 0 filler has been deleted!
[10/10 16:09:57     64s] Move report: legalization moved 14 insts, mean move: 5.13 um, max move: 8.28 um spiral
[10/10 16:09:57     64s] 	Max move on inst (prects_FE_OFC356_n): (265.42, 717.14) --> (265.42, 708.86)
[10/10 16:09:57     64s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:09:57     64s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:09:57     64s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2761.1MB) @(0:01:05 - 0:01:06).
[10/10 16:09:57     64s] Move report: Detail placement moved 140 insts, mean move: 5.13 um, max move: 19.32 um 
[10/10 16:09:57     64s] 	Max move on inst (u_ctrl_w_data_reg[20]): (423.66, 212.06) --> (442.98, 212.06)
[10/10 16:09:57     64s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2761.1MB
[10/10 16:09:57     64s] Statistics of distance of Instance movement in refine placement:
[10/10 16:09:57     64s]   maximum (X+Y) =        19.32 um
[10/10 16:09:57     64s]   inst (u_ctrl_w_data_reg[20]) with max move: (423.66, 212.06) -> (442.98, 212.06)
[10/10 16:09:57     64s]   mean    (X+Y) =         5.13 um
[10/10 16:09:57     64s] Total instances flipped for legalization: 67
[10/10 16:09:57     64s] Summary Report:
[10/10 16:09:57     64s] Instances moved: 140 (out of 960 movable)
[10/10 16:09:57     64s] Instances flipped: 67
[10/10 16:09:57     64s] 	Violation at original loc: Overlapping with other instance
[10/10 16:09:57     64s] Mean displacement: 5.13 um
[10/10 16:09:57     64s] Max displacement: 19.32 um (Instance: u_ctrl_w_data_reg[20]) (423.66, 212.06) -> (442.98, 212.06)
[10/10 16:09:57     64s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: TLATX1
[10/10 16:09:57     64s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[10/10 16:09:57     64s] Total instances moved : 140
[10/10 16:09:57     64s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.170, REAL:0.175, MEM:2761.6M, EPOCH TIME: 1760126997.692283
[10/10 16:09:57     64s] Total net bbox length = 1.131e+05 (4.360e+04 6.954e+04) (ext = 2.613e+04)
[10/10 16:09:57     64s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2761.6MB) @(0:01:05 - 0:01:06).
[10/10 16:09:57     64s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2761.6MB
[10/10 16:09:57     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.wDX0Sw6sXZ.1
[10/10 16:09:57     64s] *** Finished place_detail (0:01:06 mem=2761.6M) ***
[10/10 16:09:57     64s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.184, REAL:0.193, MEM:2761.6M, EPOCH TIME: 1760126997.693596
[10/10 16:09:57     64s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:2761.6M, EPOCH TIME: 1760126997.693700
[10/10 16:09:57     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1364).
[10/10 16:09:57     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:57     64s] Cell top_lvl LLGs are deleted
[10/10 16:09:57     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:57     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:57     64s] # Resetting pin-track-align track data.
[10/10 16:09:57     64s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.004, REAL:0.005, MEM:2754.3M, EPOCH TIME: 1760126997.698336
[10/10 16:09:57     64s] Memory usage before memory release/compaction is 2754.3
[10/10 16:09:57     64s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:09:57     64s] Memory usage at end of DPlace-Cleanup is 2754.3M.
[10/10 16:09:57     64s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.257, REAL:0.272, MEM:2754.3M, EPOCH TIME: 1760126997.698874
[10/10 16:09:57     64s] ccopt_args: -outDir debug -prefix cts
[10/10 16:09:57     64s] Turning off fast DC mode.
[10/10 16:09:57     64s] Runtime...
[10/10 16:09:57     64s] (clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[10/10 16:09:57     64s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[10/10 16:09:57     64s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[10/10 16:09:57     64s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[10/10 16:09:57     64s] Set place::cacheFPlanSiteMark to 1
[10/10 16:09:57     64s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[10/10 16:09:57     64s] Using CCOpt effort standard.
[10/10 16:09:57     64s] Updating ideal nets and annotations...
[10/10 16:09:57     64s] Reset timing graph...
[10/10 16:09:57     64s] Ignoring AAE DB Resetting ...
[10/10 16:09:57     64s] Reset timing graph done.
[10/10 16:09:57     64s] Ignoring AAE DB Resetting ...
[10/10 16:09:58     64s] Reset timing graph...
[10/10 16:09:58     65s] Ignoring AAE DB Resetting ...
[10/10 16:09:58     65s] Reset timing graph done.
[10/10 16:09:58     65s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[10/10 16:09:58     65s] Updating ideal nets and annotations done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/10 16:09:58     65s] CCOpt::Phase::Initialization...
[10/10 16:09:58     65s] Check Prerequisites...
[10/10 16:09:58     65s] Leaving CCOpt scope - CheckPlace...
[10/10 16:09:58     65s] OPERPROF: Starting checkPlace at level 1, MEM:2793.3M, EPOCH TIME: 1760126998.201962
[10/10 16:09:58     65s] Processing tracks to init pin-track alignment.
[10/10 16:09:58     65s] z: 2, totalTracks: 1
[10/10 16:09:58     65s] z: 4, totalTracks: 1
[10/10 16:09:58     65s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:09:58     65s] Cell top_lvl LLGs are deleted
[10/10 16:09:58     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:58     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:58     65s] # Building top_lvl llgBox search-tree.
[10/10 16:09:58     65s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2793.8M, EPOCH TIME: 1760126998.223685
[10/10 16:09:58     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:58     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:58     65s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2793.8M, EPOCH TIME: 1760126998.223924
[10/10 16:09:58     65s] Max number of tech site patterns supported in site array is 256.
[10/10 16:09:58     65s] Core basic site is CoreSite
[10/10 16:09:58     65s] After signature check, allow fast init is false, keep pre-filter is true.
[10/10 16:09:58     65s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/10 16:09:58     65s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[10/10 16:09:58     65s] SiteArray: use 3,457,024 bytes
[10/10 16:09:58     65s] SiteArray: current memory after site array memory allocation 2793.8M
[10/10 16:09:58     65s] SiteArray: FP blocked sites are writable
[10/10 16:09:58     65s] Keep-away cache is enable on metals: 1-5
[10/10 16:09:58     65s] SiteArray: number of non floorplan blocked sites for llg default is 330030
[10/10 16:09:58     65s] Atter site array init, number of instance map data is 0.
[10/10 16:09:58     65s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.013, REAL:0.015, MEM:2793.8M, EPOCH TIME: 1760126998.238947
[10/10 16:09:58     65s] 
[10/10 16:09:58     65s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:09:58     65s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:09:58     65s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.023, MEM:2793.8M, EPOCH TIME: 1760126998.246387
[10/10 16:09:58     65s] Begin checking placement ... (start mem=2793.3M, init mem=2793.8M)
[10/10 16:09:58     65s] Begin checking exclusive groups violation ...
[10/10 16:09:58     65s] There are 0 groups to check, max #box is 0, total #box is 0
[10/10 16:09:58     65s] Finished checking exclusive groups violations. Found 0 Vio.
[10/10 16:09:58     65s] 
[10/10 16:09:58     65s] Running CheckPlace using 1 thread in normal mode...
[10/10 16:09:58     65s] 
[10/10 16:09:58     65s] ...checkPlace normal is done!
[10/10 16:09:58     65s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2794.2M, EPOCH TIME: 1760126998.282282
[10/10 16:09:58     65s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2794.2M, EPOCH TIME: 1760126998.283044
[10/10 16:09:58     65s] *info: Placed = 962            (Fixed = 2)
[10/10 16:09:58     65s] *info: Unplaced = 0           
[10/10 16:09:58     65s] Placement Density:2.64%(16625/628509)
[10/10 16:09:58     65s] Placement Density (including fixed std cells):2.64%(16625/628509)
[10/10 16:09:58     65s] Cell top_lvl LLGs are deleted
[10/10 16:09:58     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1364).
[10/10 16:09:58     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:58     65s] # Resetting pin-track-align track data.
[10/10 16:09:58     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:58     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:58     65s] OPERPROF: Finished checkPlace at level 1, CPU:0.078, REAL:0.086, MEM:2794.4M, EPOCH TIME: 1760126998.287622
[10/10 16:09:58     65s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2794.4M)
[10/10 16:09:58     65s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/10 16:09:58     65s] Innovus will update I/O latencies
[10/10 16:09:58     65s] Reset timing graph...
[10/10 16:09:58     65s] Ignoring AAE DB Resetting ...
[10/10 16:09:58     65s] Reset timing graph done.
[10/10 16:09:58     65s] Ignoring AAE DB Resetting ...
[10/10 16:09:58     65s] No differences between SDC and CTS ideal net status found.
[10/10 16:09:58     65s] No differences between SDC and CTS transition time annotations found.
[10/10 16:09:58     65s] No differences between SDC and CTS delay annotations found.
[10/10 16:09:58     65s] Reset timing graph...
[10/10 16:09:58     65s] Ignoring AAE DB Resetting ...
[10/10 16:09:58     65s] Reset timing graph done.
[10/10 16:09:58     65s] 
[10/10 16:09:58     65s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[10/10 16:09:58     65s] 
[10/10 16:09:58     65s] 
[10/10 16:09:58     65s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/10 16:09:58     65s] Info: 1 threads available for lower-level modules during optimization.
[10/10 16:09:58     65s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/10 16:09:58     65s] Executing ccopt post-processing.
[10/10 16:09:58     65s] Synthesizing clock trees with CCOpt...
[10/10 16:09:58     65s] *** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:06.3/0:01:09.4 (1.0), mem = 2796.9M
[10/10 16:09:58     65s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/10 16:09:58     65s] CCOpt::Phase::PreparingToBalance...
[10/10 16:09:58     65s] Leaving CCOpt scope - Initializing power interface...
[10/10 16:09:58     65s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:09:58     65s] Notify start of optimization...
[10/10 16:09:58     65s] Notify start of optimization done.
[10/10 16:09:58     65s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[10/10 16:09:58     65s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2797.0M, EPOCH TIME: 1760126998.516601
[10/10 16:09:58     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:58     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:58     65s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:2767.0M, EPOCH TIME: 1760126998.519446
[10/10 16:09:58     65s] Memory usage before memory release/compaction is 2767.0
[10/10 16:09:58     65s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:09:58     65s] Memory usage at end of DPlace-Cleanup is 2767.0M.
[10/10 16:09:58     65s] [oiLAM] Zs 5, 6
[10/10 16:09:58     65s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=2767.0M
[10/10 16:09:58     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=2767.0M
[10/10 16:09:58     65s] Running pre-eGR process
[10/10 16:09:58     65s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/10 16:09:58     65s] Type 'man IMPPTN-1250' for more detail.
[10/10 16:09:58     65s] (I)      Started Early Global Route ( Curr Mem: 2.65 MB )
[10/10 16:09:58     65s] (I)      Initializing eGR engine (regular)
[10/10 16:09:58     65s] Set min layer with design mode ( 1 )
[10/10 16:09:58     65s] Set max layer with design mode ( 5 )
[10/10 16:09:58     65s] (I)      clean place blk overflow:
[10/10 16:09:58     65s] (I)      H : enabled 1.00 0
[10/10 16:09:58     65s] (I)      V : enabled 1.00 0
[10/10 16:09:58     65s] (I)      Initializing eGR engine (regular)
[10/10 16:09:58     65s] Set min layer with design mode ( 1 )
[10/10 16:09:58     65s] Set max layer with design mode ( 5 )
[10/10 16:09:58     65s] (I)      clean place blk overflow:
[10/10 16:09:58     65s] (I)      H : enabled 1.00 0
[10/10 16:09:58     65s] (I)      V : enabled 1.00 0
[10/10 16:09:58     65s] (I)      Started Early Global Route kernel ( Curr Mem: 2.65 MB )
[10/10 16:09:58     65s] (I)      Running eGR Regular flow
[10/10 16:09:58     65s] (I)      # wire layers (front) : 6
[10/10 16:09:58     65s] (I)      # wire layers (back)  : 0
[10/10 16:09:58     65s] (I)      min wire layer : 1
[10/10 16:09:58     65s] (I)      max wire layer : 5
[10/10 16:09:58     65s] (I)      # cut layers (front) : 5
[10/10 16:09:58     65s] (I)      # cut layers (back)  : 0
[10/10 16:09:58     65s] (I)      min cut layer : 1
[10/10 16:09:58     65s] (I)      max cut layer : 4
[10/10 16:09:58     65s] (I)      ================================ Layers ================================
[10/10 16:09:58     65s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:09:58     65s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:09:58     65s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:09:58     65s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:09:58     65s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:09:58     65s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:09:58     65s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:09:58     65s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:09:58     65s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:09:58     65s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:09:58     65s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:09:58     65s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:09:58     65s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:09:58     65s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:09:58     65s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:09:58     65s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:09:58     65s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:09:58     65s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:09:58     65s] (I)      Started Import and model ( Curr Mem: 2.65 MB )
[10/10 16:09:58     65s] (I)      == Non-default Options ==
[10/10 16:09:58     65s] (I)      Maximum routing layer                              : 5
[10/10 16:09:58     65s] (I)      Minimum routing layer                              : 1
[10/10 16:09:58     65s] (I)      Top routing layer                                  : 5
[10/10 16:09:58     65s] (I)      Bottom routing layer                               : 1
[10/10 16:09:58     65s] (I)      Number of threads                                  : 1
[10/10 16:09:58     65s] (I)      Route tie net to shape                             : auto
[10/10 16:09:58     65s] (I)      Method to set GCell size                           : row
[10/10 16:09:58     65s] (I)      Tie hi/lo max distance                             : 41.400000
[10/10 16:09:58     65s] (I)      Counted 12915 PG shapes. eGR will not process PG shapes layer by layer.
[10/10 16:09:58     65s] (I)      Removed 1 out of boundary tracks from layer 3
[10/10 16:09:58     65s] (I)      ============== Pin Summary ==============
[10/10 16:09:58     65s] (I)      +-------+--------+---------+------------+
[10/10 16:09:58     65s] (I)      | Layer | # pins | % total |      Group |
[10/10 16:09:58     65s] (I)      +-------+--------+---------+------------+
[10/10 16:09:58     65s] (I)      |     1 |   3168 |  100.00 |        Pin |
[10/10 16:09:58     65s] (I)      |     2 |      0 |    0.00 | Pin access |
[10/10 16:09:58     65s] (I)      |     3 |      0 |    0.00 | Pin access |
[10/10 16:09:58     65s] (I)      |     4 |      0 |    0.00 |      Other |
[10/10 16:09:58     65s] (I)      |     5 |      0 |    0.00 |      Other |
[10/10 16:09:58     65s] (I)      +-------+--------+---------+------------+
[10/10 16:09:58     65s] (I)      Custom ignore net properties:
[10/10 16:09:58     65s] (I)      1 : NotLegal
[10/10 16:09:58     65s] (I)      Default ignore net properties:
[10/10 16:09:58     65s] (I)      1 : Special
[10/10 16:09:58     65s] (I)      2 : Analog
[10/10 16:09:58     65s] (I)      3 : Fixed
[10/10 16:09:58     65s] (I)      4 : Skipped
[10/10 16:09:58     65s] (I)      5 : MixedSignal
[10/10 16:09:58     65s] (I)      Prerouted net properties:
[10/10 16:09:58     65s] (I)      1 : NotLegal
[10/10 16:09:58     65s] (I)      2 : Special
[10/10 16:09:58     65s] (I)      3 : Analog
[10/10 16:09:58     65s] (I)      4 : Fixed
[10/10 16:09:58     65s] (I)      5 : Skipped
[10/10 16:09:58     65s] (I)      6 : MixedSignal
[10/10 16:09:58     65s] [NR-eGR] Early global route reroute all routable nets
[10/10 16:09:58     65s] (I)      Use row-based GCell size
[10/10 16:09:58     65s] (I)      Use row-based GCell align
[10/10 16:09:58     65s] (I)      layer 0 area = 83000
[10/10 16:09:58     65s] (I)      layer 1 area = 67600
[10/10 16:09:58     65s] (I)      layer 2 area = 240000
[10/10 16:09:58     65s] (I)      layer 3 area = 240000
[10/10 16:09:58     65s] (I)      layer 4 area = 4000000
[10/10 16:09:58     65s] (I)      GCell unit size   : 4140
[10/10 16:09:58     65s] (I)      GCell multiplier  : 1
[10/10 16:09:58     65s] (I)      GCell row height  : 4140
[10/10 16:09:58     65s] (I)      Actual row height : 4140
[10/10 16:09:58     65s] (I)      GCell align ref   : 29900 29900
[10/10 16:09:58     65s] [NR-eGR] Track table information for default rule: 
[10/10 16:09:58     65s] [NR-eGR] met1 has single uniform track structure
[10/10 16:09:58     65s] [NR-eGR] met2 has single uniform track structure
[10/10 16:09:58     65s] [NR-eGR] met3 has single uniform track structure
[10/10 16:09:58     65s] [NR-eGR] met4 has single uniform track structure
[10/10 16:09:58     65s] [NR-eGR] met5 has single uniform track structure
[10/10 16:09:58     65s] (I)      =============== Default via ===============
[10/10 16:09:58     65s] (I)      +---+------------------+------------------+
[10/10 16:09:58     65s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[10/10 16:09:58     65s] (I)      +---+------------------+------------------+
[10/10 16:09:58     65s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[10/10 16:09:58     65s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[10/10 16:09:58     65s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[10/10 16:09:58     65s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[10/10 16:09:58     65s] (I)      +---+------------------+------------------+
[10/10 16:09:58     65s] (I)      Design has 4 placement macros with 4 shapes. 
[10/10 16:09:58     65s] [NR-eGR] Read 24552 PG shapes
[10/10 16:09:58     65s] [NR-eGR] Read 0 clock shapes
[10/10 16:09:58     65s] [NR-eGR] Read 0 other shapes
[10/10 16:09:58     65s] [NR-eGR] #Routing Blockages  : 8
[10/10 16:09:58     65s] [NR-eGR] #Bump Blockages     : 0
[10/10 16:09:58     65s] [NR-eGR] #Instance Blockages : 14110
[10/10 16:09:58     65s] [NR-eGR] #PG Blockages       : 24552
[10/10 16:09:58     65s] [NR-eGR] #Halo Blockages     : 0
[10/10 16:09:58     65s] [NR-eGR] #Boundary Blockages : 0
[10/10 16:09:58     65s] [NR-eGR] #Clock Blockages    : 0
[10/10 16:09:58     65s] [NR-eGR] #Other Blockages    : 0
[10/10 16:09:58     65s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/10 16:09:58     65s] [NR-eGR] #prerouted nets         : 0
[10/10 16:09:58     65s] [NR-eGR] #prerouted special nets : 0
[10/10 16:09:58     65s] [NR-eGR] #prerouted wires        : 0
[10/10 16:09:58     65s] (I)        Front-side 1094 ( ignored 0 )
[10/10 16:09:58     65s] [NR-eGR] Read 1094 nets ( ignored 0 )
[10/10 16:09:58     65s] (I)        Back-side  0 ( ignored 0 )
[10/10 16:09:58     65s] (I)        Both-side  0 ( ignored 0 )
[10/10 16:09:58     65s] (I)      handle routing halo
[10/10 16:09:58     65s] (I)      Reading macro buffers
[10/10 16:09:58     65s] (I)      Number of macro buffers: 0
[10/10 16:09:58     65s] [NR-eGR] Handle net priority by net group ordering
[10/10 16:09:58     65s] (I)      original grid = 248 x 315
[10/10 16:09:58     65s] (I)      merged grid = 248 x 315
[10/10 16:09:58     65s] (I)      Read Num Blocks=38670  Num Prerouted Wires=0  Num CS=0
[10/10 16:09:58     65s] (I)      Layer 0 (H) : #blockages 18171 : #preroutes 0
[10/10 16:09:58     65s] (I)      Layer 1 (V) : #blockages 7256 : #preroutes 0
[10/10 16:09:58     65s] (I)      Layer 2 (H) : #blockages 7416 : #preroutes 0
[10/10 16:09:58     65s] (I)      Layer 3 (V) : #blockages 5004 : #preroutes 0
[10/10 16:09:58     65s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 0
[10/10 16:09:58     65s] (I)      Number of ignored nets                =      0
[10/10 16:09:58     65s] (I)      Number of connected nets              =      0
[10/10 16:09:58     65s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/10 16:09:58     65s] (I)      Number of clock nets                  =      1.  Ignored: No
[10/10 16:09:58     65s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/10 16:09:58     65s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/10 16:09:58     65s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/10 16:09:58     65s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/10 16:09:58     65s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/10 16:09:58     65s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[10/10 16:09:58     65s] (I)      Ndr track 0 does not exist
[10/10 16:09:58     65s] (I)      Ndr track 0 does not exist
[10/10 16:09:58     65s] (I)      ---------------------Grid Graph Info--------------------
[10/10 16:09:58     65s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[10/10 16:09:58     65s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[10/10 16:09:58     65s] (I)      Site width          :   460  (dbu)
[10/10 16:09:58     65s] (I)      Row height          :  4140  (dbu)
[10/10 16:09:58     65s] (I)      GCell row height    :  4140  (dbu)
[10/10 16:09:58     65s] (I)      GCell width         :  4140  (dbu)
[10/10 16:09:58     65s] (I)      GCell height        :  4140  (dbu)
[10/10 16:09:58     65s] (I)      Grid                :   248   315     5
[10/10 16:09:58     65s] (I)      Layer numbers       :     1     2     3     4     5
[10/10 16:09:58     65s] (I)      Layer name         :  met1  met2  met3  met4  met5
[10/10 16:09:58     65s] (I)      Vertical capacity   :     0  4140     0  4140     0
[10/10 16:09:58     65s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[10/10 16:09:58     65s] (I)      Default wire width  :   140   140   300   300  1600
[10/10 16:09:58     65s] (I)      Default wire space  :   140   140   300   300  1600
[10/10 16:09:58     65s] (I)      Default wire pitch  :   280   280   600   600  3200
[10/10 16:09:58     65s] (I)      Default pitch size  :   460   460   610   615  3660
[10/10 16:09:58     65s] (I)      First track coord   :   460   460   620   380  4280
[10/10 16:09:58     65s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[10/10 16:09:58     65s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[10/10 16:09:58     65s] (I)      --------------------------------------------------------
[10/10 16:09:58     65s] 
[10/10 16:09:58     65s] [NR-eGR] == Routing rule table ==
[10/10 16:09:58     65s] [NR-eGR]  ID  Name       #Nets 
[10/10 16:09:58     65s] [NR-eGR] ----------------------
[10/10 16:09:58     65s] [NR-eGR]   0                 1 
[10/10 16:09:58     65s] [NR-eGR]   1  (Default)   1093 
[10/10 16:09:58     65s] (I)      ======== NDR :  =========
[10/10 16:09:58     65s] (I)      +--------------+--------+
[10/10 16:09:58     65s] (I)      |           ID |      0 |
[10/10 16:09:58     65s] (I)      |      Default |     no |
[10/10 16:09:58     65s] (I)      |  Clk Special |     no |
[10/10 16:09:58     65s] (I)      | Hard spacing |     no |
[10/10 16:09:58     65s] (I)      |    NDR track | (none) |
[10/10 16:09:58     65s] (I)      |      NDR via | (none) |
[10/10 16:09:58     65s] (I)      |  Extra space |      1 |
[10/10 16:09:58     65s] (I)      |      Shields |      0 |
[10/10 16:09:58     65s] (I)      |   Demand (H) |      2 |
[10/10 16:09:58     65s] (I)      |   Demand (V) |      2 |
[10/10 16:09:58     65s] (I)      |        #Nets |      1 |
[10/10 16:09:58     65s] (I)      +--------------+--------+
[10/10 16:09:58     65s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:09:58     65s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:09:58     65s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:09:58     65s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:09:58     65s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:09:58     65s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:09:58     65s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:09:58     65s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[10/10 16:09:58     65s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:09:58     65s] (I)      ==== NDR : (Default) ====
[10/10 16:09:58     65s] (I)      +--------------+--------+
[10/10 16:09:58     65s] (I)      |           ID |      1 |
[10/10 16:09:58     65s] (I)      |      Default |    yes |
[10/10 16:09:58     65s] (I)      |  Clk Special |     no |
[10/10 16:09:58     65s] (I)      | Hard spacing |     no |
[10/10 16:09:58     65s] (I)      |    NDR track | (none) |
[10/10 16:09:58     65s] (I)      |      NDR via | (none) |
[10/10 16:09:58     65s] (I)      |  Extra space |      0 |
[10/10 16:09:58     65s] (I)      |      Shields |      0 |
[10/10 16:09:58     65s] (I)      |   Demand (H) |      1 |
[10/10 16:09:58     65s] (I)      |   Demand (V) |      1 |
[10/10 16:09:58     65s] (I)      |        #Nets |   1093 |
[10/10 16:09:58     65s] (I)      +--------------+--------+
[10/10 16:09:58     65s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:09:58     65s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:09:58     65s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:09:58     65s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:09:58     65s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:09:58     65s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[10/10 16:09:58     65s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[10/10 16:09:58     65s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[10/10 16:09:58     65s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:09:58     65s] (I)      =============== Blocked Tracks ===============
[10/10 16:09:58     65s] (I)      +-------+---------+----------+---------------+
[10/10 16:09:58     65s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/10 16:09:58     65s] (I)      +-------+---------+----------+---------------+
[10/10 16:09:58     65s] (I)      |     1 |  701592 |   358692 |        51.13% |
[10/10 16:09:58     65s] (I)      |     2 |  702135 |   362386 |        51.61% |
[10/10 16:09:58     65s] (I)      |     3 |  528984 |   243363 |        46.01% |
[10/10 16:09:58     65s] (I)      |     4 |  525420 |   279912 |        53.27% |
[10/10 16:09:58     65s] (I)      |     5 |   88040 |    29884 |        33.94% |
[10/10 16:09:58     65s] (I)      +-------+---------+----------+---------------+
[10/10 16:09:58     65s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.14 sec, Curr Mem: 2.68 MB )
[10/10 16:09:58     65s] (I)      Reset routing kernel
[10/10 16:09:58     65s] (I)      Started Global Routing ( Curr Mem: 2.68 MB )
[10/10 16:09:58     65s] (I)      totalPins=3142  totalGlobalPin=3109 (98.95%)
[10/10 16:09:58     65s] (I)      ================= Net Group Info =================
[10/10 16:09:58     65s] (I)      +----+----------------+--------------+-----------+
[10/10 16:09:58     65s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[10/10 16:09:58     65s] (I)      +----+----------------+--------------+-----------+
[10/10 16:09:58     65s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[10/10 16:09:58     65s] (I)      |  2 |           1093 |      met1(1) |   met5(5) |
[10/10 16:09:58     65s] (I)      +----+----------------+--------------+-----------+
[10/10 16:09:58     65s] (I)      total 2D Cap : 534073 = (286675 H, 247398 V)
[10/10 16:09:58     65s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[10/10 16:09:58     65s] (I)      init route region map
[10/10 16:09:58     65s] (I)      #blocked regions = 2
[10/10 16:09:58     65s] (I)      #non-blocked regions = 1
[10/10 16:09:58     65s] (I)      init safety region map
[10/10 16:09:58     65s] (I)      #blocked regions = 2
[10/10 16:09:58     65s] (I)      #non-blocked regions = 1
[10/10 16:09:58     65s] (I)      Adjusted 0 GCells for pin access
[10/10 16:09:58     65s] (I)      
[10/10 16:09:58     65s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[10/10 16:09:58     65s] (I)      ============  Phase 1a Route ============
[10/10 16:09:58     65s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[10/10 16:09:58     65s] (I)      Usage: 671 = (309 H, 362 V) = (0.11% H, 0.15% V) = (1.279e+03um H, 1.499e+03um V)
[10/10 16:09:58     65s] (I)      
[10/10 16:09:58     65s] (I)      ============  Phase 1b Route ============
[10/10 16:09:58     65s] (I)      Usage: 671 = (309 H, 362 V) = (0.11% H, 0.15% V) = (1.279e+03um H, 1.499e+03um V)
[10/10 16:09:58     65s] (I)      Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 2.777940e+03um
[10/10 16:09:58     65s] (I)      
[10/10 16:09:58     65s] (I)      ============  Phase 1c Route ============
[10/10 16:09:58     65s] (I)      Level2 Grid: 50 x 63
[10/10 16:09:58     65s] (I)      Usage: 671 = (309 H, 362 V) = (0.11% H, 0.15% V) = (1.279e+03um H, 1.499e+03um V)
[10/10 16:09:58     65s] (I)      
[10/10 16:09:58     65s] (I)      ============  Phase 1d Route ============
[10/10 16:09:58     65s] (I)      Usage: 671 = (309 H, 362 V) = (0.11% H, 0.15% V) = (1.279e+03um H, 1.499e+03um V)
[10/10 16:09:58     65s] (I)      
[10/10 16:09:58     65s] (I)      ============  Phase 1e Route ============
[10/10 16:09:58     65s] (I)      Usage: 671 = (309 H, 362 V) = (0.11% H, 0.15% V) = (1.279e+03um H, 1.499e+03um V)
[10/10 16:09:58     65s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 2.777940e+03um
[10/10 16:09:58     65s] (I)      #Nets         : 1
[10/10 16:09:58     65s] (I)      #Relaxed nets : 0
[10/10 16:09:58     65s] (I)      Wire length   : 671
[10/10 16:09:58     65s] (I)      
[10/10 16:09:58     65s] (I)      ============  Phase 1l Route ============
[10/10 16:09:58     65s] (I)      total 2D Cap : 1319709 = (691125 H, 628584 V)
[10/10 16:09:58     65s] (I)      total 2D Demand : 1496 = (687 H, 809 V)
[10/10 16:09:58     65s] (I)      init route region map
[10/10 16:09:58     65s] (I)      #blocked regions = 33
[10/10 16:09:58     65s] (I)      #non-blocked regions = 1
[10/10 16:09:58     65s] (I)      init safety region map
[10/10 16:09:58     65s] (I)      #blocked regions = 33
[10/10 16:09:58     65s] (I)      #non-blocked regions = 1
[10/10 16:09:58     65s] (I)      Adjusted 0 GCells for pin access
[10/10 16:09:58     65s] (I)      
[10/10 16:09:58     65s] (I)      ============  Phase 1a Route ============
[10/10 16:09:58     65s] [NR-eGR] Layer group 2: route 1093 net(s) in layer range [1, 5]
[10/10 16:09:58     65s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 62
[10/10 16:09:58     65s] (I)      Usage: 33533 = (16304 H, 17229 V) = (2.36% H, 2.74% V) = (6.750e+04um H, 7.133e+04um V)
[10/10 16:09:58     65s] (I)      
[10/10 16:09:58     65s] (I)      ============  Phase 1b Route ============
[10/10 16:09:58     65s] (I)      Usage: 33514 = (16285 H, 17229 V) = (2.36% H, 2.74% V) = (6.742e+04um H, 7.133e+04um V)
[10/10 16:09:58     65s] (I)      Overflow of layer group 2: 0.08% H + 1.87% V. EstWL: 1.387480e+05um
[10/10 16:09:58     65s] (I)      Congestion metric : 0.98%H 15.03%V, 16.01%HV
[10/10 16:09:58     65s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/10 16:09:58     65s] (I)      
[10/10 16:09:58     65s] (I)      ============  Phase 1c Route ============
[10/10 16:09:58     65s] (I)      Level2 Grid: 50 x 63
[10/10 16:09:58     65s] (I)      Usage: 33689 = (16429 H, 17260 V) = (2.38% H, 2.75% V) = (6.802e+04um H, 7.146e+04um V)
[10/10 16:09:58     65s] (I)      
[10/10 16:09:58     65s] (I)      ============  Phase 1d Route ============
[10/10 16:09:58     65s] (I)      Usage: 33878 = (16462 H, 17416 V) = (2.38% H, 2.77% V) = (6.815e+04um H, 7.210e+04um V)
[10/10 16:09:58     65s] (I)      
[10/10 16:09:58     65s] (I)      ============  Phase 1e Route ============
[10/10 16:09:58     65s] (I)      Usage: 33878 = (16462 H, 17416 V) = (2.38% H, 2.77% V) = (6.815e+04um H, 7.210e+04um V)
[10/10 16:09:58     65s] (I)      
[10/10 16:09:58     65s] (I)      ============  Phase 1l Route ============
[10/10 16:09:58     65s] [NR-eGR] Early Global Route overflow of layer group 2: 0.03% H + 0.01% V. EstWL: 1.402549e+05um
[10/10 16:09:58     65s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/10 16:09:58     65s] (I)      Layer  1:     343818       598        30      306738      393507    (43.80%) 
[10/10 16:09:58     65s] (I)      Layer  2:     386104     12120         9      298152      402696    (42.54%) 
[10/10 16:09:58     65s] (I)      Layer  3:     288255     17705       463      225284      302770    (42.66%) 
[10/10 16:09:58     65s] (I)      Layer  4:     246187      6836        43      232984      291227    (44.44%) 
[10/10 16:09:58     65s] (I)      Layer  5:      57884       600         0       28451       59558    (32.33%) 
[10/10 16:09:58     65s] (I)      Total:       1322248     37859       545     1091607     1449757    (42.95%) 
[10/10 16:09:58     65s] (I)      
[10/10 16:09:58     65s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/10 16:09:58     65s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/10 16:09:58     65s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/10 16:09:58     65s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[10/10 16:09:58     65s] [NR-eGR] --------------------------------------------------------------------------------
[10/10 16:09:58     65s] [NR-eGR]    met1 ( 1)        28( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[10/10 16:09:58     65s] [NR-eGR]    met2 ( 2)         9( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[10/10 16:09:58     65s] [NR-eGR]    met3 ( 3)       292( 0.65%)        27( 0.06%)         3( 0.01%)   ( 0.72%) 
[10/10 16:09:58     65s] [NR-eGR]    met4 ( 4)        25( 0.06%)         5( 0.01%)         0( 0.00%)   ( 0.07%) 
[10/10 16:09:58     65s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:09:58     65s] [NR-eGR] --------------------------------------------------------------------------------
[10/10 16:09:58     65s] [NR-eGR]        Total       354( 0.15%)        32( 0.01%)         3( 0.00%)   ( 0.17%) 
[10/10 16:09:58     65s] [NR-eGR] 
[10/10 16:09:58     65s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.28 sec, Curr Mem: 2.68 MB )
[10/10 16:09:58     65s] (I)      Updating congestion map
[10/10 16:09:59     65s] (I)      total 2D Cap : 1332996 = (695377 H, 637619 V)
[10/10 16:09:59     65s] [NR-eGR] Overflow after Early Global Route 0.12% H + 0.01% V
[10/10 16:09:59     65s] (I)      Running track assignment and export wires
[10/10 16:09:59     65s] (I)      Delete wires for 1094 nets 
[10/10 16:09:59     65s] (I)      ============= Track Assignment ============
[10/10 16:09:59     65s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.67 MB )
[10/10 16:09:59     65s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[10/10 16:09:59     65s] (I)      Run Multi-thread track assignment
[10/10 16:09:59     65s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2.68 MB )
[10/10 16:09:59     65s] (I)      Started Export ( Curr Mem: 2.68 MB )
[10/10 16:09:59     65s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[10/10 16:09:59     65s] [NR-eGR] Total eGR-routed clock nets wire length: 2864um, number of vias: 272
[10/10 16:09:59     65s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:09:59     65s] [NR-eGR]               Length (um)  Vias 
[10/10 16:09:59     65s] [NR-eGR] --------------------------------
[10/10 16:09:59     65s] [NR-eGR]  met1  (1H)          4063  3185 
[10/10 16:09:59     65s] [NR-eGR]  met2  (2V)         48392  2205 
[10/10 16:09:59     65s] [NR-eGR]  met3  (3H)         62381   528 
[10/10 16:09:59     65s] [NR-eGR]  met4  (4V)         24593   274 
[10/10 16:09:59     65s] [NR-eGR]  met5  (5H)          2358     0 
[10/10 16:09:59     65s] [NR-eGR] --------------------------------
[10/10 16:09:59     65s] [NR-eGR]        Total       141786  6192 
[10/10 16:09:59     65s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:09:59     65s] [NR-eGR] Total half perimeter of net bounding box: 113140um
[10/10 16:09:59     65s] [NR-eGR] Total length: 141786um, number of vias: 6192
[10/10 16:09:59     65s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:09:59     65s] (I)      == Layer wire length by net rule ==
[10/10 16:09:59     65s] (I)                     Default 
[10/10 16:09:59     65s] (I)      -----------------------
[10/10 16:09:59     65s] (I)       met1  (1H)     4062um 
[10/10 16:09:59     65s] (I)       met2  (2V)    48392um 
[10/10 16:09:59     65s] (I)       met3  (3H)    62381um 
[10/10 16:09:59     65s] (I)       met4  (4V)    24593um 
[10/10 16:09:59     65s] (I)       met5  (5H)     2358um 
[10/10 16:09:59     65s] (I)      -----------------------
[10/10 16:09:59     65s] (I)             Total  141786um 
[10/10 16:09:59     65s] (I)      == Layer via count by net rule ==
[10/10 16:09:59     65s] (I)                    Default 
[10/10 16:09:59     65s] (I)      ----------------------
[10/10 16:09:59     65s] (I)       met1  (1H)      3185 
[10/10 16:09:59     65s] (I)       met2  (2V)      2205 
[10/10 16:09:59     65s] (I)       met3  (3H)       528 
[10/10 16:09:59     65s] (I)       met4  (4V)       274 
[10/10 16:09:59     65s] (I)       met5  (5H)         0 
[10/10 16:09:59     65s] (I)      ----------------------
[10/10 16:09:59     65s] (I)             Total     6192 
[10/10 16:09:59     65s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.68 MB )
[10/10 16:09:59     65s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[10/10 16:09:59     65s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.60 sec, Curr Mem: 2.68 MB )
[10/10 16:09:59     65s] [NR-eGR] Finished Early Global Route ( CPU: 0.48 sec, Real: 0.61 sec, Curr Mem: 2.67 MB )
[10/10 16:09:59     65s] (I)      ======================================= Runtime Summary ========================================
[10/10 16:09:59     65s] (I)       Step                                                 %     Start    Finish      Real       CPU 
[10/10 16:09:59     65s] (I)      ------------------------------------------------------------------------------------------------
[10/10 16:09:59     65s] (I)       Early Global Route                             100.00%  0.00 sec  0.61 sec  0.61 sec  0.48 sec 
[10/10 16:09:59     65s] (I)       +-Early Global Route kernel                     98.61%  0.01 sec  0.61 sec  0.60 sec  0.47 sec 
[10/10 16:09:59     65s] (I)       | +-Import and model                            23.29%  0.04 sec  0.18 sec  0.14 sec  0.07 sec 
[10/10 16:09:59     65s] (I)       | | +-Create place DB                            1.20%  0.04 sec  0.05 sec  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)       | | | +-Import place data                        1.18%  0.04 sec  0.05 sec  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Read instances and placement           0.33%  0.04 sec  0.04 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Read nets                              0.81%  0.04 sec  0.05 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | +-Create route DB                           11.84%  0.05 sec  0.12 sec  0.07 sec  0.05 sec 
[10/10 16:09:59     65s] (I)       | | | +-Import route data (1T)                  11.58%  0.05 sec  0.12 sec  0.07 sec  0.05 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Read blockages ( Layer 1-5 )           1.35%  0.07 sec  0.08 sec  0.01 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | | +-Read routing blockages               0.00%  0.07 sec  0.07 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | | +-Read bump blockages                  0.00%  0.07 sec  0.07 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | | +-Read instance blockages              0.55%  0.07 sec  0.07 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | | +-Read PG blockages                    0.08%  0.07 sec  0.07 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | | | +-Allocate memory for PG via list    0.03%  0.07 sec  0.07 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | | +-Read clock blockages                 0.07%  0.07 sec  0.07 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | | +-Read other blockages                 0.06%  0.07 sec  0.07 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | | +-Read halo blockages                  0.00%  0.07 sec  0.07 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | | +-Read boundary cut boxes              0.00%  0.07 sec  0.07 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Read blackboxes                        0.00%  0.08 sec  0.08 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Read prerouted                         0.15%  0.08 sec  0.08 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Read nets                              0.21%  0.08 sec  0.08 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Set up via pillars                     0.08%  0.08 sec  0.08 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Read net priorities                    0.01%  0.08 sec  0.08 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Initialize 3D grid graph               0.36%  0.08 sec  0.08 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Model blockage capacity                5.04%  0.08 sec  0.11 sec  0.03 sec  0.03 sec 
[10/10 16:09:59     65s] (I)       | | | | | +-Initialize 3D capacity               4.67%  0.08 sec  0.11 sec  0.03 sec  0.03 sec 
[10/10 16:09:59     65s] (I)       | | +-Read aux data                              0.00%  0.12 sec  0.12 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | +-Others data preparation                    0.00%  0.12 sec  0.12 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | +-Create route kernel                       10.10%  0.12 sec  0.18 sec  0.06 sec  0.01 sec 
[10/10 16:09:59     65s] (I)       | +-Global Routing                              46.32%  0.18 sec  0.46 sec  0.28 sec  0.25 sec 
[10/10 16:09:59     65s] (I)       | | +-Initialization                             0.25%  0.18 sec  0.18 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | +-Net group 1                                8.71%  0.19 sec  0.24 sec  0.05 sec  0.05 sec 
[10/10 16:09:59     65s] (I)       | | | +-Generate topology                        0.02%  0.19 sec  0.19 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | +-Phase 1a                                 0.46%  0.21 sec  0.22 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Pattern routing (1T)                   0.16%  0.21 sec  0.22 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.21%  0.22 sec  0.22 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | +-Phase 1b                                 0.39%  0.22 sec  0.22 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Monotonic routing (1T)                 0.26%  0.22 sec  0.22 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | +-Phase 1c                                 1.09%  0.22 sec  0.23 sec  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Two level Routing                      1.07%  0.22 sec  0.23 sec  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)       | | | | | +-Two Level Routing (Regular)          0.46%  0.22 sec  0.22 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | | +-Two Level Routing (Strong)           0.41%  0.22 sec  0.23 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | +-Phase 1d                                 1.57%  0.23 sec  0.24 sec  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Detoured routing (1T)                  1.54%  0.23 sec  0.24 sec  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)       | | | +-Phase 1e                                 0.15%  0.24 sec  0.24 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Route legalization                     0.01%  0.24 sec  0.24 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  0.24 sec  0.24 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | +-Phase 1l                                 0.18%  0.24 sec  0.24 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Layer assignment (1T)                  0.17%  0.24 sec  0.24 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | +-Net group 2                               30.97%  0.24 sec  0.43 sec  0.19 sec  0.19 sec 
[10/10 16:09:59     65s] (I)       | | | +-Generate topology                        0.32%  0.24 sec  0.24 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | +-Phase 1a                                 2.13%  0.29 sec  0.30 sec  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Pattern routing (1T)                   0.92%  0.29 sec  0.29 sec  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.64%  0.29 sec  0.29 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Add via demand to 2D                   0.49%  0.30 sec  0.30 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | +-Phase 1b                                 1.64%  0.30 sec  0.31 sec  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Monotonic routing (1T)                 1.17%  0.30 sec  0.31 sec  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)       | | | +-Phase 1c                                 2.59%  0.31 sec  0.32 sec  0.02 sec  0.02 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Two level Routing                      2.57%  0.31 sec  0.32 sec  0.02 sec  0.02 sec 
[10/10 16:09:59     65s] (I)       | | | | | +-Two Level Routing (Regular)          1.94%  0.31 sec  0.32 sec  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)       | | | | | +-Two Level Routing (Strong)           0.43%  0.32 sec  0.32 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | +-Phase 1d                                11.17%  0.32 sec  0.39 sec  0.07 sec  0.07 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Detoured routing (1T)                 11.14%  0.32 sec  0.39 sec  0.07 sec  0.07 sec 
[10/10 16:09:59     65s] (I)       | | | +-Phase 1e                                 0.23%  0.39 sec  0.39 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Route legalization                     0.11%  0.39 sec  0.39 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | | | +-Legalize Blockage Violations         0.10%  0.39 sec  0.39 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | +-Phase 1l                                 5.29%  0.39 sec  0.43 sec  0.03 sec  0.03 sec 
[10/10 16:09:59     65s] (I)       | | | | +-Layer assignment (1T)                  4.34%  0.40 sec  0.43 sec  0.03 sec  0.03 sec 
[10/10 16:09:59     65s] (I)       | +-Export cong map                             16.17%  0.46 sec  0.56 sec  0.10 sec  0.10 sec 
[10/10 16:09:59     65s] (I)       | | +-Export 2D cong map                         7.70%  0.51 sec  0.56 sec  0.05 sec  0.05 sec 
[10/10 16:09:59     65s] (I)       | +-Extract Global 3D Wires                      0.18%  0.56 sec  0.56 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | +-Track Assignment (1T)                        4.90%  0.56 sec  0.59 sec  0.03 sec  0.03 sec 
[10/10 16:09:59     65s] (I)       | | +-Initialization                             0.04%  0.56 sec  0.56 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | +-Track Assignment Kernel                    4.77%  0.56 sec  0.59 sec  0.03 sec  0.03 sec 
[10/10 16:09:59     65s] (I)       | | +-Free Memory                                0.00%  0.59 sec  0.59 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | +-Export                                       2.15%  0.59 sec  0.61 sec  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)       | | +-Export DB wires                            0.95%  0.59 sec  0.60 sec  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)       | | | +-Export all nets                          0.71%  0.59 sec  0.60 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | | +-Set wire vias                            0.14%  0.60 sec  0.60 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | +-Report wirelength                          0.89%  0.60 sec  0.60 sec  0.01 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | +-Update net boxes                           0.25%  0.60 sec  0.60 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | | +-Update timing                              0.00%  0.61 sec  0.61 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)       | +-Postprocess design                           0.07%  0.61 sec  0.61 sec  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)      ======================= Summary by functions ========================
[10/10 16:09:59     65s] (I)       Lv  Step                                      %      Real       CPU 
[10/10 16:09:59     65s] (I)      ---------------------------------------------------------------------
[10/10 16:09:59     65s] (I)        0  Early Global Route                  100.00%  0.61 sec  0.48 sec 
[10/10 16:09:59     65s] (I)        1  Early Global Route kernel            98.61%  0.60 sec  0.47 sec 
[10/10 16:09:59     65s] (I)        2  Global Routing                       46.32%  0.28 sec  0.25 sec 
[10/10 16:09:59     65s] (I)        2  Import and model                     23.29%  0.14 sec  0.07 sec 
[10/10 16:09:59     65s] (I)        2  Export cong map                      16.17%  0.10 sec  0.10 sec 
[10/10 16:09:59     65s] (I)        2  Track Assignment (1T)                 4.90%  0.03 sec  0.03 sec 
[10/10 16:09:59     65s] (I)        2  Export                                2.15%  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)        2  Extract Global 3D Wires               0.18%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        2  Postprocess design                    0.07%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        3  Net group 2                          30.97%  0.19 sec  0.19 sec 
[10/10 16:09:59     65s] (I)        3  Create route DB                      11.84%  0.07 sec  0.05 sec 
[10/10 16:09:59     65s] (I)        3  Create route kernel                  10.10%  0.06 sec  0.01 sec 
[10/10 16:09:59     65s] (I)        3  Net group 1                           8.71%  0.05 sec  0.05 sec 
[10/10 16:09:59     65s] (I)        3  Export 2D cong map                    7.70%  0.05 sec  0.05 sec 
[10/10 16:09:59     65s] (I)        3  Track Assignment Kernel               4.77%  0.03 sec  0.03 sec 
[10/10 16:09:59     65s] (I)        3  Create place DB                       1.20%  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)        3  Export DB wires                       0.95%  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)        3  Report wirelength                     0.89%  0.01 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        3  Initialization                        0.29%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        3  Update net boxes                      0.25%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        4  Phase 1d                             12.74%  0.08 sec  0.08 sec 
[10/10 16:09:59     65s] (I)        4  Import route data (1T)               11.58%  0.07 sec  0.05 sec 
[10/10 16:09:59     65s] (I)        4  Phase 1l                              5.47%  0.03 sec  0.03 sec 
[10/10 16:09:59     65s] (I)        4  Phase 1c                              3.68%  0.02 sec  0.02 sec 
[10/10 16:09:59     65s] (I)        4  Phase 1a                              2.59%  0.02 sec  0.02 sec 
[10/10 16:09:59     65s] (I)        4  Phase 1b                              2.03%  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)        4  Import place data                     1.18%  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)        4  Export all nets                       0.71%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        4  Phase 1e                              0.38%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        4  Generate topology                     0.34%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        4  Set wire vias                         0.14%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        5  Detoured routing (1T)                12.68%  0.08 sec  0.08 sec 
[10/10 16:09:59     65s] (I)        5  Model blockage capacity               5.04%  0.03 sec  0.03 sec 
[10/10 16:09:59     65s] (I)        5  Layer assignment (1T)                 4.51%  0.03 sec  0.03 sec 
[10/10 16:09:59     65s] (I)        5  Two level Routing                     3.64%  0.02 sec  0.02 sec 
[10/10 16:09:59     65s] (I)        5  Monotonic routing (1T)                1.43%  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)        5  Read blockages ( Layer 1-5 )          1.35%  0.01 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        5  Pattern routing (1T)                  1.09%  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)        5  Read nets                             1.02%  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)        5  Pattern Routing Avoiding Blockages    0.85%  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)        5  Add via demand to 2D                  0.49%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        5  Initialize 3D grid graph              0.36%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        5  Read instances and placement          0.33%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        5  Read prerouted                        0.15%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        5  Route legalization                    0.13%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        5  Set up via pillars                    0.08%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        5  Read net priorities                   0.01%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        6  Initialize 3D capacity                4.67%  0.03 sec  0.03 sec 
[10/10 16:09:59     65s] (I)        6  Two Level Routing (Regular)           2.39%  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)        6  Two Level Routing (Strong)            0.83%  0.01 sec  0.01 sec 
[10/10 16:09:59     65s] (I)        6  Read instance blockages               0.55%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        6  Legalize Blockage Violations          0.11%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        6  Read PG blockages                     0.08%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        6  Read clock blockages                  0.07%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        6  Read other blockages                  0.06%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        6  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] (I)        7  Allocate memory for PG via list       0.03%  0.00 sec  0.00 sec 
[10/10 16:09:59     65s] Running post-eGR process
[10/10 16:09:59     65s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.5 real=0:00:00.7)
[10/10 16:09:59     65s] Legalization setup...
[10/10 16:09:59     65s] Memory usage before memory release/compaction is 2778.4
[10/10 16:09:59     65s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:09:59     65s] Using cell based legalization.
[10/10 16:09:59     65s] Memory usage at beginning of DPlace-Init is 2778.4M.
[10/10 16:09:59     65s] Initializing placement interface...
[10/10 16:09:59     65s]   Use check_library -place or consult logv if problems occur.
[10/10 16:09:59     65s]   Leaving CCOpt scope - Initializing placement interface...
[10/10 16:09:59     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:2778.4M, EPOCH TIME: 1760126999.258454
[10/10 16:09:59     65s] Processing tracks to init pin-track alignment.
[10/10 16:09:59     65s] z: 2, totalTracks: 1
[10/10 16:09:59     65s] z: 4, totalTracks: 1
[10/10 16:09:59     65s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:09:59     65s] Cell top_lvl LLGs are deleted
[10/10 16:09:59     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:59     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:59     65s] # Building top_lvl llgBox search-tree.
[10/10 16:09:59     65s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2778.7M, EPOCH TIME: 1760126999.287542
[10/10 16:09:59     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:59     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:59     65s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2778.7M, EPOCH TIME: 1760126999.287814
[10/10 16:09:59     65s] Max number of tech site patterns supported in site array is 256.
[10/10 16:09:59     65s] Core basic site is CoreSite
[10/10 16:09:59     65s] After signature check, allow fast init is false, keep pre-filter is true.
[10/10 16:09:59     65s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/10 16:09:59     65s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[10/10 16:09:59     65s] SiteArray: use 3,457,024 bytes
[10/10 16:09:59     65s] SiteArray: current memory after site array memory allocation 2778.7M
[10/10 16:09:59     65s] SiteArray: FP blocked sites are writable
[10/10 16:09:59     65s] Keep-away cache is enable on metals: 1-5
[10/10 16:09:59     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/10 16:09:59     65s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2779.1M, EPOCH TIME: 1760126999.302752
[10/10 16:09:59     65s] Process 10929 (called=522 computed=29) wires and vias for routing blockage analysis
[10/10 16:09:59     65s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.006, REAL:0.006, MEM:2779.1M, EPOCH TIME: 1760126999.308924
[10/10 16:09:59     65s] SiteArray: number of non floorplan blocked sites for llg default is 330030
[10/10 16:09:59     65s] Atter site array init, number of instance map data is 0.
[10/10 16:09:59     65s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.022, REAL:0.026, MEM:2779.1M, EPOCH TIME: 1760126999.313782
[10/10 16:09:59     65s] 
[10/10 16:09:59     65s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:09:59     65s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:09:59     65s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.028, REAL:0.032, MEM:2779.1M, EPOCH TIME: 1760126999.319195
[10/10 16:09:59     65s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2779.1M, EPOCH TIME: 1760126999.319273
[10/10 16:09:59     65s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2779.1M, EPOCH TIME: 1760126999.319414
[10/10 16:09:59     65s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2779.1MB).
[10/10 16:09:59     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.063, REAL:0.068, MEM:2779.1M, EPOCH TIME: 1760126999.325980
[10/10 16:09:59     65s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/10 16:09:59     65s] Initializing placement interface done.
[10/10 16:09:59     65s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2779.1M, EPOCH TIME: 1760126999.326564
[10/10 16:09:59     65s] Leaving CCOpt scope - Cleaning up placement interface...
[10/10 16:09:59     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:09:59     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:59     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:59     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:59     65s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2779.1M, EPOCH TIME: 1760126999.330305
[10/10 16:09:59     65s] Memory usage before memory release/compaction is 2779.1
[10/10 16:09:59     65s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:09:59     65s] Memory usage at end of DPlace-Cleanup is 2779.1M.
[10/10 16:09:59     65s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:09:59     65s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/10 16:09:59     65s] 
[10/10 16:09:59     65s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/10 16:09:59     65s] Summary for sequential cells identification: 
[10/10 16:09:59     65s]   Identified SBFF number: 16
[10/10 16:09:59     65s]   Identified MBFF number: 0
[10/10 16:09:59     65s]   Identified SB Latch number: 2
[10/10 16:09:59     65s]   Identified MB Latch number: 0
[10/10 16:09:59     65s]   Not identified SBFF number: 0
[10/10 16:09:59     65s]   Not identified MBFF number: 0
[10/10 16:09:59     65s]   Not identified SB Latch number: 0
[10/10 16:09:59     65s]   Not identified MB Latch number: 0
[10/10 16:09:59     65s]   Number of sequential cells which are not FFs: 1
[10/10 16:09:59     65s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:09:59     65s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/10 16:09:59     65s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:09:59     65s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:09:59     65s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/10 16:09:59     65s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:09:59     65s] TLC MultiMap info (StdDelay):
[10/10 16:09:59     65s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/10 16:09:59     65s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/10 16:09:59     65s]  Setting StdDelay to: 37.6ps
[10/10 16:09:59     65s] 
[10/10 16:09:59     65s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/10 16:09:59     65s] PSR: n = 962 unplaced = 0 placed = 960 soft_fixed = 0 fixed = 2 covered = 0 unknown = 0
[10/10 16:09:59     65s] CTS PSR unset = 962 soft_fixed = 0 fixed = 0 unknown = 0
[10/10 16:09:59     65s] Leaving CCOpt scope - Initializing placement interface...
[10/10 16:09:59     65s] Memory usage before memory release/compaction is 2779.4
[10/10 16:09:59     65s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:09:59     65s] Memory usage at beginning of DPlace-Init is 2779.3M.
[10/10 16:09:59     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:2779.3M, EPOCH TIME: 1760126999.355440
[10/10 16:09:59     65s] Processing tracks to init pin-track alignment.
[10/10 16:09:59     65s] z: 2, totalTracks: 1
[10/10 16:09:59     65s] z: 4, totalTracks: 1
[10/10 16:09:59     65s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:09:59     65s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2779.3M, EPOCH TIME: 1760126999.382120
[10/10 16:09:59     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:59     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:09:59     65s] 
[10/10 16:09:59     65s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:09:59     65s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:09:59     65s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2779.3M, EPOCH TIME: 1760126999.392088
[10/10 16:09:59     65s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2779.3M, EPOCH TIME: 1760126999.392192
[10/10 16:09:59     65s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2779.3M, EPOCH TIME: 1760126999.392319
[10/10 16:09:59     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2779.3MB).
[10/10 16:09:59     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.039, MEM:2779.3M, EPOCH TIME: 1760126999.394842
[10/10 16:09:59     65s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:09:59     65s] Set min layer with design mode ( 1 )
[10/10 16:09:59     65s] Set max layer with design mode ( 5 )
[10/10 16:09:59     65s] [PSP]    Load db... (mem=2.7M)
[10/10 16:09:59     65s] [PSP]    Read data from FE... (mem=2.7M)
[10/10 16:09:59     65s] (I)      Number of ignored instance 0
[10/10 16:09:59     65s] (I)      Number of inbound cells 0
[10/10 16:09:59     65s] (I)      Number of opened ILM blockages 0
[10/10 16:09:59     65s] (I)      Number of instances temporarily fixed by detailed placement 2
[10/10 16:09:59     65s] (I)      numMoveCells=960, numMacros=4  numNoFlopBlockages=0  numPads=38  numMultiRowHeightInsts=0
[10/10 16:09:59     65s] (I)      cell height: 4140, count: 960
[10/10 16:09:59     65s] [PSP]    Done Read data from FE (cpu=0.002s, mem=2.7M)
[10/10 16:09:59     65s] 
[10/10 16:09:59     65s] [PSP]    Done Load db (cpu=0.002s, mem=2.7M)
[10/10 16:09:59     65s] 
[10/10 16:09:59     65s] [PSP]    Constructing placeable region... (mem=2.7M)
[10/10 16:09:59     65s] (I)      Constructing bin map
[10/10 16:09:59     65s] (I)      Initialize bin information with width=41400 height=41400
[10/10 16:09:59     65s] (I)      Done constructing bin map
[10/10 16:09:59     65s] [PSP]    Compute region effective width... (mem=2.7M)
[10/10 16:09:59     65s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=2.7M)
[10/10 16:09:59     65s] 
[10/10 16:09:59     65s] [PSP]    Done Constructing placeable region (cpu=0.001s, mem=2.7M)
[10/10 16:09:59     65s] 
[10/10 16:09:59     65s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/10 16:09:59     65s] Validating CTS configuration...
[10/10 16:09:59     65s] Checking module port directions...
[10/10 16:09:59     65s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:09:59     65s] Non-default attributes:
[10/10 16:09:59     65s]   Public non-default attributes:
[10/10 16:09:59     65s]     cts_buffer_cells is set for at least one object
[10/10 16:09:59     65s]     cts_clock_gating_cells is set for at least one object
[10/10 16:09:59     65s]     cts_inverter_cells is set for at least one object
[10/10 16:09:59     65s]     cts_logic_cells is set for at least one object
[10/10 16:09:59     65s]     cts_merge_clock_gates is set for at least one object
[10/10 16:09:59     65s]     cts_merge_clock_logic is set for at least one object
[10/10 16:09:59     65s]     cts_primary_delay_corner: tt_v1.8_25C_Nominal_25 (default: )
[10/10 16:09:59     65s]     cts_target_max_transition_time is set for at least one object
[10/10 16:09:59     65s]     cts_target_max_transition_time_sdc is set for at least one object
[10/10 16:09:59     65s]     cts_target_skew is set for at least one object
[10/10 16:09:59     65s]   No private non-default attributes
[10/10 16:09:59     65s] eee: escapedRCCornerName (Nominal_25C)
[10/10 16:09:59     65s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[10/10 16:09:59     66s] eee: pegSigSF=1.070000
[10/10 16:09:59     66s] Updating RC Grid density data for preRoute extraction ...
[10/10 16:09:59     66s] Initializing multi-corner resistance tables ...
[10/10 16:09:59     66s] eee: Grid unit RC data computation started
[10/10 16:09:59     66s] eee: Grid unit RC data computation completed
[10/10 16:09:59     66s] eee: l=1 avDens=0.108424 usedTrk=3984.570460 availTrk=36749.974405 sigTrk=3984.570460
[10/10 16:09:59     66s] eee: l=2 avDens=0.070926 usedTrk=1182.434227 availTrk=16671.365930 sigTrk=1182.434227
[10/10 16:09:59     66s] eee: l=3 avDens=0.167382 usedTrk=1536.901673 availTrk=9182.013074 sigTrk=1536.901673
[10/10 16:09:59     66s] eee: l=4 avDens=0.048496 usedTrk=1409.815339 availTrk=29070.729342 sigTrk=1409.815339
[10/10 16:09:59     66s] eee: l=5 avDens=0.163495 usedTrk=1479.494590 availTrk=9049.180328 sigTrk=1479.494590
[10/10 16:09:59     66s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:09:59     66s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[10/10 16:09:59     66s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.297861 uaWl=1.000000 uaWlH=0.183100 aWlH=0.000000 lMod=0 pMax=0.851200 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[10/10 16:09:59     66s] eee: NetCapCache creation started. (Current Mem: 2782.078M) 
[10/10 16:09:59     66s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2782.254M) 
[10/10 16:09:59     66s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[10/10 16:09:59     66s] eee: Metal Layers Info:
[10/10 16:09:59     66s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:09:59     66s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[10/10 16:09:59     66s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:09:59     66s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[10/10 16:09:59     66s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[10/10 16:09:59     66s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[10/10 16:09:59     66s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[10/10 16:09:59     66s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[10/10 16:09:59     66s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:09:59     66s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[10/10 16:09:59     66s] eee: +-----------------------NDR Info-----------------------+
[10/10 16:09:59     66s] eee: NDR Count = 0, Fake NDR = 0
[10/10 16:09:59     66s] Route type trimming info:
[10/10 16:09:59     66s]   No route type modifications were made.
[10/10 16:09:59     66s] Start AAE Lib Loading. (MEM=2782.710938)
[10/10 16:09:59     66s] End AAE Lib Loading. (MEM=2787.843750 CPU=0:00:00.0 Real=0:00:00.0)
[10/10 16:09:59     66s] End AAE Lib Interpolated Model. (MEM=2787.843750 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:09:59     66s] Library trimming buffers in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 3 cells
[10/10 16:09:59     66s] Original list had 3 cells:
[10/10 16:09:59     66s] CLKBUFX8 CLKBUFX4 CLKBUFX2 
[10/10 16:09:59     66s] Library trimming was not able to trim any cells:
[10/10 16:09:59     66s] CLKBUFX8 CLKBUFX4 CLKBUFX2 
[10/10 16:09:59     66s] Library trimming inverters in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 4 cells
[10/10 16:09:59     66s] Original list had 4 cells:
[10/10 16:09:59     66s] CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
[10/10 16:09:59     66s] Library trimming was not able to trim any cells:
[10/10 16:09:59     66s] CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
[10/10 16:10:00     66s] **WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type leaf. CTS will proceed using 0.599ns.
[10/10 16:10:00     66s] **WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type trunk. CTS will proceed using 0.599ns.
[10/10 16:10:00     67s] Clock tree balancer configuration for clock_tree core_clock:
[10/10 16:10:00     67s] Non-default attributes:
[10/10 16:10:00     67s]   Public non-default attributes:
[10/10 16:10:00     67s]     cts_merge_clock_gates: true (default: false)
[10/10 16:10:00     67s]     cts_merge_clock_logic: true (default: false)
[10/10 16:10:00     67s]   No private non-default attributes
[10/10 16:10:00     67s] For power domain auto-default:
[10/10 16:10:00     67s]   Buffers:     CLKBUFX8 CLKBUFX4 CLKBUFX2
[10/10 16:10:00     67s]   Inverters:   CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1
[10/10 16:10:00     67s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 628509.132um^2
[10/10 16:10:00     67s] Top Routing info:
[10/10 16:10:00     67s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[10/10 16:10:00     67s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[10/10 16:10:00     67s] Trunk Routing info:
[10/10 16:10:00     67s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[10/10 16:10:00     67s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/10 16:10:00     67s] Leaf Routing info:
[10/10 16:10:00     67s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[10/10 16:10:00     67s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/10 16:10:00     67s] For timing_corner tt_v1.8_25C_Nominal_25:both, late and power domain auto-default:
[10/10 16:10:00     67s]   Slew time target (leaf):    0.600ns
[10/10 16:10:00     67s]   Slew time target (trunk):   0.600ns
[10/10 16:10:00     67s]   Slew time target (top):     100.000ns (Note: no nets are considered top nets in this clock tree)
[10/10 16:10:00     67s]   Buffer unit delay: 0.183ns
[10/10 16:10:00     67s]   Buffer max distance: 2277.858um
[10/10 16:10:00     67s] Fastest wire driving cells and distances:
[10/10 16:10:00     67s]   Buffer    : {lib_cell:CLKBUFX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=2277.858um, saturatedSlew=0.419ns, speed=4723.886um per ns, cellArea=9.197um^2 per 1000um}
[10/10 16:10:00     67s]   Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=1965.116um, saturatedSlew=0.384ns, speed=5150.350um per ns, cellArea=8.722um^2 per 1000um}
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Logic Sizing Table:
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] ----------------------------------------------------------
[10/10 16:10:00     67s] Cell    Instance count    Source    Eligible library cells
[10/10 16:10:00     67s] ----------------------------------------------------------
[10/10 16:10:00     67s]   (empty table)
[10/10 16:10:00     67s] ----------------------------------------------------------
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Clock tree balancer configuration for skew_group core_clock/func:
[10/10 16:10:00     67s]  Created from constraint modes: {[]}
[10/10 16:10:00     67s]   Sources:                     pin clk
[10/10 16:10:00     67s]   Total number of sinks:       90
[10/10 16:10:00     67s]   Delay constrained sinks:     90
[10/10 16:10:00     67s]   Constrains:                  default
[10/10 16:10:00     67s]   Non-leaf sinks:              0
[10/10 16:10:00     67s]   Ignore pins:                 0
[10/10 16:10:00     67s]  Timing corner tt_v1.8_25C_Nominal_25:both.late:
[10/10 16:10:00     67s]   Skew target:                 0.183ns
[10/10 16:10:00     67s] Primary reporting skew groups are:
[10/10 16:10:00     67s] skew_group core_clock/func with 90 clock sinks
[10/10 16:10:00     67s] Found 0/0 (-nan%) clock tree instances with fixed placement status.
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Constraint summary
[10/10 16:10:00     67s] ==================
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Transition constraints are active in the following delay corners:
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] tt_v1.8_25C_Nominal_25:both.late
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Cap constraints are active in the following delay corners:
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] tt_v1.8_25C_Nominal_25:both.late
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Transition constraint summary:
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] ----------------------------------------------------------------------------------------------------------
[10/10 16:10:00     67s] Delay corner                                  Target (ns)    Num pins    Target source       Clock tree(s)
[10/10 16:10:00     67s] ----------------------------------------------------------------------------------------------------------
[10/10 16:10:00     67s] tt_v1.8_25C_Nominal_25:both.late (primary)         -            -               -                  -
[10/10 16:10:00     67s]                     -                            0.150          86       liberty explicit    all
[10/10 16:10:00     67s]                     -                            0.500           4       liberty explicit    all
[10/10 16:10:00     67s]                     -                            0.600           2       tool modified       all
[10/10 16:10:00     67s] ----------------------------------------------------------------------------------------------------------
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Capacitance constraint summary:
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] ------------------------------------------------------------------------------------------------------------------
[10/10 16:10:00     67s] Delay corner                                  Limit (pF)    Num nets    Target source                Clock tree(s)
[10/10 16:10:00     67s] ------------------------------------------------------------------------------------------------------------------
[10/10 16:10:00     67s] tt_v1.8_25C_Nominal_25:both.late (primary)        -            -                    -                      -
[10/10 16:10:00     67s]                     -                           0.165          1        library_or_sdc_constraint    all
[10/10 16:10:00     67s] ------------------------------------------------------------------------------------------------------------------
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Clock DAG hash initial state: 33d01caa8e19bcba df66a779dce7a15d
[10/10 16:10:00     67s] CTS services accumulated run-time stats initial state:
[10/10 16:10:00     67s]   delay calculator: calls=3323, total_wall_time=0.321s, mean_wall_time=0.096ms
[10/10 16:10:00     67s]   steiner router: calls=3324, total_wall_time=0.044s, mean_wall_time=0.013ms
[10/10 16:10:00     67s] Clock DAG stats initial state:
[10/10 16:10:00     67s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[10/10 16:10:00     67s]   sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:00     67s]   misc counts      : r=1, pp=0, mci=0
[10/10 16:10:00     67s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/10 16:10:00     67s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1961.380um, total=1961.380um
[10/10 16:10:00     67s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:10:00     67s] UM:*                                                                   InitialState
[10/10 16:10:00     67s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[10/10 16:10:00     67s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Layer information for route type default_route_type_leaf:
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] --------------------------------------------------------------------
[10/10 16:10:00     67s] Layer    Preferred    Route    Res.          Cap.          RC
[10/10 16:10:00     67s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/10 16:10:00     67s] --------------------------------------------------------------------
[10/10 16:10:00     67s] met1     N            H          0.893         0.177         0.158
[10/10 16:10:00     67s] met2     N            V          0.893         0.182         0.163
[10/10 16:10:00     67s] met3     Y            H          0.157         0.297         0.047
[10/10 16:10:00     67s] met4     Y            V          0.157         0.264         0.041
[10/10 16:10:00     67s] met5     N            H          0.018         0.294         0.005
[10/10 16:10:00     67s] --------------------------------------------------------------------
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[10/10 16:10:00     67s] Unshielded; Mask Constraint: 0; Source: cts_route_type.
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Layer information for route type default_route_type_nonleaf:
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] --------------------------------------------------------------------
[10/10 16:10:00     67s] Layer    Preferred    Route    Res.          Cap.          RC
[10/10 16:10:00     67s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/10 16:10:00     67s] --------------------------------------------------------------------
[10/10 16:10:00     67s] met1     N            H          0.893         0.244         0.218
[10/10 16:10:00     67s] met2     N            V          0.893         0.245         0.219
[10/10 16:10:00     67s] met3     Y            H          0.157         0.356         0.056
[10/10 16:10:00     67s] met4     Y            V          0.157         0.327         0.051
[10/10 16:10:00     67s] met5     N            H          0.018         0.309         0.006
[10/10 16:10:00     67s] --------------------------------------------------------------------
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[10/10 16:10:00     67s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Layer information for route type default_route_type_nonleaf:
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] --------------------------------------------------------------------
[10/10 16:10:00     67s] Layer    Preferred    Route    Res.          Cap.          RC
[10/10 16:10:00     67s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/10 16:10:00     67s] --------------------------------------------------------------------
[10/10 16:10:00     67s] met1     N            H          0.893         0.177         0.158
[10/10 16:10:00     67s] met2     N            V          0.893         0.182         0.163
[10/10 16:10:00     67s] met3     Y            H          0.157         0.297         0.047
[10/10 16:10:00     67s] met4     Y            V          0.157         0.264         0.041
[10/10 16:10:00     67s] met5     N            H          0.018         0.294         0.005
[10/10 16:10:00     67s] --------------------------------------------------------------------
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Via selection for estimated routes (rule default):
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] ------------------------------------------------------------------
[10/10 16:10:00     67s] Layer        Via Cell      Res.     Cap.     RC       Top of Stack
[10/10 16:10:00     67s] Range                      (Ohm)    (fF)     (fs)     Only
[10/10 16:10:00     67s] ------------------------------------------------------------------
[10/10 16:10:00     67s] met1-met2    M1M2_PR_MR    4.500    0.054    0.242    false
[10/10 16:10:00     67s] met2-met3    M2M3_PR_MR    3.410    0.058    0.197    false
[10/10 16:10:00     67s] met3-met4    M3M4_PR_MR    3.410    0.050    0.169    false
[10/10 16:10:00     67s] met4-met5    M4M5_PR_MR    0.380    0.230    0.087    false
[10/10 16:10:00     67s] ------------------------------------------------------------------
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] No ideal or dont_touch nets found in the clock tree
[10/10 16:10:00     67s] No dont_touch hnets found in the clock tree
[10/10 16:10:00     67s] No dont_touch hpins found in the clock network.
[10/10 16:10:00     67s] Checking for illegal sizes of clock logic instances...
[10/10 16:10:00     67s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Filtering reasons for cell type: clock gate cell
[10/10 16:10:00     67s] ================================================
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] ---------------------------------------------------------------------
[10/10 16:10:00     67s] Clock trees    Power domain    Reason                   Library cells
[10/10 16:10:00     67s] ---------------------------------------------------------------------
[10/10 16:10:00     67s] all            auto-default    No test enable signal    { ICGX1 }
[10/10 16:10:00     67s] all            auto-default    Is a clockgate cell      { ICGX1 }
[10/10 16:10:00     67s] ---------------------------------------------------------------------
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
[10/10 16:10:00     67s] CCOpt configuration status: all checks passed.
[10/10 16:10:00     67s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[10/10 16:10:00     67s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[10/10 16:10:00     67s]   No exclusion drivers are needed.
[10/10 16:10:00     67s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[10/10 16:10:00     67s] Antenna diode management...
[10/10 16:10:00     67s]   Found 0 antenna diodes in the clock trees.
[10/10 16:10:00     67s]   
[10/10 16:10:00     67s] Antenna diode management done.
[10/10 16:10:00     67s] Adding driver cells for primary IOs...
[10/10 16:10:00     67s] Adding driver cells for primary IOs done.
[10/10 16:10:00     67s] Adding driver cells for primary IOs...
[10/10 16:10:00     67s] Adding driver cells for primary IOs done.
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] ----------------------------------------------------------------------------------------------
[10/10 16:10:00     67s] CCOpt reported the following when adding drivers below input ports and above output ports     
[10/10 16:10:00     67s] ----------------------------------------------------------------------------------------------
[10/10 16:10:00     67s]   (empty table)
[10/10 16:10:00     67s] ----------------------------------------------------------------------------------------------
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Adding driver cell for primary IO roots...
[10/10 16:10:00     67s] Adding driver cell for primary IO roots done.
[10/10 16:10:00     67s] Maximizing clock DAG abstraction...
[10/10 16:10:00     67s]   Removing clock DAG drivers
[10/10 16:10:00     67s] Maximizing clock DAG abstraction done.
[10/10 16:10:00     67s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.9 real=0:00:02.2)
[10/10 16:10:00     67s] Synthesizing clock trees...
[10/10 16:10:00     67s]   Preparing To Balance...
[10/10 16:10:00     67s]   PSR: n = 962 unplaced = 0 placed = 960 soft_fixed = 0 fixed = 2 covered = 0 unknown = 0
[10/10 16:10:00     67s]   CTS PSR unset = 962 soft_fixed = 0 fixed = 0 unknown = 0
[10/10 16:10:00     67s]   Leaving CCOpt scope - Cleaning up placement interface...
[10/10 16:10:00     67s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2818.1M, EPOCH TIME: 1760127000.655781
[10/10 16:10:00     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:10:00     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:00     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:00     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:00     67s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:2817.5M, EPOCH TIME: 1760127000.661239
[10/10 16:10:00     67s] Memory usage before memory release/compaction is 2817.5
[10/10 16:10:00     67s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:10:00     67s] Memory usage at end of DPlace-Cleanup is 2817.5M.
[10/10 16:10:00     67s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:00     67s]   Leaving CCOpt scope - Initializing placement interface...
[10/10 16:10:00     67s] Memory usage before memory release/compaction is 2817.5
[10/10 16:10:00     67s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:10:00     67s] Memory usage at beginning of DPlace-Init is 2816.9M.
[10/10 16:10:00     67s] OPERPROF: Starting DPlace-Init at level 1, MEM:2816.9M, EPOCH TIME: 1760127000.662310
[10/10 16:10:00     67s] Processing tracks to init pin-track alignment.
[10/10 16:10:00     67s] z: 2, totalTracks: 1
[10/10 16:10:00     67s] z: 4, totalTracks: 1
[10/10 16:10:00     67s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:10:00     67s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2816.9M, EPOCH TIME: 1760127000.689690
[10/10 16:10:00     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:00     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:00     67s] 
[10/10 16:10:00     67s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:10:00     67s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:00     67s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2816.9M, EPOCH TIME: 1760127000.700070
[10/10 16:10:00     67s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2816.9M, EPOCH TIME: 1760127000.700170
[10/10 16:10:00     67s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2816.9M, EPOCH TIME: 1760127000.700302
[10/10 16:10:00     67s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2816.9MB).
[10/10 16:10:00     67s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.039, MEM:2816.9M, EPOCH TIME: 1760127000.701015
[10/10 16:10:00     67s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:00     67s]   Merging duplicate siblings in DAG...
[10/10 16:10:00     67s]     Clock DAG hash before merging: 33d01caa8e19bcba df66a779dce7a15d
[10/10 16:10:00     67s]     CTS services accumulated run-time stats before merging:
[10/10 16:10:00     67s]       delay calculator: calls=3323, total_wall_time=0.321s, mean_wall_time=0.096ms
[10/10 16:10:00     67s]       steiner router: calls=3324, total_wall_time=0.044s, mean_wall_time=0.013ms
[10/10 16:10:00     67s]     Clock DAG stats before merging:
[10/10 16:10:00     67s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[10/10 16:10:00     67s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:00     67s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:00     67s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/10 16:10:00     67s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1961.380um, total=1961.380um
[10/10 16:10:00     67s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:10:00     67s] UM:*                                                                   before merging
[10/10 16:10:00     67s]     Resynthesising clock tree into netlist...
[10/10 16:10:00     67s]       Reset timing graph...
[10/10 16:10:00     67s] Ignoring AAE DB Resetting ...
[10/10 16:10:00     67s]       Reset timing graph done.
[10/10 16:10:00     67s]     Resynthesising clock tree into netlist done.
[10/10 16:10:00     67s]     Merging duplicate clock dag driver clones in DAG...
[10/10 16:10:00     67s]     Merging duplicate clock dag driver clones in DAG done.
[10/10 16:10:00     67s]     
[10/10 16:10:00     67s]     Disconnecting clock tree from netlist...
[10/10 16:10:00     67s]     Disconnecting clock tree from netlist done.
[10/10 16:10:00     67s]   Merging duplicate siblings in DAG done.
[10/10 16:10:00     67s]   Applying movement limits...
[10/10 16:10:00     67s]   Applying movement limits done.
[10/10 16:10:00     67s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/10 16:10:00     67s]   CCOpt::Phase::Construction...
[10/10 16:10:00     67s]   Stage::Clustering...
[10/10 16:10:00     67s]     Clock DAG hash before 'Clustering': 33d01caa8e19bcba df66a779dce7a15d
[10/10 16:10:00     67s]   Clustering...
[10/10 16:10:00     67s]     CTS services accumulated run-time stats before 'Clustering':
[10/10 16:10:00     67s]       delay calculator: calls=3323, total_wall_time=0.321s, mean_wall_time=0.096ms
[10/10 16:10:00     67s]       steiner router: calls=3324, total_wall_time=0.044s, mean_wall_time=0.013ms
[10/10 16:10:00     67s]     Initialize for clustering...
[10/10 16:10:00     67s]     Clock DAG hash before clustering: 33d01caa8e19bcba df66a779dce7a15d
[10/10 16:10:00     67s]     CTS services accumulated run-time stats before clustering:
[10/10 16:10:00     67s]       delay calculator: calls=3323, total_wall_time=0.321s, mean_wall_time=0.096ms
[10/10 16:10:00     67s]       steiner router: calls=3324, total_wall_time=0.044s, mean_wall_time=0.013ms
[10/10 16:10:00     67s]     Clock DAG stats before clustering:
[10/10 16:10:00     67s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[10/10 16:10:00     67s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:00     67s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:00     67s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/10 16:10:00     67s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1961.380um, total=1961.380um
[10/10 16:10:00     67s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:10:00     67s] UM:*                                                                   before clustering
[10/10 16:10:00     67s]     Computing max distances from locked parents...
[10/10 16:10:00     67s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[10/10 16:10:00     67s]     Computing max distances from locked parents done.
[10/10 16:10:00     67s]     Preplacing multi-input logics...
[10/10 16:10:00     67s]     Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:00     67s]     Computing optimal clock node locations...
[10/10 16:10:00     67s]     : [10/10 16:10:00     67s] End AAE Lib Interpolated Model. (MEM=2817.585938 CPU Time=0:00:00.0, Real Time=0:00:00.0)
...20% ...40% ...60% ...80% ...100% 
[10/10 16:10:00     67s]     Optimal path computation stats:
[10/10 16:10:00     67s]       Successful          : 0
[10/10 16:10:00     67s]       Unsuccessful        : 0
[10/10 16:10:00     67s]       Immovable           : 1
[10/10 16:10:00     67s]       lockedParentLocation: 0
[10/10 16:10:00     67s]       Region hash         : 13b829a2eee5369
[10/10 16:10:00     67s]     Unsuccessful details:
[10/10 16:10:00     67s]     
[10/10 16:10:00     67s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:00     67s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/10 16:10:00     67s]     Bottom-up phase...
[10/10 16:10:00     67s]     Clustering bottom-up starting from leaves...
[10/10 16:10:00     67s]       Clustering clock_tree core_clock...
[10/10 16:10:01     67s]           Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[10/10 16:10:01     67s]           Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:01     67s]       Clustering clock_tree core_clock done.
[10/10 16:10:01     67s]     Clustering bottom-up starting from leaves done.
[10/10 16:10:01     67s]     Rebuilding the clock tree after clustering...
[10/10 16:10:01     67s]     Rebuilding the clock tree after clustering done.
[10/10 16:10:01     67s]     Clock DAG hash after bottom-up phase: 9d4b01fb0018697d fc09f17624e8d250
[10/10 16:10:01     67s]     CTS services accumulated run-time stats after bottom-up phase:
[10/10 16:10:01     67s]       delay calculator: calls=3445, total_wall_time=0.342s, mean_wall_time=0.099ms
[10/10 16:10:01     67s]       legalizer: calls=50, total_wall_time=0.005s, mean_wall_time=0.094ms
[10/10 16:10:01     67s]       steiner router: calls=3448, total_wall_time=0.063s, mean_wall_time=0.018ms
[10/10 16:10:01     67s]     Clock DAG stats after bottom-up phase:
[10/10 16:10:01     67s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:01     67s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:01     67s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:01     67s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:01     67s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2456.790um, total=3663.370um
[10/10 16:10:01     67s]     Clock DAG library cell distribution after bottom-up phase {count}:
[10/10 16:10:01     67s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:01     67s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:10:01     67s] UM:*                                                                   after bottom-up phase
[10/10 16:10:01     67s]     Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/10 16:10:01     67s]     Legalizing clock trees...
[10/10 16:10:01     67s]     Resynthesising clock tree into netlist...
[10/10 16:10:01     67s]       Reset timing graph...
[10/10 16:10:01     67s] Ignoring AAE DB Resetting ...
[10/10 16:10:01     67s]       Reset timing graph done.
[10/10 16:10:01     67s]     Resynthesising clock tree into netlist done.
[10/10 16:10:01     67s]     Commiting net attributes....
[10/10 16:10:01     67s]     Commiting net attributes. done.
[10/10 16:10:01     67s]     Leaving CCOpt scope - ClockRefiner...
[10/10 16:10:01     67s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2832.9M, EPOCH TIME: 1760127001.208183
[10/10 16:10:01     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:10:01     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     67s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.004, REAL:0.005, MEM:2822.3M, EPOCH TIME: 1760127001.212683
[10/10 16:10:01     67s] Memory usage before memory release/compaction is 2822.3
[10/10 16:10:01     67s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:10:01     67s] Memory usage at end of DPlace-Cleanup is 2822.3M.
[10/10 16:10:01     67s]     Assigned high priority to 94 instances.
[10/10 16:10:01     67s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[10/10 16:10:01     67s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[10/10 16:10:01     67s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2822.3M, EPOCH TIME: 1760127001.230265
[10/10 16:10:01     67s] Memory usage before memory release/compaction is 2822.3
[10/10 16:10:01     67s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:10:01     67s] Memory usage at beginning of DPlace-Init is 2822.3M.
[10/10 16:10:01     67s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2822.3M, EPOCH TIME: 1760127001.230438
[10/10 16:10:01     67s] Processing tracks to init pin-track alignment.
[10/10 16:10:01     67s] z: 2, totalTracks: 1
[10/10 16:10:01     67s] z: 4, totalTracks: 1
[10/10 16:10:01     67s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:10:01     67s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2822.3M, EPOCH TIME: 1760127001.257728
[10/10 16:10:01     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     67s] 
[10/10 16:10:01     67s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:10:01     67s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:01     67s] # Starting Bad Lib Cell Checking (CMU) 
[10/10 16:10:01     67s] OPERPROF:       Starting CMU at level 4, MEM:2822.3M, EPOCH TIME: 1760127001.266445
[10/10 16:10:01     67s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2822.3M, EPOCH TIME: 1760127001.267555
[10/10 16:10:01     67s] 
[10/10 16:10:01     67s] Bad Lib Cell Checking (CMU) is done! (0)
[10/10 16:10:01     67s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.011, REAL:0.011, MEM:2822.3M, EPOCH TIME: 1760127001.268844
[10/10 16:10:01     67s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2822.3M, EPOCH TIME: 1760127001.270144
[10/10 16:10:01     67s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.001, MEM:2822.3M, EPOCH TIME: 1760127001.270683
[10/10 16:10:01     67s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2822.3MB).
[10/10 16:10:01     67s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.039, REAL:0.041, MEM:2822.3M, EPOCH TIME: 1760127001.271538
[10/10 16:10:01     67s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.039, REAL:0.041, MEM:2822.3M, EPOCH TIME: 1760127001.271577
[10/10 16:10:01     67s] TDRefine: refinePlace mode is spiral
[10/10 16:10:01     67s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.wDX0Sw6sXZ.2
[10/10 16:10:01     67s] OPERPROF: Starting Refine-Place at level 1, MEM:2822.3M, EPOCH TIME: 1760127001.272367
[10/10 16:10:01     67s] *** Starting place_detail (0:01:09 mem=2822.3M) ***
[10/10 16:10:01     67s] 
[10/10 16:10:01     67s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.[10/10 16:10:01     67s] Total net bbox length = 1.148e+05 (4.465e+04 7.020e+04) (ext = 2.657e+04)

[10/10 16:10:01     67s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:01     67s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/10 16:10:01     67s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2822.3M, EPOCH TIME: 1760127001.276119
[10/10 16:10:01     67s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2822.3M, EPOCH TIME: 1760127001.276545
[10/10 16:10:01     67s] Set min layer with design mode ( 1 )
[10/10 16:10:01     67s] Set max layer with design mode ( 5 )
[10/10 16:10:01     67s] Set min layer with design mode ( 1 )
[10/10 16:10:01     67s] Set max layer with design mode ( 5 )
[10/10 16:10:01     67s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2822.3M, EPOCH TIME: 1760127001.284694
[10/10 16:10:01     67s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2822.3M, EPOCH TIME: 1760127001.285035
[10/10 16:10:01     67s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2822.3M, EPOCH TIME: 1760127001.285448
[10/10 16:10:01     67s] Starting refinePlace ...
[10/10 16:10:01     67s] Set min layer with design mode ( 1 )
[10/10 16:10:01     67s] Set max layer with design mode ( 5 )
[10/10 16:10:01     67s] One DDP V2 for no tweak run.
[10/10 16:10:01     67s] 
[10/10 16:10:01     67s]  === Spiral for Logical I: (movable: 6) ===
[10/10 16:10:01     67s] 
[10/10 16:10:01     67s] FGC Caching: map cells: 0 total: 0  non_cacheable: 0
[10/10 16:10:01     67s] Set min layer with design mode ( 1 )
[10/10 16:10:01     67s] Set max layer with design mode ( 5 )
[10/10 16:10:01     67s] DDP initSite1 nrRow 300 nrJob 300
[10/10 16:10:01     67s] DDP markSite nrRow 300 nrJob 300
[10/10 16:10:01     67s] OPERPROF:     Starting markDefaultPDBlockedByOtherPDs at level 3, MEM:2831.3M, EPOCH TIME: 1760127001.307872
[10/10 16:10:01     67s] OPERPROF:     Finished markDefaultPDBlockedByOtherPDs at level 3, CPU:0.000, REAL:0.000, MEM:2831.3M, EPOCH TIME: 1760127001.307970
[10/10 16:10:01     67s] ** Cut row section cpu time 0:00:00.0.
[10/10 16:10:01     67s]  ** Cut row section real time 0:00:00.0.
[10/10 16:10:01     67s]    Spread Effort: high, standalone mode, useDDP on.
[10/10 16:10:01     67s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2833.5MB) @(0:01:09 - 0:01:09).
[10/10 16:10:01     67s] Move report: preRPlace moved 6 insts, mean move: 3.99 um, max move: 6.90 um 
[10/10 16:10:01     67s] 	Max move on inst (CTS_ccl_a_buf_00005): (216.66, 638.48) --> (223.56, 638.48)
[10/10 16:10:01     67s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX8
[10/10 16:10:01     67s] 	Violation at original loc: Overlapping with other instance
[10/10 16:10:01     67s] wireLenOptFixPriorityInst 86 inst fixed
[10/10 16:10:01     67s] 
[10/10 16:10:01     67s]  === Spiral for Logical I: (movable: 960) ===
[10/10 16:10:01     67s] 
[10/10 16:10:01     67s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[10/10 16:10:01     67s] 
[10/10 16:10:01     67s]  Info: 0 filler has been deleted!
[10/10 16:10:01     67s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/10 16:10:01     67s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:10:01     67s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:10:01     67s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2832.0MB) @(0:01:09 - 0:01:09).
[10/10 16:10:01     67s] Move report: Detail placement moved 6 insts, mean move: 3.99 um, max move: 6.90 um 
[10/10 16:10:01     67s] 	Max move on inst (CTS_ccl_a_buf_00005): (216.66, 638.48) --> (223.56, 638.48)
[10/10 16:10:01     67s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2832.2MB
[10/10 16:10:01     67s] Statistics of distance of Instance movement in refine placement:
[10/10 16:10:01     67s]   maximum (X+Y) =         6.90 um
[10/10 16:10:01     67s]   inst (CTS_ccl_a_buf_00005) with max move: (216.66, 638.48) -> (223.56, 638.48)
[10/10 16:10:01     67s]   mean    (X+Y) =         3.99 um
[10/10 16:10:01     67s] 	Violation at original loc: Overlapping with other instance
[10/10 16:10:01     67s] Total instances moved : 6
[10/10 16:10:01     67s] Summary Report:
[10/10 16:10:01     67s] Instances moved: 6 (out of 966 movable)
[10/10 16:10:01     67s] Instances flipped: 0
[10/10 16:10:01     67s] Mean displacement: 3.99 um
[10/10 16:10:01     67s] Max displacement: 6.90 um (Instance: CTS_ccl_a_buf_00005) (216.66, 638.48) -> (223.56, 638.48)
[10/10 16:10:01     67s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX8
[10/10 16:10:01     67s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[10/10 16:10:01     67s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.106, REAL:0.108, MEM:2832.2M, EPOCH TIME: 1760127001.393900
[10/10 16:10:01     67s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2832.2MB) @(0:01:09 - 0:01:09).
[10/10 16:10:01     67s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.wDX0Sw6sXZ.2
[10/10 16:10:01     67s] OPERPROF: Finished Refine-Place at level 1, CPU:0.118, REAL:0.123, MEM:2832.2M, EPOCH TIME: 1760127001.394903
[10/10 16:10:01     67s] Total net bbox length = 1.148e+05 (4.464e+04 7.019e+04) (ext = 2.656e+04)
[10/10 16:10:01     67s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2832.2MB
[10/10 16:10:01     67s] *** Finished place_detail (0:01:09 mem=2832.2M) ***
[10/10 16:10:01     67s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2832.2M, EPOCH TIME: 1760127001.394999
[10/10 16:10:01     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1370).
[10/10 16:10:01     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     67s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2826.3M, EPOCH TIME: 1760127001.399156
[10/10 16:10:01     67s] Memory usage before memory release/compaction is 2826.3
[10/10 16:10:01     67s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:10:01     67s] Memory usage at end of DPlace-Cleanup is 2826.3M.
[10/10 16:10:01     67s]     ClockRefiner summary
[10/10 16:10:01     67s]     Non-sink clock instances: Moved 2, flipped 0 and cell swapped 0 (out of a total of 6).
[10/10 16:10:01     67s]     Non-sink clock instances: Average move = 6.9um
[10/10 16:10:01     67s]     All clock instances: Moved 5, flipped 1 and cell swapped 0 (out of a total of 94).
[10/10 16:10:01     67s]     All Clock instances: Average move = 3.96um
[10/10 16:10:01     67s]     The largest move was 6.9 um for CTS_ccl_buf_00006.
[10/10 16:10:01     67s]     The largest move was 6.9 um for CTS_ccl_buf_00006.
[10/10 16:10:01     67s]     Clock sinks: Moved 3, flipped 1 and cell swapped 0 (out of a total of 88).
[10/10 16:10:01     67s]     Clock sinks: Average move = 1.99um
[10/10 16:10:01     67s]     The largest move was 4.14 um for u_ctrl_w_ptr_reg[8].
[10/10 16:10:01     67s]     Revert refine place priority changes on 0 instances.
[10/10 16:10:01     67s]     PSR: n = 968 unplaced = 0 placed = 966 soft_fixed = 0 fixed = 2 covered = 0 unknown = 0
[10/10 16:10:01     67s]     CTS PSR unset = 968 soft_fixed = 0 fixed = 0 unknown = 0
[10/10 16:10:01     67s] Memory usage before memory release/compaction is 2826.3
[10/10 16:10:01     67s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:10:01     67s] Memory usage at beginning of DPlace-Init is 2826.3M.
[10/10 16:10:01     67s] OPERPROF: Starting DPlace-Init at level 1, MEM:2826.3M, EPOCH TIME: 1760127001.415035
[10/10 16:10:01     67s] Processing tracks to init pin-track alignment.
[10/10 16:10:01     67s] z: 2, totalTracks: 1
[10/10 16:10:01     67s] z: 4, totalTracks: 1
[10/10 16:10:01     67s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:10:01     68s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2826.3M, EPOCH TIME: 1760127001.442588
[10/10 16:10:01     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     68s] 
[10/10 16:10:01     68s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:10:01     68s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:01     68s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2826.3M, EPOCH TIME: 1760127001.452491
[10/10 16:10:01     68s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2826.3M, EPOCH TIME: 1760127001.452589
[10/10 16:10:01     68s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2826.3M, EPOCH TIME: 1760127001.452699
[10/10 16:10:01     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2826.3MB).
[10/10 16:10:01     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.039, MEM:2826.3M, EPOCH TIME: 1760127001.453584
[10/10 16:10:01     68s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/10 16:10:01     68s]     Disconnecting clock tree from netlist...
[10/10 16:10:01     68s]     Disconnecting clock tree from netlist done.
[10/10 16:10:01     68s]     PSR: n = 968 unplaced = 0 placed = 966 soft_fixed = 0 fixed = 2 covered = 0 unknown = 0
[10/10 16:10:01     68s]     CTS PSR unset = 968 soft_fixed = 0 fixed = 0 unknown = 0
[10/10 16:10:01     68s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2826.3M, EPOCH TIME: 1760127001.455059
[10/10 16:10:01     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:10:01     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     68s]     Leaving CCOpt scope - Cleaning up placement interface...
[10/10 16:10:01     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     68s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2826.3M, EPOCH TIME: 1760127001.458334
[10/10 16:10:01     68s] Memory usage before memory release/compaction is 2826.3
[10/10 16:10:01     68s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:10:01     68s] Memory usage at end of DPlace-Cleanup is 2826.3M.
[10/10 16:10:01     68s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:01     68s] Memory usage before memory release/compaction is 2826.3
[10/10 16:10:01     68s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:10:01     68s]     Leaving CCOpt scope - Initializing placement interface...
[10/10 16:10:01     68s] Memory usage at beginning of DPlace-Init is 2826.3M.
[10/10 16:10:01     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:2826.3M, EPOCH TIME: 1760127001.459280
[10/10 16:10:01     68s] Processing tracks to init pin-track alignment.
[10/10 16:10:01     68s] z: 2, totalTracks: 1
[10/10 16:10:01     68s] z: 4, totalTracks: 1
[10/10 16:10:01     68s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:10:01     68s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2826.3M, EPOCH TIME: 1760127001.485711
[10/10 16:10:01     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     68s] 
[10/10 16:10:01     68s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:10:01     68s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:01     68s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2826.4M, EPOCH TIME: 1760127001.495644
[10/10 16:10:01     68s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2826.4M, EPOCH TIME: 1760127001.495734
[10/10 16:10:01     68s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2826.4M, EPOCH TIME: 1760127001.495838
[10/10 16:10:01     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2826.4MB).
[10/10 16:10:01     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.037, MEM:2826.4M, EPOCH TIME: 1760127001.496662
[10/10 16:10:01     68s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:01     68s]     Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[10/10 16:10:01     68s] End AAE Lib Interpolated Model. (MEM=2826.382812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:10:01     68s]     Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:01     68s]     
[10/10 16:10:01     68s]     Clock tree legalization - Histogram:
[10/10 16:10:01     68s]     ====================================
[10/10 16:10:01     68s]     
[10/10 16:10:01     68s]     --------------------------------
[10/10 16:10:01     68s]     Movement (um)    Number of cells
[10/10 16:10:01     68s]     --------------------------------
[10/10 16:10:01     68s]     [6.9,6.9)               2
[10/10 16:10:01     68s]     --------------------------------
[10/10 16:10:01     68s]     
[10/10 16:10:01     68s]     
[10/10 16:10:01     68s]     Clock tree legalization - Top 10 Movements:
[10/10 16:10:01     68s]     ===========================================
[10/10 16:10:01     68s]     
[10/10 16:10:01     68s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[10/10 16:10:01     68s]     Movement (um)    Desired              Achieved             Node
[10/10 16:10:01     68s]                      location             location             
[10/10 16:10:01     68s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[10/10 16:10:01     68s]          6.9         (216.660,638.480)    (223.560,638.480)    CTS_ccl_a_buf_00005 (a lib_cell CLKBUFX8) at (223.560,638.480), in power domain auto-default
[10/10 16:10:01     68s]          6.9         (216.660,638.480)    (209.760,638.480)    CTS_ccl_buf_00006 (a lib_cell CLKBUFX8) at (209.760,638.480), in power domain auto-default
[10/10 16:10:01     68s]          0           (559.858,653.480)    (559.858,653.480)    CTS_ccl_a_buf_00004 (a lib_cell CLKBUFX8) at (557.520,650.900), in power domain auto-default
[10/10 16:10:01     68s]          0           (219.382,640.040)    (219.382,640.040)    CTS_ccl_a_buf_00002 (a lib_cell CLKBUFX8) at (216.660,638.480), in power domain auto-default
[10/10 16:10:01     68s]          0           (275.118,653.480)    (275.118,653.480)    CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX8) at (272.780,650.900), in power domain auto-default
[10/10 16:10:01     68s]          0           (385.058,661.760)    (385.058,661.760)    CTS_ccl_a_buf_00001 (a lib_cell CLKBUFX8) at (382.720,659.180), in power domain auto-default
[10/10 16:10:01     68s]          0           (226.282,640.040)    (226.282,640.040)    CTS_ccl_a_buf_00005 (a lib_cell CLKBUFX8) at (223.560,638.480), in power domain auto-default
[10/10 16:10:01     68s]          0           (212.482,640.040)    (212.482,640.040)    CTS_ccl_buf_00006 (a lib_cell CLKBUFX8) at (209.760,638.480), in power domain auto-default
[10/10 16:10:01     68s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[10/10 16:10:01     68s]     
[10/10 16:10:01     68s]     Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/10 16:10:01     68s]     Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[10/10 16:10:01     68s]     Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:01     68s]     Clock DAG hash after 'Clustering': d75174667964c292 9566ceb8dc7dc45f 2fa1564f994dcadb 5aaa015c3b9156ec 2bad17dae236d8db
[10/10 16:10:01     68s]     CTS services accumulated run-time stats after 'Clustering':
[10/10 16:10:01     68s]       delay calculator: calls=3459, total_wall_time=0.345s, mean_wall_time=0.100ms
[10/10 16:10:01     68s]       legalizer: calls=68, total_wall_time=0.005s, mean_wall_time=0.077ms
[10/10 16:10:01     68s]       steiner router: calls=3462, total_wall_time=0.067s, mean_wall_time=0.019ms
[10/10 16:10:01     68s]     Clock DAG stats after 'Clustering':
[10/10 16:10:01     68s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:01     68s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:01     68s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:01     68s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:01     68s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:01     68s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:01     68s]       wire capacitance : top=0.000pF, trunk=0.176pF, leaf=0.537pF, total=0.713pF
[10/10 16:10:01     68s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2933.680um, total=4146.240um
[10/10 16:10:01     68s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2450.810um, total=3657.390um
[10/10 16:10:01     68s]     Clock DAG net violations after 'Clustering': none
[10/10 16:10:01     68s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[10/10 16:10:01     68s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:01     68s]       Leaf  : target=0.150ns count=4 avg=0.117ns sd=0.027ns min=0.089ns max=0.144ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 1 <= 0.150ns}
[10/10 16:10:01     68s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:01     68s]     Clock DAG library cell distribution after 'Clustering' {count}:
[10/10 16:10:01     68s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:01     68s]     Primary reporting skew groups after 'Clustering':
[10/10 16:10:01     68s]       skew_group core_clock/func: insertion delay [min=0.290, max=0.372, avg=0.323, sd=0.015, skn=-0.953, kur=1.204], skew [0.081 vs 0.183], 100% {0.290, 0.372} (wid=0.031 ws=0.022) (gid=0.341 gs=0.062)
[10/10 16:10:01     68s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:01     68s]           max path sink: sram_B/clk1
[10/10 16:10:01     68s]     Skew group summary after 'Clustering':
[10/10 16:10:01     68s]       skew_group core_clock/func: insertion delay [min=0.290, max=0.372, avg=0.323, sd=0.015, skn=-0.953, kur=1.204], skew [0.081 vs 0.183], 100% {0.290, 0.372} (wid=0.031 ws=0.022) (gid=0.341 gs=0.062)
[10/10 16:10:01     68s]     Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:01     68s]   Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
[10/10 16:10:01     68s]   
[10/10 16:10:01     68s]   Post-Clustering Statistics Report
[10/10 16:10:01     68s]   =================================
[10/10 16:10:01     68s]   
[10/10 16:10:01     68s]   Fanout Statistics:
[10/10 16:10:01     68s]   
[10/10 16:10:01     68s]   ---------------------------------------------------------------------------------------------------
[10/10 16:10:01     68s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[10/10 16:10:01     68s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[10/10 16:10:01     68s]   ---------------------------------------------------------------------------------------------------
[10/10 16:10:01     68s]   Trunk         3       2.333      1          5        2.309      {2 <= 1, 1 <= 5}
[10/10 16:10:01     68s]   Leaf          5      18.000      1         41       17.263      {2 <= 9, 1 <= 18, 1 <= 36, 1 <= 45}
[10/10 16:10:01     68s]   ---------------------------------------------------------------------------------------------------
[10/10 16:10:01     68s]   
[10/10 16:10:01     68s]   Clustering Failure Statistics:
[10/10 16:10:01     68s]   
[10/10 16:10:01     68s]   ----------------------------------------------
[10/10 16:10:01     68s]   Net Type    Clusters    Clusters    Transition
[10/10 16:10:01     68s]               Tried       Failed      Failures
[10/10 16:10:01     68s]   ----------------------------------------------
[10/10 16:10:01     68s]   Trunk           2           0            0
[10/10 16:10:01     68s]   Leaf           29          12           12
[10/10 16:10:01     68s]   ----------------------------------------------
[10/10 16:10:01     68s]   
[10/10 16:10:01     68s]   Clustering Partition Statistics:
[10/10 16:10:01     68s]   
[10/10 16:10:01     68s]   ------------------------------------------------------------------------------------
[10/10 16:10:01     68s]   Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[10/10 16:10:01     68s]               Fraction    Fraction    Count        Size      Size    Size    Size
[10/10 16:10:01     68s]   ------------------------------------------------------------------------------------
[10/10 16:10:01     68s]   Trunk        0.000       1.000          1         5.000      5       5       0.000
[10/10 16:10:01     68s]   Leaf         0.000       1.000          1        90.000     90      90       0.000
[10/10 16:10:01     68s]   ------------------------------------------------------------------------------------
[10/10 16:10:01     68s]   
[10/10 16:10:01     68s]   Longest 5 runtime clustering solutions:
[10/10 16:10:01     68s]   
[10/10 16:10:01     68s]   ---------------------------------------------------------------------------------
[10/10 16:10:01     68s]   Wall time     Fanout    Instances Added    Iterations    Clock Tree    Driver
[10/10 16:10:01     68s]   ---------------------------------------------------------------------------------
[10/10 16:10:01     68s]   129543.440      90         1                  3          core_clock    core_clock
[10/10 16:10:01     68s]   ---------------------------------------------------------------------------------
[10/10 16:10:01     68s]   
[10/10 16:10:01     68s]   Bottom-up runtime statistics:
[10/10 16:10:01     68s]   
[10/10 16:10:01     68s]   -----------------------------------------------------------
[10/10 16:10:01     68s]   Mean          Min           Max           Std. Dev    Count
[10/10 16:10:01     68s]   -----------------------------------------------------------
[10/10 16:10:01     68s]   129543.440    129543.440    129543.440     0.000         1
[10/10 16:10:01     68s]   -----------------------------------------------------------
[10/10 16:10:01     68s]   
[10/10 16:10:01     68s]   
[10/10 16:10:01     68s]   Looking for fanout violations...
[10/10 16:10:01     68s]   Looking for fanout violations done.
[10/10 16:10:01     68s]   Removing clustering added virtual delays...
[10/10 16:10:01     68s]     Resynthesising clock tree into netlist...
[10/10 16:10:01     68s]       Reset timing graph...
[10/10 16:10:01     68s] Ignoring AAE DB Resetting ...
[10/10 16:10:01     68s]       Reset timing graph done.
[10/10 16:10:01     68s]   Merging or improvement steps are called with no algorithms enabled.
[10/10 16:10:01     68s]     Resynthesising clock tree into netlist done.
[10/10 16:10:01     68s]     Disconnecting clock tree from netlist...
[10/10 16:10:01     68s]     Disconnecting clock tree from netlist done.
[10/10 16:10:01     68s]   Removing clustering added virtual delays done.
[10/10 16:10:01     68s]   CongRepair After Initial Clustering...
[10/10 16:10:01     68s]   Reset timing graph...
[10/10 16:10:01     68s] Ignoring AAE DB Resetting ...
[10/10 16:10:01     68s]   Reset timing graph done.
[10/10 16:10:01     68s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2829.6M, EPOCH TIME: 1760127001.534392
[10/10 16:10:01     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:490).
[10/10 16:10:01     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     68s]   Leaving CCOpt scope - Early Global Route...
[10/10 16:10:01     68s] Cell top_lvl LLGs are deleted
[10/10 16:10:01     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:01     68s] # Resetting pin-track-align track data.
[10/10 16:10:01     68s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.004, REAL:0.004, MEM:2825.9M, EPOCH TIME: 1760127001.538410
[10/10 16:10:01     68s] Memory usage before memory release/compaction is 2825.9
[10/10 16:10:01     68s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:10:01     68s] Memory usage at end of DPlace-Cleanup is 2825.9M.
[10/10 16:10:01     68s]   Clock implementation routing...
[10/10 16:10:01     68s] Net route status summary:
[10/10 16:10:01     68s]   Clock:         7 (unrouted=7, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[10/10 16:10:01     68s]   Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
[10/10 16:10:01     68s]     Routing using eGR only...
[10/10 16:10:01     68s]       Early Global Route - eGR only step...
[10/10 16:10:01     68s] (ccopt eGR): There are 7 nets to be routed. 0 nets have skip routing designation.
[10/10 16:10:01     68s] (ccopt eGR): There are 7 nets for routing of which 7 have one or more fixed wires.
[10/10 16:10:01     68s] (I)      Running eGR clock mode
[10/10 16:10:01     68s] Running assign ptn pin
[10/10 16:10:01     68s] (ccopt eGR): Start to route 7 all nets
[10/10 16:10:01     68s] Running config msv constraints
[10/10 16:10:01     68s] Running pre-eGR process
[10/10 16:10:01     68s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/10 16:10:01     68s] Type 'man IMPPTN-1250' for more detail.
[10/10 16:10:01     68s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/10 16:10:01     68s] Type 'man IMPPTN-1250' for more detail.
[10/10 16:10:01     68s] [PSP]    Started Early Global Route ( Curr Mem: 2.68 MB )
[10/10 16:10:01     68s] (I)      Initializing eGR engine (clock)
[10/10 16:10:01     68s] Set min layer with design mode ( 1 )
[10/10 16:10:01     68s] Set max layer with design mode ( 5 )
[10/10 16:10:01     68s] (I)      clean place blk overflow:
[10/10 16:10:01     68s] (I)      H : enabled 1.00 0
[10/10 16:10:01     68s] (I)      V : enabled 1.00 0
[10/10 16:10:01     68s] (I)      Initializing eGR engine (clock)
[10/10 16:10:01     68s] Set min layer with design mode ( 1 )
[10/10 16:10:01     68s] Set max layer with design mode ( 5 )
[10/10 16:10:01     68s] (I)      clean place blk overflow:
[10/10 16:10:01     68s] (I)      H : enabled 1.00 0
[10/10 16:10:01     68s] (I)      V : enabled 1.00 0
[10/10 16:10:01     68s] (I)      Running eGR Cong Clean flow
[10/10 16:10:01     68s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2.68 MB )
[10/10 16:10:01     68s] (I)      # wire layers (front) : 6
[10/10 16:10:01     68s] (I)      # wire layers (back)  : 0
[10/10 16:10:01     68s] (I)      min wire layer : 1
[10/10 16:10:01     68s] (I)      max wire layer : 5
[10/10 16:10:01     68s] (I)      # cut layers (front) : 5
[10/10 16:10:01     68s] (I)      # cut layers (back)  : 0
[10/10 16:10:01     68s] (I)      min cut layer : 1
[10/10 16:10:01     68s] (I)      max cut layer : 4
[10/10 16:10:01     68s] (I)      ================================ Layers ================================
[10/10 16:10:01     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:01     68s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:10:01     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:01     68s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:10:01     68s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:10:01     68s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:10:01     68s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:10:01     68s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:10:01     68s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:10:01     68s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:10:01     68s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:10:01     68s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:10:01     68s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:10:01     68s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:10:01     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:01     68s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:10:01     68s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:10:01     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:01     68s] (I)      Started Import and model ( Curr Mem: 2.68 MB )
[10/10 16:10:01     68s] (I)      == Non-default Options ==
[10/10 16:10:01     68s] (I)      Clean congestion better                            : true
[10/10 16:10:01     68s] (I)      Estimate vias on DPT layer                         : true
[10/10 16:10:01     68s] (I)      Rerouting rounds                                   : 10
[10/10 16:10:01     68s] (I)      Clean congestion layer assignment rounds           : 3
[10/10 16:10:01     68s] (I)      Layer constraints as soft constraints              : true
[10/10 16:10:01     68s] (I)      Soft top layer                                     : true
[10/10 16:10:01     68s] (I)      Skip prospective layer relax nets                  : true
[10/10 16:10:01     68s] (I)      Better NDR handling                                : true
[10/10 16:10:01     68s] (I)      Improved NDR modeling in LA                        : true
[10/10 16:10:01     68s] (I)      Routing cost fix for NDR handling                  : true
[10/10 16:10:01     68s] (I)      Block tracks for preroutes                         : true
[10/10 16:10:01     68s] (I)      Assign IRoute by net group key                     : true
[10/10 16:10:01     68s] (I)      Block unroutable channels 3D                       : true
[10/10 16:10:01     68s] (I)      Bound layer relaxed segment wl                     : true
[10/10 16:10:01     68s] (I)      Blocked pin reach length threshold                 : 2
[10/10 16:10:01     68s] (I)      Check blockage within NDR space in TA              : true
[10/10 16:10:01     68s] (I)      Skip must join for term with via pillar            : true
[10/10 16:10:01     68s] (I)      Model find APA for IO pin                          : true
[10/10 16:10:01     68s] (I)      On pin location for off pin term                   : true
[10/10 16:10:01     68s] (I)      Handle EOL spacing                                 : true
[10/10 16:10:01     68s] (I)      Merge PG vias by gap                               : true
[10/10 16:10:01     68s] (I)      Maximum routing layer                              : 5
[10/10 16:10:01     68s] (I)      Minimum routing layer                              : 1
[10/10 16:10:01     68s] (I)      Top routing layer                                  : 5
[10/10 16:10:01     68s] (I)      Bottom routing layer                               : 1
[10/10 16:10:01     68s] (I)      Ignore routing layer                               : true
[10/10 16:10:01     68s] (I)      Route selected nets only                           : true
[10/10 16:10:01     68s] (I)      Refine MST                                         : true
[10/10 16:10:01     68s] (I)      Honor PRL                                          : true
[10/10 16:10:01     68s] (I)      Strong congestion aware                            : true
[10/10 16:10:01     68s] (I)      Improved initial location for IRoutes              : true
[10/10 16:10:01     68s] (I)      Multi panel TA                                     : true
[10/10 16:10:01     68s] (I)      Penalize wire overlap                              : true
[10/10 16:10:01     68s] (I)      Expand small instance blockage                     : true
[10/10 16:10:01     68s] (I)      Reduce via in TA                                   : true
[10/10 16:10:01     68s] (I)      SS-aware routing                                   : true
[10/10 16:10:01     68s] (I)      Improve tree edge sharing                          : true
[10/10 16:10:01     68s] (I)      Improve 2D via estimation                          : true
[10/10 16:10:01     68s] (I)      Refine Steiner tree                                : true
[10/10 16:10:01     68s] (I)      Build spine tree                                   : true
[10/10 16:10:01     68s] (I)      Model pass through capacity                        : true
[10/10 16:10:01     68s] (I)      Extend blockages by a half GCell                   : true
[10/10 16:10:01     68s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[10/10 16:10:01     68s] (I)      Consider pin shapes                                : true
[10/10 16:10:01     68s] (I)      Consider pin shapes for all nodes                  : true
[10/10 16:10:01     68s] (I)      Consider NR APA                                    : true
[10/10 16:10:01     68s] (I)      Consider IO pin shape                              : true
[10/10 16:10:01     68s] (I)      Fix pin connection bug                             : true
[10/10 16:10:01     68s] (I)      Consider layer RC for local wires                  : true
[10/10 16:10:01     68s] (I)      Honor layer constraint                             : true
[10/10 16:10:01     68s] (I)      Route to clock mesh pin                            : true
[10/10 16:10:01     68s] (I)      LA-aware pin escape length                         : 2
[10/10 16:10:01     68s] (I)      Connect multiple ports                             : true
[10/10 16:10:01     68s] (I)      Split for must join                                : true
[10/10 16:10:01     68s] (I)      Number of threads                                  : 1
[10/10 16:10:01     68s] (I)      Routing effort level                               : 10000
[10/10 16:10:01     68s] (I)      Prefer layer length threshold                      : 8
[10/10 16:10:01     68s] (I)      Overflow penalty cost                              : 10
[10/10 16:10:01     68s] (I)      A-star cost                                        : 0.300000
[10/10 16:10:01     68s] (I)      Misalignment cost                                  : 10.000000
[10/10 16:10:01     68s] (I)      Threshold for short IRoute                         : 6
[10/10 16:10:01     68s] (I)      Via cost during post routing                       : 1.000000
[10/10 16:10:01     68s] (I)      Layer congestion ratios                            : { { 1.0 } }
[10/10 16:10:01     68s] (I)      Source-to-sink ratio                               : 0.300000
[10/10 16:10:01     68s] (I)      Scenic ratio bound                                 : 3.000000
[10/10 16:10:01     68s] (I)      Segment layer relax scenic ratio                   : 1.250000
[10/10 16:10:01     68s] (I)      Net layer relax scenic ratio                       : 1.250000
[10/10 16:10:01     68s] (I)      Layer demotion scenic scale                        : 1.000000
[10/10 16:10:01     68s] (I)      Source-sink aware LA ratio                         : 0.500000
[10/10 16:10:01     68s] (I)      PG-aware similar topology routing                  : true
[10/10 16:10:01     68s] (I)      Maze routing via cost fix                          : true
[10/10 16:10:01     68s] (I)      Apply PRL on PG terms                              : true
[10/10 16:10:01     68s] (I)      Apply PRL on obs objects                           : true
[10/10 16:10:01     68s] (I)      Handle range-type spacing rules                    : true
[10/10 16:10:01     68s] (I)      PG gap threshold multiplier                        : 10.000000
[10/10 16:10:01     68s] (I)      Parallel spacing query fix                         : true
[10/10 16:10:01     68s] (I)      Force source to root IR                            : true
[10/10 16:10:01     68s] (I)      Layer Weights                                      : L2:4 L3:2.5
[10/10 16:10:01     68s] (I)      Multi-pass Schedule                                : {{} {} {}}
[10/10 16:10:01     68s] (I)      Route tie net to shape                             : auto
[10/10 16:10:01     68s] (I)      Do not relax to DPT layer                          : true
[10/10 16:10:01     68s] (I)      No DPT in post routing                             : true
[10/10 16:10:01     68s] (I)      Modeling PG via merging fix                        : true
[10/10 16:10:01     68s] (I)      Shield aware TA                                    : true
[10/10 16:10:01     68s] (I)      Strong shield aware TA                             : true
[10/10 16:10:01     68s] (I)      Overflow calculation fix in LA                     : true
[10/10 16:10:01     68s] (I)      Post routing fix                                   : true
[10/10 16:10:01     68s] (I)      Strong post routing                                : true
[10/10 16:10:01     68s] (I)      Violation on path threshold                        : 1
[10/10 16:10:01     68s] (I)      Pass through capacity modeling                     : true
[10/10 16:10:01     68s] (I)      Read layer and via RC                              : true
[10/10 16:10:01     68s] (I)      Select the non-relaxed segments in post routing stage : true
[10/10 16:10:01     68s] (I)      Select term pin box for io pin                     : true
[10/10 16:10:01     68s] (I)      Penalize NDR sharing                               : true
[10/10 16:10:01     68s] (I)      Enable special modeling                            : false
[10/10 16:10:01     68s] (I)      Keep fixed segments                                : true
[10/10 16:10:01     68s] (I)      Increase net scenic ratio                          : true
[10/10 16:10:01     68s] (I)      Method to set GCell size                           : row
[10/10 16:10:01     68s] (I)      Connect multiple ports and must join fix           : true
[10/10 16:10:01     68s] (I)      Avoid high resistance layers                       : true
[10/10 16:10:01     68s] (I)      Segment length threshold                           : 1
[10/10 16:10:01     68s] (I)      Model find APA for IO pin fix                      : true
[10/10 16:10:01     68s] (I)      Avoid connecting non-metal layers                  : true
[10/10 16:10:01     68s] (I)      Use track pitch for NDR                            : true
[10/10 16:10:01     68s] (I)      Decide max and min layer to relax with layer difference : true
[10/10 16:10:01     68s] (I)      Handle non-default track width                     : false
[10/10 16:10:01     68s] (I)      Tie hi/lo max distance                             : 41.400000
[10/10 16:10:01     68s] (I)      Extra cost calculation fix in LA                   : false
[10/10 16:10:01     68s] (I)      early global router routing mode                   : clock
[10/10 16:10:01     68s] (I)      Legalize routing after 1g                          : false
[10/10 16:10:01     68s] (I)      Improve layer adherence during layer relax         : true
[10/10 16:10:01     68s] (I)      Counted 12915 PG shapes. eGR will not process PG shapes layer by layer.
[10/10 16:10:01     68s] (I)      Removed 1 out of boundary tracks from layer 3
[10/10 16:10:01     68s] (I)      ============== Pin Summary ==============
[10/10 16:10:01     68s] (I)      +-------+--------+---------+------------+
[10/10 16:10:01     68s] (I)      | Layer | # pins | % total |      Group |
[10/10 16:10:01     68s] (I)      +-------+--------+---------+------------+
[10/10 16:10:01     68s] (I)      |     1 |   3180 |  100.00 |        Pin |
[10/10 16:10:01     68s] (I)      |     2 |      0 |    0.00 | Pin access |
[10/10 16:10:01     68s] (I)      |     3 |      0 |    0.00 | Pin access |
[10/10 16:10:01     68s] (I)      |     4 |      0 |    0.00 |      Other |
[10/10 16:10:01     68s] (I)      |     5 |      0 |    0.00 |      Other |
[10/10 16:10:01     68s] (I)      +-------+--------+---------+------------+
[10/10 16:10:01     68s] (I)      Custom ignore net properties:
[10/10 16:10:01     68s] (I)      1 : NotLegal
[10/10 16:10:01     68s] (I)      2 : NotSelected
[10/10 16:10:01     68s] (I)      Default ignore net properties:
[10/10 16:10:01     68s] (I)      1 : Special
[10/10 16:10:01     68s] (I)      2 : Analog
[10/10 16:10:01     68s] (I)      3 : Fixed
[10/10 16:10:01     68s] (I)      4 : Skipped
[10/10 16:10:01     68s] (I)      5 : MixedSignal
[10/10 16:10:01     68s] (I)      Prerouted net properties:
[10/10 16:10:01     68s] (I)      1 : NotLegal
[10/10 16:10:01     68s] (I)      2 : Special
[10/10 16:10:01     68s] (I)      3 : Analog
[10/10 16:10:01     68s] (I)      4 : Fixed
[10/10 16:10:01     68s] (I)      5 : Skipped
[10/10 16:10:01     68s] (I)      6 : MixedSignal
[10/10 16:10:01     68s] [NR-eGR] Early global route reroute 7 out of 1100 routable nets
[10/10 16:10:01     68s] (I)      Use row-based GCell size
[10/10 16:10:01     68s] (I)      Use row-based GCell align
[10/10 16:10:01     68s] (I)      layer 0 area = 83000
[10/10 16:10:01     68s] (I)      layer 1 area = 67600
[10/10 16:10:01     68s] (I)      layer 2 area = 240000
[10/10 16:10:01     68s] (I)      layer 3 area = 240000
[10/10 16:10:01     68s] (I)      layer 4 area = 4000000
[10/10 16:10:01     68s] (I)      GCell unit size   : 4140
[10/10 16:10:01     68s] (I)      GCell multiplier  : 1
[10/10 16:10:01     68s] (I)      GCell row height  : 4140
[10/10 16:10:01     68s] (I)      Actual row height : 4140
[10/10 16:10:01     68s] (I)      GCell align ref   : 29900 29900
[10/10 16:10:01     68s] [NR-eGR] Track table information for default rule: 
[10/10 16:10:01     68s] [NR-eGR] met1 has single uniform track structure
[10/10 16:10:01     68s] [NR-eGR] met2 has single uniform track structure
[10/10 16:10:01     68s] [NR-eGR] met3 has single uniform track structure
[10/10 16:10:01     68s] [NR-eGR] met4 has single uniform track structure
[10/10 16:10:01     68s] [NR-eGR] met5 has single uniform track structure
[10/10 16:10:01     68s] (I)      =============== Default via ===============
[10/10 16:10:01     68s] (I)      +---+------------------+------------------+
[10/10 16:10:01     68s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[10/10 16:10:01     68s] (I)      +---+------------------+------------------+
[10/10 16:10:01     68s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[10/10 16:10:01     68s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[10/10 16:10:01     68s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[10/10 16:10:01     68s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[10/10 16:10:01     68s] (I)      +---+------------------+------------------+
[10/10 16:10:01     68s] (I)      Design has 4 placement macros with 4 shapes. 
[10/10 16:10:01     68s] [NR-eGR] Read 11634 PG shapes
[10/10 16:10:01     68s] [NR-eGR] Read 0 clock shapes
[10/10 16:10:01     68s] [NR-eGR] Read 0 other shapes
[10/10 16:10:01     68s] [NR-eGR] #Routing Blockages  : 8
[10/10 16:10:01     68s] [NR-eGR] #Bump Blockages     : 0
[10/10 16:10:01     68s] [NR-eGR] #Instance Blockages : 16696
[10/10 16:10:01     68s] [NR-eGR] #PG Blockages       : 11634
[10/10 16:10:01     68s] [NR-eGR] #Halo Blockages     : 0
[10/10 16:10:01     68s] [NR-eGR] #Boundary Blockages : 0
[10/10 16:10:01     68s] [NR-eGR] #Clock Blockages    : 0
[10/10 16:10:01     68s] [NR-eGR] #Other Blockages    : 0
[10/10 16:10:01     68s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/10 16:10:01     68s] [NR-eGR] #prerouted nets         : 0
[10/10 16:10:01     68s] [NR-eGR] #prerouted special nets : 0
[10/10 16:10:01     68s] [NR-eGR] #prerouted wires        : 0
[10/10 16:10:01     68s] (I)        Front-side 1100 ( ignored 1093 )
[10/10 16:10:01     68s] [NR-eGR] Read 1100 nets ( ignored 1093 )
[10/10 16:10:01     68s] (I)        Back-side  0 ( ignored 0 )
[10/10 16:10:01     68s] (I)        Both-side  0 ( ignored 0 )
[10/10 16:10:01     68s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[10/10 16:10:01     68s] [NR-eGR] #via pillars        : 0
[10/10 16:10:01     68s] [NR-eGR] #must join all port : 0
[10/10 16:10:01     68s] [NR-eGR] #multiple ports     : 0
[10/10 16:10:01     68s] [NR-eGR] #has must join      : 0
[10/10 16:10:01     68s] (I)      handle routing halo
[10/10 16:10:01     68s] (I)      Reading macro buffers
[10/10 16:10:01     68s] (I)      Number of macro buffers: 0
[10/10 16:10:01     68s] (I)      default corner id = 0
[10/10 16:10:01     68s] (I)      ========== RC Report:  ===========
[10/10 16:10:01     68s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[10/10 16:10:01     68s] (I)      ----------------------------------
[10/10 16:10:01     68s] (I)        met1         0.893        0.177 
[10/10 16:10:01     68s] (I)        met2         0.893        0.182 
[10/10 16:10:01     68s] (I)        met3         0.157        0.297 
[10/10 16:10:01     68s] (I)        met4         0.157        0.264 
[10/10 16:10:01     68s] (I)        met5         0.018        0.294 
[10/10 16:10:01     68s] (I)      ========== RC Report:  ===========
[10/10 16:10:01     68s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[10/10 16:10:01     68s] (I)      ----------------------------------
[10/10 16:10:01     68s] (I)        met1         0.893        0.244 
[10/10 16:10:01     68s] (I)        met2         0.893        0.245 
[10/10 16:10:01     68s] (I)        met3         0.157        0.356 
[10/10 16:10:01     68s] (I)        met4         0.157        0.327 
[10/10 16:10:01     68s] (I)        met5         0.018        0.309 
[10/10 16:10:01     68s] [NR-eGR] Handle net priority by net group ordering
[10/10 16:10:01     68s] (I)      original grid = 248 x 315
[10/10 16:10:01     68s] (I)      merged grid = 248 x 315
[10/10 16:10:01     68s] (I)      Read Num Blocks=39950  Num Prerouted Wires=0  Num CS=0
[10/10 16:10:01     68s] (I)      Layer 0 (H) : #blockages 23571 : #preroutes 0
[10/10 16:10:01     68s] (I)      Layer 1 (V) : #blockages 6042 : #preroutes 0
[10/10 16:10:01     68s] (I)      Layer 2 (H) : #blockages 6208 : #preroutes 0
[10/10 16:10:01     68s] (I)      Layer 3 (V) : #blockages 3044 : #preroutes 0
[10/10 16:10:01     68s] (I)      Layer 4 (H) : #blockages 1085 : #preroutes 0
[10/10 16:10:01     68s] (I)      Moved 5 terms for better access 
[10/10 16:10:01     68s] (I)      Number of ignored nets                =   1093
[10/10 16:10:01     68s] (I)      Number of connected nets              =      0
[10/10 16:10:01     68s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/10 16:10:01     68s] (I)      Number of clock nets                  =      7.  Ignored: No
[10/10 16:10:01     68s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/10 16:10:01     68s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/10 16:10:01     68s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/10 16:10:01     68s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/10 16:10:01     68s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/10 16:10:01     68s] [NR-eGR] There are 7 clock nets ( 7 with NDR ).
[10/10 16:10:01     68s] (I)      Ndr track 0 does not exist
[10/10 16:10:01     68s] (I)      ---------------------Grid Graph Info--------------------
[10/10 16:10:01     68s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[10/10 16:10:01     68s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[10/10 16:10:01     68s] (I)      Site width          :   460  (dbu)
[10/10 16:10:01     68s] (I)      Row height          :  4140  (dbu)
[10/10 16:10:01     68s] (I)      GCell row height    :  4140  (dbu)
[10/10 16:10:01     68s] (I)      GCell width         :  4140  (dbu)
[10/10 16:10:01     68s] (I)      GCell height        :  4140  (dbu)
[10/10 16:10:01     68s] (I)      Grid                :   248   315     5
[10/10 16:10:01     68s] (I)      Layer numbers       :     1     2     3     4     5
[10/10 16:10:01     68s] (I)      Layer name         :  met1  met2  met3  met4  met5
[10/10 16:10:01     68s] (I)      Vertical capacity   :     0  4140     0  4140     0
[10/10 16:10:01     68s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[10/10 16:10:01     68s] (I)      Default wire width  :   140   140   300   300  1600
[10/10 16:10:01     68s] (I)      Default wire space  :   140   140   300   300  1600
[10/10 16:10:01     68s] (I)      Default wire pitch  :   280   280   600   600  3200
[10/10 16:10:01     68s] (I)      Default pitch size  :   460   460   610   615  3660
[10/10 16:10:01     68s] (I)      First track coord   :   460   460   620   380  4280
[10/10 16:10:01     68s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[10/10 16:10:01     68s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[10/10 16:10:01     68s] (I)      --------------------------------------------------------
[10/10 16:10:01     68s] 
[10/10 16:10:01     68s] [NR-eGR] == Routing rule table ==
[10/10 16:10:01     68s] [NR-eGR]  ID  Name  #Nets 
[10/10 16:10:01     68s] [NR-eGR] -----------------
[10/10 16:10:01     68s] [NR-eGR]   0            7 
[10/10 16:10:01     68s] (I)      ======== NDR :  =========
[10/10 16:10:01     68s] (I)      +--------------+--------+
[10/10 16:10:01     68s] (I)      |           ID |      0 |
[10/10 16:10:01     68s] (I)      |      Default |     no |
[10/10 16:10:01     68s] (I)      |  Clk Special |     no |
[10/10 16:10:01     68s] (I)      | Hard spacing |     no |
[10/10 16:10:01     68s] (I)      |    NDR track | (none) |
[10/10 16:10:01     68s] (I)      |      NDR via | (none) |
[10/10 16:10:01     68s] (I)      |  Extra space |      1 |
[10/10 16:10:01     68s] (I)      |      Shields |      0 |
[10/10 16:10:01     68s] (I)      |   Demand (H) |      2 |
[10/10 16:10:01     68s] (I)      |   Demand (V) |      2 |
[10/10 16:10:01     68s] (I)      |        #Nets |      7 |
[10/10 16:10:01     68s] (I)      +--------------+--------+
[10/10 16:10:01     68s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:01     68s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:10:01     68s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:01     68s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:10:01     68s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:10:01     68s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:10:01     68s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:10:01     68s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[10/10 16:10:01     68s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:01     68s] (I)      =============== Blocked Tracks ===============
[10/10 16:10:01     68s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:01     68s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/10 16:10:01     68s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:01     68s] (I)      |     1 |  701592 |   357334 |        50.93% |
[10/10 16:10:01     68s] (I)      |     2 |  702135 |   359626 |        51.22% |
[10/10 16:10:01     68s] (I)      |     3 |  528984 |   242404 |        45.82% |
[10/10 16:10:01     68s] (I)      |     4 |  525420 |   276656 |        52.65% |
[10/10 16:10:01     68s] (I)      |     5 |   88040 |    29884 |        33.94% |
[10/10 16:10:01     68s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:01     68s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.19 sec, Curr Mem: 2.70 MB )
[10/10 16:10:01     68s] (I)      Reset routing kernel
[10/10 16:10:01     68s] (I)      Started Global Routing ( Curr Mem: 2.70 MB )
[10/10 16:10:01     68s] (I)      totalPins=103  totalGlobalPin=101 (98.06%)
[10/10 16:10:01     68s] (I)      ================= Net Group Info =================
[10/10 16:10:01     68s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:01     68s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[10/10 16:10:01     68s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:01     68s] (I)      |  1 |              7 |      met3(3) |   met4(4) |
[10/10 16:10:01     68s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:01     68s] (I)      total 2D Cap : 536910 = (287765 H, 249145 V)
[10/10 16:10:01     68s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[10/10 16:10:01     68s] (I)      init route region map
[10/10 16:10:01     68s] (I)      #blocked regions = 2
[10/10 16:10:01     68s] (I)      #non-blocked regions = 1
[10/10 16:10:01     68s] (I)      init safety region map
[10/10 16:10:01     68s] (I)      #blocked regions = 2
[10/10 16:10:01     68s] (I)      #non-blocked regions = 1
[10/10 16:10:01     68s] (I)      Adjusted 2 GCells for pin access
[10/10 16:10:01     68s] (I)      
[10/10 16:10:01     68s] (I)      ============  Phase 1a Route ============
[10/10 16:10:01     68s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[10/10 16:10:01     68s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[10/10 16:10:01     68s] (I)      Usage: 997 = (538 H, 459 V) = (0.19% H, 0.18% V) = (2.227e+03um H, 1.900e+03um V)
[10/10 16:10:01     68s] (I)      
[10/10 16:10:01     68s] (I)      ============  Phase 1b Route ============
[10/10 16:10:01     68s] (I)      Usage: 997 = (538 H, 459 V) = (0.19% H, 0.18% V) = (2.227e+03um H, 1.900e+03um V)
[10/10 16:10:01     68s] (I)      Overflow of layer group 1: 0.00% H + 0.24% V. EstWL: 4.127580e+03um
[10/10 16:10:01     68s] (I)      
[10/10 16:10:01     68s] (I)      ============  Phase 1c Route ============
[10/10 16:10:01     68s] (I)      Level2 Grid: 50 x 63
[10/10 16:10:01     68s] (I)      Usage: 1001 = (542 H, 459 V) = (0.19% H, 0.18% V) = (2.244e+03um H, 1.900e+03um V)
[10/10 16:10:01     68s] (I)      
[10/10 16:10:01     68s] (I)      ============  Phase 1d Route ============
[10/10 16:10:01     68s] (I)      Usage: 1002 = (543 H, 459 V) = (0.19% H, 0.18% V) = (2.248e+03um H, 1.900e+03um V)
[10/10 16:10:01     68s] (I)      
[10/10 16:10:01     68s] (I)      ============  Phase 1e Route ============
[10/10 16:10:01     68s] (I)      Usage: 1002 = (543 H, 459 V) = (0.19% H, 0.18% V) = (2.248e+03um H, 1.900e+03um V)
[10/10 16:10:01     68s] (I)      
[10/10 16:10:01     68s] (I)      ============  Phase 1f Route ============
[10/10 16:10:01     68s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 4.148280e+03um
[10/10 16:10:01     68s] (I)      Usage: 1001 = (542 H, 459 V) = (0.19% H, 0.18% V) = (2.244e+03um H, 1.900e+03um V)
[10/10 16:10:01     68s] (I)      
[10/10 16:10:01     68s] (I)      ============  Phase 1g Route ============
[10/10 16:10:01     68s] (I)      Usage: 1001 = (542 H, 459 V) = (0.19% H, 0.18% V) = (2.244e+03um H, 1.900e+03um V)
[10/10 16:10:01     68s] (I)      
[10/10 16:10:01     68s] (I)      ============  Phase 1h Route ============
[10/10 16:10:01     68s] (I)      Usage: 1001 = (542 H, 459 V) = (0.19% H, 0.18% V) = (2.244e+03um H, 1.900e+03um V)
[10/10 16:10:01     68s] (I)      
[10/10 16:10:01     68s] (I)      ============  Phase 1l Route ============
[10/10 16:10:01     68s] (I)      
[10/10 16:10:01     68s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/10 16:10:01     68s] [NR-eGR]                        OverCon            
[10/10 16:10:01     68s] [NR-eGR]                         #Gcell     %Gcell
[10/10 16:10:01     68s] [NR-eGR]        Layer             (1-2)    OverCon
[10/10 16:10:01     68s] [NR-eGR] ----------------------------------------------
[10/10 16:10:01     68s] [NR-eGR]    met1 ( 1)         1( 0.00%)   ( 0.00%) 
[10/10 16:10:01     68s] [NR-eGR]    met2 ( 2)         0( 0.00%)   ( 0.00%) 
[10/10 16:10:01     68s] [NR-eGR]    met3 ( 3)         0( 0.00%)   ( 0.00%) 
[10/10 16:10:01     68s] [NR-eGR]    met4 ( 4)         2( 0.00%)   ( 0.00%) 
[10/10 16:10:01     68s] [NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[10/10 16:10:01     68s] [NR-eGR] ----------------------------------------------
[10/10 16:10:01     68s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[10/10 16:10:01     68s] [NR-eGR] 
[10/10 16:10:01     68s] (I)      Finished Global Routing ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2.70 MB )
[10/10 16:10:01     68s] (I)      Updating congestion map
[10/10 16:10:01     68s] (I)      total 2D Cap : 1340850 = (700672 H, 640178 V)
[10/10 16:10:02     68s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/10 16:10:02     68s] (I)      Running track assignment and export wires
[10/10 16:10:02     68s] (I)      Delete wires for 7 nets 
[10/10 16:10:02     68s] (I)      ============= Track Assignment ============
[10/10 16:10:02     68s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.69 MB )
[10/10 16:10:02     68s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[10/10 16:10:02     68s] (I)      Run Multi-thread track assignment
[10/10 16:10:02     68s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2.69 MB )
[10/10 16:10:02     68s] (I)      Started Export ( Curr Mem: 2.69 MB )
[10/10 16:10:02     68s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[10/10 16:10:02     68s] [NR-eGR] Total eGR-routed clock nets wire length: 4201um, number of vias: 239
[10/10 16:10:02     68s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:02     68s] [NR-eGR] Report for selected net(s) only.
[10/10 16:10:02     68s] [NR-eGR]               Length (um)  Vias 
[10/10 16:10:02     68s] [NR-eGR] --------------------------------
[10/10 16:10:02     68s] [NR-eGR]  met1  (1H)            65    93 
[10/10 16:10:02     68s] [NR-eGR]  met2  (2V)           131    90 
[10/10 16:10:02     68s] [NR-eGR]  met3  (3H)          2154    47 
[10/10 16:10:02     68s] [NR-eGR]  met4  (4V)          1806     9 
[10/10 16:10:02     68s] [NR-eGR]  met5  (5H)            46     0 
[10/10 16:10:02     68s] [NR-eGR] --------------------------------
[10/10 16:10:02     68s] [NR-eGR]        Total         4201   239 
[10/10 16:10:02     68s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:02     68s] [NR-eGR] Total half perimeter of net bounding box: 3661um
[10/10 16:10:02     68s] [NR-eGR] Total length: 4201um, number of vias: 239
[10/10 16:10:02     68s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:02     68s] [NR-eGR] Total routed clock nets wire length: 4201um, number of vias: 239
[10/10 16:10:02     68s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:02     68s] [NR-eGR]               Length (um)  Vias 
[10/10 16:10:02     68s] [NR-eGR] --------------------------------
[10/10 16:10:02     68s] [NR-eGR]  met1  (1H)          4110  3197 
[10/10 16:10:02     68s] [NR-eGR]  met2  (2V)         48486  2212 
[10/10 16:10:02     68s] [NR-eGR]  met3  (3H)         63241   469 
[10/10 16:10:02     68s] [NR-eGR]  met4  (4V)         24883   281 
[10/10 16:10:02     68s] [NR-eGR]  met5  (5H)          2402     0 
[10/10 16:10:02     68s] [NR-eGR] --------------------------------
[10/10 16:10:02     68s] [NR-eGR]        Total       143122  6159 
[10/10 16:10:02     68s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:02     68s] [NR-eGR] Total half perimeter of net bounding box: 114825um
[10/10 16:10:02     68s] [NR-eGR] Total length: 143122um, number of vias: 6159
[10/10 16:10:02     68s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:02     68s] (I)      == Layer wire length by net rule ==
[10/10 16:10:02     68s] (I)                     Default 
[10/10 16:10:02     68s] (I)      -----------------------
[10/10 16:10:02     68s] (I)       met1  (1H)     4110um 
[10/10 16:10:02     68s] (I)       met2  (2V)    48486um 
[10/10 16:10:02     68s] (I)       met3  (3H)    63241um 
[10/10 16:10:02     68s] (I)       met4  (4V)    24883um 
[10/10 16:10:02     68s] (I)       met5  (5H)     2402um 
[10/10 16:10:02     68s] (I)      -----------------------
[10/10 16:10:02     68s] (I)             Total  143122um 
[10/10 16:10:02     68s] (I)      == Layer via count by net rule ==
[10/10 16:10:02     68s] (I)                    Default 
[10/10 16:10:02     68s] (I)      ----------------------
[10/10 16:10:02     68s] (I)       met1  (1H)      3197 
[10/10 16:10:02     68s] (I)       met2  (2V)      2212 
[10/10 16:10:02     68s] (I)       met3  (3H)       469 
[10/10 16:10:02     68s] (I)       met4  (4V)       281 
[10/10 16:10:02     68s] (I)       met5  (5H)         0 
[10/10 16:10:02     68s] (I)      ----------------------
[10/10 16:10:02     68s] (I)             Total     6159 
[10/10 16:10:02     68s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.69 MB )
[10/10 16:10:02     68s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[10/10 16:10:02     68s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.39 sec, Real: 0.49 sec, Curr Mem: 2.69 MB )
[10/10 16:10:02     68s] [NR-eGR] Finished Early Global Route ( CPU: 0.40 sec, Real: 0.50 sec, Curr Mem: 2.68 MB )
[10/10 16:10:02     68s] (I)      ======================================= Runtime Summary ========================================
[10/10 16:10:02     68s] (I)       Step                                                 %     Start    Finish      Real       CPU 
[10/10 16:10:02     68s] (I)      ------------------------------------------------------------------------------------------------
[10/10 16:10:02     68s] (I)       Early Global Route                             100.00%  3.06 sec  3.56 sec  0.50 sec  0.40 sec 
[10/10 16:10:02     68s] (I)       +-Early Global Route kernel                     98.71%  3.07 sec  3.56 sec  0.49 sec  0.39 sec 
[10/10 16:10:02     68s] (I)       | +-Import and model                            38.49%  3.09 sec  3.28 sec  0.19 sec  0.13 sec 
[10/10 16:10:02     68s] (I)       | | +-Create place DB                            1.12%  3.09 sec  3.10 sec  0.01 sec  0.01 sec 
[10/10 16:10:02     68s] (I)       | | | +-Import place data                        1.10%  3.09 sec  3.10 sec  0.01 sec  0.01 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Read instances and placement           0.29%  3.09 sec  3.09 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Read nets                              0.77%  3.09 sec  3.10 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | +-Create route DB                           27.60%  3.10 sec  3.24 sec  0.14 sec  0.11 sec 
[10/10 16:10:02     68s] (I)       | | | +-Import route data (1T)                  26.46%  3.10 sec  3.24 sec  0.13 sec  0.11 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Read blockages ( Layer 1-5 )           2.60%  3.12 sec  3.13 sec  0.01 sec  0.01 sec 
[10/10 16:10:02     68s] (I)       | | | | | +-Read routing blockages               0.01%  3.12 sec  3.12 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | | +-Read bump blockages                  0.00%  3.12 sec  3.12 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | | +-Read instance blockages              0.67%  3.12 sec  3.12 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | | +-Read PG blockages                    1.01%  3.12 sec  3.13 sec  0.01 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | | | +-Allocate memory for PG via list    0.03%  3.12 sec  3.12 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | | +-Read clock blockages                 0.06%  3.13 sec  3.13 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | | +-Read other blockages                 0.08%  3.13 sec  3.13 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | | +-Read halo blockages                  0.01%  3.13 sec  3.13 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | | +-Read boundary cut boxes              0.00%  3.13 sec  3.13 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Read blackboxes                        0.00%  3.13 sec  3.13 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Read prerouted                         0.20%  3.13 sec  3.13 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Read nets                              0.06%  3.13 sec  3.14 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Set up via pillars                     0.01%  3.14 sec  3.14 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Set up RC info                         0.41%  3.14 sec  3.14 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Read net priorities                    0.05%  3.14 sec  3.14 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Initialize 3D grid graph               0.81%  3.14 sec  3.14 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Model blockage capacity               16.85%  3.14 sec  3.23 sec  0.08 sec  0.08 sec 
[10/10 16:10:02     68s] (I)       | | | | | +-Initialize 3D capacity              15.77%  3.14 sec  3.22 sec  0.08 sec  0.08 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Move terms for access (1T)             0.04%  3.23 sec  3.23 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | +-Read aux data                              0.00%  3.24 sec  3.24 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | +-Others data preparation                    0.00%  3.24 sec  3.24 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | +-Create route kernel                        9.56%  3.24 sec  3.28 sec  0.05 sec  0.01 sec 
[10/10 16:10:02     68s] (I)       | +-Global Routing                              30.93%  3.28 sec  3.44 sec  0.15 sec  0.14 sec 
[10/10 16:10:02     68s] (I)       | | +-Initialization                             0.27%  3.28 sec  3.29 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | +-Net group 1                               26.07%  3.29 sec  3.42 sec  0.13 sec  0.13 sec 
[10/10 16:10:02     68s] (I)       | | | +-Generate topology                        0.13%  3.29 sec  3.29 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | +-Phase 1a                                 0.79%  3.34 sec  3.34 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Pattern routing (1T)                   0.26%  3.34 sec  3.34 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.43%  3.34 sec  3.34 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | +-Phase 1b                                 0.72%  3.34 sec  3.35 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Monotonic routing (1T)                 0.49%  3.34 sec  3.35 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | +-Phase 1c                                 2.30%  3.35 sec  3.36 sec  0.01 sec  0.01 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Two level Routing                      2.27%  3.35 sec  3.36 sec  0.01 sec  0.01 sec 
[10/10 16:10:02     68s] (I)       | | | | | +-Two Level Routing (Regular)          1.02%  3.35 sec  3.35 sec  0.01 sec  0.01 sec 
[10/10 16:10:02     68s] (I)       | | | | | +-Two Level Routing (Strong)           0.88%  3.35 sec  3.36 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | +-Phase 1d                                 6.42%  3.36 sec  3.39 sec  0.03 sec  0.03 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Detoured routing (1T)                  6.37%  3.36 sec  3.39 sec  0.03 sec  0.03 sec 
[10/10 16:10:02     68s] (I)       | | | +-Phase 1e                                 0.21%  3.39 sec  3.39 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Route legalization                     0.02%  3.39 sec  3.39 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  3.39 sec  3.39 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | +-Phase 1f                                 3.04%  3.39 sec  3.41 sec  0.02 sec  0.02 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Congestion clean                       3.01%  3.39 sec  3.41 sec  0.01 sec  0.01 sec 
[10/10 16:10:02     68s] (I)       | | | +-Phase 1g                                 0.62%  3.41 sec  3.41 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Post Routing                           0.59%  3.41 sec  3.41 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | +-Phase 1h                                 0.51%  3.41 sec  3.41 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Post Routing                           0.49%  3.41 sec  3.41 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | +-Phase 1l                                 0.99%  3.41 sec  3.42 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | | +-Layer assignment (1T)                  0.19%  3.42 sec  3.42 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | +-Export cong map                             18.43%  3.44 sec  3.53 sec  0.09 sec  0.09 sec 
[10/10 16:10:02     68s] (I)       | | +-Export 2D cong map                         8.47%  3.49 sec  3.53 sec  0.04 sec  0.04 sec 
[10/10 16:10:02     68s] (I)       | +-Extract Global 3D Wires                      0.01%  3.53 sec  3.53 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | +-Track Assignment (1T)                        3.67%  3.53 sec  3.55 sec  0.02 sec  0.02 sec 
[10/10 16:10:02     68s] (I)       | | +-Initialization                             0.08%  3.53 sec  3.53 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | +-Track Assignment Kernel                    3.49%  3.53 sec  3.55 sec  0.02 sec  0.02 sec 
[10/10 16:10:02     68s] (I)       | | +-Free Memory                                0.00%  3.55 sec  3.55 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | +-Export                                       1.52%  3.55 sec  3.56 sec  0.01 sec  0.01 sec 
[10/10 16:10:02     68s] (I)       | | +-Export DB wires                            0.11%  3.55 sec  3.55 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | +-Export all nets                          0.06%  3.55 sec  3.55 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | | +-Set wire vias                            0.01%  3.55 sec  3.55 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | +-Report wirelength                          0.97%  3.55 sec  3.55 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | +-Update net boxes                           0.37%  3.55 sec  3.56 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | | +-Update timing                              0.00%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)       | +-Postprocess design                           0.09%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)      ======================= Summary by functions ========================
[10/10 16:10:02     68s] (I)       Lv  Step                                      %      Real       CPU 
[10/10 16:10:02     68s] (I)      ---------------------------------------------------------------------
[10/10 16:10:02     68s] (I)        0  Early Global Route                  100.00%  0.50 sec  0.40 sec 
[10/10 16:10:02     68s] (I)        1  Early Global Route kernel            98.71%  0.49 sec  0.39 sec 
[10/10 16:10:02     68s] (I)        2  Import and model                     38.49%  0.19 sec  0.13 sec 
[10/10 16:10:02     68s] (I)        2  Global Routing                       30.93%  0.15 sec  0.14 sec 
[10/10 16:10:02     68s] (I)        2  Export cong map                      18.43%  0.09 sec  0.09 sec 
[10/10 16:10:02     68s] (I)        2  Track Assignment (1T)                 3.67%  0.02 sec  0.02 sec 
[10/10 16:10:02     68s] (I)        2  Export                                1.52%  0.01 sec  0.01 sec 
[10/10 16:10:02     68s] (I)        2  Postprocess design                    0.09%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        2  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        3  Create route DB                      27.60%  0.14 sec  0.11 sec 
[10/10 16:10:02     68s] (I)        3  Net group 1                          26.07%  0.13 sec  0.13 sec 
[10/10 16:10:02     68s] (I)        3  Create route kernel                   9.56%  0.05 sec  0.01 sec 
[10/10 16:10:02     68s] (I)        3  Export 2D cong map                    8.47%  0.04 sec  0.04 sec 
[10/10 16:10:02     68s] (I)        3  Track Assignment Kernel               3.49%  0.02 sec  0.02 sec 
[10/10 16:10:02     68s] (I)        3  Create place DB                       1.12%  0.01 sec  0.01 sec 
[10/10 16:10:02     68s] (I)        3  Report wirelength                     0.97%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        3  Update net boxes                      0.37%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        3  Initialization                        0.35%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        3  Export DB wires                       0.11%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        4  Import route data (1T)               26.46%  0.13 sec  0.11 sec 
[10/10 16:10:02     68s] (I)        4  Phase 1d                              6.42%  0.03 sec  0.03 sec 
[10/10 16:10:02     68s] (I)        4  Phase 1f                              3.04%  0.02 sec  0.02 sec 
[10/10 16:10:02     68s] (I)        4  Phase 1c                              2.30%  0.01 sec  0.01 sec 
[10/10 16:10:02     68s] (I)        4  Import place data                     1.10%  0.01 sec  0.01 sec 
[10/10 16:10:02     68s] (I)        4  Phase 1l                              0.99%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        4  Phase 1a                              0.79%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        4  Phase 1b                              0.72%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        4  Phase 1g                              0.62%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        4  Phase 1h                              0.51%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        4  Phase 1e                              0.21%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        4  Generate topology                     0.13%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        4  Export all nets                       0.06%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        4  Set wire vias                         0.01%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        5  Model blockage capacity              16.85%  0.08 sec  0.08 sec 
[10/10 16:10:02     68s] (I)        5  Detoured routing (1T)                 6.37%  0.03 sec  0.03 sec 
[10/10 16:10:02     68s] (I)        5  Congestion clean                      3.01%  0.01 sec  0.01 sec 
[10/10 16:10:02     68s] (I)        5  Read blockages ( Layer 1-5 )          2.60%  0.01 sec  0.01 sec 
[10/10 16:10:02     68s] (I)        5  Two level Routing                     2.27%  0.01 sec  0.01 sec 
[10/10 16:10:02     68s] (I)        5  Post Routing                          1.08%  0.01 sec  0.01 sec 
[10/10 16:10:02     68s] (I)        5  Read nets                             0.83%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        5  Initialize 3D grid graph              0.81%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        5  Monotonic routing (1T)                0.49%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        5  Pattern Routing Avoiding Blockages    0.43%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        5  Set up RC info                        0.41%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        5  Read instances and placement          0.29%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        5  Pattern routing (1T)                  0.26%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        5  Read prerouted                        0.20%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        5  Layer assignment (1T)                 0.19%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        5  Read net priorities                   0.05%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        5  Move terms for access (1T)            0.04%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        5  Route legalization                    0.02%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        5  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        6  Initialize 3D capacity               15.77%  0.08 sec  0.08 sec 
[10/10 16:10:02     68s] (I)        6  Two Level Routing (Regular)           1.02%  0.01 sec  0.01 sec 
[10/10 16:10:02     68s] (I)        6  Read PG blockages                     1.01%  0.01 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        6  Two Level Routing (Strong)            0.88%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        6  Read instance blockages               0.67%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        6  Read other blockages                  0.08%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        6  Read clock blockages                  0.06%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        6  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        6  Legalize Blockage Violations          0.00%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] (I)        7  Allocate memory for PG via list       0.03%  0.00 sec  0.00 sec 
[10/10 16:10:02     68s] Running post-eGR process
[10/10 16:10:02     68s]       Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.7)
[10/10 16:10:02     68s] OPERPROF: Starting HotSpotCal at level 1, MEM:2828.3M, EPOCH TIME: 1760127002.241888
[10/10 16:10:02     68s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/10 16:10:02     68s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[10/10 16:10:02     68s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/10 16:10:02     68s] [hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[10/10 16:10:02     68s] [hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[10/10 16:10:02     68s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/10 16:10:02     68s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[10/10 16:10:02     68s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/10 16:10:02     68s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/10 16:10:02     68s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[10/10 16:10:02     68s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/10 16:10:02     68s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/10 16:10:02     68s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[10/10 16:10:02     68s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.021, MEM:2829.6M, EPOCH TIME: 1760127002.262649
[10/10 16:10:02     68s]     Routing using eGR only done.
[10/10 16:10:02     68s] Net route status summary:
[10/10 16:10:02     68s]   Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=7)
[10/10 16:10:02     68s]   Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
[10/10 16:10:02     68s] 
[10/10 16:10:02     68s] CCOPT: Done with clock implementation routing.
[10/10 16:10:02     68s] 
[10/10 16:10:02     68s]   Clock implementation routing done.
[10/10 16:10:02     68s]   Fixed 7 wires.
[10/10 16:10:02     68s]   CCOpt: Starting congestion repair using flow wrapper...
[10/10 16:10:02     68s]     Congestion Repair...
[10/10 16:10:02     68s] *** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:01:09.7/0:01:13.2 (1.0), mem = 2829.7M
[10/10 16:10:02     68s] User Input Parameters:
[10/10 16:10:02     68s] - Congestion Driven    : On
[10/10 16:10:02     68s] Info: Enable timing driven in postCTS congRepair.
[10/10 16:10:02     68s] 
[10/10 16:10:02     68s] *** Start incrementalPlace ***
[10/10 16:10:02     68s] - Timing Driven        : On
[10/10 16:10:02     68s] - Area-Violation Based : On
[10/10 16:10:02     68s] - Start Rollback Level : -5
[10/10 16:10:02     68s] - Legalized            : On
[10/10 16:10:02     68s] - Window Based         : Off
[10/10 16:10:02     68s] - eDen incr mode       : Off
[10/10 16:10:02     68s] - Small incr mode      : Off
[10/10 16:10:02     68s] 
[10/10 16:10:02     68s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2829.7M, EPOCH TIME: 1760127002.302458
[10/10 16:10:02     68s] Enable eGR PG blockage caching
[10/10 16:10:02     68s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2829.7M, EPOCH TIME: 1760127002.302548
[10/10 16:10:02     68s] no activity file in design. spp won't run.
[10/10 16:10:02     68s] Effort level <high> specified for reg2reg path_group
[10/10 16:10:02     68s] Effort level <high> specified for tdgp_reg2reg_default path_group
[10/10 16:10:02     68s] No Views given, use default active views for adaptive view pruning
[10/10 16:10:02     68s] Active views:
[10/10 16:10:02     68s]   tt_v1.8_25C_Nominal_25_func
[10/10 16:10:02     68s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2877.9M, EPOCH TIME: 1760127002.454066
[10/10 16:10:02     68s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/10 16:10:02     68s] Type 'man IMPPTN-1250' for more detail.
[10/10 16:10:02     68s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:2877.9M, EPOCH TIME: 1760127002.455742
[10/10 16:10:02     68s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2877.9M, EPOCH TIME: 1760127002.456104
[10/10 16:10:02     68s] Starting Early Global Route congestion estimation: mem = 2877.9M
[10/10 16:10:02     68s] (I)      Initializing eGR engine (regular)
[10/10 16:10:02     68s] Set min layer with design mode ( 1 )
[10/10 16:10:02     68s] Set max layer with design mode ( 5 )
[10/10 16:10:02     68s] (I)      clean place blk overflow:
[10/10 16:10:02     68s] (I)      H : enabled 1.00 0
[10/10 16:10:02     68s] (I)      V : enabled 1.00 0
[10/10 16:10:02     68s] (I)      Initializing eGR engine (regular)
[10/10 16:10:02     68s] Set min layer with design mode ( 1 )
[10/10 16:10:02     68s] Set max layer with design mode ( 5 )
[10/10 16:10:02     68s] (I)      clean place blk overflow:
[10/10 16:10:02     68s] (I)      H : enabled 1.00 0
[10/10 16:10:02     68s] (I)      V : enabled 1.00 0
[10/10 16:10:02     68s] (I)      Running eGR Regular flow
[10/10 16:10:02     68s] (I)      # wire layers (front) : 6
[10/10 16:10:02     68s] (I)      # wire layers (back)  : 0
[10/10 16:10:02     68s] (I)      min wire layer : 1
[10/10 16:10:02     68s] (I)      max wire layer : 5
[10/10 16:10:02     68s] (I)      # cut layers (front) : 5
[10/10 16:10:02     68s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.77 MB )
[10/10 16:10:02     68s] (I)      # cut layers (back)  : 0
[10/10 16:10:02     68s] (I)      min cut layer : 1
[10/10 16:10:02     68s] (I)      max cut layer : 4
[10/10 16:10:02     68s] (I)      ================================ Layers ================================
[10/10 16:10:02     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:02     68s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:10:02     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:02     68s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:10:02     68s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:10:02     68s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:10:02     68s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:10:02     68s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:10:02     68s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:10:02     68s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:10:02     68s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:10:02     68s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:10:02     68s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:10:02     68s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:10:02     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:02     68s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:10:02     68s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:10:02     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:02     68s] (I)      Started Import and model ( Curr Mem: 2.77 MB )
[10/10 16:10:02     68s] (I)      == Non-default Options ==
[10/10 16:10:02     68s] (I)      Maximum routing layer                              : 5
[10/10 16:10:02     68s] (I)      Minimum routing layer                              : 1
[10/10 16:10:02     68s] (I)      Top routing layer                                  : 5
[10/10 16:10:02     68s] (I)      Bottom routing layer                               : 1
[10/10 16:10:02     68s] (I)      Number of threads                                  : 1
[10/10 16:10:02     68s] (I)      Route tie net to shape                             : auto
[10/10 16:10:02     68s] (I)      Use non-blocking free Dbs wires                    : false
[10/10 16:10:02     68s] (I)      Method to set GCell size                           : row
[10/10 16:10:02     68s] (I)      Tie hi/lo max distance                             : 41.400000
[10/10 16:10:02     68s] (I)      Counted 12915 PG shapes. eGR will not process PG shapes layer by layer.
[10/10 16:10:02     68s] (I)      Removed 1 out of boundary tracks from layer 3
[10/10 16:10:02     68s] (I)      ============== Pin Summary ==============
[10/10 16:10:02     68s] (I)      +-------+--------+---------+------------+
[10/10 16:10:02     68s] (I)      | Layer | # pins | % total |      Group |
[10/10 16:10:02     68s] (I)      +-------+--------+---------+------------+
[10/10 16:10:02     68s] (I)      |     1 |   3180 |  100.00 |        Pin |
[10/10 16:10:02     68s] (I)      |     2 |      0 |    0.00 | Pin access |
[10/10 16:10:02     68s] (I)      |     3 |      0 |    0.00 | Pin access |
[10/10 16:10:02     68s] (I)      |     4 |      0 |    0.00 |      Other |
[10/10 16:10:02     68s] (I)      |     5 |      0 |    0.00 |      Other |
[10/10 16:10:02     68s] (I)      +-------+--------+---------+------------+
[10/10 16:10:02     68s] (I)      Custom ignore net properties:
[10/10 16:10:02     68s] (I)      1 : NotLegal
[10/10 16:10:02     68s] (I)      Default ignore net properties:
[10/10 16:10:02     68s] (I)      1 : Special
[10/10 16:10:02     68s] (I)      2 : Analog
[10/10 16:10:02     68s] (I)      3 : Fixed
[10/10 16:10:02     68s] (I)      4 : Skipped
[10/10 16:10:02     68s] (I)      5 : MixedSignal
[10/10 16:10:02     68s] (I)      Prerouted net properties:
[10/10 16:10:02     68s] (I)      1 : NotLegal
[10/10 16:10:02     68s] (I)      2 : Special
[10/10 16:10:02     68s] (I)      3 : Analog
[10/10 16:10:02     68s] (I)      4 : Fixed
[10/10 16:10:02     68s] (I)      5 : Skipped
[10/10 16:10:02     68s] (I)      6 : MixedSignal
[10/10 16:10:02     68s] [NR-eGR] Early global route reroute all routable nets
[10/10 16:10:02     68s] (I)      Use row-based GCell size
[10/10 16:10:02     68s] (I)      Use row-based GCell align
[10/10 16:10:02     68s] (I)      layer 0 area = 83000
[10/10 16:10:02     68s] (I)      layer 1 area = 67600
[10/10 16:10:02     68s] (I)      layer 2 area = 240000
[10/10 16:10:02     68s] (I)      layer 3 area = 240000
[10/10 16:10:02     68s] (I)      layer 4 area = 4000000
[10/10 16:10:02     68s] (I)      GCell unit size   : 4140
[10/10 16:10:02     68s] (I)      GCell multiplier  : 1
[10/10 16:10:02     68s] (I)      GCell row height  : 4140
[10/10 16:10:02     68s] (I)      Actual row height : 4140
[10/10 16:10:02     68s] (I)      GCell align ref   : 29900 29900
[10/10 16:10:02     68s] [NR-eGR] Track table information for default rule: 
[10/10 16:10:02     68s] [NR-eGR] met1 has single uniform track structure
[10/10 16:10:02     68s] [NR-eGR] met2 has single uniform track structure
[10/10 16:10:02     68s] [NR-eGR] met3 has single uniform track structure
[10/10 16:10:02     68s] [NR-eGR] met4 has single uniform track structure
[10/10 16:10:02     68s] [NR-eGR] met5 has single uniform track structure
[10/10 16:10:02     68s] (I)      =============== Default via ===============
[10/10 16:10:02     68s] (I)      +---+------------------+------------------+
[10/10 16:10:02     68s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[10/10 16:10:02     68s] (I)      +---+------------------+------------------+
[10/10 16:10:02     68s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[10/10 16:10:02     68s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[10/10 16:10:02     68s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[10/10 16:10:02     68s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[10/10 16:10:02     68s] (I)      +---+------------------+------------------+
[10/10 16:10:02     68s] (I)      Design has 4 placement macros with 4 shapes. 
[10/10 16:10:02     68s] [NR-eGR] Read 24552 PG shapes
[10/10 16:10:02     68s] [NR-eGR] Read 0 clock shapes
[10/10 16:10:02     68s] [NR-eGR] Read 0 other shapes
[10/10 16:10:02     68s] [NR-eGR] #Routing Blockages  : 8
[10/10 16:10:02     68s] [NR-eGR] #Bump Blockages     : 0
[10/10 16:10:02     68s] [NR-eGR] #Instance Blockages : 14206
[10/10 16:10:02     68s] [NR-eGR] #PG Blockages       : 24552
[10/10 16:10:02     68s] [NR-eGR] #Halo Blockages     : 0
[10/10 16:10:02     68s] [NR-eGR] #Boundary Blockages : 0
[10/10 16:10:02     68s] [NR-eGR] #Clock Blockages    : 0
[10/10 16:10:02     68s] [NR-eGR] #Other Blockages    : 0
[10/10 16:10:02     68s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/10 16:10:02     68s] [NR-eGR] #prerouted nets         : 7
[10/10 16:10:02     68s] [NR-eGR] #prerouted special nets : 0
[10/10 16:10:02     68s] [NR-eGR] #prerouted wires        : 393
[10/10 16:10:02     68s] (I)        Front-side 1100 ( ignored 7 )
[10/10 16:10:02     68s] [NR-eGR] Read 1100 nets ( ignored 7 )
[10/10 16:10:02     68s] (I)        Back-side  0 ( ignored 0 )
[10/10 16:10:02     68s] (I)        Both-side  0 ( ignored 0 )
[10/10 16:10:02     68s] (I)      handle routing halo
[10/10 16:10:02     68s] (I)      Reading macro buffers
[10/10 16:10:02     68s] (I)      Number of macro buffers: 0
[10/10 16:10:02     68s] [NR-eGR] Handle net priority by net group ordering
[10/10 16:10:02     68s] (I)      original grid = 248 x 315
[10/10 16:10:02     68s] (I)      merged grid = 248 x 315
[10/10 16:10:02     68s] (I)      Read Num Blocks=38766  Num Prerouted Wires=393  Num CS=0
[10/10 16:10:02     68s] (I)      Layer 0 (H) : #blockages 18267 : #preroutes 91
[10/10 16:10:02     68s] (I)      Layer 1 (V) : #blockages 7256 : #preroutes 188
[10/10 16:10:02     68s] (I)      Layer 2 (H) : #blockages 7416 : #preroutes 77
[10/10 16:10:02     68s] (I)      Layer 3 (V) : #blockages 5004 : #preroutes 33
[10/10 16:10:02     68s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 4
[10/10 16:10:02     68s] (I)      Number of ignored nets                =      7
[10/10 16:10:02     68s] (I)      Number of connected nets              =      0
[10/10 16:10:02     68s] (I)      Number of fixed nets                  =      7.  Ignored: Yes
[10/10 16:10:02     68s] (I)      Number of clock nets                  =      7.  Ignored: No
[10/10 16:10:02     68s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/10 16:10:02     68s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/10 16:10:02     68s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/10 16:10:02     68s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/10 16:10:02     68s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/10 16:10:02     68s] (I)      Ndr track 0 does not exist
[10/10 16:10:02     68s] (I)      ---------------------Grid Graph Info--------------------
[10/10 16:10:02     68s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[10/10 16:10:02     68s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[10/10 16:10:02     68s] (I)      Site width          :   460  (dbu)
[10/10 16:10:02     68s] (I)      Row height          :  4140  (dbu)
[10/10 16:10:02     68s] (I)      GCell row height    :  4140  (dbu)
[10/10 16:10:02     68s] (I)      GCell width         :  4140  (dbu)
[10/10 16:10:02     68s] (I)      GCell height        :  4140  (dbu)
[10/10 16:10:02     68s] (I)      Grid                :   248   315     5
[10/10 16:10:02     68s] (I)      Layer numbers       :     1     2     3     4     5
[10/10 16:10:02     68s] (I)      Layer name         :  met1  met2  met3  met4  met5
[10/10 16:10:02     68s] (I)      Vertical capacity   :     0  4140     0  4140     0
[10/10 16:10:02     68s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[10/10 16:10:02     68s] (I)      Default wire width  :   140   140   300   300  1600
[10/10 16:10:02     68s] (I)      Default wire space  :   140   140   300   300  1600
[10/10 16:10:02     68s] (I)      Default wire pitch  :   280   280   600   600  3200
[10/10 16:10:02     68s] (I)      Default pitch size  :   460   460   610   615  3660
[10/10 16:10:02     68s] (I)      First track coord   :   460   460   620   380  4280
[10/10 16:10:02     68s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[10/10 16:10:02     68s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[10/10 16:10:02     68s] (I)      --------------------------------------------------------
[10/10 16:10:02     68s] 
[10/10 16:10:02     68s] [NR-eGR] == Routing rule table ==
[10/10 16:10:02     68s] [NR-eGR]  ID  Name       #Nets 
[10/10 16:10:02     68s] [NR-eGR] ----------------------
[10/10 16:10:02     68s] [NR-eGR]   1  (Default)   1093 
[10/10 16:10:02     68s] (I)      ==== NDR : (Default) ====
[10/10 16:10:02     68s] (I)      +--------------+--------+
[10/10 16:10:02     68s] (I)      |           ID |      1 |
[10/10 16:10:02     68s] (I)      |      Default |    yes |
[10/10 16:10:02     68s] (I)      |  Clk Special |     no |
[10/10 16:10:02     68s] (I)      | Hard spacing |     no |
[10/10 16:10:02     68s] (I)      |    NDR track | (none) |
[10/10 16:10:02     68s] (I)      |      NDR via | (none) |
[10/10 16:10:02     68s] (I)      |  Extra space |      0 |
[10/10 16:10:02     68s] (I)      |      Shields |      0 |
[10/10 16:10:02     68s] (I)      |   Demand (H) |      1 |
[10/10 16:10:02     68s] (I)      |   Demand (V) |      1 |
[10/10 16:10:02     68s] (I)      |        #Nets |   1093 |
[10/10 16:10:02     68s] (I)      +--------------+--------+
[10/10 16:10:02     68s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:02     68s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:10:02     68s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:02     68s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:10:02     68s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:10:02     68s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[10/10 16:10:02     68s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[10/10 16:10:02     68s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[10/10 16:10:02     68s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:02     68s] (I)      =============== Blocked Tracks ===============
[10/10 16:10:02     68s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:02     68s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/10 16:10:02     68s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:02     68s] (I)      |     1 |  701592 |   358754 |        51.13% |
[10/10 16:10:02     68s] (I)      |     2 |  702135 |   362386 |        51.61% |
[10/10 16:10:02     68s] (I)      |     3 |  528984 |   243363 |        46.01% |
[10/10 16:10:02     68s] (I)      |     4 |  525420 |   279912 |        53.27% |
[10/10 16:10:02     68s] (I)      |     5 |   88040 |    29884 |        33.94% |
[10/10 16:10:02     68s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:02     68s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.11 sec, Curr Mem: 2.79 MB )
[10/10 16:10:02     68s] (I)      Reset routing kernel
[10/10 16:10:02     68s] (I)      Started Global Routing ( Curr Mem: 2.79 MB )
[10/10 16:10:02     68s] (I)      totalPins=3051  totalGlobalPin=3018 (98.92%)
[10/10 16:10:02     68s] (I)      ================= Net Group Info =================
[10/10 16:10:02     68s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:02     68s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[10/10 16:10:02     68s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:02     68s] (I)      |  1 |           1093 |      met1(1) |   met5(5) |
[10/10 16:10:02     68s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:02     68s] (I)      total 2D Cap : 1319644 = (691063 H, 628581 V)
[10/10 16:10:02     68s] (I)      total 2D Demand : 3258 = (1815 H, 1443 V)
[10/10 16:10:02     68s] (I)      init route region map
[10/10 16:10:02     68s] (I)      #blocked regions = 33
[10/10 16:10:02     68s] (I)      #non-blocked regions = 1
[10/10 16:10:02     68s] (I)      init safety region map
[10/10 16:10:02     68s] (I)      #blocked regions = 33
[10/10 16:10:02     68s] (I)      #non-blocked regions = 1
[10/10 16:10:02     68s] (I)      Adjusted 0 GCells for pin access
[10/10 16:10:02     68s] (I)      
[10/10 16:10:02     68s] (I)      ============  Phase 1a Route ============
[10/10 16:10:02     68s] [NR-eGR] Layer group 1: route 1093 net(s) in layer range [1, 5]
[10/10 16:10:02     68s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 62
[10/10 16:10:02     68s] (I)      Usage: 32853 = (15986 H, 16867 V) = (2.31% H, 2.68% V) = (6.618e+04um H, 6.983e+04um V)
[10/10 16:10:02     68s] (I)      
[10/10 16:10:02     68s] (I)      ============  Phase 1b Route ============
[10/10 16:10:02     68s] (I)      Usage: 32840 = (15967 H, 16873 V) = (2.31% H, 2.68% V) = (6.610e+04um H, 6.985e+04um V)
[10/10 16:10:02     68s] (I)      Overflow of layer group 1: 0.15% H + 2.03% V. EstWL: 1.359576e+05um
[10/10 16:10:02     68s] (I)      Congestion metric : 1.82%H 15.77%V, 17.59%HV
[10/10 16:10:02     68s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/10 16:10:02     68s] (I)      
[10/10 16:10:02     68s] (I)      ============  Phase 1c Route ============
[10/10 16:10:02     68s] (I)      Level2 Grid: 50 x 63
[10/10 16:10:02     68s] (I)      Usage: 33022 = (16105 H, 16917 V) = (2.33% H, 2.69% V) = (6.667e+04um H, 7.004e+04um V)
[10/10 16:10:02     68s] (I)      
[10/10 16:10:02     68s] (I)      ============  Phase 1d Route ============
[10/10 16:10:02     69s] (I)      Usage: 33323 = (16194 H, 17129 V) = (2.34% H, 2.73% V) = (6.704e+04um H, 7.091e+04um V)
[10/10 16:10:02     69s] (I)      
[10/10 16:10:02     69s] (I)      ============  Phase 1e Route ============
[10/10 16:10:02     69s] (I)      Usage: 33323 = (16194 H, 17129 V) = (2.34% H, 2.73% V) = (6.704e+04um H, 7.091e+04um V)
[10/10 16:10:02     69s] (I)      
[10/10 16:10:02     69s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.01% V. EstWL: 1.379572e+05um
[10/10 16:10:02     69s] (I)      ============  Phase 1l Route ============
[10/10 16:10:02     69s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/10 16:10:02     69s] (I)      Layer  1:     343756       639        29      306801      393444    (43.81%) 
[10/10 16:10:02     69s] (I)      Layer  2:     386103     12474         1      298152      402696    (42.54%) 
[10/10 16:10:02     69s] (I)      Layer  3:     288255     18598       628      225284      302770    (42.66%) 
[10/10 16:10:02     69s] (I)      Layer  4:     246185      7105        28      232998      291214    (44.45%) 
[10/10 16:10:02     69s] (I)      Layer  5:      57884       682         9       28451       59558    (32.33%) 
[10/10 16:10:02     69s] (I)      Total:       1322183     39498       695     1091683     1449680    (42.96%) 
[10/10 16:10:02     69s] (I)      
[10/10 16:10:02     69s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/10 16:10:02     69s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/10 16:10:02     69s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/10 16:10:02     69s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[10/10 16:10:02     69s] [NR-eGR] --------------------------------------------------------------------------------
[10/10 16:10:02     69s] [NR-eGR]    met1 ( 1)        26( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[10/10 16:10:02     69s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:10:02     69s] [NR-eGR]    met3 ( 3)       352( 0.79%)        40( 0.09%)         5( 0.01%)   ( 0.89%) 
[10/10 16:10:02     69s] [NR-eGR]    met4 ( 4)        16( 0.04%)         3( 0.01%)         0( 0.00%)   ( 0.04%) 
[10/10 16:10:02     69s] [NR-eGR]    met5 ( 5)         9( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[10/10 16:10:02     69s] [NR-eGR] --------------------------------------------------------------------------------
[10/10 16:10:02     69s] [NR-eGR]        Total       404( 0.18%)        43( 0.02%)         5( 0.00%)   ( 0.20%) 
[10/10 16:10:02     69s] [NR-eGR] 
[10/10 16:10:02     69s] (I)      Finished Global Routing ( CPU: 0.21 sec, Real: 0.28 sec, Curr Mem: 2.79 MB )
[10/10 16:10:02     69s] (I)      Updating congestion map
[10/10 16:10:02     69s] (I)      total 2D Cap : 1332930 = (695314 H, 637616 V)
[10/10 16:10:02     69s] [NR-eGR] Overflow after Early Global Route 0.16% H + 0.01% V
[10/10 16:10:02     69s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.50 sec, Curr Mem: 2.78 MB )
[10/10 16:10:02     69s] Early Global Route congestion estimation runtime: 0.50 seconds, mem = 2877.4M
[10/10 16:10:02     69s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.367, REAL:0.504, MEM:2877.4M, EPOCH TIME: 1760127002.959913
[10/10 16:10:02     69s] OPERPROF: Starting HotSpotCal at level 1, MEM:2877.4M, EPOCH TIME: 1760127002.959997
[10/10 16:10:02     69s] [hotspot] +------------+---------------+---------------+
[10/10 16:10:02     69s] [hotspot] |            |   max hotspot | total hotspot |
[10/10 16:10:02     69s] [hotspot] +------------+---------------+---------------+
[10/10 16:10:02     69s] [hotspot] | normalized |          0.26 |          0.52 |
[10/10 16:10:02     69s] [hotspot] +------------+---------------+---------------+
[10/10 16:10:02     69s] [hotspot] max/total 0.26/0.52, big hotspot (>10) total 0.00
[10/10 16:10:02     69s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[10/10 16:10:02     69s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[10/10 16:10:02     69s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:10:02     69s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[10/10 16:10:02     69s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:10:02     69s] [hotspot] |  1  |   166.52   630.20   232.76   696.44 |        0.52   |             NA                |
[10/10 16:10:02     69s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:10:02     69s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.006, MEM:2877.5M, EPOCH TIME: 1760127002.965507
[10/10 16:10:02     69s] 
[10/10 16:10:02     69s] === incrementalPlace Internal Loop 1 ===
[10/10 16:10:03     69s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:10:03     69s] UM:*                                                                   incrNP_iter_start
[10/10 16:10:03     69s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=100.0 totTh=2000.0 MP=1.050 maxM=-1 pMaxM=10
[10/10 16:10:04     69s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:2877.5M, EPOCH TIME: 1760127004.086104
[10/10 16:10:04     69s] Processing tracks to init pin-track alignment.
[10/10 16:10:04     69s] z: 2, totalTracks: 1
[10/10 16:10:04     69s] z: 4, totalTracks: 1
[10/10 16:10:04     69s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:10:04     69s] Cell top_lvl LLGs are deleted
[10/10 16:10:04     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:04     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:04     69s] # Building top_lvl llgBox search-tree.
[10/10 16:10:04     69s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2877.6M, EPOCH TIME: 1760127004.106857
[10/10 16:10:04     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:04     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:04     69s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2877.6M, EPOCH TIME: 1760127004.107059
[10/10 16:10:04     69s] Max number of tech site patterns supported in site array is 256.
[10/10 16:10:04     69s] Core basic site is CoreSite
[10/10 16:10:04     69s] After signature check, allow fast init is true, keep pre-filter is true.
[10/10 16:10:04     69s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/10 16:10:04     69s] Fast DP-INIT is on for default
[10/10 16:10:04     69s] Keep-away cache is enable on metals: 1-5
[10/10 16:10:04     69s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/10 16:10:04     69s] Atter site array init, number of instance map data is 0.
[10/10 16:10:04     69s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.011, REAL:0.014, MEM:2877.6M, EPOCH TIME: 1760127004.120664
[10/10 16:10:04     69s] 
[10/10 16:10:04     69s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:10:04     69s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:04     69s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.019, MEM:2877.7M, EPOCH TIME: 1760127004.125371
[10/10 16:10:04     69s] OPERPROF:   Starting post-place ADS at level 2, MEM:2877.7M, EPOCH TIME: 1760127004.125463
[10/10 16:10:04     69s] ADSU 0.026 -> 0.026. site 329560.000 -> 329560.000. GS 33.120
[10/10 16:10:04     69s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.022, REAL:0.022, MEM:2877.7M, EPOCH TIME: 1760127004.147299
[10/10 16:10:04     69s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:2878.2M, EPOCH TIME: 1760127004.147662
[10/10 16:10:04     69s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:2878.2M, EPOCH TIME: 1760127004.147900
[10/10 16:10:04     69s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:2878.2M, EPOCH TIME: 1760127004.148235
[10/10 16:10:04     69s] MP Top (960): mp=1.440. U=0.026.
[10/10 16:10:04     69s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.001, REAL:0.002, MEM:2878.2M, EPOCH TIME: 1760127004.149254
[10/10 16:10:04     69s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:2878.2M, EPOCH TIME: 1760127004.155945
[10/10 16:10:04     69s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:2878.2M, EPOCH TIME: 1760127004.156099
[10/10 16:10:04     69s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:2878.2M, EPOCH TIME: 1760127004.156618
[10/10 16:10:04     69s] no activity file in design. spp won't run.
[10/10 16:10:04     69s] [adp] 0:1:1:3
[10/10 16:10:04     69s] [spp] 0
[10/10 16:10:04     69s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.001, MEM:2878.2M, EPOCH TIME: 1760127004.157390
[10/10 16:10:04     69s] SP #FI/SF FL/PI 6/0 874/86
[10/10 16:10:04     69s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.068, REAL:0.072, MEM:2878.2M, EPOCH TIME: 1760127004.158011
[10/10 16:10:04     69s] PP off. flexM 0
[10/10 16:10:04     69s] OPERPROF: Starting CDPad at level 1, MEM:2878.8M, EPOCH TIME: 1760127004.165683
[10/10 16:10:04     69s] 3DP is on.
[10/10 16:10:04     69s] 3DP OF M2 0.000, M4 0.001. Diff 0, Offset 0
[10/10 16:10:04     69s] design sh 0.002. rd 0.200
[10/10 16:10:04     69s] design sh 0.002. rd 0.200
[10/10 16:10:04     69s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[10/10 16:10:04     69s] design sh 0.007. rd 0.200
[10/10 16:10:04     69s] CDPadU 0.084 -> 0.077. R=0.026, N=960, GS=4.140
[10/10 16:10:04     69s] OPERPROF: Finished CDPad at level 1, CPU:0.367, REAL:0.370, MEM:2892.8M, EPOCH TIME: 1760127004.535579
[10/10 16:10:04     69s] OPERPROF: Starting InitSKP at level 1, MEM:2892.8M, EPOCH TIME: 1760127004.535695
[10/10 16:10:04     69s] no activity file in design. spp won't run.
[10/10 16:10:04     69s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/10 16:10:04     69s] #################################################################################
[10/10 16:10:04     69s] # Design Stage: PreRoute
[10/10 16:10:04     69s] # Design Name: top_lvl
[10/10 16:10:04     69s] # Design Mode: 130nm
[10/10 16:10:04     69s] # Analysis Mode: MMMC OCV 
[10/10 16:10:04     69s] # Parasitics Mode: No SPEF/RCDB 
[10/10 16:10:04     69s] # Signoff Settings: SI Off 
[10/10 16:10:04     69s] #################################################################################
[10/10 16:10:04     69s] Extraction called for design 'top_lvl' of instances=968 and nets=1452 using extraction engine 'pre_route' .
[10/10 16:10:04     69s] pre_route RC Extraction called for design top_lvl.
[10/10 16:10:04     69s] RC Extraction called in multi-corner(1) mode.
[10/10 16:10:04     69s] RCMode: PreRoute
[10/10 16:10:04     69s]       RC Corner Indexes            0   
[10/10 16:10:04     69s] Capacitance Scaling Factor   : 1.00000 
[10/10 16:10:04     69s] Resistance Scaling Factor    : [10/10 16:10:04     69s] eee: escapedRCCornerName (Nominal_25C)
1.00000 
[10/10 16:10:04     69s] Clock Cap. Scaling Factor    : 1.00000 
[10/10 16:10:04     69s] Clock Res. Scaling Factor    : 1.00000 
[10/10 16:10:04     69s] Shrink Factor                : 1.00000
[10/10 16:10:04     69s] Using Quantus QRC technology file ...
[10/10 16:10:04     69s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[10/10 16:10:04     69s] eee: pegSigSF=1.070000
[10/10 16:10:04     69s] Updating RC Grid density data for preRoute extraction ...
[10/10 16:10:04     69s] Initializing multi-corner resistance tables ...
[10/10 16:10:04     69s] eee: Grid unit RC data computation started
[10/10 16:10:04     69s] eee: Grid unit RC data computation completed
[10/10 16:10:04     69s] eee: l=1 avDens=0.108455 usedTrk=3985.720340 availTrk=36749.974405 sigTrk=3985.720340
[10/10 16:10:04     69s] eee: l=2 avDens=0.071063 usedTrk=1184.722030 availTrk=16671.365930 sigTrk=1184.722030
[10/10 16:10:04     69s] eee: l=3 avDens=0.174814 usedTrk=1557.686335 availTrk=8910.537664 sigTrk=1557.686335
[10/10 16:10:04     69s] eee: l=4 avDens=0.048737 usedTrk=1416.823793 availTrk=29070.729342 sigTrk=1416.823793
[10/10 16:10:04     69s] eee: l=5 avDens=0.163611 usedTrk=1480.549299 availTrk=9049.180328 sigTrk=1480.549299
[10/10 16:10:04     69s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:10:04     69s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[10/10 16:10:04     69s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.297017 uaWl=1.000000 uaWlH=0.183100 aWlH=0.000000 lMod=0 pMax=0.851200 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[10/10 16:10:04     69s] eee: NetCapCache creation started. (Current Mem: 2893.848M) 
[10/10 16:10:04     69s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2893.848M) 
[10/10 16:10:04     69s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[10/10 16:10:04     69s] eee: Metal Layers Info:
[10/10 16:10:04     69s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:10:04     69s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[10/10 16:10:04     69s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:10:04     69s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[10/10 16:10:04     69s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[10/10 16:10:04     69s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[10/10 16:10:04     69s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[10/10 16:10:04     69s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[10/10 16:10:04     69s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:10:04     69s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[10/10 16:10:04     69s] eee: +-----------------------NDR Info-----------------------+
[10/10 16:10:04     69s] eee: NDR Count = 0, Fake NDR = 0
[10/10 16:10:04     69s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2893.848M)
[10/10 16:10:04     69s] Calculate early delays in OCV mode...
[10/10 16:10:04     69s] Calculate late delays in OCV mode...
[10/10 16:10:04     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 2905.5M, InitMEM = 2905.1M)
[10/10 16:10:04     69s] Start delay calculation (fullDC) (1 T). (MEM=2905.55)
[10/10 16:10:04     70s] End AAE Lib Interpolated Model. (MEM=2914.242188 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:10:05     70s] Total number of fetched objects 1402
[10/10 16:10:05     70s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/10 16:10:05     70s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:10:05     70s] End delay calculation. (MEM=2943.27 CPU=0:00:00.3 REAL=0:00:01.0)
[10/10 16:10:05     70s] End delay calculation (fullDC). (MEM=2933.89 CPU=0:00:00.6 REAL=0:00:01.0)
[10/10 16:10:05     70s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2933.9M) ***
[10/10 16:10:05     70s] no activity file in design. spp won't run.
[10/10 16:10:05     70s] *** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
[10/10 16:10:05     70s] OPERPROF: Finished InitSKP at level 1, CPU:1.106, REAL:1.204, MEM:2950.6M, EPOCH TIME: 1760127005.739755
[10/10 16:10:05     70s] NP #FI/FS/SF FL/PI: 8/0/0 960/86
[10/10 16:10:05     70s] no activity file in design. spp won't run.
[10/10 16:10:05     70s] 
[10/10 16:10:05     70s] AB Est...
[10/10 16:10:05     70s] OPERPROF: Starting NP-Place at level 1, MEM:2951.3M, EPOCH TIME: 1760127005.744267
[10/10 16:10:05     70s] OPERPROF: Finished NP-Place at level 1, CPU:0.038, REAL:0.039, MEM:2958.5M, EPOCH TIME: 1760127005.783227
[10/10 16:10:05     70s] Iteration  4: Skipped, with CDP Off
[10/10 16:10:05     70s] 
[10/10 16:10:05     70s] AB Est...
[10/10 16:10:05     70s] OPERPROF: Starting NP-Place at level 1, MEM:2958.5M, EPOCH TIME: 1760127005.785601
[10/10 16:10:05     70s] OPERPROF: Finished NP-Place at level 1, CPU:0.036, REAL:0.037, MEM:2959.9M, EPOCH TIME: 1760127005.822140
[10/10 16:10:05     70s] Iteration  5: Skipped, with CDP Off
[10/10 16:10:05     70s] 
[10/10 16:10:05     70s] AB Est...
[10/10 16:10:05     70s] OPERPROF: Starting NP-Place at level 1, MEM:2959.9M, EPOCH TIME: 1760127005.824495
[10/10 16:10:05     70s] OPERPROF: Finished NP-Place at level 1, CPU:0.038, REAL:0.039, MEM:2960.5M, EPOCH TIME: 1760127005.863307
[10/10 16:10:05     70s] Iteration  6: Skipped, with CDP Off
[10/10 16:10:05     70s] 
[10/10 16:10:05     70s] AB Est...
[10/10 16:10:05     70s] OPERPROF: Starting NP-Place at level 1, MEM:2960.5M, EPOCH TIME: 1760127005.865558
[10/10 16:10:05     71s] OPERPROF: Finished NP-Place at level 1, CPU:0.037, REAL:0.037, MEM:2961.8M, EPOCH TIME: 1760127005.902918
[10/10 16:10:05     71s] Iteration  7: Skipped, with CDP Off
[10/10 16:10:05     71s] 
[10/10 16:10:05     71s] AB Est...
[10/10 16:10:05     71s] OPERPROF: Starting NP-Place at level 1, MEM:2961.8M, EPOCH TIME: 1760127005.905162
[10/10 16:10:05     71s] OPERPROF: Finished NP-Place at level 1, CPU:0.037, REAL:0.038, MEM:2962.3M, EPOCH TIME: 1760127005.942701
[10/10 16:10:05     71s] Iteration  8: Skipped, with CDP Off
[10/10 16:10:05     71s] Legalizing MH Cells... 0 / 0 (level 6) on top_lvl
[10/10 16:10:05     71s] MH legal: No MH instances from GP
[10/10 16:10:05     71s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[10/10 16:10:05     71s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2962.5M, DRC: 0)
[10/10 16:10:05     71s] OPERPROF: Starting NP-Place at level 1, MEM:2963.2M, EPOCH TIME: 1760127005.950734
[10/10 16:10:05     71s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[10/10 16:10:06     71s] SKP will use view:
[10/10 16:10:06     71s]   tt_v1.8_25C_Nominal_25_func
[10/10 16:10:06     71s] exp_mt_sequential is set from setPlaceMode option to 1
[10/10 16:10:06     71s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[10/10 16:10:06     71s] place_exp_mt_interval set to default 32
[10/10 16:10:06     71s] place_exp_mt_interval_bias (first half) set to default 0.750000
[10/10 16:10:06     71s] Iteration  9: Total net bbox = 1.044e+05 (3.83e+04 6.62e+04)
[10/10 16:10:06     71s]               Est.  stn bbox = 1.106e+05 (4.31e+04 6.75e+04)
[10/10 16:10:06     71s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 2954.0M
[10/10 16:10:06     71s] OPERPROF: Finished NP-Place at level 1, CPU:0.657, REAL:0.703, MEM:2954.0M, EPOCH TIME: 1760127006.653492
[10/10 16:10:06     71s] Legalizing MH Cells... 0 / 0 (level 7) on top_lvl
[10/10 16:10:06     71s] MH legal: No MH instances from GP
[10/10 16:10:06     71s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[10/10 16:10:06     71s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2953.4M, DRC: 0)
[10/10 16:10:06     71s] no activity file in design. spp won't run.
[10/10 16:10:06     71s] NP #FI/FS/SF FL/PI: 8/0/0 960/86
[10/10 16:10:06     71s] no activity file in design. spp won't run.
[10/10 16:10:06     71s] OPERPROF: Starting NP-Place at level 1, MEM:2953.6M, EPOCH TIME: 1760127006.666810
[10/10 16:10:06     71s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[10/10 16:10:06     71s] Starting Early Global Route supply map. mem = 2962.4M
[10/10 16:10:06     71s] (I)      Initializing eGR engine (regular)
[10/10 16:10:06     71s] Set min layer with design mode ( 1 )
[10/10 16:10:06     71s] Set max layer with design mode ( 5 )
[10/10 16:10:06     71s] (I)      clean place blk overflow:
[10/10 16:10:06     71s] (I)      H : enabled 1.00 0
[10/10 16:10:06     71s] (I)      V : enabled 1.00 0
[10/10 16:10:06     71s] (I)      Initializing eGR engine (regular)
[10/10 16:10:06     71s] Set min layer with design mode ( 1 )
[10/10 16:10:06     71s] Set max layer with design mode ( 5 )
[10/10 16:10:06     71s] (I)      clean place blk overflow:
[10/10 16:10:06     71s] (I)      H : enabled 1.00 0
[10/10 16:10:06     71s] (I)      V : enabled 1.00 0
[10/10 16:10:06     71s] (I)      Running eGR Regular flow
[10/10 16:10:06     71s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.84 MB )
[10/10 16:10:06     71s] (I)      # wire layers (front) : 6
[10/10 16:10:06     71s] (I)      # wire layers (back)  : 0
[10/10 16:10:06     71s] (I)      min wire layer : 1
[10/10 16:10:06     71s] (I)      max wire layer : 5
[10/10 16:10:06     71s] (I)      # cut layers (front) : 5
[10/10 16:10:06     71s] (I)      # cut layers (back)  : 0
[10/10 16:10:06     71s] (I)      min cut layer : 1
[10/10 16:10:06     71s] (I)      max cut layer : 4
[10/10 16:10:06     71s] (I)      ================================ Layers ================================
[10/10 16:10:06     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:06     71s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:10:06     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:06     71s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:10:06     71s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:10:06     71s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:10:06     71s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:10:06     71s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:10:06     71s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:10:06     71s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:10:06     71s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:10:06     71s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:10:06     71s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:10:06     71s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:10:06     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:06     71s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:10:06     71s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:10:06     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:06     71s] Finished Early Global Route supply map. mem = 2969.7M
[10/10 16:10:13     78s] Iteration 10: Total net bbox = 1.053e+05 (3.84e+04 6.69e+04)
[10/10 16:10:13     78s]               Est.  stn bbox = 1.116e+05 (4.33e+04 6.82e+04)
[10/10 16:10:13     78s] OPERPROF: Finished NP-Place at level 1, CPU:6.802, REAL:6.939, MEM:2990.5M, EPOCH TIME: 1760127013.605532
[10/10 16:10:13     78s]               cpu = 0:00:06.8 real = 0:00:07.0 mem = 2990.5M
[10/10 16:10:13     78s] Legalizing MH Cells... 0 / 0 (level 8) on top_lvl
[10/10 16:10:13     78s] MH legal: No MH instances from GP
[10/10 16:10:13     78s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[10/10 16:10:13     78s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2990.5M, DRC: 0)
[10/10 16:10:13     78s] no activity file in design. spp won't run.
[10/10 16:10:13     78s] NP #FI/FS/SF FL/PI: 8/0/0 960/86
[10/10 16:10:13     78s] no activity file in design. spp won't run.
[10/10 16:10:13     78s] OPERPROF: Starting NP-Place at level 1, MEM:2991.1M, EPOCH TIME: 1760127013.619367
[10/10 16:10:13     78s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[10/10 16:10:13     78s] GP RA stats: MHOnly 0 nrInst 960 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[10/10 16:10:14     79s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:2992.5M, EPOCH TIME: 1760127014.953554
[10/10 16:10:14     79s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.007, REAL:0.007, MEM:2992.7M, EPOCH TIME: 1760127014.960908
[10/10 16:10:14     79s] Iteration 11: Total net bbox = 1.068e+05 (3.96e+04 6.72e+04)
[10/10 16:10:14     79s]               Est.  stn bbox = 1.132e+05 (4.46e+04 6.86e+04)
[10/10 16:10:14     79s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 2957.0M
[10/10 16:10:14     79s] OPERPROF: Finished NP-Place at level 1, CPU:1.265, REAL:1.343, MEM:2957.0M, EPOCH TIME: 1760127014.962566
[10/10 16:10:14     79s] Legalizing MH Cells... 0 / 0 (level 9) on top_lvl
[10/10 16:10:14     79s] MH legal: No MH instances from GP
[10/10 16:10:14     79s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[10/10 16:10:14     79s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2956.3M, DRC: 0)
[10/10 16:10:14     79s] Move report: Timing Driven Placement moved 960 insts, mean move: 20.06 um, max move: 434.97 um 
[10/10 16:10:14     79s] 	Max move on inst (prects_FE_RC_8_0): (29.90, 431.48) --> (213.19, 683.16)
[10/10 16:10:14     79s] no activity file in design. spp won't run.
[10/10 16:10:14     79s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:2956.3M, EPOCH TIME: 1760127014.966558
[10/10 16:10:14     79s] Saved padding area to DB
[10/10 16:10:14     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:410).
[10/10 16:10:14     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:14     79s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.003, REAL:0.003, MEM:2956.3M, EPOCH TIME: 1760127014.969820
[10/10 16:10:14     79s] CongRepair sets shifter mode to gplace
[10/10 16:10:14     79s] TDRefine: refinePlace mode is spiral
[10/10 16:10:14     79s] 
[10/10 16:10:14     79s] Finished Incremental Placement (cpu=0:00:10.6, real=0:00:12.0, mem=2956.3M)
[10/10 16:10:14     79s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:2956.3M, EPOCH TIME: 1760127014.970277
[10/10 16:10:14     79s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:2956.3M, EPOCH TIME: 1760127014.970325
[10/10 16:10:14     79s] Memory usage before memory release/compaction is 2956.3
[10/10 16:10:14     79s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:10:14     79s] Memory usage at beginning of DPlace-Init is 2948.4M.
[10/10 16:10:14     79s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2948.4M, EPOCH TIME: 1760127014.970933
[10/10 16:10:14     79s] Processing tracks to init pin-track alignment.
[10/10 16:10:14     79s] z: 2, totalTracks: 1
[10/10 16:10:14     79s] z: 4, totalTracks: 1
[10/10 16:10:14     79s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:10:14     79s] Cell top_lvl LLGs are deleted
[10/10 16:10:14     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:14     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:14     79s] # Building top_lvl llgBox search-tree.
[10/10 16:10:14     79s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:2948.4M, EPOCH TIME: 1760127014.997860
[10/10 16:10:14     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:14     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:14     79s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:2948.4M, EPOCH TIME: 1760127014.998121
[10/10 16:10:14     79s] Max number of tech site patterns supported in site array is 256.
[10/10 16:10:14     79s] Core basic site is CoreSite
[10/10 16:10:15     79s] After signature check, allow fast init is true, keep pre-filter is true.
[10/10 16:10:15     79s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/10 16:10:15     79s] Fast DP-INIT is on for default
[10/10 16:10:15     79s] Keep-away cache is enable on metals: 1-5
[10/10 16:10:15     79s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/10 16:10:15     79s] Atter site array init, number of instance map data is 0.
[10/10 16:10:15     79s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.011, REAL:0.012, MEM:2948.4M, EPOCH TIME: 1760127015.009978
[10/10 16:10:15     79s] 
[10/10 16:10:15     79s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:10:15     79s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:15     79s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.016, REAL:0.017, MEM:2948.4M, EPOCH TIME: 1760127015.015056
[10/10 16:10:15     79s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:2948.4M, EPOCH TIME: 1760127015.015133
[10/10 16:10:15     79s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:2948.4M, EPOCH TIME: 1760127015.015236
[10/10 16:10:15     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2948.4MB).
[10/10 16:10:15     79s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.043, REAL:0.045, MEM:2948.4M, EPOCH TIME: 1760127015.015991
[10/10 16:10:15     79s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.043, REAL:0.046, MEM:2948.4M, EPOCH TIME: 1760127015.016340
[10/10 16:10:15     79s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.wDX0Sw6sXZ.3
[10/10 16:10:15     79s] OPERPROF:   Starting Refine-Place at level 2, MEM:2948.4M, EPOCH TIME: 1760127015.017067
[10/10 16:10:15     79s] *** Starting place_detail (0:01:21 mem=2948.4M) ***
[10/10 16:10:15     79s] 
[10/10 16:10:15     79s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:10:15     79s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:15     79s] Total net bbox length = 1.097e+05 (4.125e+04 6.842e+04) (ext = 2.672e+04)
[10/10 16:10:15     79s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/10 16:10:15     79s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:2948.5M, EPOCH TIME: 1760127015.020489
[10/10 16:10:15     79s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:2948.5M, EPOCH TIME: 1760127015.020584
[10/10 16:10:15     79s] Set min layer with design mode ( 1 )
[10/10 16:10:15     79s] Set max layer with design mode ( 5 )
[10/10 16:10:15     79s] Set min layer with design mode ( 1 )
[10/10 16:10:15     79s] Set max layer with design mode ( 5 )
[10/10 16:10:15     79s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:2948.5M, EPOCH TIME: 1760127015.027414
[10/10 16:10:15     79s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:2948.5M, EPOCH TIME: 1760127015.027846
[10/10 16:10:15     79s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:2948.5M, EPOCH TIME: 1760127015.028210
[10/10 16:10:15     79s] Starting refinePlace ...
[10/10 16:10:15     79s] Set min layer with design mode ( 1 )
[10/10 16:10:15     79s] Set max layer with design mode ( 5 )
[10/10 16:10:15     79s] Set min layer with design mode ( 1 )
[10/10 16:10:15     79s] Set max layer with design mode ( 5 )
[10/10 16:10:15     79s] DDP initSite1 nrRow 300 nrJob 300
[10/10 16:10:15     79s] DDP markSite nrRow 300 nrJob 300
[10/10 16:10:15     79s] OPERPROF:       Starting markDefaultPDBlockedByOtherPDs at level 4, MEM:2949.0M, EPOCH TIME: 1760127015.043983
[10/10 16:10:15     79s] OPERPROF:       Finished markDefaultPDBlockedByOtherPDs at level 4, CPU:0.000, REAL:0.000, MEM:2949.0M, EPOCH TIME: 1760127015.044061
[10/10 16:10:15     79s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[10/10 16:10:15     79s] ** Cut row section cpu time 0:00:00.0.
[10/10 16:10:15     79s]  ** Cut row section real time 0:00:00.0.
[10/10 16:10:15     79s]    Spread Effort: high, pre-route mode, useDDP on.
[10/10 16:10:15     79s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2950.3MB) @(0:01:21 - 0:01:21).
[10/10 16:10:15     79s] Move report: preRPlace moved 960 insts, mean move: 0.92 um, max move: 2.50 um 
[10/10 16:10:15     79s] 	Max move on inst (u_ctrl_w_data_reg[41]): (340.18, 707.00) --> (340.40, 704.72)
[10/10 16:10:15     79s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: TLATX1
[10/10 16:10:15     79s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2950.3M, EPOCH TIME: 1760127015.079561
[10/10 16:10:15     79s] Tweakage: fix icg 1, fix clk 0.
[10/10 16:10:15     79s] Tweakage: density cost 0, scale 0.4.
[10/10 16:10:15     79s] Tweakage: activity cost 0, scale 1.0.
[10/10 16:10:15     79s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:2950.9M, EPOCH TIME: 1760127015.082738
[10/10 16:10:15     79s] Cut to 2 partitions.
[10/10 16:10:15     79s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:2951.7M, EPOCH TIME: 1760127015.086144
[10/10 16:10:15     79s] Tweakage perm 42 insts, flip 429 insts.
[10/10 16:10:15     79s] Tweakage perm 4 insts, flip 25 insts.
[10/10 16:10:15     79s] Tweakage perm 4 insts, flip 5 insts.
[10/10 16:10:15     79s] Tweakage perm 0 insts, flip 0 insts.
[10/10 16:10:15     79s] Tweakage perm 2 insts, flip 57 insts.
[10/10 16:10:15     79s] Tweakage perm 1 insts, flip 4 insts.
[10/10 16:10:15     79s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.051, REAL:0.052, MEM:2951.9M, EPOCH TIME: 1760127015.138102
[10/10 16:10:15     79s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.055, REAL:0.056, MEM:2951.9M, EPOCH TIME: 1760127015.138670
[10/10 16:10:15     79s] Cleanup congestion map
[10/10 16:10:15     79s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.059, REAL:0.060, MEM:2951.9M, EPOCH TIME: 1760127015.139214
[10/10 16:10:15     79s] Move report: Congestion aware Tweak moved 57 insts, mean move: 15.76 um, max move: 48.76 um 
[10/10 16:10:15     79s] 	Max move on inst (prects_FE_OFC293_n_454): (410.78, 646.76) --> (459.54, 646.76)
[10/10 16:10:15     79s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=2951.9mb) @(0:01:21 - 0:01:21).
[10/10 16:10:15     79s] Cleanup congestion map
[10/10 16:10:15     79s] 
[10/10 16:10:15     79s]  === Spiral for Logical I: (movable: 960) ===
[10/10 16:10:15     79s] 
[10/10 16:10:15     79s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[10/10 16:10:15     80s] 
[10/10 16:10:15     80s]  Info: 0 filler has been deleted!
[10/10 16:10:15     80s] Move report: legalization moved 56 insts, mean move: 4.61 um, max move: 8.28 um spiral
[10/10 16:10:15     80s] 	Max move on inst (u_ctrl_op_a_reg[5]): (372.14, 717.14) --> (372.14, 708.86)
[10/10 16:10:15     80s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:10:15     80s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:10:15     80s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2954.2MB) @(0:01:21 - 0:01:21).
[10/10 16:10:15     80s] Move report: Detail placement moved 960 insts, mean move: 2.05 um, max move: 49.94 um 
[10/10 16:10:15     80s] 	Max move on inst (prects_FE_OFC293_n_454): (410.59, 647.75) --> (459.54, 646.76)
[10/10 16:10:15     80s] Statistics of distance of Instance movement in refine placement:
[10/10 16:10:15     80s]   maximum (X+Y) =        49.94 um
[10/10 16:10:15     80s]   inst (prects_FE_OFC293_n_454) with max move: (410.591, 647.754) -> (459.54, 646.76)
[10/10 16:10:15     80s]   mean    (X+Y) =         2.05 um
[10/10 16:10:15     80s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2954.4MB
[10/10 16:10:15     80s] 	Violation at original loc: Overlapping with other instance
[10/10 16:10:15     80s] Summary Report:
[10/10 16:10:15     80s] Instances moved: 960 (out of 960 movable)
[10/10 16:10:15     80s] Instances flipped: 0
[10/10 16:10:15     80s] Mean displacement: 2.05 um
[10/10 16:10:15     80s] Max displacement: 49.94 um (Instance: prects_FE_OFC293_n_454) (410.591, 647.754) -> (459.54, 646.76)
[10/10 16:10:15     80s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX4
[10/10 16:10:15     80s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[10/10 16:10:15     80s] Total instances moved : 960
[10/10 16:10:15     80s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.190, REAL:0.193, MEM:2954.4M, EPOCH TIME: 1760127015.220725
[10/10 16:10:15     80s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2954.4MB) @(0:01:21 - 0:01:21).
[10/10 16:10:15     80s] Total net bbox length = 1.082e+05 (3.969e+04 6.851e+04) (ext = 2.671e+04)
[10/10 16:10:15     80s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2954.4MB
[10/10 16:10:15     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.wDX0Sw6sXZ.3
[10/10 16:10:15     80s] *** Finished place_detail (0:01:21 mem=2954.4M) ***
[10/10 16:10:15     80s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.201, REAL:0.205, MEM:2954.4M, EPOCH TIME: 1760127015.221712
[10/10 16:10:15     80s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:2954.4M, EPOCH TIME: 1760127015.222072
[10/10 16:10:15     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1370).
[10/10 16:10:15     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:15     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:15     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:15     80s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.005, REAL:0.005, MEM:2947.1M, EPOCH TIME: 1760127015.226659
[10/10 16:10:15     80s] Memory usage before memory release/compaction is 2947.1
[10/10 16:10:15     80s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:10:15     80s] Memory usage at end of DPlace-Cleanup is 2947.1M.
[10/10 16:10:15     80s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.250, REAL:0.257, MEM:2947.1M, EPOCH TIME: 1760127015.226829
[10/10 16:10:15     80s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2947.1M, EPOCH TIME: 1760127015.228395
[10/10 16:10:15     80s] Starting Early Global Route congestion estimation: mem = 2947.1M
[10/10 16:10:15     80s] (I)      Initializing eGR engine (regular)
[10/10 16:10:15     80s] Set min layer with design mode ( 1 )
[10/10 16:10:15     80s] Set max layer with design mode ( 5 )
[10/10 16:10:15     80s] (I)      clean place blk overflow:
[10/10 16:10:15     80s] (I)      H : enabled 1.00 0
[10/10 16:10:15     80s] (I)      V : enabled 1.00 0
[10/10 16:10:15     80s] (I)      Initializing eGR engine (regular)
[10/10 16:10:15     80s] Set min layer with design mode ( 1 )
[10/10 16:10:15     80s] Set max layer with design mode ( 5 )
[10/10 16:10:15     80s] (I)      clean place blk overflow:
[10/10 16:10:15     80s] (I)      H : enabled 1.00 0
[10/10 16:10:15     80s] (I)      V : enabled 1.00 0
[10/10 16:10:15     80s] (I)      Started Early Global Route kernel ( Curr Mem: 2.80 MB )
[10/10 16:10:15     80s] (I)      Running eGR Regular flow
[10/10 16:10:15     80s] (I)      # wire layers (front) : 6
[10/10 16:10:15     80s] (I)      # wire layers (back)  : 0
[10/10 16:10:15     80s] (I)      min wire layer : 1
[10/10 16:10:15     80s] (I)      max wire layer : 5
[10/10 16:10:15     80s] (I)      # cut layers (front) : 5
[10/10 16:10:15     80s] (I)      # cut layers (back)  : 0
[10/10 16:10:15     80s] (I)      min cut layer : 1
[10/10 16:10:15     80s] (I)      max cut layer : 4
[10/10 16:10:15     80s] (I)      ================================ Layers ================================
[10/10 16:10:15     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:15     80s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:10:15     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:15     80s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:10:15     80s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:10:15     80s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:10:15     80s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:10:15     80s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:10:15     80s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:10:15     80s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:10:15     80s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:10:15     80s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:10:15     80s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:10:15     80s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:10:15     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:15     80s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:10:15     80s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:10:15     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:15     80s] (I)      Started Import and model ( Curr Mem: 2.80 MB )
[10/10 16:10:15     80s] (I)      == Non-default Options ==
[10/10 16:10:15     80s] (I)      Maximum routing layer                              : 5
[10/10 16:10:15     80s] (I)      Minimum routing layer                              : 1
[10/10 16:10:15     80s] (I)      Top routing layer                                  : 5
[10/10 16:10:15     80s] (I)      Bottom routing layer                               : 1
[10/10 16:10:15     80s] (I)      Number of threads                                  : 1
[10/10 16:10:15     80s] (I)      Route tie net to shape                             : auto
[10/10 16:10:15     80s] (I)      Use non-blocking free Dbs wires                    : false
[10/10 16:10:15     80s] (I)      Method to set GCell size                           : row
[10/10 16:10:15     80s] (I)      Tie hi/lo max distance                             : 41.400000
[10/10 16:10:15     80s] (I)      Counted 12915 PG shapes. eGR will not process PG shapes layer by layer.
[10/10 16:10:15     80s] (I)      Removed 1 out of boundary tracks from layer 3
[10/10 16:10:15     80s] (I)      ============== Pin Summary ==============
[10/10 16:10:15     80s] (I)      +-------+--------+---------+------------+
[10/10 16:10:15     80s] (I)      | Layer | # pins | % total |      Group |
[10/10 16:10:15     80s] (I)      +-------+--------+---------+------------+
[10/10 16:10:15     80s] (I)      |     1 |   3180 |  100.00 |        Pin |
[10/10 16:10:15     80s] (I)      |     2 |      0 |    0.00 | Pin access |
[10/10 16:10:15     80s] (I)      |     3 |      0 |    0.00 | Pin access |
[10/10 16:10:15     80s] (I)      |     4 |      0 |    0.00 |      Other |
[10/10 16:10:15     80s] (I)      |     5 |      0 |    0.00 |      Other |
[10/10 16:10:15     80s] (I)      +-------+--------+---------+------------+
[10/10 16:10:15     80s] (I)      Custom ignore net properties:
[10/10 16:10:15     80s] (I)      1 : NotLegal
[10/10 16:10:15     80s] (I)      Default ignore net properties:
[10/10 16:10:15     80s] (I)      1 : Special
[10/10 16:10:15     80s] (I)      2 : Analog
[10/10 16:10:15     80s] (I)      3 : Fixed
[10/10 16:10:15     80s] (I)      4 : Skipped
[10/10 16:10:15     80s] (I)      5 : MixedSignal
[10/10 16:10:15     80s] (I)      Prerouted net properties:
[10/10 16:10:15     80s] (I)      1 : NotLegal
[10/10 16:10:15     80s] (I)      2 : Special
[10/10 16:10:15     80s] (I)      3 : Analog
[10/10 16:10:15     80s] (I)      4 : Fixed
[10/10 16:10:15     80s] (I)      5 : Skipped
[10/10 16:10:15     80s] (I)      6 : MixedSignal
[10/10 16:10:15     80s] [NR-eGR] Early global route reroute all routable nets
[10/10 16:10:15     80s] (I)      Use row-based GCell size
[10/10 16:10:15     80s] (I)      Use row-based GCell align
[10/10 16:10:15     80s] (I)      layer 0 area = 83000
[10/10 16:10:15     80s] (I)      layer 1 area = 67600
[10/10 16:10:15     80s] (I)      layer 2 area = 240000
[10/10 16:10:15     80s] (I)      layer 3 area = 240000
[10/10 16:10:15     80s] (I)      layer 4 area = 4000000
[10/10 16:10:15     80s] (I)      GCell unit size   : 4140
[10/10 16:10:15     80s] (I)      GCell multiplier  : 1
[10/10 16:10:15     80s] (I)      GCell row height  : 4140
[10/10 16:10:15     80s] (I)      Actual row height : 4140
[10/10 16:10:15     80s] (I)      GCell align ref   : 29900 29900
[10/10 16:10:15     80s] [NR-eGR] Track table information for default rule: 
[10/10 16:10:15     80s] [NR-eGR] met1 has single uniform track structure
[10/10 16:10:15     80s] [NR-eGR] met2 has single uniform track structure
[10/10 16:10:15     80s] [NR-eGR] met3 has single uniform track structure
[10/10 16:10:15     80s] [NR-eGR] met4 has single uniform track structure
[10/10 16:10:15     80s] [NR-eGR] met5 has single uniform track structure
[10/10 16:10:15     80s] (I)      =============== Default via ===============
[10/10 16:10:15     80s] (I)      +---+------------------+------------------+
[10/10 16:10:15     80s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[10/10 16:10:15     80s] (I)      +---+------------------+------------------+
[10/10 16:10:15     80s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[10/10 16:10:15     80s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[10/10 16:10:15     80s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[10/10 16:10:15     80s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[10/10 16:10:15     80s] (I)      +---+------------------+------------------+
[10/10 16:10:15     80s] (I)      Design has 4 placement macros with 4 shapes. 
[10/10 16:10:15     80s] (I)      Read 24552 PG shapes from cache
[10/10 16:10:15     80s] [NR-eGR] Read 0 clock shapes
[10/10 16:10:15     80s] [NR-eGR] Read 0 other shapes
[10/10 16:10:15     80s] [NR-eGR] #Routing Blockages  : 8
[10/10 16:10:15     80s] [NR-eGR] #Bump Blockages     : 0
[10/10 16:10:15     80s] [NR-eGR] #Instance Blockages : 14206
[10/10 16:10:15     80s] [NR-eGR] #PG Blockages       : 24552
[10/10 16:10:15     80s] [NR-eGR] #Halo Blockages     : 0
[10/10 16:10:15     80s] [NR-eGR] #Boundary Blockages : 0
[10/10 16:10:15     80s] [NR-eGR] #Clock Blockages    : 0
[10/10 16:10:15     80s] [NR-eGR] #Other Blockages    : 0
[10/10 16:10:15     80s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/10 16:10:15     80s] [NR-eGR] #prerouted nets         : 7
[10/10 16:10:15     80s] [NR-eGR] #prerouted special nets : 0
[10/10 16:10:15     80s] [NR-eGR] #prerouted wires        : 393
[10/10 16:10:15     80s] (I)        Front-side 1100 ( ignored 7 )
[10/10 16:10:15     80s] [NR-eGR] Read 1100 nets ( ignored 7 )
[10/10 16:10:15     80s] (I)        Back-side  0 ( ignored 0 )
[10/10 16:10:15     80s] (I)        Both-side  0 ( ignored 0 )
[10/10 16:10:15     80s] (I)      handle routing halo
[10/10 16:10:15     80s] (I)      Reading macro buffers
[10/10 16:10:15     80s] (I)      Number of macro buffers: 0
[10/10 16:10:15     80s] [NR-eGR] Handle net priority by net group ordering
[10/10 16:10:15     80s] (I)      original grid = 248 x 315
[10/10 16:10:15     80s] (I)      merged grid = 248 x 315
[10/10 16:10:15     80s] (I)      Read Num Blocks=38766  Num Prerouted Wires=393  Num CS=0
[10/10 16:10:15     80s] (I)      Layer 0 (H) : #blockages 18267 : #preroutes 91
[10/10 16:10:15     80s] (I)      Layer 1 (V) : #blockages 7256 : #preroutes 188
[10/10 16:10:15     80s] (I)      Layer 2 (H) : #blockages 7416 : #preroutes 77
[10/10 16:10:15     80s] (I)      Layer 3 (V) : #blockages 5004 : #preroutes 33
[10/10 16:10:15     80s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 4
[10/10 16:10:15     80s] (I)      Number of ignored nets                =      7
[10/10 16:10:15     80s] (I)      Number of connected nets              =      0
[10/10 16:10:15     80s] (I)      Number of fixed nets                  =      7.  Ignored: Yes
[10/10 16:10:15     80s] (I)      Number of clock nets                  =      7.  Ignored: No
[10/10 16:10:15     80s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/10 16:10:15     80s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/10 16:10:15     80s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/10 16:10:15     80s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/10 16:10:15     80s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/10 16:10:15     80s] (I)      Ndr track 0 does not exist
[10/10 16:10:15     80s] (I)      ---------------------Grid Graph Info--------------------
[10/10 16:10:15     80s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[10/10 16:10:15     80s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[10/10 16:10:15     80s] (I)      Site width          :   460  (dbu)
[10/10 16:10:15     80s] (I)      Row height          :  4140  (dbu)
[10/10 16:10:15     80s] (I)      GCell row height    :  4140  (dbu)
[10/10 16:10:15     80s] (I)      GCell width         :  4140  (dbu)
[10/10 16:10:15     80s] (I)      GCell height        :  4140  (dbu)
[10/10 16:10:15     80s] (I)      Grid                :   248   315     5
[10/10 16:10:15     80s] (I)      Layer numbers       :     1     2     3     4     5
[10/10 16:10:15     80s] (I)      Layer name         :  met1  met2  met3  met4  met5
[10/10 16:10:15     80s] (I)      Vertical capacity   :     0  4140     0  4140     0
[10/10 16:10:15     80s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[10/10 16:10:15     80s] (I)      Default wire width  :   140   140   300   300  1600
[10/10 16:10:15     80s] (I)      Default wire space  :   140   140   300   300  1600
[10/10 16:10:15     80s] (I)      Default wire pitch  :   280   280   600   600  3200
[10/10 16:10:15     80s] (I)      Default pitch size  :   460   460   610   615  3660
[10/10 16:10:15     80s] (I)      First track coord   :   460   460   620   380  4280
[10/10 16:10:15     80s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[10/10 16:10:15     80s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[10/10 16:10:15     80s] (I)      --------------------------------------------------------
[10/10 16:10:15     80s] 
[10/10 16:10:15     80s] [NR-eGR] == Routing rule table ==
[10/10 16:10:15     80s] [NR-eGR]  ID  Name       #Nets 
[10/10 16:10:15     80s] [NR-eGR] ----------------------
[10/10 16:10:15     80s] [NR-eGR]   1  (Default)   1093 
[10/10 16:10:15     80s] (I)      ==== NDR : (Default) ====
[10/10 16:10:15     80s] (I)      +--------------+--------+
[10/10 16:10:15     80s] (I)      |           ID |      1 |
[10/10 16:10:15     80s] (I)      |      Default |    yes |
[10/10 16:10:15     80s] (I)      |  Clk Special |     no |
[10/10 16:10:15     80s] (I)      | Hard spacing |     no |
[10/10 16:10:15     80s] (I)      |    NDR track | (none) |
[10/10 16:10:15     80s] (I)      |      NDR via | (none) |
[10/10 16:10:15     80s] (I)      |  Extra space |      0 |
[10/10 16:10:15     80s] (I)      |      Shields |      0 |
[10/10 16:10:15     80s] (I)      |   Demand (H) |      1 |
[10/10 16:10:15     80s] (I)      |   Demand (V) |      1 |
[10/10 16:10:15     80s] (I)      |        #Nets |   1093 |
[10/10 16:10:15     80s] (I)      +--------------+--------+
[10/10 16:10:15     80s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:15     80s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:10:15     80s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:15     80s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:10:15     80s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:10:15     80s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[10/10 16:10:15     80s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[10/10 16:10:15     80s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[10/10 16:10:15     80s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:15     80s] (I)      =============== Blocked Tracks ===============
[10/10 16:10:15     80s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:15     80s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/10 16:10:15     80s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:15     80s] (I)      |     1 |  701592 |   360634 |        51.40% |
[10/10 16:10:15     80s] (I)      |     2 |  702135 |   362386 |        51.61% |
[10/10 16:10:15     80s] (I)      |     3 |  528984 |   243363 |        46.01% |
[10/10 16:10:15     80s] (I)      |     4 |  525420 |   279912 |        53.27% |
[10/10 16:10:15     80s] (I)      |     5 |   88040 |    29884 |        33.94% |
[10/10 16:10:15     80s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:15     80s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.13 sec, Curr Mem: 2.82 MB )
[10/10 16:10:15     80s] (I)      Reset routing kernel
[10/10 16:10:15     80s] (I)      Started Global Routing ( Curr Mem: 2.82 MB )
[10/10 16:10:15     80s] (I)      totalPins=3051  totalGlobalPin=3047 (99.87%)
[10/10 16:10:15     80s] (I)      ================= Net Group Info =================
[10/10 16:10:15     80s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:15     80s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[10/10 16:10:15     80s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:15     80s] (I)      |  1 |           1093 |      met1(1) |   met5(5) |
[10/10 16:10:15     80s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:15     80s] (I)      total 2D Cap : 1318375 = (689794 H, 628581 V)
[10/10 16:10:15     80s] (I)      total 2D Demand : 3197 = (1754 H, 1443 V)
[10/10 16:10:15     80s] (I)      init route region map
[10/10 16:10:15     80s] (I)      #blocked regions = 33
[10/10 16:10:15     80s] (I)      #non-blocked regions = 1
[10/10 16:10:15     80s] (I)      init safety region map
[10/10 16:10:15     80s] (I)      #blocked regions = 33
[10/10 16:10:15     80s] (I)      #non-blocked regions = 1
[10/10 16:10:15     80s] (I)      Adjusted 0 GCells for pin access
[10/10 16:10:15     80s] (I)      
[10/10 16:10:15     80s] (I)      ============  Phase 1a Route ============
[10/10 16:10:15     80s] [NR-eGR] Layer group 1: route 1093 net(s) in layer range [1, 5]
[10/10 16:10:15     80s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 68
[10/10 16:10:15     80s] (I)      Usage: 32577 = (16023 H, 16554 V) = (2.32% H, 2.63% V) = (6.634e+04um H, 6.853e+04um V)
[10/10 16:10:15     80s] (I)      
[10/10 16:10:15     80s] (I)      ============  Phase 1b Route ============
[10/10 16:10:15     80s] (I)      Usage: 32583 = (16023 H, 16560 V) = (2.32% H, 2.63% V) = (6.634e+04um H, 6.856e+04um V)
[10/10 16:10:15     80s] (I)      Overflow of layer group 1: 0.17% H + 1.90% V. EstWL: 1.348936e+05um
[10/10 16:10:15     80s] (I)      Congestion metric : 1.91%H 14.30%V, 16.22%HV
[10/10 16:10:15     80s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/10 16:10:15     80s] (I)      
[10/10 16:10:15     80s] (I)      ============  Phase 1c Route ============
[10/10 16:10:15     80s] (I)      Level2 Grid: 50 x 63
[10/10 16:10:15     80s] (I)      Usage: 32784 = (16165 H, 16619 V) = (2.34% H, 2.64% V) = (6.692e+04um H, 6.880e+04um V)
[10/10 16:10:15     80s] (I)      
[10/10 16:10:15     80s] (I)      ============  Phase 1d Route ============
[10/10 16:10:15     80s] (I)      Usage: 33130 = (16235 H, 16895 V) = (2.35% H, 2.69% V) = (6.721e+04um H, 6.995e+04um V)
[10/10 16:10:15     80s] (I)      
[10/10 16:10:15     80s] (I)      ============  Phase 1e Route ============
[10/10 16:10:15     80s] (I)      Usage: 33130 = (16235 H, 16895 V) = (2.35% H, 2.69% V) = (6.721e+04um H, 6.995e+04um V)
[10/10 16:10:15     80s] (I)      
[10/10 16:10:15     80s] (I)      ============  Phase 1l Route ============
[10/10 16:10:15     80s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 1.371582e+05um
[10/10 16:10:15     80s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/10 16:10:15     80s] (I)      Layer  1:     342558       714        24      307170      393075    (43.87%) 
[10/10 16:10:15     80s] (I)      Layer  2:     386103     13199         1      298152      402696    (42.54%) 
[10/10 16:10:15     80s] (I)      Layer  3:     288253     18632       417      225297      302756    (42.67%) 
[10/10 16:10:15     80s] (I)      Layer  4:     246185      6190        25      232998      291214    (44.45%) 
[10/10 16:10:15     80s] (I)      Layer  5:      57884       688         4       28451       59558    (32.33%) 
[10/10 16:10:15     80s] (I)      Total:       1320983     39423       471     1092066     1449298    (42.97%) 
[10/10 16:10:15     80s] (I)      
[10/10 16:10:15     80s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/10 16:10:15     80s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/10 16:10:15     80s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/10 16:10:15     80s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[10/10 16:10:15     80s] [NR-eGR] --------------------------------------------------------------------------------
[10/10 16:10:15     80s] [NR-eGR]    met1 ( 1)        23( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[10/10 16:10:15     80s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:10:15     80s] [NR-eGR]    met3 ( 3)       270( 0.61%)        24( 0.05%)         3( 0.01%)   ( 0.67%) 
[10/10 16:10:15     80s] [NR-eGR]    met4 ( 4)        18( 0.04%)         1( 0.00%)         0( 0.00%)   ( 0.04%) 
[10/10 16:10:15     80s] [NR-eGR]    met5 ( 5)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[10/10 16:10:15     80s] [NR-eGR] --------------------------------------------------------------------------------
[10/10 16:10:15     80s] [NR-eGR]        Total       316( 0.14%)        25( 0.01%)         3( 0.00%)   ( 0.15%) 
[10/10 16:10:15     80s] [NR-eGR] 
[10/10 16:10:15     80s] (I)      Finished Global Routing ( CPU: 0.20 sec, Real: 0.23 sec, Curr Mem: 2.82 MB )
[10/10 16:10:15     80s] (I)      Updating congestion map
[10/10 16:10:15     80s] (I)      total 2D Cap : 1331726 = (694110 H, 637616 V)
[10/10 16:10:15     80s] [NR-eGR] Overflow after Early Global Route 0.11% H + 0.00% V
[10/10 16:10:15     80s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.361, REAL:0.492, MEM:2951.2M, EPOCH TIME: 1760127015.719934
[10/10 16:10:15     80s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.35 sec, Real: 0.48 sec, Curr Mem: 2.81 MB )
[10/10 16:10:15     80s] Early Global Route congestion estimation runtime: 0.49 seconds, mem = 2951.2M
[10/10 16:10:15     80s] OPERPROF: Starting HotSpotCal at level 1, MEM:2951.2M, EPOCH TIME: 1760127015.720031
[10/10 16:10:15     80s] [hotspot] +------------+---------------+---------------+
[10/10 16:10:15     80s] [hotspot] |            |   max hotspot | total hotspot |
[10/10 16:10:15     80s] [hotspot] +------------+---------------+---------------+
[10/10 16:10:15     80s] [hotspot] | normalized |          0.00 |          0.00 |
[10/10 16:10:15     80s] [hotspot] +------------+---------------+---------------+
[10/10 16:10:15     80s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/10 16:10:15     80s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/10 16:10:15     80s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:2952.0M, EPOCH TIME: 1760127015.724638
[10/10 16:10:15     80s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2952.0M, EPOCH TIME: 1760127015.725259
[10/10 16:10:15     80s] Starting Early Global Route wiring: mem = 2952.0M
[10/10 16:10:15     80s] (I)      Running track assignment and export wires
[10/10 16:10:15     80s] (I)      Delete wires for 1093 nets 
[10/10 16:10:15     80s] (I)      ============= Track Assignment ============
[10/10 16:10:15     80s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.81 MB )
[10/10 16:10:15     80s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[10/10 16:10:15     80s] (I)      Run Multi-thread track assignment
[10/10 16:10:15     80s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2.81 MB )
[10/10 16:10:15     80s] (I)      Started Export ( Curr Mem: 2.81 MB )
[10/10 16:10:15     80s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[10/10 16:10:15     80s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[10/10 16:10:15     80s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:15     80s] [NR-eGR]               Length (um)  Vias 
[10/10 16:10:15     80s] [NR-eGR] --------------------------------
[10/10 16:10:15     80s] [NR-eGR]  met1  (1H)          4504  3233 
[10/10 16:10:15     80s] [NR-eGR]  met2  (2V)         52603  2302 
[10/10 16:10:15     80s] [NR-eGR]  met3  (3H)         62937   501 
[10/10 16:10:15     80s] [NR-eGR]  met4  (4V)         20161   291 
[10/10 16:10:15     80s] [NR-eGR]  met5  (5H)          2698     0 
[10/10 16:10:15     80s] [NR-eGR] --------------------------------
[10/10 16:10:15     80s] [NR-eGR]        Total       142903  6327 
[10/10 16:10:15     80s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:15     80s] [NR-eGR] Total half perimeter of net bounding box: 108201um
[10/10 16:10:15     80s] [NR-eGR] Total length: 142903um, number of vias: 6327
[10/10 16:10:15     80s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:15     80s] (I)      == Layer wire length by net rule ==
[10/10 16:10:15     80s] (I)                     Default 
[10/10 16:10:15     80s] (I)      -----------------------
[10/10 16:10:15     80s] (I)       met1  (1H)     4504um 
[10/10 16:10:15     80s] (I)       met2  (2V)    52603um 
[10/10 16:10:15     80s] (I)       met3  (3H)    62937um 
[10/10 16:10:15     80s] (I)       met4  (4V)    20161um 
[10/10 16:10:15     80s] (I)       met5  (5H)     2698um 
[10/10 16:10:15     80s] (I)      -----------------------
[10/10 16:10:15     80s] (I)             Total  142903um 
[10/10 16:10:15     80s] (I)      == Layer via count by net rule ==
[10/10 16:10:15     80s] (I)                    Default 
[10/10 16:10:15     80s] (I)      ----------------------
[10/10 16:10:15     80s] (I)       met1  (1H)      3233 
[10/10 16:10:15     80s] (I)       met2  (2V)      2302 
[10/10 16:10:15     80s] (I)       met3  (3H)       501 
[10/10 16:10:15     80s] (I)       met4  (4V)       291 
[10/10 16:10:15     80s] (I)       met5  (5H)         0 
[10/10 16:10:15     80s] (I)      ----------------------
[10/10 16:10:15     80s] (I)             Total     6327 
[10/10 16:10:15     80s] (I)      Finished Export ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2.73 MB )
[10/10 16:10:15     80s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[10/10 16:10:15     80s] (I)      Global routing data unavailable, rerun eGR
[10/10 16:10:15     80s] (I)      Initializing eGR engine (regular)
[10/10 16:10:15     80s] Set min layer with design mode ( 1 )
[10/10 16:10:15     80s] Set max layer with design mode ( 5 )
[10/10 16:10:15     80s] (I)      clean place blk overflow:
[10/10 16:10:15     80s] (I)      H : enabled 1.00 0
[10/10 16:10:15     80s] (I)      V : enabled 1.00 0
[10/10 16:10:15     80s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.176, REAL:0.177, MEM:2902.0M, EPOCH TIME: 1760127015.902588
[10/10 16:10:15     80s] Early Global Route wiring runtime: 0.18 seconds, mem = 2902.0M
[10/10 16:10:15     80s] SKP cleared!
[10/10 16:10:15     80s] 
[10/10 16:10:15     80s] *** Finished incrementalPlace (cpu=0:00:11.9, real=0:00:13.0)***
[10/10 16:10:15     80s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2899.8M, EPOCH TIME: 1760127015.944246
[10/10 16:10:15     80s] Deleting eGR PG blockage cache
[10/10 16:10:15     80s] Disable eGR PG blockage caching
[10/10 16:10:15     80s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2899.8M, EPOCH TIME: 1760127015.944410
[10/10 16:10:15     80s] *** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:12.0/0:00:13.7 (0.9), totSession cpu/real = 0:01:21.7/0:01:26.8 (0.9), mem = 2899.8M
[10/10 16:10:15     80s] 
[10/10 16:10:15     80s] =============================================================================================
[10/10 16:10:15     80s]  Step TAT Report : IncrReplace #1 / CTS #1 / clock_opt_design #1                25.11-s102_1
[10/10 16:10:15     80s] =============================================================================================
[10/10 16:10:15     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:10:15     80s] ---------------------------------------------------------------------------------------------
[10/10 16:10:15     80s] [ RefinePlace            ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:10:15     80s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:10:15     80s] [ DPLegalizeMH           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:10:15     80s] [ IncrementalPlace       ]      1   0:00:11.0  (  80.5 % )     0:00:13.5 /  0:00:11.8    0.9
[10/10 16:10:15     80s] [ EarlyGlobalRoute       ]      4   0:00:01.3  (   9.8 % )     0:00:01.3 /  0:00:01.0    0.8
[10/10 16:10:15     80s] [ ExtractRC              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:10:15     80s] [ FullDelayCalc          ]      1   0:00:00.7  (   5.0 % )     0:00:00.8 /  0:00:00.7    0.9
[10/10 16:10:15     80s] [ TimingUpdate           ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:10:15     80s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:10:15     80s] [ MISC                   ]          0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:10:15     80s] ---------------------------------------------------------------------------------------------
[10/10 16:10:15     80s]  IncrReplace #1 TOTAL               0:00:13.7  ( 100.0 % )     0:00:13.7 /  0:00:12.0    0.9
[10/10 16:10:15     80s] ---------------------------------------------------------------------------------------------
[10/10 16:10:15     80s]     Congestion Repair done. (took cpu=0:00:12.1 real=0:00:13.7)
[10/10 16:10:15     80s]   CCOpt: Starting congestion repair using flow wrapper done.
[10/10 16:10:15     80s]   PSR: n = 968 unplaced = 0 placed = 966 soft_fixed = 0 fixed = 2 covered = 0 unknown = 0
[10/10 16:10:15     80s]   CTS PSR unset = 968 soft_fixed = 0 fixed = 0 unknown = 0
[10/10 16:10:15     80s] Memory usage before memory release/compaction is 2899.8
[10/10 16:10:15     80s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:10:15     80s] Memory usage at beginning of DPlace-Init is 2892.5M.
[10/10 16:10:15     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:2892.5M, EPOCH TIME: 1760127015.995030
[10/10 16:10:15     80s] Processing tracks to init pin-track alignment.
[10/10 16:10:15     80s] z: 2, totalTracks: 1
[10/10 16:10:15     80s] z: 4, totalTracks: 1
[10/10 16:10:15     80s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:10:16     80s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2892.5M, EPOCH TIME: 1760127016.022194
[10/10 16:10:16     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:16     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:16     80s] 
[10/10 16:10:16     80s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:10:16     80s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:16     80s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2892.6M, EPOCH TIME: 1760127016.032355
[10/10 16:10:16     80s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2892.6M, EPOCH TIME: 1760127016.032458
[10/10 16:10:16     80s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2892.6M, EPOCH TIME: 1760127016.032594
[10/10 16:10:16     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2892.6MB).
[10/10 16:10:16     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.038, MEM:2892.6M, EPOCH TIME: 1760127016.033332
[10/10 16:10:16     80s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:12.7 real=0:00:14.5)
[10/10 16:10:16     80s]   Leaving CCOpt scope - extractRC...
[10/10 16:10:16     80s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[10/10 16:10:16     80s] Extraction called for design 'top_lvl' of instances=968 and nets=1452 using extraction engine 'pre_route' .
[10/10 16:10:16     80s] pre_route RC Extraction called for design top_lvl.
[10/10 16:10:16     80s] RC Extraction called in multi-corner(1) mode.
[10/10 16:10:16     80s] RCMode: PreRoute
[10/10 16:10:16     80s]       RC Corner Indexes            0   
[10/10 16:10:16     80s] Capacitance Scaling Factor   : 1.00000 
[10/10 16:10:16     80s] Resistance Scaling Factor    : 1.00000 
[10/10 16:10:16     80s] Clock Cap. Scaling Factor    : 1.00000 
[10/10 16:10:16     80s] Clock Res. Scaling Factor    : 1.00000 
[10/10 16:10:16     80s] Shrink Factor                : 1.00000
[10/10 16:10:16     80s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/10 16:10:16     80s] Using Quantus QRC technology file ...
[10/10 16:10:16     80s] eee: escapedRCCornerName (Nominal_25C)
[10/10 16:10:16     80s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[10/10 16:10:16     80s] eee: pegSigSF=1.070000
[10/10 16:10:16     80s] Updating RC Grid density data for preRoute extraction ...
[10/10 16:10:16     80s] Initializing multi-corner resistance tables ...
[10/10 16:10:16     80s] eee: Grid unit RC data computation started
[10/10 16:10:16     80s] eee: Grid unit RC data computation completed
[10/10 16:10:16     80s] eee: l=1 avDens=0.108470 usedTrk=3996.014492 availTrk=36839.974405 sigTrk=3996.014492
[10/10 16:10:16     80s] eee: l=2 avDens=0.081018 usedTrk=1285.057537 availTrk=15861.365930 sigTrk=1285.057537
[10/10 16:10:16     80s] eee: l=3 avDens=0.162099 usedTrk=1565.406023 availTrk=9657.095041 sigTrk=1565.406023
[10/10 16:10:16     80s] eee: l=4 avDens=0.044835 usedTrk=1303.399710 availTrk=29070.729342 sigTrk=1303.399710
[10/10 16:10:16     80s] eee: l=5 avDens=0.164514 usedTrk=1488.715942 availTrk=9049.180328 sigTrk=1488.715942
[10/10 16:10:16     80s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:10:16     80s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[10/10 16:10:16     80s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.291698 uaWl=1.000000 uaWlH=0.151500 aWlH=0.000000 lMod=0 pMax=0.844000 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[10/10 16:10:16     80s] eee: NetCapCache creation started. (Current Mem: 2892.590M) 
[10/10 16:10:16     80s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2892.590M) 
[10/10 16:10:16     80s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[10/10 16:10:16     80s] eee: Metal Layers Info:
[10/10 16:10:16     80s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:10:16     80s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[10/10 16:10:16     80s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:10:16     80s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[10/10 16:10:16     80s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[10/10 16:10:16     80s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[10/10 16:10:16     80s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[10/10 16:10:16     80s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[10/10 16:10:16     80s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:10:16     80s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[10/10 16:10:16     80s] eee: +-----------------------NDR Info-----------------------+
[10/10 16:10:16     80s] eee: NDR Count = 0, Fake NDR = 0
[10/10 16:10:16     80s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2892.590M)
[10/10 16:10:16     80s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[10/10 16:10:16     80s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/10 16:10:16     80s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[10/10 16:10:16     80s] End AAE Lib Interpolated Model. (MEM=2893.589844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:10:16     80s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     80s]   Clock DAG hash after clustering cong repair call: 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     80s]   CTS services accumulated run-time stats after clustering cong repair call:
[10/10 16:10:16     80s]     delay calculator: calls=3466, total_wall_time=0.347s, mean_wall_time=0.100ms
[10/10 16:10:16     80s]     legalizer: calls=68, total_wall_time=0.005s, mean_wall_time=0.077ms
[10/10 16:10:16     80s]     steiner router: calls=3476, total_wall_time=0.073s, mean_wall_time=0.021ms
[10/10 16:10:16     80s]   Clock DAG stats after clustering cong repair call:
[10/10 16:10:16     80s]     cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     80s]     sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     80s]     misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     80s]     cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     80s]     cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     80s]     sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     80s]     wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     80s]     wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     80s]     hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     80s]   Clock DAG net violations after clustering cong repair call: none
[10/10 16:10:16     80s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[10/10 16:10:16     80s]     Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     80s]     Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     80s]     Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     80s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[10/10 16:10:16     80s]      Bufs: CLKBUFX8: 6 
[10/10 16:10:16     80s]   Primary reporting skew groups after clustering cong repair call:
[10/10 16:10:16     80s]     skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
[10/10 16:10:16     80s]         min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     80s]         max path sink: sram_B/clk1
[10/10 16:10:16     80s]   Skew group summary after clustering cong repair call:
[10/10 16:10:16     80s]     skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
[10/10 16:10:16     80s]   CongRepair After Initial Clustering done. (took cpu=0:00:12.8 real=0:00:14.6)
[10/10 16:10:16     80s]   Stage::Clustering done. (took cpu=0:00:13.5 real=0:00:15.3)
[10/10 16:10:16     80s]   Stage::DRV Fixing...
[10/10 16:10:16     80s]   Fixing clock tree slew time and max cap violations...
[10/10 16:10:16     80s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     80s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[10/10 16:10:16     80s]       delay calculator: calls=3466, total_wall_time=0.347s, mean_wall_time=0.100ms
[10/10 16:10:16     80s]       legalizer: calls=68, total_wall_time=0.005s, mean_wall_time=0.077ms
[10/10 16:10:16     80s]       steiner router: calls=3476, total_wall_time=0.073s, mean_wall_time=0.021ms
[10/10 16:10:16     80s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[10/10 16:10:16     80s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     80s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[10/10 16:10:16     80s]       delay calculator: calls=3466, total_wall_time=0.347s, mean_wall_time=0.100ms
[10/10 16:10:16     80s]       legalizer: calls=68, total_wall_time=0.005s, mean_wall_time=0.077ms
[10/10 16:10:16     80s]       steiner router: calls=3476, total_wall_time=0.073s, mean_wall_time=0.021ms
[10/10 16:10:16     80s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[10/10 16:10:16     80s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     80s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     80s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     80s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     80s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     80s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     80s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     80s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     80s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     80s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[10/10 16:10:16     80s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[10/10 16:10:16     80s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     80s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     80s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     80s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[10/10 16:10:16     80s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     80s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[10/10 16:10:16     80s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     80s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     80s]           max path sink: sram_B/clk1
[10/10 16:10:16     80s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[10/10 16:10:16     80s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     80s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     80s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     80s]   Fixing clock tree slew time and max cap violations - detailed pass...
[10/10 16:10:16     80s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     80s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/10 16:10:16     80s]       delay calculator: calls=3466, total_wall_time=0.347s, mean_wall_time=0.100ms
[10/10 16:10:16     80s]       legalizer: calls=68, total_wall_time=0.005s, mean_wall_time=0.077ms
[10/10 16:10:16     80s]       steiner router: calls=3476, total_wall_time=0.073s, mean_wall_time=0.021ms
[10/10 16:10:16     80s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[10/10 16:10:16     80s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     80s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/10 16:10:16     80s]       delay calculator: calls=3466, total_wall_time=0.347s, mean_wall_time=0.100ms
[10/10 16:10:16     80s]       legalizer: calls=68, total_wall_time=0.005s, mean_wall_time=0.077ms
[10/10 16:10:16     80s]       steiner router: calls=3476, total_wall_time=0.073s, mean_wall_time=0.021ms
[10/10 16:10:16     80s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/10 16:10:16     80s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     80s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     80s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     80s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     80s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     80s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     80s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     80s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     80s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     80s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[10/10 16:10:16     80s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/10 16:10:16     80s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     80s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     80s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     80s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[10/10 16:10:16     80s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     80s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/10 16:10:16     80s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
[10/10 16:10:16     80s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     80s]           max path sink: sram_B/clk1
[10/10 16:10:16     80s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/10 16:10:16     80s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
[10/10 16:10:16     80s]     Clock DAG hash before 'Removing unnecessary root buffering': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     80s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     80s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     80s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     80s]   Stage::Insertion Delay Reduction...
[10/10 16:10:16     80s]   Removing unnecessary root buffering...
[10/10 16:10:16     80s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[10/10 16:10:16     80s]       delay calculator: calls=3466, total_wall_time=0.347s, mean_wall_time=0.100ms
[10/10 16:10:16     80s]       legalizer: calls=68, total_wall_time=0.005s, mean_wall_time=0.077ms
[10/10 16:10:16     80s]       steiner router: calls=3476, total_wall_time=0.073s, mean_wall_time=0.021ms
[10/10 16:10:16     80s]     Clock DAG hash after 'Removing unnecessary root buffering': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     80s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[10/10 16:10:16     80s]       delay calculator: calls=3627, total_wall_time=0.377s, mean_wall_time=0.104ms
[10/10 16:10:16     80s]       legalizer: calls=108, total_wall_time=0.010s, mean_wall_time=0.094ms
[10/10 16:10:16     80s]       steiner router: calls=3554, total_wall_time=0.102s, mean_wall_time=0.029ms
[10/10 16:10:16     80s]     Clock DAG stats after 'Removing unnecessary root buffering':
[10/10 16:10:16     80s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     80s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     80s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     80s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     80s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     80s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     80s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     80s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     80s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     80s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[10/10 16:10:16     80s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[10/10 16:10:16     80s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     80s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     80s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     80s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[10/10 16:10:16     80s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     80s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[10/10 16:10:16     80s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     80s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     80s]           max path sink: sram_B/clk1
[10/10 16:10:16     80s]     Skew group summary after 'Removing unnecessary root buffering':
[10/10 16:10:16     80s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     80s]     Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     80s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/10 16:10:16     80s]   Removing unconstrained drivers...
[10/10 16:10:16     80s]     Clock DAG hash before 'Removing unconstrained drivers': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     80s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[10/10 16:10:16     80s]       delay calculator: calls=3627, total_wall_time=0.377s, mean_wall_time=0.104ms
[10/10 16:10:16     80s]       legalizer: calls=108, total_wall_time=0.010s, mean_wall_time=0.094ms
[10/10 16:10:16     80s]       steiner router: calls=3554, total_wall_time=0.102s, mean_wall_time=0.029ms
[10/10 16:10:16     80s]     Clock DAG hash after 'Removing unconstrained drivers': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     80s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[10/10 16:10:16     80s]       delay calculator: calls=3627, total_wall_time=0.377s, mean_wall_time=0.104ms
[10/10 16:10:16     80s]       legalizer: calls=108, total_wall_time=0.010s, mean_wall_time=0.094ms
[10/10 16:10:16     80s]       steiner router: calls=3554, total_wall_time=0.102s, mean_wall_time=0.029ms
[10/10 16:10:16     80s]     Clock DAG stats after 'Removing unconstrained drivers':
[10/10 16:10:16     80s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     80s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     80s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     80s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     80s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     80s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     80s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     80s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     80s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     80s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[10/10 16:10:16     80s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[10/10 16:10:16     80s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     80s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     80s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     80s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[10/10 16:10:16     80s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     80s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[10/10 16:10:16     80s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     80s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     80s]           max path sink: sram_B/clk1
[10/10 16:10:16     80s]     Skew group summary after 'Removing unconstrained drivers':
[10/10 16:10:16     80s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     80s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     80s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     80s]   Reducing insertion delay 1...
[10/10 16:10:16     80s]     Clock DAG hash before 'Reducing insertion delay 1': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     80s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[10/10 16:10:16     80s]       delay calculator: calls=3627, total_wall_time=0.377s, mean_wall_time=0.104ms
[10/10 16:10:16     80s]       legalizer: calls=108, total_wall_time=0.010s, mean_wall_time=0.094ms
[10/10 16:10:16     80s]       steiner router: calls=3554, total_wall_time=0.102s, mean_wall_time=0.029ms
[10/10 16:10:16     81s]     Clock DAG hash after 'Reducing insertion delay 1': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[10/10 16:10:16     81s]       delay calculator: calls=3653, total_wall_time=0.382s, mean_wall_time=0.104ms
[10/10 16:10:16     81s]       legalizer: calls=111, total_wall_time=0.010s, mean_wall_time=0.093ms
[10/10 16:10:16     81s]       steiner router: calls=3561, total_wall_time=0.103s, mean_wall_time=0.029ms
[10/10 16:10:16     81s]     Clock DAG stats after 'Reducing insertion delay 1':
[10/10 16:10:16     81s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[10/10 16:10:16     81s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[10/10 16:10:16     81s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[10/10 16:10:16     81s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     81s]           max path sink: sram_B/clk1
[10/10 16:10:16     81s]     Skew group summary after 'Reducing insertion delay 1':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]   Removing longest path buffering...
[10/10 16:10:16     81s]     Clock DAG hash before 'Removing longest path buffering': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[10/10 16:10:16     81s]       delay calculator: calls=3653, total_wall_time=0.382s, mean_wall_time=0.104ms
[10/10 16:10:16     81s]       legalizer: calls=111, total_wall_time=0.010s, mean_wall_time=0.093ms
[10/10 16:10:16     81s]       steiner router: calls=3561, total_wall_time=0.103s, mean_wall_time=0.029ms
[10/10 16:10:16     81s]     Clock DAG hash after 'Removing longest path buffering': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[10/10 16:10:16     81s]       delay calculator: calls=3814, total_wall_time=0.412s, mean_wall_time=0.108ms
[10/10 16:10:16     81s]       legalizer: calls=151, total_wall_time=0.012s, mean_wall_time=0.081ms
[10/10 16:10:16     81s]       steiner router: calls=3639, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Clock DAG stats after 'Removing longest path buffering':
[10/10 16:10:16     81s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]     Clock DAG net violations after 'Removing longest path buffering': none
[10/10 16:10:16     81s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[10/10 16:10:16     81s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[10/10 16:10:16     81s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]     Primary reporting skew groups after 'Removing longest path buffering':
[10/10 16:10:16     81s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     81s]           max path sink: sram_B/clk1
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]     Skew group summary after 'Removing longest path buffering':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]     Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]   Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/10 16:10:16     81s]   Reducing delay of long paths...
[10/10 16:10:16     81s]     Clock DAG hash before 'Reducing delay of long paths': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[10/10 16:10:16     81s]       delay calculator: calls=3814, total_wall_time=0.412s, mean_wall_time=0.108ms
[10/10 16:10:16     81s]       legalizer: calls=151, total_wall_time=0.012s, mean_wall_time=0.081ms
[10/10 16:10:16     81s]       steiner router: calls=3639, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Clock DAG hash after 'Reducing delay of long paths': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[10/10 16:10:16     81s]       delay calculator: calls=3814, total_wall_time=0.412s, mean_wall_time=0.108ms
[10/10 16:10:16     81s]       legalizer: calls=151, total_wall_time=0.012s, mean_wall_time=0.081ms
[10/10 16:10:16     81s]       steiner router: calls=3639, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Clock DAG stats after 'Reducing delay of long paths':
[10/10 16:10:16     81s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]     Clock DAG net violations after 'Reducing delay of long paths': none
[10/10 16:10:16     81s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[10/10 16:10:16     81s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]     Clock DAG library cell distribution after 'Reducing delay of long paths' {count}:
[10/10 16:10:16     81s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]     Primary reporting skew groups after 'Reducing delay of long paths':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
[10/10 16:10:16     81s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     81s]           max path sink: sram_B/clk1
[10/10 16:10:16     81s]     Skew group summary after 'Reducing delay of long paths':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
[10/10 16:10:16     81s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]   Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/10 16:10:16     81s]   CCOpt::Phase::Construction done. (took cpu=0:00:13.7 real=0:00:15.6)
[10/10 16:10:16     81s]   
[10/10 16:10:16     81s]   
[10/10 16:10:16     81s]   CCOpt::Phase::Implementation...
[10/10 16:10:16     81s]   Stage::Reducing Power...
[10/10 16:10:16     81s]   Improving clock tree routing...
[10/10 16:10:16     81s]     Clock DAG hash before 'Improving clock tree routing': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[10/10 16:10:16     81s]       delay calculator: calls=3814, total_wall_time=0.412s, mean_wall_time=0.108ms
[10/10 16:10:16     81s]       legalizer: calls=151, total_wall_time=0.012s, mean_wall_time=0.081ms
[10/10 16:10:16     81s]       steiner router: calls=3639, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Iteration 1...
[10/10 16:10:16     81s]     Iteration 1 done.
[10/10 16:10:16     81s]     Clock DAG hash after 'Improving clock tree routing': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[10/10 16:10:16     81s]       delay calculator: calls=3814, total_wall_time=0.412s, mean_wall_time=0.108ms
[10/10 16:10:16     81s]       legalizer: calls=157, total_wall_time=0.012s, mean_wall_time=0.080ms
[10/10 16:10:16     81s]       steiner router: calls=3639, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Clock DAG stats after 'Improving clock tree routing':
[10/10 16:10:16     81s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]     Clock DAG net violations after 'Improving clock tree routing': none
[10/10 16:10:16     81s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[10/10 16:10:16     81s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[10/10 16:10:16     81s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]     Primary reporting skew groups after 'Improving clock tree routing':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     81s]           max path sink: sram_B/clk1
[10/10 16:10:16     81s]     Skew group summary after 'Improving clock tree routing':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]   Reducing clock tree power 1...
[10/10 16:10:16     81s]     Clock DAG hash before 'Reducing clock tree power 1': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[10/10 16:10:16     81s]       delay calculator: calls=3814, total_wall_time=0.412s, mean_wall_time=0.108ms
[10/10 16:10:16     81s]       legalizer: calls=157, total_wall_time=0.012s, mean_wall_time=0.080ms
[10/10 16:10:16     81s]       steiner router: calls=3639, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Legalizer releasing space for clock trees
[10/10 16:10:16     81s]     Resizing gates: 
[10/10 16:10:16     81s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[10/10 16:10:16     81s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]     100% 
[10/10 16:10:16     81s]     Clock DAG hash after 'Reducing clock tree power 1': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[10/10 16:10:16     81s]       delay calculator: calls=3831, total_wall_time=0.416s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3639, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Clock DAG stats after 'Reducing clock tree power 1':
[10/10 16:10:16     81s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[10/10 16:10:16     81s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[10/10 16:10:16     81s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[10/10 16:10:16     81s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[10/10 16:10:16     81s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     81s]           max path sink: sram_B/clk1
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]     Skew group summary after 'Reducing clock tree power 1':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]     Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]   Reducing clock tree power 2...
[10/10 16:10:16     81s]     Clock DAG hash before 'Reducing clock tree power 2': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[10/10 16:10:16     81s]       delay calculator: calls=3831, total_wall_time=0.416s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3639, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Path optimization required 0 stage delay updates 
[10/10 16:10:16     81s]     Clock DAG hash after 'Reducing clock tree power 2': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[10/10 16:10:16     81s]       delay calculator: calls=3831, total_wall_time=0.416s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3639, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Clock DAG stats after 'Reducing clock tree power 2':
[10/10 16:10:16     81s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[10/10 16:10:16     81s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[10/10 16:10:16     81s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[10/10 16:10:16     81s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
[10/10 16:10:16     81s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     81s]           max path sink: sram_B/clk1
[10/10 16:10:16     81s]     Skew group summary after 'Reducing clock tree power 2':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
[10/10 16:10:16     81s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]   Stage::Balancing...
[10/10 16:10:16     81s]   Improving subtree skew...
[10/10 16:10:16     81s]     Clock DAG hash before 'Improving subtree skew': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[10/10 16:10:16     81s]       delay calculator: calls=3831, total_wall_time=0.416s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3639, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Clock DAG hash after 'Improving subtree skew': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[10/10 16:10:16     81s]       delay calculator: calls=3832, total_wall_time=0.416s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3639, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Clock DAG stats after 'Improving subtree skew':
[10/10 16:10:16     81s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]     Clock DAG net violations after 'Improving subtree skew': none
[10/10 16:10:16     81s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[10/10 16:10:16     81s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]     Clock DAG library cell distribution after 'Improving subtree skew' {count}:
[10/10 16:10:16     81s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]     Primary reporting skew groups after 'Improving subtree skew':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
[10/10 16:10:16     81s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     81s]           max path sink: sram_B/clk1
[10/10 16:10:16     81s]     Skew group summary after 'Improving subtree skew':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
[10/10 16:10:16     81s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]   Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]   Offloading subtrees by buffering...
[10/10 16:10:16     81s]     Clock DAG hash before 'Offloading subtrees by buffering': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[10/10 16:10:16     81s]       delay calculator: calls=3832, total_wall_time=0.416s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3639, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Clock DAG hash after 'Offloading subtrees by buffering': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[10/10 16:10:16     81s]       delay calculator: calls=3849, total_wall_time=0.419s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3639, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Clock DAG stats after 'Offloading subtrees by buffering':
[10/10 16:10:16     81s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]     Clock DAG net violations after 'Offloading subtrees by buffering': none
[10/10 16:10:16     81s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[10/10 16:10:16     81s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]     Clock DAG library cell distribution after 'Offloading subtrees by buffering' {count}:
[10/10 16:10:16     81s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
[10/10 16:10:16     81s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     81s]           max path sink: sram_B/clk1
[10/10 16:10:16     81s]     Skew group summary after 'Offloading subtrees by buffering':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
[10/10 16:10:16     81s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]   Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]   AdjustingMinPinPIDs for balancing...
[10/10 16:10:16     81s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 620bd94bea8ccfe9 788db9d1204bcfdb
[10/10 16:10:16     81s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[10/10 16:10:16     81s]       delay calculator: calls=3849, total_wall_time=0.419s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3639, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Approximately balancing fragments step...
[10/10 16:10:16     81s]       Clock DAG hash before 'Approximately balancing fragments step': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[10/10 16:10:16     81s]         delay calculator: calls=3849, total_wall_time=0.419s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]         legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]         steiner router: calls=3639, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]       Resolve constraints - Approximately balancing fragments...
[10/10 16:10:16     81s]       Resolving skew group constraints...
[10/10 16:10:16     81s]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[10/10 16:10:16     81s]       Resolving skew group constraints done.
[10/10 16:10:16     81s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[10/10 16:10:16     81s]       Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[10/10 16:10:16     81s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]       Approximately balancing fragments...
[10/10 16:10:16     81s]         Moving gates to improve sub-tree skew...
[10/10 16:10:16     81s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[10/10 16:10:16     81s]             delay calculator: calls=3853, total_wall_time=0.420s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]             legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]             steiner router: calls=3643, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]           Tried: 8 Succeeded: 0
[10/10 16:10:16     81s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[10/10 16:10:16     81s]             delay calculator: calls=3853, total_wall_time=0.420s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]             legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]             steiner router: calls=3643, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[10/10 16:10:16     81s]             cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]             sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]             misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]             cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]             cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]             sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]             wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]             wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]             hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[10/10 16:10:16     81s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[10/10 16:10:16     81s]             Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]             Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]             Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]           Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[10/10 16:10:16     81s]              Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]         Approximately balancing fragments bottom up...
[10/10 16:10:16     81s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[10/10 16:10:16     81s]             delay calculator: calls=3853, total_wall_time=0.420s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]             legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]             steiner router: calls=3643, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[10/10 16:10:16     81s]             delay calculator: calls=3853, total_wall_time=0.420s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]             legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]             steiner router: calls=3643, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[10/10 16:10:16     81s]             cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]             sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]             misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]             cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]             cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]             sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]             wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]             wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]             hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]           Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[10/10 16:10:16     81s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[10/10 16:10:16     81s]             Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]             Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]             Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]           Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[10/10 16:10:16     81s]              Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]         
[10/10 16:10:16     81s]         Virtual Delay Histogram:
[10/10 16:10:16     81s]         
[10/10 16:10:16     81s]         ----------------
[10/10 16:10:16     81s]         Histogram
[10/10 16:10:16     81s]         ----------------
[10/10 16:10:16     81s]         {103 <= 0.000ns}
[10/10 16:10:16     81s]         ----------------
[10/10 16:10:16     81s]         
[10/10 16:10:16     81s]         Virtual delay statistics:
[10/10 16:10:16     81s]         
[10/10 16:10:16     81s]         -------------------------------------------------------
[10/10 16:10:16     81s]         Mean     Min      Max      Std. Dev    Count      Total
[10/10 16:10:16     81s]         -------------------------------------------------------
[10/10 16:10:16     81s]         0.000    0.000    0.000     0.000      103.000    0.000
[10/10 16:10:16     81s]         -------------------------------------------------------
[10/10 16:10:16     81s]         
[10/10 16:10:16     81s]         Biggest Virtual delays:
[10/10 16:10:16     81s]         
[10/10 16:10:16     81s]         ---------------------------------------
[10/10 16:10:16     81s]         Virtual    Clock Tree    Pin    Pre-CTS
[10/10 16:10:16     81s]         Delay                           net
[10/10 16:10:16     81s]         ---------------------------------------
[10/10 16:10:16     81s]           (empty table)
[10/10 16:10:16     81s]         ---------------------------------------
[10/10 16:10:16     81s]         
[10/10 16:10:16     81s]         Approximately balancing fragments, wire and cell delays...
[10/10 16:10:16     81s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[10/10 16:10:16     81s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[10/10 16:10:16     81s]             delay calculator: calls=3855, total_wall_time=0.420s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]             legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]             steiner router: calls=3645, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[10/10 16:10:16     81s]             cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]             sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]             misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]             cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]             cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]             sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]             wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]             wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]             hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[10/10 16:10:16     81s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[10/10 16:10:16     81s]             Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]             Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]             Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]           Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[10/10 16:10:16     81s]              Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[10/10 16:10:16     81s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]       Approximately balancing fragments done.
[10/10 16:10:16     81s]       Clock DAG hash after 'Approximately balancing fragments step': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[10/10 16:10:16     81s]         delay calculator: calls=3855, total_wall_time=0.420s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]         legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]         steiner router: calls=3645, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]       Clock DAG stats after 'Approximately balancing fragments step':
[10/10 16:10:16     81s]         cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]         sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]         misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]         cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]         cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]         sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]         wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]         wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]         hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]       Clock DAG net violations after 'Approximately balancing fragments step': none
[10/10 16:10:16     81s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[10/10 16:10:16     81s]         Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]         Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]         Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]       Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[10/10 16:10:16     81s]          Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]     Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]     Clock DAG hash after Approximately balancing fragments: 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[10/10 16:10:16     81s]       delay calculator: calls=3855, total_wall_time=0.420s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3645, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Clock DAG stats after Approximately balancing fragments:
[10/10 16:10:16     81s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]     Clock DAG net violations after Approximately balancing fragments: none
[10/10 16:10:16     81s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[10/10 16:10:16     81s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]     Clock DAG library cell distribution after Approximately balancing fragments {count}:
[10/10 16:10:16     81s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]     Primary reporting skew groups after Approximately balancing fragments:
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     81s]           max path sink: sram_B/clk1
[10/10 16:10:16     81s]     Skew group summary after Approximately balancing fragments:
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]     Improving fragments clock skew...
[10/10 16:10:16     81s]       Clock DAG hash before 'Improving fragments clock skew': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[10/10 16:10:16     81s]         delay calculator: calls=3855, total_wall_time=0.420s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]         legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]         steiner router: calls=3645, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]       Clock DAG hash after 'Improving fragments clock skew': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[10/10 16:10:16     81s]         delay calculator: calls=3855, total_wall_time=0.420s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]         legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]         steiner router: calls=3645, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]       Clock DAG stats after 'Improving fragments clock skew':
[10/10 16:10:16     81s]         cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]         sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]         misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]         cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]         cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]         sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]         wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]         wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]         hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]       Clock DAG net violations after 'Improving fragments clock skew': none
[10/10 16:10:16     81s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[10/10 16:10:16     81s]         Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]         Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]         Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]       Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[10/10 16:10:16     81s]          Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]       Primary reporting skew groups after 'Improving fragments clock skew':
[10/10 16:10:16     81s]         skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]             min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     81s]             max path sink: sram_B/clk1
[10/10 16:10:16     81s]       Skew group summary after 'Improving fragments clock skew':
[10/10 16:10:16     81s]         skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]     Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]   Approximately balancing step...
[10/10 16:10:16     81s]     Clock DAG hash before 'Approximately balancing step': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[10/10 16:10:16     81s]       delay calculator: calls=3855, total_wall_time=0.420s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3645, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Resolve constraints - Approximately balancing...
[10/10 16:10:16     81s]     Resolving skew group constraints...
[10/10 16:10:16     81s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[10/10 16:10:16     81s]     Resolving skew group constraints done.
[10/10 16:10:16     81s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]     Approximately balancing...
[10/10 16:10:16     81s]       Approximately balancing, wire and cell delays...
[10/10 16:10:16     81s]       Approximately balancing, wire and cell delays, iteration 1...
[10/10 16:10:16     81s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[10/10 16:10:16     81s]           delay calculator: calls=3855, total_wall_time=0.420s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]           legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]           steiner router: calls=3645, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[10/10 16:10:16     81s]           cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]           sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]           misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]           cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]           cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]           sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]           wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]           wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]           hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[10/10 16:10:16     81s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[10/10 16:10:16     81s]           Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]           Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]           Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[10/10 16:10:16     81s]            Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]       Approximately balancing, wire and cell delays, iteration 1 done.
[10/10 16:10:16     81s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]     Approximately balancing done.
[10/10 16:10:16     81s]     Clock DAG hash after 'Approximately balancing step': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[10/10 16:10:16     81s]       delay calculator: calls=3855, total_wall_time=0.420s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3645, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Clock DAG stats after 'Approximately balancing step':
[10/10 16:10:16     81s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]     Clock DAG net violations after 'Approximately balancing step': none
[10/10 16:10:16     81s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[10/10 16:10:16     81s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[10/10 16:10:16     81s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]     Primary reporting skew groups after 'Approximately balancing step':
[10/10 16:10:16     81s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     81s]           max path sink: sram_B/clk1
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]     Skew group summary after 'Approximately balancing step':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]   Approximately balancing paths...
[10/10 16:10:16     81s]     Clock DAG hash before 'Approximately balancing paths': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[10/10 16:10:16     81s]       delay calculator: calls=3855, total_wall_time=0.420s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3645, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Added 0 buffers.
[10/10 16:10:16     81s]     Clock DAG hash after 'Approximately balancing paths': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[10/10 16:10:16     81s]       delay calculator: calls=3855, total_wall_time=0.420s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3645, total_wall_time=0.131s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Clock DAG stats after 'Approximately balancing paths':
[10/10 16:10:16     81s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]     Clock DAG net violations after 'Approximately balancing paths': none
[10/10 16:10:16     81s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[10/10 16:10:16     81s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[10/10 16:10:16     81s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]     Primary reporting skew groups after 'Approximately balancing paths':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
[10/10 16:10:16     81s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     81s]           max path sink: sram_B/clk1
[10/10 16:10:16     81s]     Skew group summary after 'Approximately balancing paths':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
[10/10 16:10:16     81s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/10 16:10:16     81s]   Stage::Polishing...
[10/10 16:10:16     81s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[10/10 16:10:16     81s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]   Clock DAG hash before polishing: 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]   CTS services accumulated run-time stats before polishing:
[10/10 16:10:16     81s]     delay calculator: calls=3862, total_wall_time=0.422s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]     legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]     steiner router: calls=3652, total_wall_time=0.133s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]   Clock DAG stats before polishing:
[10/10 16:10:16     81s]     cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]     sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]     misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]     cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]     cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]     sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]     wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]     wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]     hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]   Clock DAG net violations before polishing: none
[10/10 16:10:16     81s]   Clock DAG primary half-corner transition distribution before polishing:
[10/10 16:10:16     81s]     Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]     Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]     Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]   Clock DAG library cell distribution before polishing {count}:
[10/10 16:10:16     81s]      Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]   Primary reporting skew groups before polishing:
[10/10 16:10:16     81s]     skew_group core_clock/func: insertion delay [min=0.288, max=0.371], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]         min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     81s]         max path sink: sram_B/clk1
[10/10 16:10:16     81s]   
[10/10 16:10:16     81s]   Skew group summary before polishing:
[10/10 16:10:16     81s]     skew_group core_clock/func: insertion delay [min=0.288, max=0.371], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]   
[10/10 16:10:16     81s]   Merging balancing drivers for power...
[10/10 16:10:16     81s]     Clock DAG hash before 'Merging balancing drivers for power': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[10/10 16:10:16     81s]       delay calculator: calls=3862, total_wall_time=0.422s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3652, total_wall_time=0.133s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Tried: 8 Succeeded: 0
[10/10 16:10:16     81s]     Clock DAG hash after 'Merging balancing drivers for power': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[10/10 16:10:16     81s]       delay calculator: calls=3862, total_wall_time=0.422s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3652, total_wall_time=0.133s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Clock DAG stats after 'Merging balancing drivers for power':
[10/10 16:10:16     81s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[10/10 16:10:16     81s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[10/10 16:10:16     81s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[10/10 16:10:16     81s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     81s]           max path sink: sram_B/clk1
[10/10 16:10:16     81s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.288, max=0.371], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]     Skew group summary after 'Merging balancing drivers for power':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.288, max=0.371], skew [0.083 vs 0.183]
[10/10 16:10:16     81s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]   Improving clock skew...
[10/10 16:10:16     81s]     Clock DAG hash before 'Improving clock skew': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats before 'Improving clock skew':
[10/10 16:10:16     81s]       delay calculator: calls=3862, total_wall_time=0.422s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3652, total_wall_time=0.133s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Clock DAG hash after 'Improving clock skew': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats after 'Improving clock skew':
[10/10 16:10:16     81s]       delay calculator: calls=3862, total_wall_time=0.422s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3652, total_wall_time=0.133s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Clock DAG stats after 'Improving clock skew':
[10/10 16:10:16     81s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
[10/10 16:10:16     81s]       wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
[10/10 16:10:16     81s]       hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
[10/10 16:10:16     81s]     Clock DAG net violations after 'Improving clock skew': none
[10/10 16:10:16     81s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[10/10 16:10:16     81s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]       Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[10/10 16:10:16     81s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]     Primary reporting skew groups after 'Improving clock skew':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.288, max=0.371, avg=0.320, sd=0.015, skn=-0.894, kur=1.499], skew [0.083 vs 0.183], 100% {0.288, 0.371} (wid=0.030 ws=0.022) (gid=0.341 gs=0.064)
[10/10 16:10:16     81s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:16     81s]           max path sink: sram_B/clk1
[10/10 16:10:16     81s]     Skew group summary after 'Improving clock skew':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.288, max=0.371, avg=0.320, sd=0.015, skn=-0.894, kur=1.499], skew [0.083 vs 0.183], 100% {0.288, 0.371} (wid=0.030 ws=0.022) (gid=0.341 gs=0.064)
[10/10 16:10:16     81s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]   Moving gates to reduce wire capacitance...
[10/10 16:10:16     81s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 620bd94bea8ccfe9 788db9d1204bcfdb 2fa1564f994dcadb fee5408d0d5a95c6 278069d86def72e4
[10/10 16:10:16     81s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[10/10 16:10:16     81s]       delay calculator: calls=3862, total_wall_time=0.422s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]       legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]       steiner router: calls=3652, total_wall_time=0.133s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[10/10 16:10:16     81s]     Iteration 1...
[10/10 16:10:16     81s]       Artificially removing short and long paths...
[10/10 16:10:16     81s]         Clock DAG hash before 'Artificially removing short and long paths': 620bd94bea8ccfe9 788db9d1204bcfdb
[10/10 16:10:16     81s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[10/10 16:10:16     81s]           delay calculator: calls=3862, total_wall_time=0.422s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]           legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]           steiner router: calls=3652, total_wall_time=0.133s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]         For skew_group core_clock/func target band (0.288, 0.371)
[10/10 16:10:16     81s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 620bd94bea8ccfe9 788db9d1204bcfdb
[10/10 16:10:16     81s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[10/10 16:10:16     81s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[10/10 16:10:16     81s]           delay calculator: calls=3862, total_wall_time=0.422s, mean_wall_time=0.109ms
[10/10 16:10:16     81s]           legalizer: calls=169, total_wall_time=0.013s, mean_wall_time=0.076ms
[10/10 16:10:16     81s]           steiner router: calls=3652, total_wall_time=0.133s, mean_wall_time=0.036ms
[10/10 16:10:16     81s]         Legalizer releasing space for clock trees
[10/10 16:10:16     81s]         Legalizing clock trees...
[10/10 16:10:16     81s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]         Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[10/10 16:10:16     81s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': f94a56c61c35be8a 9457a8fcc984b1c5
[10/10 16:10:16     81s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[10/10 16:10:16     81s]           delay calculator: calls=3882, total_wall_time=0.425s, mean_wall_time=0.110ms
[10/10 16:10:16     81s]           legalizer: calls=197, total_wall_time=0.014s, mean_wall_time=0.070ms
[10/10 16:10:16     81s]           steiner router: calls=3684, total_wall_time=0.140s, mean_wall_time=0.038ms
[10/10 16:10:16     81s]         Moving gates: [10/10 16:10:16     81s]         Legalizer releasing space for clock trees

[10/10 16:10:16     81s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[10/10 16:10:16     81s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]         100% 
[10/10 16:10:16     81s]         Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/10 16:10:16     81s]     Iteration 1 done.
[10/10 16:10:16     81s]     Iteration 2...
[10/10 16:10:16     81s]       Artificially removing short and long paths...
[10/10 16:10:16     81s]         Clock DAG hash before 'Artificially removing short and long paths': 2bb0266b3abfc35e ceb43c620aec1d46
[10/10 16:10:16     81s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[10/10 16:10:16     81s]           delay calculator: calls=4043, total_wall_time=0.456s, mean_wall_time=0.113ms
[10/10 16:10:16     81s]           legalizer: calls=281, total_wall_time=0.017s, mean_wall_time=0.060ms
[10/10 16:10:16     81s]           steiner router: calls=3816, total_wall_time=0.167s, mean_wall_time=0.044ms
[10/10 16:10:16     81s]         For skew_group core_clock/func target band (0.287, 0.365)
[10/10 16:10:16     81s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[10/10 16:10:16     81s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 2bb0266b3abfc35e ceb43c620aec1d46
[10/10 16:10:16     81s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[10/10 16:10:16     81s]           delay calculator: calls=4043, total_wall_time=0.456s, mean_wall_time=0.113ms
[10/10 16:10:16     81s]           legalizer: calls=281, total_wall_time=0.017s, mean_wall_time=0.060ms
[10/10 16:10:16     81s]           steiner router: calls=3816, total_wall_time=0.167s, mean_wall_time=0.044ms
[10/10 16:10:16     81s]         Legalizer releasing space for clock trees
[10/10 16:10:16     81s]         Legalizing clock trees...
[10/10 16:10:16     81s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]         Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[10/10 16:10:16     81s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': f9d0a77f86226c66 24963dc7c42d9a8f
[10/10 16:10:16     81s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[10/10 16:10:16     81s]           delay calculator: calls=4061, total_wall_time=0.459s, mean_wall_time=0.113ms
[10/10 16:10:16     81s]           legalizer: calls=310, total_wall_time=0.018s, mean_wall_time=0.057ms
[10/10 16:10:16     81s]           steiner router: calls=3850, total_wall_time=0.174s, mean_wall_time=0.045ms
[10/10 16:10:16     81s]         Legalizer releasing space for clock trees
[10/10 16:10:16     81s]         Moving gates: 
[10/10 16:10:16     81s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[10/10 16:10:16     81s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]         100% 
[10/10 16:10:16     81s]         Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/10 16:10:16     81s]     Iteration 2 done.
[10/10 16:10:16     81s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[10/10 16:10:16     81s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': bce4b19e6b79af14 f991ab3387b7c3aa 2fa1564f994dcadb a678d1745a4f1a08 2929918c4ec22627
[10/10 16:10:16     81s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[10/10 16:10:16     81s]       delay calculator: calls=4157, total_wall_time=0.476s, mean_wall_time=0.115ms
[10/10 16:10:16     81s]       legalizer: calls=394, total_wall_time=0.021s, mean_wall_time=0.053ms
[10/10 16:10:16     81s]       steiner router: calls=3974, total_wall_time=0.199s, mean_wall_time=0.050ms
[10/10 16:10:16     81s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[10/10 16:10:16     81s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.495pF, total=0.670pF
[10/10 16:10:16     81s]       wire lengths     : top=0.000um, trunk=1228.200um, leaf=2762.698um, total=3990.898um
[10/10 16:10:16     81s]       hp wire lengths  : top=0.000um, trunk=1219.000um, leaf=2267.800um, total=3486.800um
[10/10 16:10:16     81s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[10/10 16:10:16     81s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[10/10 16:10:16     81s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.093ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]       Leaf  : target=0.500ns count=1 avg=0.278ns sd=0.000ns min=0.278ns max=0.278ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[10/10 16:10:16     81s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
[10/10 16:10:16     81s]           min path sink: u_ctrl_w_ptr_reg[8]/CK
[10/10 16:10:16     81s]           max path sink: sram_B/clk1
[10/10 16:10:16     81s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
[10/10 16:10:16     81s]     Legalizer API calls during this step: 225 succeeded with high effort: 225 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/10 16:10:16     81s]   Reducing clock tree power 3...
[10/10 16:10:16     81s]     Clock DAG hash before 'Reducing clock tree power 3': bce4b19e6b79af14 f991ab3387b7c3aa 2fa1564f994dcadb a678d1745a4f1a08 2929918c4ec22627
[10/10 16:10:16     81s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[10/10 16:10:16     81s]       delay calculator: calls=4157, total_wall_time=0.476s, mean_wall_time=0.115ms
[10/10 16:10:16     81s]       legalizer: calls=394, total_wall_time=0.021s, mean_wall_time=0.053ms
[10/10 16:10:16     81s]       steiner router: calls=3974, total_wall_time=0.199s, mean_wall_time=0.050ms
[10/10 16:10:16     81s]       Clock DAG hash before 'Artificially removing short and long paths': bce4b19e6b79af14 f991ab3387b7c3aa
[10/10 16:10:16     81s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[10/10 16:10:16     81s]         delay calculator: calls=4157, total_wall_time=0.476s, mean_wall_time=0.115ms
[10/10 16:10:16     81s]         legalizer: calls=394, total_wall_time=0.021s, mean_wall_time=0.053ms
[10/10 16:10:16     81s]         steiner router: calls=3974, total_wall_time=0.199s, mean_wall_time=0.050ms
[10/10 16:10:16     81s]     Artificially removing short and long paths...
[10/10 16:10:16     81s]       For skew_group core_clock/func target band (0.290, 0.362)
[10/10 16:10:16     81s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]     Initial gate capacitance is (rise=0.257pF fall=0.251pF).
[10/10 16:10:16     81s]     Resizing gates: 
[10/10 16:10:16     81s]     Legalizer releasing space for clock trees
[10/10 16:10:16     81s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[10/10 16:10:16     81s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]     100% 
[10/10 16:10:16     81s]     Clock DAG hash after 'Reducing clock tree power 3': bce4b19e6b79af14 f991ab3387b7c3aa 2fa1564f994dcadb a678d1745a4f1a08 2929918c4ec22627
[10/10 16:10:16     81s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[10/10 16:10:16     81s]       delay calculator: calls=4174, total_wall_time=0.481s, mean_wall_time=0.115ms
[10/10 16:10:16     81s]       legalizer: calls=406, total_wall_time=0.021s, mean_wall_time=0.052ms
[10/10 16:10:16     81s]       steiner router: calls=3974, total_wall_time=0.199s, mean_wall_time=0.050ms
[10/10 16:10:16     81s]     Clock DAG stats after 'Reducing clock tree power 3':
[10/10 16:10:16     81s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.495pF, total=0.670pF
[10/10 16:10:16     81s]       wire lengths     : top=0.000um, trunk=1228.200um, leaf=2762.698um, total=3990.898um
[10/10 16:10:16     81s]       hp wire lengths  : top=0.000um, trunk=1219.000um, leaf=2267.800um, total=3486.800um
[10/10 16:10:16     81s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[10/10 16:10:16     81s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[10/10 16:10:16     81s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.093ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]       Leaf  : target=0.500ns count=1 avg=0.278ns sd=0.000ns min=0.278ns max=0.278ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[10/10 16:10:16     81s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
[10/10 16:10:16     81s]           min path sink: u_ctrl_w_ptr_reg[8]/CK
[10/10 16:10:16     81s]           max path sink: sram_B/clk1
[10/10 16:10:16     81s]     Skew group summary after 'Reducing clock tree power 3':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
[10/10 16:10:16     81s]     Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]   Improving insertion delay...
[10/10 16:10:16     81s]     Clock DAG hash before 'Improving insertion delay': bce4b19e6b79af14 f991ab3387b7c3aa 2fa1564f994dcadb a678d1745a4f1a08 2929918c4ec22627
[10/10 16:10:16     81s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[10/10 16:10:16     81s]       delay calculator: calls=4174, total_wall_time=0.481s, mean_wall_time=0.115ms
[10/10 16:10:16     81s]       legalizer: calls=406, total_wall_time=0.021s, mean_wall_time=0.052ms
[10/10 16:10:16     81s]       steiner router: calls=3974, total_wall_time=0.199s, mean_wall_time=0.050ms
[10/10 16:10:16     81s]     Clock DAG hash after 'Improving insertion delay': bce4b19e6b79af14 f991ab3387b7c3aa 2fa1564f994dcadb a678d1745a4f1a08 2929918c4ec22627
[10/10 16:10:16     81s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[10/10 16:10:16     81s]       delay calculator: calls=4174, total_wall_time=0.481s, mean_wall_time=0.115ms
[10/10 16:10:16     81s]       legalizer: calls=406, total_wall_time=0.021s, mean_wall_time=0.052ms
[10/10 16:10:16     81s]       steiner router: calls=3974, total_wall_time=0.199s, mean_wall_time=0.050ms
[10/10 16:10:16     81s]     Clock DAG stats after 'Improving insertion delay':
[10/10 16:10:16     81s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:16     81s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:16     81s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:16     81s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:16     81s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:16     81s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:16     81s]       wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.495pF, total=0.670pF
[10/10 16:10:16     81s]       wire lengths     : top=0.000um, trunk=1228.200um, leaf=2762.698um, total=3990.898um
[10/10 16:10:16     81s]       hp wire lengths  : top=0.000um, trunk=1219.000um, leaf=2267.800um, total=3486.800um
[10/10 16:10:16     81s]     Clock DAG net violations after 'Improving insertion delay': none
[10/10 16:10:16     81s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[10/10 16:10:16     81s]       Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.093ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:16     81s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:16     81s]       Leaf  : target=0.500ns count=1 avg=0.278ns sd=0.000ns min=0.278ns max=0.278ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:16     81s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[10/10 16:10:16     81s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:16     81s]     Primary reporting skew groups after 'Improving insertion delay':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
[10/10 16:10:16     81s]           min path sink: u_ctrl_w_ptr_reg[8]/CK
[10/10 16:10:16     81s]           max path sink: sram_B/clk1
[10/10 16:10:16     81s]     Skew group summary after 'Improving insertion delay':
[10/10 16:10:16     81s]       skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
[10/10 16:10:16     81s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]   Wire Opt OverFix...
[10/10 16:10:16     81s]     Clock DAG hash before 'Wire Opt OverFix': bce4b19e6b79af14 f991ab3387b7c3aa 2fa1564f994dcadb a678d1745a4f1a08 2929918c4ec22627
[10/10 16:10:16     81s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[10/10 16:10:16     81s]       delay calculator: calls=4174, total_wall_time=0.481s, mean_wall_time=0.115ms
[10/10 16:10:16     81s]       legalizer: calls=406, total_wall_time=0.021s, mean_wall_time=0.052ms
[10/10 16:10:16     81s]       steiner router: calls=3974, total_wall_time=0.199s, mean_wall_time=0.050ms
[10/10 16:10:16     81s]     Wire Reduction extra effort...
[10/10 16:10:16     81s]       Clock DAG hash before 'Wire Reduction extra effort': bce4b19e6b79af14 f991ab3387b7c3aa 2fa1564f994dcadb a678d1745a4f1a08 2929918c4ec22627
[10/10 16:10:16     81s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[10/10 16:10:16     81s]         delay calculator: calls=4174, total_wall_time=0.481s, mean_wall_time=0.115ms
[10/10 16:10:16     81s]         legalizer: calls=406, total_wall_time=0.021s, mean_wall_time=0.052ms
[10/10 16:10:16     81s]         steiner router: calls=3974, total_wall_time=0.199s, mean_wall_time=0.050ms
[10/10 16:10:16     81s]         Clock DAG hash before 'Artificially removing short and long paths': bce4b19e6b79af14 f991ab3387b7c3aa
[10/10 16:10:16     81s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[10/10 16:10:16     81s]           delay calculator: calls=4174, total_wall_time=0.481s, mean_wall_time=0.115ms
[10/10 16:10:16     81s]           legalizer: calls=406, total_wall_time=0.021s, mean_wall_time=0.052ms
[10/10 16:10:16     81s]           steiner router: calls=3974, total_wall_time=0.199s, mean_wall_time=0.050ms
[10/10 16:10:16     81s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[10/10 16:10:16     81s]       Artificially removing short and long paths...
[10/10 16:10:16     81s]         For skew_group core_clock/func target band (0.290, 0.362)
[10/10 16:10:16     81s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]       Global shorten wires A0...
[10/10 16:10:16     81s]         Clock DAG hash before 'Global shorten wires A0': bce4b19e6b79af14 f991ab3387b7c3aa
[10/10 16:10:16     81s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[10/10 16:10:16     81s]           delay calculator: calls=4174, total_wall_time=0.481s, mean_wall_time=0.115ms
[10/10 16:10:16     81s]           legalizer: calls=406, total_wall_time=0.021s, mean_wall_time=0.052ms
[10/10 16:10:16     81s]           steiner router: calls=3974, total_wall_time=0.199s, mean_wall_time=0.050ms
[10/10 16:10:16     81s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:16     81s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:16     81s]       Move For Wirelength - core...
[10/10 16:10:16     81s]         Clock DAG hash before 'Move For Wirelength - core': bce4b19e6b79af14 f991ab3387b7c3aa
[10/10 16:10:16     81s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[10/10 16:10:16     81s]           delay calculator: calls=4174, total_wall_time=0.481s, mean_wall_time=0.115ms
[10/10 16:10:16     81s]           legalizer: calls=412, total_wall_time=0.021s, mean_wall_time=0.052ms
[10/10 16:10:16     81s]           steiner router: calls=3974, total_wall_time=0.199s, mean_wall_time=0.050ms
[10/10 16:10:16     81s]         Move for wirelength. considered=7, filtered=0, permitted=6, cannotCompute=0, computed=6, moveTooSmall=6, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, invalidLoc=0, worse=11, accepted=3
[10/10 16:10:16     81s]         Max accepted move=343.160um, total accepted move=403.880um, average move=134.626um
[10/10 16:10:17     81s]         Move for wirelength. considered=7, filtered=0, permitted=6, cannotCompute=2, computed=4, moveTooSmall=16, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, invalidLoc=0, worse=14, accepted=2
[10/10 16:10:17     81s]         Max accepted move=101.660um, total accepted move=117.760um, average move=58.880um
[10/10 16:10:17     81s]         Move for wirelength. considered=7, filtered=0, permitted=6, cannotCompute=2, computed=4, moveTooSmall=15, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, invalidLoc=0, worse=19, accepted=0
[10/10 16:10:17     81s]         Max accepted move=0.000um, total accepted move=0.000um
[10/10 16:10:17     81s]         Clock DAG hash before 'Global shorten wires A1': ede30a47d8f070ee 744cd3b3d7aaa525
[10/10 16:10:17     81s]         Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:17     81s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[10/10 16:10:17     81s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/10 16:10:17     81s]       Global shorten wires A1...
[10/10 16:10:17     81s]           delay calculator: calls=4241, total_wall_time=0.495s, mean_wall_time=0.117ms
[10/10 16:10:17     81s]           legalizer: calls=466, total_wall_time=0.024s, mean_wall_time=0.052ms
[10/10 16:10:17     81s]           steiner router: calls=4086, total_wall_time=0.221s, mean_wall_time=0.054ms
[10/10 16:10:17     81s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:17     81s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:17     81s]       Move For Wirelength - core...
[10/10 16:10:17     81s]         Clock DAG hash before 'Move For Wirelength - core': ede30a47d8f070ee 744cd3b3d7aaa525
[10/10 16:10:17     81s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[10/10 16:10:17     81s]           delay calculator: calls=4243, total_wall_time=0.495s, mean_wall_time=0.117ms
[10/10 16:10:17     81s]           legalizer: calls=472, total_wall_time=0.025s, mean_wall_time=0.052ms
[10/10 16:10:17     81s]           steiner router: calls=4088, total_wall_time=0.221s, mean_wall_time=0.054ms
[10/10 16:10:17     81s]         Move for wirelength. considered=7, filtered=0, permitted=6, cannotCompute=6, computed=0, moveTooSmall=19, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=0, accepted=0
[10/10 16:10:17     81s]         Max accepted move=0.000um, total accepted move=0.000um
[10/10 16:10:17     81s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:17     81s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:17     81s]         Clock DAG hash before 'Global shorten wires B': ede30a47d8f070ee 744cd3b3d7aaa525
[10/10 16:10:17     81s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[10/10 16:10:17     81s]           delay calculator: calls=4243, total_wall_time=0.495s, mean_wall_time=0.117ms
[10/10 16:10:17     81s]           legalizer: calls=472, total_wall_time=0.025s, mean_wall_time=0.052ms
[10/10 16:10:17     81s]           steiner router: calls=4088, total_wall_time=0.221s, mean_wall_time=0.054ms
[10/10 16:10:17     81s]       Global shorten wires B...
[10/10 16:10:17     81s]         Legalizer API calls during this step: 25 succeeded with high effort: 25 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:17     81s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:17     81s]       Move For Wirelength - branch...
[10/10 16:10:17     81s]         Clock DAG hash before 'Move For Wirelength - branch': e2e7186317507749 1364bc9bf8852770
[10/10 16:10:17     81s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[10/10 16:10:17     81s]           delay calculator: calls=4251, total_wall_time=0.497s, mean_wall_time=0.117ms
[10/10 16:10:17     81s]           legalizer: calls=497, total_wall_time=0.025s, mean_wall_time=0.051ms
[10/10 16:10:17     81s]           steiner router: calls=4108, total_wall_time=0.226s, mean_wall_time=0.055ms
[10/10 16:10:17     81s]         Move for wirelength. considered=7, filtered=0, permitted=6, cannotCompute=0, computed=6, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=6, accepted=0
[10/10 16:10:17     81s]         Max accepted move=0.000um, total accepted move=0.000um
[10/10 16:10:17     81s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:17     81s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:17     81s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[10/10 16:10:17     81s]       Clock DAG hash after 'Wire Reduction extra effort': e2e7186317507749 1364bc9bf8852770 2fa1564f994dcadb e632d024e6dca8d4 1cba953e3a5c8570
[10/10 16:10:17     81s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[10/10 16:10:17     81s]         delay calculator: calls=4253, total_wall_time=0.497s, mean_wall_time=0.117ms
[10/10 16:10:17     81s]         legalizer: calls=503, total_wall_time=0.026s, mean_wall_time=0.051ms
[10/10 16:10:17     81s]         steiner router: calls=4110, total_wall_time=0.226s, mean_wall_time=0.055ms
[10/10 16:10:17     81s]       Clock DAG stats after 'Wire Reduction extra effort':
[10/10 16:10:17     81s]         cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:17     81s]         sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:17     81s]         misc counts      : r=1, pp=0, mci=0
[10/10 16:10:17     81s]         cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:17     81s]         cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:17     81s]         sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:17     81s]         wire capacitance : top=0.000pF, trunk=0.186pF, leaf=0.429pF, total=0.614pF
[10/10 16:10:17     81s]         wire lengths     : top=0.000um, trunk=1300.880um, leaf=2366.409um, total=3667.289um
[10/10 16:10:17     81s]         hp wire lengths  : top=0.000um, trunk=1300.880um, leaf=1872.200um, total=3173.080um
[10/10 16:10:17     81s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[10/10 16:10:17     81s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[10/10 16:10:17     81s]         Trunk : target=0.600ns count=2 avg=0.059ns sd=0.068ns min=0.011ns max=0.107ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:17     81s]         Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:17     81s]         Leaf  : target=0.500ns count=1 avg=0.188ns sd=0.000ns min=0.188ns max=0.188ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:17     81s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[10/10 16:10:17     81s]          Bufs: CLKBUFX8: 6 
[10/10 16:10:17     81s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[10/10 16:10:17     81s]         skew_group core_clock/func: insertion delay [min=0.303, max=0.342, avg=0.333, sd=0.014, skn=-1.526, kur=0.497], skew [0.039 vs 0.183], 100% {0.303, 0.342} (wid=0.022 ws=0.014) (gid=0.328 gs=0.038)
[10/10 16:10:17     81s]             min path sink: u_ctrl_w_ptr_reg[8]/CK
[10/10 16:10:17     81s]             max path sink: u_ctrl_buffer_loc_reg/CK
[10/10 16:10:17     81s]       Skew group summary after 'Wire Reduction extra effort':
[10/10 16:10:17     81s]         skew_group core_clock/func: insertion delay [min=0.303, max=0.342, avg=0.333, sd=0.014, skn=-1.526, kur=0.497], skew [0.039 vs 0.183], 100% {0.303, 0.342} (wid=0.022 ws=0.014) (gid=0.328 gs=0.038)
[10/10 16:10:17     81s]       Legalizer API calls during this step: 97 succeeded with high effort: 97 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:17     81s]     Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/10 16:10:17     81s]     Optimizing orientation...
[10/10 16:10:17     81s]     FlipOpt...
[10/10 16:10:17     81s]     Disconnecting clock tree from netlist...
[10/10 16:10:17     81s]     Disconnecting clock tree from netlist done.
[10/10 16:10:17     81s]     Orientation Wirelength Optimization: Attempted = 6 , Succeeded = 3 , Constraints Broken = 3 , CannotMove = 0 , Illegal = 0 , Other = 0
[10/10 16:10:17     81s]     Resynthesising clock tree into netlist...
[10/10 16:10:17     81s]       Reset timing graph...
[10/10 16:10:17     81s] Ignoring AAE DB Resetting ...
[10/10 16:10:17     81s]       Reset timing graph done.
[10/10 16:10:17     81s]     Resynthesising clock tree into netlist done.
[10/10 16:10:17     81s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/10 16:10:17     81s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/10 16:10:17     81s] End AAE Lib Interpolated Model. (MEM=2902.644531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:10:17     81s]     Clock DAG hash after 'Wire Opt OverFix': 41b04cde15795512 389f3606ddb46ec5 2fa1564f994dcadb beca12f6a3fb6584 f41e8de5b9ef0cd4
[10/10 16:10:17     81s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[10/10 16:10:17     81s]       delay calculator: calls=4309, total_wall_time=0.508s, mean_wall_time=0.118ms
[10/10 16:10:17     81s]       legalizer: calls=527, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:17     81s]       steiner router: calls=4167, total_wall_time=0.239s, mean_wall_time=0.057ms
[10/10 16:10:17     81s]     Clock DAG stats after 'Wire Opt OverFix':
[10/10 16:10:17     81s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:17     81s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:17     81s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:17     81s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:17     81s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:17     81s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:17     81s]       wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.429pF, total=0.615pF
[10/10 16:10:17     81s]       wire lengths     : top=0.000um, trunk=1293.520um, leaf=2365.029um, total=3658.549um
[10/10 16:10:17     81s]       hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
[10/10 16:10:17     81s]     Clock DAG net violations after 'Wire Opt OverFix': none
[10/10 16:10:17     81s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[10/10 16:10:17     81s]       Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:17     81s]       Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:17     81s]       Leaf  : target=0.500ns count=1 avg=0.188ns sd=0.000ns min=0.188ns max=0.188ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:17     81s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[10/10 16:10:17     81s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:17     81s]     Primary reporting skew groups after 'Wire Opt OverFix':
[10/10 16:10:17     81s]       skew_group core_clock/func: insertion delay [min=0.304, max=0.344, avg=0.334, sd=0.014, skn=-1.527, kur=0.498], skew [0.039 vs 0.183], 100% {0.304, 0.344} (wid=0.022 ws=0.013) (gid=0.329 gs=0.038)
[10/10 16:10:17     81s]           min path sink: u_ctrl_w_ptr_reg[8]/CK
[10/10 16:10:17     81s]           max path sink: u_ctrl_buffer_loc_reg/CK
[10/10 16:10:17     81s]     Skew group summary after 'Wire Opt OverFix':
[10/10 16:10:17     81s]       skew_group core_clock/func: insertion delay [min=0.304, max=0.344, avg=0.334, sd=0.014, skn=-1.527, kur=0.498], skew [0.039 vs 0.183], 100% {0.304, 0.344} (wid=0.022 ws=0.013) (gid=0.329 gs=0.038)
[10/10 16:10:17     81s]     Legalizer API calls during this step: 121 succeeded with high effort: 121 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:17     81s]   Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/10 16:10:17     81s]   Total capacitance is (rise=0.873pF fall=0.866pF), of which (rise=0.615pF fall=0.615pF) is wire, and (rise=0.257pF fall=0.251pF) is gate.
[10/10 16:10:17     81s]   Stage::Polishing done. (took cpu=0:00:00.6 real=0:00:00.6)
[10/10 16:10:17     81s]   Stage::Updating netlist...
[10/10 16:10:17     81s]   Reset timing graph...
[10/10 16:10:17     81s] Ignoring AAE DB Resetting ...
[10/10 16:10:17     81s]   Reset timing graph done.
[10/10 16:10:17     81s]   Setting non-default rules before calling refine place.
[10/10 16:10:17     81s]   Leaving CCOpt scope - Cleaning up placement interface...
[10/10 16:10:17     81s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2902.9M, EPOCH TIME: 1760127017.155794
[10/10 16:10:17     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:490).
[10/10 16:10:17     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:17     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:17     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:17     81s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.004, REAL:0.006, MEM:2895.0M, EPOCH TIME: 1760127017.162241
[10/10 16:10:17     81s] Memory usage before memory release/compaction is 2895.0
[10/10 16:10:17     81s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:10:17     81s] Memory usage at end of DPlace-Cleanup is 2895.0M.
[10/10 16:10:17     81s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:17     81s]   Leaving CCOpt scope - ClockRefiner...
[10/10 16:10:17     81s]   Assigned high priority to 6 instances.
[10/10 16:10:17     81s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[10/10 16:10:17     81s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2895.0M, EPOCH TIME: 1760127017.176932
[10/10 16:10:17     81s] Memory usage before memory release/compaction is 2895.0
[10/10 16:10:17     81s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:10:17     81s] Memory usage at beginning of DPlace-Init is 2895.0M.
[10/10 16:10:17     81s]   Soft fixed 8 clock instances and 0 clock sinks.
[10/10 16:10:17     81s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2895.0M, EPOCH TIME: 1760127017.177096
[10/10 16:10:17     81s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[10/10 16:10:17     81s] Processing tracks to init pin-track alignment.
[10/10 16:10:17     81s] z: 2, totalTracks: 1
[10/10 16:10:17     81s] z: 4, totalTracks: 1
[10/10 16:10:17     81s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:10:17     81s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2895.0M, EPOCH TIME: 1760127017.204066
[10/10 16:10:17     81s] Info: 6 insts are soft-fixed.
[10/10 16:10:17     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:17     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:17     81s] 
[10/10 16:10:17     81s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:10:17     81s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:17     81s] # Starting Bad Lib Cell Checking (CMU) 
[10/10 16:10:17     81s] OPERPROF:       Starting CMU at level 4, MEM:2895.0M, EPOCH TIME: 1760127017.213192
[10/10 16:10:17     81s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2895.0M, EPOCH TIME: 1760127017.214205
[10/10 16:10:17     81s] 
[10/10 16:10:17     81s] Bad Lib Cell Checking (CMU) is done! (0)
[10/10 16:10:17     81s] Info: 6 insts are soft-fixed.
[10/10 16:10:17     81s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.011, REAL:0.011, MEM:2895.0M, EPOCH TIME: 1760127017.215489
[10/10 16:10:17     81s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2895.0M, EPOCH TIME: 1760127017.215538
[10/10 16:10:17     81s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2895.0M, EPOCH TIME: 1760127017.215657
[10/10 16:10:17     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2895.0MB).
[10/10 16:10:17     81s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.038, REAL:0.039, MEM:2895.0M, EPOCH TIME: 1760127017.216370
[10/10 16:10:17     81s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.038, REAL:0.039, MEM:2895.0M, EPOCH TIME: 1760127017.216406
[10/10 16:10:17     81s] TDRefine: refinePlace mode is spiral
[10/10 16:10:17     81s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.wDX0Sw6sXZ.4
[10/10 16:10:17     81s] OPERPROF: Starting Refine-Place at level 1, MEM:2895.0M, EPOCH TIME: 1760127017.217119
[10/10 16:10:17     81s] *** Starting place_detail (0:01:23 mem=2895.0M) ***
[10/10 16:10:17     81s] 
[10/10 16:10:17     81s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:10:17     81s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:17     81s] Total net bbox length = 1.078e+05 (3.934e+04 6.849e+04) (ext = 2.669e+04)
[10/10 16:10:17     81s] Info: 6 insts are soft-fixed.
[10/10 16:10:17     81s] Move report: Pre Soft Fixed moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/10 16:10:17     81s] 
[10/10 16:10:17     81s]  === Spiral for Logical I: (movable: 6) ===
[10/10 16:10:17     81s] 
[10/10 16:10:17     81s] FGC Caching: map cells: 0 total: 0  non_cacheable: 0
[10/10 16:10:17     81s] Move report: Soft Fixed moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/10 16:10:17     81s] [CPU] RefinePlace/Soft Fixed (cpu=0:00:00.0, real=0:00:00.0, mem=2895.0MB) @(0:01:23 - 0:01:23).
[10/10 16:10:17     81s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/10 16:10:17     81s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2895.0M, EPOCH TIME: 1760127017.224190
[10/10 16:10:17     81s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2895.0M, EPOCH TIME: 1760127017.224288
[10/10 16:10:17     81s] Set min layer with design mode ( 1 )
[10/10 16:10:17     81s] Set max layer with design mode ( 5 )
[10/10 16:10:17     81s] Set min layer with design mode ( 1 )
[10/10 16:10:17     81s] Set max layer with design mode ( 5 )
[10/10 16:10:17     81s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2895.0M, EPOCH TIME: 1760127017.231401
[10/10 16:10:17     81s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2895.0M, EPOCH TIME: 1760127017.231603
[10/10 16:10:17     81s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2895.0M, EPOCH TIME: 1760127017.231670
[10/10 16:10:17     81s] Starting refinePlace ...
[10/10 16:10:17     81s] Set min layer with design mode ( 1 )
[10/10 16:10:17     81s] Set max layer with design mode ( 5 )
[10/10 16:10:17     81s] One DDP V2 for no tweak run.
[10/10 16:10:17     81s] 
[10/10 16:10:17     81s]  === Spiral for Logical I: (movable: 86) ===
[10/10 16:10:17     81s] 
[10/10 16:10:17     81s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[10/10 16:10:17     81s] Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/10 16:10:17     81s] Statistics of distance of Instance movement in refine placement:
[10/10 16:10:17     81s]   maximum (X+Y) =         0.00 um
[10/10 16:10:17     81s]   mean    (X+Y) =         0.00 um
[10/10 16:10:17     81s] Total instances moved : 0
[10/10 16:10:17     81s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2893.4MB
[10/10 16:10:17     81s] Summary Report:
[10/10 16:10:17     81s] Instances moved: 0 (out of 966 movable)
[10/10 16:10:17     81s] Instances flipped: 0
[10/10 16:10:17     81s] Mean displacement: 0.00 um
[10/10 16:10:17     81s] Max displacement: 0.00 um 
[10/10 16:10:17     81s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[10/10 16:10:17     81s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.022, REAL:0.030, MEM:2893.4M, EPOCH TIME: 1760127017.261367
[10/10 16:10:17     81s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2893.4MB) @(0:01:23 - 0:01:23).
[10/10 16:10:17     81s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.wDX0Sw6sXZ.4
[10/10 16:10:17     81s] OPERPROF: Finished Refine-Place at level 1, CPU:0.034, REAL:0.045, MEM:2893.4M, EPOCH TIME: 1760127017.262526
[10/10 16:10:17     81s] Total net bbox length = 1.078e+05 (3.934e+04 6.849e+04) (ext = 2.669e+04)
[10/10 16:10:17     81s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2893.4M, EPOCH TIME: 1760127017.262613
[10/10 16:10:17     81s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2893.4MB
[10/10 16:10:17     81s] *** Finished place_detail (0:01:23 mem=2893.4M) ***
[10/10 16:10:17     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:496).
[10/10 16:10:17     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:17     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:17     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:17     81s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.003, REAL:0.004, MEM:2893.6M, EPOCH TIME: 1760127017.266197
[10/10 16:10:17     81s] Memory usage before memory release/compaction is 2893.6
[10/10 16:10:17     81s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:10:17     81s] Memory usage at end of DPlace-Cleanup is 2893.6M.
[10/10 16:10:17     81s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 6).
[10/10 16:10:17     81s]   ClockRefiner summary
[10/10 16:10:17     81s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 94).
[10/10 16:10:17     81s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 88).
[10/10 16:10:17     81s]   Restoring place_status_cts on 6 clock instances.
[10/10 16:10:17     81s]   Revert refine place priority changes on 0 instances.
[10/10 16:10:17     81s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/10 16:10:17     81s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/10 16:10:17     81s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.8 real=0:00:00.8)
[10/10 16:10:17     81s]   CCOpt::Phase::eGRPC...
[10/10 16:10:17     81s]   eGR Post Conditioning...
[10/10 16:10:17     81s]     Clock implementation routing...
[10/10 16:10:17     81s]       Leaving CCOpt scope - Routing Tools...
[10/10 16:10:17     81s] Net route status summary:
[10/10 16:10:17     81s]   Clock:         7 (unrouted=7, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[10/10 16:10:17     81s]   Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
[10/10 16:10:17     81s]       Routing using eGR only...
[10/10 16:10:17     81s]         Early Global Route - eGR only step...
[10/10 16:10:17     81s] (ccopt eGR): There are 7 nets to be routed. 0 nets have skip routing designation.
[10/10 16:10:17     81s] (ccopt eGR): There are 7 nets for routing of which 7 have one or more fixed wires.
[10/10 16:10:17     81s] (I)      Running eGR clock mode
[10/10 16:10:17     81s] (ccopt eGR): Start to route 7 all nets
[10/10 16:10:17     81s] Running assign ptn pin
[10/10 16:10:17     81s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/10 16:10:17     81s] Type 'man IMPPTN-1250' for more detail.
[10/10 16:10:17     81s] Running config msv constraints
[10/10 16:10:17     81s] Running pre-eGR process
[10/10 16:10:17     82s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/10 16:10:17     82s] Type 'man IMPPTN-1250' for more detail.
[10/10 16:10:17     82s] [PSP]    Started Early Global Route ( Curr Mem: 2.70 MB )
[10/10 16:10:17     82s] (I)      Initializing eGR engine (clock)
[10/10 16:10:17     82s] Set min layer with design mode ( 1 )
[10/10 16:10:17     82s] Set max layer with design mode ( 5 )
[10/10 16:10:17     82s] (I)      clean place blk overflow:
[10/10 16:10:17     82s] (I)      H : enabled 1.00 0
[10/10 16:10:17     82s] (I)      V : enabled 1.00 0
[10/10 16:10:17     82s] (I)      Initializing eGR engine (clock)
[10/10 16:10:17     82s] Set min layer with design mode ( 1 )
[10/10 16:10:17     82s] Set max layer with design mode ( 5 )
[10/10 16:10:17     82s] (I)      clean place blk overflow:
[10/10 16:10:17     82s] (I)      H : enabled 1.00 0
[10/10 16:10:17     82s] (I)      V : enabled 1.00 0
[10/10 16:10:17     82s] (I)      Running eGR Cong Clean flow
[10/10 16:10:17     82s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2.70 MB )
[10/10 16:10:17     82s] (I)      # wire layers (front) : 6
[10/10 16:10:17     82s] (I)      # wire layers (back)  : 0
[10/10 16:10:17     82s] (I)      min wire layer : 1
[10/10 16:10:17     82s] (I)      max wire layer : 5
[10/10 16:10:17     82s] (I)      # cut layers (front) : 5
[10/10 16:10:17     82s] (I)      # cut layers (back)  : 0
[10/10 16:10:17     82s] (I)      min cut layer : 1
[10/10 16:10:17     82s] (I)      max cut layer : 4
[10/10 16:10:17     82s] (I)      ================================ Layers ================================
[10/10 16:10:17     82s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:17     82s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:10:17     82s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:17     82s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:10:17     82s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:10:17     82s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:10:17     82s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:10:17     82s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:10:17     82s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:10:17     82s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:10:17     82s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:10:17     82s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:10:17     82s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:10:17     82s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:10:17     82s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:17     82s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:10:17     82s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:10:17     82s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:17     82s] (I)      Started Import and model ( Curr Mem: 2.70 MB )
[10/10 16:10:17     82s] (I)      == Non-default Options ==
[10/10 16:10:17     82s] (I)      Clean congestion better                            : true
[10/10 16:10:17     82s] (I)      Estimate vias on DPT layer                         : true
[10/10 16:10:17     82s] (I)      Rerouting rounds                                   : 10
[10/10 16:10:17     82s] (I)      Clean congestion layer assignment rounds           : 3
[10/10 16:10:17     82s] (I)      Layer constraints as soft constraints              : true
[10/10 16:10:17     82s] (I)      Soft top layer                                     : true
[10/10 16:10:17     82s] (I)      Skip prospective layer relax nets                  : true
[10/10 16:10:17     82s] (I)      Better NDR handling                                : true
[10/10 16:10:17     82s] (I)      Improved NDR modeling in LA                        : true
[10/10 16:10:17     82s] (I)      Routing cost fix for NDR handling                  : true
[10/10 16:10:17     82s] (I)      Block tracks for preroutes                         : true
[10/10 16:10:17     82s] (I)      Assign IRoute by net group key                     : true
[10/10 16:10:17     82s] (I)      Block unroutable channels 3D                       : true
[10/10 16:10:17     82s] (I)      Bound layer relaxed segment wl                     : true
[10/10 16:10:17     82s] (I)      Blocked pin reach length threshold                 : 2
[10/10 16:10:17     82s] (I)      Check blockage within NDR space in TA              : true
[10/10 16:10:17     82s] (I)      Skip must join for term with via pillar            : true
[10/10 16:10:17     82s] (I)      Model find APA for IO pin                          : true
[10/10 16:10:17     82s] (I)      On pin location for off pin term                   : true
[10/10 16:10:17     82s] (I)      Handle EOL spacing                                 : true
[10/10 16:10:17     82s] (I)      Merge PG vias by gap                               : true
[10/10 16:10:17     82s] (I)      Maximum routing layer                              : 5
[10/10 16:10:17     82s] (I)      Minimum routing layer                              : 1
[10/10 16:10:17     82s] (I)      Top routing layer                                  : 5
[10/10 16:10:17     82s] (I)      Bottom routing layer                               : 1
[10/10 16:10:17     82s] (I)      Ignore routing layer                               : true
[10/10 16:10:17     82s] (I)      Route selected nets only                           : true
[10/10 16:10:17     82s] (I)      Refine MST                                         : true
[10/10 16:10:17     82s] (I)      Honor PRL                                          : true
[10/10 16:10:17     82s] (I)      Strong congestion aware                            : true
[10/10 16:10:17     82s] (I)      Improved initial location for IRoutes              : true
[10/10 16:10:17     82s] (I)      Multi panel TA                                     : true
[10/10 16:10:17     82s] (I)      Penalize wire overlap                              : true
[10/10 16:10:17     82s] (I)      Expand small instance blockage                     : true
[10/10 16:10:17     82s] (I)      Reduce via in TA                                   : true
[10/10 16:10:17     82s] (I)      SS-aware routing                                   : true
[10/10 16:10:17     82s] (I)      Improve tree edge sharing                          : true
[10/10 16:10:17     82s] (I)      Improve 2D via estimation                          : true
[10/10 16:10:17     82s] (I)      Refine Steiner tree                                : true
[10/10 16:10:17     82s] (I)      Build spine tree                                   : true
[10/10 16:10:17     82s] (I)      Model pass through capacity                        : true
[10/10 16:10:17     82s] (I)      Extend blockages by a half GCell                   : true
[10/10 16:10:17     82s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[10/10 16:10:17     82s] (I)      Consider pin shapes                                : true
[10/10 16:10:17     82s] (I)      Consider pin shapes for all nodes                  : true
[10/10 16:10:17     82s] (I)      Consider NR APA                                    : true
[10/10 16:10:17     82s] (I)      Consider IO pin shape                              : true
[10/10 16:10:17     82s] (I)      Fix pin connection bug                             : true
[10/10 16:10:17     82s] (I)      Consider layer RC for local wires                  : true
[10/10 16:10:17     82s] (I)      Honor layer constraint                             : true
[10/10 16:10:17     82s] (I)      Route to clock mesh pin                            : true
[10/10 16:10:17     82s] (I)      LA-aware pin escape length                         : 2
[10/10 16:10:17     82s] (I)      Connect multiple ports                             : true
[10/10 16:10:17     82s] (I)      Split for must join                                : true
[10/10 16:10:17     82s] (I)      Number of threads                                  : 1
[10/10 16:10:17     82s] (I)      Routing effort level                               : 10000
[10/10 16:10:17     82s] (I)      Prefer layer length threshold                      : 8
[10/10 16:10:17     82s] (I)      Overflow penalty cost                              : 10
[10/10 16:10:17     82s] (I)      A-star cost                                        : 0.300000
[10/10 16:10:17     82s] (I)      Misalignment cost                                  : 10.000000
[10/10 16:10:17     82s] (I)      Threshold for short IRoute                         : 6
[10/10 16:10:17     82s] (I)      Via cost during post routing                       : 1.000000
[10/10 16:10:17     82s] (I)      Layer congestion ratios                            : { { 1.0 } }
[10/10 16:10:17     82s] (I)      Source-to-sink ratio                               : 0.300000
[10/10 16:10:17     82s] (I)      Scenic ratio bound                                 : 3.000000
[10/10 16:10:17     82s] (I)      Segment layer relax scenic ratio                   : 1.250000
[10/10 16:10:17     82s] (I)      Net layer relax scenic ratio                       : 1.250000
[10/10 16:10:17     82s] (I)      Layer demotion scenic scale                        : 1.000000
[10/10 16:10:17     82s] (I)      Source-sink aware LA ratio                         : 0.500000
[10/10 16:10:17     82s] (I)      PG-aware similar topology routing                  : true
[10/10 16:10:17     82s] (I)      Maze routing via cost fix                          : true
[10/10 16:10:17     82s] (I)      Apply PRL on PG terms                              : true
[10/10 16:10:17     82s] (I)      Apply PRL on obs objects                           : true
[10/10 16:10:17     82s] (I)      Handle range-type spacing rules                    : true
[10/10 16:10:17     82s] (I)      PG gap threshold multiplier                        : 10.000000
[10/10 16:10:17     82s] (I)      Parallel spacing query fix                         : true
[10/10 16:10:17     82s] (I)      Force source to root IR                            : true
[10/10 16:10:17     82s] (I)      Layer Weights                                      : L2:4 L3:2.5
[10/10 16:10:17     82s] (I)      Multi-pass Schedule                                : {{} {} {}}
[10/10 16:10:17     82s] (I)      Route tie net to shape                             : auto
[10/10 16:10:17     82s] (I)      Do not relax to DPT layer                          : true
[10/10 16:10:17     82s] (I)      No DPT in post routing                             : true
[10/10 16:10:17     82s] (I)      Modeling PG via merging fix                        : true
[10/10 16:10:17     82s] (I)      Do not to invalidate RC Grid                       : true
[10/10 16:10:17     82s] (I)      Shield aware TA                                    : true
[10/10 16:10:17     82s] (I)      Strong shield aware TA                             : true
[10/10 16:10:17     82s] (I)      Overflow calculation fix in LA                     : true
[10/10 16:10:17     82s] (I)      Post routing fix                                   : true
[10/10 16:10:17     82s] (I)      Strong post routing                                : true
[10/10 16:10:17     82s] (I)      Violation on path threshold                        : 1
[10/10 16:10:17     82s] (I)      Pass through capacity modeling                     : true
[10/10 16:10:17     82s] (I)      Read layer and via RC                              : true
[10/10 16:10:17     82s] (I)      Select the non-relaxed segments in post routing stage : true
[10/10 16:10:17     82s] (I)      Select term pin box for io pin                     : true
[10/10 16:10:17     82s] (I)      Penalize NDR sharing                               : true
[10/10 16:10:17     82s] (I)      Enable special modeling                            : false
[10/10 16:10:17     82s] (I)      Keep fixed segments                                : true
[10/10 16:10:17     82s] (I)      Increase net scenic ratio                          : true
[10/10 16:10:17     82s] (I)      Method to set GCell size                           : row
[10/10 16:10:17     82s] (I)      Connect multiple ports and must join fix           : true
[10/10 16:10:17     82s] (I)      Avoid high resistance layers                       : true
[10/10 16:10:17     82s] (I)      Segment length threshold                           : 1
[10/10 16:10:17     82s] (I)      Model find APA for IO pin fix                      : true
[10/10 16:10:17     82s] (I)      Avoid connecting non-metal layers                  : true
[10/10 16:10:17     82s] (I)      Use track pitch for NDR                            : true
[10/10 16:10:17     82s] (I)      Decide max and min layer to relax with layer difference : true
[10/10 16:10:17     82s] (I)      Handle non-default track width                     : false
[10/10 16:10:17     82s] (I)      Tie hi/lo max distance                             : 41.400000
[10/10 16:10:17     82s] (I)      Extra cost calculation fix in LA                   : false
[10/10 16:10:17     82s] (I)      early global router routing mode                   : clock
[10/10 16:10:17     82s] (I)      Legalize routing after 1g                          : false
[10/10 16:10:17     82s] (I)      Improve layer adherence during layer relax         : true
[10/10 16:10:17     82s] (I)      Counted 12915 PG shapes. eGR will not process PG shapes layer by layer.
[10/10 16:10:17     82s] (I)      Removed 1 out of boundary tracks from layer 3
[10/10 16:10:17     82s] (I)      ============== Pin Summary ==============
[10/10 16:10:17     82s] (I)      +-------+--------+---------+------------+
[10/10 16:10:17     82s] (I)      | Layer | # pins | % total |      Group |
[10/10 16:10:17     82s] (I)      +-------+--------+---------+------------+
[10/10 16:10:17     82s] (I)      |     1 |   3180 |  100.00 |        Pin |
[10/10 16:10:17     82s] (I)      |     2 |      0 |    0.00 | Pin access |
[10/10 16:10:17     82s] (I)      |     3 |      0 |    0.00 | Pin access |
[10/10 16:10:17     82s] (I)      |     4 |      0 |    0.00 |      Other |
[10/10 16:10:17     82s] (I)      |     5 |      0 |    0.00 |      Other |
[10/10 16:10:17     82s] (I)      +-------+--------+---------+------------+
[10/10 16:10:17     82s] (I)      Custom ignore net properties:
[10/10 16:10:17     82s] (I)      1 : NotLegal
[10/10 16:10:17     82s] (I)      2 : NotSelected
[10/10 16:10:17     82s] (I)      Default ignore net properties:
[10/10 16:10:17     82s] (I)      1 : Special
[10/10 16:10:17     82s] (I)      2 : Analog
[10/10 16:10:17     82s] (I)      3 : Fixed
[10/10 16:10:17     82s] (I)      4 : Skipped
[10/10 16:10:17     82s] (I)      5 : MixedSignal
[10/10 16:10:17     82s] (I)      Prerouted net properties:
[10/10 16:10:17     82s] (I)      1 : NotLegal
[10/10 16:10:17     82s] (I)      2 : Special
[10/10 16:10:17     82s] (I)      3 : Analog
[10/10 16:10:17     82s] (I)      4 : Fixed
[10/10 16:10:17     82s] (I)      5 : Skipped
[10/10 16:10:17     82s] (I)      6 : MixedSignal
[10/10 16:10:17     82s] [NR-eGR] Early global route reroute 7 out of 1100 routable nets
[10/10 16:10:17     82s] (I)      Use row-based GCell size
[10/10 16:10:17     82s] (I)      Use row-based GCell align
[10/10 16:10:17     82s] (I)      layer 0 area = 83000
[10/10 16:10:17     82s] (I)      layer 1 area = 67600
[10/10 16:10:17     82s] (I)      layer 2 area = 240000
[10/10 16:10:17     82s] (I)      layer 3 area = 240000
[10/10 16:10:17     82s] (I)      layer 4 area = 4000000
[10/10 16:10:17     82s] (I)      GCell unit size   : 4140
[10/10 16:10:17     82s] (I)      GCell multiplier  : 1
[10/10 16:10:17     82s] (I)      GCell row height  : 4140
[10/10 16:10:17     82s] (I)      Actual row height : 4140
[10/10 16:10:17     82s] (I)      GCell align ref   : 29900 29900
[10/10 16:10:17     82s] [NR-eGR] Track table information for default rule: 
[10/10 16:10:17     82s] [NR-eGR] met1 has single uniform track structure
[10/10 16:10:17     82s] [NR-eGR] met2 has single uniform track structure
[10/10 16:10:17     82s] [NR-eGR] met3 has single uniform track structure
[10/10 16:10:17     82s] [NR-eGR] met4 has single uniform track structure
[10/10 16:10:17     82s] [NR-eGR] met5 has single uniform track structure
[10/10 16:10:17     82s] (I)      =============== Default via ===============
[10/10 16:10:17     82s] (I)      +---+------------------+------------------+
[10/10 16:10:17     82s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[10/10 16:10:17     82s] (I)      +---+------------------+------------------+
[10/10 16:10:17     82s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[10/10 16:10:17     82s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[10/10 16:10:17     82s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[10/10 16:10:17     82s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[10/10 16:10:17     82s] (I)      +---+------------------+------------------+
[10/10 16:10:17     82s] (I)      Design has 4 placement macros with 4 shapes. 
[10/10 16:10:17     82s] [NR-eGR] Read 11634 PG shapes
[10/10 16:10:17     82s] [NR-eGR] Read 0 clock shapes
[10/10 16:10:17     82s] [NR-eGR] Read 0 other shapes
[10/10 16:10:17     82s] [NR-eGR] #Routing Blockages  : 8
[10/10 16:10:17     82s] [NR-eGR] #Bump Blockages     : 0
[10/10 16:10:17     82s] [NR-eGR] #Instance Blockages : 16696
[10/10 16:10:17     82s] [NR-eGR] #PG Blockages       : 11634
[10/10 16:10:17     82s] [NR-eGR] #Halo Blockages     : 0
[10/10 16:10:17     82s] [NR-eGR] #Boundary Blockages : 0
[10/10 16:10:17     82s] [NR-eGR] #Clock Blockages    : 0
[10/10 16:10:17     82s] [NR-eGR] #Other Blockages    : 0
[10/10 16:10:17     82s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/10 16:10:17     82s] [NR-eGR] #prerouted nets         : 0
[10/10 16:10:17     82s] [NR-eGR] #prerouted special nets : 0
[10/10 16:10:17     82s] [NR-eGR] #prerouted wires        : 0
[10/10 16:10:17     82s] (I)        Front-side 1100 ( ignored 1093 )
[10/10 16:10:17     82s] [NR-eGR] Read 1100 nets ( ignored 1093 )
[10/10 16:10:17     82s] (I)        Back-side  0 ( ignored 0 )
[10/10 16:10:17     82s] (I)        Both-side  0 ( ignored 0 )
[10/10 16:10:17     82s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[10/10 16:10:17     82s] [NR-eGR] #via pillars        : 0
[10/10 16:10:17     82s] [NR-eGR] #must join all port : 0
[10/10 16:10:17     82s] [NR-eGR] #multiple ports     : 0
[10/10 16:10:17     82s] [NR-eGR] #has must join      : 0
[10/10 16:10:17     82s] (I)      handle routing halo
[10/10 16:10:17     82s] (I)      Reading macro buffers
[10/10 16:10:17     82s] (I)      Number of macro buffers: 0
[10/10 16:10:17     82s] (I)      default corner id = 0
[10/10 16:10:17     82s] (I)      ========== RC Report:  ===========
[10/10 16:10:17     82s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[10/10 16:10:17     82s] (I)      ----------------------------------
[10/10 16:10:17     82s] (I)        met1         0.893        0.177 
[10/10 16:10:17     82s] (I)        met2         0.893        0.182 
[10/10 16:10:17     82s] (I)        met3         0.157        0.297 
[10/10 16:10:17     82s] (I)        met4         0.157        0.264 
[10/10 16:10:17     82s] (I)        met5         0.018        0.294 
[10/10 16:10:17     82s] (I)      ========== RC Report:  ===========
[10/10 16:10:17     82s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[10/10 16:10:17     82s] (I)      ----------------------------------
[10/10 16:10:17     82s] (I)        met1         0.893        0.244 
[10/10 16:10:17     82s] (I)        met2         0.893        0.245 
[10/10 16:10:17     82s] (I)        met3         0.157        0.356 
[10/10 16:10:17     82s] (I)        met4         0.157        0.327 
[10/10 16:10:17     82s] (I)        met5         0.018        0.309 
[10/10 16:10:17     82s] [NR-eGR] Handle net priority by net group ordering
[10/10 16:10:17     82s] (I)      original grid = 248 x 315
[10/10 16:10:17     82s] (I)      merged grid = 248 x 315
[10/10 16:10:17     82s] (I)      Read Num Blocks=39950  Num Prerouted Wires=0  Num CS=0
[10/10 16:10:17     82s] (I)      Layer 0 (H) : #blockages 23571 : #preroutes 0
[10/10 16:10:17     82s] (I)      Layer 1 (V) : #blockages 6042 : #preroutes 0
[10/10 16:10:17     82s] (I)      Layer 2 (H) : #blockages 6208 : #preroutes 0
[10/10 16:10:17     82s] (I)      Layer 3 (V) : #blockages 3044 : #preroutes 0
[10/10 16:10:17     82s] (I)      Layer 4 (H) : #blockages 1085 : #preroutes 0
[10/10 16:10:17     82s] (I)      Moved 5 terms for better access 
[10/10 16:10:17     82s] (I)      Number of ignored nets                =   1093
[10/10 16:10:17     82s] (I)      Number of connected nets              =      0
[10/10 16:10:17     82s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/10 16:10:17     82s] (I)      Number of clock nets                  =      7.  Ignored: No
[10/10 16:10:17     82s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/10 16:10:17     82s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/10 16:10:17     82s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/10 16:10:17     82s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/10 16:10:17     82s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/10 16:10:17     82s] [NR-eGR] There are 7 clock nets ( 7 with NDR ).
[10/10 16:10:17     82s] (I)      Ndr track 0 does not exist
[10/10 16:10:17     82s] (I)      ---------------------Grid Graph Info--------------------
[10/10 16:10:17     82s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[10/10 16:10:17     82s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[10/10 16:10:17     82s] (I)      Site width          :   460  (dbu)
[10/10 16:10:17     82s] (I)      Row height          :  4140  (dbu)
[10/10 16:10:17     82s] (I)      GCell row height    :  4140  (dbu)
[10/10 16:10:17     82s] (I)      GCell width         :  4140  (dbu)
[10/10 16:10:17     82s] (I)      GCell height        :  4140  (dbu)
[10/10 16:10:17     82s] (I)      Grid                :   248   315     5
[10/10 16:10:17     82s] (I)      Layer numbers       :     1     2     3     4     5
[10/10 16:10:17     82s] (I)      Layer name         :  met1  met2  met3  met4  met5
[10/10 16:10:17     82s] (I)      Vertical capacity   :     0  4140     0  4140     0
[10/10 16:10:17     82s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[10/10 16:10:17     82s] (I)      Default wire width  :   140   140   300   300  1600
[10/10 16:10:17     82s] (I)      Default wire space  :   140   140   300   300  1600
[10/10 16:10:17     82s] (I)      Default wire pitch  :   280   280   600   600  3200
[10/10 16:10:17     82s] (I)      Default pitch size  :   460   460   610   615  3660
[10/10 16:10:17     82s] (I)      First track coord   :   460   460   620   380  4280
[10/10 16:10:17     82s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[10/10 16:10:17     82s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[10/10 16:10:17     82s] (I)      --------------------------------------------------------
[10/10 16:10:17     82s] 
[10/10 16:10:17     82s] [NR-eGR] == Routing rule table ==
[10/10 16:10:17     82s] [NR-eGR]  ID  Name  #Nets 
[10/10 16:10:17     82s] [NR-eGR] -----------------
[10/10 16:10:17     82s] [NR-eGR]   0            7 
[10/10 16:10:17     82s] (I)      ======== NDR :  =========
[10/10 16:10:17     82s] (I)      +--------------+--------+
[10/10 16:10:17     82s] (I)      |           ID |      0 |
[10/10 16:10:17     82s] (I)      |      Default |     no |
[10/10 16:10:17     82s] (I)      |  Clk Special |     no |
[10/10 16:10:17     82s] (I)      | Hard spacing |     no |
[10/10 16:10:17     82s] (I)      |    NDR track | (none) |
[10/10 16:10:17     82s] (I)      |      NDR via | (none) |
[10/10 16:10:17     82s] (I)      |  Extra space |      1 |
[10/10 16:10:17     82s] (I)      |      Shields |      0 |
[10/10 16:10:17     82s] (I)      |   Demand (H) |      2 |
[10/10 16:10:17     82s] (I)      |   Demand (V) |      2 |
[10/10 16:10:17     82s] (I)      |        #Nets |      7 |
[10/10 16:10:17     82s] (I)      +--------------+--------+
[10/10 16:10:17     82s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:17     82s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:10:17     82s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:17     82s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:10:17     82s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:10:17     82s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:10:17     82s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:10:17     82s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[10/10 16:10:17     82s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:17     82s] (I)      =============== Blocked Tracks ===============
[10/10 16:10:17     82s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:17     82s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/10 16:10:17     82s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:17     82s] (I)      |     1 |  701592 |   359149 |        51.19% |
[10/10 16:10:17     82s] (I)      |     2 |  702135 |   359626 |        51.22% |
[10/10 16:10:17     82s] (I)      |     3 |  528984 |   242404 |        45.82% |
[10/10 16:10:17     82s] (I)      |     4 |  525420 |   276656 |        52.65% |
[10/10 16:10:17     82s] (I)      |     5 |   88040 |    29884 |        33.94% |
[10/10 16:10:17     82s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:17     82s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.14 sec, Curr Mem: 2.71 MB )
[10/10 16:10:17     82s] (I)      Reset routing kernel
[10/10 16:10:17     82s] (I)      Started Global Routing ( Curr Mem: 2.71 MB )
[10/10 16:10:17     82s] (I)      totalPins=103  totalGlobalPin=103 (100.00%)
[10/10 16:10:17     82s] (I)      ================= Net Group Info =================
[10/10 16:10:17     82s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:17     82s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[10/10 16:10:17     82s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:17     82s] (I)      |  1 |              7 |      met3(3) |   met4(4) |
[10/10 16:10:17     82s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:17     82s] (I)      total 2D Cap : 536910 = (287765 H, 249145 V)
[10/10 16:10:17     82s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[10/10 16:10:17     82s] (I)      init route region map
[10/10 16:10:17     82s] (I)      #blocked regions = 2
[10/10 16:10:17     82s] (I)      #non-blocked regions = 1
[10/10 16:10:17     82s] (I)      init safety region map
[10/10 16:10:17     82s] (I)      #blocked regions = 2
[10/10 16:10:17     82s] (I)      #non-blocked regions = 1
[10/10 16:10:17     82s] (I)      Adjusted 2 GCells for pin access
[10/10 16:10:17     82s] (I)      
[10/10 16:10:17     82s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[10/10 16:10:17     82s] (I)      ============  Phase 1a Route ============
[10/10 16:10:17     82s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 2
[10/10 16:10:17     82s] (I)      Usage: 877 = (427 H, 450 V) = (0.15% H, 0.18% V) = (1.768e+03um H, 1.863e+03um V)
[10/10 16:10:17     82s] (I)      
[10/10 16:10:17     82s] (I)      ============  Phase 1b Route ============
[10/10 16:10:17     82s] (I)      Usage: 877 = (427 H, 450 V) = (0.15% H, 0.18% V) = (1.768e+03um H, 1.863e+03um V)
[10/10 16:10:17     82s] (I)      Overflow of layer group 1: 0.00% H + 0.24% V. EstWL: 3.630780e+03um
[10/10 16:10:17     82s] (I)      
[10/10 16:10:17     82s] (I)      ============  Phase 1c Route ============
[10/10 16:10:17     82s] (I)      Level2 Grid: 50 x 63
[10/10 16:10:17     82s] (I)      Usage: 880 = (430 H, 450 V) = (0.15% H, 0.18% V) = (1.780e+03um H, 1.863e+03um V)
[10/10 16:10:17     82s] (I)      
[10/10 16:10:17     82s] (I)      ============  Phase 1d Route ============
[10/10 16:10:17     82s] (I)      Usage: 882 = (432 H, 450 V) = (0.15% H, 0.18% V) = (1.788e+03um H, 1.863e+03um V)
[10/10 16:10:17     82s] (I)      
[10/10 16:10:17     82s] (I)      ============  Phase 1e Route ============
[10/10 16:10:17     82s] (I)      Usage: 882 = (432 H, 450 V) = (0.15% H, 0.18% V) = (1.788e+03um H, 1.863e+03um V)
[10/10 16:10:17     82s] (I)      
[10/10 16:10:17     82s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.651480e+03um
[10/10 16:10:17     82s] (I)      ============  Phase 1f Route ============
[10/10 16:10:17     82s] (I)      Usage: 881 = (432 H, 449 V) = (0.15% H, 0.18% V) = (1.788e+03um H, 1.859e+03um V)
[10/10 16:10:17     82s] (I)      
[10/10 16:10:17     82s] (I)      ============  Phase 1g Route ============
[10/10 16:10:17     82s] (I)      Usage: 880 = (430 H, 450 V) = (0.15% H, 0.18% V) = (1.780e+03um H, 1.863e+03um V)
[10/10 16:10:17     82s] (I)      
[10/10 16:10:17     82s] (I)      ============  Phase 1h Route ============
[10/10 16:10:17     82s] (I)      Usage: 881 = (431 H, 450 V) = (0.15% H, 0.18% V) = (1.784e+03um H, 1.863e+03um V)
[10/10 16:10:17     82s] (I)      
[10/10 16:10:17     82s] (I)      ============  Phase 1l Route ============
[10/10 16:10:17     82s] (I)      
[10/10 16:10:17     82s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/10 16:10:17     82s] [NR-eGR]                        OverCon           OverCon            
[10/10 16:10:17     82s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[10/10 16:10:17     82s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[10/10 16:10:17     82s] [NR-eGR] ---------------------------------------------------------------
[10/10 16:10:17     82s] [NR-eGR]    met1 ( 1)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:10:17     82s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:10:17     82s] [NR-eGR]    met3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:10:17     82s] [NR-eGR]    met4 ( 4)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[10/10 16:10:17     82s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:10:17     82s] [NR-eGR] ---------------------------------------------------------------
[10/10 16:10:17     82s] [NR-eGR]        Total         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[10/10 16:10:17     82s] [NR-eGR] 
[10/10 16:10:17     82s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.12 sec, Curr Mem: 2.71 MB )
[10/10 16:10:17     82s] (I)      Updating congestion map
[10/10 16:10:17     82s] (I)      total 2D Cap : 1339778 = (699600 H, 640178 V)
[10/10 16:10:17     82s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/10 16:10:17     82s] (I)      Running track assignment and export wires
[10/10 16:10:17     82s] (I)      Delete wires for 7 nets 
[10/10 16:10:17     82s] (I)      ============= Track Assignment ============
[10/10 16:10:17     82s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.71 MB )
[10/10 16:10:17     82s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[10/10 16:10:17     82s] (I)      Run Multi-thread track assignment
[10/10 16:10:17     82s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2.71 MB )
[10/10 16:10:17     82s] (I)      Started Export ( Curr Mem: 2.71 MB )
[10/10 16:10:17     82s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[10/10 16:10:17     82s] [NR-eGR] Total eGR-routed clock nets wire length: 3702um, number of vias: 239
[10/10 16:10:17     82s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:17     82s] [NR-eGR] Report for selected net(s) only.
[10/10 16:10:17     82s] [NR-eGR]               Length (um)  Vias 
[10/10 16:10:17     82s] [NR-eGR] --------------------------------
[10/10 16:10:17     82s] [NR-eGR]  met1  (1H)            22   100 
[10/10 16:10:17     82s] [NR-eGR]  met2  (2V)           193    92 
[10/10 16:10:17     82s] [NR-eGR]  met3  (3H)          1757    40 
[10/10 16:10:17     82s] [NR-eGR]  met4  (4V)          1708     7 
[10/10 16:10:17     82s] [NR-eGR]  met5  (5H)            22     0 
[10/10 16:10:17     82s] [NR-eGR] --------------------------------
[10/10 16:10:17     82s] [NR-eGR]        Total         3702   239 
[10/10 16:10:17     82s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:17     82s] [NR-eGR] Total half perimeter of net bounding box: 3160um
[10/10 16:10:17     82s] [NR-eGR] Total length: 3702um, number of vias: 239
[10/10 16:10:17     82s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:17     82s] [NR-eGR] Total routed clock nets wire length: 3702um, number of vias: 239
[10/10 16:10:17     82s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:17     82s] [NR-eGR]               Length (um)  Vias 
[10/10 16:10:17     82s] [NR-eGR] --------------------------------
[10/10 16:10:17     82s] [NR-eGR]  met1  (1H)          4462  3240 
[10/10 16:10:17     82s] [NR-eGR]  met2  (2V)         52665  2304 
[10/10 16:10:17     82s] [NR-eGR]  met3  (3H)         62539   494 
[10/10 16:10:17     82s] [NR-eGR]  met4  (4V)         20063   289 
[10/10 16:10:17     82s] [NR-eGR]  met5  (5H)          2675     0 
[10/10 16:10:17     82s] [NR-eGR] --------------------------------
[10/10 16:10:17     82s] [NR-eGR]        Total       142404  6327 
[10/10 16:10:17     82s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:17     82s] [NR-eGR] Total half perimeter of net bounding box: 107827um
[10/10 16:10:17     82s] [NR-eGR] Total length: 142404um, number of vias: 6327
[10/10 16:10:17     82s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:17     82s] (I)      == Layer wire length by net rule ==
[10/10 16:10:17     82s] (I)                     Default 
[10/10 16:10:17     82s] (I)      -----------------------
[10/10 16:10:17     82s] (I)       met1  (1H)     4462um 
[10/10 16:10:17     82s] (I)       met2  (2V)    52665um 
[10/10 16:10:17     82s] (I)       met3  (3H)    62539um 
[10/10 16:10:17     82s] (I)       met4  (4V)    20063um 
[10/10 16:10:17     82s] (I)       met5  (5H)     2675um 
[10/10 16:10:17     82s] (I)      -----------------------
[10/10 16:10:17     82s] (I)             Total  142404um 
[10/10 16:10:17     82s] (I)      == Layer via count by net rule ==
[10/10 16:10:17     82s] (I)                    Default 
[10/10 16:10:17     82s] (I)      ----------------------
[10/10 16:10:17     82s] (I)       met1  (1H)      3240 
[10/10 16:10:17     82s] (I)       met2  (2V)      2304 
[10/10 16:10:17     82s] (I)       met3  (3H)       494 
[10/10 16:10:17     82s] (I)       met4  (4V)       289 
[10/10 16:10:17     82s] (I)       met5  (5H)         0 
[10/10 16:10:17     82s] (I)      ----------------------
[10/10 16:10:17     82s] (I)             Total     6327 
[10/10 16:10:17     82s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.71 MB )
[10/10 16:10:17     82s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.40 sec, Curr Mem: 2.71 MB )
[10/10 16:10:17     82s] [NR-eGR] Finished Early Global Route ( CPU: 0.39 sec, Real: 0.41 sec, Curr Mem: 2.70 MB )
[10/10 16:10:17     82s] (I)      ======================================== Runtime Summary =========================================
[10/10 16:10:17     82s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[10/10 16:10:17     82s] (I)      --------------------------------------------------------------------------------------------------
[10/10 16:10:17     82s] (I)       Early Global Route                             100.00%  18.78 sec  19.19 sec  0.41 sec  0.39 sec 
[10/10 16:10:17     82s] (I)       +-Early Global Route kernel                     98.57%  18.79 sec  19.19 sec  0.40 sec  0.38 sec 
[10/10 16:10:17     82s] (I)       | +-Import and model                            33.74%  18.81 sec  18.95 sec  0.14 sec  0.09 sec 
[10/10 16:10:17     82s] (I)       | | +-Create place DB                            1.37%  18.81 sec  18.81 sec  0.01 sec  0.01 sec 
[10/10 16:10:17     82s] (I)       | | | +-Import place data                        1.35%  18.81 sec  18.81 sec  0.01 sec  0.01 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Read instances and placement           0.36%  18.81 sec  18.81 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Read nets                              0.94%  18.81 sec  18.81 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | +-Create route DB                           24.77%  18.81 sec  18.92 sec  0.10 sec  0.08 sec 
[10/10 16:10:17     82s] (I)       | | | +-Import route data (1T)                  23.73%  18.82 sec  18.92 sec  0.10 sec  0.08 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Read blockages ( Layer 1-5 )           3.80%  18.83 sec  18.85 sec  0.02 sec  0.01 sec 
[10/10 16:10:17     82s] (I)       | | | | | +-Read routing blockages               0.00%  18.83 sec  18.83 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | | +-Read bump blockages                  0.00%  18.83 sec  18.83 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | | +-Read instance blockages              0.79%  18.83 sec  18.83 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | | +-Read PG blockages                    1.19%  18.83 sec  18.84 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  18.83 sec  18.83 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | | +-Read clock blockages                 0.08%  18.84 sec  18.84 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | | +-Read other blockages                 0.10%  18.84 sec  18.84 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | | +-Read halo blockages                  0.01%  18.84 sec  18.84 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | | +-Read boundary cut boxes              0.00%  18.84 sec  18.84 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Read blackboxes                        0.01%  18.85 sec  18.85 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Read prerouted                         0.23%  18.85 sec  18.85 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Read nets                              0.09%  18.85 sec  18.85 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Set up via pillars                     0.01%  18.85 sec  18.85 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Set up RC info                         0.50%  18.85 sec  18.85 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Read net priorities                    0.01%  18.85 sec  18.85 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Initialize 3D grid graph               0.92%  18.85 sec  18.86 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Model blockage capacity               13.27%  18.86 sec  18.91 sec  0.05 sec  0.05 sec 
[10/10 16:10:17     82s] (I)       | | | | | +-Initialize 3D capacity              12.41%  18.86 sec  18.91 sec  0.05 sec  0.05 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Move terms for access (1T)             0.03%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | +-Read aux data                              0.00%  18.92 sec  18.92 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | +-Others data preparation                    0.00%  18.92 sec  18.92 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | +-Create route kernel                        7.37%  18.92 sec  18.95 sec  0.03 sec  0.01 sec 
[10/10 16:10:17     82s] (I)       | +-Global Routing                              30.61%  18.95 sec  19.07 sec  0.12 sec  0.10 sec 
[10/10 16:10:17     82s] (I)       | | +-Initialization                             0.11%  18.95 sec  18.95 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | +-Net group 1                               24.03%  18.95 sec  19.05 sec  0.10 sec  0.10 sec 
[10/10 16:10:17     82s] (I)       | | | +-Generate topology                        0.12%  18.95 sec  18.95 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | +-Phase 1a                                 0.56%  18.98 sec  18.98 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Pattern routing (1T)                   0.20%  18.98 sec  18.98 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.29%  18.98 sec  18.98 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | +-Phase 1b                                 0.57%  18.99 sec  18.99 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Monotonic routing (1T)                 0.39%  18.99 sec  18.99 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | +-Phase 1c                                 1.64%  18.99 sec  18.99 sec  0.01 sec  0.01 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Two level Routing                      1.62%  18.99 sec  18.99 sec  0.01 sec  0.01 sec 
[10/10 16:10:17     82s] (I)       | | | | | +-Two Level Routing (Regular)          0.70%  18.99 sec  18.99 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | | +-Two Level Routing (Strong)           0.61%  18.99 sec  18.99 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | +-Phase 1d                                 6.84%  18.99 sec  19.02 sec  0.03 sec  0.03 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Detoured routing (1T)                  6.79%  18.99 sec  19.02 sec  0.03 sec  0.03 sec 
[10/10 16:10:17     82s] (I)       | | | +-Phase 1e                                 0.23%  19.02 sec  19.02 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Route legalization                     0.02%  19.02 sec  19.02 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  19.02 sec  19.02 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | +-Phase 1f                                 3.40%  19.02 sec  19.04 sec  0.01 sec  0.01 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Congestion clean                       3.36%  19.02 sec  19.04 sec  0.01 sec  0.01 sec 
[10/10 16:10:17     82s] (I)       | | | +-Phase 1g                                 0.52%  19.04 sec  19.04 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Post Routing                           0.49%  19.04 sec  19.04 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | +-Phase 1h                                 0.53%  19.04 sec  19.04 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Post Routing                           0.50%  19.04 sec  19.04 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | +-Phase 1l                                 1.18%  19.04 sec  19.05 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | | +-Layer assignment (1T)                  0.18%  19.05 sec  19.05 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | +-Export cong map                             22.35%  19.07 sec  19.16 sec  0.09 sec  0.15 sec 
[10/10 16:10:17     82s] (I)       | | +-Export 2D cong map                        10.21%  19.12 sec  19.16 sec  0.04 sec  0.08 sec 
[10/10 16:10:17     82s] (I)       | +-Extract Global 3D Wires                      0.01%  19.16 sec  19.16 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | +-Track Assignment (1T)                        4.58%  19.16 sec  19.18 sec  0.02 sec  0.02 sec 
[10/10 16:10:17     82s] (I)       | | +-Initialization                             0.09%  19.16 sec  19.16 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | +-Track Assignment Kernel                    4.37%  19.16 sec  19.18 sec  0.02 sec  0.02 sec 
[10/10 16:10:17     82s] (I)       | | +-Free Memory                                0.00%  19.18 sec  19.18 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | +-Export                                       2.38%  19.18 sec  19.19 sec  0.01 sec  0.01 sec 
[10/10 16:10:17     82s] (I)       | | +-Export DB wires                            0.12%  19.18 sec  19.18 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | +-Export all nets                          0.07%  19.18 sec  19.18 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | | +-Set wire vias                            0.01%  19.18 sec  19.18 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | +-Report wirelength                          1.70%  19.18 sec  19.19 sec  0.01 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | +-Update net boxes                           0.47%  19.19 sec  19.19 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | | +-Update timing                              0.00%  19.19 sec  19.19 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)       | +-Postprocess design                           0.00%  19.19 sec  19.19 sec  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)      ======================= Summary by functions ========================
[10/10 16:10:17     82s] (I)       Lv  Step                                      %      Real       CPU 
[10/10 16:10:17     82s] (I)      ---------------------------------------------------------------------
[10/10 16:10:17     82s] (I)        0  Early Global Route                  100.00%  0.41 sec  0.39 sec 
[10/10 16:10:17     82s] (I)        1  Early Global Route kernel            98.57%  0.40 sec  0.38 sec 
[10/10 16:10:17     82s] (I)        2  Import and model                     33.74%  0.14 sec  0.09 sec 
[10/10 16:10:17     82s] (I)        2  Global Routing                       30.61%  0.12 sec  0.10 sec 
[10/10 16:10:17     82s] (I)        2  Export cong map                      22.35%  0.09 sec  0.15 sec 
[10/10 16:10:17     82s] (I)        2  Track Assignment (1T)                 4.58%  0.02 sec  0.02 sec 
[10/10 16:10:17     82s] (I)        2  Export                                2.38%  0.01 sec  0.01 sec 
[10/10 16:10:17     82s] (I)        2  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        2  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        3  Create route DB                      24.77%  0.10 sec  0.08 sec 
[10/10 16:10:17     82s] (I)        3  Net group 1                          24.03%  0.10 sec  0.10 sec 
[10/10 16:10:17     82s] (I)        3  Export 2D cong map                   10.21%  0.04 sec  0.08 sec 
[10/10 16:10:17     82s] (I)        3  Create route kernel                   7.37%  0.03 sec  0.01 sec 
[10/10 16:10:17     82s] (I)        3  Track Assignment Kernel               4.37%  0.02 sec  0.02 sec 
[10/10 16:10:17     82s] (I)        3  Report wirelength                     1.70%  0.01 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        3  Create place DB                       1.37%  0.01 sec  0.01 sec 
[10/10 16:10:17     82s] (I)        3  Update net boxes                      0.47%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        3  Initialization                        0.20%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        3  Export DB wires                       0.12%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        4  Import route data (1T)               23.73%  0.10 sec  0.08 sec 
[10/10 16:10:17     82s] (I)        4  Phase 1d                              6.84%  0.03 sec  0.03 sec 
[10/10 16:10:17     82s] (I)        4  Phase 1f                              3.40%  0.01 sec  0.01 sec 
[10/10 16:10:17     82s] (I)        4  Phase 1c                              1.64%  0.01 sec  0.01 sec 
[10/10 16:10:17     82s] (I)        4  Import place data                     1.35%  0.01 sec  0.01 sec 
[10/10 16:10:17     82s] (I)        4  Phase 1l                              1.18%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        4  Phase 1b                              0.57%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        4  Phase 1a                              0.56%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        4  Phase 1h                              0.53%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        4  Phase 1g                              0.52%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        4  Phase 1e                              0.23%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        4  Generate topology                     0.12%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        4  Export all nets                       0.07%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        4  Set wire vias                         0.01%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        5  Model blockage capacity              13.27%  0.05 sec  0.05 sec 
[10/10 16:10:17     82s] (I)        5  Detoured routing (1T)                 6.79%  0.03 sec  0.03 sec 
[10/10 16:10:17     82s] (I)        5  Read blockages ( Layer 1-5 )          3.80%  0.02 sec  0.01 sec 
[10/10 16:10:17     82s] (I)        5  Congestion clean                      3.36%  0.01 sec  0.01 sec 
[10/10 16:10:17     82s] (I)        5  Two level Routing                     1.62%  0.01 sec  0.01 sec 
[10/10 16:10:17     82s] (I)        5  Read nets                             1.03%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        5  Post Routing                          0.99%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        5  Initialize 3D grid graph              0.92%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        5  Set up RC info                        0.50%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        5  Monotonic routing (1T)                0.39%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        5  Read instances and placement          0.36%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        5  Pattern Routing Avoiding Blockages    0.29%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        5  Read prerouted                        0.23%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        5  Pattern routing (1T)                  0.20%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        5  Layer assignment (1T)                 0.18%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        5  Move terms for access (1T)            0.03%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        5  Route legalization                    0.02%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        5  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        5  Read net priorities                   0.01%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        5  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        6  Initialize 3D capacity               12.41%  0.05 sec  0.05 sec 
[10/10 16:10:17     82s] (I)        6  Read PG blockages                     1.19%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        6  Read instance blockages               0.79%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        6  Two Level Routing (Regular)           0.70%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        6  Two Level Routing (Strong)            0.61%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        6  Read other blockages                  0.10%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        6  Read clock blockages                  0.08%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        6  Legalize Blockage Violations          0.00%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] (I)        7  Allocate memory for PG via list       0.04%  0.00 sec  0.00 sec 
[10/10 16:10:17     82s] Running post-eGR process
[10/10 16:10:17     82s]         Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.6)
[10/10 16:10:17     82s] OPERPROF: Starting HotSpotCal at level 1, MEM:2895.9M, EPOCH TIME: 1760127017.913870
[10/10 16:10:17     82s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/10 16:10:17     82s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[10/10 16:10:17     82s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/10 16:10:17     82s] [hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[10/10 16:10:17     82s] [hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[10/10 16:10:17     82s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/10 16:10:17     82s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[10/10 16:10:17     82s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/10 16:10:17     82s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/10 16:10:17     82s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[10/10 16:10:17     82s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/10 16:10:17     82s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/10 16:10:17     82s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[10/10 16:10:17     82s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.017, REAL:0.017, MEM:2896.6M, EPOCH TIME: 1760127017.930627
[10/10 16:10:17     82s]       Routing using eGR only done.
[10/10 16:10:17     82s] Net route status summary:
[10/10 16:10:17     82s]   Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=7)
[10/10 16:10:17     82s]   Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
[10/10 16:10:17     82s] 
[10/10 16:10:17     82s] CCOPT: Done with clock implementation routing.
[10/10 16:10:17     82s] 
[10/10 16:10:17     82s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.7)
[10/10 16:10:17     82s]     Clock implementation routing done.
[10/10 16:10:17     82s]     PSR: n = 968 unplaced = 0 placed = 966 soft_fixed = 0 fixed = 2 covered = 0 unknown = 0
[10/10 16:10:17     82s]     CTS PSR unset = 968 soft_fixed = 0 fixed = 0 unknown = 0
[10/10 16:10:17     82s]     Leaving CCOpt scope - Initializing placement interface...
[10/10 16:10:17     82s] Memory usage before memory release/compaction is 2896.6
[10/10 16:10:17     82s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:10:17     82s] Memory usage at beginning of DPlace-Init is 2896.6M.
[10/10 16:10:17     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:2896.6M, EPOCH TIME: 1760127017.946176
[10/10 16:10:17     82s] Processing tracks to init pin-track alignment.
[10/10 16:10:17     82s] z: 2, totalTracks: 1
[10/10 16:10:17     82s] z: 4, totalTracks: 1
[10/10 16:10:17     82s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:10:17     82s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2896.6M, EPOCH TIME: 1760127017.972053
[10/10 16:10:17     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:17     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:17     82s] 
[10/10 16:10:17     82s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:10:17     82s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:17     82s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2896.6M, EPOCH TIME: 1760127017.982064
[10/10 16:10:17     82s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2896.6M, EPOCH TIME: 1760127017.982163
[10/10 16:10:17     82s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2896.6M, EPOCH TIME: 1760127017.982314
[10/10 16:10:17     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2896.6MB).
[10/10 16:10:17     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.037, MEM:2896.6M, EPOCH TIME: 1760127017.983105
[10/10 16:10:17     82s]     Legalizer reserving space for clock trees
[10/10 16:10:17     82s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:17     82s]     Calling post conditioning for eGRPC...
[10/10 16:10:17     82s]       eGRPC...
[10/10 16:10:17     82s]         eGRPC active optimizations:
[10/10 16:10:17     82s]          - Move Down
[10/10 16:10:17     82s]          - Downsizing before DRV sizing
[10/10 16:10:17     82s]          - DRV fixing with sizing
[10/10 16:10:17     82s]          - Move to fanout
[10/10 16:10:17     82s]          - Cloning
[10/10 16:10:17     82s]         
[10/10 16:10:17     82s]         Currently running CTS, using active skew data
[10/10 16:10:17     82s]         Loading clock net RC data...
[10/10 16:10:17     82s]         Preprocessing clock nets...
[10/10 16:10:17     82s]         Nets initialized for optimization: Seen: 7 Attempted: 7 Successful: 7 Unsuccessful: 0 Invalid: 0
[10/10 16:10:17     82s]         Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:17     82s]         Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:17     82s]         ProEngine running disconnected to DB
[10/10 16:10:17     82s]         Disconnecting...
[10/10 16:10:17     82s]         Disconnecting Clock Trees
[10/10 16:10:17     82s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:17     82s]         Reset bufferability constraints...
[10/10 16:10:17     82s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[10/10 16:10:17     82s]         Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[10/10 16:10:17     82s] End AAE Lib Interpolated Model. (MEM=2896.578125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:10:17     82s]         Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:17     82s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:17     82s]         Clock DAG hash eGRPC initial state: 7ac3491feb20ede9 d893134230b1cb2a 2fa1564f994dcadb d5b3335e8f4934f6 63a73fd198119016
[10/10 16:10:17     82s]         CTS services accumulated run-time stats eGRPC initial state:
[10/10 16:10:17     82s]           delay calculator: calls=4316, total_wall_time=0.511s, mean_wall_time=0.118ms
[10/10 16:10:17     82s]           legalizer: calls=533, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:17     82s]           steiner router: calls=4174, total_wall_time=0.241s, mean_wall_time=0.058ms
[10/10 16:10:17     82s]         Clock DAG stats eGRPC initial state:
[10/10 16:10:17     82s]           cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:17     82s]           sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:17     82s]           misc counts      : r=1, pp=0, mci=0
[10/10 16:10:17     82s]           cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:17     82s]           cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:17     82s]           sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:17     82s]           wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.630pF
[10/10 16:10:17     82s]           wire lengths     : top=0.000um, trunk=1294.485um, leaf=2407.385um, total=3701.870um
[10/10 16:10:17     82s]           hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
[10/10 16:10:17     82s]         Clock DAG net violations eGRPC initial state: none
[10/10 16:10:17     82s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[10/10 16:10:17     82s]           Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:17     82s]           Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.029ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:17     82s]           Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:17     82s]         Clock DAG library cell distribution eGRPC initial state {count}:
[10/10 16:10:17     82s]            Bufs: CLKBUFX8: 6 
[10/10 16:10:17     82s]         Primary reporting skew groups eGRPC initial state:
[10/10 16:10:17     82s]           skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.593, kur=0.599], skew [0.040 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.013) (gid=0.332 gs=0.039)
[10/10 16:10:17     82s]               min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:17     82s]               max path sink: u_resbuf_internal_buffer_reg[61]/CK
[10/10 16:10:18     82s]         Skew group summary eGRPC initial state:
[10/10 16:10:18     82s]           skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.593, kur=0.599], skew [0.040 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.013) (gid=0.332 gs=0.039)
[10/10 16:10:18     82s]         eGRPC Moving buffers...
[10/10 16:10:18     82s]           Clock DAG hash before 'eGRPC Moving buffers': 7ac3491feb20ede9 d893134230b1cb2a 2fa1564f994dcadb d5b3335e8f4934f6 63a73fd198119016
[10/10 16:10:18     82s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[10/10 16:10:18     82s]             delay calculator: calls=4316, total_wall_time=0.511s, mean_wall_time=0.118ms
[10/10 16:10:18     82s]             legalizer: calls=533, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:18     82s]             steiner router: calls=4174, total_wall_time=0.241s, mean_wall_time=0.058ms
[10/10 16:10:18     82s]           Modifying slew-target multiplier by 1
[10/10 16:10:18     82s]           Violation analysis...
[10/10 16:10:18     82s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:18     82s]           Restoring slew-target multiplier
[10/10 16:10:18     82s]           Clock DAG hash after 'eGRPC Moving buffers': 7ac3491feb20ede9 d893134230b1cb2a 2fa1564f994dcadb d5b3335e8f4934f6 63a73fd198119016
[10/10 16:10:18     82s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[10/10 16:10:18     82s]             delay calculator: calls=4316, total_wall_time=0.511s, mean_wall_time=0.118ms
[10/10 16:10:18     82s]             legalizer: calls=533, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:18     82s]             steiner router: calls=4174, total_wall_time=0.241s, mean_wall_time=0.058ms
[10/10 16:10:18     82s]           Clock DAG stats after 'eGRPC Moving buffers':
[10/10 16:10:18     82s]             cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:18     82s]             sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:18     82s]             misc counts      : r=1, pp=0, mci=0
[10/10 16:10:18     82s]             cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:18     82s]             cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:18     82s]             sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:18     82s]             wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.630pF
[10/10 16:10:18     82s]             wire lengths     : top=0.000um, trunk=1294.485um, leaf=2407.385um, total=3701.870um
[10/10 16:10:18     82s]             hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
[10/10 16:10:18     82s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[10/10 16:10:18     82s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[10/10 16:10:18     82s]             Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:18     82s]             Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.029ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:18     82s]             Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:18     82s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[10/10 16:10:18     82s]              Bufs: CLKBUFX8: 6 
[10/10 16:10:18     82s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[10/10 16:10:18     82s]             skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
[10/10 16:10:18     82s]                 min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:18     82s]                 max path sink: u_resbuf_internal_buffer_reg[61]/CK
[10/10 16:10:18     82s]           Skew group summary after 'eGRPC Moving buffers':
[10/10 16:10:18     82s]             skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
[10/10 16:10:18     82s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:18     82s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:18     82s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[10/10 16:10:18     82s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7ac3491feb20ede9 d893134230b1cb2a 2fa1564f994dcadb d5b3335e8f4934f6 63a73fd198119016
[10/10 16:10:18     82s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[10/10 16:10:18     82s]             delay calculator: calls=4316, total_wall_time=0.511s, mean_wall_time=0.118ms
[10/10 16:10:18     82s]             legalizer: calls=533, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:18     82s]             steiner router: calls=4174, total_wall_time=0.241s, mean_wall_time=0.058ms
[10/10 16:10:18     82s]           Modifying slew-target multiplier by  Leaf:0.9 Trunk:0.9 Top:0.9
[10/10 16:10:18     82s]           Artificially removing short and long paths...
[10/10 16:10:18     82s]             Clock DAG hash before 'Artificially removing short and long paths': 7ac3491feb20ede9 d893134230b1cb2a
[10/10 16:10:18     82s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[10/10 16:10:18     82s]               delay calculator: calls=4316, total_wall_time=0.511s, mean_wall_time=0.118ms
[10/10 16:10:18     82s]               legalizer: calls=533, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:18     82s]               steiner router: calls=4174, total_wall_time=0.241s, mean_wall_time=0.058ms
[10/10 16:10:18     82s]             For skew_group core_clock/func target band (0.305, 0.346)
[10/10 16:10:18     82s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:18     82s]           Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:18     82s]           Downsizing prefiltering...
[10/10 16:10:18     82s]           Downsizing prefiltering done.
[10/10 16:10:18     82s]           Prefiltering Summary : numPassedPreFiltering = 5, numSkippedDueToCloseToSlewTarget = 2, numSkippedDueToCloseToSkewTarget = 0
[10/10 16:10:18     82s]           Downsizing Pass 0...
[10/10 16:10:18     82s]           Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[10/10 16:10:18     82s]           Downsizing Pass 0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:18     82s]           Downsizing Pass Summary 0, attempted = 5, resized = 0, running total = 0
[10/10 16:10:18     82s]           DoDownSizing Summary : numSized = 0
[10/10 16:10:18     82s]           Restoring slew-target multiplier
[10/10 16:10:18     82s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7ac3491feb20ede9 d893134230b1cb2a 2fa1564f994dcadb d5b3335e8f4934f6 63a73fd198119016
[10/10 16:10:18     82s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[10/10 16:10:18     82s]             delay calculator: calls=4354, total_wall_time=0.518s, mean_wall_time=0.119ms
[10/10 16:10:18     82s]             legalizer: calls=535, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:18     82s]             steiner router: calls=4174, total_wall_time=0.241s, mean_wall_time=0.058ms
[10/10 16:10:18     82s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[10/10 16:10:18     82s]             cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:18     82s]             sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:18     82s]             misc counts      : r=1, pp=0, mci=0
[10/10 16:10:18     82s]             cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:18     82s]             cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:18     82s]             sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:18     82s]             wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.630pF
[10/10 16:10:18     82s]             wire lengths     : top=0.000um, trunk=1294.485um, leaf=2407.385um, total=3701.870um
[10/10 16:10:18     82s]             hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
[10/10 16:10:18     82s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[10/10 16:10:18     82s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[10/10 16:10:18     82s]             Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:18     82s]             Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.029ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:18     82s]             Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:18     82s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[10/10 16:10:18     82s]              Bufs: CLKBUFX8: 6 
[10/10 16:10:18     82s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[10/10 16:10:18     82s]             skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
[10/10 16:10:18     82s]                 min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:18     82s]                 max path sink: u_resbuf_internal_buffer_reg[61]/CK
[10/10 16:10:18     82s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[10/10 16:10:18     82s]             skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
[10/10 16:10:18     82s]           Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:18     82s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:18     82s]         eGRPC Fixing DRVs...
[10/10 16:10:18     82s]           Clock DAG hash before 'eGRPC Fixing DRVs': 7ac3491feb20ede9 d893134230b1cb2a 2fa1564f994dcadb d5b3335e8f4934f6 63a73fd198119016
[10/10 16:10:18     82s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[10/10 16:10:18     82s]             delay calculator: calls=4354, total_wall_time=0.518s, mean_wall_time=0.119ms
[10/10 16:10:18     82s]             legalizer: calls=535, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:18     82s]             steiner router: calls=4174, total_wall_time=0.241s, mean_wall_time=0.058ms
[10/10 16:10:18     82s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[10/10 16:10:18     82s]           CCOpt-eGRPC: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[10/10 16:10:18     82s]           
[10/10 16:10:18     82s]           Statistics: Fix DRVs (cell sizing):
[10/10 16:10:18     82s]           ===================================
[10/10 16:10:18     82s]           
[10/10 16:10:18     82s]           Cell changes by Net Type:
[10/10 16:10:18     82s]           
[10/10 16:10:18     82s]           -------------------------------------------------------------------------------------------------
[10/10 16:10:18     82s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[10/10 16:10:18     82s]           -------------------------------------------------------------------------------------------------
[10/10 16:10:18     82s]           top                0            0           0            0                    0                0
[10/10 16:10:18     82s]           trunk              0            0           0            0                    0                0
[10/10 16:10:18     82s]           leaf               0            0           0            0                    0                0
[10/10 16:10:18     82s]           -------------------------------------------------------------------------------------------------
[10/10 16:10:18     82s]           Total              0            0           0            0                    0                0
[10/10 16:10:18     82s]           -------------------------------------------------------------------------------------------------
[10/10 16:10:18     82s]           
[10/10 16:10:18     82s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[10/10 16:10:18     82s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[10/10 16:10:18     82s]           
[10/10 16:10:18     82s]           Clock DAG hash after 'eGRPC Fixing DRVs': 7ac3491feb20ede9 d893134230b1cb2a 2fa1564f994dcadb d5b3335e8f4934f6 63a73fd198119016
[10/10 16:10:18     82s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[10/10 16:10:18     82s]             delay calculator: calls=4354, total_wall_time=0.518s, mean_wall_time=0.119ms
[10/10 16:10:18     82s]             legalizer: calls=535, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:18     82s]             steiner router: calls=4174, total_wall_time=0.241s, mean_wall_time=0.058ms
[10/10 16:10:18     82s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[10/10 16:10:18     82s]             cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:18     82s]             sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:18     82s]             misc counts      : r=1, pp=0, mci=0
[10/10 16:10:18     82s]             cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:18     82s]             cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:18     82s]             sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:18     82s]             wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.630pF
[10/10 16:10:18     82s]             wire lengths     : top=0.000um, trunk=1294.485um, leaf=2407.385um, total=3701.870um
[10/10 16:10:18     82s]             hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
[10/10 16:10:18     82s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[10/10 16:10:18     82s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[10/10 16:10:18     82s]             Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:18     82s]             Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.029ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:18     82s]             Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:18     82s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[10/10 16:10:18     82s]              Bufs: CLKBUFX8: 6 
[10/10 16:10:18     82s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[10/10 16:10:18     82s]             skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
[10/10 16:10:18     82s]                 min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:18     82s]                 max path sink: u_resbuf_internal_buffer_reg[61]/CK
[10/10 16:10:18     82s]           Skew group summary after 'eGRPC Fixing DRVs':
[10/10 16:10:18     82s]             skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
[10/10 16:10:18     82s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:18     82s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:18     82s]         
[10/10 16:10:18     82s]         Slew Diagnostics: After DRV fixing
[10/10 16:10:18     82s]         ==================================
[10/10 16:10:18     82s]         
[10/10 16:10:18     82s]         Global Causes:
[10/10 16:10:18     82s]         
[10/10 16:10:18     82s]         -------------------------------------
[10/10 16:10:18     82s]         Cause
[10/10 16:10:18     82s]         -------------------------------------
[10/10 16:10:18     82s]         DRV fixing with buffering is disabled
[10/10 16:10:18     82s]         -------------------------------------
[10/10 16:10:18     82s]         
[10/10 16:10:18     82s]         Top 5 overslews:
[10/10 16:10:18     82s]         
[10/10 16:10:18     82s]         ---------------------------------
[10/10 16:10:18     82s]         Overslew    Causes    Driving Pin
[10/10 16:10:18     82s]         ---------------------------------
[10/10 16:10:18     82s]           (empty table)
[10/10 16:10:18     82s]         ---------------------------------
[10/10 16:10:18     82s]         
[10/10 16:10:18     82s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[10/10 16:10:18     82s]         
[10/10 16:10:18     82s]         -------------------
[10/10 16:10:18     82s]         Cause    Occurences
[10/10 16:10:18     82s]         -------------------
[10/10 16:10:18     82s]           (empty table)
[10/10 16:10:18     82s]         -------------------
[10/10 16:10:18     82s]         
[10/10 16:10:18     82s]         Violation diagnostics counts from the 0 nodes that have violations:
[10/10 16:10:18     82s]         
[10/10 16:10:18     82s]         -------------------
[10/10 16:10:18     82s]         Cause    Occurences
[10/10 16:10:18     82s]         -------------------
[10/10 16:10:18     82s]           (empty table)
[10/10 16:10:18     82s]         -------------------
[10/10 16:10:18     82s]         
[10/10 16:10:18     82s]         Reconnecting optimized routes...
[10/10 16:10:18     82s]         Reset timing graph...
[10/10 16:10:18     82s] Ignoring AAE DB Resetting ...
[10/10 16:10:18     82s]         Reset timing graph done.
[10/10 16:10:18     82s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:18     82s]         Violation analysis...
[10/10 16:10:18     82s] End AAE Lib Interpolated Model. (MEM=2897.554688 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:10:18     82s]         Clock instances to consider for cloning: 0
[10/10 16:10:18     82s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:18     82s]         Reset timing graph...
[10/10 16:10:18     82s] Ignoring AAE DB Resetting ...
[10/10 16:10:18     82s]         Reset timing graph done.
[10/10 16:10:18     82s]         Set dirty flag on 0 instances, 0 nets
[10/10 16:10:18     82s]         Clock DAG hash before routing clock trees: 41b04cde15795512 389f3606ddb46ec5 2fa1564f994dcadb 2fb252ca8c142f71 f652fbf09111623
[10/10 16:10:18     82s]         CTS services accumulated run-time stats before routing clock trees:
[10/10 16:10:18     82s]           delay calculator: calls=4361, total_wall_time=0.519s, mean_wall_time=0.119ms
[10/10 16:10:18     82s]           legalizer: calls=535, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:18     82s]           steiner router: calls=4174, total_wall_time=0.241s, mean_wall_time=0.058ms
[10/10 16:10:18     82s]         Clock DAG stats before routing clock trees:
[10/10 16:10:18     82s]           cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:18     82s]           sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:18     82s]           misc counts      : r=1, pp=0, mci=0
[10/10 16:10:18     82s]           cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:18     82s]           cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:18     82s]           sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:18     82s]           wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.630pF
[10/10 16:10:18     82s]           wire lengths     : top=0.000um, trunk=1294.485um, leaf=2407.385um, total=3701.870um
[10/10 16:10:18     82s]           hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
[10/10 16:10:18     82s]         Clock DAG net violations before routing clock trees: none
[10/10 16:10:18     82s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[10/10 16:10:18     82s]           Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:18     82s]           Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.029ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:18     82s]           Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:18     82s]         Clock DAG library cell distribution before routing clock trees {count}:
[10/10 16:10:18     82s]            Bufs: CLKBUFX8: 6 
[10/10 16:10:18     82s]         Primary reporting skew groups before routing clock trees:
[10/10 16:10:18     82s]           skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.593, kur=0.599], skew [0.040 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.013) (gid=0.332 gs=0.039)
[10/10 16:10:18     82s]               min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:18     82s]               max path sink: u_resbuf_internal_buffer_reg[62]/CK
[10/10 16:10:18     82s]         Skew group summary before routing clock trees:
[10/10 16:10:18     82s]           skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.593, kur=0.599], skew [0.040 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.013) (gid=0.332 gs=0.039)
[10/10 16:10:18     82s]         Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:18     82s]       eGRPC done.
[10/10 16:10:18     82s]     Calling post conditioning for eGRPC done.
[10/10 16:10:18     82s]   eGR Post Conditioning done.
[10/10 16:10:18     82s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[10/10 16:10:18     82s]   Leaving CCOpt scope - Cleaning up placement interface...
[10/10 16:10:18     82s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2897.9M, EPOCH TIME: 1760127018.056736
[10/10 16:10:18     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:404).
[10/10 16:10:18     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:18     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:18     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:18     82s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2896.8M, EPOCH TIME: 1760127018.060927
[10/10 16:10:18     82s] Memory usage before memory release/compaction is 2896.8
[10/10 16:10:18     82s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:10:18     82s] Memory usage at end of DPlace-Cleanup is 2896.8M.
[10/10 16:10:18     82s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:18     82s]   Leaving CCOpt scope - ClockRefiner...
[10/10 16:10:18     82s]   Assigned high priority to 6 instances.
[10/10 16:10:18     82s]   Soft fixed 8 clock instances and 0 clock sinks.
[10/10 16:10:18     82s]   Performing Single Pass Refine Place.
[10/10 16:10:18     82s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[10/10 16:10:18     82s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2896.8M, EPOCH TIME: 1760127018.075493
[10/10 16:10:18     82s] Memory usage before memory release/compaction is 2896.8
[10/10 16:10:18     82s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:10:18     82s] Memory usage at beginning of DPlace-Init is 2896.8M.
[10/10 16:10:18     82s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2896.8M, EPOCH TIME: 1760127018.075670
[10/10 16:10:18     82s] Processing tracks to init pin-track alignment.
[10/10 16:10:18     82s] z: 2, totalTracks: 1
[10/10 16:10:18     82s] z: 4, totalTracks: 1
[10/10 16:10:18     82s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:10:18     82s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2896.8M, EPOCH TIME: 1760127018.102335
[10/10 16:10:18     82s] Info: 6 insts are soft-fixed.
[10/10 16:10:18     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:18     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:18     82s] 
[10/10 16:10:18     82s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:10:18     82s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:18     82s] # Starting Bad Lib Cell Checking (CMU) 
[10/10 16:10:18     82s] OPERPROF:       Starting CMU at level 4, MEM:2896.8M, EPOCH TIME: 1760127018.111863
[10/10 16:10:18     82s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2896.8M, EPOCH TIME: 1760127018.112749
[10/10 16:10:18     82s] 
[10/10 16:10:18     82s] Bad Lib Cell Checking (CMU) is done! (0)
[10/10 16:10:18     82s] Info: 6 insts are soft-fixed.
[10/10 16:10:18     82s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.012, REAL:0.012, MEM:2896.8M, EPOCH TIME: 1760127018.114069
[10/10 16:10:18     82s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2896.8M, EPOCH TIME: 1760127018.114121
[10/10 16:10:18     82s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2896.8M, EPOCH TIME: 1760127018.114278
[10/10 16:10:18     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2896.8MB).
[10/10 16:10:18     82s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.039, REAL:0.039, MEM:2896.8M, EPOCH TIME: 1760127018.115057
[10/10 16:10:18     82s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.039, REAL:0.040, MEM:2896.8M, EPOCH TIME: 1760127018.115413
[10/10 16:10:18     82s] TDRefine: refinePlace mode is spiral
[10/10 16:10:18     82s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.wDX0Sw6sXZ.5
[10/10 16:10:18     82s] OPERPROF: Starting Refine-Place at level 1, MEM:2896.8M, EPOCH TIME: 1760127018.115804
[10/10 16:10:18     82s] *** Starting place_detail (0:01:24 mem=2896.8M) ***
[10/10 16:10:18     82s] 
[10/10 16:10:18     82s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:10:18     82s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:18     82s] Total net bbox length = 1.078e+05 (3.934e+04 6.849e+04) (ext = 2.669e+04)
[10/10 16:10:18     82s] Info: 6 insts are soft-fixed.
[10/10 16:10:18     82s] Move report: Pre Soft Fixed moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/10 16:10:18     82s] 
[10/10 16:10:18     82s]  === Spiral for Logical I: (movable: 6) ===
[10/10 16:10:18     82s] 
[10/10 16:10:18     82s] FGC Caching: map cells: 0 total: 0  non_cacheable: 0
[10/10 16:10:18     82s] Move report: Soft Fixed moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/10 16:10:18     82s] [CPU] RefinePlace/Soft Fixed (cpu=0:00:00.0, real=0:00:00.0, mem=2896.9MB) @(0:01:24 - 0:01:24).
[10/10 16:10:18     82s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/10 16:10:18     82s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2896.9M, EPOCH TIME: 1760127018.120181
[10/10 16:10:18     82s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2896.9M, EPOCH TIME: 1760127018.120664
[10/10 16:10:18     82s] Set min layer with design mode ( 1 )
[10/10 16:10:18     82s] Set max layer with design mode ( 5 )
[10/10 16:10:18     82s] Set min layer with design mode ( 1 )
[10/10 16:10:18     82s] Set max layer with design mode ( 5 )
[10/10 16:10:18     82s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2896.9M, EPOCH TIME: 1760127018.128027
[10/10 16:10:18     82s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2896.9M, EPOCH TIME: 1760127018.128224
[10/10 16:10:18     82s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2896.9M, EPOCH TIME: 1760127018.128293
[10/10 16:10:18     82s] Starting refinePlace ...
[10/10 16:10:18     82s] Set min layer with design mode ( 1 )
[10/10 16:10:18     82s] Set max layer with design mode ( 5 )
[10/10 16:10:18     82s] One DDP V2 for no tweak run.
[10/10 16:10:18     82s] Set min layer with design mode ( 1 )
[10/10 16:10:18     82s] Set max layer with design mode ( 5 )
[10/10 16:10:18     82s] DDP initSite1 nrRow 300 nrJob 300
[10/10 16:10:18     82s] DDP markSite nrRow 300 nrJob 300
[10/10 16:10:18     82s] OPERPROF:     Starting markDefaultPDBlockedByOtherPDs at level 3, MEM:2896.9M, EPOCH TIME: 1760127018.148506
[10/10 16:10:18     82s] OPERPROF:     Finished markDefaultPDBlockedByOtherPDs at level 3, CPU:0.000, REAL:0.000, MEM:2896.9M, EPOCH TIME: 1760127018.148608
[10/10 16:10:18     82s] ** Cut row section cpu time 0:00:00.0.
[10/10 16:10:18     82s]  ** Cut row section real time 0:00:00.0.
[10/10 16:10:18     82s]    Spread Effort: high, standalone mode, useDDP on.
[10/10 16:10:18     82s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2897.8MB) @(0:01:24 - 0:01:24).
[10/10 16:10:18     82s] Move report: preRPlace moved 2 insts, mean move: 2.53 um, max move: 3.22 um 
[10/10 16:10:18     82s] 	Max move on inst (g13374__8428): (620.54, 684.02) --> (623.76, 684.02)
[10/10 16:10:18     82s] 	Length: 17 sites, height: 1 rows, site name: CoreSite, cell type: ADDFX1
[10/10 16:10:18     82s] 	Violation at original loc: Placement Blockage Violation
[10/10 16:10:18     82s] wireLenOptFixPriorityInst 86 inst fixed
[10/10 16:10:18     82s] 
[10/10 16:10:18     82s]  === Spiral for Logical I: (movable: 960) ===
[10/10 16:10:18     82s] 
[10/10 16:10:18     82s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[10/10 16:10:18     82s] 
[10/10 16:10:18     82s]  Info: 0 filler has been deleted!
[10/10 16:10:18     82s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/10 16:10:18     82s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:10:18     82s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:10:18     82s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2896.9MB) @(0:01:24 - 0:01:24).
[10/10 16:10:18     82s] Move report: Detail placement moved 2 insts, mean move: 2.53 um, max move: 3.22 um 
[10/10 16:10:18     82s] 	Max move on inst (g13374__8428): (620.54, 684.02) --> (623.76, 684.02)
[10/10 16:10:18     82s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2897.2MB
[10/10 16:10:18     82s] Statistics of distance of Instance movement in refine placement:
[10/10 16:10:18     82s]   maximum (X+Y) =         3.22 um
[10/10 16:10:18     82s]   inst (g13374__8428) with max move: (620.54, 684.02) -> (623.76, 684.02)
[10/10 16:10:18     82s]   mean    (X+Y) =         2.53 um
[10/10 16:10:18     82s] 	Violation at original loc: Placement Blockage Violation
[10/10 16:10:18     82s] Total instances moved : 2
[10/10 16:10:18     82s] Summary Report:
[10/10 16:10:18     82s] Instances moved: 2 (out of 966 movable)
[10/10 16:10:18     82s] Instances flipped: 0
[10/10 16:10:18     82s] Mean displacement: 2.53 um
[10/10 16:10:18     82s] Max displacement: 3.22 um (Instance: g13374__8428) (620.54, 684.02) -> (623.76, 684.02)
[10/10 16:10:18     82s] 	Length: 17 sites, height: 1 rows, site name: CoreSite, cell type: ADDFX1
[10/10 16:10:18     82s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[10/10 16:10:18     82s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.101, REAL:0.102, MEM:2897.2M, EPOCH TIME: 1760127018.230458
[10/10 16:10:18     82s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2897.2MB) @(0:01:24 - 0:01:24).
[10/10 16:10:18     82s] Total net bbox length = 1.078e+05 (3.935e+04 6.849e+04) (ext = 2.669e+04)
[10/10 16:10:18     82s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2897.2MB
[10/10 16:10:18     82s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.wDX0Sw6sXZ.5
[10/10 16:10:18     82s] *** Finished place_detail (0:01:24 mem=2897.2M) ***
[10/10 16:10:18     82s] OPERPROF: Finished Refine-Place at level 1, CPU:0.113, REAL:0.116, MEM:2897.2M, EPOCH TIME: 1760127018.231520
[10/10 16:10:18     82s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2897.2M, EPOCH TIME: 1760127018.231615
[10/10 16:10:18     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1370).
[10/10 16:10:18     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:18     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:18     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:18     82s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2896.0M, EPOCH TIME: 1760127018.235680
[10/10 16:10:18     82s] Memory usage before memory release/compaction is 2896.0
[10/10 16:10:18     82s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:10:18     82s] Memory usage at end of DPlace-Cleanup is 2896.0M.
[10/10 16:10:18     82s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 6).
[10/10 16:10:18     82s]   ClockRefiner summary
[10/10 16:10:18     82s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 94).
[10/10 16:10:18     82s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 88).
[10/10 16:10:18     82s]   Revert refine place priority changes on 0 instances.
[10/10 16:10:18     82s]   Restoring place_status_cts on 6 clock instances.
[10/10 16:10:18     82s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/10 16:10:18     82s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.8 real=0:00:01.0)
[10/10 16:10:18     82s]   CCOpt::Phase::Routing...
[10/10 16:10:18     82s]   Clock implementation routing...
[10/10 16:10:18     82s]     Leaving CCOpt scope - Routing Tools...
[10/10 16:10:18     82s] Net route status summary:
[10/10 16:10:18     82s]   Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[10/10 16:10:18     82s]   Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
[10/10 16:10:18     82s]     Routing using eGR in eGR->NR Step...
[10/10 16:10:18     82s]       Early Global Route - eGR->Nr High Frequency step...
[10/10 16:10:18     82s] (ccopt eGR): There are 7 nets to be routed. 0 nets have skip routing designation.
[10/10 16:10:18     82s] (ccopt eGR): There are 7 nets for routing of which 7 have one or more fixed wires.
[10/10 16:10:18     82s] (I)      Running eGR clock mode
[10/10 16:10:18     82s] Running assign ptn pin
[10/10 16:10:18     82s] (ccopt eGR): Start to route 7 all nets
[10/10 16:10:18     82s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/10 16:10:18     82s] Type 'man IMPPTN-1250' for more detail.
[10/10 16:10:18     82s] Running config msv constraints
[10/10 16:10:18     82s] Running pre-eGR process
[10/10 16:10:18     82s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/10 16:10:18     82s] Type 'man IMPPTN-1250' for more detail.
[10/10 16:10:18     82s] [PSP]    Started Early Global Route ( Curr Mem: 2.70 MB )
[10/10 16:10:18     82s] (I)      Initializing eGR engine (clock)
[10/10 16:10:18     82s] Set min layer with design mode ( 1 )
[10/10 16:10:18     82s] Set max layer with design mode ( 5 )
[10/10 16:10:18     82s] (I)      clean place blk overflow:
[10/10 16:10:18     82s] (I)      H : enabled 1.00 0
[10/10 16:10:18     82s] (I)      V : enabled 1.00 0
[10/10 16:10:18     82s] (I)      Initializing eGR engine (clock)
[10/10 16:10:18     82s] Set min layer with design mode ( 1 )
[10/10 16:10:18     82s] Set max layer with design mode ( 5 )
[10/10 16:10:18     82s] (I)      clean place blk overflow:
[10/10 16:10:18     82s] (I)      H : enabled 1.00 0
[10/10 16:10:18     82s] (I)      V : enabled 1.00 0
[10/10 16:10:18     82s] (I)      Running eGR Cong Clean flow
[10/10 16:10:18     82s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2.70 MB )
[10/10 16:10:18     82s] (I)      # wire layers (front) : 6
[10/10 16:10:18     82s] (I)      # wire layers (back)  : 0
[10/10 16:10:18     82s] (I)      min wire layer : 1
[10/10 16:10:18     82s] (I)      max wire layer : 5
[10/10 16:10:18     82s] (I)      # cut layers (front) : 5
[10/10 16:10:18     82s] (I)      # cut layers (back)  : 0
[10/10 16:10:18     82s] (I)      min cut layer : 1
[10/10 16:10:18     82s] (I)      max cut layer : 4
[10/10 16:10:18     82s] (I)      ================================ Layers ================================
[10/10 16:10:18     82s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:18     82s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:10:18     82s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:18     82s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:10:18     82s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:10:18     82s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:10:18     82s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:10:18     82s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:10:18     82s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:10:18     82s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:10:18     82s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:10:18     82s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:10:18     82s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:10:18     82s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:10:18     82s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:18     82s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:10:18     82s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:10:18     82s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:18     82s] (I)      Started Import and model ( Curr Mem: 2.70 MB )
[10/10 16:10:18     82s] (I)      == Non-default Options ==
[10/10 16:10:18     82s] (I)      Clean congestion better                            : true
[10/10 16:10:18     82s] (I)      Estimate vias on DPT layer                         : true
[10/10 16:10:18     82s] (I)      Rerouting rounds                                   : 10
[10/10 16:10:18     82s] (I)      Clean congestion layer assignment rounds           : 3
[10/10 16:10:18     82s] (I)      Layer constraints as soft constraints              : true
[10/10 16:10:18     82s] (I)      Soft top layer                                     : true
[10/10 16:10:18     82s] (I)      Skip prospective layer relax nets                  : true
[10/10 16:10:18     82s] (I)      Better NDR handling                                : true
[10/10 16:10:18     82s] (I)      Improved NDR modeling in LA                        : true
[10/10 16:10:18     82s] (I)      Routing cost fix for NDR handling                  : true
[10/10 16:10:18     82s] (I)      Block tracks for preroutes                         : true
[10/10 16:10:18     82s] (I)      Assign IRoute by net group key                     : true
[10/10 16:10:18     82s] (I)      Block unroutable channels 3D                       : true
[10/10 16:10:18     82s] (I)      Bound layer relaxed segment wl                     : true
[10/10 16:10:18     82s] (I)      Blocked pin reach length threshold                 : 2
[10/10 16:10:18     82s] (I)      Check blockage within NDR space in TA              : true
[10/10 16:10:18     82s] (I)      Skip must join for term with via pillar            : true
[10/10 16:10:18     82s] (I)      Model find APA for IO pin                          : true
[10/10 16:10:18     82s] (I)      On pin location for off pin term                   : true
[10/10 16:10:18     82s] (I)      Handle EOL spacing                                 : true
[10/10 16:10:18     82s] (I)      Merge PG vias by gap                               : true
[10/10 16:10:18     82s] (I)      Maximum routing layer                              : 5
[10/10 16:10:18     82s] (I)      Minimum routing layer                              : 1
[10/10 16:10:18     82s] (I)      Top routing layer                                  : 5
[10/10 16:10:18     82s] (I)      Bottom routing layer                               : 1
[10/10 16:10:18     82s] (I)      Ignore routing layer                               : true
[10/10 16:10:18     82s] (I)      Route selected nets only                           : true
[10/10 16:10:18     82s] (I)      Refine MST                                         : true
[10/10 16:10:18     82s] (I)      Honor PRL                                          : true
[10/10 16:10:18     82s] (I)      Strong congestion aware                            : true
[10/10 16:10:18     82s] (I)      Improved initial location for IRoutes              : true
[10/10 16:10:18     82s] (I)      Multi panel TA                                     : true
[10/10 16:10:18     82s] (I)      Penalize wire overlap                              : true
[10/10 16:10:18     82s] (I)      Expand small instance blockage                     : true
[10/10 16:10:18     82s] (I)      Reduce via in TA                                   : true
[10/10 16:10:18     82s] (I)      SS-aware routing                                   : true
[10/10 16:10:18     82s] (I)      Improve tree edge sharing                          : true
[10/10 16:10:18     82s] (I)      Improve 2D via estimation                          : true
[10/10 16:10:18     82s] (I)      Refine Steiner tree                                : true
[10/10 16:10:18     82s] (I)      Build spine tree                                   : true
[10/10 16:10:18     82s] (I)      Model pass through capacity                        : true
[10/10 16:10:18     82s] (I)      Extend blockages by a half GCell                   : true
[10/10 16:10:18     82s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[10/10 16:10:18     82s] (I)      Consider pin shapes                                : true
[10/10 16:10:18     82s] (I)      Consider pin shapes for all nodes                  : true
[10/10 16:10:18     82s] (I)      Consider NR APA                                    : true
[10/10 16:10:18     82s] (I)      Consider IO pin shape                              : true
[10/10 16:10:18     82s] (I)      Fix pin connection bug                             : true
[10/10 16:10:18     82s] (I)      Consider layer RC for local wires                  : true
[10/10 16:10:18     82s] (I)      Honor layer constraint                             : true
[10/10 16:10:18     82s] (I)      Route to clock mesh pin                            : true
[10/10 16:10:18     82s] (I)      LA-aware pin escape length                         : 2
[10/10 16:10:18     82s] (I)      Connect multiple ports                             : true
[10/10 16:10:18     82s] (I)      Split for must join                                : true
[10/10 16:10:18     82s] (I)      Number of threads                                  : 1
[10/10 16:10:18     82s] (I)      Routing effort level                               : 10000
[10/10 16:10:18     82s] (I)      Prefer layer length threshold                      : 8
[10/10 16:10:18     82s] (I)      Overflow penalty cost                              : 10
[10/10 16:10:18     82s] (I)      A-star cost                                        : 0.300000
[10/10 16:10:18     82s] (I)      Misalignment cost                                  : 10.000000
[10/10 16:10:18     82s] (I)      Threshold for short IRoute                         : 6
[10/10 16:10:18     82s] (I)      Via cost during post routing                       : 1.000000
[10/10 16:10:18     82s] (I)      Layer congestion ratios                            : { { 1.0 } }
[10/10 16:10:18     82s] (I)      Source-to-sink ratio                               : 0.300000
[10/10 16:10:18     82s] (I)      Scenic ratio bound                                 : 3.000000
[10/10 16:10:18     82s] (I)      Segment layer relax scenic ratio                   : 1.250000
[10/10 16:10:18     82s] (I)      Net layer relax scenic ratio                       : 1.250000
[10/10 16:10:18     82s] (I)      Layer demotion scenic scale                        : 1.000000
[10/10 16:10:18     82s] (I)      Source-sink aware LA ratio                         : 0.500000
[10/10 16:10:18     82s] (I)      PG-aware similar topology routing                  : true
[10/10 16:10:18     82s] (I)      Maze routing via cost fix                          : true
[10/10 16:10:18     82s] (I)      Apply PRL on PG terms                              : true
[10/10 16:10:18     82s] (I)      Apply PRL on obs objects                           : true
[10/10 16:10:18     82s] (I)      Handle range-type spacing rules                    : true
[10/10 16:10:18     82s] (I)      PG gap threshold multiplier                        : 10.000000
[10/10 16:10:18     82s] (I)      Parallel spacing query fix                         : true
[10/10 16:10:18     82s] (I)      Force source to root IR                            : true
[10/10 16:10:18     82s] (I)      Layer Weights                                      : L2:4 L3:2.5
[10/10 16:10:18     82s] (I)      Multi-pass Schedule                                : {{} {} {}}
[10/10 16:10:18     82s] (I)      Route tie net to shape                             : auto
[10/10 16:10:18     82s] (I)      Do not relax to DPT layer                          : true
[10/10 16:10:18     82s] (I)      No DPT in post routing                             : true
[10/10 16:10:18     82s] (I)      Modeling PG via merging fix                        : true
[10/10 16:10:18     82s] (I)      Shield aware TA                                    : true
[10/10 16:10:18     82s] (I)      Strong shield aware TA                             : true
[10/10 16:10:18     82s] (I)      Overflow calculation fix in LA                     : true
[10/10 16:10:18     82s] (I)      Post routing fix                                   : true
[10/10 16:10:18     82s] (I)      Strong post routing                                : true
[10/10 16:10:18     82s] (I)      Violation on path threshold                        : 1
[10/10 16:10:18     82s] (I)      Pass through capacity modeling                     : true
[10/10 16:10:18     82s] (I)      Read layer and via RC                              : true
[10/10 16:10:18     82s] (I)      Select the non-relaxed segments in post routing stage : true
[10/10 16:10:18     82s] (I)      Select term pin box for io pin                     : true
[10/10 16:10:18     82s] (I)      Penalize NDR sharing                               : true
[10/10 16:10:18     82s] (I)      Enable special modeling                            : false
[10/10 16:10:18     82s] (I)      Keep fixed segments                                : true
[10/10 16:10:18     82s] (I)      Increase net scenic ratio                          : true
[10/10 16:10:18     82s] (I)      Method to set GCell size                           : row
[10/10 16:10:18     82s] (I)      Connect multiple ports and must join fix           : true
[10/10 16:10:18     82s] (I)      Avoid high resistance layers                       : true
[10/10 16:10:18     82s] (I)      Segment length threshold                           : 1
[10/10 16:10:18     82s] (I)      Model find APA for IO pin fix                      : true
[10/10 16:10:18     82s] (I)      Avoid connecting non-metal layers                  : true
[10/10 16:10:18     82s] (I)      Use track pitch for NDR                            : true
[10/10 16:10:18     82s] (I)      Decide max and min layer to relax with layer difference : true
[10/10 16:10:18     82s] (I)      Handle non-default track width                     : false
[10/10 16:10:18     82s] (I)      Tie hi/lo max distance                             : 41.400000
[10/10 16:10:18     82s] (I)      Extra cost calculation fix in LA                   : false
[10/10 16:10:18     82s] (I)      early global router routing mode                   : clock
[10/10 16:10:18     82s] (I)      Legalize routing after 1g                          : false
[10/10 16:10:18     82s] (I)      Improve layer adherence during layer relax         : true
[10/10 16:10:18     82s] (I)      Counted 12915 PG shapes. eGR will not process PG shapes layer by layer.
[10/10 16:10:18     82s] (I)      Removed 1 out of boundary tracks from layer 3
[10/10 16:10:18     82s] (I)      ============== Pin Summary ==============
[10/10 16:10:18     82s] (I)      +-------+--------+---------+------------+
[10/10 16:10:18     82s] (I)      | Layer | # pins | % total |      Group |
[10/10 16:10:18     82s] (I)      +-------+--------+---------+------------+
[10/10 16:10:18     82s] (I)      |     1 |   3180 |  100.00 |        Pin |
[10/10 16:10:18     82s] (I)      |     2 |      0 |    0.00 | Pin access |
[10/10 16:10:18     82s] (I)      |     3 |      0 |    0.00 | Pin access |
[10/10 16:10:18     82s] (I)      |     4 |      0 |    0.00 |      Other |
[10/10 16:10:18     82s] (I)      |     5 |      0 |    0.00 |      Other |
[10/10 16:10:18     82s] (I)      +-------+--------+---------+------------+
[10/10 16:10:18     82s] (I)      Custom ignore net properties:
[10/10 16:10:18     82s] (I)      1 : NotLegal
[10/10 16:10:18     82s] (I)      2 : NotSelected
[10/10 16:10:18     82s] (I)      Default ignore net properties:
[10/10 16:10:18     82s] (I)      1 : Special
[10/10 16:10:18     82s] (I)      2 : Analog
[10/10 16:10:18     82s] (I)      3 : Fixed
[10/10 16:10:18     82s] (I)      4 : Skipped
[10/10 16:10:18     82s] (I)      5 : MixedSignal
[10/10 16:10:18     82s] (I)      Prerouted net properties:
[10/10 16:10:18     82s] (I)      1 : NotLegal
[10/10 16:10:18     82s] (I)      2 : Special
[10/10 16:10:18     82s] (I)      3 : Analog
[10/10 16:10:18     82s] (I)      4 : Fixed
[10/10 16:10:18     82s] (I)      5 : Skipped
[10/10 16:10:18     82s] (I)      6 : MixedSignal
[10/10 16:10:18     82s] [NR-eGR] Early global route reroute 7 out of 1100 routable nets
[10/10 16:10:18     82s] (I)      Use row-based GCell size
[10/10 16:10:18     82s] (I)      Use row-based GCell align
[10/10 16:10:18     82s] (I)      layer 0 area = 83000
[10/10 16:10:18     82s] (I)      layer 1 area = 67600
[10/10 16:10:18     82s] (I)      layer 2 area = 240000
[10/10 16:10:18     82s] (I)      layer 3 area = 240000
[10/10 16:10:18     82s] (I)      layer 4 area = 4000000
[10/10 16:10:18     82s] (I)      GCell unit size   : 4140
[10/10 16:10:18     82s] (I)      GCell multiplier  : 1
[10/10 16:10:18     82s] (I)      GCell row height  : 4140
[10/10 16:10:18     82s] (I)      Actual row height : 4140
[10/10 16:10:18     82s] (I)      GCell align ref   : 29900 29900
[10/10 16:10:18     82s] [NR-eGR] Track table information for default rule: 
[10/10 16:10:18     82s] [NR-eGR] met1 has single uniform track structure
[10/10 16:10:18     82s] [NR-eGR] met2 has single uniform track structure
[10/10 16:10:18     82s] [NR-eGR] met3 has single uniform track structure
[10/10 16:10:18     82s] [NR-eGR] met4 has single uniform track structure
[10/10 16:10:18     82s] [NR-eGR] met5 has single uniform track structure
[10/10 16:10:18     82s] (I)      =============== Default via ===============
[10/10 16:10:18     82s] (I)      +---+------------------+------------------+
[10/10 16:10:18     82s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[10/10 16:10:18     82s] (I)      +---+------------------+------------------+
[10/10 16:10:18     82s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[10/10 16:10:18     82s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[10/10 16:10:18     82s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[10/10 16:10:18     82s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[10/10 16:10:18     82s] (I)      +---+------------------+------------------+
[10/10 16:10:18     82s] (I)      Design has 4 placement macros with 4 shapes. 
[10/10 16:10:18     82s] [NR-eGR] Read 11634 PG shapes
[10/10 16:10:18     82s] [NR-eGR] Read 0 clock shapes
[10/10 16:10:18     82s] [NR-eGR] Read 0 other shapes
[10/10 16:10:18     82s] [NR-eGR] #Routing Blockages  : 8
[10/10 16:10:18     82s] [NR-eGR] #Bump Blockages     : 0
[10/10 16:10:18     82s] [NR-eGR] #Instance Blockages : 16696
[10/10 16:10:18     82s] [NR-eGR] #PG Blockages       : 11634
[10/10 16:10:18     82s] [NR-eGR] #Halo Blockages     : 0
[10/10 16:10:18     82s] [NR-eGR] #Boundary Blockages : 0
[10/10 16:10:18     82s] [NR-eGR] #Clock Blockages    : 0
[10/10 16:10:18     82s] [NR-eGR] #Other Blockages    : 0
[10/10 16:10:18     82s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/10 16:10:18     82s] [NR-eGR] #prerouted nets         : 0
[10/10 16:10:18     82s] [NR-eGR] #prerouted special nets : 0
[10/10 16:10:18     82s] [NR-eGR] #prerouted wires        : 0
[10/10 16:10:18     82s] (I)        Front-side 1100 ( ignored 1093 )
[10/10 16:10:18     82s] (I)        Back-side  0 ( ignored 0 )
[10/10 16:10:18     82s] (I)        Both-side  0 ( ignored 0 )
[10/10 16:10:18     82s] [NR-eGR] Read 1100 nets ( ignored 1093 )
[10/10 16:10:18     82s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[10/10 16:10:18     82s] [NR-eGR] #via pillars        : 0
[10/10 16:10:18     82s] [NR-eGR] #must join all port : 0
[10/10 16:10:18     82s] [NR-eGR] #multiple ports     : 0
[10/10 16:10:18     82s] [NR-eGR] #has must join      : 0
[10/10 16:10:18     82s] (I)      handle routing halo
[10/10 16:10:18     82s] (I)      Reading macro buffers
[10/10 16:10:18     82s] (I)      Number of macro buffers: 0
[10/10 16:10:18     82s] (I)      default corner id = 0
[10/10 16:10:18     82s] (I)      ========== RC Report:  ===========
[10/10 16:10:18     82s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[10/10 16:10:18     82s] (I)      ----------------------------------
[10/10 16:10:18     82s] (I)        met1         0.893        0.177 
[10/10 16:10:18     82s] (I)        met2         0.893        0.182 
[10/10 16:10:18     82s] (I)        met3         0.157        0.297 
[10/10 16:10:18     82s] (I)        met4         0.157        0.264 
[10/10 16:10:18     82s] (I)        met5         0.018        0.294 
[10/10 16:10:18     82s] (I)      ========== RC Report:  ===========
[10/10 16:10:18     82s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[10/10 16:10:18     82s] (I)      ----------------------------------
[10/10 16:10:18     82s] (I)        met1         0.893        0.244 
[10/10 16:10:18     82s] (I)        met2         0.893        0.245 
[10/10 16:10:18     82s] (I)        met3         0.157        0.356 
[10/10 16:10:18     82s] (I)        met4         0.157        0.327 
[10/10 16:10:18     82s] (I)        met5         0.018        0.309 
[10/10 16:10:18     82s] [NR-eGR] Handle net priority by net group ordering
[10/10 16:10:18     82s] (I)      original grid = 248 x 315
[10/10 16:10:18     82s] (I)      merged grid = 248 x 315
[10/10 16:10:18     82s] (I)      Read Num Blocks=39950  Num Prerouted Wires=0  Num CS=0
[10/10 16:10:18     82s] (I)      Layer 0 (H) : #blockages 23571 : #preroutes 0
[10/10 16:10:18     82s] (I)      Layer 1 (V) : #blockages 6042 : #preroutes 0
[10/10 16:10:18     82s] (I)      Layer 2 (H) : #blockages 6208 : #preroutes 0
[10/10 16:10:18     82s] (I)      Layer 3 (V) : #blockages 3044 : #preroutes 0
[10/10 16:10:18     82s] (I)      Layer 4 (H) : #blockages 1085 : #preroutes 0
[10/10 16:10:18     82s] (I)      Moved 5 terms for better access 
[10/10 16:10:18     82s] (I)      Number of ignored nets                =   1093
[10/10 16:10:18     82s] (I)      Number of connected nets              =      0
[10/10 16:10:18     82s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/10 16:10:18     82s] (I)      Number of clock nets                  =      7.  Ignored: No
[10/10 16:10:18     82s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/10 16:10:18     82s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/10 16:10:18     82s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/10 16:10:18     82s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/10 16:10:18     82s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/10 16:10:18     82s] [NR-eGR] There are 7 clock nets ( 7 with NDR ).
[10/10 16:10:18     82s] (I)      Ndr track 0 does not exist
[10/10 16:10:18     82s] (I)      ---------------------Grid Graph Info--------------------
[10/10 16:10:18     82s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[10/10 16:10:18     82s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[10/10 16:10:18     82s] (I)      Site width          :   460  (dbu)
[10/10 16:10:18     82s] (I)      Row height          :  4140  (dbu)
[10/10 16:10:18     82s] (I)      GCell row height    :  4140  (dbu)
[10/10 16:10:18     82s] (I)      GCell width         :  4140  (dbu)
[10/10 16:10:18     82s] (I)      GCell height        :  4140  (dbu)
[10/10 16:10:18     82s] (I)      Grid                :   248   315     5
[10/10 16:10:18     82s] (I)      Layer numbers       :     1     2     3     4     5
[10/10 16:10:18     82s] (I)      Layer name         :  met1  met2  met3  met4  met5
[10/10 16:10:18     82s] (I)      Vertical capacity   :     0  4140     0  4140     0
[10/10 16:10:18     82s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[10/10 16:10:18     82s] (I)      Default wire width  :   140   140   300   300  1600
[10/10 16:10:18     82s] (I)      Default wire space  :   140   140   300   300  1600
[10/10 16:10:18     82s] (I)      Default wire pitch  :   280   280   600   600  3200
[10/10 16:10:18     82s] (I)      Default pitch size  :   460   460   610   615  3660
[10/10 16:10:18     82s] (I)      First track coord   :   460   460   620   380  4280
[10/10 16:10:18     82s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[10/10 16:10:18     82s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[10/10 16:10:18     82s] (I)      --------------------------------------------------------
[10/10 16:10:18     82s] 
[10/10 16:10:18     82s] [NR-eGR] == Routing rule table ==
[10/10 16:10:18     82s] [NR-eGR]  ID  Name  #Nets 
[10/10 16:10:18     82s] [NR-eGR] -----------------
[10/10 16:10:18     82s] [NR-eGR]   0            7 
[10/10 16:10:18     82s] (I)      ======== NDR :  =========
[10/10 16:10:18     82s] (I)      +--------------+--------+
[10/10 16:10:18     82s] (I)      |           ID |      0 |
[10/10 16:10:18     82s] (I)      |      Default |     no |
[10/10 16:10:18     82s] (I)      |  Clk Special |     no |
[10/10 16:10:18     82s] (I)      | Hard spacing |     no |
[10/10 16:10:18     82s] (I)      |    NDR track | (none) |
[10/10 16:10:18     82s] (I)      |      NDR via | (none) |
[10/10 16:10:18     82s] (I)      |  Extra space |      1 |
[10/10 16:10:18     82s] (I)      |      Shields |      0 |
[10/10 16:10:18     82s] (I)      |   Demand (H) |      2 |
[10/10 16:10:18     82s] (I)      |   Demand (V) |      2 |
[10/10 16:10:18     82s] (I)      |        #Nets |      7 |
[10/10 16:10:18     82s] (I)      +--------------+--------+
[10/10 16:10:18     82s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:18     82s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:10:18     82s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:18     82s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:10:18     82s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:10:18     82s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:10:18     82s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:10:18     82s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[10/10 16:10:18     82s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:18     82s] (I)      =============== Blocked Tracks ===============
[10/10 16:10:18     82s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:18     82s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/10 16:10:18     82s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:18     82s] (I)      |     1 |  701592 |   359157 |        51.19% |
[10/10 16:10:18     82s] (I)      |     2 |  702135 |   359626 |        51.22% |
[10/10 16:10:18     82s] (I)      |     3 |  528984 |   242404 |        45.82% |
[10/10 16:10:18     82s] (I)      |     4 |  525420 |   276656 |        52.65% |
[10/10 16:10:18     82s] (I)      |     5 |   88040 |    29884 |        33.94% |
[10/10 16:10:18     82s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:18     82s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.14 sec, Curr Mem: 2.71 MB )
[10/10 16:10:18     82s] (I)      Reset routing kernel
[10/10 16:10:18     82s] (I)      Started Global Routing ( Curr Mem: 2.71 MB )
[10/10 16:10:18     82s] (I)      totalPins=103  totalGlobalPin=103 (100.00%)
[10/10 16:10:18     82s] (I)      ================= Net Group Info =================
[10/10 16:10:18     82s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:18     82s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[10/10 16:10:18     82s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:18     82s] (I)      |  1 |              7 |      met3(3) |   met4(4) |
[10/10 16:10:18     82s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:18     82s] (I)      total 2D Cap : 536910 = (287765 H, 249145 V)
[10/10 16:10:18     82s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[10/10 16:10:18     82s] (I)      init route region map
[10/10 16:10:18     82s] (I)      #blocked regions = 2
[10/10 16:10:18     82s] (I)      #non-blocked regions = 1
[10/10 16:10:18     82s] (I)      init safety region map
[10/10 16:10:18     82s] (I)      #blocked regions = 2
[10/10 16:10:18     82s] (I)      #non-blocked regions = 1
[10/10 16:10:18     82s] (I)      Adjusted 2 GCells for pin access
[10/10 16:10:18     82s] (I)      
[10/10 16:10:18     82s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[10/10 16:10:18     82s] (I)      ============  Phase 1a Route ============
[10/10 16:10:18     82s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 2
[10/10 16:10:18     82s] (I)      Usage: 877 = (427 H, 450 V) = (0.15% H, 0.18% V) = (1.768e+03um H, 1.863e+03um V)
[10/10 16:10:18     82s] (I)      
[10/10 16:10:18     82s] (I)      ============  Phase 1b Route ============
[10/10 16:10:18     82s] (I)      Usage: 877 = (427 H, 450 V) = (0.15% H, 0.18% V) = (1.768e+03um H, 1.863e+03um V)
[10/10 16:10:18     82s] (I)      Overflow of layer group 1: 0.00% H + 0.24% V. EstWL: 3.630780e+03um
[10/10 16:10:18     82s] (I)      
[10/10 16:10:18     82s] (I)      ============  Phase 1c Route ============
[10/10 16:10:18     82s] (I)      Level2 Grid: 50 x 63
[10/10 16:10:18     82s] (I)      Usage: 880 = (430 H, 450 V) = (0.15% H, 0.18% V) = (1.780e+03um H, 1.863e+03um V)
[10/10 16:10:18     82s] (I)      
[10/10 16:10:18     82s] (I)      ============  Phase 1d Route ============
[10/10 16:10:18     83s] (I)      Usage: 882 = (432 H, 450 V) = (0.15% H, 0.18% V) = (1.788e+03um H, 1.863e+03um V)
[10/10 16:10:18     83s] (I)      
[10/10 16:10:18     83s] (I)      ============  Phase 1e Route ============
[10/10 16:10:18     83s] (I)      Usage: 882 = (432 H, 450 V) = (0.15% H, 0.18% V) = (1.788e+03um H, 1.863e+03um V)
[10/10 16:10:18     83s] (I)      
[10/10 16:10:18     83s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.651480e+03um
[10/10 16:10:18     83s] (I)      ============  Phase 1f Route ============
[10/10 16:10:18     83s] (I)      Usage: 881 = (432 H, 449 V) = (0.15% H, 0.18% V) = (1.788e+03um H, 1.859e+03um V)
[10/10 16:10:18     83s] (I)      
[10/10 16:10:18     83s] (I)      ============  Phase 1g Route ============
[10/10 16:10:18     83s] (I)      Usage: 880 = (430 H, 450 V) = (0.15% H, 0.18% V) = (1.780e+03um H, 1.863e+03um V)
[10/10 16:10:18     83s] (I)      
[10/10 16:10:18     83s] (I)      ============  Phase 1h Route ============
[10/10 16:10:18     83s] (I)      Usage: 881 = (431 H, 450 V) = (0.15% H, 0.18% V) = (1.784e+03um H, 1.863e+03um V)
[10/10 16:10:18     83s] (I)      
[10/10 16:10:18     83s] (I)      ============  Phase 1l Route ============
[10/10 16:10:18     83s] (I)      
[10/10 16:10:18     83s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/10 16:10:18     83s] [NR-eGR]                        OverCon           OverCon            
[10/10 16:10:18     83s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[10/10 16:10:18     83s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[10/10 16:10:18     83s] [NR-eGR] ---------------------------------------------------------------
[10/10 16:10:18     83s] [NR-eGR]    met1 ( 1)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:10:18     83s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:10:18     83s] [NR-eGR]    met3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:10:18     83s] [NR-eGR]    met4 ( 4)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[10/10 16:10:18     83s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:10:18     83s] [NR-eGR] ---------------------------------------------------------------
[10/10 16:10:18     83s] [NR-eGR]        Total         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[10/10 16:10:18     83s] [NR-eGR] 
[10/10 16:10:18     83s] (I)      Finished Global Routing ( CPU: 0.11 sec, Real: 0.13 sec, Curr Mem: 2.71 MB )
[10/10 16:10:18     83s] (I)      Updating congestion map
[10/10 16:10:18     83s] (I)      total 2D Cap : 1339771 = (699593 H, 640178 V)
[10/10 16:10:18     83s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/10 16:10:18     83s] (I)      Running track assignment and export wires
[10/10 16:10:18     83s] (I)      Delete wires for 7 nets 
[10/10 16:10:18     83s] (I)      ============= Track Assignment ============
[10/10 16:10:18     83s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.71 MB )
[10/10 16:10:18     83s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[10/10 16:10:18     83s] (I)      Run Multi-thread track assignment
[10/10 16:10:18     83s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2.71 MB )
[10/10 16:10:18     83s] (I)      Started Export ( Curr Mem: 2.71 MB )
[10/10 16:10:18     83s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[10/10 16:10:18     83s] [NR-eGR] Total eGR-routed clock nets wire length: 3702um, number of vias: 239
[10/10 16:10:18     83s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:18     83s] [NR-eGR] Report for selected net(s) only.
[10/10 16:10:18     83s] [NR-eGR]               Length (um)  Vias 
[10/10 16:10:18     83s] [NR-eGR] --------------------------------
[10/10 16:10:18     83s] [NR-eGR]  met1  (1H)            22   100 
[10/10 16:10:18     83s] [NR-eGR]  met2  (2V)           193    92 
[10/10 16:10:18     83s] [NR-eGR]  met3  (3H)          1757    40 
[10/10 16:10:18     83s] [NR-eGR]  met4  (4V)          1708     7 
[10/10 16:10:18     83s] [NR-eGR]  met5  (5H)            22     0 
[10/10 16:10:18     83s] [NR-eGR] --------------------------------
[10/10 16:10:18     83s] [NR-eGR]        Total         3702   239 
[10/10 16:10:18     83s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:18     83s] [NR-eGR] Total half perimeter of net bounding box: 3160um
[10/10 16:10:18     83s] [NR-eGR] Total length: 3702um, number of vias: 239
[10/10 16:10:18     83s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:18     83s] [NR-eGR] Total routed clock nets wire length: 3702um, number of vias: 239
[10/10 16:10:18     83s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:18     83s] [NR-eGR]               Length (um)  Vias 
[10/10 16:10:18     83s] [NR-eGR] --------------------------------
[10/10 16:10:18     83s] [NR-eGR]  met1  (1H)          4462  3240 
[10/10 16:10:18     83s] [NR-eGR]  met2  (2V)         52665  2304 
[10/10 16:10:18     83s] [NR-eGR]  met3  (3H)         62539   494 
[10/10 16:10:18     83s] [NR-eGR]  met4  (4V)         20063   289 
[10/10 16:10:18     83s] [NR-eGR]  met5  (5H)          2675     0 
[10/10 16:10:18     83s] [NR-eGR] --------------------------------
[10/10 16:10:18     83s] [NR-eGR]        Total       142404  6327 
[10/10 16:10:18     83s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:18     83s] [NR-eGR] Total half perimeter of net bounding box: 107837um
[10/10 16:10:18     83s] [NR-eGR] Total length: 142404um, number of vias: 6327
[10/10 16:10:18     83s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:18     83s] (I)      == Layer wire length by net rule ==
[10/10 16:10:18     83s] (I)                     Default 
[10/10 16:10:18     83s] (I)      -----------------------
[10/10 16:10:18     83s] (I)       met1  (1H)     4462um 
[10/10 16:10:18     83s] (I)       met2  (2V)    52665um 
[10/10 16:10:18     83s] (I)       met3  (3H)    62539um 
[10/10 16:10:18     83s] (I)       met4  (4V)    20063um 
[10/10 16:10:18     83s] (I)       met5  (5H)     2675um 
[10/10 16:10:18     83s] (I)      -----------------------
[10/10 16:10:18     83s] (I)             Total  142404um 
[10/10 16:10:18     83s] (I)      == Layer via count by net rule ==
[10/10 16:10:18     83s] (I)                    Default 
[10/10 16:10:18     83s] (I)      ----------------------
[10/10 16:10:18     83s] (I)       met1  (1H)      3240 
[10/10 16:10:18     83s] (I)       met2  (2V)      2304 
[10/10 16:10:18     83s] (I)       met3  (3H)       494 
[10/10 16:10:18     83s] (I)       met4  (4V)       289 
[10/10 16:10:18     83s] (I)       met5  (5H)         0 
[10/10 16:10:18     83s] (I)      ----------------------
[10/10 16:10:18     83s] (I)             Total     6327 
[10/10 16:10:18     83s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.71 MB )
[10/10 16:10:18     83s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[10/10 16:10:18     83s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.33 sec, Real: 0.41 sec, Curr Mem: 2.71 MB )
[10/10 16:10:18     83s] [NR-eGR] Finished Early Global Route ( CPU: 0.33 sec, Real: 0.41 sec, Curr Mem: 2.70 MB )
[10/10 16:10:18     83s] (I)      ======================================== Runtime Summary =========================================
[10/10 16:10:18     83s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[10/10 16:10:18     83s] (I)      --------------------------------------------------------------------------------------------------
[10/10 16:10:18     83s] (I)       Early Global Route                             100.00%  19.76 sec  20.17 sec  0.41 sec  0.33 sec 
[10/10 16:10:18     83s] (I)       +-Early Global Route kernel                     98.47%  19.76 sec  20.17 sec  0.41 sec  0.33 sec 
[10/10 16:10:18     83s] (I)       | +-Import and model                            33.23%  19.79 sec  19.92 sec  0.14 sec  0.10 sec 
[10/10 16:10:18     83s] (I)       | | +-Create place DB                            1.39%  19.79 sec  19.79 sec  0.01 sec  0.01 sec 
[10/10 16:10:18     83s] (I)       | | | +-Import place data                        1.37%  19.79 sec  19.79 sec  0.01 sec  0.01 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Read instances and placement           0.41%  19.79 sec  19.79 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Read nets                              0.91%  19.79 sec  19.79 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | +-Create route DB                           24.37%  19.79 sec  19.89 sec  0.10 sec  0.08 sec 
[10/10 16:10:18     83s] (I)       | | | +-Import route data (1T)                  22.79%  19.80 sec  19.89 sec  0.09 sec  0.08 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Read blockages ( Layer 1-5 )           3.02%  19.81 sec  19.82 sec  0.01 sec  0.01 sec 
[10/10 16:10:18     83s] (I)       | | | | | +-Read routing blockages               0.00%  19.81 sec  19.81 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | | +-Read bump blockages                  0.00%  19.81 sec  19.81 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | | +-Read instance blockages              0.75%  19.81 sec  19.81 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | | +-Read PG blockages                    1.14%  19.81 sec  19.82 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  19.81 sec  19.81 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | | +-Read clock blockages                 0.08%  19.82 sec  19.82 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | | +-Read other blockages                 0.11%  19.82 sec  19.82 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | | +-Read halo blockages                  0.01%  19.82 sec  19.82 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | | +-Read boundary cut boxes              0.00%  19.82 sec  19.82 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Read blackboxes                        0.01%  19.82 sec  19.82 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Read prerouted                         0.27%  19.82 sec  19.82 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Read nets                              0.11%  19.82 sec  19.82 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Set up via pillars                     0.01%  19.83 sec  19.83 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Set up RC info                         0.47%  19.83 sec  19.83 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Read net priorities                    0.01%  19.83 sec  19.83 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Initialize 3D grid graph               0.91%  19.83 sec  19.83 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Model blockage capacity               13.34%  19.83 sec  19.89 sec  0.06 sec  0.05 sec 
[10/10 16:10:18     83s] (I)       | | | | | +-Initialize 3D capacity              12.51%  19.83 sec  19.88 sec  0.05 sec  0.05 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Move terms for access (1T)             0.04%  19.89 sec  19.89 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | +-Read aux data                              0.00%  19.89 sec  19.89 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | +-Others data preparation                    0.00%  19.89 sec  19.89 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | +-Create route kernel                        7.22%  19.89 sec  19.92 sec  0.03 sec  0.01 sec 
[10/10 16:10:18     83s] (I)       | +-Global Routing                              30.41%  19.92 sec  20.05 sec  0.13 sec  0.11 sec 
[10/10 16:10:18     83s] (I)       | | +-Initialization                             0.11%  19.92 sec  19.92 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | +-Net group 1                               24.37%  19.93 sec  20.03 sec  0.10 sec  0.10 sec 
[10/10 16:10:18     83s] (I)       | | | +-Generate topology                        0.12%  19.93 sec  19.93 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | +-Phase 1a                                 0.55%  19.96 sec  19.96 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Pattern routing (1T)                   0.19%  19.96 sec  19.96 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.29%  19.96 sec  19.96 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | +-Phase 1b                                 0.57%  19.96 sec  19.96 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Monotonic routing (1T)                 0.39%  19.96 sec  19.96 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | +-Phase 1c                                 1.65%  19.96 sec  19.97 sec  0.01 sec  0.01 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Two level Routing                      1.62%  19.96 sec  19.97 sec  0.01 sec  0.01 sec 
[10/10 16:10:18     83s] (I)       | | | | | +-Two Level Routing (Regular)          0.70%  19.97 sec  19.97 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | | +-Two Level Routing (Strong)           0.61%  19.97 sec  19.97 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | +-Phase 1d                                 7.22%  19.97 sec  20.00 sec  0.03 sec  0.03 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Detoured routing (1T)                  7.18%  19.97 sec  20.00 sec  0.03 sec  0.03 sec 
[10/10 16:10:18     83s] (I)       | | | +-Phase 1e                                 0.25%  20.00 sec  20.00 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Route legalization                     0.02%  20.00 sec  20.00 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  20.00 sec  20.00 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | +-Phase 1f                                 3.35%  20.00 sec  20.02 sec  0.01 sec  0.01 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Congestion clean                       3.31%  20.00 sec  20.02 sec  0.01 sec  0.01 sec 
[10/10 16:10:18     83s] (I)       | | | +-Phase 1g                                 0.50%  20.02 sec  20.02 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Post Routing                           0.48%  20.02 sec  20.02 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | +-Phase 1h                                 0.52%  20.02 sec  20.02 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Post Routing                           0.50%  20.02 sec  20.02 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | +-Phase 1l                                 1.17%  20.02 sec  20.03 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | | +-Layer assignment (1T)                  0.19%  20.03 sec  20.03 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | +-Export cong map                             22.63%  20.05 sec  20.14 sec  0.09 sec  0.09 sec 
[10/10 16:10:18     83s] (I)       | | +-Export 2D cong map                        10.90%  20.10 sec  20.14 sec  0.05 sec  0.05 sec 
[10/10 16:10:18     83s] (I)       | +-Extract Global 3D Wires                      0.01%  20.14 sec  20.14 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | +-Track Assignment (1T)                        4.29%  20.14 sec  20.16 sec  0.02 sec  0.02 sec 
[10/10 16:10:18     83s] (I)       | | +-Initialization                             0.08%  20.14 sec  20.14 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | +-Track Assignment Kernel                    4.09%  20.14 sec  20.16 sec  0.02 sec  0.02 sec 
[10/10 16:10:18     83s] (I)       | | +-Free Memory                                0.00%  20.16 sec  20.16 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | +-Export                                       1.76%  20.16 sec  20.17 sec  0.01 sec  0.01 sec 
[10/10 16:10:18     83s] (I)       | | +-Export DB wires                            0.12%  20.16 sec  20.16 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | +-Export all nets                          0.07%  20.16 sec  20.16 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | | +-Set wire vias                            0.01%  20.16 sec  20.16 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | +-Report wirelength                          1.11%  20.16 sec  20.17 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | +-Update net boxes                           0.45%  20.17 sec  20.17 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | | +-Update timing                              0.00%  20.17 sec  20.17 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)       | +-Postprocess design                           0.12%  20.17 sec  20.17 sec  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)      ======================= Summary by functions ========================
[10/10 16:10:18     83s] (I)       Lv  Step                                      %      Real       CPU 
[10/10 16:10:18     83s] (I)      ---------------------------------------------------------------------
[10/10 16:10:18     83s] (I)        0  Early Global Route                  100.00%  0.41 sec  0.33 sec 
[10/10 16:10:18     83s] (I)        1  Early Global Route kernel            98.47%  0.41 sec  0.33 sec 
[10/10 16:10:18     83s] (I)        2  Import and model                     33.23%  0.14 sec  0.10 sec 
[10/10 16:10:18     83s] (I)        2  Global Routing                       30.41%  0.13 sec  0.11 sec 
[10/10 16:10:18     83s] (I)        2  Export cong map                      22.63%  0.09 sec  0.09 sec 
[10/10 16:10:18     83s] (I)        2  Track Assignment (1T)                 4.29%  0.02 sec  0.02 sec 
[10/10 16:10:18     83s] (I)        2  Export                                1.76%  0.01 sec  0.01 sec 
[10/10 16:10:18     83s] (I)        2  Postprocess design                    0.12%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        2  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        3  Net group 1                          24.37%  0.10 sec  0.10 sec 
[10/10 16:10:18     83s] (I)        3  Create route DB                      24.37%  0.10 sec  0.08 sec 
[10/10 16:10:18     83s] (I)        3  Export 2D cong map                   10.90%  0.05 sec  0.05 sec 
[10/10 16:10:18     83s] (I)        3  Create route kernel                   7.22%  0.03 sec  0.01 sec 
[10/10 16:10:18     83s] (I)        3  Track Assignment Kernel               4.09%  0.02 sec  0.02 sec 
[10/10 16:10:18     83s] (I)        3  Create place DB                       1.39%  0.01 sec  0.01 sec 
[10/10 16:10:18     83s] (I)        3  Report wirelength                     1.11%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        3  Update net boxes                      0.45%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        3  Initialization                        0.19%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        3  Export DB wires                       0.12%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        4  Import route data (1T)               22.79%  0.09 sec  0.08 sec 
[10/10 16:10:18     83s] (I)        4  Phase 1d                              7.22%  0.03 sec  0.03 sec 
[10/10 16:10:18     83s] (I)        4  Phase 1f                              3.35%  0.01 sec  0.01 sec 
[10/10 16:10:18     83s] (I)        4  Phase 1c                              1.65%  0.01 sec  0.01 sec 
[10/10 16:10:18     83s] (I)        4  Import place data                     1.37%  0.01 sec  0.01 sec 
[10/10 16:10:18     83s] (I)        4  Phase 1l                              1.17%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        4  Phase 1b                              0.57%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        4  Phase 1a                              0.55%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        4  Phase 1h                              0.52%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        4  Phase 1g                              0.50%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        4  Phase 1e                              0.25%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        4  Generate topology                     0.12%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        4  Export all nets                       0.07%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        4  Set wire vias                         0.01%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        5  Model blockage capacity              13.34%  0.06 sec  0.05 sec 
[10/10 16:10:18     83s] (I)        5  Detoured routing (1T)                 7.18%  0.03 sec  0.03 sec 
[10/10 16:10:18     83s] (I)        5  Congestion clean                      3.31%  0.01 sec  0.01 sec 
[10/10 16:10:18     83s] (I)        5  Read blockages ( Layer 1-5 )          3.02%  0.01 sec  0.01 sec 
[10/10 16:10:18     83s] (I)        5  Two level Routing                     1.62%  0.01 sec  0.01 sec 
[10/10 16:10:18     83s] (I)        5  Read nets                             1.02%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        5  Post Routing                          0.97%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        5  Initialize 3D grid graph              0.91%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        5  Set up RC info                        0.47%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        5  Read instances and placement          0.41%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        5  Monotonic routing (1T)                0.39%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        5  Pattern Routing Avoiding Blockages    0.29%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        5  Read prerouted                        0.27%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        5  Pattern routing (1T)                  0.19%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        5  Layer assignment (1T)                 0.19%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        5  Move terms for access (1T)            0.04%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        5  Route legalization                    0.02%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        5  Read net priorities                   0.01%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        5  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        5  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        6  Initialize 3D capacity               12.51%  0.05 sec  0.05 sec 
[10/10 16:10:18     83s] (I)        6  Read PG blockages                     1.14%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        6  Read instance blockages               0.75%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        6  Two Level Routing (Regular)           0.70%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        6  Two Level Routing (Strong)            0.61%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        6  Read other blockages                  0.11%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        6  Read clock blockages                  0.08%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        6  Legalize Blockage Violations          0.00%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] (I)        7  Allocate memory for PG via list       0.04%  0.00 sec  0.00 sec 
[10/10 16:10:18     83s] Running post-eGR process
[10/10 16:10:18     83s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.6)
[10/10 16:10:18     83s] OPERPROF: Starting HotSpotCal at level 1, MEM:2896.0M, EPOCH TIME: 1760127018.825814
[10/10 16:10:18     83s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/10 16:10:18     83s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[10/10 16:10:18     83s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/10 16:10:18     83s] [hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[10/10 16:10:18     83s] [hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[10/10 16:10:18     83s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/10 16:10:18     83s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[10/10 16:10:18     83s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/10 16:10:18     83s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/10 16:10:18     83s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/10 16:10:18     83s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[10/10 16:10:18     83s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/10 16:10:18     83s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[10/10 16:10:18     83s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.018, REAL:0.018, MEM:2896.6M, EPOCH TIME: 1760127018.843400
[10/10 16:10:18     83s]     Routing using eGR in eGR->NR Step done.
[10/10 16:10:18     83s]     Routing using NR in eGR->NR Step...
[10/10 16:10:18     83s] 
[10/10 16:10:18     83s] CCOPT: Preparing to route 7 clock nets with NanoRoute.
[10/10 16:10:18     83s]   All net are default rule.
[10/10 16:10:18     83s]   Preferred NanoRoute mode settings: Current
[10/10 16:10:18     83s]       Clock detailed routing...
[10/10 16:10:18     83s]         NanoRoute...
[10/10 16:10:18     83s] 
[10/10 16:10:18     83s] route_global_detail
[10/10 16:10:18     83s] 
[10/10 16:10:18     83s] #Start route_global_detail on Fri Oct 10 16:10:18 2025
[10/10 16:10:18     83s] #
[10/10 16:10:18     83s] ### Time Record (route_global_detail) is installed.
[10/10 16:10:18     83s] ### Time Record (Pre Callback) is installed.
[10/10 16:10:18     83s] ### Time Record (Pre Callback) is uninstalled.
[10/10 16:10:18     83s] ### Time Record (DB Import) is installed.
[10/10 16:10:18     83s] ### Time Record (Timing Data Generation) is installed.
[10/10 16:10:18     83s] ### Time Record (Timing Data Generation) is uninstalled.
[10/10 16:10:18     83s] ### Net info: total nets: 1452
[10/10 16:10:18     83s] ### Net info: dirty nets: 0
[10/10 16:10:18     83s] ### Net info: marked as disconnected nets: 0
[10/10 16:10:18     83s] ### Net info: fully routed nets: 7
[10/10 16:10:18     83s] ### Net info: trivial (< 2 pins) nets: 351
[10/10 16:10:18     83s] ### Net info: unrouted nets: 1094
[10/10 16:10:18     83s] ### Net info: re-extraction nets: 0
[10/10 16:10:18     83s] ### Net info: selected nets: 7
[10/10 16:10:18     83s] ### Net info: ignored nets: 0
[10/10 16:10:18     83s] ### Net info: skip routing nets: 0
[10/10 16:10:18     83s] ### import design signature (2): route=823289411 fixed_route=1736307176 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1678334860 dirty_area=0 del_dirty_area=0 cell=849797777 placement=1550525284 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=1736307176 sns=1736307176 ppa_info=1175535203
[10/10 16:10:18     83s] ### Time Record (DB Import) is uninstalled.
[10/10 16:10:18     83s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[10/10 16:10:18     83s] ### Before assign design signature (3): route=823289411 fixed_route=1736307176 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1678334860 dirty_area=0 del_dirty_area=0 cell=849797777 placement=1550525284 pin_access=1 inst_pattern=1 inst_orient=1 halo=0 via=1069576481 routing_via=1 timing=1736307176 sns=1736307176 ppa_info=1175535203
[10/10 16:10:18     83s] #
[10/10 16:10:18     83s] #Wire/Via statistics before line assignment ...
[10/10 16:10:18     83s] #Total number of nets with non-default rule or having extra spacing = 7
[10/10 16:10:18     83s] #
[10/10 16:10:18     83s] #  Routing Statistics
[10/10 16:10:18     83s] #
[10/10 16:10:18     83s] #-------------+-----------+-----+
[10/10 16:10:18     83s] #  Layer      | Length(um)| Vias|
[10/10 16:10:18     83s] #-------------+-----------+-----+
[10/10 16:10:18     83s] #  poly ( 0H) |          0|    0|
[10/10 16:10:18     83s] #  met1 ( 1H) |         22|  100|
[10/10 16:10:18     83s] #  met2 ( 2V) |        193|   92|
[10/10 16:10:18     83s] #  met3 ( 3H) |       1757|   40|
[10/10 16:10:18     83s] #  met4 ( 4V) |       1708|    7|
[10/10 16:10:18     83s] #  met5 ( 5H) |         22|    0|
[10/10 16:10:18     83s] #-------------+-----------+-----+
[10/10 16:10:18     83s] #  Total      |       3702|  239|
[10/10 16:10:18     83s] #-------------+-----------+-----+
[10/10 16:10:18     83s] #
[10/10 16:10:18     83s] # Total half perimeter of net bounding box: 3173 um.
[10/10 16:10:18     83s] ### Time Record (Data Preparation) is installed.
[10/10 16:10:18     83s] #Start routing data preparation on Fri Oct 10 16:10:18 2025
[10/10 16:10:18     83s] #
[10/10 16:10:18     83s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[10/10 16:10:18     83s] ### Time Record (Cell Pin Access) is installed.
[10/10 16:10:18     83s] #Rebuild pin access data for design.
[10/10 16:10:18     83s] #Initial pin access analysis.
[10/10 16:10:19     83s] #Detail pin access analysis.
[10/10 16:10:19     83s] ### Time Record (Cell Pin Access) is uninstalled.
[10/10 16:10:19     83s] #Done pin access analysis.
[10/10 16:10:19     83s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/10 16:10:19     83s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/10 16:10:19     83s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/10 16:10:19     83s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[10/10 16:10:19     83s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/10 16:10:19     83s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[10/10 16:10:19     83s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[10/10 16:10:19     83s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[10/10 16:10:19     83s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[10/10 16:10:19     83s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[10/10 16:10:19     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2915.45 (MB), peak = 2992.90 (MB)
[10/10 16:10:19     83s] #Regenerating Ggrids automatically.
[10/10 16:10:19     83s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[10/10 16:10:19     83s] #Using automatically generated G-grids.
[10/10 16:10:19     83s] #Done routing data preparation.
[10/10 16:10:19     83s] ### Time Record (Data Preparation) is uninstalled.
[10/10 16:10:19     83s] ### Time Record (Data Preparation) is installed.
[10/10 16:10:19     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2928.12 (MB), peak = 2992.90 (MB)
[10/10 16:10:19     83s] ### WARNING: Cleaning up dirty areas. No physical wires in this design.
[10/10 16:10:19     83s] ### Total number of dirty nets = 9.
[10/10 16:10:19     83s] #
[10/10 16:10:19     83s] #Connectivity extraction summary:
[10/10 16:10:19     83s] #7 routed net(s) are imported.
[10/10 16:10:19     83s] #351 nets are fixed|skipped|trivial (not extracted).
[10/10 16:10:19     83s] #Total number of nets = 358.
[10/10 16:10:19     83s] #
[10/10 16:10:19     83s] ### Time Record (Data Preparation) is uninstalled.
[10/10 16:10:19     83s] eee: escapedRCCornerName (Nominal_25C)
[10/10 16:10:19     83s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[10/10 16:10:19     83s] eee: pegSigSF=1.070000
[10/10 16:10:19     83s] Updating RC Grid density data for preRoute extraction ...
[10/10 16:10:19     83s] Initializing multi-corner resistance tables ...
[10/10 16:10:19     83s] eee: Grid unit RC data computation started
[10/10 16:10:19     83s] eee: Grid unit RC data computation completed
[10/10 16:10:19     83s] eee: l=1 avDens=0.105999 usedTrk=3885.997995 availTrk=36660.637345 sigTrk=3885.997995
[10/10 16:10:19     83s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[10/10 16:10:19     83s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[10/10 16:10:19     83s] eee: l=4 avDens=0.027863 usedTrk=806.247899 availTrk=28936.591042 sigTrk=806.247899
[10/10 16:10:19     83s] eee: l=5 avDens=0.157043 usedTrk=1421.111739 availTrk=9049.180328 sigTrk=1421.111739
[10/10 16:10:19     83s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:10:19     83s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[10/10 16:10:19     83s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.266169 uaWl=0.000000 uaWlH=0.151500 aWlH=0.000000 lMod=0 pMax=0.844000 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[10/10 16:10:19     83s] eee: NetCapCache creation started. (Current Mem: 2928.246M) 
[10/10 16:10:19     83s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2928.246M) 
[10/10 16:10:19     83s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[10/10 16:10:19     83s] eee: Metal Layers Info:
[10/10 16:10:19     83s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:10:19     83s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[10/10 16:10:19     83s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:10:19     83s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[10/10 16:10:19     83s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[10/10 16:10:19     83s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[10/10 16:10:19     83s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[10/10 16:10:19     83s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[10/10 16:10:19     83s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:10:19     83s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[10/10 16:10:19     83s] eee: +-----------------------NDR Info-----------------------+
[10/10 16:10:19     83s] eee: NDR Count = 0, Fake NDR = 0
[10/10 16:10:19     83s] ### Successfully loaded pre-route RC model
[10/10 16:10:19     83s] ### Time Record (Line Assignment) is installed.
[10/10 16:10:19     83s] #
[10/10 16:10:19     83s] #Distribution of nets:
[10/10 16:10:19     83s] #  
[10/10 16:10:19     83s] # #pin range           #net       % 
[10/10 16:10:19     83s] #------------------------------------
[10/10 16:10:19     83s] #          2             860 ( 59.2%)
[10/10 16:10:19     83s] #          3             160 ( 11.0%)
[10/10 16:10:19     83s] #          4              17 (  1.2%)
[10/10 16:10:19     83s] #          5              14 (  1.0%)
[10/10 16:10:19     83s] #          6               9 (  0.6%)
[10/10 16:10:19     83s] #          7               8 (  0.6%)
[10/10 16:10:19     83s] #          8               6 (  0.4%)
[10/10 16:10:19     83s] #          9               3 (  0.2%)
[10/10 16:10:19     83s] #  10  -  19               8 (  0.6%)
[10/10 16:10:19     83s] #  20  -  29               8 (  0.6%)
[10/10 16:10:19     83s] #  30  -  39               3 (  0.2%)
[10/10 16:10:19     83s] #  40  -  49               4 (  0.3%)
[10/10 16:10:19     83s] #  60  -  69               1 (  0.1%)
[10/10 16:10:19     83s] #     >=2000               0 (  0.0%)
[10/10 16:10:19     83s] #
[10/10 16:10:19     83s] #Total: 1452 nets, 1101 non-trivial nets
[10/10 16:10:19     83s] #                                    #net       % 
[10/10 16:10:19     83s] #-------------------------------------------------
[10/10 16:10:19     83s] #  Fully global routed                  7 ( 0.6%)
[10/10 16:10:19     83s] #  Clock                                7
[10/10 16:10:19     83s] #  Tie-net                              1
[10/10 16:10:19     83s] #  Extra space                          7
[10/10 16:10:19     83s] #  Prefer layer range                   7
[10/10 16:10:19     83s] #
[10/10 16:10:19     83s] #Nets in 1 layer range:
[10/10 16:10:19     83s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[10/10 16:10:19     83s] #---------------------------------------------------------
[10/10 16:10:19     83s] #               met3             met4           7 (  0.6%)
[10/10 16:10:19     83s] #
[10/10 16:10:19     83s] #7 nets selected.
[10/10 16:10:19     83s] #
[10/10 16:10:19     84s] ### 
[10/10 16:10:19     84s] ### Net length summary before Line Assignment:
[10/10 16:10:19     84s] ### Layer   H-Len   V-Len         Total       #Up-Via
[10/10 16:10:19     84s] ### -------------------------------------------------
[10/10 16:10:19     84s] ###  met1      22       0      22(  1%)     100( 40%)
[10/10 16:10:19     84s] ###  met2       0     192     192(  5%)      94( 38%)
[10/10 16:10:19     84s] ###  met3    1756       0    1756( 47%)      48( 19%)
[10/10 16:10:19     84s] ###  met4       0    1708    1708( 46%)       7(  3%)
[10/10 16:10:19     84s] ###  met5      22       0      22(  1%)       0(  0%)
[10/10 16:10:19     84s] ### -------------------------------------------------
[10/10 16:10:19     84s] ###          1800    1900    3701           249      
[10/10 16:10:19     84s] #
[10/10 16:10:19     84s] #..
[10/10 16:10:19     84s] #
[10/10 16:10:19     84s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[10/10 16:10:19     84s] #Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[10/10 16:10:19     84s] #Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[10/10 16:10:19     84s] #Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[10/10 16:10:19     84s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[10/10 16:10:19     84s] #Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[10/10 16:10:19     84s] #Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[10/10 16:10:19     84s] #Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[10/10 16:10:19     84s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[10/10 16:10:19     84s] #Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[10/10 16:10:19     84s] #Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[10/10 16:10:19     84s] #Iteration 3.4: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[10/10 16:10:19     84s] ### 
[10/10 16:10:19     84s] ### Net length and overlap summary after Line Assignment:
[10/10 16:10:19     84s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[10/10 16:10:19     84s] ### --------------------------------------------------------------------------
[10/10 16:10:19     84s] ###  met1      22       0      22(  1%)     100( 44%)    0(  0%)     0(  0.0%)
[10/10 16:10:19     84s] ###  met2       0     215     215(  6%)      90( 40%)    0(  0%)     0(  0.0%)
[10/10 16:10:19     84s] ###  met3    1755       0    1755( 47%)      33( 15%)    0(  0%)     0(  0.0%)
[10/10 16:10:19     84s] ###  met4       0    1696    1696( 46%)       3(  1%)    0(  0%)     0(  0.0%)
[10/10 16:10:19     84s] ###  met5      16       0      16(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[10/10 16:10:19     84s] ### --------------------------------------------------------------------------
[10/10 16:10:19     84s] ###          1794    1911    3706           226          0           0        
[10/10 16:10:19     84s] #
[10/10 16:10:19     84s] #Line Assignment statistics:
[10/10 16:10:19     84s] #Cpu time = 00:00:00
[10/10 16:10:19     84s] #Elapsed time = 00:00:00
[10/10 16:10:19     84s] #Increased memory = 0.64 (MB)
[10/10 16:10:19     84s] #Total memory = 2956.15 (MB)
[10/10 16:10:19     84s] #Peak memory = 2992.90 (MB)
[10/10 16:10:19     84s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[10/10 16:10:19     84s] ### Time Record (Line Assignment) is uninstalled.
[10/10 16:10:19     84s] ### After assign design signature (4): route=981909471 fixed_route=1736307176 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2124698865 dirty_area=0 del_dirty_area=0 cell=849797777 placement=1550277988 pin_access=1775317950 inst_pattern=1 inst_orient=1 halo=846693094 via=1069576481 routing_via=1428595675 timing=1736307176 sns=1736307176 ppa_info=1175535203
[10/10 16:10:19     84s] #
[10/10 16:10:19     84s] #Wire/Via statistics after line assignment ...
[10/10 16:10:19     84s] #Total number of nets with non-default rule or having extra spacing = 7
[10/10 16:10:19     84s] #
[10/10 16:10:19     84s] #  Routing Statistics
[10/10 16:10:19     84s] #
[10/10 16:10:19     84s] #-------------+-----------+-----+
[10/10 16:10:19     84s] #  Layer      | Length(um)| Vias|
[10/10 16:10:19     84s] #-------------+-----------+-----+
[10/10 16:10:19     84s] #  poly ( 0H) |          0|    0|
[10/10 16:10:19     84s] #  met1 ( 1H) |         22|  100|
[10/10 16:10:19     84s] #  met2 ( 2V) |        215|   90|
[10/10 16:10:19     84s] #  met3 ( 3H) |       1756|   33|
[10/10 16:10:19     84s] #  met4 ( 4V) |       1696|    3|
[10/10 16:10:19     84s] #  met5 ( 5H) |         17|    0|
[10/10 16:10:19     84s] #-------------+-----------+-----+
[10/10 16:10:19     84s] #  Total      |       3706|  226|
[10/10 16:10:19     84s] #-------------+-----------+-----+
[10/10 16:10:19     84s] #
[10/10 16:10:19     84s] # Total half perimeter of net bounding box: 3173 um.
[10/10 16:10:19     84s] #Routing data preparation, pin analysis, line assignment statistics:
[10/10 16:10:19     84s] #Cpu time = 00:00:01
[10/10 16:10:19     84s] #Elapsed time = 00:00:01
[10/10 16:10:19     84s] #Increased memory = 47.96 (MB)
[10/10 16:10:19     84s] #Total memory = 2949.60 (MB)
[10/10 16:10:19     84s] #Peak memory = 2992.90 (MB)
[10/10 16:10:19     84s] #Skip comparing routing design signature in db-snapshot flow
[10/10 16:10:19     84s] ### Time Record (Detail Routing) is installed.
[10/10 16:10:19     84s] ### Time Record (Data Preparation) is installed.
[10/10 16:10:19     84s] ### Time Record (Data Preparation) is uninstalled.
[10/10 16:10:19     84s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[10/10 16:10:19     84s] #
[10/10 16:10:19     84s] #Start Detail Routing..
[10/10 16:10:19     84s] #start initial detail routing ...
[10/10 16:10:19     84s] ### Design has 9 dirty nets
[10/10 16:10:21     85s] ### Gcell dirty-map stats: routing = 7.37%, drc-check-only = 7.34%
[10/10 16:10:21     85s] ### Gcell ext dirty-map stats: fill = 198[1.25%] (met1 = 85[0.54%], met2 = 88[0.56%], met3 = 159[1.01%], met4 = 89[0.56%], met5 = 3[0.02%]), total gcell = 15792
[10/10 16:10:21     85s] #   number of violations = 0
[10/10 16:10:21     85s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2954.56 (MB), peak = 3043.62 (MB)
[10/10 16:10:21     85s] #Complete Detail Routing.
[10/10 16:10:21     85s] #Total number of nets with non-default rule or having extra spacing = 7
[10/10 16:10:21     85s] #
[10/10 16:10:21     85s] #  Routing Statistics
[10/10 16:10:21     85s] #
[10/10 16:10:21     85s] #-------------+-----------+-----+
[10/10 16:10:21     85s] #  Layer      | Length(um)| Vias|
[10/10 16:10:21     85s] #-------------+-----------+-----+
[10/10 16:10:21     85s] #  poly ( 0H) |          0|    0|
[10/10 16:10:21     85s] #  met1 ( 1H) |          4|   98|
[10/10 16:10:21     85s] #  met2 ( 2V) |         66|   97|
[10/10 16:10:21     85s] #  met3 ( 3H) |       1818|   72|
[10/10 16:10:21     85s] #  met4 ( 4V) |       1816|    3|
[10/10 16:10:21     85s] #  met5 ( 5H) |         17|    0|
[10/10 16:10:21     85s] #-------------+-----------+-----+
[10/10 16:10:21     85s] #  Total      |       3719|  270|
[10/10 16:10:21     85s] #-------------+-----------+-----+
[10/10 16:10:21     85s] #
[10/10 16:10:21     85s] # Total half perimeter of net bounding box: 3173 um.
[10/10 16:10:21     85s] #Total number of DRC violations = 0
[10/10 16:10:21     85s] ### Time Record (Detail Routing) is uninstalled.
[10/10 16:10:21     85s] #Cpu time = 00:00:02
[10/10 16:10:21     85s] #Elapsed time = 00:00:02
[10/10 16:10:21     85s] #Increased memory = 0.20 (MB)
[10/10 16:10:21     85s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[10/10 16:10:21     85s] #Total memory = 2949.80 (MB)
[10/10 16:10:21     85s] #Peak memory = 3043.62 (MB)
[10/10 16:10:21     85s] #route_detail Statistics:
[10/10 16:10:21     85s] #Cpu time = 00:00:02
[10/10 16:10:21     85s] #Elapsed time = 00:00:02
[10/10 16:10:21     85s] #Increased memory = 0.20 (MB)
[10/10 16:10:21     85s] #Total memory = 2949.80 (MB)
[10/10 16:10:21     85s] #Peak memory = 3043.62 (MB)
[10/10 16:10:21     85s] ### Time Record (DB Export) is installed.
[10/10 16:10:21     85s] ### export design design signature (9): route=1532365932 fixed_route=1736307176 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1700579428 dirty_area=0 del_dirty_area=0 cell=849797777 placement=1550277988 pin_access=1775317950 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1736307176 sns=1736307176 ppa_info=1175535203
[10/10 16:10:21     85s] ### Time Record (DB Export) is uninstalled.
[10/10 16:10:21     85s] ### Time Record (Post Callback) is installed.
[10/10 16:10:21     85s] ### Time Record (Post Callback) is uninstalled.
[10/10 16:10:21     85s] #
[10/10 16:10:21     85s] #route_global_detail statistics:
[10/10 16:10:21     85s] #Cpu time = 00:00:02
[10/10 16:10:21     85s] #Elapsed time = 00:00:03
[10/10 16:10:21     85s] ### Time Record (route_global_detail) is uninstalled.
[10/10 16:10:21     85s] #Increased memory = 50.48 (MB)
[10/10 16:10:21     85s] #Total memory = 2947.67 (MB)
[10/10 16:10:21     85s] #Peak memory = 3043.62 (MB)
[10/10 16:10:21     85s] #Number of warnings = 1
[10/10 16:10:21     85s] #Total number of warnings = 1
[10/10 16:10:21     85s] #Number of fails = 0
[10/10 16:10:21     85s] #Total number of fails = 0
[10/10 16:10:21     85s] #Complete route_global_detail on Fri Oct 10 16:10:21 2025
[10/10 16:10:21     85s] #
[10/10 16:10:21     85s] #
[10/10 16:10:21     85s] #  Scalability Statistics
[10/10 16:10:21     85s] #
[10/10 16:10:21     85s] #-------------------------+---------+-------------+------------+
[10/10 16:10:21     85s] #  route_global_detail    | cpu time| elapsed time| scalability|
[10/10 16:10:21     85s] #-------------------------+---------+-------------+------------+
[10/10 16:10:21     85s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[10/10 16:10:21     85s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[10/10 16:10:21     85s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[10/10 16:10:21     85s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[10/10 16:10:21     85s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[10/10 16:10:21     85s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[10/10 16:10:21     85s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[10/10 16:10:21     85s] #  Line Assignment        | 00:00:00|     00:00:00|         1.0|
[10/10 16:10:21     85s] #  Detail Routing         | 00:00:02|     00:00:02|         1.0|
[10/10 16:10:21     85s] #  (-) Signature          | 00:00:00|     00:00:00|         1.0|
[10/10 16:10:21     85s] #  Entire Command         | 00:00:02|     00:00:03|         1.0|
[10/10 16:10:21     85s] #-------------------------+---------+-------------+------------+
[10/10 16:10:21     85s] #
[10/10 16:10:21     85s]         NanoRoute done. (took cpu=0:00:02.5 real=0:00:02.5)
[10/10 16:10:21     85s]       Clock detailed routing done.
[10/10 16:10:21     85s] Skipping check of guided vs. routed net lengths.
[10/10 16:10:21     85s] Set FIXED routing status on 7 net(s)
[10/10 16:10:21     85s] Set FIXED placed status on 6 instance(s)
[10/10 16:10:21     85s]       Route Remaining Unrouted Nets...
[10/10 16:10:21     85s] Running route_early_global to complete any remaining unrouted nets.
[10/10 16:10:21     85s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2947.7M, EPOCH TIME: 1760127021.476962
[10/10 16:10:21     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:21     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:21     85s] Cell top_lvl LLGs are deleted
[10/10 16:10:21     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:21     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:21     85s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2944.9M, EPOCH TIME: 1760127021.477442
[10/10 16:10:21     85s] Memory usage before memory release/compaction is 2944.9
[10/10 16:10:21     85s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:10:21     85s] Memory usage at end of DPlace-Cleanup is 2944.9M.
[10/10 16:10:21     85s] [oiLAM] Zs 5, 6
[10/10 16:10:21     85s] ### Creating LA Mngr. totSessionCpu=0:01:27 mem=2944.9M
[10/10 16:10:21     85s] eee: escapedRCCornerName (Nominal_25C)
[10/10 16:10:21     85s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[10/10 16:10:21     85s] eee: pegSigSF=1.070000
[10/10 16:10:21     85s] Updating RC Grid density data for preRoute extraction ...
[10/10 16:10:21     85s] Initializing multi-corner resistance tables ...
[10/10 16:10:21     85s] eee: Grid unit RC data computation started
[10/10 16:10:21     85s] eee: Grid unit RC data computation completed
[10/10 16:10:21     85s] eee: l=1 avDens=0.106002 usedTrk=3886.086885 availTrk=36660.637345 sigTrk=3886.086885
[10/10 16:10:21     85s] eee: l=2 avDens=0.000980 usedTrk=1.586473 availTrk=1619.540039 sigTrk=1.586473
[10/10 16:10:21     85s] eee: l=3 avDens=0.022628 usedTrk=43.903382 availTrk=1940.248148 sigTrk=43.903382
[10/10 16:10:21     85s] eee: l=4 avDens=0.029378 usedTrk=850.101280 availTrk=28936.591042 sigTrk=850.101280
[10/10 16:10:21     85s] eee: l=5 avDens=0.157087 usedTrk=1421.512826 availTrk=9049.180328 sigTrk=1421.512826
[10/10 16:10:21     85s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:10:21     85s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[10/10 16:10:21     85s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.264852 uaWl=0.000000 uaWlH=0.151500 aWlH=0.000000 lMod=0 pMax=0.844000 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[10/10 16:10:21     85s] eee: NetCapCache creation started. (Current Mem: 2944.867M) 
[10/10 16:10:21     85s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2944.867M) 
[10/10 16:10:21     85s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[10/10 16:10:21     85s] eee: Metal Layers Info:
[10/10 16:10:21     85s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:10:21     85s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[10/10 16:10:21     85s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:10:21     85s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[10/10 16:10:21     85s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[10/10 16:10:21     85s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[10/10 16:10:21     85s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[10/10 16:10:21     85s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[10/10 16:10:21     85s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:10:21     85s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[10/10 16:10:21     85s] eee: +-----------------------NDR Info-----------------------+
[10/10 16:10:21     85s] eee: NDR Count = 0, Fake NDR = 0
[10/10 16:10:21     85s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[10/10 16:10:21     85s] ### Creating LA Mngr, finished. totSessionCpu=0:01:27 mem=2944.9M
[10/10 16:10:21     85s] Running pre-eGR process
[10/10 16:10:21     85s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/10 16:10:21     85s] Type 'man IMPPTN-1250' for more detail.
[10/10 16:10:21     85s] [NR-eGR] Started Early Global Route ( Curr Mem: 2.76 MB )
[10/10 16:10:21     85s] (I)      Initializing eGR engine (regular)
[10/10 16:10:21     85s] Set min layer with design mode ( 1 )
[10/10 16:10:21     85s] Set max layer with design mode ( 5 )
[10/10 16:10:21     85s] (I)      clean place blk overflow:
[10/10 16:10:21     85s] (I)      H : enabled 1.00 0
[10/10 16:10:21     85s] (I)      V : enabled 1.00 0
[10/10 16:10:21     85s] (I)      Initializing eGR engine (regular)
[10/10 16:10:21     85s] Set min layer with design mode ( 1 )
[10/10 16:10:21     85s] Set max layer with design mode ( 5 )
[10/10 16:10:21     85s] (I)      clean place blk overflow:
[10/10 16:10:21     85s] (I)      H : enabled 1.00 0
[10/10 16:10:21     85s] (I)      V : enabled 1.00 0
[10/10 16:10:21     85s] (I)      Running eGR Regular flow
[10/10 16:10:21     85s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.76 MB )
[10/10 16:10:21     85s] (I)      # wire layers (front) : 6
[10/10 16:10:21     85s] (I)      # wire layers (back)  : 0
[10/10 16:10:21     85s] (I)      min wire layer : 1
[10/10 16:10:21     85s] (I)      max wire layer : 5
[10/10 16:10:21     85s] (I)      # cut layers (front) : 5
[10/10 16:10:21     85s] (I)      # cut layers (back)  : 0
[10/10 16:10:21     85s] (I)      min cut layer : 1
[10/10 16:10:21     85s] (I)      max cut layer : 4
[10/10 16:10:21     85s] (I)      ================================ Layers ================================
[10/10 16:10:21     85s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:21     85s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:10:21     85s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:21     85s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:10:21     85s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:10:21     85s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:10:21     85s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:10:21     85s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:10:21     85s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:10:21     85s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:10:21     85s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:10:21     85s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:10:21     85s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:10:21     85s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:10:21     85s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:21     85s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:10:21     85s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:10:21     85s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:10:21     85s] (I)      Started Import and model ( Curr Mem: 2.76 MB )
[10/10 16:10:21     85s] (I)      == Non-default Options ==
[10/10 16:10:21     85s] (I)      Maximum routing layer                              : 5
[10/10 16:10:21     85s] (I)      Minimum routing layer                              : 1
[10/10 16:10:21     85s] (I)      Top routing layer                                  : 5
[10/10 16:10:21     85s] (I)      Bottom routing layer                               : 1
[10/10 16:10:21     85s] (I)      Number of threads                                  : 1
[10/10 16:10:21     85s] (I)      Route tie net to shape                             : auto
[10/10 16:10:21     85s] (I)      Method to set GCell size                           : row
[10/10 16:10:21     85s] (I)      Tie hi/lo max distance                             : 41.400000
[10/10 16:10:21     85s] (I)      Counted 12915 PG shapes. eGR will not process PG shapes layer by layer.
[10/10 16:10:21     85s] (I)      Removed 1 out of boundary tracks from layer 3
[10/10 16:10:21     85s] (I)      ============== Pin Summary ==============
[10/10 16:10:21     85s] (I)      +-------+--------+---------+------------+
[10/10 16:10:21     85s] (I)      | Layer | # pins | % total |      Group |
[10/10 16:10:21     85s] (I)      +-------+--------+---------+------------+
[10/10 16:10:21     85s] (I)      |     1 |   3180 |  100.00 |        Pin |
[10/10 16:10:21     85s] (I)      |     2 |      0 |    0.00 | Pin access |
[10/10 16:10:21     85s] (I)      |     3 |      0 |    0.00 | Pin access |
[10/10 16:10:21     85s] (I)      |     4 |      0 |    0.00 |      Other |
[10/10 16:10:21     85s] (I)      |     5 |      0 |    0.00 |      Other |
[10/10 16:10:21     85s] (I)      +-------+--------+---------+------------+
[10/10 16:10:21     85s] (I)      Custom ignore net properties:
[10/10 16:10:21     85s] (I)      1 : NotLegal
[10/10 16:10:21     85s] (I)      Default ignore net properties:
[10/10 16:10:21     85s] (I)      1 : Special
[10/10 16:10:21     85s] (I)      2 : Analog
[10/10 16:10:21     85s] (I)      3 : Fixed
[10/10 16:10:21     85s] (I)      4 : Skipped
[10/10 16:10:21     85s] (I)      5 : MixedSignal
[10/10 16:10:21     85s] (I)      Prerouted net properties:
[10/10 16:10:21     85s] (I)      1 : NotLegal
[10/10 16:10:21     85s] (I)      2 : Special
[10/10 16:10:21     85s] (I)      3 : Analog
[10/10 16:10:21     85s] (I)      4 : Fixed
[10/10 16:10:21     85s] (I)      5 : Skipped
[10/10 16:10:21     85s] (I)      6 : MixedSignal
[10/10 16:10:21     85s] [NR-eGR] Early global route reroute all routable nets
[10/10 16:10:21     85s] (I)      Use row-based GCell size
[10/10 16:10:21     85s] (I)      Use row-based GCell align
[10/10 16:10:21     85s] (I)      layer 0 area = 83000
[10/10 16:10:21     85s] (I)      layer 1 area = 67600
[10/10 16:10:21     85s] (I)      layer 2 area = 240000
[10/10 16:10:21     85s] (I)      layer 3 area = 240000
[10/10 16:10:21     85s] (I)      layer 4 area = 4000000
[10/10 16:10:21     85s] (I)      GCell unit size   : 4140
[10/10 16:10:21     85s] (I)      GCell multiplier  : 1
[10/10 16:10:21     85s] (I)      GCell row height  : 4140
[10/10 16:10:21     85s] (I)      Actual row height : 4140
[10/10 16:10:21     85s] (I)      GCell align ref   : 29900 29900
[10/10 16:10:21     85s] [NR-eGR] Track table information for default rule: 
[10/10 16:10:21     85s] [NR-eGR] met1 has single uniform track structure
[10/10 16:10:21     85s] [NR-eGR] met2 has single uniform track structure
[10/10 16:10:21     85s] [NR-eGR] met3 has single uniform track structure
[10/10 16:10:21     85s] [NR-eGR] met4 has single uniform track structure
[10/10 16:10:21     85s] [NR-eGR] met5 has single uniform track structure
[10/10 16:10:21     85s] (I)      ============== Default via ===============
[10/10 16:10:21     85s] (I)      +---+------------------+-----------------+
[10/10 16:10:21     85s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[10/10 16:10:21     85s] (I)      +---+------------------+-----------------+
[10/10 16:10:21     85s] (I)      | 1 |    1  M1M2_PR    |    1  M1M2_PR   |
[10/10 16:10:21     85s] (I)      | 2 |    6  M2M3_PR    |    6  M2M3_PR   |
[10/10 16:10:21     85s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[10/10 16:10:21     85s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[10/10 16:10:21     85s] (I)      +---+------------------+-----------------+
[10/10 16:10:21     85s] (I)      Design has 4 placement macros with 4 shapes. 
[10/10 16:10:21     85s] [NR-eGR] Read 24552 PG shapes
[10/10 16:10:21     85s] [NR-eGR] Read 0 clock shapes
[10/10 16:10:21     85s] [NR-eGR] Read 0 other shapes
[10/10 16:10:21     85s] [NR-eGR] #Routing Blockages  : 8
[10/10 16:10:21     85s] [NR-eGR] #Bump Blockages     : 0
[10/10 16:10:21     85s] [NR-eGR] #Instance Blockages : 14206
[10/10 16:10:21     85s] [NR-eGR] #PG Blockages       : 24552
[10/10 16:10:21     85s] [NR-eGR] #Halo Blockages     : 0
[10/10 16:10:21     85s] [NR-eGR] #Boundary Blockages : 0
[10/10 16:10:21     85s] [NR-eGR] #Clock Blockages    : 0
[10/10 16:10:21     85s] [NR-eGR] #Other Blockages    : 0
[10/10 16:10:21     85s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/10 16:10:21     85s] [NR-eGR] #prerouted nets         : 7
[10/10 16:10:21     85s] [NR-eGR] #prerouted special nets : 0
[10/10 16:10:21     85s] [NR-eGR] #prerouted wires        : 486
[10/10 16:10:21     85s] (I)        Front-side 1100 ( ignored 7 )
[10/10 16:10:21     85s] (I)        Back-side  0 ( ignored 0 )
[10/10 16:10:21     85s] (I)        Both-side  0 ( ignored 0 )
[10/10 16:10:21     85s] [NR-eGR] Read 1100 nets ( ignored 7 )
[10/10 16:10:21     85s] (I)      handle routing halo
[10/10 16:10:21     85s] (I)      Reading macro buffers
[10/10 16:10:21     85s] (I)      Number of macro buffers: 0
[10/10 16:10:21     85s] [NR-eGR] Handle net priority by net group ordering
[10/10 16:10:21     85s] (I)      original grid = 248 x 315
[10/10 16:10:21     85s] (I)      merged grid = 248 x 315
[10/10 16:10:21     85s] (I)      Read Num Blocks=38766  Num Prerouted Wires=486  Num CS=0
[10/10 16:10:21     85s] (I)      Layer 0 (H) : #blockages 18267 : #preroutes 98
[10/10 16:10:21     85s] (I)      Layer 1 (V) : #blockages 7256 : #preroutes 232
[10/10 16:10:21     85s] (I)      Layer 2 (H) : #blockages 7416 : #preroutes 118
[10/10 16:10:21     85s] (I)      Layer 3 (V) : #blockages 5004 : #preroutes 37
[10/10 16:10:21     85s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 1
[10/10 16:10:21     85s] (I)      Number of ignored nets                =      7
[10/10 16:10:21     85s] (I)      Number of connected nets              =      0
[10/10 16:10:21     85s] (I)      Number of fixed nets                  =      7.  Ignored: Yes
[10/10 16:10:21     85s] (I)      Number of clock nets                  =      7.  Ignored: No
[10/10 16:10:21     85s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/10 16:10:21     85s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/10 16:10:21     85s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/10 16:10:21     85s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/10 16:10:21     85s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/10 16:10:21     85s] (I)      Ndr track 0 does not exist
[10/10 16:10:21     85s] (I)      ---------------------Grid Graph Info--------------------
[10/10 16:10:21     85s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[10/10 16:10:21     85s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[10/10 16:10:21     85s] (I)      Site width          :   460  (dbu)
[10/10 16:10:21     85s] (I)      Row height          :  4140  (dbu)
[10/10 16:10:21     85s] (I)      GCell row height    :  4140  (dbu)
[10/10 16:10:21     85s] (I)      GCell width         :  4140  (dbu)
[10/10 16:10:21     85s] (I)      GCell height        :  4140  (dbu)
[10/10 16:10:21     85s] (I)      Grid                :   248   315     5
[10/10 16:10:21     85s] (I)      Layer numbers       :     1     2     3     4     5
[10/10 16:10:21     85s] (I)      Layer name         :  met1  met2  met3  met4  met5
[10/10 16:10:21     85s] (I)      Vertical capacity   :     0  4140     0  4140     0
[10/10 16:10:21     85s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[10/10 16:10:21     85s] (I)      Default wire width  :   140   140   300   300  1600
[10/10 16:10:21     85s] (I)      Default wire space  :   140   140   300   300  1600
[10/10 16:10:21     85s] (I)      Default wire pitch  :   280   280   600   600  3200
[10/10 16:10:21     85s] (I)      Default pitch size  :   460   460   610   615  3660
[10/10 16:10:21     85s] (I)      First track coord   :   460   460   620   380  4280
[10/10 16:10:21     85s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[10/10 16:10:21     85s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[10/10 16:10:21     85s] (I)      --------------------------------------------------------
[10/10 16:10:21     85s] 
[10/10 16:10:21     85s] [NR-eGR] == Routing rule table ==
[10/10 16:10:21     85s] [NR-eGR]  ID  Name       #Nets 
[10/10 16:10:21     85s] [NR-eGR] ----------------------
[10/10 16:10:21     85s] [NR-eGR]   1  (Default)   1093 
[10/10 16:10:21     85s] (I)      ==== NDR : (Default) ====
[10/10 16:10:21     85s] (I)      +--------------+--------+
[10/10 16:10:21     85s] (I)      |           ID |      1 |
[10/10 16:10:21     85s] (I)      |      Default |    yes |
[10/10 16:10:21     85s] (I)      |  Clk Special |     no |
[10/10 16:10:21     85s] (I)      | Hard spacing |     no |
[10/10 16:10:21     85s] (I)      |    NDR track | (none) |
[10/10 16:10:21     85s] (I)      |      NDR via | (none) |
[10/10 16:10:21     85s] (I)      |  Extra space |      0 |
[10/10 16:10:21     85s] (I)      |      Shields |      0 |
[10/10 16:10:21     85s] (I)      |   Demand (H) |      1 |
[10/10 16:10:21     85s] (I)      |   Demand (V) |      1 |
[10/10 16:10:21     85s] (I)      |        #Nets |   1093 |
[10/10 16:10:21     85s] (I)      +--------------+--------+
[10/10 16:10:21     85s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:21     85s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:10:21     85s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:21     85s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:10:21     85s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:10:21     85s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[10/10 16:10:21     85s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[10/10 16:10:21     85s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[10/10 16:10:21     85s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:10:21     85s] (I)      =============== Blocked Tracks ===============
[10/10 16:10:21     85s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:21     85s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/10 16:10:21     85s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:21     85s] (I)      |     1 |  701592 |   360589 |        51.40% |
[10/10 16:10:21     85s] (I)      |     2 |  702135 |   362386 |        51.61% |
[10/10 16:10:21     85s] (I)      |     3 |  528984 |   243363 |        46.01% |
[10/10 16:10:21     85s] (I)      |     4 |  525420 |   279912 |        53.27% |
[10/10 16:10:21     85s] (I)      |     5 |   88040 |    29884 |        33.94% |
[10/10 16:10:21     85s] (I)      +-------+---------+----------+---------------+
[10/10 16:10:21     85s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.13 sec, Curr Mem: 2.77 MB )
[10/10 16:10:21     85s] (I)      Reset routing kernel
[10/10 16:10:21     85s] (I)      Started Global Routing ( Curr Mem: 2.77 MB )
[10/10 16:10:21     86s] (I)      totalPins=3051  totalGlobalPin=3047 (99.87%)
[10/10 16:10:21     86s] (I)      ================= Net Group Info =================
[10/10 16:10:21     86s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:21     86s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[10/10 16:10:21     86s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:21     86s] (I)      |  1 |           1093 |      met1(1) |   met5(5) |
[10/10 16:10:21     86s] (I)      +----+----------------+--------------+-----------+
[10/10 16:10:21     86s] (I)      total 2D Cap : 1318413 = (689832 H, 628581 V)
[10/10 16:10:21     86s] (I)      total 2D Demand : 2906 = (1390 H, 1516 V)
[10/10 16:10:21     86s] (I)      init route region map
[10/10 16:10:21     86s] (I)      #blocked regions = 33
[10/10 16:10:21     86s] (I)      #non-blocked regions = 1
[10/10 16:10:21     86s] (I)      init safety region map
[10/10 16:10:21     86s] (I)      #blocked regions = 33
[10/10 16:10:21     86s] (I)      #non-blocked regions = 1
[10/10 16:10:21     86s] (I)      Adjusted 0 GCells for pin access
[10/10 16:10:21     86s] (I)      
[10/10 16:10:21     86s] (I)      ============  Phase 1a Route ============
[10/10 16:10:21     86s] [NR-eGR] Layer group 1: route 1093 net(s) in layer range [1, 5]
[10/10 16:10:21     86s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 68
[10/10 16:10:21     86s] (I)      Usage: 32586 = (16033 H, 16553 V) = (2.32% H, 2.63% V) = (6.638e+04um H, 6.853e+04um V)
[10/10 16:10:21     86s] (I)      
[10/10 16:10:21     86s] (I)      ============  Phase 1b Route ============
[10/10 16:10:21     86s] (I)      Usage: 32588 = (16033 H, 16555 V) = (2.32% H, 2.63% V) = (6.638e+04um H, 6.854e+04um V)
[10/10 16:10:21     86s] (I)      Overflow of layer group 1: 0.13% H + 1.89% V. EstWL: 1.349143e+05um
[10/10 16:10:21     86s] (I)      Congestion metric : 1.41%H 14.26%V, 15.67%HV
[10/10 16:10:21     86s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/10 16:10:21     86s] (I)      
[10/10 16:10:21     86s] (I)      ============  Phase 1c Route ============
[10/10 16:10:21     86s] (I)      Level2 Grid: 50 x 63
[10/10 16:10:21     86s] (I)      Usage: 32786 = (16184 H, 16602 V) = (2.35% H, 2.64% V) = (6.700e+04um H, 6.873e+04um V)
[10/10 16:10:21     86s] (I)      
[10/10 16:10:21     86s] (I)      ============  Phase 1d Route ============
[10/10 16:10:21     86s] (I)      Usage: 32993 = (16232 H, 16761 V) = (2.35% H, 2.67% V) = (6.720e+04um H, 6.939e+04um V)
[10/10 16:10:21     86s] (I)      
[10/10 16:10:21     86s] (I)      ============  Phase 1e Route ============
[10/10 16:10:21     86s] (I)      Usage: 32993 = (16232 H, 16761 V) = (2.35% H, 2.67% V) = (6.720e+04um H, 6.939e+04um V)
[10/10 16:10:21     86s] (I)      
[10/10 16:10:21     86s] (I)      ============  Phase 1l Route ============
[10/10 16:10:21     86s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.01% V. EstWL: 1.365910e+05um
[10/10 16:10:21     86s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/10 16:10:21     86s] (I)      Layer  1:     342596       562        23      307152      393093    (43.86%) 
[10/10 16:10:21     86s] (I)      Layer  2:     386103     13849         1      298152      402696    (42.54%) 
[10/10 16:10:21     86s] (I)      Layer  3:     288253     18658       572      225297      302756    (42.67%) 
[10/10 16:10:21     86s] (I)      Layer  4:     246185      5027       118      232998      291214    (44.45%) 
[10/10 16:10:21     86s] (I)      Layer  5:      57884       433         0       28451       59558    (32.33%) 
[10/10 16:10:21     86s] (I)      Total:       1321021     38529       714     1092048     1449316    (42.97%) 
[10/10 16:10:21     86s] (I)      
[10/10 16:10:21     86s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/10 16:10:21     86s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/10 16:10:21     86s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/10 16:10:21     86s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[10/10 16:10:21     86s] [NR-eGR] --------------------------------------------------------------------------------
[10/10 16:10:21     86s] [NR-eGR]    met1 ( 1)        21( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[10/10 16:10:21     86s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:10:21     86s] [NR-eGR]    met3 ( 3)       383( 0.86%)         5( 0.01%)         1( 0.00%)   ( 0.87%) 
[10/10 16:10:21     86s] [NR-eGR]    met4 ( 4)       114( 0.26%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[10/10 16:10:21     86s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:10:21     86s] [NR-eGR] --------------------------------------------------------------------------------
[10/10 16:10:21     86s] [NR-eGR]        Total       519( 0.23%)         5( 0.00%)         1( 0.00%)   ( 0.23%) 
[10/10 16:10:21     86s] [NR-eGR] 
[10/10 16:10:21     86s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.21 sec, Curr Mem: 2.77 MB )
[10/10 16:10:21     86s] (I)      Updating congestion map
[10/10 16:10:21     86s] (I)      total 2D Cap : 1331766 = (694150 H, 637616 V)
[10/10 16:10:21     86s] [NR-eGR] Overflow after Early Global Route 0.11% H + 0.00% V
[10/10 16:10:21     86s] (I)      Running track assignment and export wires
[10/10 16:10:21     86s] (I)      Delete wires for 1093 nets 
[10/10 16:10:21     86s] (I)      ============= Track Assignment ============
[10/10 16:10:21     86s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.76 MB )
[10/10 16:10:21     86s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[10/10 16:10:21     86s] (I)      Run Multi-thread track assignment
[10/10 16:10:22     86s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2.76 MB )
[10/10 16:10:22     86s] (I)      Started Export ( Curr Mem: 2.76 MB )
[10/10 16:10:22     86s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[10/10 16:10:22     86s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[10/10 16:10:22     86s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:22     86s] [NR-eGR]               Length (um)  Vias 
[10/10 16:10:22     86s] [NR-eGR] --------------------------------
[10/10 16:10:22     86s] [NR-eGR]  met1  (1H)          3696  3162 
[10/10 16:10:22     86s] [NR-eGR]  met2  (2V)         55354  2505 
[10/10 16:10:22     86s] [NR-eGR]  met3  (3H)         64193   342 
[10/10 16:10:22     86s] [NR-eGR]  met4  (4V)         16636   116 
[10/10 16:10:22     86s] [NR-eGR]  met5  (5H)          1768     0 
[10/10 16:10:22     86s] [NR-eGR] --------------------------------
[10/10 16:10:22     86s] [NR-eGR]        Total       141647  6125 
[10/10 16:10:22     86s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:22     86s] [NR-eGR] Total half perimeter of net bounding box: 107837um
[10/10 16:10:22     86s] [NR-eGR] Total length: 141647um, number of vias: 6125
[10/10 16:10:22     86s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:10:22     86s] (I)      == Layer wire length by net rule ==
[10/10 16:10:22     86s] (I)                     Default 
[10/10 16:10:22     86s] (I)      -----------------------
[10/10 16:10:22     86s] (I)       met1  (1H)     3696um 
[10/10 16:10:22     86s] (I)       met2  (2V)    55354um 
[10/10 16:10:22     86s] (I)       met3  (3H)    64193um 
[10/10 16:10:22     86s] (I)       met4  (4V)    16636um 
[10/10 16:10:22     86s] (I)       met5  (5H)     1768um 
[10/10 16:10:22     86s] (I)      -----------------------
[10/10 16:10:22     86s] (I)             Total  141647um 
[10/10 16:10:22     86s] (I)      == Layer via count by net rule ==
[10/10 16:10:22     86s] (I)                    Default 
[10/10 16:10:22     86s] (I)      ----------------------
[10/10 16:10:22     86s] (I)       met1  (1H)      3162 
[10/10 16:10:22     86s] (I)       met2  (2V)      2505 
[10/10 16:10:22     86s] (I)       met3  (3H)       342 
[10/10 16:10:22     86s] (I)       met4  (4V)       116 
[10/10 16:10:22     86s] (I)       met5  (5H)         0 
[10/10 16:10:22     86s] (I)      ----------------------
[10/10 16:10:22     86s] (I)             Total     6125 
[10/10 16:10:22     86s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.76 MB )
[10/10 16:10:22     86s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.50 sec, Curr Mem: 2.76 MB )
[10/10 16:10:22     86s] [NR-eGR] Finished Early Global Route ( CPU: 0.39 sec, Real: 0.51 sec, Curr Mem: 2.76 MB )
[10/10 16:10:22     86s] (I)      ======================================== Runtime Summary =========================================
[10/10 16:10:22     86s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[10/10 16:10:22     86s] (I)      --------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s] (I)       Early Global Route                             100.00%  23.00 sec  23.50 sec  0.51 sec  0.39 sec 
[10/10 16:10:22     86s] (I)       +-Early Global Route kernel                     98.67%  23.00 sec  23.50 sec  0.50 sec  0.38 sec 
[10/10 16:10:22     86s] (I)       | +-Import and model                            25.37%  23.03 sec  23.16 sec  0.13 sec  0.06 sec 
[10/10 16:10:22     86s] (I)       | | +-Create place DB                            1.18%  23.03 sec  23.04 sec  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)       | | | +-Import place data                        1.16%  23.03 sec  23.04 sec  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Read instances and placement           0.35%  23.03 sec  23.03 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Read nets                              0.78%  23.03 sec  23.04 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | +-Create route DB                           14.56%  23.04 sec  23.11 sec  0.07 sec  0.05 sec 
[10/10 16:10:22     86s] (I)       | | | +-Import route data (1T)                  14.30%  23.04 sec  23.11 sec  0.07 sec  0.05 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Read blockages ( Layer 1-5 )           1.55%  23.06 sec  23.07 sec  0.01 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | | +-Read routing blockages               0.01%  23.06 sec  23.06 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | | +-Read bump blockages                  0.00%  23.06 sec  23.06 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | | +-Read instance blockages              0.53%  23.06 sec  23.06 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | | +-Read PG blockages                    0.08%  23.06 sec  23.06 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  23.06 sec  23.06 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | | +-Read clock blockages                 0.08%  23.06 sec  23.06 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | | +-Read other blockages                 0.08%  23.06 sec  23.06 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | | +-Read halo blockages                  0.00%  23.06 sec  23.06 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | | +-Read boundary cut boxes              0.00%  23.06 sec  23.06 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Read blackboxes                        0.00%  23.07 sec  23.07 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Read prerouted                         0.21%  23.07 sec  23.07 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Read nets                              0.23%  23.07 sec  23.07 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Set up via pillars                     0.08%  23.07 sec  23.07 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Read net priorities                    0.03%  23.07 sec  23.07 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Initialize 3D grid graph               0.45%  23.07 sec  23.07 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Model blockage capacity                5.95%  23.07 sec  23.10 sec  0.03 sec  0.03 sec 
[10/10 16:10:22     86s] (I)       | | | | | +-Initialize 3D capacity               5.43%  23.07 sec  23.10 sec  0.03 sec  0.03 sec 
[10/10 16:10:22     86s] (I)       | | +-Read aux data                              0.00%  23.11 sec  23.11 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | +-Others data preparation                    0.00%  23.11 sec  23.11 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | +-Create route kernel                        9.41%  23.11 sec  23.16 sec  0.05 sec  0.01 sec 
[10/10 16:10:22     86s] (I)       | +-Global Routing                              41.34%  23.16 sec  23.37 sec  0.21 sec  0.18 sec 
[10/10 16:10:22     86s] (I)       | | +-Initialization                             0.29%  23.16 sec  23.16 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | +-Net group 1                               33.72%  23.16 sec  23.33 sec  0.17 sec  0.17 sec 
[10/10 16:10:22     86s] (I)       | | | +-Generate topology                        0.31%  23.16 sec  23.16 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | +-Phase 1a                                 2.64%  23.20 sec  23.21 sec  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Pattern routing (1T)                   1.08%  23.20 sec  23.21 sec  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.83%  23.21 sec  23.21 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Add via demand to 2D                   0.64%  23.21 sec  23.21 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | +-Phase 1b                                 2.04%  23.21 sec  23.22 sec  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Monotonic routing (1T)                 1.44%  23.21 sec  23.22 sec  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)       | | | +-Phase 1c                                 3.42%  23.22 sec  23.24 sec  0.02 sec  0.02 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Two level Routing                      3.40%  23.22 sec  23.24 sec  0.02 sec  0.02 sec 
[10/10 16:10:22     86s] (I)       | | | | | +-Two Level Routing (Regular)          2.64%  23.23 sec  23.24 sec  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)       | | | | | +-Two Level Routing (Strong)           0.50%  23.24 sec  23.24 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | +-Phase 1d                                12.29%  23.24 sec  23.30 sec  0.06 sec  0.06 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Detoured routing (1T)                 12.26%  23.24 sec  23.30 sec  0.06 sec  0.06 sec 
[10/10 16:10:22     86s] (I)       | | | +-Phase 1e                                 0.27%  23.30 sec  23.31 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Route legalization                     0.13%  23.30 sec  23.31 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | | | +-Legalize Blockage Violations         0.12%  23.30 sec  23.31 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | +-Phase 1l                                 5.39%  23.31 sec  23.33 sec  0.03 sec  0.03 sec 
[10/10 16:10:22     86s] (I)       | | | | +-Layer assignment (1T)                  4.28%  23.31 sec  23.33 sec  0.02 sec  0.02 sec 
[10/10 16:10:22     86s] (I)       | +-Export cong map                             17.57%  23.37 sec  23.46 sec  0.09 sec  0.09 sec 
[10/10 16:10:22     86s] (I)       | | +-Export 2D cong map                         8.17%  23.42 sec  23.46 sec  0.04 sec  0.04 sec 
[10/10 16:10:22     86s] (I)       | +-Extract Global 3D Wires                      0.20%  23.46 sec  23.46 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | +-Track Assignment (1T)                        5.78%  23.46 sec  23.49 sec  0.03 sec  0.03 sec 
[10/10 16:10:22     86s] (I)       | | +-Initialization                             0.09%  23.46 sec  23.46 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | +-Track Assignment Kernel                    5.59%  23.46 sec  23.49 sec  0.03 sec  0.03 sec 
[10/10 16:10:22     86s] (I)       | | +-Free Memory                                0.00%  23.49 sec  23.49 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | +-Export                                       2.87%  23.49 sec  23.50 sec  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)       | | +-Export DB wires                            1.04%  23.49 sec  23.49 sec  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)       | | | +-Export all nets                          0.77%  23.49 sec  23.49 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | | +-Set wire vias                            0.17%  23.49 sec  23.49 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | +-Report wirelength                          1.36%  23.49 sec  23.50 sec  0.01 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | +-Update net boxes                           0.33%  23.50 sec  23.50 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | | +-Update timing                              0.00%  23.50 sec  23.50 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)       | +-Postprocess design                           0.02%  23.50 sec  23.50 sec  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)      ======================= Summary by functions ========================
[10/10 16:10:22     86s] (I)       Lv  Step                                      %      Real       CPU 
[10/10 16:10:22     86s] (I)      ---------------------------------------------------------------------
[10/10 16:10:22     86s] (I)        0  Early Global Route                  100.00%  0.51 sec  0.39 sec 
[10/10 16:10:22     86s] (I)        1  Early Global Route kernel            98.67%  0.50 sec  0.38 sec 
[10/10 16:10:22     86s] (I)        2  Global Routing                       41.34%  0.21 sec  0.18 sec 
[10/10 16:10:22     86s] (I)        2  Import and model                     25.37%  0.13 sec  0.06 sec 
[10/10 16:10:22     86s] (I)        2  Export cong map                      17.57%  0.09 sec  0.09 sec 
[10/10 16:10:22     86s] (I)        2  Track Assignment (1T)                 5.78%  0.03 sec  0.03 sec 
[10/10 16:10:22     86s] (I)        2  Export                                2.87%  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)        2  Extract Global 3D Wires               0.20%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        2  Postprocess design                    0.02%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        3  Net group 1                          33.72%  0.17 sec  0.17 sec 
[10/10 16:10:22     86s] (I)        3  Create route DB                      14.56%  0.07 sec  0.05 sec 
[10/10 16:10:22     86s] (I)        3  Create route kernel                   9.41%  0.05 sec  0.01 sec 
[10/10 16:10:22     86s] (I)        3  Export 2D cong map                    8.17%  0.04 sec  0.04 sec 
[10/10 16:10:22     86s] (I)        3  Track Assignment Kernel               5.59%  0.03 sec  0.03 sec 
[10/10 16:10:22     86s] (I)        3  Report wirelength                     1.36%  0.01 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        3  Create place DB                       1.18%  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)        3  Export DB wires                       1.04%  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)        3  Initialization                        0.38%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        3  Update net boxes                      0.33%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        4  Import route data (1T)               14.30%  0.07 sec  0.05 sec 
[10/10 16:10:22     86s] (I)        4  Phase 1d                             12.29%  0.06 sec  0.06 sec 
[10/10 16:10:22     86s] (I)        4  Phase 1l                              5.39%  0.03 sec  0.03 sec 
[10/10 16:10:22     86s] (I)        4  Phase 1c                              3.42%  0.02 sec  0.02 sec 
[10/10 16:10:22     86s] (I)        4  Phase 1a                              2.64%  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)        4  Phase 1b                              2.04%  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)        4  Import place data                     1.16%  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)        4  Export all nets                       0.77%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        4  Generate topology                     0.31%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        4  Phase 1e                              0.27%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        4  Set wire vias                         0.17%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        5  Detoured routing (1T)                12.26%  0.06 sec  0.06 sec 
[10/10 16:10:22     86s] (I)        5  Model blockage capacity               5.95%  0.03 sec  0.03 sec 
[10/10 16:10:22     86s] (I)        5  Layer assignment (1T)                 4.28%  0.02 sec  0.02 sec 
[10/10 16:10:22     86s] (I)        5  Two level Routing                     3.40%  0.02 sec  0.02 sec 
[10/10 16:10:22     86s] (I)        5  Read blockages ( Layer 1-5 )          1.55%  0.01 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        5  Monotonic routing (1T)                1.44%  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)        5  Pattern routing (1T)                  1.08%  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)        5  Read nets                             1.01%  0.01 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        5  Pattern Routing Avoiding Blockages    0.83%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        5  Add via demand to 2D                  0.64%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        5  Initialize 3D grid graph              0.45%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        5  Read instances and placement          0.35%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        5  Read prerouted                        0.21%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        5  Route legalization                    0.13%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        5  Set up via pillars                    0.08%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        5  Read net priorities                   0.03%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        6  Initialize 3D capacity                5.43%  0.03 sec  0.03 sec 
[10/10 16:10:22     86s] (I)        6  Two Level Routing (Regular)           2.64%  0.01 sec  0.01 sec 
[10/10 16:10:22     86s] (I)        6  Read instance blockages               0.53%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        6  Two Level Routing (Strong)            0.50%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        6  Legalize Blockage Violations          0.12%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        6  Read PG blockages                     0.08%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        6  Read other blockages                  0.08%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        6  Read clock blockages                  0.08%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        6  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        6  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] (I)        7  Allocate memory for PG via list       0.04%  0.00 sec  0.00 sec 
[10/10 16:10:22     86s] Running post-eGR process
[10/10 16:10:22     86s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.5 real=0:00:00.7)
[10/10 16:10:22     86s]     Routing using NR in eGR->NR Step done.
[10/10 16:10:22     86s] Net route status summary:
[10/10 16:10:22     86s]   Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=7, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[10/10 16:10:22     86s]   Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
[10/10 16:10:22     86s] 
[10/10 16:10:22     86s] CCOPT: Done with clock implementation routing.
[10/10 16:10:22     86s] 
[10/10 16:10:22     86s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.6 real=0:00:03.9)
[10/10 16:10:22     86s]   Clock implementation routing done.
[10/10 16:10:22     86s]   Leaving CCOpt scope - extractRC...
[10/10 16:10:22     86s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[10/10 16:10:22     86s] eee: escapedRCCornerName (Nominal_25C)
[10/10 16:10:22     86s] Extraction called for design 'top_lvl' of instances=968 and nets=1452 using extraction engine 'pre_route' .
[10/10 16:10:22     86s] pre_route RC Extraction called for design top_lvl.
[10/10 16:10:22     86s] RC Extraction called in multi-corner(1) mode.
[10/10 16:10:22     86s] RCMode: PreRoute
[10/10 16:10:22     86s]       RC Corner Indexes            0   
[10/10 16:10:22     86s] Capacitance Scaling Factor   : 1.00000 
[10/10 16:10:22     86s] Resistance Scaling Factor    : 1.00000 
[10/10 16:10:22     86s] Clock Cap. Scaling Factor    : 1.00000 
[10/10 16:10:22     86s] Clock Res. Scaling Factor    : 1.00000 
[10/10 16:10:22     86s] Shrink Factor                : 1.00000
[10/10 16:10:22     86s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/10 16:10:22     86s] Using Quantus QRC technology file ...
[10/10 16:10:22     86s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[10/10 16:10:22     86s] eee: pegSigSF=1.070000
[10/10 16:10:22     86s] Updating RC Grid density data for preRoute extraction ...
[10/10 16:10:22     86s] Initializing multi-corner resistance tables ...
[10/10 16:10:22     86s] eee: Grid unit RC data computation started
[10/10 16:10:22     86s] eee: Grid unit RC data computation completed
[10/10 16:10:22     86s] eee: l=1 avDens=0.108170 usedTrk=3975.318192 availTrk=36750.637345 sigTrk=3975.318192
[10/10 16:10:22     86s] eee: l=2 avDens=0.083863 usedTrk=1360.435001 availTrk=16222.028870 sigTrk=1360.435001
[10/10 16:10:22     86s] eee: l=3 avDens=0.164364 usedTrk=1598.495143 availTrk=9725.356684 sigTrk=1598.495143
[10/10 16:10:22     86s] eee: l=4 avDens=0.041598 usedTrk=1209.316932 availTrk=29071.225188 sigTrk=1209.316932
[10/10 16:10:22     86s] eee: l=5 avDens=0.161842 usedTrk=1464.538793 availTrk=9049.180328 sigTrk=1464.538793
[10/10 16:10:22     86s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:10:22     86s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[10/10 16:10:22     86s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.300474 uaWl=1.000000 uaWlH=0.120100 aWlH=0.000000 lMod=0 pMax=0.837500 pMod=82 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[10/10 16:10:22     86s] eee: NetCapCache creation started. (Current Mem: 2944.453M) 
[10/10 16:10:22     86s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2944.453M) 
[10/10 16:10:22     86s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[10/10 16:10:22     86s] eee: Metal Layers Info:
[10/10 16:10:22     86s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:10:22     86s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[10/10 16:10:22     86s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:10:22     86s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[10/10 16:10:22     86s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[10/10 16:10:22     86s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[10/10 16:10:22     86s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[10/10 16:10:22     86s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[10/10 16:10:22     86s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:10:22     86s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[10/10 16:10:22     86s] eee: +-----------------------NDR Info-----------------------+
[10/10 16:10:22     86s] eee: NDR Count = 0, Fake NDR = 0
[10/10 16:10:22     86s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2944.453M)
[10/10 16:10:22     86s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[10/10 16:10:22     86s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/10 16:10:22     86s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[10/10 16:10:22     86s] End AAE Lib Interpolated Model. (MEM=2944.453125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:10:22     86s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:22     86s]   Clock DAG hash after routing clock trees: 41b04cde15795512 389f3606ddb46ec5 2fa1564f994dcadb d00029911ed6db98 df3157780e23755
[10/10 16:10:22     86s]   CTS services accumulated run-time stats after routing clock trees:
[10/10 16:10:22     86s]     delay calculator: calls=4368, total_wall_time=0.521s, mean_wall_time=0.119ms
[10/10 16:10:22     86s]     legalizer: calls=535, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:22     86s]     steiner router: calls=4181, total_wall_time=0.243s, mean_wall_time=0.058ms
[10/10 16:10:22     86s]   Clock DAG stats after routing clock trees:
[10/10 16:10:22     86s]     cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:22     86s]     sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:22     86s]     misc counts      : r=1, pp=0, mci=0
[10/10 16:10:22     86s]     cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:22     86s]     cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:22     86s]     sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:22     86s]     wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
[10/10 16:10:22     86s]     wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
[10/10 16:10:22     86s]     hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
[10/10 16:10:22     86s]   Clock DAG net violations after routing clock trees: none
[10/10 16:10:22     86s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[10/10 16:10:22     86s]     Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:22     86s]     Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:22     86s]     Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:22     86s]   Clock DAG library cell distribution after routing clock trees {count}:
[10/10 16:10:22     86s]      Bufs: CLKBUFX8: 6 
[10/10 16:10:22     86s]   Primary reporting skew groups after routing clock trees:
[10/10 16:10:22     86s]     skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
[10/10 16:10:22     86s]         min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:22     86s]         max path sink: u_resbuf_internal_buffer_reg[60]/CK
[10/10 16:10:22     86s]   Skew group summary after routing clock trees:
[10/10 16:10:22     86s]     skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
[10/10 16:10:22     86s]   CCOpt::Phase::Routing done. (took cpu=0:00:03.6 real=0:00:04.0)
[10/10 16:10:22     86s]   CCOpt::Phase::PostConditioning...
[10/10 16:10:22     86s]   PSR: n = 968 unplaced = 0 placed = 960 soft_fixed = 0 fixed = 8 covered = 0 unknown = 0
[10/10 16:10:22     86s]   CTS PSR unset = 962 soft_fixed = 0 fixed = 6 unknown = 0
[10/10 16:10:22     86s]   Leaving CCOpt scope - Initializing placement interface...
[10/10 16:10:22     86s] Memory usage before memory release/compaction is 2945.2
[10/10 16:10:22     86s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:10:22     86s] Memory usage at beginning of DPlace-Init is 2945.2M.
[10/10 16:10:22     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:2945.2M, EPOCH TIME: 1760127022.253536
[10/10 16:10:22     86s] Processing tracks to init pin-track alignment.
[10/10 16:10:22     86s] z: 2, totalTracks: 1
[10/10 16:10:22     86s] z: 4, totalTracks: 1
[10/10 16:10:22     86s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:10:22     86s] Cell top_lvl LLGs are deleted
[10/10 16:10:22     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:22     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:22     86s] # Building top_lvl llgBox search-tree.
[10/10 16:10:22     86s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2945.2M, EPOCH TIME: 1760127022.280156
[10/10 16:10:22     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:22     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:22     86s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2945.2M, EPOCH TIME: 1760127022.280429
[10/10 16:10:22     86s] Max number of tech site patterns supported in site array is 256.
[10/10 16:10:22     86s] Core basic site is CoreSite
[10/10 16:10:22     86s] After signature check, allow fast init is true, keep pre-filter is true.
[10/10 16:10:22     86s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/10 16:10:22     86s] Fast DP-INIT is on for default
[10/10 16:10:22     86s] Keep-away cache is enable on metals: 1-5
[10/10 16:10:22     86s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/10 16:10:22     86s] Atter site array init, number of instance map data is 0.
[10/10 16:10:22     86s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.013, REAL:0.014, MEM:2945.2M, EPOCH TIME: 1760127022.294030
[10/10 16:10:22     86s] 
[10/10 16:10:22     86s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:10:22     86s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:22     86s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.019, REAL:0.020, MEM:2945.4M, EPOCH TIME: 1760127022.299786
[10/10 16:10:22     86s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2945.4M, EPOCH TIME: 1760127022.299873
[10/10 16:10:22     86s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2945.4M, EPOCH TIME: 1760127022.300000
[10/10 16:10:22     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2945.4MB).
[10/10 16:10:22     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.046, REAL:0.047, MEM:2945.4M, EPOCH TIME: 1760127022.300747
[10/10 16:10:22     86s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:22     86s]   Removing CTS place status from clock tree and sinks.
[10/10 16:10:22     86s]   Removed CTS place status from 6 clock cells (out of 8 ) and 0 clock sinks (out of 0 ).
[10/10 16:10:22     86s]   Legalizer reserving space for clock trees
[10/10 16:10:22     86s]   PostConditioning...
[10/10 16:10:22     86s]     PostConditioning active optimizations:
[10/10 16:10:22     86s]      - DRV fixing with initial upsizing, sizing and buffering
[10/10 16:10:22     86s]      - Skew fixing with sizing
[10/10 16:10:22     86s]     
[10/10 16:10:22     86s]     Currently running CTS, using active skew data
[10/10 16:10:22     86s]     ProEngine running partially connected to DB
[10/10 16:10:22     86s]     Reset bufferability constraints...
[10/10 16:10:22     86s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[10/10 16:10:22     86s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:22     86s]     PostConditioning Upsizing To Fix DRVs...
[10/10 16:10:22     86s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 41b04cde15795512 389f3606ddb46ec5 2fa1564f994dcadb d00029911ed6db98 df3157780e23755
[10/10 16:10:22     86s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[10/10 16:10:22     86s]         delay calculator: calls=4368, total_wall_time=0.521s, mean_wall_time=0.119ms
[10/10 16:10:22     86s]         legalizer: calls=541, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:22     86s]         steiner router: calls=4181, total_wall_time=0.243s, mean_wall_time=0.058ms
[10/10 16:10:22     86s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[10/10 16:10:22     86s]       CCOpt-PostConditioning: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[10/10 16:10:22     86s]       
[10/10 16:10:22     86s]       Statistics: Fix DRVs (initial upsizing):
[10/10 16:10:22     86s]       ========================================
[10/10 16:10:22     86s]       
[10/10 16:10:22     86s]       Cell changes by Net Type:
[10/10 16:10:22     86s]       
[10/10 16:10:22     86s]       -------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[10/10 16:10:22     86s]       -------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]       top                0            0           0            0                    0                0
[10/10 16:10:22     86s]       trunk              0            0           0            0                    0                0
[10/10 16:10:22     86s]       leaf               0            0           0            0                    0                0
[10/10 16:10:22     86s]       -------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]       Total              0            0           0            0                    0                0
[10/10 16:10:22     86s]       -------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]       
[10/10 16:10:22     86s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[10/10 16:10:22     86s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[10/10 16:10:22     86s]       
[10/10 16:10:22     86s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 41b04cde15795512 389f3606ddb46ec5 2fa1564f994dcadb d00029911ed6db98 df3157780e23755
[10/10 16:10:22     86s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[10/10 16:10:22     86s]         delay calculator: calls=4368, total_wall_time=0.521s, mean_wall_time=0.119ms
[10/10 16:10:22     86s]         legalizer: calls=541, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:22     86s]         steiner router: calls=4181, total_wall_time=0.243s, mean_wall_time=0.058ms
[10/10 16:10:22     86s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[10/10 16:10:22     86s]         cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:22     86s]         sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:22     86s]         misc counts      : r=1, pp=0, mci=0
[10/10 16:10:22     86s]         cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:22     86s]         cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:22     86s]         sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:22     86s]         wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
[10/10 16:10:22     86s]         wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
[10/10 16:10:22     86s]         hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
[10/10 16:10:22     86s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[10/10 16:10:22     86s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[10/10 16:10:22     86s]         Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:22     86s]         Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:22     86s]         Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:22     86s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[10/10 16:10:22     86s]          Bufs: CLKBUFX8: 6 
[10/10 16:10:22     86s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[10/10 16:10:22     86s]         skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.041 vs 0.183]
[10/10 16:10:22     86s]             min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:22     86s]             max path sink: u_resbuf_internal_buffer_reg[60]/CK
[10/10 16:10:22     86s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[10/10 16:10:22     86s]         skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.041 vs 0.183]
[10/10 16:10:22     86s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:22     86s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:22     86s]     Recomputing CTS skew targets...
[10/10 16:10:22     86s]     Resolving skew group constraints...
[10/10 16:10:22     86s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[10/10 16:10:22     86s]     Resolving skew group constraints done.
[10/10 16:10:22     86s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:22     86s]     PostConditioning Fixing DRVs...
[10/10 16:10:22     86s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 41b04cde15795512 389f3606ddb46ec5 2fa1564f994dcadb d00029911ed6db98 df3157780e23755
[10/10 16:10:22     86s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[10/10 16:10:22     86s]         delay calculator: calls=4368, total_wall_time=0.521s, mean_wall_time=0.119ms
[10/10 16:10:22     86s]         legalizer: calls=541, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:22     86s]         steiner router: calls=4181, total_wall_time=0.243s, mean_wall_time=0.058ms
[10/10 16:10:22     86s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[10/10 16:10:22     86s]       CCOpt-PostConditioning: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[10/10 16:10:22     86s]       
[10/10 16:10:22     86s]       Statistics: Fix DRVs (cell sizing):
[10/10 16:10:22     86s]       ===================================
[10/10 16:10:22     86s]       
[10/10 16:10:22     86s]       Cell changes by Net Type:
[10/10 16:10:22     86s]       
[10/10 16:10:22     86s]       -------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[10/10 16:10:22     86s]       -------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]       top                0            0           0            0                    0                0
[10/10 16:10:22     86s]       trunk              0            0           0            0                    0                0
[10/10 16:10:22     86s]       leaf               0            0           0            0                    0                0
[10/10 16:10:22     86s]       -------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]       Total              0            0           0            0                    0                0
[10/10 16:10:22     86s]       -------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]       
[10/10 16:10:22     86s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[10/10 16:10:22     86s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[10/10 16:10:22     86s]       
[10/10 16:10:22     86s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 41b04cde15795512 389f3606ddb46ec5 2fa1564f994dcadb d00029911ed6db98 df3157780e23755
[10/10 16:10:22     86s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[10/10 16:10:22     86s]         delay calculator: calls=4368, total_wall_time=0.521s, mean_wall_time=0.119ms
[10/10 16:10:22     86s]         legalizer: calls=541, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:22     86s]         steiner router: calls=4181, total_wall_time=0.243s, mean_wall_time=0.058ms
[10/10 16:10:22     86s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[10/10 16:10:22     86s]         cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:22     86s]         sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:22     86s]         misc counts      : r=1, pp=0, mci=0
[10/10 16:10:22     86s]         cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:22     86s]         cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:22     86s]         sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:22     86s]         wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
[10/10 16:10:22     86s]         wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
[10/10 16:10:22     86s]         hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
[10/10 16:10:22     86s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[10/10 16:10:22     86s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[10/10 16:10:22     86s]         Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:22     86s]         Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:22     86s]         Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:22     86s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[10/10 16:10:22     86s]          Bufs: CLKBUFX8: 6 
[10/10 16:10:22     86s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[10/10 16:10:22     86s]         skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.041 vs 0.183]
[10/10 16:10:22     86s]             min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:22     86s]             max path sink: u_resbuf_internal_buffer_reg[60]/CK
[10/10 16:10:22     86s]       Skew group summary after 'PostConditioning Fixing DRVs':
[10/10 16:10:22     86s]         skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.041 vs 0.183]
[10/10 16:10:22     86s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:22     86s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:22     86s]     Buffering to fix DRVs...
[10/10 16:10:22     86s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[10/10 16:10:22     86s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[10/10 16:10:22     86s]     Inserted 0 buffers and inverters.
[10/10 16:10:22     86s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[10/10 16:10:22     86s]     CCOpt-PostConditioning: nets considered: 7, nets tested: 7, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[10/10 16:10:22     86s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 41b04cde15795512 389f3606ddb46ec5 2fa1564f994dcadb d00029911ed6db98 df3157780e23755
[10/10 16:10:22     86s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[10/10 16:10:22     86s]       delay calculator: calls=4368, total_wall_time=0.521s, mean_wall_time=0.119ms
[10/10 16:10:22     86s]       legalizer: calls=541, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:22     86s]       steiner router: calls=4181, total_wall_time=0.243s, mean_wall_time=0.058ms
[10/10 16:10:22     86s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[10/10 16:10:22     86s]       cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:22     86s]       sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:22     86s]       misc counts      : r=1, pp=0, mci=0
[10/10 16:10:22     86s]       cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:22     86s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:22     86s]       sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:22     86s]       wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
[10/10 16:10:22     86s]       wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
[10/10 16:10:22     86s]       hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
[10/10 16:10:22     86s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[10/10 16:10:22     86s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[10/10 16:10:22     86s]       Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:22     86s]       Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:22     86s]       Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:22     86s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[10/10 16:10:22     86s]        Bufs: CLKBUFX8: 6 
[10/10 16:10:22     86s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[10/10 16:10:22     86s]           min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:22     86s]           max path sink: u_resbuf_internal_buffer_reg[60]/CK
[10/10 16:10:22     86s]       skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
[10/10 16:10:22     86s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[10/10 16:10:22     86s]       skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
[10/10 16:10:22     86s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:22     86s]     
[10/10 16:10:22     86s]     Slew Diagnostics: After DRV fixing
[10/10 16:10:22     86s]     ==================================
[10/10 16:10:22     86s]     
[10/10 16:10:22     86s]     Global Causes:
[10/10 16:10:22     86s]     
[10/10 16:10:22     86s]     -----
[10/10 16:10:22     86s]     Cause
[10/10 16:10:22     86s]     -----
[10/10 16:10:22     86s]       (empty table)
[10/10 16:10:22     86s]     -----
[10/10 16:10:22     86s]     
[10/10 16:10:22     86s]     Top 5 overslews:
[10/10 16:10:22     86s]     
[10/10 16:10:22     86s]     ---------------------------------
[10/10 16:10:22     86s]     Overslew    Causes    Driving Pin
[10/10 16:10:22     86s]     ---------------------------------
[10/10 16:10:22     86s]       (empty table)
[10/10 16:10:22     86s]     ---------------------------------
[10/10 16:10:22     86s]     
[10/10 16:10:22     86s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[10/10 16:10:22     86s]     
[10/10 16:10:22     86s]     -------------------
[10/10 16:10:22     86s]     Cause    Occurences
[10/10 16:10:22     86s]     -------------------
[10/10 16:10:22     86s]       (empty table)
[10/10 16:10:22     86s]     -------------------
[10/10 16:10:22     86s]     
[10/10 16:10:22     86s]     Violation diagnostics counts from the 0 nodes that have violations:
[10/10 16:10:22     86s]     
[10/10 16:10:22     86s]     -------------------
[10/10 16:10:22     86s]     Cause    Occurences
[10/10 16:10:22     86s]     -------------------
[10/10 16:10:22     86s]       (empty table)
[10/10 16:10:22     86s]     -------------------
[10/10 16:10:22     86s]     
[10/10 16:10:22     86s]     PostConditioning Fixing Skew by cell sizing...
[10/10 16:10:22     86s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 41b04cde15795512 389f3606ddb46ec5 2fa1564f994dcadb d00029911ed6db98 df3157780e23755
[10/10 16:10:22     86s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[10/10 16:10:22     86s]         delay calculator: calls=4368, total_wall_time=0.521s, mean_wall_time=0.119ms
[10/10 16:10:22     86s]         legalizer: calls=541, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:22     86s]         steiner router: calls=4181, total_wall_time=0.243s, mean_wall_time=0.058ms
[10/10 16:10:22     86s]       Modifying slew-target multiplier by 1
[10/10 16:10:22     86s]       Path optimization required 0 stage delay updates 
[10/10 16:10:22     86s]       Fixing short paths with downsize only
[10/10 16:10:22     86s]       Path optimization required 0 stage delay updates 
[10/10 16:10:22     86s]       Resized 0 clock insts to decrease delay.
[10/10 16:10:22     86s]       Resized 0 clock insts to increase delay.
[10/10 16:10:22     86s]       Restoring slew-target multiplier
[10/10 16:10:22     86s]       
[10/10 16:10:22     86s]       Statistics: Fix Skew (cell sizing):
[10/10 16:10:22     86s]       ===================================
[10/10 16:10:22     86s]       
[10/10 16:10:22     86s]       Cell changes by Net Type:
[10/10 16:10:22     86s]       
[10/10 16:10:22     86s]       -------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[10/10 16:10:22     86s]       -------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]       top                0            0           0            0                    0                0
[10/10 16:10:22     86s]       trunk              0            0           0            0                    0                0
[10/10 16:10:22     86s]       leaf               0            0           0            0                    0                0
[10/10 16:10:22     86s]       -------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]       Total              0            0           0            0                    0                0
[10/10 16:10:22     86s]       -------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]       
[10/10 16:10:22     86s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[10/10 16:10:22     86s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[10/10 16:10:22     86s]       
[10/10 16:10:22     86s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 41b04cde15795512 389f3606ddb46ec5 2fa1564f994dcadb d00029911ed6db98 df3157780e23755
[10/10 16:10:22     86s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[10/10 16:10:22     86s]         delay calculator: calls=4368, total_wall_time=0.521s, mean_wall_time=0.119ms
[10/10 16:10:22     86s]         legalizer: calls=541, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:22     86s]         steiner router: calls=4181, total_wall_time=0.243s, mean_wall_time=0.058ms
[10/10 16:10:22     86s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[10/10 16:10:22     86s]         cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:22     86s]         sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:22     86s]         misc counts      : r=1, pp=0, mci=0
[10/10 16:10:22     86s]         cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:22     86s]         cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:22     86s]         sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:22     86s]         wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
[10/10 16:10:22     86s]         wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
[10/10 16:10:22     86s]         hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
[10/10 16:10:22     86s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[10/10 16:10:22     86s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[10/10 16:10:22     86s]         Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:22     86s]         Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:22     86s]         Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:22     86s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[10/10 16:10:22     86s]          Bufs: CLKBUFX8: 6 
[10/10 16:10:22     86s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[10/10 16:10:22     86s]         skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
[10/10 16:10:22     86s]             min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:22     86s]             max path sink: u_resbuf_internal_buffer_reg[60]/CK
[10/10 16:10:22     86s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[10/10 16:10:22     86s]         skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
[10/10 16:10:22     86s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:22     86s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:22     86s]     Reconnecting optimized routes...
[10/10 16:10:22     86s]     Reset timing graph...
[10/10 16:10:22     86s] Ignoring AAE DB Resetting ...
[10/10 16:10:22     86s]     Reset timing graph done.
[10/10 16:10:22     86s]     Set dirty flag on 0 instances, 0 nets
[10/10 16:10:22     86s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:22     86s] Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[10/10 16:10:22     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/10 16:10:22     86s]   PostConditioning done.
[10/10 16:10:22     86s] Net route status summary:
[10/10 16:10:22     86s]   Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=7, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[10/10 16:10:22     86s]   Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
[10/10 16:10:22     86s]   Update timing and DAG stats after post-conditioning...
[10/10 16:10:22     86s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:22     86s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[10/10 16:10:22     86s] End AAE Lib Interpolated Model. (MEM=2945.511719 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:10:22     86s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:22     86s]   Clock DAG hash after post-conditioning: 41b04cde15795512 389f3606ddb46ec5 2fa1564f994dcadb 93180d13bd91a07e f652fbf09111623
[10/10 16:10:22     86s]   CTS services accumulated run-time stats after post-conditioning:
[10/10 16:10:22     86s]     delay calculator: calls=4375, total_wall_time=0.523s, mean_wall_time=0.119ms
[10/10 16:10:22     86s]     legalizer: calls=541, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:22     86s]     steiner router: calls=4181, total_wall_time=0.243s, mean_wall_time=0.058ms
[10/10 16:10:22     86s]   Clock DAG stats after post-conditioning:
[10/10 16:10:22     86s]     cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:22     86s]     sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:22     86s]     misc counts      : r=1, pp=0, mci=0
[10/10 16:10:22     86s]     cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:22     86s]     cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:22     86s]     sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:22     86s]     wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
[10/10 16:10:22     86s]     wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
[10/10 16:10:22     86s]     hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
[10/10 16:10:22     86s]   Clock DAG net violations after post-conditioning: none
[10/10 16:10:22     86s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[10/10 16:10:22     86s]     Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:22     86s]     Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:22     86s]     Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:22     86s]   Clock DAG library cell distribution after post-conditioning {count}:
[10/10 16:10:22     86s]      Bufs: CLKBUFX8: 6 
[10/10 16:10:22     86s]   Primary reporting skew groups after post-conditioning:
[10/10 16:10:22     86s]     skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
[10/10 16:10:22     86s]         min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:22     86s]         max path sink: u_resbuf_internal_buffer_reg[60]/CK
[10/10 16:10:22     86s]   Skew group summary after post-conditioning:
[10/10 16:10:22     86s]   Setting CTS place status to fixed for clock tree and sinks.
[10/10 16:10:22     86s]     skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
[10/10 16:10:22     86s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/10 16:10:22     86s]   numClockCells = 8, numClockCellsFixed = 8, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[10/10 16:10:22     86s]   Post-balance tidy up or trial balance steps...
[10/10 16:10:22     86s]   Clock DAG hash at end of CTS: 41b04cde15795512 389f3606ddb46ec5 2fa1564f994dcadb 93180d13bd91a07e f652fbf09111623
[10/10 16:10:22     86s]   CTS services accumulated run-time stats at end of CTS:
[10/10 16:10:22     86s]     delay calculator: calls=4375, total_wall_time=0.523s, mean_wall_time=0.119ms
[10/10 16:10:22     86s]     legalizer: calls=541, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:22     86s]     steiner router: calls=4181, total_wall_time=0.243s, mean_wall_time=0.058ms
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   Clock DAG stats at end of CTS:
[10/10 16:10:22     86s]   ==============================
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   ---------------------------------------------------------
[10/10 16:10:22     86s]   Cell type                 Count    Area       Capacitance
[10/10 16:10:22     86s]   ---------------------------------------------------------
[10/10 16:10:22     86s]   Buffers                     6      125.690       0.033
[10/10 16:10:22     86s]   Inverters                   0        0.000       0.000
[10/10 16:10:22     86s]   Integrated Clock Gates      0        0.000       0.000
[10/10 16:10:22     86s]   Discrete Clock Gates        0        0.000       0.000
[10/10 16:10:22     86s]   Clock Logic                 0        0.000       0.000
[10/10 16:10:22     86s]   All                         6      125.690       0.033
[10/10 16:10:22     86s]   ---------------------------------------------------------
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   Clock DAG miscellaneous counts at end of CTS:
[10/10 16:10:22     86s]   =============================================
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   ------------------------------
[10/10 16:10:22     86s]   Type                     Count
[10/10 16:10:22     86s]   ------------------------------
[10/10 16:10:22     86s]   Roots                      1
[10/10 16:10:22     86s]   Preserved Ports            0
[10/10 16:10:22     86s]   Multiple Clock Inputs      0
[10/10 16:10:22     86s]   ------------------------------
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   Clock DAG sink counts at end of CTS:
[10/10 16:10:22     86s]   ====================================
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   -------------------------
[10/10 16:10:22     86s]   Sink type           Count
[10/10 16:10:22     86s]   -------------------------
[10/10 16:10:22     86s]   Regular              90
[10/10 16:10:22     86s]   Enable Latch          0
[10/10 16:10:22     86s]   Load Capacitance      0
[10/10 16:10:22     86s]   Antenna Diode         0
[10/10 16:10:22     86s]   Node Sink             0
[10/10 16:10:22     86s]   Port                  0
[10/10 16:10:22     86s]   Total                90
[10/10 16:10:22     86s]   -------------------------
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   Clock DAG wire lengths at end of CTS:
[10/10 16:10:22     86s]   =====================================
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   --------------------
[10/10 16:10:22     86s]   Type     Wire Length
[10/10 16:10:22     86s]   --------------------
[10/10 16:10:22     86s]   Top          0.000
[10/10 16:10:22     86s]   Trunk     1294.500
[10/10 16:10:22     86s]   Leaf      2424.595
[10/10 16:10:22     86s]   Total     3719.095
[10/10 16:10:22     86s]   --------------------
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   Clock DAG hp wire lengths at end of CTS:
[10/10 16:10:22     86s]   ========================================
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   -----------------------
[10/10 16:10:22     86s]   Type     hp Wire Length
[10/10 16:10:22     86s]   -----------------------
[10/10 16:10:22     86s]   Top            0.000
[10/10 16:10:22     86s]   Trunk       1292.600
[10/10 16:10:22     86s]   Leaf        1875.880
[10/10 16:10:22     86s]   Total       3168.480
[10/10 16:10:22     86s]   -----------------------
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   Clock DAG capacitances at end of CTS:
[10/10 16:10:22     86s]   =====================================
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   --------------------------------
[10/10 16:10:22     86s]   Type     Gate     Wire     Total
[10/10 16:10:22     86s]   --------------------------------
[10/10 16:10:22     86s]   Top      0.000    0.000    0.000
[10/10 16:10:22     86s]   Trunk    0.067    0.187    0.253
[10/10 16:10:22     86s]   Leaf     0.190    0.443    0.633
[10/10 16:10:22     86s]   Total    0.257    0.629    0.886
[10/10 16:10:22     86s]   --------------------------------
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   Clock DAG sink capacitances at end of CTS:
[10/10 16:10:22     86s]   ==========================================
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   -----------------------------------------------
[10/10 16:10:22     86s]   Total    Average    Std. Dev.    Min      Max
[10/10 16:10:22     86s]   -----------------------------------------------
[10/10 16:10:22     86s]   0.190     0.002       0.001      0.002    0.007
[10/10 16:10:22     86s]   -----------------------------------------------
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   Clock DAG net violations at end of CTS:
[10/10 16:10:22     86s]   =======================================
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   None
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   Clock DAG primary half-corner transition distribution at end of CTS:
[10/10 16:10:22     86s]   ====================================================================
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[10/10 16:10:22     86s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]   Trunk       0.600       2       0.059       0.069      0.011    0.108    {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
[10/10 16:10:22     86s]   Leaf        0.150       4       0.114       0.030      0.085    0.140    {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}         -
[10/10 16:10:22     86s]   Leaf        0.500       1       0.190       0.000      0.190    0.190    {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}         -
[10/10 16:10:22     86s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   Clock DAG library cell distribution at end of CTS:
[10/10 16:10:22     86s]   ==================================================
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   -----------------------------------------
[10/10 16:10:22     86s]   Name        Type      Inst     Inst Area 
[10/10 16:10:22     86s]                         Count    (um^2)
[10/10 16:10:22     86s]   -----------------------------------------
[10/10 16:10:22     86s]   CLKBUFX8    buffer      6       125.690
[10/10 16:10:22     86s]   -----------------------------------------
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   Primary reporting skew groups summary at end of CTS:
[10/10 16:10:22     86s]   ====================================================
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]   Half-corner                         Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[10/10 16:10:22     86s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]   tt_v1.8_25C_Nominal_25:both.late    core_clock/func    0.305     0.346     0.041       0.183         0.014           0.003           0.337        0.015      -1.600      0.607      100% {0.305, 0.346}
[10/10 16:10:22     86s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   Skew group summary at end of CTS:
[10/10 16:10:22     86s]   =================================
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]   Half-corner                         Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[10/10 16:10:22     86s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]   tt_v1.8_25C_Nominal_25:both.late    core_clock/func    0.305     0.346     0.041       0.183         0.014           0.003           0.337        0.015      -1.600      0.607      100% {0.305, 0.346}
[10/10 16:10:22     86s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   Found a total of 0 clock tree pins with a slew violation.
[10/10 16:10:22     86s]   
[10/10 16:10:22     86s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:22     86s] Synthesizing clock trees done.
[10/10 16:10:22     86s] Tidy Up And Update Timing...
[10/10 16:10:22     86s] External - Set all clocks to propagated mode...
[10/10 16:10:22     86s] Innovus updating I/O latencies
[10/10 16:10:22     86s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/10 16:10:22     86s] #################################################################################
[10/10 16:10:22     86s] # Design Stage: PreRoute
[10/10 16:10:22     86s] # Design Name: top_lvl
[10/10 16:10:22     86s] # Design Mode: 130nm
[10/10 16:10:22     86s] # Analysis Mode: MMMC OCV 
[10/10 16:10:22     86s] # Parasitics Mode: No SPEF/RCDB 
[10/10 16:10:22     86s] # Signoff Settings: SI Off 
[10/10 16:10:22     86s] #################################################################################
[10/10 16:10:22     86s] Calculate early delays in OCV mode...
[10/10 16:10:22     86s] Calculate late delays in OCV mode...
[10/10 16:10:22     86s] Topological Sorting (REAL = 0:00:00.0, MEM = 2979.7M, InitMEM = 2979.6M)
[10/10 16:10:22     86s] Start delay calculation (fullDC) (1 T). (MEM=2979.65)
[10/10 16:10:22     86s] End AAE Lib Interpolated Model. (MEM=2997.550781 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:10:22     87s] Total number of fetched objects 1402
[10/10 16:10:22     87s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/10 16:10:22     87s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:10:22     87s] End delay calculation. (MEM=3004.69 CPU=0:00:00.1 REAL=0:00:00.0)
[10/10 16:10:22     87s] End delay calculation (fullDC). (MEM=3004.69 CPU=0:00:00.1 REAL=0:00:00.0)
[10/10 16:10:22     87s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3004.7M) ***
[10/10 16:10:22     87s] 	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.333903
[10/10 16:10:22     87s] 	 Executing: set_clock_latency -source -early -min -rise -0.333903 [get_pins clk]
[10/10 16:10:22     87s] 	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.333903
[10/10 16:10:22     87s] 	 Executing: set_clock_latency -source -late -min -rise -0.333903 [get_pins clk]
[10/10 16:10:22     87s] 	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.330812
[10/10 16:10:22     87s] 	 Executing: set_clock_latency -source -early -min -fall -0.330812 [get_pins clk]
[10/10 16:10:22     87s] 	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.330812
[10/10 16:10:22     87s] 	 Executing: set_clock_latency -source -late -min -fall -0.330812 [get_pins clk]
[10/10 16:10:22     87s] 	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.333903
[10/10 16:10:22     87s] 	 Executing: set_clock_latency -source -early -max -rise -0.333903 [get_pins clk]
[10/10 16:10:22     87s] 	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.333903
[10/10 16:10:22     87s] 	 Executing: set_clock_latency -source -late -max -rise -0.333903 [get_pins clk]
[10/10 16:10:22     87s] 	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.330812
[10/10 16:10:22     87s] 	 Executing: set_clock_latency -source -early -max -fall -0.330812 [get_pins clk]
[10/10 16:10:22     87s] 	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.330812
[10/10 16:10:22     87s] 	 Executing: set_clock_latency -source -late -max -fall -0.330812 [get_pins clk]
[10/10 16:10:23     87s] Setting all clocks to propagated mode.
[10/10 16:10:23     87s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.7 real=0:00:00.7)
[10/10 16:10:23     87s] Clock DAG hash after update timingGraph: 41b04cde15795512 389f3606ddb46ec5 2fa1564f994dcadb 93180d13bd91a07e f652fbf09111623
[10/10 16:10:23     87s] CTS services accumulated run-time stats after update timingGraph:
[10/10 16:10:23     87s]   delay calculator: calls=4375, total_wall_time=0.523s, mean_wall_time=0.119ms
[10/10 16:10:23     87s]   legalizer: calls=541, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:10:23     87s]   steiner router: calls=4181, total_wall_time=0.243s, mean_wall_time=0.058ms
[10/10 16:10:23     87s] Clock DAG stats after update timingGraph:
[10/10 16:10:23     87s]   cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
[10/10 16:10:23     87s]   sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
[10/10 16:10:23     87s]   misc counts      : r=1, pp=0, mci=0
[10/10 16:10:23     87s]   cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
[10/10 16:10:23     87s]   cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
[10/10 16:10:23     87s]   sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[10/10 16:10:23     87s]   wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
[10/10 16:10:23     87s]   wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
[10/10 16:10:23     87s]   hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
[10/10 16:10:23     87s] Clock DAG net violations after update timingGraph: none
[10/10 16:10:23     87s] Clock DAG primary half-corner transition distribution after update timingGraph:
[10/10 16:10:23     87s]   Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
[10/10 16:10:23     87s]   Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
[10/10 16:10:23     87s]   Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[10/10 16:10:23     87s] Clock DAG library cell distribution after update timingGraph {count}:
[10/10 16:10:23     87s]    Bufs: CLKBUFX8: 6 
[10/10 16:10:23     87s] Primary reporting skew groups after update timingGraph:
[10/10 16:10:23     87s]       min path sink: u_ctrl_state_reg[2]/CK
[10/10 16:10:23     87s]       max path sink: u_resbuf_internal_buffer_reg[60]/CK
[10/10 16:10:23     87s]   skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
[10/10 16:10:23     87s] Skew group summary after update timingGraph:
[10/10 16:10:23     87s]   skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
[10/10 16:10:23     87s] Logging CTS constraint violations...
[10/10 16:10:23     87s]   No violations found.
[10/10 16:10:23     87s] Logging CTS constraint violations done.
[10/10 16:10:23     87s] Tidy Up And Update Timing done. (took cpu=0:00:00.7 real=0:00:00.7)
[10/10 16:10:23     87s] Runtime done. (took cpu=0:00:22.7 real=0:00:25.3)
[10/10 16:10:23     87s] Runtime Report Coverage % = 99.7
[10/10 16:10:23     87s] Runtime Summary
[10/10 16:10:23     87s] ===============
[10/10 16:10:23     87s] Clock Runtime:  (18%) Core CTS           4.74 (Init 2.18, Construction 0.77, Implementation 0.75, eGRPC 0.17, PostConditioning 0.12, Other 0.75)
[10/10 16:10:23     87s] Clock Runtime:  (18%) CTS services       4.59 (RefinePlace 0.50, EarlyGlobalClock 1.44, NanoRoute 2.52, ExtractRC 0.13, TimingAnalysis 0.00)
[10/10 16:10:23     87s] Clock Runtime:  (62%) Other CTS         15.88 (Init 0.86, CongRepair/EGR-DP 14.37, TimingUpdate 0.65, Other 0.00)
[10/10 16:10:23     87s] Clock Runtime: (100%) Total             25.22
[10/10 16:10:23     87s] 
[10/10 16:10:23     87s] 
[10/10 16:10:23     87s] Runtime Summary:
[10/10 16:10:23     87s] ================
[10/10 16:10:23     87s] 
[10/10 16:10:23     87s] --------------------------------------------------------------------------------------------------------------------------------
[10/10 16:10:23     87s] wall   % time  children  called  name
[10/10 16:10:23     87s] --------------------------------------------------------------------------------------------------------------------------------
[10/10 16:10:23     87s] 25.29  100.00   25.29      0       
[10/10 16:10:23     87s] 25.29  100.00   25.22      1     Runtime
[10/10 16:10:23     87s]  0.44    1.75    0.00      1     Updating ideal nets and annotations
[10/10 16:10:23     87s]  0.24    0.94    0.24      1     CCOpt::Phase::Initialization
[10/10 16:10:23     87s]  0.24    0.94    0.09      1       Check Prerequisites
[10/10 16:10:23     87s]  0.09    0.35    0.00      1         Leaving CCOpt scope - CheckPlace
[10/10 16:10:23     87s]  2.17    8.57    2.16      1     CCOpt::Phase::PreparingToBalance
[10/10 16:10:23     87s]  0.03    0.11    0.00      1       Leaving CCOpt scope - Initializing power interface
[10/10 16:10:23     87s]  0.74    2.94    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[10/10 16:10:23     87s]  0.14    0.57    0.11      1       Legalization setup
[10/10 16:10:23     87s]  0.11    0.43    0.00      2         Leaving CCOpt scope - Initializing placement interface
[10/10 16:10:23     87s]  0.01    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[10/10 16:10:23     87s]  1.25    4.94    0.00      1       Validating CTS configuration
[10/10 16:10:23     87s]  0.00    0.00    0.00      1         Checking module port directions
[10/10 16:10:23     87s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[10/10 16:10:23     87s]  0.18    0.73    0.05      1     Preparing To Balance
[10/10 16:10:23     87s]  0.01    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[10/10 16:10:23     87s]  0.04    0.16    0.00      1       Leaving CCOpt scope - Initializing placement interface
[10/10 16:10:23     87s] 15.58   61.62   15.58      1     CCOpt::Phase::Construction
[10/10 16:10:23     87s] 15.29   60.46   15.29      1       Stage::Clustering
[10/10 16:10:23     87s]  0.69    2.72    0.67      1         Clustering
[10/10 16:10:23     87s]  0.12    0.48    0.00      1           Initialize for clustering
[10/10 16:10:23     87s]  0.00    0.00    0.00      1             Preplacing multi-input logics
[10/10 16:10:23     87s]  0.00    0.01    0.00      1             Computing optimal clock node locations
[10/10 16:10:23     87s]  0.24    0.96    0.01      1           Bottom-up phase
[10/10 16:10:23     87s]  0.01    0.02    0.00      1             Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late
[10/10 16:10:23     87s]  0.30    1.20    0.30      1           Legalizing clock trees
[10/10 16:10:23     87s]  0.25    0.97    0.00      1             Leaving CCOpt scope - ClockRefiner
[10/10 16:10:23     87s]  0.00    0.02    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[10/10 16:10:23     87s]  0.04    0.15    0.00      1             Leaving CCOpt scope - Initializing placement interface
[10/10 16:10:23     87s]  0.01    0.03    0.00      1             Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late
[10/10 16:10:23     87s]  0.01    0.02    0.00      1           Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late
[10/10 16:10:23     87s] 14.60   57.73   14.59      1         CongRepair After Initial Clustering
[10/10 16:10:23     87s] 14.50   57.33   14.39      1           Leaving CCOpt scope - Early Global Route
[10/10 16:10:23     87s]  0.70    2.75    0.00      1             Early Global Route - eGR only step
[10/10 16:10:23     87s] 13.70   54.15    0.00      1             Congestion Repair
[10/10 16:10:23     87s]  0.07    0.27    0.00      1           Leaving CCOpt scope - extractRC
[10/10 16:10:23     87s]  0.02    0.10    0.00      1           Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late
[10/10 16:10:23     87s]  0.01    0.04    0.01      1       Stage::DRV Fixing
[10/10 16:10:23     87s]  0.01    0.02    0.00      1         Fixing clock tree slew time and max cap violations
[10/10 16:10:23     87s]  0.01    0.02    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[10/10 16:10:23     87s]  0.28    1.11    0.28      1       Stage::Insertion Delay Reduction
[10/10 16:10:23     87s]  0.13    0.51    0.00      1         Removing unnecessary root buffering
[10/10 16:10:23     87s]  0.00    0.02    0.00      1         Removing unconstrained drivers
[10/10 16:10:23     87s]  0.02    0.07    0.00      1         Reducing insertion delay 1
[10/10 16:10:23     87s]  0.12    0.49    0.00      1         Removing longest path buffering
[10/10 16:10:23     87s]  0.01    0.02    0.00      1         Reducing delay of long paths
[10/10 16:10:23     87s]  0.84    3.34    0.84      1     CCOpt::Phase::Implementation
[10/10 16:10:23     87s]  0.03    0.13    0.03      1       Stage::Reducing Power
[10/10 16:10:23     87s]  0.01    0.03    0.00      1         Improving clock tree routing
[10/10 16:10:23     87s]  0.02    0.07    0.00      1         Reducing clock tree power 1
[10/10 16:10:23     87s]  0.00    0.00    0.00      1           Legalizing clock trees
[10/10 16:10:23     87s]  0.01    0.02    0.00      1         Reducing clock tree power 2
[10/10 16:10:23     87s]  0.09    0.34    0.09      1       Stage::Balancing
[10/10 16:10:23     87s]  0.01    0.02    0.00      1         Improving subtree skew
[10/10 16:10:23     87s]  0.01    0.05    0.00      1         Offloading subtrees by buffering
[10/10 16:10:23     87s]  0.05    0.18    0.04      1         AdjustingMinPinPIDs for balancing
[10/10 16:10:23     87s]  0.03    0.14    0.03      1           Approximately balancing fragments step
[10/10 16:10:23     87s]  0.01    0.03    0.00      1             Resolve constraints - Approximately balancing fragments
[10/10 16:10:23     87s]  0.01    0.02    0.00      1             Estimate delay to be added in balancing - Approximately balancing fragments
[10/10 16:10:23     87s]  0.00    0.02    0.00      1             Moving gates to improve sub-tree skew
[10/10 16:10:23     87s]  0.00    0.01    0.00      1             Approximately balancing fragments bottom up
[10/10 16:10:23     87s]  0.00    0.02    0.00      1             Approximately balancing fragments, wire and cell delays
[10/10 16:10:23     87s]  0.01    0.02    0.00      1           Improving fragments clock skew
[10/10 16:10:23     87s]  0.01    0.05    0.01      1         Approximately balancing step
[10/10 16:10:23     87s]  0.00    0.02    0.00      1           Resolve constraints - Approximately balancing
[10/10 16:10:23     87s]  0.00    0.02    0.00      1           Approximately balancing, wire and cell delays
[10/10 16:10:23     87s]  0.01    0.03    0.00      1         Approximately balancing paths
[10/10 16:10:23     87s]  0.61    2.42    0.60      1       Stage::Polishing
[10/10 16:10:23     87s]  0.01    0.03    0.00      1         Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late
[10/10 16:10:23     87s]  0.00    0.02    0.00      1         Merging balancing drivers for power
[10/10 16:10:23     87s]  0.01    0.03    0.00      1         Improving clock skew
[10/10 16:10:23     87s]  0.33    1.32    0.32      1         Moving gates to reduce wire capacitance
[10/10 16:10:23     87s]  0.00    0.01    0.00      2           Artificially removing short and long paths
[10/10 16:10:23     87s]  0.03    0.11    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[10/10 16:10:23     87s]  0.00    0.01    0.00      1             Legalizing clock trees
[10/10 16:10:23     87s]  0.16    0.62    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[10/10 16:10:23     87s]  0.00    0.00    0.00      1             Legalizing clock trees
[10/10 16:10:23     87s]  0.03    0.11    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[10/10 16:10:23     87s]  0.00    0.01    0.00      1             Legalizing clock trees
[10/10 16:10:23     87s]  0.11    0.44    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[10/10 16:10:23     87s]  0.00    0.00    0.00      1             Legalizing clock trees
[10/10 16:10:23     87s]  0.02    0.09    0.00      1         Reducing clock tree power 3
[10/10 16:10:23     87s]  0.00    0.00    0.00      1           Artificially removing short and long paths
[10/10 16:10:23     87s]  0.00    0.00    0.00      1           Legalizing clock trees
[10/10 16:10:23     87s]  0.01    0.02    0.00      1         Improving insertion delay
[10/10 16:10:23     87s]  0.23    0.89    0.21      1         Wire Opt OverFix
[10/10 16:10:23     87s]  0.12    0.48    0.11      1           Wire Reduction extra effort
[10/10 16:10:23     87s]  0.00    0.00    0.00      1             Artificially removing short and long paths
[10/10 16:10:23     87s]  0.00    0.01    0.00      1             Global shorten wires A0
[10/10 16:10:23     87s]  0.09    0.35    0.00      2             Move For Wirelength - core
[10/10 16:10:23     87s]  0.00    0.01    0.00      1             Global shorten wires A1
[10/10 16:10:23     87s]  0.02    0.06    0.00      1             Global shorten wires B
[10/10 16:10:23     87s]  0.00    0.02    0.00      1             Move For Wirelength - branch
[10/10 16:10:23     87s]  0.09    0.36    0.09      1           Optimizing orientation
[10/10 16:10:23     87s]  0.09    0.36    0.00      1             FlipOpt
[10/10 16:10:23     87s]  0.11    0.45    0.10      1       Stage::Updating netlist
[10/10 16:10:23     87s]  0.01    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[10/10 16:10:23     87s]  0.09    0.37    0.00      1         Leaving CCOpt scope - ClockRefiner
[10/10 16:10:23     87s]  0.97    3.83    0.92      1     CCOpt::Phase::eGRPC
[10/10 16:10:23     87s]  0.66    2.61    0.64      1       Leaving CCOpt scope - Routing Tools
[10/10 16:10:23     87s]  0.64    2.52    0.00      1         Early Global Route - eGR only step
[10/10 16:10:23     87s]  0.04    0.15    0.00      1       Leaving CCOpt scope - Initializing placement interface
[10/10 16:10:23     87s]  0.00    0.01    0.00      1       Loading clock net RC data
[10/10 16:10:23     87s]  0.00    0.01    0.00      1         Preprocessing clock nets
[10/10 16:10:23     87s]  0.00    0.00    0.00      1       Disconnecting
[10/10 16:10:23     87s]  0.01    0.02    0.01      1       Reset bufferability constraints
[10/10 16:10:23     87s]  0.01    0.02    0.00      1         Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late
[10/10 16:10:23     87s]  0.01    0.02    0.00      1       eGRPC Moving buffers
[10/10 16:10:23     87s]  0.00    0.00    0.00      1         Violation analysis
[10/10 16:10:23     87s]  0.03    0.10    0.02      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[10/10 16:10:23     87s]  0.00    0.00    0.00      1         Artificially removing short and long paths
[10/10 16:10:23     87s]  0.02    0.07    0.00      1         Downsizing Pass 0
[10/10 16:10:23     87s]  0.01    0.02    0.00      1       eGRPC Fixing DRVs
[10/10 16:10:23     87s]  0.00    0.02    0.00      1       Reconnecting optimized routes
[10/10 16:10:23     87s]  0.01    0.03    0.00      1       Violation analysis
[10/10 16:10:23     87s]  0.01    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[10/10 16:10:23     87s]  0.16    0.64    0.00      1       Leaving CCOpt scope - ClockRefiner
[10/10 16:10:23     87s]  4.00   15.81    3.99      1     CCOpt::Phase::Routing
[10/10 16:10:23     87s]  3.91   15.47    3.77      1       Leaving CCOpt scope - Routing Tools
[10/10 16:10:23     87s]  0.58    2.29    0.00      1         Early Global Route - eGR->Nr High Frequency step
[10/10 16:10:23     87s]  2.52    9.95    0.00      1         NanoRoute
[10/10 16:10:23     87s]  0.68    2.67    0.00      1         Route Remaining Unrouted Nets
[10/10 16:10:23     87s]  0.07    0.26    0.00      1       Leaving CCOpt scope - extractRC
[10/10 16:10:23     87s]  0.01    0.03    0.00      1       Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late
[10/10 16:10:23     87s]  0.12    0.48    0.09      1     CCOpt::Phase::PostConditioning
[10/10 16:10:23     87s]  0.05    0.19    0.00      1       Leaving CCOpt scope - Initializing placement interface
[10/10 16:10:23     87s]  0.00    0.00    0.00      1       Reset bufferability constraints
[10/10 16:10:23     87s]  0.01    0.03    0.00      1       PostConditioning Upsizing To Fix DRVs
[10/10 16:10:23     87s]  0.01    0.04    0.00      1       Recomputing CTS skew targets
[10/10 16:10:23     87s]  0.01    0.02    0.00      1       PostConditioning Fixing DRVs
[10/10 16:10:23     87s]  0.01    0.02    0.00      1       Buffering to fix DRVs
[10/10 16:10:23     87s]  0.01    0.02    0.00      1       PostConditioning Fixing Skew by cell sizing
[10/10 16:10:23     87s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[10/10 16:10:23     87s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[10/10 16:10:23     87s]  0.01    0.03    0.00      1       Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late
[10/10 16:10:23     87s]  0.01    0.02    0.00      1     Post-balance tidy up or trial balance steps
[10/10 16:10:23     87s]  0.66    2.60    0.65      1     Tidy Up And Update Timing
[10/10 16:10:23     87s]  0.65    2.58    0.00      1       External - Set all clocks to propagated mode
[10/10 16:10:23     87s] --------------------------------------------------------------------------------------------------------------------------------
[10/10 16:10:23     87s] 
[10/10 16:10:23     87s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/10 16:10:23     87s] (I)      Release Steiner core (key=)
[10/10 16:10:23     87s] Leaving CCOpt scope - Cleaning up placement interface...
[10/10 16:10:23     87s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2986.8M, EPOCH TIME: 1760127023.040754
[10/10 16:10:23     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:490).
[10/10 16:10:23     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:23     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:23     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:23     87s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.008, REAL:0.008, MEM:2949.1M, EPOCH TIME: 1760127023.048259
[10/10 16:10:23     87s] Memory usage before memory release/compaction is 2949.1
[10/10 16:10:23     87s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:10:23     87s] Memory usage at end of DPlace-Cleanup is 2949.1M.
[10/10 16:10:23     87s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:10:23     87s] *** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:21.9/0:00:24.6 (0.9), totSession cpu/real = 0:01:28.2/0:01:33.9 (0.9), mem = 2949.1M
[10/10 16:10:23     87s] 
[10/10 16:10:23     87s] =============================================================================================
[10/10 16:10:23     87s]  Step TAT Report : CTS #1 / clock_opt_design #1                                 25.11-s102_1
[10/10 16:10:23     87s] =============================================================================================
[10/10 16:10:23     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:10:23     87s] ---------------------------------------------------------------------------------------------
[10/10 16:10:23     87s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:10:23     87s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[10/10 16:10:23     87s] [ IncrReplace            ]      1   0:00:11.3  (  45.8 % )     0:00:13.7 /  0:00:12.0    0.9
[10/10 16:10:23     87s] [ RefinePlace            ]      4   0:00:00.5  (   2.0 % )     0:00:00.5 /  0:00:00.5    0.9
[10/10 16:10:23     87s] [ DetailPlaceInit        ]     11   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:00.5    1.0
[10/10 16:10:23     87s] [ EarlyGlobalRoute       ]      9   0:00:04.3  (  17.5 % )     0:00:04.3 /  0:00:03.1    0.7
[10/10 16:10:23     87s] [ DetailRoute            ]      1   0:00:01.7  (   6.9 % )     0:00:01.7 /  0:00:01.7    1.0
[10/10 16:10:23     87s] [ ExtractRC              ]      3   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:10:23     87s] [ FullDelayCalc          ]      2   0:00:00.9  (   3.7 % )     0:00:01.0 /  0:00:00.9    0.9
[10/10 16:10:23     87s] [ TimingUpdate           ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:10:23     87s] [ MISC                   ]          0:00:05.1  (  20.9 % )     0:00:05.1 /  0:00:05.1    1.0
[10/10 16:10:23     87s] ---------------------------------------------------------------------------------------------
[10/10 16:10:23     87s]  CTS #1 TOTAL                       0:00:24.6  ( 100.0 % )     0:00:24.6 /  0:00:21.9    0.9
[10/10 16:10:23     87s] ---------------------------------------------------------------------------------------------
[10/10 16:10:23     87s] Synthesizing clock trees with CCOpt done.
[10/10 16:10:23     87s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:10:23     87s] UM:*                                                                   cts
[10/10 16:10:23     87s] Begin: Reorder Scan Chains
[10/10 16:10:23     87s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/10 16:10:23     87s] Type 'man IMPSP-9025' for more detail.
[10/10 16:10:23     87s] End: Reorder Scan Chains
[10/10 16:10:23     87s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2949.2M, totSessionCpu=0:01:28 **
[10/10 16:10:23     87s] 
[10/10 16:10:23     87s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:10:23     87s] GigaOpt running with 1 threads.
[10/10 16:10:23     87s] *** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:28.4/0:01:34.1 (0.9), mem = 2949.3M
[10/10 16:10:23     87s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[10/10 16:10:23     87s] Need call spDPlaceInit before registerPrioInstLoc.
[10/10 16:10:23     87s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/10 16:10:23     87s] Memory usage before memory release/compaction is 2951.3
[10/10 16:10:23     87s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:10:23     87s] Memory usage at beginning of DPlace-Init is 2951.3M.
[10/10 16:10:23     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:2951.3M, EPOCH TIME: 1760127023.229299
[10/10 16:10:23     87s] Processing tracks to init pin-track alignment.
[10/10 16:10:23     87s] z: 2, totalTracks: 1
[10/10 16:10:23     87s] z: 4, totalTracks: 1
[10/10 16:10:23     87s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:10:23     87s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2951.5M, EPOCH TIME: 1760127023.254956
[10/10 16:10:23     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:23     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:23     87s] 
[10/10 16:10:23     87s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:10:23     87s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:23     87s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:2951.5M, EPOCH TIME: 1760127023.267424
[10/10 16:10:23     87s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2951.5M, EPOCH TIME: 1760127023.267517
[10/10 16:10:23     87s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2951.5M, EPOCH TIME: 1760127023.267634
[10/10 16:10:23     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2951.5MB).
[10/10 16:10:23     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.039, MEM:2951.5M, EPOCH TIME: 1760127023.268443
[10/10 16:10:23     87s] [GPS] CheckCellPlaceLegality turned OFF
[10/10 16:10:23     87s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2951.5M, EPOCH TIME: 1760127023.268842
[10/10 16:10:23     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:410).
[10/10 16:10:23     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:23     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:23     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:23     87s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.005, MEM:2951.5M, EPOCH TIME: 1760127023.273443
[10/10 16:10:23     87s] Memory usage before memory release/compaction is 2951.5
[10/10 16:10:23     87s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:10:23     87s] Memory usage at end of DPlace-Cleanup is 2951.5M.
[10/10 16:10:23     87s] 
[10/10 16:10:23     87s] Creating Lib Analyzer ...
[10/10 16:10:23     87s] **Info: Design Mode has illegal Min Route Layer 1/[2,5].
[10/10 16:10:23     87s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:10:23     87s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:10:23     87s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:10:23     87s] 
[10/10 16:10:23     87s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:10:23     87s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:29 mem=2957.3M
[10/10 16:10:23     87s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:29 mem=2957.3M
[10/10 16:10:23     87s] Creating Lib Analyzer, finished. 
[10/10 16:10:23     87s] ### Creating TopoMgr, started
[10/10 16:10:23     87s] ### Creating TopoMgr, finished
[10/10 16:10:23     87s] #optDebug: Start CG creation (mem=2957.3M)
[10/10 16:10:23     87s]  ...initializing CG [10/10 16:10:23     87s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:10:23     87s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
ToF 2042.4130um
[10/10 16:10:23     88s] (cpu=0:00:00.3, mem=3011.2M)
[10/10 16:10:23     88s]  ...processing cgPrt (cpu=0:00:00.3, mem=3011.2M)
[10/10 16:10:23     88s]  ...processing cgEgp (cpu=0:00:00.3, mem=3011.2M)
[10/10 16:10:23     88s]  ...processing cgPbk (cpu=0:00:00.3, mem=3011.2M)
[10/10 16:10:23     88s]  ...processing cgNrb(cpu=0:00:00.3, mem=3011.2M)
[10/10 16:10:23     88s]  ...processing cgObs (cpu=0:00:00.3, mem=3011.4M)
[10/10 16:10:23     88s]  ...processing cgCon (cpu=0:00:00.3, mem=3011.4M)
[10/10 16:10:23     88s]  ...processing cgPdm (cpu=0:00:00.3, mem=3011.4M)
[10/10 16:10:23     88s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=3011.4M)
[10/10 16:10:23     88s] Effort level <high> specified for reg2reg path_group
[10/10 16:10:23     88s] Info: IPO magic value 0x8059BEEF.
[10/10 16:10:24     88s] Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
[10/10 16:10:24     88s]       (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
[10/10 16:10:24     88s]       SynthesisEngine workers will not check out additional licenses.
[10/10 16:10:58     88s] **opt_design ... cpu = 0:00:01, real = 0:00:35, mem = 3011.7M, totSessionCpu=0:01:29 **
[10/10 16:10:58     88s] #optDebug: { P: 130 W: 9201 FE: standard PE: none LDR: 0.5}
[10/10 16:10:58     88s] *** opt_design -post_cts ***
[10/10 16:10:58     88s] DRC Margin: user margin 0.0; extra margin 0.2
[10/10 16:10:58     88s] Hold Target Slack: user slack 0
[10/10 16:10:58     88s] Setup Target Slack: user slack 0; extra slack 0.0
[10/10 16:10:58     88s] set_db opt_skew_eco_route false
[10/10 16:10:58     88s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3011.8M, EPOCH TIME: 1760127058.162107
[10/10 16:10:58     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:58     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:58     88s] 
[10/10 16:10:58     88s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:10:58     88s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:58     88s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.012, MEM:3011.8M, EPOCH TIME: 1760127058.174227
[10/10 16:10:58     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:410).
[10/10 16:10:58     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:58     88s] Include MVT Delays for Hold Opt
[10/10 16:10:58     88s] 
[10/10 16:10:58     88s] TimeStamp Deleting Cell Server Begin ...
[10/10 16:10:58     88s] Deleting Lib Analyzer.
[10/10 16:10:58     88s] 
[10/10 16:10:58     88s] TimeStamp Deleting Cell Server End ...
[10/10 16:10:58     88s] Multi-VT timing optimization disabled based on library information.
[10/10 16:10:58     88s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/10 16:10:58     88s] 
[10/10 16:10:58     88s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/10 16:10:58     88s] Summary for sequential cells identification: 
[10/10 16:10:58     88s]   Identified SBFF number: 16
[10/10 16:10:58     88s]   Identified MBFF number: 0
[10/10 16:10:58     88s]   Identified SB Latch number: 2
[10/10 16:10:58     88s]   Identified MB Latch number: 0
[10/10 16:10:58     88s]   Not identified SBFF number: 0
[10/10 16:10:58     88s]   Not identified MBFF number: 0
[10/10 16:10:58     88s]   Not identified SB Latch number: 0
[10/10 16:10:58     88s]   Not identified MB Latch number: 0
[10/10 16:10:58     88s]   Number of sequential cells which are not FFs: 1
[10/10 16:10:58     88s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:10:58     88s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/10 16:10:58     88s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:10:58     88s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:10:58     88s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/10 16:10:58     88s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:10:58     88s] TLC MultiMap info (StdDelay):
[10/10 16:10:58     88s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/10 16:10:58     88s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/10 16:10:58     88s]  Setting StdDelay to: 37.6ps
[10/10 16:10:58     88s] 
[10/10 16:10:58     88s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/10 16:10:58     88s] 
[10/10 16:10:58     88s] TimeStamp Deleting Cell Server Begin ...
[10/10 16:10:58     88s] 
[10/10 16:10:58     88s] TimeStamp Deleting Cell Server End ...
[10/10 16:10:58     88s] **INFO: Using Advanced Metric Collection system.
[10/10 16:10:58     88s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3013.1M, EPOCH TIME: 1760127058.521145
[10/10 16:10:58     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:58     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:58     88s] Cell top_lvl LLGs are deleted
[10/10 16:10:58     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:58     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:58     88s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3006.6M, EPOCH TIME: 1760127058.522341
[10/10 16:10:58     88s] Memory usage before memory release/compaction is 3006.6
[10/10 16:10:58     88s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:10:58     88s] Memory usage at end of DPlace-Cleanup is 3006.6M.
[10/10 16:10:58     88s] Start to check current routing status for nets...
[10/10 16:10:58     88s] All nets are already routed correctly.
[10/10 16:10:58     88s] End to check current routing status for nets (mem=3006.8M)
[10/10 16:10:58     88s] 
[10/10 16:10:58     88s] Creating Lib Analyzer ...
[10/10 16:10:58     88s] 
[10/10 16:10:58     88s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/10 16:10:58     88s] Summary for sequential cells identification: 
[10/10 16:10:58     88s]   Identified SBFF number: 16
[10/10 16:10:58     88s]   Identified MBFF number: 0
[10/10 16:10:58     88s]   Identified SB Latch number: 2
[10/10 16:10:58     88s]   Identified MB Latch number: 0
[10/10 16:10:58     88s]   Not identified SBFF number: 0
[10/10 16:10:58     88s]   Not identified MBFF number: 0
[10/10 16:10:58     88s]   Not identified SB Latch number: 0
[10/10 16:10:58     88s]   Not identified MB Latch number: 0
[10/10 16:10:58     88s]   Number of sequential cells which are not FFs: 1
[10/10 16:10:58     88s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:10:58     88s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/10 16:10:58     88s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:10:58     88s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[10/10 16:10:58     88s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[10/10 16:10:58     88s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[10/10 16:10:58     88s] TLC MultiMap info (StdDelay):
[10/10 16:10:58     88s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[10/10 16:10:58     88s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[10/10 16:10:58     88s]  Setting StdDelay to: 37.6ps
[10/10 16:10:58     88s] 
[10/10 16:10:58     88s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/10 16:10:58     88s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:10:58     88s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:10:58     88s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:10:58     88s] 
[10/10 16:10:58     88s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:10:58     88s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:30 mem=3010.9M
[10/10 16:10:58     88s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:30 mem=3010.9M
[10/10 16:10:58     88s] Creating Lib Analyzer, finished. 
[10/10 16:10:58     88s] Compute RC Scale Done ...
[10/10 16:10:58     88s] Cell top_lvl LLGs are deleted
[10/10 16:10:58     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:58     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:58     89s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3011.9M, EPOCH TIME: 1760127058.859951
[10/10 16:10:58     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:58     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:58     89s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3011.9M, EPOCH TIME: 1760127058.860164
[10/10 16:10:58     89s] Max number of tech site patterns supported in site array is 256.
[10/10 16:10:58     89s] Core basic site is CoreSite
[10/10 16:10:58     89s] After signature check, allow fast init is true, keep pre-filter is true.
[10/10 16:10:58     89s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/10 16:10:58     89s] Fast DP-INIT is on for default
[10/10 16:10:58     89s] Atter site array init, number of instance map data is 0.
[10/10 16:10:58     89s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.011, REAL:0.012, MEM:3011.9M, EPOCH TIME: 1760127058.871676
[10/10 16:10:58     89s] 
[10/10 16:10:58     89s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:10:58     89s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:10:58     89s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.017, MEM:3012.1M, EPOCH TIME: 1760127058.876589
[10/10 16:10:58     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:410).
[10/10 16:10:58     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:10:58     89s] Starting delay calculation for Setup views
[10/10 16:10:58     89s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/10 16:10:58     89s] #################################################################################
[10/10 16:10:58     89s] # Design Stage: PreRoute
[10/10 16:10:58     89s] # Design Name: top_lvl
[10/10 16:10:58     89s] # Design Mode: 130nm
[10/10 16:10:58     89s] # Analysis Mode: MMMC OCV 
[10/10 16:10:58     89s] # Parasitics Mode: No SPEF/RCDB 
[10/10 16:10:58     89s] # Signoff Settings: SI Off 
[10/10 16:10:58     89s] #################################################################################
[10/10 16:10:58     89s] Calculate early delays in OCV mode...
[10/10 16:10:58     89s] Calculate late delays in OCV mode...
[10/10 16:10:58     89s] Topological Sorting (REAL = 0:00:00.0, MEM = 3023.6M, InitMEM = 3023.4M)
[10/10 16:10:58     89s] Start delay calculation (fullDC) (1 T). (MEM=3023.55)
[10/10 16:10:59     89s] End AAE Lib Interpolated Model. (MEM=3041.453125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:10:59     89s] Total number of fetched objects 1402
[10/10 16:10:59     89s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/10 16:10:59     89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:10:59     89s] End delay calculation. (MEM=3048.31 CPU=0:00:00.3 REAL=0:00:00.0)
[10/10 16:10:59     89s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3048.3M) ***
[10/10 16:10:59     89s] End delay calculation (fullDC). (MEM=3048.31 CPU=0:00:00.4 REAL=0:00:01.0)
[10/10 16:10:59     89s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:31 mem=3061.5M)
[10/10 16:10:59     89s] 
[10/10 16:10:59     89s] OptSummary:
[10/10 16:10:59     89s] 
[10/10 16:10:59     89s] ------------------------------------------------------------------
[10/10 16:10:59     89s]              Initial Summary
[10/10 16:10:59     89s] ------------------------------------------------------------------
[10/10 16:10:59     89s] 
[10/10 16:10:59     89s] Setup views included:
[10/10 16:10:59     89s]  tt_v1.8_25C_Nominal_25_func 
[10/10 16:10:59     89s] 
[10/10 16:10:59     89s] +--------------------+---------+---------+---------+
[10/10 16:10:59     89s] |     Setup mode     |   all   | reg2reg | default |
[10/10 16:10:59     89s] +--------------------+----[10/10 16:10:59     89s] 
-----+---------+---------+
[10/10 16:10:59     89s] |           WNS (ns):| -0.198  | -0.124  | -0.198  |
[10/10 16:10:59     89s] |           TNS (ns):| -2.080  | -0.899  | -1.542  |
[10/10 16:10:59     89s] |    Violating Paths:|   32    |   15    |   22    |
[10/10 16:10:59     89s] |          All Paths:|   120   |   117   |   103   |
[10/10 16:10:59     89s] +--------------------+---------+---------+---------+
[10/10 16:10:59     89s] 
[10/10 16:10:59     89s] +----------------+-------------------------------+------------------+
[10/10 16:10:59     89s] |                |              Real             |       Total      |
[10/10 16:10:59     89s] |    DRVs        +------------------+------------+------------------|
[10/10 16:10:59     89s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/10 16:10:59     89s] +----------------+------------------+------------+------------------+
[10/10 16:10:59     89s] |   max_cap      |      2 (2)       |   -0.020   |      2 (2)       |
[10/10 16:10:59     89s] |   max_tran     |      5 (9)       |   -0.112   |      5 (9)       |
[10/10 16:10:59     89s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/10 16:10:59     89s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/10 16:10:59     89s] +----------------+------------------+------------+------------------+
[10/10 16:10:59     89s] 
[10/10 16:10:59     89s] Density: 2.665%
[10/10 16:10:59     89s] ------------------------------------------------------------------
[10/10 16:10:59     89s] **opt_design ... cpu = 0:00:03, real = 0:00:36, mem = 3038.4M, totSessionCpu=0:01:31 **
[10/10 16:10:59     89s] Begin: Collecting metrics
[10/10 16:10:59     90s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    -0.124 | -0.198 |  -2 |        2.67 | 0:00:01  |        3038 |    5 |   2 |
 ------------------------------------------------------------------------------------------------ 
[10/10 16:11:00     90s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3064.8M, current mem=3037.5M)

[10/10 16:11:00     90s] End: Collecting metrics
[10/10 16:11:00     90s] *** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.8/0:00:36.8 (0.1), totSession cpu/real = 0:01:31.2/0:02:10.9 (0.7), mem = 3037.5M
[10/10 16:11:00     90s] 
[10/10 16:11:00     90s] =============================================================================================
[10/10 16:11:00     90s]  Step TAT Report : InitOpt #1 / clock_opt_design #1                             25.11-s102_1
[10/10 16:11:00     90s] =============================================================================================
[10/10 16:11:00     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:11:00     90s] ---------------------------------------------------------------------------------------------
[10/10 16:11:00     90s] [ ViewPruning            ]      2   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:11:00     90s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:01.0 /  0:00:01.0    1.0
[10/10 16:11:00     90s] [ MetricReport           ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    0.9
[10/10 16:11:00     90s] [ DrvReport              ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    1.0
[10/10 16:11:00     90s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:00     90s] [ LibAnalyzerInit        ]      2   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.0
[10/10 16:11:00     90s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[10/10 16:11:00     90s] [ SteinerInterfaceInit   ]      2   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[10/10 16:11:00     90s] [ ChannelGraphInit       ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[10/10 16:11:00     90s] [ MetricInit             ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:11:00     90s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:11:00     90s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   0.2 % )     0:00:00.9 /  0:00:00.8    1.0
[10/10 16:11:00     90s] [ FullDelayCalc          ]      1   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[10/10 16:11:00     90s] [ TimingUpdate           ]      2   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[10/10 16:11:00     90s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:11:00     90s] [ MISC                   ]          0:00:34.5  (  93.6 % )     0:00:34.5 /  0:00:00.5    0.0
[10/10 16:11:00     90s] ---------------------------------------------------------------------------------------------
[10/10 16:11:00     90s]  InitOpt #1 TOTAL                   0:00:36.8  ( 100.0 % )     0:00:36.8 /  0:00:02.8    0.1
[10/10 16:11:00     90s] ---------------------------------------------------------------------------------------------
[10/10 16:11:00     90s] ** INFO : this run is activating low effort ccoptDesign flow
[10/10 16:11:00     90s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[10/10 16:11:00     90s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:31 mem=3037.5M
[10/10 16:11:00     90s] Memory usage before memory release/compaction is 3037.6
[10/10 16:11:00     90s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:11:00     90s] Memory usage at beginning of DPlace-Init is 3037.6M.
[10/10 16:11:00     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:3037.6M, EPOCH TIME: 1760127060.057849
[10/10 16:11:00     90s] Processing tracks to init pin-track alignment.
[10/10 16:11:00     90s] z: 2, totalTracks: 1
[10/10 16:11:00     90s] z: 4, totalTracks: 1
[10/10 16:11:00     90s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:11:00     90s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3038.0M, EPOCH TIME: 1760127060.085245
[10/10 16:11:00     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:00     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:00     90s] 
[10/10 16:11:00     90s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:11:00     90s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:11:00     90s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3038.3M, EPOCH TIME: 1760127060.095978
[10/10 16:11:00     90s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3038.3M, EPOCH TIME: 1760127060.096070
[10/10 16:11:00     90s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3038.3M, EPOCH TIME: 1760127060.096222
[10/10 16:11:00     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3038.3MB).
[10/10 16:11:00     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.039, MEM:3038.3M, EPOCH TIME: 1760127060.096805
[10/10 16:11:00     90s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:31 mem=3038.4M
[10/10 16:11:00     90s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3038.4M, EPOCH TIME: 1760127060.100640
[10/10 16:11:00     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:612).
[10/10 16:11:00     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:00     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:00     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:00     90s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:3038.4M, EPOCH TIME: 1760127060.105071
[10/10 16:11:00     90s] Memory usage before memory release/compaction is 3038.4
[10/10 16:11:00     90s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:11:00     90s] Memory usage at end of DPlace-Cleanup is 3038.4M.
[10/10 16:11:00     90s] OPTC: m4 20.0 50.0 [ 65.0 20.0 50.0 ]
[10/10 16:11:00     90s] OPTC: view 50.0:65.0 [ 0.0500 ]
[10/10 16:11:00     90s] #optDebug: fT-E <X 2 0 0 1>
[10/10 16:11:00     90s] #optDebug: fT-E <X 2 0 0 1>
[10/10 16:11:00     90s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[10/10 16:11:00     90s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -188.0 -useBottleneckAnalyzer -drvRatio 0.4
[10/10 16:11:00     90s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -188.0 -useBottleneckAnalyzer -drvRatio 0.4
[10/10 16:11:00     90s] Begin: GigaOpt Route Type Constraints Refinement
[10/10 16:11:00     90s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.wDX0Sw6sXZ.1
[10/10 16:11:00     90s] *** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:31.6/0:02:11.4 (0.7), mem = 3041.7M
[10/10 16:11:00     90s] ### Creating RouteCongInterface, started
[10/10 16:11:00     90s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:11:00     90s] 
[10/10 16:11:00     90s] Footprint cell information for calculating maxBufDist
[10/10 16:11:00     90s] *info: There are 7 candidate Buffer cells
[10/10 16:11:00     90s] *info: There are 9 candidate Inverter cells
[10/10 16:11:00     90s] 
[10/10 16:11:00     90s] {MMLU 7 7 1402}
[10/10 16:11:00     90s] [oiLAM] Zs 5, 6
[10/10 16:11:00     90s] ### Creating LA Mngr. totSessionCpu=0:01:32 mem=3042.2M
[10/10 16:11:00     90s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=3042.2M
[10/10 16:11:00     90s] 
[10/10 16:11:00     90s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[10/10 16:11:00     90s] 
[10/10 16:11:00     90s] #optDebug: {0, 1.000}
[10/10 16:11:00     90s] ### Creating RouteCongInterface, finished
[10/10 16:11:00     90s] CSM is empty.
[10/10 16:11:00     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.wDX0Sw6sXZ.1
[10/10 16:11:00     90s] Updated routing constraints on 0 nets.
[10/10 16:11:00     90s] Bottom Preferred Layer:
[10/10 16:11:00     90s] +-------------+------------+----------+
[10/10 16:11:00     90s] |    Layer    |    CLK     |   Rule   |
[10/10 16:11:00     90s] +-------------+------------+----------+
[10/10 16:11:00     90s] | met3 (z=3)  |          7 | default  |
[10/10 16:11:00     90s] +-------------+------------+----------+
[10/10 16:11:00     90s] Via Pillar Rule:
[10/10 16:11:00     90s]     None
[10/10 16:11:00     90s] Finished writing unified metrics of routing constraints.
[10/10 16:11:00     90s] 
[10/10 16:11:00     90s] =============================================================================================
[10/10 16:11:00     90s]  Step TAT Report : CongRefineRouteType #1 / clock_opt_design #1                 25.11-s102_1
[10/10 16:11:00     90s] =============================================================================================
[10/10 16:11:00     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:11:00     90s] ---------------------------------------------------------------------------------------------
[10/10 16:11:00     90s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  94.8 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:11:00     90s] [ MISC                   ]          0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:00     90s] ---------------------------------------------------------------------------------------------
[10/10 16:11:00     90s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:11:00     90s] ---------------------------------------------------------------------------------------------
[10/10 16:11:00     90s] *** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:31.8/0:02:11.5 (0.7), mem = 3042.6M
[10/10 16:11:00     90s] End: GigaOpt Route Type Constraints Refinement
[10/10 16:11:00     90s] Begin: Collecting metrics
[10/10 16:11:00     90s] 
 ------------------------------------------------------------------------------------------------------ 
| Snapshot              | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |    -0.124 | -0.198 |  -2 |        2.67 | 0:00:01  |        3038 |    5 |   2 |
| route_type_refinement |           |        |     |             | 0:00:00  |        3040 |      |     |
 ------------------------------------------------------------------------------------------------------ 
[10/10 16:11:00     90s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3040.4M, current mem=3040.4M)

[10/10 16:11:00     90s] End: Collecting metrics
[10/10 16:11:00     90s] Deleting Lib Analyzer.
[10/10 16:11:00     91s] *** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:32.0/0:02:11.8 (0.7), mem = 3040.4M
[10/10 16:11:00     91s] Info: 7 nets with fixed/cover wires excluded.
[10/10 16:11:00     91s] Info: 7 clock nets excluded from IPO operation.
[10/10 16:11:00     91s] ### Creating LA Mngr. totSessionCpu=0:01:32 mem=3040.5M
[10/10 16:11:00     91s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=3040.5M
[10/10 16:11:00     91s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[10/10 16:11:00     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.wDX0Sw6sXZ.2
[10/10 16:11:00     91s] 
[10/10 16:11:00     91s] Creating Lib Analyzer ...
[10/10 16:11:00     91s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:11:00     91s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:11:00     91s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:11:00     91s] 
[10/10 16:11:00     91s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:11:01     91s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:32 mem=3040.9M
[10/10 16:11:01     91s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:32 mem=3040.9M
[10/10 16:11:01     91s] Creating Lib Analyzer, finished. 
[10/10 16:11:01     91s] 
[10/10 16:11:01     91s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:11:01     91s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[10/10 16:11:01     91s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:32 mem=3041.2M
[10/10 16:11:01     91s] Memory usage before memory release/compaction is 3041.2
[10/10 16:11:01     91s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:11:01     91s] Memory usage at beginning of DPlace-Init is 3041.1M.
[10/10 16:11:01     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:3041.1M, EPOCH TIME: 1760127061.352232
[10/10 16:11:01     91s] Processing tracks to init pin-track alignment.
[10/10 16:11:01     91s] z: 2, totalTracks: 1
[10/10 16:11:01     91s] z: 4, totalTracks: 1
[10/10 16:11:01     91s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:11:01     91s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3041.1M, EPOCH TIME: 1760127061.379933
[10/10 16:11:01     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:01     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:01     91s] 
[10/10 16:11:01     91s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:11:01     91s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:11:01     91s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.011, MEM:3041.1M, EPOCH TIME: 1760127061.390703
[10/10 16:11:01     91s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3041.1M, EPOCH TIME: 1760127061.390799
[10/10 16:11:01     91s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3041.1M, EPOCH TIME: 1760127061.390955
[10/10 16:11:01     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3041.1MB).
[10/10 16:11:01     91s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.039, MEM:3041.1M, EPOCH TIME: 1760127061.391725
[10/10 16:11:01     91s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:11:01     91s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=3041.2M
[10/10 16:11:01     91s] [oiPhyDebug] optDemand 586594484000.00, spDemand 16751102400.00.
[10/10 16:11:01     91s] [LDM::Info] TotalInstCnt at InitDesignMc1: 968
[10/10 16:11:01     91s] ### Creating RouteCongInterface, started
[10/10 16:11:01     91s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:11:01     91s] 
[10/10 16:11:01     91s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[10/10 16:11:01     91s] 
[10/10 16:11:01     91s] #optDebug: {0, 1.000}
[10/10 16:11:01     91s] ### Creating RouteCongInterface, finished
[10/10 16:11:01     91s] {MG pre T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:01     91s] {MG pre T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:01     91s] {MG pre T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:11:01     91s] {MG pre T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:11:01     91s] {MG post T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:01     91s] {MG post T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:01     91s] {MG post T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:11:01     91s] {MG post T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:11:01     91s] 
[10/10 16:11:01     91s] Netlist preparation processing... 
[10/10 16:11:01     91s] Removed 0 instance
[10/10 16:11:01     91s] *info: Marking 0 isolation instances dont touch
[10/10 16:11:01     91s] *info: Marking 0 level shifter instances dont touch
[10/10 16:11:01     91s] CSM is empty.
[10/10 16:11:01     91s] CSM is empty.
[10/10 16:11:01     91s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 968
[10/10 16:11:01     91s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3045.3M, EPOCH TIME: 1760127061.503913
[10/10 16:11:01     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1572).
[10/10 16:11:01     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:01     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:01     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:01     91s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:3042.1M, EPOCH TIME: 1760127061.509022
[10/10 16:11:01     91s] Memory usage before memory release/compaction is 3042.1
[10/10 16:11:01     91s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:11:01     91s] Memory usage at end of DPlace-Cleanup is 3042.1M.
[10/10 16:11:01     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.wDX0Sw6sXZ.2
[10/10 16:11:01     91s] *** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.7 (1.0), totSession cpu/real = 0:01:32.7/0:02:12.4 (0.7), mem = 3042.2M
[10/10 16:11:01     91s] 
[10/10 16:11:01     91s] =============================================================================================
[10/10 16:11:01     91s]  Step TAT Report : SimplifyNetlist #1 / clock_opt_design #1                     25.11-s102_1
[10/10 16:11:01     91s] =============================================================================================
[10/10 16:11:01     91s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:11:01     91s] ---------------------------------------------------------------------------------------------
[10/10 16:11:01     91s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  34.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:11:01     91s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.2
[10/10 16:11:01     91s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:11:01     91s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:01     91s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.4
[10/10 16:11:01     91s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:01     91s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:11:01     91s] [ IncrDelayCalc          ]      1   0:00:00.0  (   6.4 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:11:01     91s] [ DetailPlaceInit        ]      1   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:11:01     91s] [ TimingUpdate           ]      4   0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.1    1.0
[10/10 16:11:01     91s] [ MISC                   ]          0:00:00.2  (  33.0 % )     0:00:00.2 /  0:00:00.2    0.9
[10/10 16:11:01     91s] ---------------------------------------------------------------------------------------------
[10/10 16:11:01     91s]  SimplifyNetlist #1 TOTAL           0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.6    1.0
[10/10 16:11:01     91s] ---------------------------------------------------------------------------------------------
[10/10 16:11:01     91s] Begin: Collecting metrics
[10/10 16:11:01     91s] 
 ------------------------------------------------------------------------------------------------------ 
| Snapshot              | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |    -0.124 | -0.198 |  -2 |        2.67 | 0:00:01  |        3038 |    5 |   2 |
| route_type_refinement |           |        |     |             | 0:00:00  |        3040 |      |     |
| simplify_netlist      |           |        |     |             | 0:00:01  |        3042 |      |     |
 ------------------------------------------------------------------------------------------------------ 
[10/10 16:11:01     91s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3042.2M, current mem=3042.2M)

[10/10 16:11:01     91s] End: Collecting metrics
[10/10 16:11:01     91s] *** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:32.9/0:02:12.6 (0.7), mem = 3042.2M
[10/10 16:11:01     91s] *** Starting optimizing excluded clock nets MEM= 3042.2M) ***
[10/10 16:11:01     91s] *info: No excluded clock nets to be optimized.
[10/10 16:11:01     91s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3042.3M) ***
[10/10 16:11:01     91s] *** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:32.9/0:02:12.6 (0.7), mem = 3042.3M
[10/10 16:11:01     91s] 
[10/10 16:11:01     91s] =============================================================================================
[10/10 16:11:01     91s]  Step TAT Report : ExcludedClockNetOpt #1 / clock_opt_design #1                 25.11-s102_1
[10/10 16:11:01     91s] =============================================================================================
[10/10 16:11:01     91s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:11:01     91s] ---------------------------------------------------------------------------------------------
[10/10 16:11:01     91s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:01     91s] ---------------------------------------------------------------------------------------------
[10/10 16:11:01     91s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:01     91s] ---------------------------------------------------------------------------------------------
[10/10 16:11:01     91s] *** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:32.9/0:02:12.6 (0.7), mem = 3042.3M
[10/10 16:11:01     91s] *** Starting optimizing excluded clock nets MEM= 3042.3M) ***
[10/10 16:11:01     91s] *info: No excluded clock nets to be optimized.
[10/10 16:11:01     91s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3042.3M) ***
[10/10 16:11:01     91s] *** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:32.9/0:02:12.7 (0.7), mem = 3042.3M
[10/10 16:11:01     91s] 
[10/10 16:11:01     91s] =============================================================================================
[10/10 16:11:01     91s]  Step TAT Report : ExcludedClockNetOpt #2 / clock_opt_design #1                 25.11-s102_1
[10/10 16:11:01     91s] =============================================================================================
[10/10 16:11:01     91s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:11:01     91s] ---------------------------------------------------------------------------------------------
[10/10 16:11:01     91s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:01     91s] ---------------------------------------------------------------------------------------------
[10/10 16:11:01     91s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:01     91s] ---------------------------------------------------------------------------------------------
[10/10 16:11:01     91s] Begin: Collecting metrics
[10/10 16:11:01     92s] 
 -------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.124 | -0.198 |  -2 |        2.67 | 0:00:01  |        3038 |    5 |   2 |
| route_type_refinement   |           |        |     |             | 0:00:00  |        3040 |      |     |
| simplify_netlist        |           |        |     |             | 0:00:01  |        3042 |      |     |
| excluded_clk_net_fixing |           |        |     |             | 0:00:00  |        3042 |      |     |
 -------------------------------------------------------------------------------------------------------- 
[10/10 16:11:01     92s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3042.3M, current mem=3042.3M)

[10/10 16:11:01     92s] End: Collecting metrics
[10/10 16:11:01     92s] Info: Done creating the CCOpt slew target map.
[10/10 16:11:01     92s] Begin: GigaOpt high fanout net optimization
[10/10 16:11:01     92s] GigaOpt HFN: use maxLocalDensity 1.2
[10/10 16:11:01     92s] GigaOpt HFN: use maxLocalDensity 1.2
[10/10 16:11:01     92s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/10 16:11:01     92s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/10 16:11:01     92s] *** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:33.1/0:02:12.9 (0.7), mem = 3042.4M
[10/10 16:11:01     92s] Info: 7 nets with fixed/cover wires excluded.
[10/10 16:11:01     92s] Info: 7 clock nets excluded from IPO operation.
[10/10 16:11:02     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.wDX0Sw6sXZ.3
[10/10 16:11:02     92s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/10 16:11:02     92s] 
[10/10 16:11:02     92s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:11:02     92s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[10/10 16:11:02     92s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:33 mem=3042.4M
[10/10 16:11:02     92s] Memory usage before memory release/compaction is 3042.4
[10/10 16:11:02     92s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:11:02     92s] Memory usage at beginning of DPlace-Init is 3042.4M.
[10/10 16:11:02     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:3042.4M, EPOCH TIME: 1760127062.170359
[10/10 16:11:02     92s] Processing tracks to init pin-track alignment.
[10/10 16:11:02     92s] z: 2, totalTracks: 1
[10/10 16:11:02     92s] z: 4, totalTracks: 1
[10/10 16:11:02     92s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:11:02     92s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3042.4M, EPOCH TIME: 1760127062.199301
[10/10 16:11:02     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:02     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:02     92s] 
[10/10 16:11:02     92s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:11:02     92s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:11:02     92s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.012, MEM:3042.4M, EPOCH TIME: 1760127062.210876
[10/10 16:11:02     92s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3042.4M, EPOCH TIME: 1760127062.210976
[10/10 16:11:02     92s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3042.4M, EPOCH TIME: 1760127062.211141
[10/10 16:11:02     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3042.4MB).
[10/10 16:11:02     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:3042.4M, EPOCH TIME: 1760127062.211841
[10/10 16:11:02     92s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:11:02     92s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=3042.4M
[10/10 16:11:02     92s] [oiPhyDebug] optDemand 586594484000.00, spDemand 16751102400.00.
[10/10 16:11:02     92s] [LDM::Info] TotalInstCnt at InitDesignMc1: 968
[10/10 16:11:02     92s] ### Creating RouteCongInterface, started
[10/10 16:11:02     92s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:11:02     92s] 
[10/10 16:11:02     92s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[10/10 16:11:02     92s] 
[10/10 16:11:02     92s] #optDebug: {0, 1.000}
[10/10 16:11:02     92s] ### Creating RouteCongInterface, finished
[10/10 16:11:02     92s] {MG pre T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:02     92s] {MG pre T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:02     92s] {MG pre T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:11:02     92s] {MG pre T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:11:02     92s] {MG post T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:02     92s] {MG post T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:02     92s] {MG post T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:11:02     92s] {MG post T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:11:02     92s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:11:02     92s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:11:02     92s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:11:02     92s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:11:02     92s] AoF 3029.5830um
[10/10 16:11:02     92s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:11:02     92s] Total-nets :: 1100, Stn-nets :: 0, ratio :: 0 %, Total-len 141647, Stn-len 0
[10/10 16:11:02     92s] CSM is empty.
[10/10 16:11:02     92s] CSM is empty.
[10/10 16:11:02     92s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 968
[10/10 16:11:02     92s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3043.2M, EPOCH TIME: 1760127062.499480
[10/10 16:11:02     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:612).
[10/10 16:11:02     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:02     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:02     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:02     92s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:3043.2M, EPOCH TIME: 1760127062.503842
[10/10 16:11:02     92s] Memory usage before memory release/compaction is 3043.2
[10/10 16:11:02     92s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:11:02     92s] Memory usage at end of DPlace-Cleanup is 3043.2M.
[10/10 16:11:02     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.wDX0Sw6sXZ.3
[10/10 16:11:02     92s] *** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:33.6/0:02:13.4 (0.7), mem = 3043.2M
[10/10 16:11:02     92s] 
[10/10 16:11:02     92s] =============================================================================================
[10/10 16:11:02     92s]  Step TAT Report : DrvOpt #1 / clock_opt_design #1                              25.11-s102_1
[10/10 16:11:02     92s] =============================================================================================
[10/10 16:11:02     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:11:02     92s] ---------------------------------------------------------------------------------------------
[10/10 16:11:02     92s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:11:02     92s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.5 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:11:02     92s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:11:02     92s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:02     92s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:02     92s] [ DetailPlaceInit        ]      1   0:00:00.0  (   8.0 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:11:02     92s] [ TimingUpdate           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:02     92s] [ MISC                   ]          0:00:00.4  (  77.4 % )     0:00:00.4 /  0:00:00.4    1.0
[10/10 16:11:02     92s] ---------------------------------------------------------------------------------------------
[10/10 16:11:02     92s]  DrvOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[10/10 16:11:02     92s] ---------------------------------------------------------------------------------------------
[10/10 16:11:02     92s] GigaOpt HFN: restore maxLocalDensity to 0.98
[10/10 16:11:02     92s] GigaOpt HFN: restore maxLocalDensity to 0.98
[10/10 16:11:02     92s] End: GigaOpt high fanout net optimization
[10/10 16:11:02     92s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/10 16:11:02     92s] Deleting Lib Analyzer.
[10/10 16:11:02     92s] Begin: GigaOpt DRV Optimization
[10/10 16:11:02     92s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[10/10 16:11:02     92s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[10/10 16:11:02     92s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/10 16:11:02     92s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/10 16:11:02     92s] *** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:33.6/0:02:13.4 (0.7), mem = 3043.5M
[10/10 16:11:02     92s] Info: 7 nets with fixed/cover wires excluded.
[10/10 16:11:02     92s] Info: 7 clock nets excluded from IPO operation.
[10/10 16:11:02     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.wDX0Sw6sXZ.4
[10/10 16:11:02     92s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/10 16:11:02     92s] 
[10/10 16:11:02     92s] Creating Lib Analyzer ...
[10/10 16:11:02     92s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:11:02     92s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:11:02     92s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:11:02     92s] 
[10/10 16:11:02     92s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:11:02     92s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:34 mem=3043.5M
[10/10 16:11:02     92s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:34 mem=3043.5M
[10/10 16:11:02     92s] Creating Lib Analyzer, finished. 
[10/10 16:11:02     93s] 
[10/10 16:11:02     93s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:11:02     93s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[10/10 16:11:02     93s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:34 mem=3043.5M
[10/10 16:11:02     93s] Memory usage before memory release/compaction is 3043.5
[10/10 16:11:02     93s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:11:02     93s] Memory usage at beginning of DPlace-Init is 3041.1M.
[10/10 16:11:02     93s] OPERPROF: Starting DPlace-Init at level 1, MEM:3041.1M, EPOCH TIME: 1760127062.980389
[10/10 16:11:02     93s] Processing tracks to init pin-track alignment.
[10/10 16:11:02     93s] z: 2, totalTracks: 1
[10/10 16:11:02     93s] z: 4, totalTracks: 1
[10/10 16:11:02     93s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:11:03     93s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3041.1M, EPOCH TIME: 1760127063.006987
[10/10 16:11:03     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:03     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:03     93s] 
[10/10 16:11:03     93s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:11:03     93s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:11:03     93s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3041.1M, EPOCH TIME: 1760127063.016915
[10/10 16:11:03     93s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3041.1M, EPOCH TIME: 1760127063.017005
[10/10 16:11:03     93s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3041.1M, EPOCH TIME: 1760127063.017167
[10/10 16:11:03     93s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3041.1MB).
[10/10 16:11:03     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.038, MEM:3041.1M, EPOCH TIME: 1760127063.017915
[10/10 16:11:03     93s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:11:03     93s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:34 mem=3041.1M
[10/10 16:11:03     93s] [oiPhyDebug] optDemand 586594484000.00, spDemand 16751102400.00.
[10/10 16:11:03     93s] [LDM::Info] TotalInstCnt at InitDesignMc1: 968
[10/10 16:11:03     93s] ### Creating RouteCongInterface, started
[10/10 16:11:03     93s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:11:03     93s] 
[10/10 16:11:03     93s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[10/10 16:11:03     93s] 
[10/10 16:11:03     93s] #optDebug: {0, 1.000}
[10/10 16:11:03     93s] ### Creating RouteCongInterface, finished
[10/10 16:11:03     93s] {MG pre T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:03     93s] {MG pre T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:03     93s] {MG pre T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:11:03     93s] {MG pre T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:11:03     93s] {MG post T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:03     93s] {MG post T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:03     93s] {MG post T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:11:03     93s] {MG post T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:11:03     93s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:11:03     93s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:11:03     93s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:11:03     93s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:11:03     93s] AoF 3029.5830um
[10/10 16:11:03     93s] [GPS-DRV] Optimizer inputs ============================= 
[10/10 16:11:03     93s] [GPS-DRV] drvFixingStage: Small Scale
[10/10 16:11:03     93s] [GPS-DRV] costLowerBound: 0.1
[10/10 16:11:03     93s] [GPS-DRV] setupTNSCost  : 3
[10/10 16:11:03     93s] [GPS-DRV] maxIter       : 3
[10/10 16:11:03     93s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[10/10 16:11:03     93s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/10 16:11:03     93s] [GPS-DRV] Optimizer parameters ============================= 
[10/10 16:11:03     93s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[10/10 16:11:03     93s] [GPS-DRV] maxDensity (design): 0.95
[10/10 16:11:03     93s] [GPS-DRV] maxLocalDensity: 0.98
[10/10 16:11:03     93s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[10/10 16:11:03     93s] [GPS-DRV] Dflt RT Characteristic Length 1281.72um AoF 3029.58um x 1
[10/10 16:11:03     93s] [GPS-DRV] isCPECostingOn: false
[10/10 16:11:03     93s] [GPS-DRV] all active and enabled setup drv original views
[10/10 16:11:03     93s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[10/10 16:11:03     93s] [GPS-DRV] All active and enabled setup views
[10/10 16:11:03     93s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[10/10 16:11:03     93s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxTranMarginIPO: 0.2
[10/10 16:11:03     93s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxCapMarginIPO: 0.2
[10/10 16:11:03     93s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[10/10 16:11:03     93s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[10/10 16:11:03     93s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[10/10 16:11:03     93s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[10/10 16:11:03     93s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 1.11839e-10; DynamicP: 5.7132e+06)DBU
[10/10 16:11:03     93s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:11:03     93s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/10 16:11:03     93s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:11:03     93s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/10 16:11:03     93s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:11:03     93s] Info: violation cost 11.094799 (cap = 1.780425, tran = 9.314375, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:11:03     93s] |    44|    90|    -0.23|     9|     9|    -0.06|     0|     0|     0|     0|    -0.20|    -2.08|       0|       0|       0|  2.67%|          |         |
[10/10 16:11:04     94s] Info: violation cost 0.937500 (cap = 0.000000, tran = 0.937500, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:11:04     94s] |    15|    15|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.20|    -2.11|      24|       0|      16|  2.80%| 0:00:01.0|  3087.7M|
[10/10 16:11:04     94s] Info: violation cost 0.287500 (cap = 0.000000, tran = 0.287500, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:11:04     94s] |     9|     9|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.20|    -2.11|       6|       0|       1|  2.84%| 0:00:00.0|  3092.6M|
[10/10 16:11:04     94s] Info: violation cost 0.287500 (cap = 0.000000, tran = 0.287500, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:11:04     94s] |     9|     9|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.20|    -2.11|       0|       0|       0|  2.84%| 0:00:00.0|  3092.7M|
[10/10 16:11:04     94s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:11:04     94s] 
[10/10 16:11:04     94s] ###############################################################################
[10/10 16:11:04     94s] #
[10/10 16:11:04     94s] #  Large fanout net report:  
[10/10 16:11:04     94s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/10 16:11:04     94s] #     - current density: 2.84
[10/10 16:11:04     94s] #
[10/10 16:11:04     94s] #  List of high fanout nets:
[10/10 16:11:04     94s] #
[10/10 16:11:04     94s] ###############################################################################
[10/10 16:11:04     94s] Finished writing unified metrics of routing constraints.
[10/10 16:11:04     94s] Bottom Preferred Layer:
[10/10 16:11:04     94s] +-------------+------------+----------+
[10/10 16:11:04     94s] |    Layer    |    CLK     |   Rule   |
[10/10 16:11:04     94s] +-------------+------------+----------+
[10/10 16:11:04     94s] | met3 (z=3)  |          7 | default  |
[10/10 16:11:04     94s] +-------------+------------+----------+
[10/10 16:11:04     94s] Via Pillar Rule:
[10/10 16:11:04     94s]     None
[10/10 16:11:04     94s] 
[10/10 16:11:04     94s] 
[10/10 16:11:04     94s] =======================================================================
[10/10 16:11:04     94s]                 Reasons for remaining drv violations
[10/10 16:11:04     94s] =======================================================================
[10/10 16:11:04     94s] *info: Total 9 net(s) have violations which can't be fixed by DRV optimization.
[10/10 16:11:04     94s] 
[10/10 16:11:04     94s] MultiBuffering failure reasons
[10/10 16:11:04     94s] ------------------------------------------------
[10/10 16:11:04     94s] *info:     9 net(s): Could not be fixed because the gain is not enough.
[10/10 16:11:04     94s] 
[10/10 16:11:04     94s] SingleBuffering failure reasons
[10/10 16:11:04     94s] ------------------------------------------------
[10/10 16:11:04     94s] *info:     9 net(s): Could not be fixed because of the buffering solution introduces DRV degradation.
[10/10 16:11:04     94s] 
[10/10 16:11:04     94s] Resizing failure reasons
[10/10 16:11:04     94s] ------------------------------------------------
[10/10 16:11:04     94s] *info:     9 net(s): Could not be fixed because no move is found.
[10/10 16:11:04     94s] 
[10/10 16:11:04     94s] 
[10/10 16:11:04     94s] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=3092.7M) ***
[10/10 16:11:04     94s] 
[10/10 16:11:04     94s] Total-nets :: 1130, Stn-nets :: 42, ratio :: 3.71681 %, Total-len 141664, Stn-len 471.75
[10/10 16:11:04     94s] CSM is empty.
[10/10 16:11:04     94s] CSM is empty.
[10/10 16:11:04     94s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 998
[10/10 16:11:04     94s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3092.7M, EPOCH TIME: 1760127064.264184
[10/10 16:11:04     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1602).
[10/10 16:11:04     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:04     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:04     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:04     94s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.006, REAL:0.007, MEM:3061.8M, EPOCH TIME: 1760127064.270716
[10/10 16:11:04     94s] Memory usage before memory release/compaction is 3061.8
[10/10 16:11:04     94s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:11:04     94s] Memory usage at end of DPlace-Cleanup is 3061.8M.
[10/10 16:11:04     94s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.wDX0Sw6sXZ.4
[10/10 16:11:04     94s] *** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:35.4/0:02:15.2 (0.7), mem = 3061.8M
[10/10 16:11:04     94s] 
[10/10 16:11:04     94s] =============================================================================================
[10/10 16:11:04     94s]  Step TAT Report : DrvOpt #2 / clock_opt_design #1                              25.11-s102_1
[10/10 16:11:04     94s] =============================================================================================
[10/10 16:11:04     94s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:11:04     94s] ---------------------------------------------------------------------------------------------
[10/10 16:11:04     94s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:04     94s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  13.3 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:11:04     94s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:11:04     94s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:11:04     94s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:04     94s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:11:04     94s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:04     94s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.0 /  0:00:00.9    1.0
[10/10 16:11:04     94s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[10/10 16:11:04     94s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:04     94s] [ OptEval                ]      4   0:00:00.7  (  43.0 % )     0:00:00.7 /  0:00:00.8    1.0
[10/10 16:11:04     94s] [ OptCommit              ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.5
[10/10 16:11:04     94s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:11:04     94s] [ IncrDelayCalc          ]     15   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:11:04     94s] [ DrvFindVioNets         ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.6
[10/10 16:11:04     94s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:04     94s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.1
[10/10 16:11:04     94s] [ TimingUpdate           ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[10/10 16:11:04     94s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:11:04     94s] [ MISC                   ]          0:00:00.4  (  23.6 % )     0:00:00.4 /  0:00:00.4    1.0
[10/10 16:11:04     94s] ---------------------------------------------------------------------------------------------
[10/10 16:11:04     94s]  DrvOpt #2 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[10/10 16:11:04     94s] ---------------------------------------------------------------------------------------------
[10/10 16:11:04     94s] End: GigaOpt DRV Optimization
[10/10 16:11:04     94s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/10 16:11:04     94s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/10 16:11:04     94s] **opt_design ... cpu = 0:00:07, real = 0:00:41, mem = 3061.8M, totSessionCpu=0:01:35 **
[10/10 16:11:04     94s] Begin: Collecting metrics
[10/10 16:11:04     94s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.124 |   -0.198 |           |       -2 |        2.67 | 0:00:01  |        3038 |    5 |   2 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3040 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3042 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3042 |      |     |
| drv_fixing              |    -0.124 |   -0.199 |        -1 |       -2 |        2.84 | 0:00:02  |        3062 |    9 |   0 |
 --------------------------------------------------------------------------------------------------------------------------- 
[10/10 16:11:04     94s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3092.7M, current mem=3061.8M)

[10/10 16:11:04     94s] End: Collecting metrics
[10/10 16:11:04     94s] Number of setup views: 1
[10/10 16:11:04     94s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/10 16:11:04     94s] Deleting Lib Analyzer.
[10/10 16:11:04     94s] Begin: GigaOpt Global Optimization
[10/10 16:11:04     94s] *info: use new DP (enabled)
[10/10 16:11:04     94s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[10/10 16:11:04     94s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[10/10 16:11:04     94s] Info: 7 nets with fixed/cover wires excluded.
[10/10 16:11:04     94s] Info: 7 clock nets excluded from IPO operation.
[10/10 16:11:04     94s] *** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:35.6/0:02:15.4 (0.7), mem = 3061.8M
[10/10 16:11:04     94s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.wDX0Sw6sXZ.5
[10/10 16:11:04     94s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/10 16:11:04     94s] 
[10/10 16:11:04     94s] Creating Lib Analyzer ...
[10/10 16:11:04     94s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:11:04     94s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:11:04     94s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:11:04     94s] 
[10/10 16:11:04     94s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:11:04     94s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:36 mem=3061.9M
[10/10 16:11:04     94s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:36 mem=3061.9M
[10/10 16:11:04     94s] Creating Lib Analyzer, finished. 
[10/10 16:11:04     95s] 
[10/10 16:11:04     95s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:11:04     95s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[10/10 16:11:04     95s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:36 mem=3061.9M
[10/10 16:11:04     95s] Memory usage before memory release/compaction is 3061.9
[10/10 16:11:04     95s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:11:04     95s] Memory usage at beginning of DPlace-Init is 3061.8M.
[10/10 16:11:04     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:3061.8M, EPOCH TIME: 1760127064.955806
[10/10 16:11:04     95s] Processing tracks to init pin-track alignment.
[10/10 16:11:04     95s] z: 2, totalTracks: 1
[10/10 16:11:04     95s] z: 4, totalTracks: 1
[10/10 16:11:04     95s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:11:04     95s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3061.8M, EPOCH TIME: 1760127064.983808
[10/10 16:11:04     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:04     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:04     95s] 
[10/10 16:11:04     95s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:11:04     95s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:11:04     95s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3061.9M, EPOCH TIME: 1760127064.994578
[10/10 16:11:04     95s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3061.9M, EPOCH TIME: 1760127064.994694
[10/10 16:11:04     95s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3061.9M, EPOCH TIME: 1760127064.994832
[10/10 16:11:04     95s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3061.9MB).
[10/10 16:11:04     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.040, MEM:3061.9M, EPOCH TIME: 1760127064.995633
[10/10 16:11:05     95s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:11:05     95s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:36 mem=3061.9M
[10/10 16:11:05     95s] [oiPhyDebug] optDemand 587683800800.00, spDemand 17840419200.00.
[10/10 16:11:05     95s] [LDM::Info] TotalInstCnt at InitDesignMc1: 998
[10/10 16:11:05     95s] ### Creating RouteCongInterface, started
[10/10 16:11:05     95s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:11:05     95s] 
[10/10 16:11:05     95s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[10/10 16:11:05     95s] 
[10/10 16:11:05     95s] #optDebug: {0, 1.000}
[10/10 16:11:05     95s] ### Creating RouteCongInterface, finished
[10/10 16:11:05     95s] {MG pre T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:05     95s] {MG pre T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:05     95s] {MG pre T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:11:05     95s] {MG pre T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:11:05     95s] {MG post T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:05     95s] {MG post T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:05     95s] {MG post T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:11:05     95s] {MG post T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:11:05     95s] *info: 7 clock nets excluded
[10/10 16:11:05     95s] *info: 48 no-driver nets excluded.
[10/10 16:11:05     95s] *info: 7 nets with fixed/cover wires excluded.
[10/10 16:11:05     95s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/10 16:11:05     95s] ** GigaOpt Global Opt WNS Slack -0.199  TNS Slack -2.105 
[10/10 16:11:05     95s] +--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:11:05     95s] |  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
[10/10 16:11:05     95s] +--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:11:05     95s] |  -0.199|  -2.105|    2.84%|   0:00:00.0| 3071.6M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_r_ptr_reg[8]/D              |
[10/10 16:11:05     95s] |  -0.124|  -0.895|    2.84%|   0:00:00.0| 3085.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
[10/10 16:11:05     95s] |  -0.124|  -0.895|    2.84%|   0:00:00.0| 3085.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
[10/10 16:11:05     95s] |  -0.124|  -0.895|    2.84%|   0:00:00.0| 3085.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
[10/10 16:11:05     95s] |  -0.123|  -0.830|    2.84%|   0:00:00.0| 3085.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
[10/10 16:11:06     96s] |  -0.082|  -0.740|    2.85%|   0:00:01.0| 3086.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[4]/SI             |
[10/10 16:11:06     96s] |  -0.082|  -0.740|    2.85%|   0:00:00.0| 3086.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[4]/SI             |
[10/10 16:11:06     96s] |  -0.082|  -0.740|    2.85%|   0:00:00.0| 3086.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[4]/SI             |
[10/10 16:11:06     96s] |  -0.082|  -0.579|    2.85%|   0:00:00.0| 3086.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
[10/10 16:11:06     96s] |  -0.082|  -0.569|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
[10/10 16:11:06     96s] |  -0.082|  -0.569|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
[10/10 16:11:06     96s] |  -0.082|  -0.569|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
[10/10 16:11:06     96s] |  -0.082|  -0.569|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
[10/10 16:11:06     96s] |  -0.082|  -0.563|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
[10/10 16:11:06     96s] |  -0.082|  -0.563|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
[10/10 16:11:06     96s] |  -0.082|  -0.563|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
[10/10 16:11:06     96s] |  -0.082|  -0.539|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
[10/10 16:11:06     96s] |  -0.082|  -0.539|    2.85%|   0:00:00.0| 3086.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
[10/10 16:11:06     96s] +--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:11:06     96s] 
[10/10 16:11:06     96s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=3086.8M) ***
[10/10 16:11:06     96s] 
[10/10 16:11:06     96s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=3086.8M) ***
[10/10 16:11:06     96s] Finished writing unified metrics of routing constraints.
[10/10 16:11:06     96s] Bottom Preferred Layer:
[10/10 16:11:06     96s] +-------------+------------+----------+
[10/10 16:11:06     96s] |    Layer    |    CLK     |   Rule   |
[10/10 16:11:06     96s] +-------------+------------+----------+
[10/10 16:11:06     96s] | met3 (z=3)  |          7 | default  |
[10/10 16:11:06     96s] +-------------+------------+----------+
[10/10 16:11:06     96s] Via Pillar Rule:
[10/10 16:11:06     96s]     None
[10/10 16:11:06     96s] ** GigaOpt Global Opt End WNS Slack -0.082  TNS Slack -0.538 
[10/10 16:11:06     96s] Total-nets :: 1133, Stn-nets :: 44, ratio :: 3.8835 %, Total-len 141644, Stn-len 554.09
[10/10 16:11:06     96s] CSM is empty.
[10/10 16:11:06     96s] CSM is empty.
[10/10 16:11:06     96s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1001
[10/10 16:11:06     96s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3086.8M, EPOCH TIME: 1760127066.747544
[10/10 16:11:06     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1605).
[10/10 16:11:06     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:06     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:06     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:06     96s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:3073.5M, EPOCH TIME: 1760127066.753903
[10/10 16:11:06     96s] Memory usage before memory release/compaction is 3073.5
[10/10 16:11:06     96s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:11:06     96s] Memory usage at end of DPlace-Cleanup is 3073.5M.
[10/10 16:11:06     96s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.wDX0Sw6sXZ.5
[10/10 16:11:06     96s] *** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:37.8/0:02:17.6 (0.7), mem = 3073.5M
[10/10 16:11:06     96s] 
[10/10 16:11:06     96s] =============================================================================================
[10/10 16:11:06     96s]  Step TAT Report : GlobalOpt #1 / clock_opt_design #1                           25.11-s102_1
[10/10 16:11:06     96s] =============================================================================================
[10/10 16:11:06     96s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:11:06     96s] ---------------------------------------------------------------------------------------------
[10/10 16:11:06     96s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:06     96s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  10.3 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:11:06     96s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:11:06     96s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:11:06     96s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:06     96s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:11:06     96s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:06     96s] [ BottleneckAnalyzerInit ]      5   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:11:06     96s] [ TransformInit          ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.1
[10/10 16:11:06     96s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.6 % )     0:00:01.2 /  0:00:01.2    1.0
[10/10 16:11:06     96s] [ OptGetWeight           ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:06     96s] [ OptEval                ]     17   0:00:00.8  (  37.2 % )     0:00:00.8 /  0:00:00.8    1.0
[10/10 16:11:06     96s] [ OptCommit              ]     17   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.6
[10/10 16:11:06     96s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:11:06     96s] [ IncrDelayCalc          ]     35   0:00:00.2  (   9.8 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:11:06     96s] [ SetupOptGetWorkingSet  ]     17   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.3
[10/10 16:11:06     96s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[10/10 16:11:06     96s] [ SetupOptSlackGraph     ]     17   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.2
[10/10 16:11:06     96s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:11:06     96s] [ TimingUpdate           ]     11   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.3
[10/10 16:11:06     96s] [ IncrTimingUpdate       ]      9   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.5
[10/10 16:11:06     96s] [ MISC                   ]          0:00:00.4  (  15.9 % )     0:00:00.4 /  0:00:00.4    1.0
[10/10 16:11:06     96s] ---------------------------------------------------------------------------------------------
[10/10 16:11:06     96s]  GlobalOpt #1 TOTAL                 0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[10/10 16:11:06     96s] ---------------------------------------------------------------------------------------------
[10/10 16:11:06     96s] End: GigaOpt Global Optimization
[10/10 16:11:06     96s] Begin: Collecting metrics
[10/10 16:11:06     96s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.124 |   -0.198 |           |       -2 |        2.67 | 0:00:01  |        3038 |    5 |   2 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3040 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3042 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3042 |      |     |
| drv_fixing              |    -0.124 |   -0.199 |        -1 |       -2 |        2.84 | 0:00:02  |        3062 |    9 |   0 |
| global_opt              |           |   -0.082 |           |       -1 |        2.85 | 0:00:02  |        3073 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[10/10 16:11:06     97s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3073.5M, current mem=3073.5M)

[10/10 16:11:06     97s] End: Collecting metrics
[10/10 16:11:07     97s] *** Timing NOT met, worst failing slack is -0.082
[10/10 16:11:07     97s] *** Check timing (0:00:00.0)
[10/10 16:11:07     97s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/10 16:11:07     97s] Deleting Lib Analyzer.
[10/10 16:11:07     97s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[10/10 16:11:07     97s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[10/10 16:11:07     97s] Info: 7 nets with fixed/cover wires excluded.
[10/10 16:11:07     97s] Info: 7 clock nets excluded from IPO operation.
[10/10 16:11:07     97s] ### Creating LA Mngr. totSessionCpu=0:01:38 mem=3073.5M
[10/10 16:11:07     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:38 mem=3073.5M
[10/10 16:11:07     97s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[10/10 16:11:07     97s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3073.5M, EPOCH TIME: 1760127067.039244
[10/10 16:11:07     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:07     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:07     97s] 
[10/10 16:11:07     97s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:11:07     97s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:11:07     97s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3073.5M, EPOCH TIME: 1760127067.049702
[10/10 16:11:07     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:410).
[10/10 16:11:07     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:07     97s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[10/10 16:11:07     97s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:38 mem=3073.6M
[10/10 16:11:07     97s] Memory usage before memory release/compaction is 3073.6
[10/10 16:11:07     97s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:11:07     97s] Memory usage at beginning of DPlace-Init is 3071.6M.
[10/10 16:11:07     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:3071.6M, EPOCH TIME: 1760127067.086408
[10/10 16:11:07     97s] Processing tracks to init pin-track alignment.
[10/10 16:11:07     97s] z: 2, totalTracks: 1
[10/10 16:11:07     97s] z: 4, totalTracks: 1
[10/10 16:11:07     97s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:11:07     97s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3071.6M, EPOCH TIME: 1760127067.119597
[10/10 16:11:07     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:07     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:07     97s] 
[10/10 16:11:07     97s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:11:07     97s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:11:07     97s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3071.6M, EPOCH TIME: 1760127067.129981
[10/10 16:11:07     97s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3071.6M, EPOCH TIME: 1760127067.130083
[10/10 16:11:07     97s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3071.6M, EPOCH TIME: 1760127067.130235
[10/10 16:11:07     97s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3071.6MB).
[10/10 16:11:07     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.043, REAL:0.044, MEM:3071.6M, EPOCH TIME: 1760127067.130893
[10/10 16:11:07     97s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:11:07     97s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:38 mem=3071.6M
[10/10 16:11:07     97s] [oiPhyDebug] optDemand 587748550400.00, spDemand 17905168800.00.
[10/10 16:11:07     97s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1001
[10/10 16:11:07     97s] Begin: Area Reclaim Optimization
[10/10 16:11:07     97s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/10 16:11:07     97s] 
[10/10 16:11:07     97s] Creating Lib Analyzer ...
[10/10 16:11:07     97s] *** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:38.2/0:02:18.0 (0.7), mem = 3071.6M
[10/10 16:11:07     97s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:11:07     97s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:11:07     97s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:11:07     97s] 
[10/10 16:11:07     97s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:11:07     97s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:38 mem=3075.6M
[10/10 16:11:07     97s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:38 mem=3075.6M
[10/10 16:11:07     97s] Creating Lib Analyzer, finished. 
[10/10 16:11:07     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.wDX0Sw6sXZ.6
[10/10 16:11:07     97s] 
[10/10 16:11:07     97s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:11:07     97s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1001
[10/10 16:11:07     97s] ### Creating RouteCongInterface, started
[10/10 16:11:07     97s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:11:07     97s] 
[10/10 16:11:07     97s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[10/10 16:11:07     97s] 
[10/10 16:11:07     97s] #optDebug: {0, 1.000}
[10/10 16:11:07     97s] ### Creating RouteCongInterface, finished
[10/10 16:11:07     97s] {MG pre T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:07     97s] {MG pre T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:07     97s] {MG pre T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:11:07     97s] {MG pre T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:11:07     97s] {MG post T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:07     97s] {MG post T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:07     97s] {MG post T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:11:07     97s] {MG post T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:11:07     97s] Reclaim Optimization WNS Slack -0.082  TNS Slack -0.538 Density 2.85
[10/10 16:11:07     97s] +---------+---------+--------+--------+------------+--------+
[10/10 16:11:07     97s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/10 16:11:07     97s] +---------+---------+--------+--------+------------+--------+
[10/10 16:11:07     97s] |    2.85%|        -|  -0.082|  -0.538|   0:00:00.0| 3075.7M|
[10/10 16:11:08     98s] |    2.85%|        0|  -0.082|  -0.539|   0:00:01.0| 3076.7M|
[10/10 16:11:08     98s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[10/10 16:11:08     98s] |    2.85%|        0|  -0.082|  -0.539|   0:00:00.0| 3076.7M|
[10/10 16:11:09     99s] |    2.71%|       44|  -0.082|  -0.539|   0:00:01.0| 3077.7M|
[10/10 16:11:09     99s] |    2.64%|       23|  -0.082|  -0.539|   0:00:00.0| 3078.5M|
[10/10 16:11:10    100s] |    2.64%|        0|  -0.082|  -0.539|   0:00:01.0| 3078.5M|
[10/10 16:11:10    100s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[10/10 16:11:10    100s] |    2.64%|        0|  -0.082|  -0.539|   0:00:00.0| 3078.5M|
[10/10 16:11:10    100s] +---------+---------+--------+--------+------------+--------+
[10/10 16:11:10    100s] 
[10/10 16:11:10    100s] ** Summary: Restruct = 0 Buffer Deletion = 33 Declone = 13 Resize = 23 **
[10/10 16:11:10    100s] --------------------------------------------------------------
[10/10 16:11:10    100s] |                                   | Total     | Sequential |
[10/10 16:11:10    100s] --------------------------------------------------------------
[10/10 16:11:10    100s] | Num insts resized                 |      23  |       0    |
[10/10 16:11:10    100s] | Num insts undone                  |       0  |       0    |
[10/10 16:11:10    100s] | Num insts Downsized               |      23  |       0    |
[10/10 16:11:10    100s] | Num insts Samesized               |       0  |       0    |
[10/10 16:11:10    100s] | Num insts Upsized                 |       0  |       0    |
[10/10 16:11:10    100s] | Num multiple commits+uncommits    |       0  |       -    |
[10/10 16:11:10    100s] --------------------------------------------------------------
[10/10 16:11:10    100s] Reclaim Optimization End WNS Slack -0.082  TNS Slack -0.538 Density 2.64
[10/10 16:11:10    100s] Finished writing unified metrics of routing constraints.
[10/10 16:11:10    100s] Bottom Preferred Layer:
[10/10 16:11:10    100s] +-------------+------------+----------+
[10/10 16:11:10    100s] |    Layer    |    CLK     |   Rule   |
[10/10 16:11:10    100s] +-------------+------------+----------+
[10/10 16:11:10    100s] | met3 (z=3)  |          7 | default  |
[10/10 16:11:10    100s] +-------------+------------+----------+
[10/10 16:11:10    100s] Via Pillar Rule:
[10/10 16:11:10    100s]     None
[10/10 16:11:10    100s] 
[10/10 16:11:10    100s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[10/10 16:11:10    100s] End: Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
[10/10 16:11:10    100s] CSM is empty.
[10/10 16:11:10    100s] CSM is empty.
[10/10 16:11:10    100s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 955
[10/10 16:11:10    100s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.wDX0Sw6sXZ.6
[10/10 16:11:10    100s] *** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:01:41.4/0:02:21.3 (0.7), mem = 3078.5M
[10/10 16:11:10    100s] 
[10/10 16:11:10    100s] =============================================================================================
[10/10 16:11:10    100s]  Step TAT Report : AreaOpt #1 / clock_opt_design #1                             25.11-s102_1
[10/10 16:11:10    100s] =============================================================================================
[10/10 16:11:10    100s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:11:10    100s] ---------------------------------------------------------------------------------------------
[10/10 16:11:10    100s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:10    100s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   7.1 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:11:10    100s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:11:10    100s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:10    100s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:11:10    100s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:10    100s] [ OptimizationStep       ]      1   0:00:00.1  (   1.8 % )     0:00:02.8 /  0:00:02.7    1.0
[10/10 16:11:10    100s] [ OptSingleIteration     ]      6   0:00:00.1  (   2.2 % )     0:00:02.7 /  0:00:02.7    1.0
[10/10 16:11:10    100s] [ OptGetWeight           ]    154   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:10    100s] [ OptEval                ]    154   0:00:02.3  (  71.6 % )     0:00:02.3 /  0:00:02.3    1.0
[10/10 16:11:10    100s] [ OptCommit              ]    154   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    1.5
[10/10 16:11:10    100s] [ PostCommitDelayUpdate  ]    154   0:00:00.0  (   0.6 % )     0:00:00.3 /  0:00:00.2    0.8
[10/10 16:11:10    100s] [ IncrDelayCalc          ]     45   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    0.9
[10/10 16:11:10    100s] [ TimingUpdate           ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:10    100s] [ IncrTimingUpdate       ]     18   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.6
[10/10 16:11:10    100s] [ MISC                   ]          0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    0.9
[10/10 16:11:10    100s] ---------------------------------------------------------------------------------------------
[10/10 16:11:10    100s]  AreaOpt #1 TOTAL                   0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.2    1.0
[10/10 16:11:10    100s] ---------------------------------------------------------------------------------------------
[10/10 16:11:10    100s] Executing incremental physical updates
[10/10 16:11:10    100s] Executing incremental physical updates
[10/10 16:11:10    100s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 955
[10/10 16:11:10    100s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3077.6M, EPOCH TIME: 1760127070.391063
[10/10 16:11:10    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1559).
[10/10 16:11:10    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:10    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:10    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:10    100s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:3076.4M, EPOCH TIME: 1760127070.396296
[10/10 16:11:10    100s] Memory usage before memory release/compaction is 3076.4
[10/10 16:11:10    100s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:11:10    100s] Memory usage at end of DPlace-Cleanup is 3076.4M.
[10/10 16:11:10    100s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3076.39M, totSessionCpu=0:01:41).
[10/10 16:11:10    100s] Begin: Collecting metrics
[10/10 16:11:10    100s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.124 |   -0.198 |           |       -2 |        2.67 | 0:00:01  |        3038 |    5 |   2 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3040 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3042 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3042 |      |     |
| drv_fixing              |    -0.124 |   -0.199 |        -1 |       -2 |        2.84 | 0:00:02  |        3062 |    9 |   0 |
| global_opt              |           |   -0.082 |           |       -1 |        2.85 | 0:00:02  |        3073 |      |     |
| area_reclaiming         |    -0.082 |   -0.082 |        -1 |       -1 |        2.64 | 0:00:03  |        3076 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[10/10 16:11:10    100s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3076.4M, current mem=3076.4M)

[10/10 16:11:10    100s] End: Collecting metrics
[10/10 16:11:10    100s] Deleting Lib Analyzer.
[10/10 16:11:10    100s] Begin: GigaOpt DRV Optimization
[10/10 16:11:10    100s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[10/10 16:11:10    100s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[10/10 16:11:10    100s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/10 16:11:10    100s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/10 16:11:10    100s] *** DrvOpt #3 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:41.7/0:02:21.6 (0.7), mem = 3076.5M
[10/10 16:11:10    100s] Info: 7 nets with fixed/cover wires excluded.
[10/10 16:11:10    100s] Info: 7 clock nets excluded from IPO operation.
[10/10 16:11:10    100s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.wDX0Sw6sXZ.7
[10/10 16:11:10    100s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/10 16:11:10    100s] 
[10/10 16:11:10    100s] Creating Lib Analyzer ...
[10/10 16:11:10    100s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:11:10    100s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:11:10    100s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:11:10    100s] 
[10/10 16:11:10    100s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:11:10    100s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:42 mem=3076.5M
[10/10 16:11:10    100s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:42 mem=3076.5M
[10/10 16:11:10    100s] Creating Lib Analyzer, finished. 
[10/10 16:11:11    101s] 
[10/10 16:11:11    101s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:11:11    101s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[10/10 16:11:11    101s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:42 mem=3076.5M
[10/10 16:11:11    101s] Memory usage before memory release/compaction is 3076.5
[10/10 16:11:11    101s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:11:11    101s] Memory usage at beginning of DPlace-Init is 3076.5M.
[10/10 16:11:11    101s] OPERPROF: Starting DPlace-Init at level 1, MEM:3076.5M, EPOCH TIME: 1760127071.124265
[10/10 16:11:11    101s] Processing tracks to init pin-track alignment.
[10/10 16:11:11    101s] z: 2, totalTracks: 1
[10/10 16:11:11    101s] z: 4, totalTracks: 1
[10/10 16:11:11    101s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:11:11    101s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3076.5M, EPOCH TIME: 1760127071.152325
[10/10 16:11:11    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:11    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:11    101s] 
[10/10 16:11:11    101s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:11:11    101s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:11:11    101s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3076.5M, EPOCH TIME: 1760127071.163135
[10/10 16:11:11    101s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3076.5M, EPOCH TIME: 1760127071.163223
[10/10 16:11:11    101s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3076.5M, EPOCH TIME: 1760127071.163359
[10/10 16:11:11    101s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3076.5MB).
[10/10 16:11:11    101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.040, MEM:3076.5M, EPOCH TIME: 1760127071.164130
[10/10 16:11:11    101s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:11:11    101s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=3076.5M
[10/10 16:11:11    101s] [oiPhyDebug] optDemand 586396426400.00, spDemand 16553044800.00.
[10/10 16:11:11    101s] [LDM::Info] TotalInstCnt at InitDesignMc1: 955
[10/10 16:11:11    101s] ### Creating RouteCongInterface, started
[10/10 16:11:11    101s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:11:11    101s] 
[10/10 16:11:11    101s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[10/10 16:11:11    101s] 
[10/10 16:11:11    101s] #optDebug: {0, 1.000}
[10/10 16:11:11    101s] ### Creating RouteCongInterface, finished
[10/10 16:11:11    101s] {MG pre T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:11    101s] {MG pre T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:11    101s] {MG pre T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:11:11    101s] {MG pre T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:11:11    101s] {MG post T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:11    101s] {MG post T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:11    101s] {MG post T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:11:11    101s] {MG post T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:11:11    101s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:11:11    101s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:11:11    101s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:11:11    101s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:11:11    101s] AoF 3029.5830um
[10/10 16:11:11    101s] [GPS-DRV] Optimizer inputs ============================= 
[10/10 16:11:11    101s] [GPS-DRV] drvFixingStage: Small Scale
[10/10 16:11:11    101s] [GPS-DRV] costLowerBound: 0.1
[10/10 16:11:11    101s] [GPS-DRV] setupTNSCost  : 3
[10/10 16:11:11    101s] [GPS-DRV] maxIter       : 3
[10/10 16:11:11    101s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[10/10 16:11:11    101s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/10 16:11:11    101s] [GPS-DRV] Optimizer parameters ============================= 
[10/10 16:11:11    101s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[10/10 16:11:11    101s] [GPS-DRV] maxDensity (design): 0.95
[10/10 16:11:11    101s] [GPS-DRV] maxLocalDensity: 0.98
[10/10 16:11:11    101s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[10/10 16:11:11    101s] [GPS-DRV] Dflt RT Characteristic Length 1600.39um AoF 3029.58um x 1
[10/10 16:11:11    101s] [GPS-DRV] isCPECostingOn: false
[10/10 16:11:11    101s] [GPS-DRV] all active and enabled setup drv original views
[10/10 16:11:11    101s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[10/10 16:11:11    101s] [GPS-DRV] All active and enabled setup views
[10/10 16:11:11    101s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[10/10 16:11:11    101s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxTranMarginIPO: 0.2
[10/10 16:11:11    101s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxCapMarginIPO: 0.2
[10/10 16:11:11    101s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[10/10 16:11:11    101s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[10/10 16:11:11    101s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[10/10 16:11:11    101s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[10/10 16:11:11    101s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 1.11839e-10; DynamicP: 5.7132e+06)DBU
[10/10 16:11:11    101s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:11:11    101s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/10 16:11:11    101s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:11:11    101s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/10 16:11:11    101s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:11:11    101s] Info: violation cost 13.393749 (cap = 0.000000, tran = 13.393749, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:11:11    101s] |    22|    22|    -0.09|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -0.54|       0|       0|       0|  2.64%|          |         |
[10/10 16:11:11    101s] Info: violation cost 2.659375 (cap = 0.000000, tran = 2.659375, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:11:11    101s] |    14|    14|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -0.54|      21|       0|       9|  2.68%| 0:00:00.0|  3088.6M|
[10/10 16:11:11    101s] Info: violation cost 0.134375 (cap = 0.000000, tran = 0.134375, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:11:11    101s] |     7|     7|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -0.54|       1|       0|       9|  2.71%| 0:00:00.0|  3088.8M|
[10/10 16:11:11    101s] Info: violation cost 0.087500 (cap = 0.000000, tran = 0.087500, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:11:11    101s] |     5|     5|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -0.54|       1|       0|       1|  2.72%| 0:00:00.0|  3088.8M|
[10/10 16:11:11    101s] 
[10/10 16:11:11    101s] ###############################################################################
[10/10 16:11:11    101s] #
[10/10 16:11:11    101s] #  Large fanout net report:  
[10/10 16:11:11    101s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/10 16:11:11    101s] #     - current density: 2.72
[10/10 16:11:11    101s] #
[10/10 16:11:11    101s] #  List of high fanout nets:
[10/10 16:11:11    101s] #
[10/10 16:11:11    101s] ###############################################################################
[10/10 16:11:11    101s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:11:11    101s] Finished writing unified metrics of routing constraints.
[10/10 16:11:11    101s] Bottom Preferred Layer:
[10/10 16:11:11    101s] +-------------+------------+----------+
[10/10 16:11:11    101s] |    Layer    |    CLK     |   Rule   |
[10/10 16:11:11    101s] +-------------+------------+----------+
[10/10 16:11:11    101s] | met3 (z=3)  |          7 | default  |
[10/10 16:11:11    101s] +-------------+------------+----------+
[10/10 16:11:11    101s] Via Pillar Rule:
[10/10 16:11:11    101s]     None
[10/10 16:11:11    101s] 
[10/10 16:11:11    101s] 
[10/10 16:11:11    101s] =======================================================================
[10/10 16:11:11    101s]                 Reasons for remaining drv violations
[10/10 16:11:11    101s] =======================================================================
[10/10 16:11:11    101s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[10/10 16:11:11    101s] 
[10/10 16:11:11    101s] MultiBuffering failure reasons
[10/10 16:11:11    101s] ------------------------------------------------
[10/10 16:11:11    101s] *info:     5 net(s): Could not be fixed because the gain is not enough.
[10/10 16:11:11    101s] 
[10/10 16:11:11    101s] SingleBuffering failure reasons
[10/10 16:11:11    101s] ------------------------------------------------
[10/10 16:11:11    101s] *info:     5 net(s): Could not be fixed because of the buffering solution introduces DRV degradation.
[10/10 16:11:11    101s] 
[10/10 16:11:11    101s] Resizing failure reasons
[10/10 16:11:11    101s] ------------------------------------------------
[10/10 16:11:11    101s] *info:     5 net(s): Could not be fixed because no move is found.
[10/10 16:11:11    101s] 
[10/10 16:11:11    101s] 
[10/10 16:11:11    101s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=3088.8M) ***
[10/10 16:11:11    101s] 
[10/10 16:11:11    101s] Total-nets :: 1110, Stn-nets :: 97, ratio :: 8.73874 %, Total-len 143021, Stn-len 12281.5
[10/10 16:11:11    101s] CSM is empty.
[10/10 16:11:11    101s] CSM is empty.
[10/10 16:11:11    101s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 978
[10/10 16:11:11    101s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3088.7M, EPOCH TIME: 1760127071.990791
[10/10 16:11:11    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1582).
[10/10 16:11:11    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:11    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:11    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:11    101s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:3077.5M, EPOCH TIME: 1760127071.996146
[10/10 16:11:11    101s] Memory usage before memory release/compaction is 3077.5
[10/10 16:11:11    101s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:11:11    101s] Memory usage at end of DPlace-Cleanup is 3077.5M.
[10/10 16:11:12    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.wDX0Sw6sXZ.7
[10/10 16:11:12    101s] *** DrvOpt #3 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:43.0/0:02:22.9 (0.7), mem = 3077.5M
[10/10 16:11:12    101s] 
[10/10 16:11:12    101s] =============================================================================================
[10/10 16:11:12    101s]  Step TAT Report : DrvOpt #3 / clock_opt_design #1                              25.11-s102_1
[10/10 16:11:12    101s] =============================================================================================
[10/10 16:11:12    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:11:12    101s] ---------------------------------------------------------------------------------------------
[10/10 16:11:12    101s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:12    101s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  18.5 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:11:12    101s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.1
[10/10 16:11:12    101s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.2
[10/10 16:11:12    101s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:12    101s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:11:12    101s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:12    101s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[10/10 16:11:12    101s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[10/10 16:11:12    101s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:12    101s] [ OptEval                ]      4   0:00:00.4  (  31.3 % )     0:00:00.4 /  0:00:00.4    1.0
[10/10 16:11:12    101s] [ OptCommit              ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.5
[10/10 16:11:12    101s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:11:12    101s] [ IncrDelayCalc          ]     15   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:11:12    101s] [ DrvFindVioNets         ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[10/10 16:11:12    101s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:12    101s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:11:12    101s] [ TimingUpdate           ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:12    101s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:11:12    101s] [ MISC                   ]          0:00:00.4  (  31.6 % )     0:00:00.4 /  0:00:00.4    1.0
[10/10 16:11:12    101s] ---------------------------------------------------------------------------------------------
[10/10 16:11:12    101s]  DrvOpt #3 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[10/10 16:11:12    101s] ---------------------------------------------------------------------------------------------
[10/10 16:11:12    101s] End: GigaOpt DRV Optimization
[10/10 16:11:12    101s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/10 16:11:12    101s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/10 16:11:12    101s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3077.5M, EPOCH TIME: 1760127072.028959
[10/10 16:11:12    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:12    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:12    102s] 
[10/10 16:11:12    102s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:11:12    102s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:11:12    102s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3077.5M, EPOCH TIME: 1760127072.040089
[10/10 16:11:12    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:410).
[10/10 16:11:12    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:12    102s] 
[10/10 16:11:12    102s] OptSummary:
[10/10 16:11:12    102s] 
[10/10 16:11:12    102s] ------------------------------------------------------------------
[10/10 16:11:12    102s]      Summary (cpu=0.02min real=0.03min mem=3077.5M)
[10/10 16:11:12    102s] ------------------------------------------------------------------
[10/10 16:11:12    102s] 
[10/10 16:11:12    102s] Setup views included:
[10/10 16:11:12    102s]  tt_v1.8_25C_Nominal_25_func 
[10/10 16:11:12    102s] 
[10/10 16:11:12    102s] +--------------------+---------+---------+---------+
[10/10 16:11:12    102s] |     Setup mode     |   all   | reg2reg | default |
[10/10 16:11:12    102s] +--------------------+---------+---------+---------+
[10/10 16:11:12    102s] |           WNS (ns):| -0.082  | -0.082  |  0.055  |
[10/10 16:11:12    102s] |           TNS (ns):| -0.539  | -0.539  |  0.000  |
[10/10 16:11:12    102s] |    Violating Paths:|   14    |   14    |    0    |
[10/10 16:11:12    102s] |[10/10 16:11:12    102s] 
          All Paths:|   120   |   117   |   103   |
[10/10 16:11:12    102s] +--------------------+---------+---------+---------+
[10/10 16:11:12    102s] 
[10/10 16:11:12    102s] +----------------+-------------------------------+------------------+
[10/10 16:11:12    102s] |                |              Real             |       Total      |
[10/10 16:11:12    102s] |    DRVs        +------------------+------------+------------------|
[10/10 16:11:12    102s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/10 16:11:12    102s] +----------------+------------------+------------+------------------+
[10/10 16:11:12    102s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/10 16:11:12    102s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/10 16:11:12    102s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/10 16:11:12    102s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/10 16:11:12    102s] +----------------+------------------+------------+------------------+
[10/10 16:11:12    102s] 
[10/10 16:11:12    102s] Density: 2.714%
[10/10 16:11:12    102s] Routing Overflow: 0.11% H and 0.00% V
[10/10 16:11:12    102s] ------------------------------------------------------------------
[10/10 16:11:12    102s] **opt_design ... cpu = 0:00:15, real = 0:00:49, mem = 3077.5M, totSessionCpu=0:01:43 **
[10/10 16:11:12    102s] Begin: Collecting metrics
[10/10 16:11:12    102s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.124 |   -0.198 |           |       -2 |        2.67 | 0:00:01  |        3038 |    5 |   2 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3040 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3042 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3042 |      |     |
| drv_fixing              |    -0.124 |   -0.199 |        -1 |       -2 |        2.84 | 0:00:02  |        3062 |    9 |   0 |
| global_opt              |           |   -0.082 |           |       -1 |        2.85 | 0:00:02  |        3073 |      |     |
| area_reclaiming         |    -0.082 |   -0.082 |        -1 |       -1 |        2.64 | 0:00:03  |        3076 |      |     |
| drv_fixing_2            |    -0.082 |   -0.082 |        -1 |       -1 |        2.71 | 0:00:02  |        3077 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------------- 
[10/10 16:11:12    102s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3077.5M, current mem=3077.5M)

[10/10 16:11:12    102s] End: Collecting metrics
[10/10 16:11:12    102s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/10 16:11:12    102s] Deleting Lib Analyzer.
[10/10 16:11:12    102s] Begin: GigaOpt Optimization in WNS mode
[10/10 16:11:12    102s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[10/10 16:11:12    102s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[10/10 16:11:12    102s] Info: 7 nets with fixed/cover wires excluded.
[10/10 16:11:12    102s] Info: 7 clock nets excluded from IPO operation.
[10/10 16:11:12    102s] *** WnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:43.4/0:02:23.3 (0.7), mem = 3077.5M
[10/10 16:11:12    102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.wDX0Sw6sXZ.8
[10/10 16:11:12    102s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/10 16:11:12    102s] 
[10/10 16:11:12    102s] Creating Lib Analyzer ...
[10/10 16:11:12    102s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:11:12    102s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:11:12    102s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:11:12    102s] 
[10/10 16:11:12    102s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:11:12    102s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:44 mem=3077.5M
[10/10 16:11:12    102s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:44 mem=3077.5M
[10/10 16:11:12    102s] Creating Lib Analyzer, finished. 
[10/10 16:11:12    102s] 
[10/10 16:11:12    102s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:11:12    102s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[10/10 16:11:12    102s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:44 mem=3077.5M
[10/10 16:11:12    102s] Memory usage before memory release/compaction is 3077.5
[10/10 16:11:12    102s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:11:12    102s] Memory usage at beginning of DPlace-Init is 3077.5M.
[10/10 16:11:12    102s] OPERPROF: Starting DPlace-Init at level 1, MEM:3077.5M, EPOCH TIME: 1760127072.866248
[10/10 16:11:12    102s] Processing tracks to init pin-track alignment.
[10/10 16:11:12    102s] z: 2, totalTracks: 1
[10/10 16:11:12    102s] z: 4, totalTracks: 1
[10/10 16:11:12    102s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:11:12    102s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3077.5M, EPOCH TIME: 1760127072.894197
[10/10 16:11:12    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:12    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:11:12    102s] 
[10/10 16:11:12    102s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:11:12    102s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:11:12    102s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3077.5M, EPOCH TIME: 1760127072.904235
[10/10 16:11:12    102s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3077.5M, EPOCH TIME: 1760127072.904319
[10/10 16:11:12    102s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3077.5M, EPOCH TIME: 1760127072.904464
[10/10 16:11:12    102s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3077.5MB).
[10/10 16:11:12    102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.039, MEM:3077.5M, EPOCH TIME: 1760127072.905304
[10/10 16:11:12    102s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:11:12    102s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:44 mem=3077.5M
[10/10 16:11:12    102s] [oiPhyDebug] optDemand 586901092400.00, spDemand 17057710800.00.
[10/10 16:11:12    102s] [LDM::Info] TotalInstCnt at InitDesignMc1: 978
[10/10 16:11:12    102s] ### Creating RouteCongInterface, started
[10/10 16:11:12    102s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:11:12    102s] 
[10/10 16:11:12    102s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[10/10 16:11:12    102s] 
[10/10 16:11:12    102s] #optDebug: {0, 1.000}
[10/10 16:11:12    102s] ### Creating RouteCongInterface, finished
[10/10 16:11:12    102s] {MG pre T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:12    102s] {MG pre T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:12    102s] {MG pre T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:11:12    102s] {MG pre T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:11:12    102s] {MG post T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:12    102s] {MG post T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:11:12    102s] {MG post T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:11:12    102s] {MG post T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:11:13    103s] *info: 7 clock nets excluded
[10/10 16:11:13    103s] *info: 48 no-driver nets excluded.
[10/10 16:11:13    103s] *info: 7 nets with fixed/cover wires excluded.
[10/10 16:11:13    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.wDX0Sw6sXZ.1
[10/10 16:11:13    103s] PathGroup :  reg2reg  TargetSlack : 0.0376 
[10/10 16:11:13    103s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/10 16:11:13    103s] ** GigaOpt Optimizer WNS Slack -0.082 TNS Slack -0.538 Density 2.72
[10/10 16:11:13    103s] Optimizer WNS Pass 0
[10/10 16:11:13    103s] OptDebug: Start of Optimizer WNS Pass 0:
[10/10 16:11:13    103s] +----------+------+------+
[10/10 16:11:13    103s] |Path Group|   WNS|   TNS|
[10/10 16:11:13    103s] +----------+------+------+
[10/10 16:11:13    103s] |default   | 0.055| 0.000|
[10/10 16:11:13    103s] |reg2reg   |-0.082|-0.538|
[10/10 16:11:13    103s] |HEPG      |-0.082|-0.538|
[10/10 16:11:13    103s] |All Paths |-0.082|-0.538|
[10/10 16:11:13    103s] +----------+------+------+
[10/10 16:11:13    103s] 
[10/10 16:11:13    103s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.082ns TNS -0.539ns; HEPG WNS -0.082ns TNS -0.539ns; all paths WNS -0.082ns TNS -0.539ns; Real time 0:01:16
[10/10 16:11:13    103s] Active Path Group: reg2reg  
[10/10 16:11:13    103s] Info: pruned 4 cells for critical region restructuring (50% target).
[10/10 16:11:20    103s] Info: initial physical memory for 2 CRR processes is 910.97MB.
[10/10 16:11:20    103s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:11:20    103s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
[10/10 16:11:20    103s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:11:20    103s] |  -0.082|   -0.082|  -0.538|   -0.538|    2.72%|   0:00:00.0| 3078.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
[10/10 16:11:32    115s] |  -0.029|   -0.029|  -0.074|   -0.074|    2.77%|   0:00:12.0| 3103.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[8]/SI             |
[10/10 16:11:33    115s] |  -0.029|   -0.029|  -0.067|   -0.067|    2.78%|   0:00:01.0| 3103.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[8]/SI             |
[10/10 16:11:33    115s] Starting generalSmallTnsOpt
[10/10 16:11:33    115s] Ending generalSmallTnsOpt End
[10/10 16:11:33    115s] |  -0.029|   -0.029|  -0.067|   -0.067|    2.78%|   0:00:00.0| 3103.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[8]/SI             |
[10/10 16:11:33    115s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:11:33    115s]  
[10/10 16:11:33    115s] **INFO: Starting Blocking QThread with 1 CPU
[10/10 16:11:33    115s]    ____________________________________________________________________
[10/10 16:11:33    115s] __/ message from Blocking QThread
[10/10 16:11:33    115s] *** QThread Job [begin] (WnsOpt #1 / clock_opt_design #1) : mem = 2.7M
[10/10 16:11:33    115s] Starting hold timing update
[10/10 16:11:33    115s] OPTC: user 20.0 (reset)
[10/10 16:11:33    115s] Starting delay calculation for Hold views
[10/10 16:11:33    115s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/10 16:11:33    115s] #################################################################################
[10/10 16:11:33    115s] # Design Stage: PreRoute
[10/10 16:11:33    115s] # Design Name: top_lvl
[10/10 16:11:33    115s] # Design Mode: 130nm
[10/10 16:11:33    115s] # Analysis Mode: MMMC OCV 
[10/10 16:11:33    115s] # Parasitics Mode: No SPEF/RCDB 
[10/10 16:11:33    115s] # Signoff Settings: SI Off 
[10/10 16:11:33    115s] #################################################################################
[10/10 16:11:34    115s] AAE_INFO: 1 threads acquired from CTE.
[10/10 16:11:34    115s] Start delay calculation (fullDC) (1 T). (MEM=2404.57)
[10/10 16:11:34    115s] Total number of fetched objects 1427
[10/10 16:11:34    115s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/10 16:11:34    115s] End delay calculation. (MEM=2273.95 CPU=0:00:00.3 REAL=0:00:00.0)
[10/10 16:11:34    115s] End delay calculation (fullDC). (MEM=2273.95 CPU=0:00:00.4 REAL=0:00:00.0)
[10/10 16:11:34    115s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M)
[10/10 16:11:34    115s] 
[10/10 16:11:34    115s] OptSummary:
[10/10 16:11:34    115s] 
[10/10 16:11:34    115s] ------------------------------------------------------------------
[10/10 16:11:34    115s]      Design Initial Hold Timing
[10/10 16:11:34    115s] ------------------------------------------------------------------
[10/10 16:11:34    115s] 
[10/10 16:11:34    115s] Hold views included:
[10/10 16:11:34    115s]  tt_v1.8_25C_Nominal_25_func 
[10/10 16:11:34    115s] 
[10/10 16:11:34    115s] +--------------------+---------+---------+---------+
[10/10 16:11:34    115s] |     Hold mode      |   all   | reg2reg | default |
[10/10 16:11:34    115s] +--------------------+---------+---------+---------+
[10/10 16:11:34    115s] |           WNS (ns):| -0.172  |  0.135  | -0.172  |
[10/10 16:11:34    115s] |           TNS (ns):| -6.391  |  0.000  | -6.391  |
[10/10 16:11:34    115s] |    Violating Paths:|   45    |    0    |   45    |
[10/10 16:11:34    115s] |          All Paths:|   120   |   117   |   103   |
[10/10 16:11:34    115s] +--------------------+---------+---------+---------+
[10/10 16:11:34    115s] 
[10/10 16:11:34    115s] Density: 2.777%
[10/10 16:11:34    115s] Routing Overflow: 0.11% H and 0.00% V
[10/10 16:11:34    115s] ------------------------------------------------------------------
[10/10 16:11:34    115s] End of hold timing update
[10/10 16:11:34    115s] *** QThread Job [finish] (WnsOpt #1 / clock_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.2 (1.0), mem = 0.0M
[10/10 16:11:33      0s] *** QThread Job [begin] (WnsOpt #1 / clock_opt_design #1) : mem = 2.7M
[10/10 16:11:33      0s] Starting hold timing update
[10/10 16:11:33      0s] 
[10/10 16:11:33      0s] TimeStamp Deleting Cell Server Begin ...
[10/10 16:11:33      0s] Deleting Lib Analyzer.
[10/10 16:11:33      0s] 
[10/10 16:11:33      0s] TimeStamp Deleting Cell Server End ...
[10/10 16:11:33      0s] OPTC: user 20.0 (reset)
[10/10 16:11:33      0s] Starting delay calculation for Hold views
[10/10 16:11:33      0s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/10 16:11:33      0s] #################################################################################
[10/10 16:11:33      0s] # Design Stage: PreRoute
[10/10 16:11:33      0s] # Design Name: top_lvl
[10/10 16:11:33      0s] # Design Mode: 130nm
[10/10 16:11:33      0s] # Analysis Mode: MMMC OCV 
[10/10 16:11:33      0s] # Parasitics Mode: No SPEF/RCDB 
[10/10 16:11:33      0s] # Signoff Settings: SI Off 
[10/10 16:11:33      0s] #################################################################################
[10/10 16:11:34      0s] Calculate late delays in OCV mode...
[10/10 16:11:34      0s] AAE_INFO: 1 threads acquired from CTE.
[10/10 16:11:34      0s] Calculate early delays in OCV mode...
[10/10 16:11:34      0s] Topological Sorting (REAL = 0:00:00.0, MEM = 20.6M, InitMEM = 18.7M)
[10/10 16:11:34      0s] Start delay calculation (fullDC) (1 T). (MEM=2404.57)
[10/10 16:11:34      0s] End AAE Lib Interpolated Model. (MEM=2426.867188 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:11:34      0s] Total number of fetched objects 1427
[10/10 16:11:34      0s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/10 16:11:34      0s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:11:34      0s] End delay calculation. (MEM=2273.95 CPU=0:00:00.3 REAL=0:00:00.0)
[10/10 16:11:34      0s] End delay calculation (fullDC). (MEM=2273.95 CPU=0:00:00.4 REAL=0:00:00.0)
[10/10 16:11:34      0s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 0.0M) ***
[10/10 16:11:34      1s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M)
[10/10 16:11:34      1s] 
[10/10 16:11:34      1s] OptSummary:
[10/10 16:11:34      1s] 
[10/10 16:11:34      1s] ------------------------------------------------------------------
[10/10 16:11:34      1s]      Design Initial Hold Timing
[10/10 16:11:34      1s] ------------------------------------------------------------------
[10/10 16:11:34      1s] 
[10/10 16:11:34      1s] Hold views included:
[10/10 16:11:34      1s]  tt_v1.8_25C_Nominal_25_func 
[10/10 16:11:34      1s] 
[10/10 16:11:34      1s] +--------------------+---------+---------+---------+
[10/10 16:11:34      1s] |     Hold mode      |   all   | reg2reg | default |
[10/10 16:11:34      1s] +--------------------+---------+---------+---------+
[10/10 16:11:34      1s] |           WNS (ns):| -0.172  |  0.135  | -0.172  |
[10/10 16:11:34      1s] |           TNS (ns):| -6.391  |  0.000  | -6.391  |
[10/10 16:11:34      1s] |    Violating Paths:|   45    |    0    |   45    |
[10/10 16:11:34      1s] |          All Paths:|   120   |   117   |   103   |
[10/10 16:11:34      1s] +--------------------[10/10 16:11:34      1s] 
+---------+---------+---------+
[10/10 16:11:34      1s] 
[10/10 16:11:34      1s] Density: 2.777%
[10/10 16:11:34      1s] Routing Overflow: 0.11% H and 0.00% V
[10/10 16:11:34      1s] ------------------------------------------------------------------
[10/10 16:11:34      1s] End of hold timing update
[10/10 16:11:34      1s] *** QThread Job [finish] (WnsOpt #1 / clock_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.2 (1.0), mem = 0.0M
[10/10 16:11:34      1s] 
[10/10 16:11:34      1s] =============================================================================================
[10/10 16:11:34      1s]  Step TAT Report : QThreadWorker #1 / WnsOpt #1 / clock_opt_design #1
[10/10 16:11:34      1s]                                                                                 25.11-s102_1
[10/10 16:11:34      1s] =============================================================================================
[10/10 16:11:34      1s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:11:34      1s] ---------------------------------------------------------------------------------------------
[10/10 16:11:34      1s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.4 % )     0:00:00.8 /  0:00:00.8    1.0
[10/10 16:11:34      1s] [ UpdateTimingGraph      ]      1   0:00:00.2  (  18.1 % )     0:00:00.8 /  0:00:00.8    1.0
[10/10 16:11:34      1s] [ FullDelayCalc          ]      1   0:00:00.5  (  44.1 % )     0:00:00.5 /  0:00:00.5    1.0
[10/10 16:11:34      1s] [ TimingUpdate           ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:11:34      1s] [ TimingReport           ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.7
[10/10 16:11:34      1s] [ MISC                   ]          0:00:00.3  (  29.9 % )     0:00:00.3 /  0:00:00.3    1.0
[10/10 16:11:34      1s] ---------------------------------------------------------------------------------------------
[10/10 16:11:34      1s]  QThreadWorker #1 TOTAL             0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.1    1.0
[10/10 16:11:34      1s] ---------------------------------------------------------------------------------------------

 
[10/10 16:11:34    115s] _______________________________________________________________________
skewClock has inserted cts_FE_USKC43_CTS_2 (CLKINVX8)
[10/10 16:11:35    116s] skewClock has inserted cts_FE_USKC44_CTS_2 (CLKINVX8)
[10/10 16:11:35    116s] skewClock sized 0 and inserted 2 insts at #1 call
[10/10 16:11:35    116s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:11:35    116s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
[10/10 16:11:35    116s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:11:35    116s] |  -0.004|   -0.004|  -0.004|   -0.004|    2.78%|   0:00:02.0| 3113.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[4]/SI             |
[10/10 16:11:37    118s] |  -0.004|   -0.004|  -0.004|   -0.004|    2.78%|   0:00:04.0| 3120.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[4]/SI             |
[10/10 16:11:37    119s] |   0.008|    0.008|   0.000|    0.000|    2.79%|   0:00:00.0| 3120.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[8]/D              |
[10/10 16:11:40    121s] |   0.013|    0.013|   0.000|    0.000|    2.79%|   0:00:03.0| 3120.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[8]/D              |
[10/10 16:11:42    124s] |   0.016|    0.016|   0.000|    0.000|    2.79%|   0:00:02.0| 3120.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[6]/SI             |
[10/10 16:11:46    127s] |   0.017|    0.017|   0.000|    0.000|    2.80%|   0:00:04.0| 3120.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[1]/SI             |
[10/10 16:11:47    129s] Starting generalSmallTnsOpt
[10/10 16:11:48    129s] Ending generalSmallTnsOpt End
[10/10 16:11:48    129s] |   0.017|    0.017|   0.000|    0.000|    2.80%|   0:00:02.0| 3120.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[1]/SI             |
[10/10 16:11:48    129s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:11:48    129s] 
[10/10 16:11:48    129s] *** Finish Core Optimize Step (cpu=0:00:26.2 real=0:00:28.0 mem=3120.3M) ***
[10/10 16:11:48    129s] 
[10/10 16:11:48    129s] *** Finished Optimize Step Cumulative (cpu=0:00:26.4 real=0:00:35.0 mem=3120.3M) ***
[10/10 16:11:48    129s] OptDebug: End of Optimizer WNS Pass 0:
[10/10 16:11:48    129s] +----------+-----+-----+
[10/10 16:11:48    129s] |Path Group|  WNS|  TNS|
[10/10 16:11:48    129s] +----------+-----+-----+
[10/10 16:11:48    129s] |default   |0.123|0.000|
[10/10 16:11:48    129s] |reg2reg   |0.017|0.000|
[10/10 16:11:48    129s] |HEPG      |0.017|0.000|
[10/10 16:11:48    129s] |All Paths |0.017|0.000|
[10/10 16:11:48    129s] +----------+-----+-----+
[10/10 16:11:48    129s] 
[10/10 16:11:48    129s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.017ns TNS 0.000ns; HEPG WNS 0.017ns TNS 0.000ns; all paths WNS 0.017ns TNS 0.000ns; Real time 0:01:51
[10/10 16:11:48    129s] ** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 2.80
[10/10 16:11:48    129s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.wDX0Sw6sXZ.1
[10/10 16:11:48    129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.wDX0Sw6sXZ.1
[10/10 16:11:48    129s] ** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 2.80
[10/10 16:11:48    129s] Optimizer WNS Pass 1
[10/10 16:11:48    129s] OptDebug: Start of Optimizer WNS Pass 1:
[10/10 16:11:48    129s] +----------+-----+-----+
[10/10 16:11:48    129s] |Path Group|  WNS|  TNS|
[10/10 16:11:48    129s] +----------+-----+-----+
[10/10 16:11:48    129s] |default   |0.123|0.000|
[10/10 16:11:48    129s] |reg2reg   |0.017|0.000|
[10/10 16:11:48    129s] |HEPG      |0.017|0.000|
[10/10 16:11:48    129s] |All Paths |0.017|0.000|
[10/10 16:11:48    129s] +----------+-----+-----+
[10/10 16:11:48    129s] 
[10/10 16:11:48    129s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS 0.017ns TNS 0.000ns; HEPG WNS 0.017ns TNS 0.000ns; all paths WNS 0.017ns TNS 0.000ns; Real time 0:01:51
[10/10 16:11:48    130s] Active Path Group: reg2reg  
[10/10 16:11:48    130s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:11:48    130s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
[10/10 16:11:48    130s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:11:48    130s] |   0.017|    0.017|   0.000|    0.000|    2.80%|   0:00:00.0| 3120.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[1]/SI             |
[10/10 16:11:50    131s] |   0.024|    0.024|   0.000|    0.000|    2.80%|   0:00:02.0| 3120.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[1]/SI             |
[10/10 16:11:53    134s] |   0.029|    0.029|   0.000|    0.000|    2.80%|   0:00:03.0| 3120.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[6]/SI             |
[10/10 16:12:00    141s] Starting generalSmallTnsOpt
[10/10 16:12:00    141s] Ending generalSmallTnsOpt End
[10/10 16:12:00    141s] |   0.029|    0.029|   0.000|    0.000|    2.81%|   0:00:07.0| 3123.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[6]/SI             |
[10/10 16:12:00    141s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
[10/10 16:12:00    141s] 
[10/10 16:12:00    141s] *** Finish Core Optimize Step (cpu=0:00:11.0 real=0:00:12.0 mem=3123.1M) ***
[10/10 16:12:00    141s] 
[10/10 16:12:00    141s] *** Finished Optimize Step Cumulative (cpu=0:00:11.1 real=0:00:12.0 mem=3123.1M) ***
[10/10 16:12:00    141s] OptDebug: End of Optimizer WNS Pass 1:
[10/10 16:12:00    141s] +----------+-----+-----+
[10/10 16:12:00    141s] |Path Group|  WNS|  TNS|
[10/10 16:12:00    141s] +----------+-----+-----+
[10/10 16:12:00    141s] |default   |0.124|0.000|
[10/10 16:12:00    141s] |reg2reg   |0.029|0.000|
[10/10 16:12:00    141s] |HEPG      |0.029|0.000|
[10/10 16:12:00    141s] |All Paths |0.029|0.000|
[10/10 16:12:00    141s] +----------+-----+-----+
[10/10 16:12:00    141s] 
[10/10 16:12:00    141s] CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS 0.029ns TNS 0.000ns; HEPG WNS 0.029ns TNS 0.000ns; all paths WNS 0.029ns TNS 0.000ns; Real time 0:02:03
[10/10 16:12:00    141s] ** GigaOpt Optimizer WNS Slack 0.029 TNS Slack 0.000 Density 2.81
[10/10 16:12:00    141s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.wDX0Sw6sXZ.2
[10/10 16:12:00    141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.wDX0Sw6sXZ.2
[10/10 16:12:00    141s] ** GigaOpt Optimizer WNS Slack 0.029 TNS Slack 0.000 Density 2.81
[10/10 16:12:00    141s] OptDebug: End of Setup Fixing:
[10/10 16:12:00    141s] +----------+-----+-----+
[10/10 16:12:00    141s] |Path Group|  WNS|  TNS|
[10/10 16:12:00    141s] +----------+-----+-----+
[10/10 16:12:00    141s] |default   |0.124|0.000|
[10/10 16:12:00    141s] |reg2reg   |0.029|0.000|
[10/10 16:12:00    141s] |HEPG      |0.029|0.000|
[10/10 16:12:00    141s] |All Paths |0.029|0.000|
[10/10 16:12:00    141s] +----------+-----+-----+
[10/10 16:12:00    141s] 
[10/10 16:12:00    141s] Finished writing unified metrics of routing constraints.
[10/10 16:12:00    141s] Bottom Preferred Layer:
[10/10 16:12:00    141s] +-------------+------------+----------+
[10/10 16:12:00    141s] |    Layer    |    CLK     |   Rule   |
[10/10 16:12:00    141s] +-------------+------------+----------+
[10/10 16:12:00    141s] | met3 (z=3)  |          9 | default  |
[10/10 16:12:00    141s] +-------------+------------+----------+
[10/10 16:12:00    141s] Via Pillar Rule:
[10/10 16:12:00    141s]     None
[10/10 16:12:00    141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.wDX0Sw6sXZ.1
[10/10 16:12:00    141s] 
[10/10 16:12:00    141s] *** Finish post-CTS Setup Fixing (cpu=0:00:38.6 real=0:00:47.0 mem=3123.1M) ***
[10/10 16:12:00    141s] 
[10/10 16:12:00    141s] Total-nets :: 1136, Stn-nets :: 234, ratio :: 20.5986 %, Total-len 143790, Stn-len 23831.9
[10/10 16:12:00    141s] CSM is empty.
[10/10 16:12:00    141s] CSM is empty.
[10/10 16:12:00    141s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1002
[10/10 16:12:00    141s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3122.3M, EPOCH TIME: 1760127120.663002
[10/10 16:12:00    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1608).
[10/10 16:12:00    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:00    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:00    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:00    141s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:3084.0M, EPOCH TIME: 1760127120.671127
[10/10 16:12:00    141s] Memory usage before memory release/compaction is 3084.0
[10/10 16:12:00    141s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:12:00    141s] Memory usage at end of DPlace-Cleanup is 3084.0M.
[10/10 16:12:00    141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.wDX0Sw6sXZ.8
[10/10 16:12:00    141s] *** WnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:39.3/0:00:48.3 (0.8), totSession cpu/real = 0:02:22.7/0:03:11.6 (0.7), mem = 3084.0M
[10/10 16:12:00    141s] 
[10/10 16:12:00    141s] =============================================================================================
[10/10 16:12:00    141s]  Step TAT Report : WnsOpt #1 / clock_opt_design #1                              25.11-s102_1
[10/10 16:12:00    141s] =============================================================================================
[10/10 16:12:00    141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:12:00    141s] ---------------------------------------------------------------------------------------------
[10/10 16:12:00    141s] [ SkewClock              ]      1   0:00:00.8  (   1.7 % )     0:00:02.1 /  0:00:00.9    0.4
[10/10 16:12:00    141s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:00    141s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[10/10 16:12:00    141s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:12:00    141s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:12:00    141s] [ PlacerPlacementInit    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:00    141s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[10/10 16:12:00    141s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:00    141s] [ BottleneckAnalyzerInit ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.2
[10/10 16:12:00    141s] [ TransformInit          ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:12:00    141s] [ OptimizationStep       ]      2   0:00:07.4  (  15.3 % )     0:00:46.4 /  0:00:37.4    0.8
[10/10 16:12:00    141s] [ SmallTnsOpt            ]      3   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:12:00    141s] [ OptSingleIteration     ]     47   0:00:00.0  (   0.1 % )     0:00:36.9 /  0:00:36.3    1.0
[10/10 16:12:00    141s] [ OptGetWeight           ]     47   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:00    141s] [ OptEval                ]     47   0:00:34.8  (  72.1 % )     0:00:34.8 /  0:00:34.2    1.0
[10/10 16:12:00    141s] [ OptCommit              ]     47   0:00:00.7  (   1.4 % )     0:00:00.7 /  0:00:00.7    1.0
[10/10 16:12:00    141s] [ PostCommitDelayUpdate  ]     47   0:00:00.0  (   0.1 % )     0:00:01.0 /  0:00:01.0    1.0
[10/10 16:12:00    141s] [ IncrDelayCalc          ]    163   0:00:00.9  (   2.0 % )     0:00:00.9 /  0:00:00.9    1.0
[10/10 16:12:00    141s] [ SetupOptGetWorkingSet  ]    121   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:12:00    141s] [ SetupOptGetActiveNode  ]    121   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:00    141s] [ SetupOptSlackGraph     ]     47   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    1.0
[10/10 16:12:00    141s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:12:00    141s] [ TimingUpdate           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[10/10 16:12:00    141s] [ IncrTimingUpdate       ]     48   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.2
[10/10 16:12:00    141s] [ QThreadWait            ]      1   0:00:01.3  (   2.7 % )     0:00:01.3 /  0:00:00.1      *
[10/10 16:12:00    141s] [ MISC                   ]          0:00:01.3  (   2.7 % )     0:00:01.3 /  0:00:01.3    1.0
[10/10 16:12:00    141s] ---------------------------------------------------------------------------------------------
[10/10 16:12:00    141s]  WnsOpt #1 TOTAL                    0:00:48.3  ( 100.0 % )     0:00:48.3 /  0:00:39.3    0.8
[10/10 16:12:00    141s] ---------------------------------------------------------------------------------------------
[10/10 16:12:00    141s] Begin: Collecting metrics
[10/10 16:12:00    141s] 
	GigaOpt Setup Optimization summary:
[10/10 16:12:00    141s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |    -0.082 |   -0.082 |        -1 |       -1 |        2.72 | 0:00:01  |        3078 |
	| wns_pass_0       |     0.017 |    0.017 |         0 |        0 |        2.80 | 0:00:35  |        3120 |
	| legalization_0   |     0.017 |    0.017 |         0 |        0 |        2.80 | 0:00:00  |        3120 |
	| init_wns_pass_1  |     0.017 |    0.017 |         0 |        0 |        2.80 | 0:00:00  |        3120 |
	| wns_pass_1       |     0.029 |    0.029 |         0 |        0 |        2.81 | 0:00:12  |        3123 |
	| legalization_1   |     0.029 |    0.029 |         0 |        0 |        2.81 | 0:00:00  |        3123 |
	| end_setup_fixing |     0.029 |    0.029 |         0 |        0 |        2.81 | 0:00:00  |        3123 |
	 ------------------------------------------------------------------------------------------------------- 
[10/10 16:12:00    141s] 
[10/10 16:12:00    141s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.124 |   -0.198 |           |       -2 |        2.67 | 0:00:01  |        3038 |    5 |   2 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3040 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3042 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3042 |      |     |
| drv_fixing              |    -0.124 |   -0.199 |        -1 |       -2 |        2.84 | 0:00:02  |        3062 |    9 |   0 |
| global_opt              |           |   -0.082 |           |       -1 |        2.85 | 0:00:02  |        3073 |      |     |
| area_reclaiming         |    -0.082 |   -0.082 |        -1 |       -1 |        2.64 | 0:00:03  |        3076 |      |     |
| drv_fixing_2            |    -0.082 |   -0.082 |        -1 |       -1 |        2.71 | 0:00:02  |        3077 |    0 |   0 |
| wns_fixing              |     0.029 |    0.029 |         0 |        0 |        2.81 | 0:00:48  |        3123 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[10/10 16:12:01    142s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3123.1M, current mem=3084.0M)

[10/10 16:12:01    142s] End: Collecting metrics
[10/10 16:12:01    142s] End: GigaOpt Optimization in WNS mode
[10/10 16:12:01    142s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/10 16:12:01    142s] Deleting Lib Analyzer.
[10/10 16:12:01    142s] **INFO: Flow update: Design timing is met.
[10/10 16:12:01    142s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[10/10 16:12:01    142s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[10/10 16:12:01    142s] Info: 7 nets with fixed/cover wires excluded.
[10/10 16:12:01    142s] Info: 9 clock nets excluded from IPO operation.
[10/10 16:12:01    142s] ### Creating LA Mngr. totSessionCpu=0:02:23 mem=3082.0M
[10/10 16:12:01    142s] ### Creating LA Mngr, finished. totSessionCpu=0:02:23 mem=3082.0M
[10/10 16:12:01    142s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[10/10 16:12:01    142s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[10/10 16:12:01    142s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:23 mem=3082.0M
[10/10 16:12:01    142s] Memory usage before memory release/compaction is 3082.0
[10/10 16:12:01    142s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:12:01    142s] Memory usage at beginning of DPlace-Init is 3082.0M.
[10/10 16:12:01    142s] OPERPROF: Starting DPlace-Init at level 1, MEM:3082.0M, EPOCH TIME: 1760127121.124786
[10/10 16:12:01    142s] Processing tracks to init pin-track alignment.
[10/10 16:12:01    142s] z: 2, totalTracks: 1
[10/10 16:12:01    142s] z: 4, totalTracks: 1
[10/10 16:12:01    142s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:12:01    142s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3082.0M, EPOCH TIME: 1760127121.153390
[10/10 16:12:01    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:01    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:01    142s] 
[10/10 16:12:01    142s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:12:01    142s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:12:01    142s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:3082.0M, EPOCH TIME: 1760127121.165762
[10/10 16:12:01    142s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3082.0M, EPOCH TIME: 1760127121.165872
[10/10 16:12:01    142s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3082.0M, EPOCH TIME: 1760127121.166016
[10/10 16:12:01    142s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3082.0MB).
[10/10 16:12:01    142s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:3082.0M, EPOCH TIME: 1760127121.166798
[10/10 16:12:01    142s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:12:01    142s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:23 mem=3082.0M
[10/10 16:12:01    142s] [oiPhyDebug] optDemand 587499074000.00, spDemand 17655692400.00.
[10/10 16:12:01    142s] InstCnt mismatch: prevInstCnt = 1002, ttlInstCnt = 1004
[10/10 16:12:01    142s] [LDM::Info] TotalInstCnt at InitDesignMc1: 1004
[10/10 16:12:01    142s] Begin: Area Reclaim Optimization
[10/10 16:12:01    142s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/10 16:12:01    142s] 
[10/10 16:12:01    142s] Creating Lib Analyzer ...
[10/10 16:12:01    142s] *** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:02:23.2/0:03:12.1 (0.7), mem = 3082.0M
[10/10 16:12:01    142s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:12:01    142s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:12:01    142s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:12:01    142s] 
[10/10 16:12:01    142s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:12:01    142s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:23 mem=3086.0M
[10/10 16:12:01    142s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:23 mem=3086.0M
[10/10 16:12:01    142s] Creating Lib Analyzer, finished. 
[10/10 16:12:01    142s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.wDX0Sw6sXZ.9
[10/10 16:12:01    142s] 
[10/10 16:12:01    142s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:12:01    142s] [LDM::Info] TotalInstCnt at InitDesignMc2: 1004
[10/10 16:12:01    142s] ### Creating RouteCongInterface, started
[10/10 16:12:01    142s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:12:01    142s] 
[10/10 16:12:01    142s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[10/10 16:12:01    142s] 
[10/10 16:12:01    142s] #optDebug: {0, 1.000}
[10/10 16:12:01    142s] ### Creating RouteCongInterface, finished
[10/10 16:12:01    142s] {MG pre T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:12:01    142s] {MG pre T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:12:01    142s] {MG pre T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:12:01    142s] {MG pre T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:12:01    142s] {MG post T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:12:01    142s] {MG post T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:12:01    142s] {MG post T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:12:01    142s] {MG post T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:12:01    142s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.81
[10/10 16:12:01    142s] +---------+---------+--------+--------+------------+--------+
[10/10 16:12:01    142s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/10 16:12:01    142s] +---------+---------+--------+--------+------------+--------+
[10/10 16:12:01    142s] |    2.81%|        -|   0.000|   0.000|   0:00:00.0| 3086.0M|
[10/10 16:12:01    142s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[10/10 16:12:03    144s] |    2.72%|       34|   0.000|   0.000|   0:00:02.0| 3130.6M|
[10/10 16:12:03    144s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[10/10 16:12:03    144s] +---------+---------+--------+--------+------------+--------+
[10/10 16:12:03    144s] 
[10/10 16:12:03    144s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[10/10 16:12:03    144s] --------------------------------------------------------------
[10/10 16:12:03    144s] |                                   | Total     | Sequential |
[10/10 16:12:03    144s] --------------------------------------------------------------
[10/10 16:12:03    144s] | Num insts resized                 |       0  |       0    |
[10/10 16:12:03    144s] | Num insts undone                  |       0  |       0    |
[10/10 16:12:03    144s] | Num insts Downsized               |       0  |       0    |
[10/10 16:12:03    144s] | Num insts Samesized               |       0  |       0    |
[10/10 16:12:03    144s] | Num insts Upsized                 |       0  |       0    |
[10/10 16:12:03    144s] | Num multiple commits+uncommits    |       0  |       -    |
[10/10 16:12:03    144s] --------------------------------------------------------------
[10/10 16:12:03    144s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.72
[10/10 16:12:03    144s] Finished writing unified metrics of routing constraints.
[10/10 16:12:03    144s] Bottom Preferred Layer:
[10/10 16:12:03    144s] +-------------+------------+----------+
[10/10 16:12:03    144s] |    Layer    |    CLK     |   Rule   |
[10/10 16:12:03    144s] +-------------+------------+----------+
[10/10 16:12:03    144s] | met3 (z=3)  |          9 | default  |
[10/10 16:12:03    144s] +-------------+------------+----------+
[10/10 16:12:03    144s] Via Pillar Rule:
[10/10 16:12:03    144s]     None
[10/10 16:12:03    144s] 
[10/10 16:12:03    144s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[10/10 16:12:03    144s] End: Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:02.0) **
[10/10 16:12:03    144s] CSM is empty.
[10/10 16:12:03    144s] CSM is empty.
[10/10 16:12:03    144s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 977
[10/10 16:12:03    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.wDX0Sw6sXZ.9
[10/10 16:12:03    144s] *** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:02:25.8/0:03:14.7 (0.7), mem = 3130.6M
[10/10 16:12:03    144s] 
[10/10 16:12:03    144s] =============================================================================================
[10/10 16:12:03    144s]  Step TAT Report : AreaOpt #2 / clock_opt_design #1                             25.11-s102_1
[10/10 16:12:03    144s] =============================================================================================
[10/10 16:12:03    144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:12:03    144s] ---------------------------------------------------------------------------------------------
[10/10 16:12:03    144s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:03    144s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   8.4 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:12:03    144s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:12:03    144s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:03    144s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:12:03    144s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:03    144s] [ OptimizationStep       ]      1   0:00:00.1  (   4.6 % )     0:00:02.1 /  0:00:02.1    1.0
[10/10 16:12:03    144s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.6 % )     0:00:02.0 /  0:00:02.0    1.0
[10/10 16:12:03    144s] [ OptGetWeight           ]     35   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:03    144s] [ OptEval                ]     35   0:00:01.7  (  64.5 % )     0:00:01.7 /  0:00:01.7    1.0
[10/10 16:12:03    144s] [ OptCommit              ]     35   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:12:03    144s] [ PostCommitDelayUpdate  ]     35   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:12:03    144s] [ IncrDelayCalc          ]     25   0:00:00.2  (   7.8 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:12:03    144s] [ TimingUpdate           ]      3   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:12:03    144s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:12:03    144s] [ MISC                   ]          0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:12:03    144s] ---------------------------------------------------------------------------------------------
[10/10 16:12:03    144s]  AreaOpt #2 TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[10/10 16:12:03    144s] ---------------------------------------------------------------------------------------------
[10/10 16:12:03    144s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 977
[10/10 16:12:03    144s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3130.5M, EPOCH TIME: 1760127123.813814
[10/10 16:12:03    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1581).
[10/10 16:12:03    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:03    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:03    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:03    144s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.005, REAL:0.006, MEM:3085.9M, EPOCH TIME: 1760127123.819432
[10/10 16:12:03    144s] Memory usage before memory release/compaction is 3085.9
[10/10 16:12:03    144s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:12:03    144s] Memory usage at end of DPlace-Cleanup is 3085.9M.
[10/10 16:12:03    144s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=3085.87M, totSessionCpu=0:02:26).
[10/10 16:12:03    144s] Begin: Collecting metrics
[10/10 16:12:04    144s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.124 |   -0.198 |           |       -2 |        2.67 | 0:00:01  |        3038 |    5 |   2 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3040 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3042 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3042 |      |     |
| drv_fixing              |    -0.124 |   -0.199 |        -1 |       -2 |        2.84 | 0:00:02  |        3062 |    9 |   0 |
| global_opt              |           |   -0.082 |           |       -1 |        2.85 | 0:00:02  |        3073 |      |     |
| area_reclaiming         |    -0.082 |   -0.082 |        -1 |       -1 |        2.64 | 0:00:03  |        3076 |      |     |
| drv_fixing_2            |    -0.082 |   -0.082 |        -1 |       -1 |        2.71 | 0:00:02  |        3077 |    0 |   0 |
| wns_fixing              |     0.029 |    0.029 |         0 |        0 |        2.81 | 0:00:48  |        3123 |      |     |
| area_reclaiming_2       |     0.009 |    0.009 |         0 |        0 |        2.72 | 0:00:02  |        3086 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[10/10 16:12:04    145s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3130.6M, current mem=3085.9M)

[10/10 16:12:04    145s] End: Collecting metrics
[10/10 16:12:04    145s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[10/10 16:12:04    145s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[10/10 16:12:04    145s] Info: 7 nets with fixed/cover wires excluded.
[10/10 16:12:04    145s] Info: 9 clock nets excluded from IPO operation.
[10/10 16:12:04    145s] ### Creating LA Mngr. totSessionCpu=0:02:26 mem=3085.9M
[10/10 16:12:04    145s] ### Creating LA Mngr, finished. totSessionCpu=0:02:26 mem=3085.9M
[10/10 16:12:04    145s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[10/10 16:12:04    145s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:26 mem=3085.9M
[10/10 16:12:04    145s] Memory usage before memory release/compaction is 3085.9
[10/10 16:12:04    145s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:12:04    145s] Memory usage at beginning of DPlace-Init is 3085.9M.
[10/10 16:12:04    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:3085.9M, EPOCH TIME: 1760127124.118862
[10/10 16:12:04    145s] Processing tracks to init pin-track alignment.
[10/10 16:12:04    145s] z: 2, totalTracks: 1
[10/10 16:12:04    145s] z: 4, totalTracks: 1
[10/10 16:12:04    145s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:12:04    145s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3085.9M, EPOCH TIME: 1760127124.146550
[10/10 16:12:04    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:04    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:04    145s] 
[10/10 16:12:04    145s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:12:04    145s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:12:04    145s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.011, MEM:3085.9M, EPOCH TIME: 1760127124.157094
[10/10 16:12:04    145s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3085.9M, EPOCH TIME: 1760127124.157183
[10/10 16:12:04    145s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3085.9M, EPOCH TIME: 1760127124.157301
[10/10 16:12:04    145s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3085.9MB).
[10/10 16:12:04    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.039, MEM:3085.9M, EPOCH TIME: 1760127124.158039
[10/10 16:12:04    145s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:12:04    145s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:26 mem=3085.9M
[10/10 16:12:04    145s] [oiPhyDebug] optDemand 586927754000.00, spDemand 17084372400.00.
[10/10 16:12:04    145s] [LDM::Info] TotalInstCnt at InitDesignMc1: 977
[10/10 16:12:04    145s] Begin: Area Reclaim Optimization
[10/10 16:12:04    145s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/10 16:12:04    145s] *** AreaOpt #3 [begin] (clock_opt_design #1) : totSession cpu/real = 0:02:26.1/0:03:15.1 (0.7), mem = 3085.9M
[10/10 16:12:04    145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.wDX0Sw6sXZ.10
[10/10 16:12:04    145s] 
[10/10 16:12:04    145s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:12:04    145s] [LDM::Info] TotalInstCnt at InitDesignMc2: 977
[10/10 16:12:04    145s] ### Creating RouteCongInterface, started
[10/10 16:12:04    145s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:12:04    145s] 
[10/10 16:12:04    145s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[10/10 16:12:04    145s] 
[10/10 16:12:04    145s] #optDebug: {0, 1.000}
[10/10 16:12:04    145s] ### Creating RouteCongInterface, finished
[10/10 16:12:04    145s] {MG pre T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:12:04    145s] {MG pre T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:12:04    145s] {MG pre T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:12:04    145s] {MG pre T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:12:04    145s] {MG post T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:12:04    145s] {MG post T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:12:04    145s] {MG post T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:12:04    145s] {MG post T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:12:04    145s] Reclaim Optimization WNS Slack 0.009  TNS Slack 0.000 Density 2.72
[10/10 16:12:04    145s] +---------+---------+--------+--------+------------+--------+
[10/10 16:12:04    145s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/10 16:12:04    145s] +---------+---------+--------+--------+------------+--------+
[10/10 16:12:04    145s] |    2.72%|        -|   0.009|   0.000|   0:00:00.0| 3085.9M|
[10/10 16:12:04    145s] |    2.72%|        0|   0.009|   0.000|   0:00:00.0| 3086.9M|
[10/10 16:12:04    145s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[10/10 16:12:04    145s] |    2.72%|        0|   0.009|   0.000|   0:00:00.0| 3086.9M|
[10/10 16:12:05    146s] |    2.64%|       21|   0.009|   0.000|   0:00:01.0| 3087.4M|
[10/10 16:12:06    147s] |    2.64%|       10|   0.010|   0.000|   0:00:01.0| 3087.5M|
[10/10 16:12:06    147s] |    2.63%|        1|   0.010|   0.000|   0:00:00.0| 3087.6M|
[10/10 16:12:07    148s] |    2.63%|        0|   0.010|   0.000|   0:00:01.0| 3087.6M|
[10/10 16:12:07    148s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[10/10 16:12:07    148s] #optDebug: RTR_SNLTF <10.0000 4.1400> <41.4000> 
[10/10 16:12:07    148s] |    2.63%|        0|   0.010|   0.000|   0:00:00.0| 3087.6M|
[10/10 16:12:07    148s] +---------+---------+--------+--------+------------+--------+
[10/10 16:12:07    148s] Reclaim Optimization End WNS Slack 0.010  TNS Slack 0.000 Density 2.63
[10/10 16:12:07    148s] 
[10/10 16:12:07    148s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 17 Resize = 9 **
[10/10 16:12:07    148s] --------------------------------------------------------------
[10/10 16:12:07    148s] |                                   | Total     | Sequential |
[10/10 16:12:07    148s] --------------------------------------------------------------
[10/10 16:12:07    148s] | Num insts resized                 |       9  |       0    |
[10/10 16:12:07    148s] | Num insts undone                  |       2  |       0    |
[10/10 16:12:07    148s] | Num insts Downsized               |       9  |       0    |
[10/10 16:12:07    148s] | Num insts Samesized               |       0  |       0    |
[10/10 16:12:07    148s] | Num insts Upsized                 |       0  |       0    |
[10/10 16:12:07    148s] | Num multiple commits+uncommits    |       0  |       -    |
[10/10 16:12:07    148s] --------------------------------------------------------------
[10/10 16:12:07    148s] Finished writing unified metrics of routing constraints.
[10/10 16:12:07    148s] Bottom Preferred Layer:
[10/10 16:12:07    148s] +-------------+------------+----------+
[10/10 16:12:07    148s] |    Layer    |    CLK     |   Rule   |
[10/10 16:12:07    148s] +-------------+------------+----------+
[10/10 16:12:07    148s] | met3 (z=3)  |          9 | default  |
[10/10 16:12:07    148s] +-------------+------------+----------+
[10/10 16:12:07    148s] Via Pillar Rule:
[10/10 16:12:07    148s]     None
[10/10 16:12:07    148s] 
[10/10 16:12:07    148s] Number of times islegalLocAvaiable called = 25 skipped = 0, called in commitmove = 11, skipped in commitmove = 0
[10/10 16:12:07    148s] End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
[10/10 16:12:07    148s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3087.6M, EPOCH TIME: 1760127127.320930
[10/10 16:12:07    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1560).
[10/10 16:12:07    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:07    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:07    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:07    148s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:3087.7M, EPOCH TIME: 1760127127.326141
[10/10 16:12:07    148s] Memory usage before memory release/compaction is 3087.7
[10/10 16:12:07    148s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:12:07    148s] Memory usage at end of DPlace-Cleanup is 3087.7M.
[10/10 16:12:07    148s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3087.7M, EPOCH TIME: 1760127127.328308
[10/10 16:12:07    148s] Memory usage before memory release/compaction is 3087.7
[10/10 16:12:07    148s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:12:07    148s] Memory usage at beginning of DPlace-Init is 3087.7M.
[10/10 16:12:07    148s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3087.7M, EPOCH TIME: 1760127127.328845
[10/10 16:12:07    148s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3087.7M, EPOCH TIME: 1760127127.356180
[10/10 16:12:07    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:07    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:07    148s] 
[10/10 16:12:07    148s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:12:07    148s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:12:07    148s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.010, REAL:0.011, MEM:3087.7M, EPOCH TIME: 1760127127.366749
[10/10 16:12:07    148s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3087.7M, EPOCH TIME: 1760127127.366836
[10/10 16:12:07    148s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3087.7M, EPOCH TIME: 1760127127.366977
[10/10 16:12:07    148s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.038, REAL:0.039, MEM:3087.7M, EPOCH TIME: 1760127127.367628
[10/10 16:12:07    148s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.038, REAL:0.039, MEM:3087.7M, EPOCH TIME: 1760127127.367731
[10/10 16:12:07    148s] TDRefine: refinePlace mode is spiral
[10/10 16:12:07    148s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.wDX0Sw6sXZ.6
[10/10 16:12:07    148s] OPERPROF: Starting Refine-Place at level 1, MEM:3087.7M, EPOCH TIME: 1760127127.368139
[10/10 16:12:07    148s] *** Starting place_detail (0:02:29 mem=3087.7M) ***
[10/10 16:12:07    148s] 
[10/10 16:12:07    148s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:12:07    148s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:12:07    148s] Total net bbox length = 1.143e+05 (4.208e+04 7.222e+04) (ext = 2.672e+04)
[10/10 16:12:07    148s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/10 16:12:07    148s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3087.7M, EPOCH TIME: 1760127127.371473
[10/10 16:12:07    148s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3087.7M, EPOCH TIME: 1760127127.371941
[10/10 16:12:07    148s] Set min layer with design mode ( 1 )
[10/10 16:12:07    148s] Set max layer with design mode ( 5 )
[10/10 16:12:07    148s] Set min layer with design mode ( 1 )
[10/10 16:12:07    148s] Set max layer with design mode ( 5 )
[10/10 16:12:07    148s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3087.7M, EPOCH TIME: 1760127127.380616
[10/10 16:12:07    148s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3087.7M, EPOCH TIME: 1760127127.380956
[10/10 16:12:07    148s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3087.7M, EPOCH TIME: 1760127127.381008
[10/10 16:12:07    148s] Starting refinePlace ...
[10/10 16:12:07    148s] Set min layer with design mode ( 1 )
[10/10 16:12:07    148s] Set max layer with design mode ( 5 )
[10/10 16:12:07    148s] One DDP V2 for no tweak run.
[10/10 16:12:07    148s] 
[10/10 16:12:07    148s]  === Spiral for Logical I: (movable: 948) ===
[10/10 16:12:07    148s] 
[10/10 16:12:07    148s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[10/10 16:12:07    148s] 
[10/10 16:12:07    148s]  Info: 0 filler has been deleted!
[10/10 16:12:07    148s] Move report: legalization moved 70 insts, mean move: 2.58 um, max move: 8.28 um spiral
[10/10 16:12:07    148s] 	Max move on inst (cts_FE_OFC26_n): (796.72, 216.20) --> (796.72, 207.92)
[10/10 16:12:07    148s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:12:07    148s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:12:07    148s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3091.4MB) @(0:02:29 - 0:02:29).
[10/10 16:12:07    148s] Move report: Detail placement moved 70 insts, mean move: 2.58 um, max move: 8.28 um 
[10/10 16:12:07    148s] 	Max move on inst (cts_FE_OFC26_n): (796.72, 216.20) --> (796.72, 207.92)
[10/10 16:12:07    148s] Statistics of distance of Instance movement in refine placement:
[10/10 16:12:07    148s]   maximum (X+Y) =         8.28 um
[10/10 16:12:07    148s]   inst (cts_FE_OFC26_n) with max move: (796.72, 216.2) -> (796.72, 207.92)
[10/10 16:12:07    148s]   mean    (X+Y) =         2.58 um
[10/10 16:12:07    148s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3091.6MB
[10/10 16:12:07    148s] Total instances moved : 70
[10/10 16:12:07    148s] Summary Report:
[10/10 16:12:07    148s] Instances moved: 70 (out of 948 movable)
[10/10 16:12:07    148s] Instances flipped: 0
[10/10 16:12:07    148s] Mean displacement: 2.58 um
[10/10 16:12:07    148s] Max displacement: 8.28 um (Instance: cts_FE_OFC26_n) (796.72, 216.2) -> (796.72, 207.92)
[10/10 16:12:07    148s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: BUFX16
[10/10 16:12:07    148s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[10/10 16:12:07    148s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.059, REAL:0.059, MEM:3091.6M, EPOCH TIME: 1760127127.440501
[10/10 16:12:07    148s] Total net bbox length = 1.144e+05 (4.216e+04 7.228e+04) (ext = 2.672e+04)
[10/10 16:12:07    148s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3091.6MB) @(0:02:29 - 0:02:29).
[10/10 16:12:07    148s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3091.6MB
[10/10 16:12:07    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.wDX0Sw6sXZ.6
[10/10 16:12:07    148s] OPERPROF: Finished Refine-Place at level 1, CPU:0.072, REAL:0.074, MEM:3091.6M, EPOCH TIME: 1760127127.441976
[10/10 16:12:07    148s] *** Finished place_detail (0:02:29 mem=3091.6M) ***
[10/10 16:12:07    148s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3091.6M, EPOCH TIME: 1760127127.450442
[10/10 16:12:07    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1358).
[10/10 16:12:07    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:07    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:07    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:07    148s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:3087.0M, EPOCH TIME: 1760127127.454733
[10/10 16:12:07    148s] Memory usage before memory release/compaction is 3087.0
[10/10 16:12:07    148s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:12:07    148s] Memory usage at end of DPlace-Cleanup is 3087.0M.
[10/10 16:12:07    148s] *** maximum move = 8.28 um ***
[10/10 16:12:07    148s] *** Finished re-routing un-routed nets (3087.0M) ***
[10/10 16:12:07    148s] Memory usage before memory release/compaction is 3087.0
[10/10 16:12:07    148s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:12:07    148s] Memory usage at beginning of DPlace-Init is 3087.0M.
[10/10 16:12:07    148s] OPERPROF: Starting DPlace-Init at level 1, MEM:3087.0M, EPOCH TIME: 1760127127.465028
[10/10 16:12:07    148s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3087.0M, EPOCH TIME: 1760127127.490762
[10/10 16:12:07    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:07    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:07    148s] 
[10/10 16:12:07    148s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:12:07    148s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:12:07    148s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3087.0M, EPOCH TIME: 1760127127.500775
[10/10 16:12:07    148s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3087.0M, EPOCH TIME: 1760127127.500876
[10/10 16:12:07    148s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3087.0M, EPOCH TIME: 1760127127.501033
[10/10 16:12:07    148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.037, MEM:3087.0M, EPOCH TIME: 1760127127.501587
[10/10 16:12:07    148s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:12:07    148s] 
[10/10 16:12:07    148s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3087.0M) ***
[10/10 16:12:07    148s] CSM is empty.
[10/10 16:12:07    148s] CSM is empty.
[10/10 16:12:07    148s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 956
[10/10 16:12:07    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.wDX0Sw6sXZ.10
[10/10 16:12:07    148s] *** AreaOpt #3 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.3/0:00:03.4 (1.0), totSession cpu/real = 0:02:29.5/0:03:18.4 (0.8), mem = 3087.0M
[10/10 16:12:07    148s] 
[10/10 16:12:07    148s] =============================================================================================
[10/10 16:12:07    148s]  Step TAT Report : AreaOpt #3 / clock_opt_design #1                             25.11-s102_1
[10/10 16:12:07    148s] =============================================================================================
[10/10 16:12:07    148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:12:07    148s] ---------------------------------------------------------------------------------------------
[10/10 16:12:07    148s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:07    148s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:12:07    148s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:07    148s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:12:07    148s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:07    148s] [ OptimizationStep       ]      1   0:00:00.1  (   1.8 % )     0:00:02.9 /  0:00:02.9    1.0
[10/10 16:12:07    148s] [ OptSingleIteration     ]      7   0:00:00.1  (   2.4 % )     0:00:02.9 /  0:00:02.8    1.0
[10/10 16:12:07    148s] [ OptGetWeight           ]    178   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:07    148s] [ OptEval                ]    178   0:00:02.5  (  76.0 % )     0:00:02.5 /  0:00:02.5    1.0
[10/10 16:12:07    148s] [ OptCommit              ]    178   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.4
[10/10 16:12:07    148s] [ PostCommitDelayUpdate  ]    180   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    0.9
[10/10 16:12:07    148s] [ IncrDelayCalc          ]     39   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.2    0.9
[10/10 16:12:07    148s] [ RefinePlace            ]      1   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:12:07    148s] [ TimingUpdate           ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:07    148s] [ IncrTimingUpdate       ]     14   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:12:07    148s] [ MISC                   ]          0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:12:07    148s] ---------------------------------------------------------------------------------------------
[10/10 16:12:07    148s]  AreaOpt #3 TOTAL                   0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.3    1.0
[10/10 16:12:07    148s] ---------------------------------------------------------------------------------------------
[10/10 16:12:07    148s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 956
[10/10 16:12:07    148s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3087.0M, EPOCH TIME: 1760127127.537344
[10/10 16:12:07    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:612).
[10/10 16:12:07    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:07    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:07    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:07    148s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:3085.4M, EPOCH TIME: 1760127127.541071
[10/10 16:12:07    148s] Memory usage before memory release/compaction is 3085.4
[10/10 16:12:07    148s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:12:07    148s] Memory usage at end of DPlace-Cleanup is 3085.4M.
[10/10 16:12:07    148s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3085.45M, totSessionCpu=0:02:29).
[10/10 16:12:07    148s] Begin: Collecting metrics
[10/10 16:12:07    148s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.124 |   -0.198 |           |       -2 |        2.67 | 0:00:01  |        3038 |    5 |   2 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3040 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3042 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3042 |      |     |
| drv_fixing              |    -0.124 |   -0.199 |        -1 |       -2 |        2.84 | 0:00:02  |        3062 |    9 |   0 |
| global_opt              |           |   -0.082 |           |       -1 |        2.85 | 0:00:02  |        3073 |      |     |
| area_reclaiming         |    -0.082 |   -0.082 |        -1 |       -1 |        2.64 | 0:00:03  |        3076 |      |     |
| drv_fixing_2            |    -0.082 |   -0.082 |        -1 |       -1 |        2.71 | 0:00:02  |        3077 |    0 |   0 |
| wns_fixing              |     0.029 |    0.029 |         0 |        0 |        2.81 | 0:00:48  |        3123 |      |     |
| area_reclaiming_2       |     0.009 |    0.009 |         0 |        0 |        2.72 | 0:00:02  |        3086 |      |     |
| area_reclaiming_3       |     0.010 |    0.010 |         0 |        0 |        2.63 | 0:00:03  |        3085 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[10/10 16:12:07    148s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3085.9M, current mem=3085.4M)

[10/10 16:12:07    148s] End: Collecting metrics
[10/10 16:12:07    148s] *** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:02:29.8/0:03:18.7 (0.8), mem = 3085.4M
[10/10 16:12:07    148s] Starting local wire reclaim
[10/10 16:12:07    148s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3085.4M, EPOCH TIME: 1760127127.855373
[10/10 16:12:07    148s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3085.4M, EPOCH TIME: 1760127127.855482
[10/10 16:12:07    148s] Memory usage before memory release/compaction is 3085.4
[10/10 16:12:07    148s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:12:07    148s] Memory usage at beginning of DPlace-Init is 3085.4M.
[10/10 16:12:07    148s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3085.4M, EPOCH TIME: 1760127127.856677
[10/10 16:12:07    148s] Processing tracks to init pin-track alignment.
[10/10 16:12:07    148s] z: 2, totalTracks: 1
[10/10 16:12:07    148s] z: 4, totalTracks: 1
[10/10 16:12:07    148s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:12:07    148s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3085.4M, EPOCH TIME: 1760127127.883860
[10/10 16:12:07    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:07    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:07    148s] 
[10/10 16:12:07    148s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:12:07    148s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:12:07    148s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.010, REAL:0.010, MEM:3085.4M, EPOCH TIME: 1760127127.893902
[10/10 16:12:07    148s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3085.4M, EPOCH TIME: 1760127127.893997
[10/10 16:12:07    148s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3085.4M, EPOCH TIME: 1760127127.894138
[10/10 16:12:07    148s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3085.4MB).
[10/10 16:12:07    148s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.037, REAL:0.039, MEM:3085.4M, EPOCH TIME: 1760127127.895933
[10/10 16:12:07    148s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.037, REAL:0.041, MEM:3085.4M, EPOCH TIME: 1760127127.896327
[10/10 16:12:07    148s] TDRefine: refinePlace mode is spiral
[10/10 16:12:07    148s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.wDX0Sw6sXZ.7
[10/10 16:12:07    148s] OPERPROF:   Starting Refine-Place at level 2, MEM:3085.4M, EPOCH TIME: 1760127127.896808
[10/10 16:12:07    148s] *** Starting place_detail (0:02:30 mem=3085.4M) ***
[10/10 16:12:07    148s] Total net bbox length = 1.144e+05 (4.216e+04 7.228e+04) (ext = 2.672e+04)
[10/10 16:12:07    148s] 
[10/10 16:12:07    148s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:12:07    148s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:12:07    148s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3085.4M, EPOCH TIME: 1760127127.899789
[10/10 16:12:07    148s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3085.4M, EPOCH TIME: 1760127127.899900
[10/10 16:12:07    148s] Set min layer with design mode ( 1 )
[10/10 16:12:07    148s] Set max layer with design mode ( 5 )
[10/10 16:12:07    148s] Set min layer with design mode ( 1 )
[10/10 16:12:07    148s] Set max layer with design mode ( 5 )
[10/10 16:12:07    148s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3085.4M, EPOCH TIME: 1760127127.907568
[10/10 16:12:07    148s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.001, MEM:3085.4M, EPOCH TIME: 1760127127.908137
[10/10 16:12:07    148s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3085.4M, EPOCH TIME: 1760127127.908518
[10/10 16:12:07    148s] Starting refinePlace ...
[10/10 16:12:07    148s] Set min layer with design mode ( 1 )
[10/10 16:12:07    148s] Set max layer with design mode ( 5 )
[10/10 16:12:07    148s] One DDP V2 for no tweak run.
[10/10 16:12:07    148s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3085.4M, EPOCH TIME: 1760127127.912289
[10/10 16:12:07    148s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:3086.2M, EPOCH TIME: 1760127127.915881
[10/10 16:12:07    148s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:3086.2M, EPOCH TIME: 1760127127.916011
[10/10 16:12:07    148s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:3086.2M, EPOCH TIME: 1760127127.916397
[10/10 16:12:07    148s] MP Top (948): mp=1.050. U=0.026.
[10/10 16:12:07    148s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.001, REAL:0.002, MEM:3086.2M, EPOCH TIME: 1760127127.917961
[10/10 16:12:07    148s] [Pin padding] pin density ratio 0.45
[10/10 16:12:07    148s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:3086.2M, EPOCH TIME: 1760127127.918716
[10/10 16:12:07    148s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:3086.2M, EPOCH TIME: 1760127127.919026
[10/10 16:12:07    148s] OPERPROF:             Starting InitSKP at level 7, MEM:3086.4M, EPOCH TIME: 1760127127.919493
[10/10 16:12:07    148s] no activity file in design. spp won't run.
[10/10 16:12:07    148s] no activity file in design. spp won't run.
[10/10 16:12:07    148s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[10/10 16:12:07    148s] OPERPROF:             Finished InitSKP at level 7, CPU:0.077, REAL:0.077, MEM:3091.0M, EPOCH TIME: 1760127127.996165
[10/10 16:12:07    148s] Timing cost in AAE based: 3424.3882627910552401
[10/10 16:12:08    148s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.082, REAL:0.082, MEM:3091.4M, EPOCH TIME: 1760127128.000878
[10/10 16:12:08    148s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.082, REAL:0.082, MEM:3091.4M, EPOCH TIME: 1760127128.001044
[10/10 16:12:08    148s] SKP cleared!
[10/10 16:12:08    148s] AAE Timing clean up.
[10/10 16:12:08    148s] Tweakage: fix icg 1, fix clk 0.
[10/10 16:12:08    148s] Tweakage: density cost 1, scale 0.4.
[10/10 16:12:08    148s] Tweakage: activity cost 0, scale 1.0.
[10/10 16:12:08    148s] Tweakage: timing cost on, scale 1.0.
[10/10 16:12:08    148s] Tweakage: congestion cost on, scale 1.0.
[10/10 16:12:08    148s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3089.5M, EPOCH TIME: 1760127128.002590
[10/10 16:12:08    148s] Cut to 3 partitions.
[10/10 16:12:08    148s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:3089.5M, EPOCH TIME: 1760127128.006055
[10/10 16:12:08    148s] Tweakage swap 7 pairs.
[10/10 16:12:08    148s] Tweakage swap 4 pairs.
[10/10 16:12:08    148s] Tweakage swap 74 pairs.
[10/10 16:12:08    149s] Tweakage swap 41 pairs.
[10/10 16:12:08    149s] Tweakage swap 4 pairs.
[10/10 16:12:08    149s] Tweakage swap 1 pairs.
[10/10 16:12:08    149s] Tweakage swap 27 pairs.
[10/10 16:12:08    149s] Tweakage swap 14 pairs.
[10/10 16:12:08    149s] Tweakage swap 1 pairs.
[10/10 16:12:08    149s] Tweakage swap 0 pairs.
[10/10 16:12:08    149s] Tweakage swap 7 pairs.
[10/10 16:12:08    149s] Tweakage swap 2 pairs.
[10/10 16:12:08    149s] Tweakage swap 0 pairs.
[10/10 16:12:08    149s] Tweakage swap 1 pairs.
[10/10 16:12:08    149s] Tweakage swap 21 pairs.
[10/10 16:12:08    149s] Tweakage swap 16 pairs.
[10/10 16:12:08    149s] Cleanup congestion map
[10/10 16:12:08    149s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[10/10 16:12:08    149s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[10/10 16:12:08    149s] LW ICDP INFO: long wire ICDP is disabled.
[10/10 16:12:08    149s] High layer or long wire ICDP is OFF.
[10/10 16:12:08    149s] icdpInitRowCol for top_lvl: nrRow 75 -> 75, nrCol 58 -> 58
[10/10 16:12:08    149s] Starting Early Global Route supply map. mem = 3096.2M
[10/10 16:12:08    149s] (I)      Initializing eGR engine (regular)
[10/10 16:12:08    149s] Set min layer with design mode ( 1 )
[10/10 16:12:08    149s] Set max layer with design mode ( 5 )
[10/10 16:12:08    149s] (I)      clean place blk overflow:
[10/10 16:12:08    149s] (I)      H : enabled 1.00 0
[10/10 16:12:08    149s] (I)      V : enabled 1.00 0
[10/10 16:12:08    149s] (I)      Initializing eGR engine (regular)
[10/10 16:12:08    149s] Set min layer with design mode ( 1 )
[10/10 16:12:08    149s] Set max layer with design mode ( 5 )
[10/10 16:12:08    149s] (I)      clean place blk overflow:
[10/10 16:12:08    149s] (I)      H : enabled 1.00 0
[10/10 16:12:08    149s] (I)      V : enabled 1.00 0
[10/10 16:12:08    149s] (I)      Started Early Global Route kernel ( Curr Mem: 2.87 MB )
[10/10 16:12:08    149s] (I)      Running eGR Regular flow
[10/10 16:12:08    149s] (I)      # wire layers (front) : 6
[10/10 16:12:08    149s] (I)      # wire layers (back)  : 0
[10/10 16:12:08    149s] (I)      min wire layer : 1
[10/10 16:12:08    149s] (I)      max wire layer : 5
[10/10 16:12:08    149s] (I)      # cut layers (front) : 5
[10/10 16:12:08    149s] (I)      # cut layers (back)  : 0
[10/10 16:12:08    149s] (I)      min cut layer : 1
[10/10 16:12:08    149s] (I)      max cut layer : 4
[10/10 16:12:08    149s] (I)      ================================ Layers ================================
[10/10 16:12:08    149s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:12:08    149s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:12:08    149s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:12:08    149s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:12:08    149s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:12:08    149s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:12:08    149s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:12:08    149s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:12:08    149s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:12:08    149s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:12:08    149s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:12:08    149s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:12:08    149s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:12:08    149s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:12:08    149s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:12:08    149s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:12:08    149s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:12:08    149s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:12:08    149s] Finished Early Global Route supply map. mem = 3100.7M
[10/10 16:12:08    149s] icdp deduct supply (H , V) = 20 , 20
[10/10 16:12:08    149s] ICDP grid 0 cost = 668.297 total cost = 668.297
[10/10 16:12:08    149s] icdp demand smooth ratio : 0.928135
[10/10 16:12:08    149s] Cleanup congestion map
[10/10 16:12:08    149s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[10/10 16:12:08    149s] Cleanup congestion map
[10/10 16:12:08    149s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[10/10 16:12:08    149s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[10/10 16:12:08    149s] LW ICDP INFO: long wire ICDP is disabled.
[10/10 16:12:08    149s] High layer or long wire ICDP is OFF.
[10/10 16:12:08    149s] icdpInitRowCol for top_lvl: nrRow 75 -> 75, nrCol 58 -> 58
[10/10 16:12:08    149s] icdp deduct supply (H , V) = 20 , 20
[10/10 16:12:08    149s] ICDP grid 0 cost = 667.607 total cost = 667.607
[10/10 16:12:08    149s] icdp demand smooth ratio : 0.926661
[10/10 16:12:08    149s] Cleanup congestion map
[10/10 16:12:08    149s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[10/10 16:12:08    149s] Cleanup congestion map
[10/10 16:12:08    149s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[10/10 16:12:08    149s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[10/10 16:12:08    149s] LW ICDP INFO: long wire ICDP is disabled.
[10/10 16:12:08    149s] High layer or long wire ICDP is OFF.
[10/10 16:12:08    149s] icdpInitRowCol for top_lvl: nrRow 75 -> 75, nrCol 58 -> 58
[10/10 16:12:08    149s] icdp deduct supply (H , V) = 20 , 20
[10/10 16:12:08    149s] ICDP grid 0 cost = 667.629 total cost = 667.629
[10/10 16:12:08    149s] icdp demand smooth ratio : 0.925799
[10/10 16:12:08    149s] Cleanup congestion map
[10/10 16:12:08    149s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[10/10 16:12:08    149s] Cleanup congestion map
[10/10 16:12:08    149s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[10/10 16:12:08    149s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[10/10 16:12:08    149s] LW ICDP INFO: long wire ICDP is disabled.
[10/10 16:12:08    149s] High layer or long wire ICDP is OFF.
[10/10 16:12:08    149s] icdpInitRowCol for top_lvl: nrRow 75 -> 75, nrCol 58 -> 58
[10/10 16:12:08    149s] icdp deduct supply (H , V) = 20 , 20
[10/10 16:12:08    149s] ICDP grid 0 cost = 667.641 total cost = 667.641
[10/10 16:12:08    149s] icdp demand smooth ratio : 0.921614
[10/10 16:12:08    149s] Cleanup congestion map
[10/10 16:12:08    149s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[10/10 16:12:08    149s] Tweakage swap 4 pairs.
[10/10 16:12:08    149s] Tweakage swap 1 pairs.
[10/10 16:12:09    149s] Tweakage swap 15 pairs.
[10/10 16:12:09    149s] Tweakage swap 2 pairs.
[10/10 16:12:09    149s] Cleanup congestion map
[10/10 16:12:09    149s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[10/10 16:12:09    149s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[10/10 16:12:09    149s] LW ICDP INFO: long wire ICDP is disabled.
[10/10 16:12:09    149s] High layer or long wire ICDP is OFF.
[10/10 16:12:09    149s] icdpInitRowCol for top_lvl: nrRow 75 -> 75, nrCol 58 -> 58
[10/10 16:12:09    149s] icdp deduct supply (H , V) = 20 , 20
[10/10 16:12:09    149s] ICDP grid 0 cost = 667.738 total cost = 667.738
[10/10 16:12:09    149s] icdp demand smooth ratio : 0.919579
[10/10 16:12:09    149s] Cleanup congestion map
[10/10 16:12:09    149s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[10/10 16:12:09    149s] Cleanup congestion map
[10/10 16:12:09    149s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[10/10 16:12:09    149s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[10/10 16:12:09    149s] LW ICDP INFO: long wire ICDP is disabled.
[10/10 16:12:09    149s] High layer or long wire ICDP is OFF.
[10/10 16:12:09    149s] icdpInitRowCol for top_lvl: nrRow 75 -> 75, nrCol 58 -> 58
[10/10 16:12:09    149s] icdp deduct supply (H , V) = 20 , 20
[10/10 16:12:09    149s] ICDP grid 0 cost = 667.645 total cost = 667.645
[10/10 16:12:09    149s] icdp demand smooth ratio : 0.919293
[10/10 16:12:09    150s] Cleanup congestion map
[10/10 16:12:09    150s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[10/10 16:12:09    150s] Cleanup congestion map
[10/10 16:12:09    150s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[10/10 16:12:09    150s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[10/10 16:12:09    150s] LW ICDP INFO: long wire ICDP is disabled.
[10/10 16:12:09    150s] High layer or long wire ICDP is OFF.
[10/10 16:12:09    150s] icdpInitRowCol for top_lvl: nrRow 75 -> 75, nrCol 58 -> 58
[10/10 16:12:09    150s] icdp deduct supply (H , V) = 20 , 20
[10/10 16:12:09    150s] ICDP grid 0 cost = 667.495 total cost = 667.495
[10/10 16:12:09    150s] icdp demand smooth ratio : 0.919374
[10/10 16:12:09    150s] Cleanup congestion map
[10/10 16:12:09    150s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[10/10 16:12:09    150s] Cleanup congestion map
[10/10 16:12:09    150s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[10/10 16:12:09    150s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[10/10 16:12:09    150s] LW ICDP INFO: long wire ICDP is disabled.
[10/10 16:12:09    150s] High layer or long wire ICDP is OFF.
[10/10 16:12:09    150s] icdpInitRowCol for top_lvl: nrRow 75 -> 75, nrCol 58 -> 58
[10/10 16:12:09    150s] icdp deduct supply (H , V) = 20 , 20
[10/10 16:12:09    150s] ICDP grid 0 cost = 667.478 total cost = 667.478
[10/10 16:12:09    150s] icdp demand smooth ratio : 0.918963
[10/10 16:12:09    150s] Cleanup congestion map
[10/10 16:12:09    150s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[10/10 16:12:09    150s] Tweakage swap 1 pairs.
[10/10 16:12:09    150s] Tweakage swap 0 pairs.
[10/10 16:12:09    150s] Tweakage swap 2 pairs.
[10/10 16:12:09    150s] Tweakage swap 0 pairs.
[10/10 16:12:09    150s] Cleanup congestion map
[10/10 16:12:09    150s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[10/10 16:12:09    150s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[10/10 16:12:09    150s] LW ICDP INFO: long wire ICDP is disabled.
[10/10 16:12:09    150s] High layer or long wire ICDP is OFF.
[10/10 16:12:09    150s] icdpInitRowCol for top_lvl: nrRow 75 -> 75, nrCol 58 -> 58
[10/10 16:12:09    150s] icdp deduct supply (H , V) = 20 , 20
[10/10 16:12:09    150s] ICDP grid 0 cost = 667.390 total cost = 667.390
[10/10 16:12:09    150s] icdp demand smooth ratio : 0.918947
[10/10 16:12:09    150s] Cleanup congestion map
[10/10 16:12:09    150s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[10/10 16:12:09    150s] Cleanup congestion map
[10/10 16:12:09    150s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[10/10 16:12:09    150s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[10/10 16:12:09    150s] LW ICDP INFO: long wire ICDP is disabled.
[10/10 16:12:09    150s] High layer or long wire ICDP is OFF.
[10/10 16:12:09    150s] icdpInitRowCol for top_lvl: nrRow 75 -> 75, nrCol 58 -> 58
[10/10 16:12:09    150s] icdp deduct supply (H , V) = 20 , 20
[10/10 16:12:09    150s] ICDP grid 0 cost = 667.388 total cost = 667.388
[10/10 16:12:09    150s] icdp demand smooth ratio : 0.918933
[10/10 16:12:09    150s] Cleanup congestion map
[10/10 16:12:09    150s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[10/10 16:12:09    150s] Cleanup congestion map
[10/10 16:12:09    150s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[10/10 16:12:09    150s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[10/10 16:12:09    150s] LW ICDP INFO: long wire ICDP is disabled.
[10/10 16:12:09    150s] High layer or long wire ICDP is OFF.
[10/10 16:12:09    150s] icdpInitRowCol for top_lvl: nrRow 75 -> 75, nrCol 58 -> 58
[10/10 16:12:09    150s] icdp deduct supply (H , V) = 20 , 20
[10/10 16:12:09    150s] ICDP grid 0 cost = 667.387 total cost = 667.387
[10/10 16:12:09    150s] icdp demand smooth ratio : 0.918932
[10/10 16:12:09    150s] Cleanup congestion map
[10/10 16:12:09    150s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[10/10 16:12:09    150s] Cleanup congestion map
[10/10 16:12:09    150s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[10/10 16:12:09    150s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[10/10 16:12:09    150s] LW ICDP INFO: long wire ICDP is disabled.
[10/10 16:12:09    150s] High layer or long wire ICDP is OFF.
[10/10 16:12:09    150s] icdpInitRowCol for top_lvl: nrRow 75 -> 75, nrCol 58 -> 58
[10/10 16:12:09    150s] icdp deduct supply (H , V) = 20 , 20
[10/10 16:12:09    150s] ICDP grid 0 cost = 667.410 total cost = 667.410
[10/10 16:12:09    150s] icdp demand smooth ratio : 0.918717
[10/10 16:12:09    150s] Cleanup congestion map
[10/10 16:12:09    150s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[10/10 16:12:09    150s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:1.552, REAL:1.601, MEM:3103.5M, EPOCH TIME: 1760127129.606794
[10/10 16:12:09    150s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:1.555, REAL:1.605, MEM:3103.5M, EPOCH TIME: 1760127129.607193
[10/10 16:12:09    150s] Cleanup congestion map
[10/10 16:12:09    150s] Call icdpEval cleanup ...
[10/10 16:12:09    150s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.644, REAL:1.696, MEM:3102.8M, EPOCH TIME: 1760127129.608197
[10/10 16:12:09    150s] Move report: Congestion aware Tweak moved 607 insts, mean move: 13.91 um, max move: 82.80 um 
[10/10 16:12:09    150s] 	Max move on inst (cts_FE_OFC113_u_ctrl_state_2): (870.32, 638.48) --> (787.52, 638.48)
[10/10 16:12:09    150s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.6, real=0:00:02.0, mem=3102.8mb) @(0:02:30 - 0:02:31).
[10/10 16:12:09    150s] Cleanup congestion map
[10/10 16:12:09    150s] 
[10/10 16:12:09    150s]  === Spiral for Logical I: (movable: 948) ===
[10/10 16:12:09    150s] 
[10/10 16:12:09    150s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[10/10 16:12:09    150s] 
[10/10 16:12:09    150s]  Info: 0 filler has been deleted!
[10/10 16:12:09    150s] Move report: legalization moved 31 insts, mean move: 4.47 um, max move: 8.28 um spiral
[10/10 16:12:09    150s] 	Max move on inst (u_ctrl_w_data_reg[3]): (287.04, 216.20) --> (287.04, 207.92)
[10/10 16:12:09    150s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:12:09    150s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:12:09    150s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3102.8MB) @(0:02:31 - 0:02:32).
[10/10 16:12:09    150s] Move report: Detail placement moved 611 insts, mean move: 13.68 um, max move: 82.80 um 
[10/10 16:12:09    150s] 	Max move on inst (cts_FE_OFC113_u_ctrl_state_2): (870.32, 638.48) --> (787.52, 638.48)
[10/10 16:12:09    150s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3102.8MB
[10/10 16:12:09    150s] Statistics of distance of Instance movement in refine placement:
[10/10 16:12:09    150s]   maximum (X+Y) =        82.80 um
[10/10 16:12:09    150s]   inst (cts_FE_OFC113_u_ctrl_state_2) with max move: (870.32, 638.48) -> (787.52, 638.48)
[10/10 16:12:09    150s]   mean    (X+Y) =        13.68 um
[10/10 16:12:09    150s] Total instances flipped for legalization: 1
[10/10 16:12:09    150s] Total instances moved : 611
[10/10 16:12:09    150s] Summary Report:
[10/10 16:12:09    150s] Instances moved: 611 (out of 948 movable)
[10/10 16:12:09    150s] Instances flipped: 1
[10/10 16:12:09    150s] Mean displacement: 13.68 um
[10/10 16:12:09    150s] Max displacement: 82.80 um (Instance: cts_FE_OFC113_u_ctrl_state_2) (870.32, 638.48) -> (787.52, 638.48)
[10/10 16:12:09    150s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX4
[10/10 16:12:09    150s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[10/10 16:12:09    150s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:1.712, REAL:1.764, MEM:3102.8M, EPOCH TIME: 1760127129.673004
[10/10 16:12:09    150s] Total net bbox length = 1.096e+05 (3.916e+04 7.044e+04) (ext = 2.680e+04)
[10/10 16:12:09    150s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:02.0, mem=3102.8MB) @(0:02:30 - 0:02:32).
[10/10 16:12:09    150s] Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3102.8MB
[10/10 16:12:09    150s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.wDX0Sw6sXZ.7
[10/10 16:12:09    150s] *** Finished place_detail (0:02:32 mem=3102.8M) ***
[10/10 16:12:09    150s] OPERPROF:   Finished Refine-Place at level 2, CPU:1.721, REAL:1.778, MEM:3102.8M, EPOCH TIME: 1760127129.674366
[10/10 16:12:09    150s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3102.8M, EPOCH TIME: 1760127129.674446
[10/10 16:12:09    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1358).
[10/10 16:12:09    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:09    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:09    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:09    150s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.005, REAL:0.005, MEM:3092.0M, EPOCH TIME: 1760127129.679429
[10/10 16:12:09    150s] Memory usage before memory release/compaction is 3092.0
[10/10 16:12:09    150s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:12:09    150s] Memory usage at end of DPlace-Cleanup is 3092.0M.
[10/10 16:12:09    150s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.763, REAL:1.825, MEM:3092.0M, EPOCH TIME: 1760127129.679931
[10/10 16:12:09    150s] *** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:02:31.6/0:03:20.6 (0.8), mem = 3092.0M
[10/10 16:12:09    150s] 
[10/10 16:12:09    150s] =============================================================================================
[10/10 16:12:09    150s]  Step TAT Report : LocalWireReclaim #1 / clock_opt_design #1                    25.11-s102_1
[10/10 16:12:09    150s] =============================================================================================
[10/10 16:12:09    150s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:12:09    150s] ---------------------------------------------------------------------------------------------
[10/10 16:12:09    150s] [ RefinePlace            ]      1   0:00:01.6  (  86.8 % )     0:00:01.8 /  0:00:01.7    1.0
[10/10 16:12:09    150s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:12:09    150s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (  10.0 % )     0:00:00.2 /  0:00:00.1    0.8
[10/10 16:12:09    150s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:09    150s] [ MISC                   ]          0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:12:09    150s] ---------------------------------------------------------------------------------------------
[10/10 16:12:09    150s]  LocalWireReclaim #1 TOTAL          0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[10/10 16:12:09    150s] ---------------------------------------------------------------------------------------------
[10/10 16:12:09    150s] Begin: Collecting metrics
[10/10 16:12:09    150s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.124 |   -0.198 |           |       -2 |        2.67 | 0:00:01  |        3038 |    5 |   2 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3040 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3042 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3042 |      |     |
| drv_fixing              |    -0.124 |   -0.199 |        -1 |       -2 |        2.84 | 0:00:02  |        3062 |    9 |   0 |
| global_opt              |           |   -0.082 |           |       -1 |        2.85 | 0:00:02  |        3073 |      |     |
| area_reclaiming         |    -0.082 |   -0.082 |        -1 |       -1 |        2.64 | 0:00:03  |        3076 |      |     |
| drv_fixing_2            |    -0.082 |   -0.082 |        -1 |       -1 |        2.71 | 0:00:02  |        3077 |    0 |   0 |
| wns_fixing              |     0.029 |    0.029 |         0 |        0 |        2.81 | 0:00:48  |        3123 |      |     |
| area_reclaiming_2       |     0.009 |    0.009 |         0 |        0 |        2.72 | 0:00:02  |        3086 |      |     |
| area_reclaiming_3       |     0.010 |    0.010 |         0 |        0 |        2.63 | 0:00:03  |        3085 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:02  |        3092 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[10/10 16:12:09    150s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3092.0M, current mem=3092.0M)

[10/10 16:12:09    150s] End: Collecting metrics
[10/10 16:12:10    151s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/10 16:12:10    151s] #################################################################################
[10/10 16:12:10    151s] # Design Stage: PreRoute
[10/10 16:12:10    151s] # Design Name: top_lvl
[10/10 16:12:10    151s] # Design Mode: 130nm
[10/10 16:12:10    151s] # Analysis Mode: MMMC OCV 
[10/10 16:12:10    151s] # Parasitics Mode: No SPEF/RCDB 
[10/10 16:12:10    151s] # Signoff Settings: SI Off 
[10/10 16:12:10    151s] #################################################################################
[10/10 16:12:10    151s] Calculate early delays in OCV mode...
[10/10 16:12:10    151s] Calculate late delays in OCV mode...
[10/10 16:12:10    151s] Topological Sorting (REAL = 0:00:00.0, MEM = 3069.0M, InitMEM = 3069.0M)
[10/10 16:12:10    151s] Start delay calculation (fullDC) (1 T). (MEM=3068.96)
[10/10 16:12:10    151s] End AAE Lib Interpolated Model. (MEM=3086.863281 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:12:10    151s] Total number of fetched objects 1390
[10/10 16:12:10    151s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/10 16:12:10    151s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:12:10    151s] End delay calculation. (MEM=3094.68 CPU=0:00:00.3 REAL=0:00:00.0)
[10/10 16:12:10    151s] End delay calculation (fullDC). (MEM=3094.68 CPU=0:00:00.4 REAL=0:00:00.0)
[10/10 16:12:10    151s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 3094.7M) ***
[10/10 16:12:10    151s] eGR doReRoute: optGuide
[10/10 16:12:10    151s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3095.4M, EPOCH TIME: 1760127130.942296
[10/10 16:12:10    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:10    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:10    151s] Cell top_lvl LLGs are deleted
[10/10 16:12:10    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:10    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:10    151s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3077.5M, EPOCH TIME: 1760127130.944173
[10/10 16:12:10    151s] Memory usage before memory release/compaction is 3077.5
[10/10 16:12:10    151s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:12:10    151s] Memory usage at end of DPlace-Cleanup is 3077.5M.
[10/10 16:12:10    151s] {MMLU 0 9 1390}
[10/10 16:12:10    151s] [oiLAM] Zs 5, 6
[10/10 16:12:10    151s] ### Creating LA Mngr. totSessionCpu=0:02:33 mem=3077.5M
[10/10 16:12:10    151s] ### Creating LA Mngr, finished. totSessionCpu=0:02:33 mem=3077.5M
[10/10 16:12:10    151s] Running pre-eGR process
[10/10 16:12:10    151s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/10 16:12:10    151s] Type 'man IMPPTN-1250' for more detail.
[10/10 16:12:10    151s] Set min layer with design mode ( 1 )
[10/10 16:12:10    151s] Set max layer with design mode ( 5 )
[10/10 16:12:10    151s] Set min layer with design mode ( 1 )
[10/10 16:12:10    151s] Set max layer with design mode ( 5 )
[10/10 16:12:10    151s] (I)      Started Import and model ( Curr Mem: 2.85 MB )
[10/10 16:12:10    151s] (I)      Default pattern map key = top_lvl_default.
[10/10 16:12:10    151s] (I)      Valid row heights in the design: 4140.
[10/10 16:12:10    151s] (I)      == Non-default Options ==
[10/10 16:12:10    151s] (I)      Maximum routing layer                              : 5
[10/10 16:12:10    151s] (I)      Minimum routing layer                              : 1
[10/10 16:12:10    151s] (I)      Top routing layer                                  : 5
[10/10 16:12:10    151s] (I)      Bottom routing layer                               : 1
[10/10 16:12:10    151s] (I)      Number of threads                                  : 1
[10/10 16:12:10    151s] (I)      Route tie net to shape                             : auto
[10/10 16:12:10    151s] (I)      Method to set GCell size                           : row
[10/10 16:12:10    151s] (I)      Tie hi/lo max distance                             : 41.400000
[10/10 16:12:10    151s] (I)      Counted 12915 PG shapes. eGR will not process PG shapes layer by layer.
[10/10 16:12:10    151s] (I)      Removed 1 out of boundary tracks from layer 3
[10/10 16:12:10    151s] (I)      ============== Pin Summary ==============
[10/10 16:12:10    151s] (I)      +-------+--------+---------+------------+
[10/10 16:12:10    151s] (I)      | Layer | # pins | % total |      Group |
[10/10 16:12:10    151s] (I)      +-------+--------+---------+------------+
[10/10 16:12:10    151s] (I)      |     1 |   3161 |  100.00 |        Pin |
[10/10 16:12:10    151s] (I)      |     2 |      0 |    0.00 | Pin access |
[10/10 16:12:10    151s] (I)      |     3 |      0 |    0.00 | Pin access |
[10/10 16:12:10    151s] (I)      |     4 |      0 |    0.00 |      Other |
[10/10 16:12:10    151s] (I)      |     5 |      0 |    0.00 |      Other |
[10/10 16:12:10    151s] (I)      +-------+--------+---------+------------+
[10/10 16:12:10    151s] (I)      Custom ignore net properties:
[10/10 16:12:10    151s] (I)      1 : NotLegal
[10/10 16:12:10    151s] (I)      Default ignore net properties:
[10/10 16:12:10    151s] (I)      1 : Special
[10/10 16:12:10    151s] (I)      2 : Analog
[10/10 16:12:10    151s] (I)      3 : Fixed
[10/10 16:12:10    151s] (I)      4 : Skipped
[10/10 16:12:10    151s] (I)      5 : MixedSignal
[10/10 16:12:10    151s] (I)      Prerouted net properties:
[10/10 16:12:10    151s] (I)      1 : NotLegal
[10/10 16:12:10    151s] (I)      2 : Special
[10/10 16:12:10    151s] (I)      3 : Analog
[10/10 16:12:10    151s] (I)      4 : Fixed
[10/10 16:12:10    151s] (I)      5 : Skipped
[10/10 16:12:10    151s] (I)      6 : MixedSignal
[10/10 16:12:10    151s] [NR-eGR] Early global route reroute all routable nets
[10/10 16:12:10    151s] (I)      Use row-based GCell size
[10/10 16:12:10    151s] (I)      Use row-based GCell align
[10/10 16:12:10    151s] (I)      layer 0 area = 83000
[10/10 16:12:10    151s] (I)      layer 1 area = 67600
[10/10 16:12:10    151s] (I)      layer 2 area = 240000
[10/10 16:12:10    151s] (I)      layer 3 area = 240000
[10/10 16:12:10    151s] (I)      layer 4 area = 4000000
[10/10 16:12:10    151s] (I)      GCell unit size   : 4140
[10/10 16:12:10    151s] (I)      GCell multiplier  : 1
[10/10 16:12:10    151s] (I)      GCell row height  : 4140
[10/10 16:12:10    151s] (I)      Actual row height : 4140
[10/10 16:12:10    151s] (I)      GCell align ref   : 29900 29900
[10/10 16:12:10    151s] [NR-eGR] Track table information for default rule: 
[10/10 16:12:10    151s] [NR-eGR] met1 has single uniform track structure
[10/10 16:12:10    151s] [NR-eGR] met2 has single uniform track structure
[10/10 16:12:10    151s] [NR-eGR] met3 has single uniform track structure
[10/10 16:12:10    151s] [NR-eGR] met4 has single uniform track structure
[10/10 16:12:10    151s] [NR-eGR] met5 has single uniform track structure
[10/10 16:12:10    151s] (I)      ============== Default via ===============
[10/10 16:12:10    151s] (I)      +---+------------------+-----------------+
[10/10 16:12:10    151s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[10/10 16:12:10    151s] (I)      +---+------------------+-----------------+
[10/10 16:12:10    151s] (I)      | 1 |    1  M1M2_PR    |    1  M1M2_PR   |
[10/10 16:12:10    151s] (I)      | 2 |    6  M2M3_PR    |    6  M2M3_PR   |
[10/10 16:12:10    151s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[10/10 16:12:10    151s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[10/10 16:12:10    151s] (I)      +---+------------------+-----------------+
[10/10 16:12:10    151s] (I)      Design has 4 placement macros with 4 shapes. 
[10/10 16:12:10    151s] [NR-eGR] Read 24552 PG shapes
[10/10 16:12:10    151s] [NR-eGR] Read 0 clock shapes
[10/10 16:12:10    151s] [NR-eGR] Read 0 other shapes
[10/10 16:12:10    151s] [NR-eGR] #Routing Blockages  : 8
[10/10 16:12:10    151s] [NR-eGR] #Bump Blockages     : 0
[10/10 16:12:10    151s] [NR-eGR] #Instance Blockages : 14021
[10/10 16:12:10    151s] [NR-eGR] #PG Blockages       : 24552
[10/10 16:12:10    151s] [NR-eGR] #Halo Blockages     : 0
[10/10 16:12:10    151s] [NR-eGR] #Boundary Blockages : 0
[10/10 16:12:10    151s] [NR-eGR] #Clock Blockages    : 0
[10/10 16:12:10    151s] [NR-eGR] #Other Blockages    : 0
[10/10 16:12:10    151s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/10 16:12:10    151s] [NR-eGR] #prerouted nets         : 7
[10/10 16:12:10    151s] [NR-eGR] #prerouted special nets : 0
[10/10 16:12:10    151s] [NR-eGR] #prerouted wires        : 486
[10/10 16:12:10    151s] (I)        Front-side 1088 ( ignored 7 )
[10/10 16:12:10    151s] [NR-eGR] Read 1088 nets ( ignored 7 )
[10/10 16:12:10    151s] (I)        Back-side  0 ( ignored 0 )
[10/10 16:12:10    151s] (I)        Both-side  0 ( ignored 0 )
[10/10 16:12:10    151s] (I)      handle routing halo
[10/10 16:12:10    151s] (I)      Reading macro buffers
[10/10 16:12:10    151s] (I)      Number of macro buffers: 0
[10/10 16:12:10    151s] [NR-eGR] Handle net priority by net group ordering
[10/10 16:12:10    151s] (I)      original grid = 248 x 315
[10/10 16:12:10    151s] (I)      merged grid = 248 x 315
[10/10 16:12:10    151s] (I)      Read Num Blocks=38581  Num Prerouted Wires=486  Num CS=0
[10/10 16:12:10    151s] (I)      Layer 0 (H) : #blockages 18082 : #preroutes 98
[10/10 16:12:11    151s] (I)      Layer 1 (V) : #blockages 7256 : #preroutes 232
[10/10 16:12:11    151s] (I)      Layer 2 (H) : #blockages 7416 : #preroutes 118
[10/10 16:12:11    151s] (I)      Layer 3 (V) : #blockages 5004 : #preroutes 37
[10/10 16:12:11    151s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 1
[10/10 16:12:11    151s] (I)      Number of ignored nets                =      7
[10/10 16:12:11    151s] (I)      Number of connected nets              =      0
[10/10 16:12:11    151s] (I)      Number of fixed nets                  =      7.  Ignored: Yes
[10/10 16:12:11    151s] (I)      Number of clock nets                  =      9.  Ignored: No
[10/10 16:12:11    151s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/10 16:12:11    151s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/10 16:12:11    151s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/10 16:12:11    151s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/10 16:12:11    151s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/10 16:12:11    151s] (I)      Ndr track 0 does not exist
[10/10 16:12:11    151s] [NR-eGR] There are 2 clock nets ( 2 with NDR ).
[10/10 16:12:11    151s] (I)      Ndr track 0 does not exist
[10/10 16:12:11    151s] (I)      ---------------------Grid Graph Info--------------------
[10/10 16:12:11    151s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[10/10 16:12:11    151s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[10/10 16:12:11    151s] (I)      Site width          :   460  (dbu)
[10/10 16:12:11    151s] (I)      Row height          :  4140  (dbu)
[10/10 16:12:11    151s] (I)      GCell row height    :  4140  (dbu)
[10/10 16:12:11    151s] (I)      GCell width         :  4140  (dbu)
[10/10 16:12:11    151s] (I)      GCell height        :  4140  (dbu)
[10/10 16:12:11    151s] (I)      Grid                :   248   315     5
[10/10 16:12:11    151s] (I)      Layer numbers       :     1     2     3     4     5
[10/10 16:12:11    151s] (I)      Layer name         :  met1  met2  met3  met4  met5
[10/10 16:12:11    151s] (I)      Vertical capacity   :     0  4140     0  4140     0
[10/10 16:12:11    151s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[10/10 16:12:11    151s] (I)      Default wire width  :   140   140   300   300  1600
[10/10 16:12:11    151s] (I)      Default wire space  :   140   140   300   300  1600
[10/10 16:12:11    151s] (I)      Default wire pitch  :   280   280   600   600  3200
[10/10 16:12:11    151s] (I)      Default pitch size  :   460   460   610   615  3660
[10/10 16:12:11    151s] (I)      First track coord   :   460   460   620   380  4280
[10/10 16:12:11    151s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[10/10 16:12:11    151s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[10/10 16:12:11    151s] (I)      --------------------------------------------------------
[10/10 16:12:11    151s] 
[10/10 16:12:11    151s] [NR-eGR] == Routing rule table ==
[10/10 16:12:11    151s] [NR-eGR]  ID  Name       #Nets 
[10/10 16:12:11    151s] [NR-eGR] ----------------------
[10/10 16:12:11    151s] [NR-eGR]   0  (Default)   1079 
[10/10 16:12:11    151s] [NR-eGR]   1                 2 
[10/10 16:12:11    151s] (I)      ==== NDR : (Default) ====
[10/10 16:12:11    151s] (I)      +--------------+--------+
[10/10 16:12:11    151s] (I)      |           ID |      0 |
[10/10 16:12:11    151s] (I)      |      Default |    yes |
[10/10 16:12:11    151s] (I)      |  Clk Special |     no |
[10/10 16:12:11    151s] (I)      | Hard spacing |     no |
[10/10 16:12:11    151s] (I)      |    NDR track | (none) |
[10/10 16:12:11    151s] (I)      |      NDR via | (none) |
[10/10 16:12:11    151s] (I)      |  Extra space |      0 |
[10/10 16:12:11    151s] (I)      |      Shields |      0 |
[10/10 16:12:11    151s] (I)      |   Demand (H) |      1 |
[10/10 16:12:11    151s] (I)      |   Demand (V) |      1 |
[10/10 16:12:11    151s] (I)      |        #Nets |   1079 |
[10/10 16:12:11    151s] (I)      +--------------+--------+
[10/10 16:12:11    151s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:12:11    151s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:12:11    151s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:12:11    151s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:12:11    151s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:12:11    151s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[10/10 16:12:11    151s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[10/10 16:12:11    151s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[10/10 16:12:11    151s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:12:11    151s] (I)      ======== NDR :  =========
[10/10 16:12:11    151s] (I)      +--------------+--------+
[10/10 16:12:11    151s] (I)      |           ID |      1 |
[10/10 16:12:11    151s] (I)      |      Default |     no |
[10/10 16:12:11    151s] (I)      |  Clk Special |     no |
[10/10 16:12:11    151s] (I)      | Hard spacing |     no |
[10/10 16:12:11    151s] (I)      |    NDR track | (none) |
[10/10 16:12:11    151s] (I)      |      NDR via | (none) |
[10/10 16:12:11    151s] (I)      |  Extra space |      1 |
[10/10 16:12:11    151s] (I)      |      Shields |      0 |
[10/10 16:12:11    151s] (I)      |   Demand (H) |      2 |
[10/10 16:12:11    151s] (I)      |   Demand (V) |      2 |
[10/10 16:12:11    151s] (I)      |        #Nets |      2 |
[10/10 16:12:11    151s] (I)      +--------------+--------+
[10/10 16:12:11    151s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:12:11    151s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:12:11    151s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:12:11    151s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:12:11    151s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:12:11    151s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:12:11    151s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:12:11    151s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[10/10 16:12:11    151s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:12:11    151s] (I)      =============== Blocked Tracks ===============
[10/10 16:12:11    151s] (I)      +-------+---------+----------+---------------+
[10/10 16:12:11    151s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/10 16:12:11    151s] (I)      +-------+---------+----------+---------------+
[10/10 16:12:11    151s] (I)      |     1 |  701592 |   357563 |        50.96% |
[10/10 16:12:11    151s] (I)      |     2 |  702135 |   362386 |        51.61% |
[10/10 16:12:11    151s] (I)      |     3 |  528984 |   243363 |        46.01% |
[10/10 16:12:11    151s] (I)      |     4 |  525420 |   279912 |        53.27% |
[10/10 16:12:11    151s] (I)      |     5 |   88040 |    29884 |        33.94% |
[10/10 16:12:11    151s] (I)      +-------+---------+----------+---------------+
[10/10 16:12:11    151s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.13 sec, Curr Mem: 2.86 MB )
[10/10 16:12:11    151s] (I)      Reset routing kernel
[10/10 16:12:11    151s] (I)      Started Global Routing ( Curr Mem: 2.86 MB )
[10/10 16:12:11    151s] (I)      totalPins=3032  totalGlobalPin=2972 (98.02%)
[10/10 16:12:11    151s] (I)      ================= Net Group Info =================
[10/10 16:12:11    151s] (I)      +----+----------------+--------------+-----------+
[10/10 16:12:11    151s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[10/10 16:12:11    151s] (I)      +----+----------------+--------------+-----------+
[10/10 16:12:11    151s] (I)      |  1 |              2 |      met3(3) |   met4(4) |
[10/10 16:12:11    151s] (I)      |  2 |           1079 |      met1(1) |   met5(5) |
[10/10 16:12:11    151s] (I)      +----+----------------+--------------+-----------+
[10/10 16:12:11    151s] (I)      total 2D Cap : 534073 = (286675 H, 247398 V)
[10/10 16:12:11    151s] (I)      total 2D Demand : 2643 = (1282 H, 1361 V)
[10/10 16:12:11    151s] (I)      init route region map
[10/10 16:12:11    151s] (I)      #blocked regions = 2
[10/10 16:12:11    151s] (I)      #non-blocked regions = 1
[10/10 16:12:11    151s] (I)      init safety region map
[10/10 16:12:11    151s] (I)      #blocked regions = 2
[10/10 16:12:11    151s] (I)      #non-blocked regions = 1
[10/10 16:12:11    151s] (I)      Adjusted 0 GCells for pin access
[10/10 16:12:11    151s] (I)      
[10/10 16:12:11    151s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
[10/10 16:12:11    151s] (I)      ============  Phase 1a Route ============
[10/10 16:12:11    151s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/10 16:12:11    151s] (I)      Usage: 12 = (8 H, 4 V) = (0.00% H, 0.00% V) = (3.312e+01um H, 1.656e+01um V)
[10/10 16:12:11    151s] (I)      
[10/10 16:12:11    151s] (I)      ============  Phase 1b Route ============
[10/10 16:12:11    151s] (I)      Usage: 12 = (8 H, 4 V) = (0.00% H, 0.00% V) = (3.312e+01um H, 1.656e+01um V)
[10/10 16:12:11    151s] (I)      Overflow of layer group 1: 0.00% H + 0.23% V. EstWL: 4.968000e+01um
[10/10 16:12:11    151s] (I)      
[10/10 16:12:11    151s] (I)      ============  Phase 1c Route ============
[10/10 16:12:11    151s] (I)      Level2 Grid: 50 x 63
[10/10 16:12:11    151s] (I)      Usage: 12 = (8 H, 4 V) = (0.00% H, 0.00% V) = (3.312e+01um H, 1.656e+01um V)
[10/10 16:12:11    151s] (I)      
[10/10 16:12:11    151s] (I)      ============  Phase 1d Route ============
[10/10 16:12:11    151s] (I)      Usage: 12 = (8 H, 4 V) = (0.00% H, 0.00% V) = (3.312e+01um H, 1.656e+01um V)
[10/10 16:12:11    151s] (I)      
[10/10 16:12:11    151s] (I)      ============  Phase 1e Route ============
[10/10 16:12:11    151s] (I)      Usage: 12 = (8 H, 4 V) = (0.00% H, 0.00% V) = (3.312e+01um H, 1.656e+01um V)
[10/10 16:12:11    151s] (I)      #Nets         : 2
[10/10 16:12:11    151s] (I)      #Relaxed nets : 0
[10/10 16:12:11    151s] (I)      Wire length   : 12
[10/10 16:12:11    151s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.23% V. EstWL: 4.968000e+01um
[10/10 16:12:11    151s] (I)      
[10/10 16:12:11    151s] (I)      ============  Phase 1l Route ============
[10/10 16:12:11    151s] (I)      total 2D Cap : 1320772 = (692191 H, 628581 V)
[10/10 16:12:11    151s] (I)      total 2D Demand : 2997 = (1469 H, 1528 V)
[10/10 16:12:11    151s] (I)      init route region map
[10/10 16:12:11    151s] (I)      #blocked regions = 33
[10/10 16:12:11    151s] (I)      #non-blocked regions = 1
[10/10 16:12:11    151s] (I)      init safety region map
[10/10 16:12:11    151s] (I)      #blocked regions = 33
[10/10 16:12:11    151s] (I)      #non-blocked regions = 1
[10/10 16:12:11    151s] (I)      Adjusted 0 GCells for pin access
[10/10 16:12:11    151s] (I)      
[10/10 16:12:11    151s] (I)      ============  Phase 1a Route ============
[10/10 16:12:11    151s] [NR-eGR] Layer group 2: route 1079 net(s) in layer range [1, 5]
[10/10 16:12:11    151s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 69
[10/10 16:12:11    151s] (I)      Usage: 32686 = (15722 H, 16964 V) = (2.27% H, 2.70% V) = (6.509e+04um H, 7.023e+04um V)
[10/10 16:12:11    151s] (I)      
[10/10 16:12:11    151s] (I)      ============  Phase 1b Route ============
[10/10 16:12:11    151s] (I)      Usage: 32720 = (15748 H, 16972 V) = (2.28% H, 2.70% V) = (6.520e+04um H, 7.026e+04um V)
[10/10 16:12:11    151s] (I)      Overflow of layer group 2: 0.36% H + 2.56% V. EstWL: 1.354608e+05um
[10/10 16:12:11    151s] (I)      Congestion metric : 4.40%H 21.13%V, 25.53%HV
[10/10 16:12:11    151s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/10 16:12:11    151s] (I)      
[10/10 16:12:11    151s] (I)      ============  Phase 1c Route ============
[10/10 16:12:11    151s] (I)      Level2 Grid: 50 x 63
[10/10 16:12:11    151s] (I)      Usage: 33034 = (15942 H, 17092 V) = (2.30% H, 2.72% V) = (6.600e+04um H, 7.076e+04um V)
[10/10 16:12:11    151s] (I)      
[10/10 16:12:11    151s] (I)      ============  Phase 1d Route ============
[10/10 16:12:11    152s] (I)      Usage: 33335 = (15990 H, 17345 V) = (2.31% H, 2.76% V) = (6.620e+04um H, 7.181e+04um V)
[10/10 16:12:11    152s] (I)      
[10/10 16:12:11    152s] (I)      ============  Phase 1e Route ============
[10/10 16:12:11    152s] (I)      Usage: 33335 = (15990 H, 17345 V) = (2.31% H, 2.76% V) = (6.620e+04um H, 7.181e+04um V)
[10/10 16:12:11    152s] (I)      
[10/10 16:12:11    152s] (I)      ============  Phase 1l Route ============
[10/10 16:12:11    152s] [NR-eGR] Early Global Route overflow of layer group 2: 0.05% H + 0.09% V. EstWL: 1.380069e+05um
[10/10 16:12:11    152s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/10 16:12:11    152s] (I)      Layer  1:     344860       616         9      306711      393534    (43.80%) 
[10/10 16:12:11    152s] (I)      Layer  2:     386103     13833         6      298152      402696    (42.54%) 
[10/10 16:12:11    152s] (I)      Layer  3:     288253     18005       615      225297      302756    (42.67%) 
[10/10 16:12:11    152s] (I)      Layer  4:     246185      5577       114      232998      291214    (44.45%) 
[10/10 16:12:11    152s] (I)      Layer  5:      57884       610         0       28451       59558    (32.33%) 
[10/10 16:12:11    152s] (I)      Total:       1323285     38641       744     1091607     1449757    (42.95%) 
[10/10 16:12:11    152s] (I)      
[10/10 16:12:11    152s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/10 16:12:11    152s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/10 16:12:11    152s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/10 16:12:11    152s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[10/10 16:12:11    152s] [NR-eGR] --------------------------------------------------------------------------------
[10/10 16:12:11    152s] [NR-eGR]    met1 ( 1)         9( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[10/10 16:12:11    152s] [NR-eGR]    met2 ( 2)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[10/10 16:12:11    152s] [NR-eGR]    met3 ( 3)       292( 0.65%)        18( 0.04%)         1( 0.00%)   ( 0.70%) 
[10/10 16:12:11    152s] [NR-eGR]    met4 ( 4)       111( 0.26%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[10/10 16:12:11    152s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:12:11    152s] [NR-eGR] --------------------------------------------------------------------------------
[10/10 16:12:11    152s] [NR-eGR]        Total       415( 0.18%)        18( 0.01%)         1( 0.00%)   ( 0.19%) 
[10/10 16:12:11    152s] [NR-eGR] 
[10/10 16:12:11    152s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.26 sec, Curr Mem: 2.86 MB )
[10/10 16:12:11    152s] (I)      Updating congestion map
[10/10 16:12:11    152s] (I)      total 2D Cap : 1334037 = (696421 H, 637616 V)
[10/10 16:12:11    152s] [NR-eGR] Overflow after Early Global Route 0.12% H + 0.09% V
[10/10 16:12:11    152s] (I)      Running track assignment and export wires
[10/10 16:12:11    152s] (I)      Delete wires for 1081 nets 
[10/10 16:12:11    152s] (I)      ============= Track Assignment ============
[10/10 16:12:11    152s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.86 MB )
[10/10 16:12:11    152s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[10/10 16:12:11    152s] (I)      Run Multi-thread track assignment
[10/10 16:12:11    152s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2.85 MB )
[10/10 16:12:11    152s] (I)      Started Export ( Curr Mem: 2.85 MB )
[10/10 16:12:11    152s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[10/10 16:12:11    152s] [NR-eGR] Total eGR-routed clock nets wire length: 48um, number of vias: 12
[10/10 16:12:11    152s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:12:11    152s] [NR-eGR]               Length (um)  Vias 
[10/10 16:12:11    152s] [NR-eGR] --------------------------------
[10/10 16:12:11    152s] [NR-eGR]  met1  (1H)          4106  3079 
[10/10 16:12:11    152s] [NR-eGR]  met2  (2V)         55079  2262 
[10/10 16:12:11    152s] [NR-eGR]  met3  (3H)         62050   333 
[10/10 16:12:11    152s] [NR-eGR]  met4  (4V)         18959   116 
[10/10 16:12:11    152s] [NR-eGR]  met5  (5H)          2496     0 
[10/10 16:12:11    152s] [NR-eGR] --------------------------------
[10/10 16:12:11    152s] [NR-eGR]        Total       142690  5790 
[10/10 16:12:11    152s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:12:11    152s] [NR-eGR] Total half perimeter of net bounding box: 109599um
[10/10 16:12:11    152s] [NR-eGR] Total length: 142690um, number of vias: 5790
[10/10 16:12:11    152s] [NR-eGR] --------------------------------------------------------------------------
[10/10 16:12:11    152s] (I)      == Layer wire length by net rule ==
[10/10 16:12:11    152s] (I)                     Default 
[10/10 16:12:11    152s] (I)      -----------------------
[10/10 16:12:11    152s] (I)       met1  (1H)     4106um 
[10/10 16:12:11    152s] (I)       met2  (2V)    55079um 
[10/10 16:12:11    152s] (I)       met3  (3H)    62050um 
[10/10 16:12:11    152s] (I)       met4  (4V)    18959um 
[10/10 16:12:11    152s] (I)       met5  (5H)     2496um 
[10/10 16:12:11    152s] (I)      -----------------------
[10/10 16:12:11    152s] (I)             Total  142690um 
[10/10 16:12:11    152s] (I)      == Layer via count by net rule ==
[10/10 16:12:11    152s] (I)                    Default 
[10/10 16:12:11    152s] (I)      ----------------------
[10/10 16:12:11    152s] (I)       met1  (1H)      3079 
[10/10 16:12:11    152s] (I)       met2  (2V)      2262 
[10/10 16:12:11    152s] (I)       met3  (3H)       333 
[10/10 16:12:11    152s] (I)       met4  (4V)       116 
[10/10 16:12:11    152s] (I)       met5  (5H)         0 
[10/10 16:12:11    152s] (I)      ----------------------
[10/10 16:12:11    152s] (I)             Total     5790 
[10/10 16:12:11    152s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 2.77 MB )
[10/10 16:12:11    152s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[10/10 16:12:11    152s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.64 sec, Curr Mem: 2.77 MB )
[10/10 16:12:11    152s] [NR-eGR] Finished Early Global Route ( CPU: 0.54 sec, Real: 0.64 sec, Curr Mem: 2.76 MB )
[10/10 16:12:11    152s] (I)      ========================================= Runtime Summary ==========================================
[10/10 16:12:11    152s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[10/10 16:12:11    152s] (I)      ----------------------------------------------------------------------------------------------------
[10/10 16:12:11    152s] (I)       Early Global Route                             100.00%  132.42 sec  133.06 sec  0.64 sec  0.54 sec 
[10/10 16:12:11    152s] (I)       +-Early Global Route kernel                     99.09%  132.42 sec  133.06 sec  0.64 sec  0.54 sec 
[10/10 16:12:11    152s] (I)       | +-Import and model                            20.28%  132.42 sec  132.55 sec  0.13 sec  0.06 sec 
[10/10 16:12:11    152s] (I)       | | +-Create place DB                            1.00%  132.42 sec  132.43 sec  0.01 sec  0.01 sec 
[10/10 16:12:11    152s] (I)       | | | +-Import place data                        0.99%  132.42 sec  132.43 sec  0.01 sec  0.01 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Read instances and placement           0.24%  132.42 sec  132.42 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Read nets                              0.61%  132.42 sec  132.43 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | +-Create route DB                            9.79%  132.43 sec  132.49 sec  0.06 sec  0.05 sec 
[10/10 16:12:11    152s] (I)       | | | +-Import route data (1T)                   9.62%  132.43 sec  132.49 sec  0.06 sec  0.05 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Read blockages ( Layer 1-5 )           1.15%  132.44 sec  132.45 sec  0.01 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | | +-Read routing blockages               0.00%  132.44 sec  132.44 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | | +-Read bump blockages                  0.00%  132.44 sec  132.44 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | | +-Read instance blockages              0.42%  132.44 sec  132.45 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | | +-Read PG blockages                    0.06%  132.45 sec  132.45 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | | | +-Allocate memory for PG via list    0.02%  132.45 sec  132.45 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | | +-Read clock blockages                 0.05%  132.45 sec  132.45 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | | +-Read other blockages                 0.07%  132.45 sec  132.45 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | | +-Read halo blockages                  0.00%  132.45 sec  132.45 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | | +-Read boundary cut boxes              0.00%  132.45 sec  132.45 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Read blackboxes                        0.00%  132.45 sec  132.45 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Read prerouted                         0.17%  132.45 sec  132.45 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Read nets                              0.16%  132.45 sec  132.45 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Set up via pillars                     0.06%  132.45 sec  132.45 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Read net priorities                    0.01%  132.45 sec  132.45 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Initialize 3D grid graph               0.33%  132.45 sec  132.46 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Model blockage capacity                4.56%  132.46 sec  132.49 sec  0.03 sec  0.03 sec 
[10/10 16:12:11    152s] (I)       | | | | | +-Initialize 3D capacity               4.24%  132.46 sec  132.48 sec  0.03 sec  0.03 sec 
[10/10 16:12:11    152s] (I)       | | +-Read aux data                              0.00%  132.49 sec  132.49 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | +-Others data preparation                    0.00%  132.49 sec  132.49 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | +-Create route kernel                        9.35%  132.49 sec  132.55 sec  0.06 sec  0.01 sec 
[10/10 16:12:11    152s] (I)       | +-Global Routing                              41.03%  132.55 sec  132.81 sec  0.26 sec  0.23 sec 
[10/10 16:12:11    152s] (I)       | | +-Initialization                             0.25%  132.55 sec  132.55 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | +-Net group 1                                6.96%  132.56 sec  132.60 sec  0.04 sec  0.04 sec 
[10/10 16:12:11    152s] (I)       | | | +-Generate topology                        0.00%  132.56 sec  132.56 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | +-Phase 1a                                 0.33%  132.58 sec  132.59 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Pattern routing (1T)                   0.11%  132.58 sec  132.59 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.19%  132.59 sec  132.59 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | +-Phase 1b                                 0.33%  132.59 sec  132.59 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Monotonic routing (1T)                 0.23%  132.59 sec  132.59 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | +-Phase 1c                                 1.01%  132.59 sec  132.60 sec  0.01 sec  0.01 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Two level Routing                      1.00%  132.59 sec  132.60 sec  0.01 sec  0.01 sec 
[10/10 16:12:11    152s] (I)       | | | | | +-Two Level Routing (Regular)          0.42%  132.59 sec  132.59 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | | +-Two Level Routing (Strong)           0.37%  132.59 sec  132.60 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | +-Phase 1d                                 0.42%  132.60 sec  132.60 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Detoured routing (1T)                  0.40%  132.60 sec  132.60 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | +-Phase 1e                                 0.15%  132.60 sec  132.60 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Route legalization                     0.01%  132.60 sec  132.60 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  132.60 sec  132.60 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | +-Phase 1l                                 0.02%  132.60 sec  132.60 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Layer assignment (1T)                  0.01%  132.60 sec  132.60 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | +-Net group 2                               27.65%  132.60 sec  132.78 sec  0.18 sec  0.18 sec 
[10/10 16:12:11    152s] (I)       | | | +-Generate topology                        0.23%  132.60 sec  132.60 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | +-Phase 1a                                 1.98%  132.64 sec  132.65 sec  0.01 sec  0.01 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Pattern routing (1T)                   0.77%  132.64 sec  132.64 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.62%  132.64 sec  132.65 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Add via demand to 2D                   0.46%  132.65 sec  132.65 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | +-Phase 1b                                 1.74%  132.65 sec  132.66 sec  0.01 sec  0.01 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Monotonic routing (1T)                 1.28%  132.65 sec  132.66 sec  0.01 sec  0.01 sec 
[10/10 16:12:11    152s] (I)       | | | +-Phase 1c                                 3.53%  132.66 sec  132.68 sec  0.02 sec  0.02 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Two level Routing                      3.51%  132.66 sec  132.68 sec  0.02 sec  0.02 sec 
[10/10 16:12:11    152s] (I)       | | | | | +-Two Level Routing (Regular)          2.51%  132.66 sec  132.68 sec  0.02 sec  0.02 sec 
[10/10 16:12:11    152s] (I)       | | | | | +-Two Level Routing (Strong)           0.78%  132.68 sec  132.68 sec  0.01 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | +-Phase 1d                                10.16%  132.68 sec  132.75 sec  0.07 sec  0.06 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Detoured routing (1T)                 10.13%  132.68 sec  132.75 sec  0.06 sec  0.06 sec 
[10/10 16:12:11    152s] (I)       | | | +-Phase 1e                                 0.22%  132.75 sec  132.75 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Route legalization                     0.11%  132.75 sec  132.75 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | | | +-Legalize Blockage Violations         0.09%  132.75 sec  132.75 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | +-Phase 1l                                 4.19%  132.75 sec  132.78 sec  0.03 sec  0.03 sec 
[10/10 16:12:11    152s] (I)       | | | | +-Layer assignment (1T)                  3.34%  132.76 sec  132.78 sec  0.02 sec  0.02 sec 
[10/10 16:12:11    152s] (I)       | +-Export cong map                             14.21%  132.81 sec  132.91 sec  0.09 sec  0.09 sec 
[10/10 16:12:11    152s] (I)       | | +-Export 2D cong map                         6.47%  132.86 sec  132.91 sec  0.04 sec  0.04 sec 
[10/10 16:12:11    152s] (I)       | +-Extract Global 3D Wires                      0.22%  132.91 sec  132.91 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | +-Track Assignment (1T)                        4.61%  132.91 sec  132.94 sec  0.03 sec  0.03 sec 
[10/10 16:12:11    152s] (I)       | | +-Initialization                             0.03%  132.91 sec  132.91 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | +-Track Assignment Kernel                    4.38%  132.91 sec  132.94 sec  0.03 sec  0.03 sec 
[10/10 16:12:11    152s] (I)       | | +-Free Memory                                0.00%  132.94 sec  132.94 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | +-Export                                      18.28%  132.94 sec  133.05 sec  0.12 sec  0.11 sec 
[10/10 16:12:11    152s] (I)       | | +-Export DB wires                            0.76%  132.94 sec  132.94 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | +-Export all nets                          0.55%  132.94 sec  132.94 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | | +-Set wire vias                            0.14%  132.94 sec  132.94 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | +-Report wirelength                          0.92%  132.94 sec  132.95 sec  0.01 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | +-Update net boxes                           0.24%  132.95 sec  132.95 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)       | | +-Update timing                             15.91%  132.95 sec  133.05 sec  0.10 sec  0.10 sec 
[10/10 16:12:11    152s] (I)       | +-Postprocess design                           0.11%  133.05 sec  133.06 sec  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)      ======================= Summary by functions ========================
[10/10 16:12:11    152s] (I)       Lv  Step                                      %      Real       CPU 
[10/10 16:12:11    152s] (I)      ---------------------------------------------------------------------
[10/10 16:12:11    152s] (I)        0  Early Global Route                  100.00%  0.64 sec  0.54 sec 
[10/10 16:12:11    152s] (I)        1  Early Global Route kernel            99.09%  0.64 sec  0.54 sec 
[10/10 16:12:11    152s] (I)        2  Global Routing                       41.03%  0.26 sec  0.23 sec 
[10/10 16:12:11    152s] (I)        2  Import and model                     20.28%  0.13 sec  0.06 sec 
[10/10 16:12:11    152s] (I)        2  Export                               18.28%  0.12 sec  0.11 sec 
[10/10 16:12:11    152s] (I)        2  Export cong map                      14.21%  0.09 sec  0.09 sec 
[10/10 16:12:11    152s] (I)        2  Track Assignment (1T)                 4.61%  0.03 sec  0.03 sec 
[10/10 16:12:11    152s] (I)        2  Extract Global 3D Wires               0.22%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        2  Postprocess design                    0.11%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        3  Net group 2                          27.65%  0.18 sec  0.18 sec 
[10/10 16:12:11    152s] (I)        3  Update timing                        15.91%  0.10 sec  0.10 sec 
[10/10 16:12:11    152s] (I)        3  Create route DB                       9.79%  0.06 sec  0.05 sec 
[10/10 16:12:11    152s] (I)        3  Create route kernel                   9.35%  0.06 sec  0.01 sec 
[10/10 16:12:11    152s] (I)        3  Net group 1                           6.96%  0.04 sec  0.04 sec 
[10/10 16:12:11    152s] (I)        3  Export 2D cong map                    6.47%  0.04 sec  0.04 sec 
[10/10 16:12:11    152s] (I)        3  Track Assignment Kernel               4.38%  0.03 sec  0.03 sec 
[10/10 16:12:11    152s] (I)        3  Create place DB                       1.00%  0.01 sec  0.01 sec 
[10/10 16:12:11    152s] (I)        3  Report wirelength                     0.92%  0.01 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        3  Export DB wires                       0.76%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        3  Initialization                        0.27%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        3  Update net boxes                      0.24%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        4  Phase 1d                             10.58%  0.07 sec  0.07 sec 
[10/10 16:12:11    152s] (I)        4  Import route data (1T)                9.62%  0.06 sec  0.05 sec 
[10/10 16:12:11    152s] (I)        4  Phase 1c                              4.55%  0.03 sec  0.03 sec 
[10/10 16:12:11    152s] (I)        4  Phase 1l                              4.21%  0.03 sec  0.03 sec 
[10/10 16:12:11    152s] (I)        4  Phase 1a                              2.31%  0.01 sec  0.01 sec 
[10/10 16:12:11    152s] (I)        4  Phase 1b                              2.07%  0.01 sec  0.01 sec 
[10/10 16:12:11    152s] (I)        4  Import place data                     0.99%  0.01 sec  0.01 sec 
[10/10 16:12:11    152s] (I)        4  Export all nets                       0.55%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        4  Phase 1e                              0.37%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        4  Generate topology                     0.23%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        4  Set wire vias                         0.14%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        5  Detoured routing (1T)                10.53%  0.07 sec  0.07 sec 
[10/10 16:12:11    152s] (I)        5  Model blockage capacity               4.56%  0.03 sec  0.03 sec 
[10/10 16:12:11    152s] (I)        5  Two level Routing                     4.50%  0.03 sec  0.03 sec 
[10/10 16:12:11    152s] (I)        5  Layer assignment (1T)                 3.35%  0.02 sec  0.02 sec 
[10/10 16:12:11    152s] (I)        5  Monotonic routing (1T)                1.51%  0.01 sec  0.01 sec 
[10/10 16:12:11    152s] (I)        5  Read blockages ( Layer 1-5 )          1.15%  0.01 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        5  Pattern routing (1T)                  0.89%  0.01 sec  0.01 sec 
[10/10 16:12:11    152s] (I)        5  Pattern Routing Avoiding Blockages    0.80%  0.01 sec  0.01 sec 
[10/10 16:12:11    152s] (I)        5  Read nets                             0.77%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        5  Add via demand to 2D                  0.46%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        5  Initialize 3D grid graph              0.33%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        5  Read instances and placement          0.24%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        5  Read prerouted                        0.17%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        5  Route legalization                    0.12%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        5  Set up via pillars                    0.06%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        5  Read net priorities                   0.01%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        6  Initialize 3D capacity                4.24%  0.03 sec  0.03 sec 
[10/10 16:12:11    152s] (I)        6  Two Level Routing (Regular)           2.94%  0.02 sec  0.02 sec 
[10/10 16:12:11    152s] (I)        6  Two Level Routing (Strong)            1.15%  0.01 sec  0.01 sec 
[10/10 16:12:11    152s] (I)        6  Read instance blockages               0.42%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        6  Legalize Blockage Violations          0.10%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        6  Read other blockages                  0.07%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        6  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        6  Read clock blockages                  0.05%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        6  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] (I)        7  Allocate memory for PG via list       0.02%  0.00 sec  0.00 sec 
[10/10 16:12:11    152s] Running post-eGR process
[10/10 16:12:11    152s] Extraction called for design 'top_lvl' of instances=956 and nets=1440 using extraction engine 'pre_route' .
[10/10 16:12:11    152s] pre_route RC Extraction called for design top_lvl.
[10/10 16:12:11    152s] RC Extraction called in multi-corner(1) mode.
[10/10 16:12:11    152s] RCMode: PreRoute
[10/10 16:12:11    152s]       RC Corner Indexes            0   
[10/10 16:12:11    152s] Capacitance Scaling Factor   : 1.00000 
[10/10 16:12:11    152s] Resistance Scaling Factor    : 1.00000 
[10/10 16:12:11    152s] Clock Cap. Scaling Factor    : [10/10 16:12:11    152s] eee: escapedRCCornerName (Nominal_25C)
1.00000 
[10/10 16:12:11    152s] Clock Res. Scaling Factor    : 1.00000 
[10/10 16:12:11    152s] Shrink Factor                : 1.00000
[10/10 16:12:11    152s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/10 16:12:11    152s] Using Quantus QRC technology file ...
[10/10 16:12:11    152s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[10/10 16:12:11    152s] eee: pegSigSF=1.070000
[10/10 16:12:11    152s] Updating RC Grid density data for preRoute extraction ...
[10/10 16:12:11    152s] Initializing multi-corner resistance tables ...
[10/10 16:12:11    152s] eee: Grid unit RC data computation started
[10/10 16:12:11    152s] eee: Grid unit RC data computation completed
[10/10 16:12:11    152s] eee: l=1 avDens=0.108705 usedTrk=3985.180313 availTrk=36660.637345 sigTrk=3985.180313
[10/10 16:12:11    152s] eee: l=2 avDens=0.086094 usedTrk=1349.761114 availTrk=15677.724633 sigTrk=1349.761114
[10/10 16:12:11    152s] eee: l=3 avDens=0.158820 usedTrk=1533.799130 availTrk=9657.487832 sigTrk=1533.799130
[10/10 16:12:11    152s] eee: l=4 avDens=0.043667 usedTrk=1269.465991 availTrk=29071.225188 sigTrk=1269.465991
[10/10 16:12:11    152s] eee: l=5 avDens=0.163785 usedTrk=1482.118648 availTrk=9049.180328 sigTrk=1482.118648
[10/10 16:12:11    152s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:12:11    152s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[10/10 16:12:11    152s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.289263 uaWl=1.000000 uaWlH=0.141200 aWlH=0.000000 lMod=0 pMax=0.841800 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[10/10 16:12:11    152s] eee: NetCapCache creation started. (Current Mem: 3027.996M) 
[10/10 16:12:11    152s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3027.996M) 
[10/10 16:12:11    152s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[10/10 16:12:11    152s] eee: Metal Layers Info:
[10/10 16:12:11    152s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:12:11    152s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[10/10 16:12:11    152s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:12:11    152s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[10/10 16:12:11    152s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[10/10 16:12:11    152s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[10/10 16:12:11    152s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[10/10 16:12:11    152s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[10/10 16:12:11    152s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:12:11    152s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[10/10 16:12:11    152s] eee: +-----------------------NDR Info-----------------------+
[10/10 16:12:11    152s] eee: NDR Count = 0, Fake NDR = 0
[10/10 16:12:11    152s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3028.000M)
[10/10 16:12:11    152s] Compute RC Scale Done ...
[10/10 16:12:11    152s] OPERPROF: Starting HotSpotCal at level 1, MEM:3028.1M, EPOCH TIME: 1760127131.849910
[10/10 16:12:11    152s] [hotspot] +------------+---------------+---------------+
[10/10 16:12:11    152s] [hotspot] |            |   max hotspot | total hotspot |
[10/10 16:12:11    152s] [hotspot] +------------+---------------+---------------+
[10/10 16:12:11    152s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[10/10 16:12:11    152s] [hotspot] | normalized |          0.26 |          0.26 |
[10/10 16:12:11    152s] [hotspot] +------------+---------------+---------------+
[10/10 16:12:11    152s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[10/10 16:12:11    152s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[10/10 16:12:11    152s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:12:11    152s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[10/10 16:12:11    152s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:12:11    152s] [hotspot] |  1  |   133.40   597.08   199.64   663.32 |        0.26   |             NA                |
[10/10 16:12:11    152s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:12:11    152s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.005, MEM:3028.4M, EPOCH TIME: 1760127131.855167
[10/10 16:12:11    152s] Begin: Collecting metrics
[10/10 16:12:12    152s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |    -0.124 |   -0.198 |           |       -2 |        2.67 |      |       | 0:00:01  |        3038 |    5 |   2 |
| route_type_refinement   |           |          |           |          |             |      |       | 0:00:00  |        3040 |      |     |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        3042 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |      |       | 0:00:00  |        3042 |      |     |
| drv_fixing              |    -0.124 |   -0.199 |        -1 |       -2 |        2.84 |      |       | 0:00:02  |        3062 |    9 |   0 |
| global_opt              |           |   -0.082 |           |       -1 |        2.85 |      |       | 0:00:02  |        3073 |      |     |
| area_reclaiming         |    -0.082 |   -0.082 |        -1 |       -1 |        2.64 |      |       | 0:00:03  |        3076 |      |     |
| drv_fixing_2            |    -0.082 |   -0.082 |        -1 |       -1 |        2.71 |      |       | 0:00:02  |        3077 |    0 |   0 |
| wns_fixing              |     0.029 |    0.029 |         0 |        0 |        2.81 |      |       | 0:00:48  |        3123 |      |     |
| area_reclaiming_2       |     0.009 |    0.009 |         0 |        0 |        2.72 |      |       | 0:00:02  |        3086 |      |     |
| area_reclaiming_3       |     0.010 |    0.010 |         0 |        0 |        2.63 |      |       | 0:00:03  |        3085 |      |     |
| local_wire_reclaim      |           |          |           |          |             |      |       | 0:00:02  |        3092 |      |     |
| global_route            |           |          |           |          |             | 0.26 |  0.26 | 0:00:01  |        3028 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[10/10 16:12:12    152s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3092.0M, current mem=3028.4M)

[10/10 16:12:12    152s] End: Collecting metrics
[10/10 16:12:12    152s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[10/10 16:12:12    152s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[10/10 16:12:12    152s] Begin: GigaOpt Route Type Constraints Refinement
[10/10 16:12:12    152s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.wDX0Sw6sXZ.11
[10/10 16:12:12    152s] *** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:02:33.7/0:03:23.0 (0.8), mem = 3028.4M
[10/10 16:12:12    152s] ### Creating RouteCongInterface, started
[10/10 16:12:12    152s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:12:12    152s] 
[10/10 16:12:12    152s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[10/10 16:12:12    152s] 
[10/10 16:12:12    152s] #optDebug: {0, 1.000}
[10/10 16:12:12    152s] ### Creating RouteCongInterface, finished
[10/10 16:12:12    152s] CSM is empty.
[10/10 16:12:12    152s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.wDX0Sw6sXZ.11
[10/10 16:12:12    152s] Updated routing constraints on 0 nets.
[10/10 16:12:12    152s] Finished writing unified metrics of routing constraints.
[10/10 16:12:12    152s] 
[10/10 16:12:12    152s] =============================================================================================
[10/10 16:12:12    152s]  Step TAT Report : CongRefineRouteType #2 / clock_opt_design #1                 25.11-s102_1
[10/10 16:12:12    152s] =============================================================================================
[10/10 16:12:12    152s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:12:12    152s] ---------------------------------------------------------------------------------------------
[10/10 16:12:12    152s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  83.0 % )     0:00:00.0 /  0:00:00.0    0.9
[10/10 16:12:12    152s] [ MISC                   ]          0:00:00.0  (  17.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:12    152s] ---------------------------------------------------------------------------------------------
[10/10 16:12:12    152s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:12:12    152s] ---------------------------------------------------------------------------------------------
[10/10 16:12:12    152s] Bottom Preferred Layer:
[10/10 16:12:12    152s] +-------------+------------+----------+
[10/10 16:12:12    152s] |    Layer    |    CLK     |   Rule   |
[10/10 16:12:12    152s] +-------------+------------+----------+
[10/10 16:12:12    152s] | met3 (z=3)  |          9 | default  |
[10/10 16:12:12    152s] +-------------+------------+----------+
[10/10 16:12:12    152s] Via Pillar Rule:
[10/10 16:12:12    152s]     None
[10/10 16:12:12    152s] *** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:02:33.8/0:03:23.0 (0.8), mem = 3028.4M
[10/10 16:12:12    152s] End: GigaOpt Route Type Constraints Refinement
[10/10 16:12:12    152s] Begin: Collecting metrics
[10/10 16:12:12    152s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |    -0.124 |   -0.198 |           |       -2 |        2.67 |      |       | 0:00:01  |        3038 |    5 |   2 |
| route_type_refinement   |           |          |           |          |             |      |       | 0:00:00  |        3040 |      |     |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        3042 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |      |       | 0:00:00  |        3042 |      |     |
| drv_fixing              |    -0.124 |   -0.199 |        -1 |       -2 |        2.84 |      |       | 0:00:02  |        3062 |    9 |   0 |
| global_opt              |           |   -0.082 |           |       -1 |        2.85 |      |       | 0:00:02  |        3073 |      |     |
| area_reclaiming         |    -0.082 |   -0.082 |        -1 |       -1 |        2.64 |      |       | 0:00:03  |        3076 |      |     |
| drv_fixing_2            |    -0.082 |   -0.082 |        -1 |       -1 |        2.71 |      |       | 0:00:02  |        3077 |    0 |   0 |
| wns_fixing              |     0.029 |    0.029 |         0 |        0 |        2.81 |      |       | 0:00:48  |        3123 |      |     |
| area_reclaiming_2       |     0.009 |    0.009 |         0 |        0 |        2.72 |      |       | 0:00:02  |        3086 |      |     |
| area_reclaiming_3       |     0.010 |    0.010 |         0 |        0 |        2.63 |      |       | 0:00:03  |        3085 |      |     |
| local_wire_reclaim      |           |          |           |          |             |      |       | 0:00:02  |        3092 |      |     |
| global_route            |           |          |           |          |             | 0.26 |  0.26 | 0:00:01  |        3028 |      |     |
| route_type_refinement_2 |           |          |           |          |             |      |       | 0:00:00  |        3028 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[10/10 16:12:12    153s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3028.4M, current mem=3028.4M)

[10/10 16:12:12    153s] End: Collecting metrics
[10/10 16:12:12    153s] skip EGR on cluster skew clock nets.
[10/10 16:12:12    153s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[10/10 16:12:12    153s]                                            # bool, default=false, private
[10/10 16:12:12    153s] Starting delay calculation for Setup views
[10/10 16:12:12    153s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/10 16:12:12    153s] #################################################################################
[10/10 16:12:12    153s] # Design Stage: PreRoute
[10/10 16:12:12    153s] # Design Name: top_lvl
[10/10 16:12:12    153s] # Design Mode: 130nm
[10/10 16:12:12    153s] # Analysis Mode: MMMC OCV 
[10/10 16:12:12    153s] # Parasitics Mode: No SPEF/RCDB 
[10/10 16:12:12    153s] # Signoff Settings: SI Off 
[10/10 16:12:12    153s] #################################################################################
[10/10 16:12:12    153s] Calculate early delays in OCV mode...
[10/10 16:12:12    153s] Calculate late delays in OCV mode...
[10/10 16:12:12    153s] Topological Sorting (REAL = 0:00:00.0, MEM = 3060.4M, InitMEM = 3060.4M)
[10/10 16:12:12    153s] Start delay calculation (fullDC) (1 T). (MEM=3060.42)
[10/10 16:12:12    153s] End AAE Lib Interpolated Model. (MEM=3078.320312 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:12:12    153s] Total number of fetched objects 1390
[10/10 16:12:12    153s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/10 16:12:13    153s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[10/10 16:12:13    153s] End delay calculation. (MEM=3092.59 CPU=0:00:00.3 REAL=0:00:01.0)
[10/10 16:12:13    153s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3092.6M) ***
[10/10 16:12:13    153s] End delay calculation (fullDC). (MEM=3092.59 CPU=0:00:00.4 REAL=0:00:01.0)
[10/10 16:12:13    153s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:35 mem=3092.6M)
[10/10 16:12:13    153s] Begin: GigaOpt postEco DRV Optimization
[10/10 16:12:13    153s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[10/10 16:12:13    153s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[10/10 16:12:13    153s] *** DrvOpt #4 [begin] (clock_opt_design #1) : totSession cpu/real = 0:02:34.8/0:03:24.1 (0.8), mem = 3092.6M
[10/10 16:12:13    153s] Info: 7 nets with fixed/cover wires excluded.
[10/10 16:12:13    153s] Info: 9 clock nets excluded from IPO operation.
[10/10 16:12:13    153s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.wDX0Sw6sXZ.12
[10/10 16:12:13    153s] 
[10/10 16:12:13    153s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[10/10 16:12:13    153s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[10/10 16:12:13    153s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:35 mem=3092.6M
[10/10 16:12:13    153s] Memory usage before memory release/compaction is 3092.6
[10/10 16:12:13    153s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:12:13    153s] Memory usage at beginning of DPlace-Init is 3075.7M.
[10/10 16:12:13    153s] OPERPROF: Starting DPlace-Init at level 1, MEM:3075.7M, EPOCH TIME: 1760127133.383824
[10/10 16:12:13    153s] Processing tracks to init pin-track alignment.
[10/10 16:12:13    153s] z: 2, totalTracks: 1
[10/10 16:12:13    153s] z: 4, totalTracks: 1
[10/10 16:12:13    153s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:12:13    153s] Cell top_lvl LLGs are deleted
[10/10 16:12:13    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:13    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:13    153s] # Building top_lvl llgBox search-tree.
[10/10 16:12:13    154s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3075.9M, EPOCH TIME: 1760127133.412053
[10/10 16:12:13    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:13    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:13    154s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3075.9M, EPOCH TIME: 1760127133.412334
[10/10 16:12:13    154s] Max number of tech site patterns supported in site array is 256.
[10/10 16:12:13    154s] Core basic site is CoreSite
[10/10 16:12:13    154s] After signature check, allow fast init is true, keep pre-filter is true.
[10/10 16:12:13    154s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/10 16:12:13    154s] Fast DP-INIT is on for default
[10/10 16:12:13    154s] Keep-away cache is enable on metals: 1-5
[10/10 16:12:13    154s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/10 16:12:13    154s] Atter site array init, number of instance map data is 0.
[10/10 16:12:13    154s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.012, REAL:0.012, MEM:3075.9M, EPOCH TIME: 1760127133.424805
[10/10 16:12:13    154s] 
[10/10 16:12:13    154s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:12:13    154s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:12:13    154s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.017, REAL:0.019, MEM:3076.3M, EPOCH TIME: 1760127133.430678
[10/10 16:12:13    154s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3076.3M, EPOCH TIME: 1760127133.430762
[10/10 16:12:13    154s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3076.3M, EPOCH TIME: 1760127133.430895
[10/10 16:12:13    154s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3076.3MB).
[10/10 16:12:13    154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.045, REAL:0.048, MEM:3076.3M, EPOCH TIME: 1760127133.431610
[10/10 16:12:13    154s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[10/10 16:12:13    154s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:35 mem=3076.3M
[10/10 16:12:13    154s] [oiPhyDebug] optDemand 586381191200.00, spDemand 16537809600.00.
[10/10 16:12:13    154s] [LDM::Info] TotalInstCnt at InitDesignMc1: 956
[10/10 16:12:13    154s] ### Creating RouteCongInterface, started
[10/10 16:12:13    154s] Cong infra grid 0 0.0000 1.0000 1 0
[10/10 16:12:13    154s] 
[10/10 16:12:13    154s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[10/10 16:12:13    154s] 
[10/10 16:12:13    154s] #optDebug: {0, 1.000}
[10/10 16:12:13    154s] ### Creating RouteCongInterface, finished
[10/10 16:12:13    154s] {MG pre T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:12:13    154s] {MG pre T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:12:13    154s] {MG pre T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:12:13    154s] {MG pre T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:12:13    154s] {MG post T:0 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:12:13    154s] {MG post T:1 H:0 G:0  {4 0 24 0.638684} }
[10/10 16:12:13    154s] {MG post T:0 H:1 G:0  {4 0 216 0.638684} }
[10/10 16:12:13    154s] {MG post T:0 H:0 G:1  {4 0 24 0.638684} }
[10/10 16:12:13    154s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:12:13    154s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:12:13    154s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:12:13    154s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:12:13    154s] AoF 3029.5830um
[10/10 16:12:13    154s] [GPS-DRV] Optimizer inputs ============================= 
[10/10 16:12:13    154s] [GPS-DRV] drvFixingStage: Small Scale
[10/10 16:12:13    154s] [GPS-DRV] costLowerBound: 0.1
[10/10 16:12:13    154s] [GPS-DRV] setupTNSCost  : 1
[10/10 16:12:13    154s] [GPS-DRV] maxIter       : 3
[10/10 16:12:13    154s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[10/10 16:12:13    154s] [GPS-DRV] Optimizer parameters ============================= 
[10/10 16:12:13    154s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[10/10 16:12:13    154s] [GPS-DRV] maxDensity (design): 0.95
[10/10 16:12:13    154s] [GPS-DRV] maxLocalDensity: 0.98
[10/10 16:12:13    154s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[10/10 16:12:13    154s] [GPS-DRV] Dflt RT Characteristic Length 1281.71um AoF 3029.58um x 1
[10/10 16:12:13    154s] [GPS-DRV] isCPECostingOn: false
[10/10 16:12:13    154s] [GPS-DRV] all active and enabled setup drv original views
[10/10 16:12:13    154s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[10/10 16:12:13    154s] [GPS-DRV] All active and enabled setup views
[10/10 16:12:13    154s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[10/10 16:12:13    154s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxTranMarginIPO: 0.2
[10/10 16:12:13    154s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxCapMarginIPO: 0.2
[10/10 16:12:13    154s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[10/10 16:12:13    154s] [GPS-DRV] inPostEcoStage
[10/10 16:12:13    154s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[10/10 16:12:13    154s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[10/10 16:12:13    154s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[10/10 16:12:13    154s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[10/10 16:12:13    154s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 1.11839e-10; DynamicP: 5.7132e+06)DBU
[10/10 16:12:13    154s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:12:13    154s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/10 16:12:13    154s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:12:13    154s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/10 16:12:13    154s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:12:13    154s] Info: violation cost 78.782043 (cap = 0.889969, tran = 77.892075, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:12:13    154s] |    35|    57|    -0.18|     5|     5|    -0.05|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  2.63%|          |         |
[10/10 16:12:14    154s] Info: violation cost 8.784375 (cap = 0.000000, tran = 8.784375, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:12:14    154s] |    27|    27|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|      47|       8|      20|  2.70%| 0:00:01.0|  3113.8M|
[10/10 16:12:14    154s] Info: violation cost 0.546875 (cap = 0.000000, tran = 0.546875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:12:14    154s] |    10|    10|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       4|       0|      22|  2.78%| 0:00:00.0|  3113.8M|
[10/10 16:12:14    155s] Info: violation cost 0.040625 (cap = 0.000000, tran = 0.040625, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/10 16:12:14    155s] |     4|     4|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       4|       0|       2|  2.81%| 0:00:00.0|  3113.8M|
[10/10 16:12:14    155s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/10 16:12:14    155s] 
[10/10 16:12:14    155s] ###############################################################################
[10/10 16:12:14    155s] #
[10/10 16:12:14    155s] #  Large fanout net report:  
[10/10 16:12:14    155s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/10 16:12:14    155s] #     - current density: 2.81
[10/10 16:12:14    155s] #
[10/10 16:12:14    155s] #  List of high fanout nets:
[10/10 16:12:14    155s] #
[10/10 16:12:14    155s] ###############################################################################
[10/10 16:12:14    155s] Finished writing unified metrics of routing constraints.
[10/10 16:12:14    155s] Bottom Preferred Layer:
[10/10 16:12:14    155s] +-------------+------------+----------+
[10/10 16:12:14    155s] |    Layer    |    CLK     |   Rule   |
[10/10 16:12:14    155s] +-------------+------------+----------+
[10/10 16:12:14    155s] | met3 (z=3)  |          9 | default  |
[10/10 16:12:14    155s] +-------------+------------+----------+
[10/10 16:12:14    155s] Via Pillar Rule:
[10/10 16:12:14    155s]     None
[10/10 16:12:14    155s] 
[10/10 16:12:14    155s] 
[10/10 16:12:14    155s] =======================================================================
[10/10 16:12:14    155s]                 Reasons for remaining drv violations
[10/10 16:12:14    155s] =======================================================================
[10/10 16:12:14    155s] *info: Total 4 net(s) have violations which can't be fixed by DRV optimization.
[10/10 16:12:14    155s] 
[10/10 16:12:14    155s] MultiBuffering failure reasons
[10/10 16:12:14    155s] ------------------------------------------------
[10/10 16:12:14    155s] *info:     4 net(s): Could not be fixed because the gain is not enough.
[10/10 16:12:14    155s] 
[10/10 16:12:14    155s] SingleBuffering failure reasons
[10/10 16:12:14    155s] ------------------------------------------------
[10/10 16:12:14    155s] *info:     4 net(s): Could not be fixed because of the buffering solution introduces DRV degradation.
[10/10 16:12:14    155s] 
[10/10 16:12:14    155s] Resizing failure reasons
[10/10 16:12:14    155s] ------------------------------------------------
[10/10 16:12:14    155s] *info:     4 net(s): Could not be fixed because no move is found.
[10/10 16:12:14    155s] 
[10/10 16:12:14    155s] 
[10/10 16:12:14    155s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=3115.8M) ***
[10/10 16:12:14    155s] 
[10/10 16:12:14    155s] Total-nets :: 1151, Stn-nets :: 35, ratio :: 3.04083 %, Total-len 142730, Stn-len 629.649
[10/10 16:12:14    155s] CSM is empty.
[10/10 16:12:14    155s] CSM is empty.
[10/10 16:12:14    155s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 1019
[10/10 16:12:14    155s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3114.5M, EPOCH TIME: 1760127134.497109
[10/10 16:12:14    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1623).
[10/10 16:12:14    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:14    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:14    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:14    155s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.006, REAL:0.007, MEM:3093.8M, EPOCH TIME: 1760127134.503733
[10/10 16:12:14    155s] Memory usage before memory release/compaction is 3093.8
[10/10 16:12:14    155s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:12:14    155s] Memory usage at end of DPlace-Cleanup is 3093.8M.
[10/10 16:12:14    155s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.wDX0Sw6sXZ.12
[10/10 16:12:14    155s] *** DrvOpt #4 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:36.1/0:03:25.4 (0.8), mem = 3093.8M
[10/10 16:12:14    155s] 
[10/10 16:12:14    155s] =============================================================================================
[10/10 16:12:14    155s]  Step TAT Report : DrvOpt #4 / clock_opt_design #1                              25.11-s102_1
[10/10 16:12:14    155s] =============================================================================================
[10/10 16:12:14    155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:12:14    155s] ---------------------------------------------------------------------------------------------
[10/10 16:12:14    155s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:14    155s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:12:14    155s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:12:14    155s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:14    155s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[10/10 16:12:14    155s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:14    155s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[10/10 16:12:14    155s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[10/10 16:12:14    155s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:14    155s] [ OptEval                ]      4   0:00:00.6  (  40.4 % )     0:00:00.6 /  0:00:00.6    1.0
[10/10 16:12:14    155s] [ OptCommit              ]      4   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.2
[10/10 16:12:14    155s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[10/10 16:12:14    155s] [ IncrDelayCalc          ]     22   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:12:14    155s] [ DrvFindVioNets         ]      4   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.6
[10/10 16:12:14    155s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:14    155s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.1    1.0
[10/10 16:12:14    155s] [ TimingUpdate           ]      3   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.1
[10/10 16:12:14    155s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.6
[10/10 16:12:14    155s] [ MISC                   ]          0:00:00.4  (  30.8 % )     0:00:00.4 /  0:00:00.4    1.0
[10/10 16:12:14    155s] ---------------------------------------------------------------------------------------------
[10/10 16:12:14    155s]  DrvOpt #4 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[10/10 16:12:14    155s] ---------------------------------------------------------------------------------------------
[10/10 16:12:14    155s] Begin: Collecting metrics
[10/10 16:12:14    155s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |    -0.124 |   -0.198 |           |       -2 |        2.67 |      |       | 0:00:01  |        3038 |    5 |   2 |
| route_type_refinement   |           |          |           |          |             |      |       | 0:00:00  |        3040 |      |     |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        3042 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |      |       | 0:00:00  |        3042 |      |     |
| drv_fixing              |    -0.124 |   -0.199 |        -1 |       -2 |        2.84 |      |       | 0:00:02  |        3062 |    9 |   0 |
| global_opt              |           |   -0.082 |           |       -1 |        2.85 |      |       | 0:00:02  |        3073 |      |     |
| area_reclaiming         |    -0.082 |   -0.082 |        -1 |       -1 |        2.64 |      |       | 0:00:03  |        3076 |      |     |
| drv_fixing_2            |    -0.082 |   -0.082 |        -1 |       -1 |        2.71 |      |       | 0:00:02  |        3077 |    0 |   0 |
| wns_fixing              |     0.029 |    0.029 |         0 |        0 |        2.81 |      |       | 0:00:48  |        3123 |      |     |
| area_reclaiming_2       |     0.009 |    0.009 |         0 |        0 |        2.72 |      |       | 0:00:02  |        3086 |      |     |
| area_reclaiming_3       |     0.010 |    0.010 |         0 |        0 |        2.63 |      |       | 0:00:03  |        3085 |      |     |
| local_wire_reclaim      |           |          |           |          |             |      |       | 0:00:02  |        3092 |      |     |
| global_route            |           |          |           |          |             | 0.26 |  0.26 | 0:00:01  |        3028 |      |     |
| route_type_refinement_2 |           |          |           |          |             |      |       | 0:00:00  |        3028 |      |     |
| drv_eco_fixing          |     0.007 |    0.007 |         0 |        0 |        2.81 |      |       | 0:00:01  |        3094 |    4 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[10/10 16:12:14    155s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3093.8M, current mem=3093.8M)

[10/10 16:12:14    155s] End: Collecting metrics
[10/10 16:12:14    155s] End: GigaOpt postEco DRV Optimization
[10/10 16:12:14    155s] **INFO: Flow update: Design timing is met.
[10/10 16:12:14    155s] **INFO: Triggering refine place with 0 non-legal commits and 12 dirty legal commits
[10/10 16:12:14    155s] Running refinePlace -preserveRouting true -hardFence false
[10/10 16:12:14    155s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3093.8M, EPOCH TIME: 1760127134.863945
[10/10 16:12:14    155s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3093.8M, EPOCH TIME: 1760127134.864054
[10/10 16:12:14    155s] Memory usage before memory release/compaction is 3093.8
[10/10 16:12:14    155s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:12:14    155s] Memory usage at beginning of DPlace-Init is 3093.8M.
[10/10 16:12:14    155s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3093.8M, EPOCH TIME: 1760127134.865269
[10/10 16:12:14    155s] Processing tracks to init pin-track alignment.
[10/10 16:12:14    155s] z: 2, totalTracks: 1
[10/10 16:12:14    155s] z: 4, totalTracks: 1
[10/10 16:12:14    155s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:12:14    155s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3093.8M, EPOCH TIME: 1760127134.892402
[10/10 16:12:14    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:14    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:14    155s] 
[10/10 16:12:14    155s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:12:14    155s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:12:14    155s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.010, REAL:0.010, MEM:3093.8M, EPOCH TIME: 1760127134.902398
[10/10 16:12:14    155s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3093.8M, EPOCH TIME: 1760127134.902505
[10/10 16:12:14    155s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3093.8M, EPOCH TIME: 1760127134.902612
[10/10 16:12:14    155s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3093.8MB).
[10/10 16:12:14    155s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.037, REAL:0.038, MEM:3093.8M, EPOCH TIME: 1760127134.903330
[10/10 16:12:14    155s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.037, REAL:0.040, MEM:3093.8M, EPOCH TIME: 1760127134.903682
[10/10 16:12:14    155s] TDRefine: refinePlace mode is spiral
[10/10 16:12:14    155s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.wDX0Sw6sXZ.8
[10/10 16:12:14    155s] OPERPROF:   Starting Refine-Place at level 2, MEM:3093.8M, EPOCH TIME: 1760127134.904057
[10/10 16:12:14    155s] *** Starting place_detail (0:02:36 mem=3093.8M) ***
[10/10 16:12:14    155s] Total net bbox length = 1.117e+05 (4.126e+04 7.048e+04) (ext = 2.680e+04)
[10/10 16:12:14    155s] 
[10/10 16:12:14    155s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:12:14    155s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:12:14    155s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3093.8M, EPOCH TIME: 1760127134.907505
[10/10 16:12:14    155s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3093.8M, EPOCH TIME: 1760127134.907624
[10/10 16:12:14    155s] Set min layer with design mode ( 1 )
[10/10 16:12:14    155s] Set max layer with design mode ( 5 )
[10/10 16:12:14    155s] Set min layer with design mode ( 1 )
[10/10 16:12:14    155s] Set max layer with design mode ( 5 )
[10/10 16:12:14    155s] User Input Parameters:
[10/10 16:12:14    155s] 
[10/10 16:12:14    155s] Starting Small incrNP...
[10/10 16:12:14    155s] - Congestion Driven    : Off
[10/10 16:12:14    155s] - Timing Driven        : Off
[10/10 16:12:14    155s] - Area-Violation Based : Off
[10/10 16:12:14    155s] - Start Rollback Level : -5
[10/10 16:12:14    155s] - Legalized            : On
[10/10 16:12:14    155s] - Window Based         : Off
[10/10 16:12:14    155s] - eDen incr mode       : Off
[10/10 16:12:14    155s] - Small incr mode      : On
[10/10 16:12:14    155s] 
[10/10 16:12:14    155s] default core: bins with density > 0.750 =  0.00 % ( 0 / 720 )
[10/10 16:12:14    155s] Density distribution unevenness ratio (U70) = 0.000%
[10/10 16:12:14    155s] Density distribution unevenness ratio = 74.209%
[10/10 16:12:14    155s] Density distribution unevenness ratio (U80) = 0.000%
[10/10 16:12:14    155s] Density distribution unevenness ratio (U90) = 0.000%
[10/10 16:12:14    155s] Density distribution unevenness ratio (U70R) = 0.000%
[10/10 16:12:14    155s] Density distribution unevenness ratio (U80R) = 0.000%
[10/10 16:12:14    155s] Density distribution unevenness ratio (U90R) = 0.000%
[10/10 16:12:14    155s] Density distribution weighted unevenness ratio = 0.000%
[10/10 16:12:14    155s] cost 0.439683, thresh 1.000000
[10/10 16:12:14    155s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3093.8M)
[10/10 16:12:14    155s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:12:14    155s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3093.8M, EPOCH TIME: 1760127134.920582
[10/10 16:12:14    155s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3093.8M, EPOCH TIME: 1760127134.920693
[10/10 16:12:14    155s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3093.8M, EPOCH TIME: 1760127134.920743
[10/10 16:12:14    155s] Starting refinePlace ...
[10/10 16:12:14    155s] Set min layer with design mode ( 1 )
[10/10 16:12:14    155s] Set max layer with design mode ( 5 )
[10/10 16:12:14    155s] One DDP V2 for no tweak run.
[10/10 16:12:14    155s] Set min layer with design mode ( 1 )
[10/10 16:12:14    155s] Set max layer with design mode ( 5 )
[10/10 16:12:14    155s] DDP initSite1 nrRow 300 nrJob 300
[10/10 16:12:14    155s] DDP markSite nrRow 300 nrJob 300
[10/10 16:12:14    155s] OPERPROF:       Starting markDefaultPDBlockedByOtherPDs at level 4, MEM:3093.9M, EPOCH TIME: 1760127134.949755
[10/10 16:12:14    155s] OPERPROF:       Finished markDefaultPDBlockedByOtherPDs at level 4, CPU:0.000, REAL:0.000, MEM:3093.9M, EPOCH TIME: 1760127134.950103
[10/10 16:12:14    155s]   Spread Effort: high, pre-route mode, useDDP on.
[10/10 16:12:14    155s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3093.9MB) @(0:02:37 - 0:02:37).
[10/10 16:12:14    155s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/10 16:12:14    155s] wireLenOptFixPriorityInst 86 inst fixed
[10/10 16:12:14    155s] 
[10/10 16:12:14    155s]  === Spiral for Logical I: (movable: 1011) ===
[10/10 16:12:14    155s] 
[10/10 16:12:14    155s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[10/10 16:12:15    155s] 
[10/10 16:12:15    155s]  Info: 0 filler has been deleted!
[10/10 16:12:15    155s] Move report: legalization moved 34 insts, mean move: 6.26 um, max move: 20.70 um spiral
[10/10 16:12:15    155s] 	Max move on inst (cts_FE_OFC172_n): (265.42, 216.20) --> (269.56, 199.64)
[10/10 16:12:15    155s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:01.0)
[10/10 16:12:15    155s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/10 16:12:15    155s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=3098.4MB) @(0:02:37 - 0:02:37).
[10/10 16:12:15    155s] Move report: Detail placement moved 34 insts, mean move: 6.26 um, max move: 20.70 um 
[10/10 16:12:15    155s] 	Max move on inst (cts_FE_OFC172_n): (265.42, 216.20) --> (269.56, 199.64)
[10/10 16:12:15    155s] Statistics of distance of Instance movement in refine placement:
[10/10 16:12:15    155s]   maximum (X+Y) =        20.70 um
[10/10 16:12:15    155s]   inst (cts_FE_OFC172_n) with max move: (265.42, 216.2) -> (269.56, 199.64)
[10/10 16:12:15    155s]   mean    (X+Y) =         6.26 um
[10/10 16:12:15    155s] Total instances moved : 34
[10/10 16:12:15    155s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3098.4MB
[10/10 16:12:15    155s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.090, REAL:0.100, MEM:3098.7M, EPOCH TIME: 1760127135.021148
[10/10 16:12:15    155s] Summary Report:
[10/10 16:12:15    155s] Instances moved: 34 (out of 1011 movable)
[10/10 16:12:15    155s] Instances flipped: 0
[10/10 16:12:15    155s] Mean displacement: 6.26 um
[10/10 16:12:15    155s] Max displacement: 20.70 um (Instance: cts_FE_OFC172_n) (265.42, 216.2) -> (269.56, 199.64)
[10/10 16:12:15    155s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
[10/10 16:12:15    155s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[10/10 16:12:15    155s] Total net bbox length = 1.119e+05 (4.130e+04 7.064e+04) (ext = 2.680e+04)
[10/10 16:12:15    155s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=3098.7MB) @(0:02:36 - 0:02:37).
[10/10 16:12:15    155s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3098.7MB
[10/10 16:12:15    155s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.wDX0Sw6sXZ.8
[10/10 16:12:15    155s] *** Finished place_detail (0:02:37 mem=3098.7M) ***
[10/10 16:12:15    155s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.107, REAL:0.118, MEM:3098.7M, EPOCH TIME: 1760127135.022356
[10/10 16:12:15    155s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3098.7M, EPOCH TIME: 1760127135.022411
[10/10 16:12:15    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1421).
[10/10 16:12:15    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:15    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:15    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:15    155s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.005, REAL:0.006, MEM:3091.3M, EPOCH TIME: 1760127135.027927
[10/10 16:12:15    155s] Memory usage before memory release/compaction is 3091.3
[10/10 16:12:15    155s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:12:15    155s] Memory usage at end of DPlace-Cleanup is 3091.3M.
[10/10 16:12:15    155s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.150, REAL:0.165, MEM:3091.3M, EPOCH TIME: 1760127135.028491
[10/10 16:12:15    155s] Begin: Collecting metrics
[10/10 16:12:15    155s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |    -0.124 |   -0.198 |           |       -2 |        2.67 |      |       | 0:00:01  |        3038 |    5 |   2 |
| route_type_refinement   |           |          |           |          |             |      |       | 0:00:00  |        3040 |      |     |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        3042 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |      |       | 0:00:00  |        3042 |      |     |
| drv_fixing              |    -0.124 |   -0.199 |        -1 |       -2 |        2.84 |      |       | 0:00:02  |        3062 |    9 |   0 |
| global_opt              |           |   -0.082 |           |       -1 |        2.85 |      |       | 0:00:02  |        3073 |      |     |
| area_reclaiming         |    -0.082 |   -0.082 |        -1 |       -1 |        2.64 |      |       | 0:00:03  |        3076 |      |     |
| drv_fixing_2            |    -0.082 |   -0.082 |        -1 |       -1 |        2.71 |      |       | 0:00:02  |        3077 |    0 |   0 |
| wns_fixing              |     0.029 |    0.029 |         0 |        0 |        2.81 |      |       | 0:00:48  |        3123 |      |     |
| area_reclaiming_2       |     0.009 |    0.009 |         0 |        0 |        2.72 |      |       | 0:00:02  |        3086 |      |     |
| area_reclaiming_3       |     0.010 |    0.010 |         0 |        0 |        2.63 |      |       | 0:00:03  |        3085 |      |     |
| local_wire_reclaim      |           |          |           |          |             |      |       | 0:00:02  |        3092 |      |     |
| global_route            |           |          |           |          |             | 0.26 |  0.26 | 0:00:01  |        3028 |      |     |
| route_type_refinement_2 |           |          |           |          |             |      |       | 0:00:00  |        3028 |      |     |
| drv_eco_fixing          |     0.007 |    0.007 |         0 |        0 |        2.81 |      |       | 0:00:01  |        3094 |    4 |   0 |
| legalization            |           |          |           |          |             |      |       | 0:00:01  |        3091 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[10/10 16:12:15    155s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3093.8M, current mem=3091.3M)

[10/10 16:12:15    155s] End: Collecting metrics
[10/10 16:12:15    155s] Design TNS changes after trial route: 0.000 -> 0.000
[10/10 16:12:15    155s] GigaOpt: Skipping post-eco QFTNS optimization
[10/10 16:12:15    155s] **INFO: Flow update: Design timing is met.
[10/10 16:12:15    155s] **INFO: Flow update: Design timing is met.
[10/10 16:12:15    155s] **INFO: Flow update: Design timing is met.
[10/10 16:12:15    155s] #optDebug: fT-D <X 1 0 0 0>
[10/10 16:12:15    155s] #optDebug: fT-D <X 1 0 0 0>
[10/10 16:12:15    155s] Register exp ratio and priority group on 0 nets on 1453 nets : 
[10/10 16:12:15    155s] 
[10/10 16:12:15    155s] Active setup views:
[10/10 16:12:15    155s]  tt_v1.8_25C_Nominal_25_func
[10/10 16:12:15    155s]   Dominating endpoints: 0
[10/10 16:12:15    155s]   Dominating TNS: -0.000
[10/10 16:12:15    155s] 
[10/10 16:12:15    156s] Extraction called for design 'top_lvl' of instances=1019 and nets=1503 using extraction engine 'pre_route' .
[10/10 16:12:15    156s] pre_route RC Extraction called for design top_lvl.
[10/10 16:12:15    156s] RC Extraction called in multi-corner(1) mode.
[10/10 16:12:15    156s] RCMode: PreRoute
[10/10 16:12:15    156s]       RC Corner Indexes            0   
[10/10 16:12:15    156s] Capacitance Scaling Factor   : 1.00000 
[10/10 16:12:15    156s] Resistance Scaling Factor    : 1.00000 
[10/10 16:12:15    156s] Clock Cap. Scaling Factor    : 1.00000 
[10/10 16:12:15    156s] Clock Res. Scaling Factor    : 1.00000 
[10/10 16:12:15    156s] Shrink Factor                : 1.00000
[10/10 16:12:15    156s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/10 16:12:15    156s] Using Quantus QRC technology file ...
[10/10 16:12:15    156s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[10/10 16:12:15    156s] eee: escapedRCCornerName (Nominal_25C)
[10/10 16:12:15    156s] eee: pegSigSF=1.070000
[10/10 16:12:15    156s] eee: Grid unit RC data computation started
[10/10 16:12:15    156s] eee: Grid unit RC data computation completed
[10/10 16:12:15    156s] eee: l=1 avDens=0.108705 usedTrk=3985.180313 availTrk=36660.637345 sigTrk=3985.180313
[10/10 16:12:15    156s] eee: l=2 avDens=0.086094 usedTrk=1349.761114 availTrk=15677.724633 sigTrk=1349.761114
[10/10 16:12:15    156s] eee: l=3 avDens=0.158820 usedTrk=1533.799130 availTrk=9657.487832 sigTrk=1533.799130
[10/10 16:12:15    156s] eee: l=4 avDens=0.043667 usedTrk=1269.465991 availTrk=29071.225188 sigTrk=1269.465991
[10/10 16:12:15    156s] eee: l=5 avDens=0.163785 usedTrk=1482.118648 availTrk=9049.180328 sigTrk=1482.118648
[10/10 16:12:15    156s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:12:15    156s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[10/10 16:12:15    156s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.289263 uaWl=0.000000 uaWlH=0.141200 aWlH=0.000000 lMod=0 pMax=0.841800 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[10/10 16:12:15    156s] eee: NetCapCache creation started. (Current Mem: 3027.883M) 
[10/10 16:12:15    156s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3027.883M) 
[10/10 16:12:15    156s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[10/10 16:12:15    156s] eee: Metal Layers Info:
[10/10 16:12:15    156s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:12:15    156s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[10/10 16:12:15    156s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:12:15    156s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[10/10 16:12:15    156s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[10/10 16:12:15    156s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[10/10 16:12:15    156s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[10/10 16:12:15    156s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[10/10 16:12:15    156s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[10/10 16:12:15    156s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[10/10 16:12:15    156s] eee: +-----------------------NDR Info-----------------------+
[10/10 16:12:15    156s] eee: NDR Count = 0, Fake NDR = 0
[10/10 16:12:15    156s] Grid density data update skipped
[10/10 16:12:15    156s] Initializing multi-corner resistance tables ...
[10/10 16:12:15    156s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3027.883M)
[10/10 16:12:15    156s] Starting delay calculation for Setup views
[10/10 16:12:15    156s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/10 16:12:15    156s] #################################################################################
[10/10 16:12:15    156s] # Design Stage: PreRoute
[10/10 16:12:15    156s] # Design Name: top_lvl
[10/10 16:12:15    156s] # Design Mode: 130nm
[10/10 16:12:15    156s] # Analysis Mode: MMMC OCV 
[10/10 16:12:15    156s] # Parasitics Mode: No SPEF/RCDB 
[10/10 16:12:15    156s] # Signoff Settings: SI Off 
[10/10 16:12:15    156s] #################################################################################
[10/10 16:12:15    156s] Calculate early delays in OCV mode...
[10/10 16:12:15    156s] Calculate late delays in OCV mode...
[10/10 16:12:15    156s] Topological Sorting (REAL = 0:00:00.0, MEM = 3057.2M, InitMEM = 3057.2M)
[10/10 16:12:15    156s] Start delay calculation (fullDC) (1 T). (MEM=3057.2)
[10/10 16:12:15    156s] End AAE Lib Interpolated Model. (MEM=3075.097656 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:12:16    156s] Total number of fetched objects 1453
[10/10 16:12:16    156s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/10 16:12:16    156s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:12:16    156s] End delay calculation. (MEM=3084.03 CPU=0:00:00.3 REAL=0:00:01.0)
[10/10 16:12:16    156s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 3084.0M) ***
[10/10 16:12:16    156s] End delay calculation (fullDC). (MEM=3084.03 CPU=0:00:00.4 REAL=0:00:01.0)
[10/10 16:12:16    156s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:38 mem=3084.0M)
[10/10 16:12:16    157s] OPTC: user 20.0 (reset)
[10/10 16:12:16    157s] (I)      Running eGR regular flow
[10/10 16:12:16    157s] Running assign ptn pin
[10/10 16:12:16    157s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/10 16:12:16    157s] Type 'man IMPPTN-1250' for more detail.
[10/10 16:12:16    157s] Running config msv constraints
[10/10 16:12:16    157s] Running pre-eGR process
[10/10 16:12:16    157s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/10 16:12:16    157s] Type 'man IMPPTN-1250' for more detail.
[10/10 16:12:16    157s] (I)      Started Early Global Route ( Curr Mem: 2.85 MB )
[10/10 16:12:16    157s] (I)      Initializing eGR engine (regular)
[10/10 16:12:16    157s] Set min layer with design mode ( 1 )
[10/10 16:12:16    157s] Set max layer with design mode ( 5 )
[10/10 16:12:16    157s] (I)      clean place blk overflow:
[10/10 16:12:16    157s] (I)      H : enabled 1.00 0
[10/10 16:12:16    157s] (I)      V : enabled 1.00 0
[10/10 16:12:16    157s] (I)      Initializing eGR engine (regular)
[10/10 16:12:16    157s] Set min layer with design mode ( 1 )
[10/10 16:12:16    157s] Set max layer with design mode ( 5 )
[10/10 16:12:16    157s] (I)      clean place blk overflow:
[10/10 16:12:16    157s] (I)      H : enabled 1.00 0
[10/10 16:12:16    157s] (I)      V : enabled 1.00 0
[10/10 16:12:16    157s] (I)      Started Early Global Route kernel ( Curr Mem: 2.85 MB )
[10/10 16:12:16    157s] (I)      Running eGR Regular flow
[10/10 16:12:16    157s] (I)      # wire layers (front) : 6
[10/10 16:12:16    157s] (I)      # wire layers (back)  : 0
[10/10 16:12:16    157s] (I)      min wire layer : 1
[10/10 16:12:16    157s] (I)      max wire layer : 5
[10/10 16:12:16    157s] (I)      # cut layers (front) : 5
[10/10 16:12:16    157s] (I)      # cut layers (back)  : 0
[10/10 16:12:16    157s] (I)      min cut layer : 1
[10/10 16:12:16    157s] (I)      max cut layer : 4
[10/10 16:12:16    157s] (I)      ================================ Layers ================================
[10/10 16:12:16    157s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:12:16    157s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[10/10 16:12:16    157s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:12:16    157s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[10/10 16:12:16    157s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[10/10 16:12:16    157s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:12:16    157s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[10/10 16:12:16    157s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[10/10 16:12:16    157s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[10/10 16:12:16    157s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:12:16    157s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[10/10 16:12:16    157s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[10/10 16:12:16    157s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[10/10 16:12:16    157s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[10/10 16:12:16    157s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:12:16    157s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[10/10 16:12:16    157s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[10/10 16:12:16    157s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[10/10 16:12:16    157s] (I)      Started Import and model ( Curr Mem: 2.85 MB )
[10/10 16:12:16    157s] (I)      == Non-default Options ==
[10/10 16:12:16    157s] (I)      Build term to term wires                           : false
[10/10 16:12:16    157s] (I)      Maximum routing layer                              : 5
[10/10 16:12:16    157s] (I)      Minimum routing layer                              : 1
[10/10 16:12:16    157s] (I)      Top routing layer                                  : 5
[10/10 16:12:16    157s] (I)      Bottom routing layer                               : 1
[10/10 16:12:16    157s] (I)      Number of threads                                  : 1
[10/10 16:12:16    157s] (I)      Route tie net to shape                             : auto
[10/10 16:12:16    157s] (I)      Method to set GCell size                           : row
[10/10 16:12:16    157s] (I)      Tie hi/lo max distance                             : 41.400000
[10/10 16:12:16    157s] (I)      Counted 12915 PG shapes. eGR will not process PG shapes layer by layer.
[10/10 16:12:16    157s] (I)      Removed 1 out of boundary tracks from layer 3
[10/10 16:12:16    157s] (I)      ============== Pin Summary ==============
[10/10 16:12:16    157s] (I)      +-------+--------+---------+------------+
[10/10 16:12:16    157s] (I)      | Layer | # pins | % total |      Group |
[10/10 16:12:16    157s] (I)      +-------+--------+---------+------------+
[10/10 16:12:16    157s] (I)      |     1 |   3287 |  100.00 |        Pin |
[10/10 16:12:16    157s] (I)      |     2 |      0 |    0.00 | Pin access |
[10/10 16:12:16    157s] (I)      |     3 |      0 |    0.00 | Pin access |
[10/10 16:12:16    157s] (I)      |     4 |      0 |    0.00 |      Other |
[10/10 16:12:16    157s] (I)      |     5 |      0 |    0.00 |      Other |
[10/10 16:12:16    157s] (I)      +-------+--------+---------+------------+
[10/10 16:12:16    157s] (I)      Custom ignore net properties:
[10/10 16:12:16    157s] (I)      1 : NotLegal
[10/10 16:12:16    157s] (I)      Default ignore net properties:
[10/10 16:12:16    157s] (I)      1 : Special
[10/10 16:12:16    157s] (I)      2 : Analog
[10/10 16:12:16    157s] (I)      3 : Fixed
[10/10 16:12:16    157s] (I)      4 : Skipped
[10/10 16:12:16    157s] (I)      5 : MixedSignal
[10/10 16:12:16    157s] (I)      Prerouted net properties:
[10/10 16:12:16    157s] (I)      1 : NotLegal
[10/10 16:12:16    157s] (I)      2 : Special
[10/10 16:12:16    157s] (I)      3 : Analog
[10/10 16:12:16    157s] (I)      4 : Fixed
[10/10 16:12:16    157s] (I)      5 : Skipped
[10/10 16:12:16    157s] (I)      6 : MixedSignal
[10/10 16:12:16    157s] [NR-eGR] Early global route reroute all routable nets
[10/10 16:12:16    157s] (I)      Use row-based GCell size
[10/10 16:12:16    157s] (I)      Use row-based GCell align
[10/10 16:12:16    157s] (I)      layer 0 area = 83000
[10/10 16:12:16    157s] (I)      layer 1 area = 67600
[10/10 16:12:16    157s] (I)      layer 2 area = 240000
[10/10 16:12:16    157s] (I)      layer 3 area = 240000
[10/10 16:12:16    157s] (I)      layer 4 area = 4000000
[10/10 16:12:16    157s] (I)      GCell unit size   : 4140
[10/10 16:12:16    157s] (I)      GCell multiplier  : 1
[10/10 16:12:16    157s] (I)      GCell row height  : 4140
[10/10 16:12:16    157s] (I)      Actual row height : 4140
[10/10 16:12:16    157s] (I)      GCell align ref   : 29900 29900
[10/10 16:12:16    157s] [NR-eGR] Track table information for default rule: 
[10/10 16:12:16    157s] [NR-eGR] met1 has single uniform track structure
[10/10 16:12:16    157s] [NR-eGR] met2 has single uniform track structure
[10/10 16:12:16    157s] [NR-eGR] met3 has single uniform track structure
[10/10 16:12:16    157s] [NR-eGR] met4 has single uniform track structure
[10/10 16:12:16    157s] [NR-eGR] met5 has single uniform track structure
[10/10 16:12:16    157s] (I)      ============== Default via ===============
[10/10 16:12:16    157s] (I)      +---+------------------+-----------------+
[10/10 16:12:16    157s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[10/10 16:12:16    157s] (I)      +---+------------------+-----------------+
[10/10 16:12:16    157s] (I)      | 1 |    1  M1M2_PR    |    1  M1M2_PR   |
[10/10 16:12:16    157s] (I)      | 2 |    6  M2M3_PR    |    6  M2M3_PR   |
[10/10 16:12:16    157s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[10/10 16:12:16    157s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[10/10 16:12:16    157s] (I)      +---+------------------+-----------------+
[10/10 16:12:16    157s] (I)      Design has 4 placement macros with 4 shapes. 
[10/10 16:12:16    157s] [NR-eGR] Read 24552 PG shapes
[10/10 16:12:16    157s] [NR-eGR] Read 0 clock shapes
[10/10 16:12:16    157s] [NR-eGR] Read 0 other shapes
[10/10 16:12:16    157s] [NR-eGR] #Routing Blockages  : 8
[10/10 16:12:16    157s] [NR-eGR] #Bump Blockages     : 0
[10/10 16:12:16    157s] [NR-eGR] #Instance Blockages : 14795
[10/10 16:12:16    157s] [NR-eGR] #PG Blockages       : 24552
[10/10 16:12:16    157s] [NR-eGR] #Halo Blockages     : 0
[10/10 16:12:16    157s] [NR-eGR] #Boundary Blockages : 0
[10/10 16:12:16    157s] [NR-eGR] #Clock Blockages    : 0
[10/10 16:12:16    157s] [NR-eGR] #Other Blockages    : 0
[10/10 16:12:16    157s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/10 16:12:16    157s] [NR-eGR] #prerouted nets         : 7
[10/10 16:12:16    157s] [NR-eGR] #prerouted special nets : 0
[10/10 16:12:16    157s] [NR-eGR] #prerouted wires        : 486
[10/10 16:12:16    157s] (I)        Front-side 1151 ( ignored 7 )
[10/10 16:12:16    157s] (I)        Back-side  0 ( ignored 0 )
[10/10 16:12:16    157s] (I)        Both-side  0 ( ignored 0 )
[10/10 16:12:16    157s] [NR-eGR] Read 1151 nets ( ignored 7 )
[10/10 16:12:16    157s] (I)      handle routing halo
[10/10 16:12:16    157s] (I)      Reading macro buffers
[10/10 16:12:16    157s] (I)      Number of macro buffers: 0
[10/10 16:12:16    157s] [NR-eGR] Handle net priority by net group ordering
[10/10 16:12:16    157s] (I)      original grid = 248 x 315
[10/10 16:12:16    157s] (I)      merged grid = 248 x 315
[10/10 16:12:16    157s] (I)      Read Num Blocks=39355  Num Prerouted Wires=486  Num CS=0
[10/10 16:12:16    157s] (I)      Layer 0 (H) : #blockages 18856 : #preroutes 98
[10/10 16:12:16    157s] (I)      Layer 1 (V) : #blockages 7256 : #preroutes 232
[10/10 16:12:16    157s] (I)      Layer 2 (H) : #blockages 7416 : #preroutes 118
[10/10 16:12:16    157s] (I)      Layer 3 (V) : #blockages 5004 : #preroutes 37
[10/10 16:12:16    157s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 1
[10/10 16:12:16    157s] (I)      Number of ignored nets                =      7
[10/10 16:12:16    157s] (I)      Number of connected nets              =      0
[10/10 16:12:16    157s] (I)      Number of fixed nets                  =      7.  Ignored: Yes
[10/10 16:12:16    157s] (I)      Number of clock nets                  =      9.  Ignored: No
[10/10 16:12:16    157s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/10 16:12:16    157s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/10 16:12:16    157s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/10 16:12:16    157s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/10 16:12:16    157s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/10 16:12:16    157s] [NR-eGR] There are 2 clock nets ( 2 with NDR ).
[10/10 16:12:16    157s] (I)      Ndr track 0 does not exist
[10/10 16:12:16    157s] (I)      Ndr track 0 does not exist
[10/10 16:12:16    157s] (I)      ---------------------Grid Graph Info--------------------
[10/10 16:12:16    157s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[10/10 16:12:16    157s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[10/10 16:12:16    157s] (I)      Site width          :   460  (dbu)
[10/10 16:12:16    157s] (I)      Row height          :  4140  (dbu)
[10/10 16:12:16    157s] (I)      GCell row height    :  4140  (dbu)
[10/10 16:12:16    157s] (I)      GCell width         :  4140  (dbu)
[10/10 16:12:16    157s] (I)      GCell height        :  4140  (dbu)
[10/10 16:12:16    157s] (I)      Grid                :   248   315     5
[10/10 16:12:16    157s] (I)      Layer numbers       :     1     2     3     4     5
[10/10 16:12:16    157s] (I)      Layer name         :  met1  met2  met3  met4  met5
[10/10 16:12:16    157s] (I)      Vertical capacity   :     0  4140     0  4140     0
[10/10 16:12:16    157s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[10/10 16:12:16    157s] (I)      Default wire width  :   140   140   300   300  1600
[10/10 16:12:16    157s] (I)      Default wire space  :   140   140   300   300  1600
[10/10 16:12:16    157s] (I)      Default wire pitch  :   280   280   600   600  3200
[10/10 16:12:16    157s] (I)      Default pitch size  :   460   460   610   615  3660
[10/10 16:12:16    157s] (I)      First track coord   :   460   460   620   380  4280
[10/10 16:12:16    157s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[10/10 16:12:16    157s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[10/10 16:12:16    157s] (I)      --------------------------------------------------------
[10/10 16:12:16    157s] 
[10/10 16:12:16    157s] [NR-eGR] == Routing rule table ==
[10/10 16:12:16    157s] [NR-eGR]  ID  Name       #Nets 
[10/10 16:12:16    157s] [NR-eGR] ----------------------
[10/10 16:12:16    157s] [NR-eGR]   0  (Default)   1142 
[10/10 16:12:16    157s] [NR-eGR]   1                 2 
[10/10 16:12:16    157s] (I)      ==== NDR : (Default) ====
[10/10 16:12:16    157s] (I)      +--------------+--------+
[10/10 16:12:16    157s] (I)      |           ID |      0 |
[10/10 16:12:16    157s] (I)      |      Default |    yes |
[10/10 16:12:16    157s] (I)      |  Clk Special |     no |
[10/10 16:12:16    157s] (I)      | Hard spacing |     no |
[10/10 16:12:16    157s] (I)      |    NDR track | (none) |
[10/10 16:12:16    157s] (I)      |      NDR via | (none) |
[10/10 16:12:16    157s] (I)      |  Extra space |      0 |
[10/10 16:12:16    157s] (I)      |      Shields |      0 |
[10/10 16:12:16    157s] (I)      |   Demand (H) |      1 |
[10/10 16:12:16    157s] (I)      |   Demand (V) |      1 |
[10/10 16:12:16    157s] (I)      |        #Nets |   1142 |
[10/10 16:12:16    157s] (I)      +--------------+--------+
[10/10 16:12:16    157s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:12:16    157s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:12:16    157s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:12:16    157s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:12:16    157s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[10/10 16:12:16    157s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[10/10 16:12:16    157s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[10/10 16:12:16    157s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[10/10 16:12:16    157s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:12:16    157s] (I)      ======== NDR :  =========
[10/10 16:12:16    157s] (I)      +--------------+--------+
[10/10 16:12:16    157s] (I)      |           ID |      1 |
[10/10 16:12:16    157s] (I)      |      Default |     no |
[10/10 16:12:16    157s] (I)      |  Clk Special |     no |
[10/10 16:12:16    157s] (I)      | Hard spacing |     no |
[10/10 16:12:16    157s] (I)      |    NDR track | (none) |
[10/10 16:12:16    157s] (I)      |      NDR via | (none) |
[10/10 16:12:16    157s] (I)      |  Extra space |      1 |
[10/10 16:12:16    157s] (I)      |      Shields |      0 |
[10/10 16:12:16    157s] (I)      |   Demand (H) |      2 |
[10/10 16:12:16    157s] (I)      |   Demand (V) |      2 |
[10/10 16:12:16    157s] (I)      |        #Nets |      2 |
[10/10 16:12:16    157s] (I)      +--------------+--------+
[10/10 16:12:16    157s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:12:16    157s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[10/10 16:12:16    157s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:12:16    157s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:12:16    157s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[10/10 16:12:16    157s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:12:16    157s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[10/10 16:12:16    157s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[10/10 16:12:16    157s] (I)      +-------------------------------------------------------------------------------------+
[10/10 16:12:16    157s] (I)      =============== Blocked Tracks ===============
[10/10 16:12:16    157s] (I)      +-------+---------+----------+---------------+
[10/10 16:12:16    157s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/10 16:12:16    157s] (I)      +-------+---------+----------+---------------+
[10/10 16:12:16    157s] (I)      |     1 |  701592 |   358408 |        51.08% |
[10/10 16:12:16    157s] (I)      |     2 |  702135 |   362386 |        51.61% |
[10/10 16:12:16    157s] (I)      |     3 |  528984 |   243363 |        46.01% |
[10/10 16:12:16    157s] (I)      |     4 |  525420 |   279912 |        53.27% |
[10/10 16:12:16    157s] (I)      |     5 |   88040 |    29884 |        33.94% |
[10/10 16:12:16    157s] (I)      +-------+---------+----------+---------------+
[10/10 16:12:16    157s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.14 sec, Curr Mem: 2.86 MB )
[10/10 16:12:16    157s] (I)      Reset routing kernel
[10/10 16:12:16    157s] (I)      Started Global Routing ( Curr Mem: 2.86 MB )
[10/10 16:12:16    157s] (I)      totalPins=3158  totalGlobalPin=3091 (97.88%)
[10/10 16:12:16    157s] (I)      ================= Net Group Info =================
[10/10 16:12:16    157s] (I)      +----+----------------+--------------+-----------+
[10/10 16:12:16    157s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[10/10 16:12:16    157s] (I)      +----+----------------+--------------+-----------+
[10/10 16:12:16    157s] (I)      |  1 |              2 |      met3(3) |   met4(4) |
[10/10 16:12:16    157s] (I)      |  2 |           1142 |      met1(1) |   met5(5) |
[10/10 16:12:16    157s] (I)      +----+----------------+--------------+-----------+
[10/10 16:12:16    157s] (I)      total 2D Cap : 534073 = (286675 H, 247398 V)
[10/10 16:12:16    157s] (I)      total 2D Demand : 2643 = (1282 H, 1361 V)
[10/10 16:12:16    157s] (I)      init route region map
[10/10 16:12:16    157s] (I)      #blocked regions = 2
[10/10 16:12:16    157s] (I)      #non-blocked regions = 1
[10/10 16:12:16    157s] (I)      init safety region map
[10/10 16:12:16    157s] (I)      #blocked regions = 2
[10/10 16:12:16    157s] (I)      #non-blocked regions = 1
[10/10 16:12:16    157s] (I)      Adjusted 0 GCells for pin access
[10/10 16:12:16    157s] (I)      
[10/10 16:12:16    157s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
[10/10 16:12:16    157s] (I)      ============  Phase 1a Route ============
[10/10 16:12:16    157s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/10 16:12:16    157s] (I)      Usage: 12 = (8 H, 4 V) = (0.00% H, 0.00% V) = (3.312e+01um H, 1.656e+01um V)
[10/10 16:12:16    157s] (I)      
[10/10 16:12:16    157s] (I)      ============  Phase 1b Route ============
[10/10 16:12:16    157s] (I)      Usage: 12 = (8 H, 4 V) = (0.00% H, 0.00% V) = (3.312e+01um H, 1.656e+01um V)
[10/10 16:12:16    157s] (I)      Overflow of layer group 1: 0.00% H + 0.23% V. EstWL: 4.968000e+01um
[10/10 16:12:16    157s] (I)      
[10/10 16:12:16    157s] (I)      ============  Phase 1c Route ============
[10/10 16:12:16    157s] (I)      Level2 Grid: 50 x 63
[10/10 16:12:16    157s] (I)      Usage: 12 = (8 H, 4 V) = (0.00% H, 0.00% V) = (3.312e+01um H, 1.656e+01um V)
[10/10 16:12:16    157s] (I)      
[10/10 16:12:16    157s] (I)      ============  Phase 1d Route ============
[10/10 16:12:16    157s] (I)      Usage: 12 = (8 H, 4 V) = (0.00% H, 0.00% V) = (3.312e+01um H, 1.656e+01um V)
[10/10 16:12:16    157s] (I)      
[10/10 16:12:16    157s] (I)      ============  Phase 1e Route ============
[10/10 16:12:16    157s] (I)      Usage: 12 = (8 H, 4 V) = (0.00% H, 0.00% V) = (3.312e+01um H, 1.656e+01um V)
[10/10 16:12:16    157s] (I)      #Nets         : 2
[10/10 16:12:16    157s] (I)      #Relaxed nets : 0
[10/10 16:12:16    157s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.23% V. EstWL: 4.968000e+01um
[10/10 16:12:16    157s] (I)      Wire length   : 12
[10/10 16:12:16    157s] (I)      
[10/10 16:12:16    157s] (I)      ============  Phase 1l Route ============
[10/10 16:12:16    157s] (I)      total 2D Cap : 1319916 = (691335 H, 628581 V)
[10/10 16:12:16    157s] (I)      total 2D Demand : 3001 = (1473 H, 1528 V)
[10/10 16:12:16    157s] (I)      init route region map
[10/10 16:12:16    157s] (I)      #blocked regions = 33
[10/10 16:12:16    157s] (I)      #non-blocked regions = 1
[10/10 16:12:16    157s] (I)      init safety region map
[10/10 16:12:16    157s] (I)      #blocked regions = 33
[10/10 16:12:16    157s] (I)      #non-blocked regions = 1
[10/10 16:12:16    157s] (I)      Adjusted 0 GCells for pin access
[10/10 16:12:16    157s] (I)      
[10/10 16:12:16    157s] (I)      ============  Phase 1a Route ============
[10/10 16:12:16    157s] [NR-eGR] Layer group 2: route 1142 net(s) in layer range [1, 5]
[10/10 16:12:16    157s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 65
[10/10 16:12:16    157s] (I)      Usage: 32781 = (15776 H, 17005 V) = (2.28% H, 2.71% V) = (6.531e+04um H, 7.040e+04um V)
[10/10 16:12:16    157s] (I)      
[10/10 16:12:16    157s] (I)      ============  Phase 1b Route ============
[10/10 16:12:16    157s] (I)      Usage: 32795 = (15781 H, 17014 V) = (2.28% H, 2.71% V) = (6.533e+04um H, 7.044e+04um V)
[10/10 16:12:16    157s] (I)      Overflow of layer group 2: 0.35% H + 2.61% V. EstWL: 1.357713e+05um
[10/10 16:12:16    157s] (I)      Congestion metric : 4.27%H 21.40%V, 25.66%HV
[10/10 16:12:16    157s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/10 16:12:16    157s] (I)      
[10/10 16:12:16    157s] (I)      ============  Phase 1c Route ============
[10/10 16:12:16    157s] (I)      Level2 Grid: 50 x 63
[10/10 16:12:16    157s] (I)      Usage: 33105 = (15991 H, 17114 V) = (2.31% H, 2.72% V) = (6.620e+04um H, 7.085e+04um V)
[10/10 16:12:16    157s] (I)      
[10/10 16:12:16    157s] (I)      ============  Phase 1d Route ============
[10/10 16:12:16    157s] (I)      Usage: 33360 = (16025 H, 17335 V) = (2.32% H, 2.76% V) = (6.634e+04um H, 7.177e+04um V)
[10/10 16:12:16    157s] (I)      
[10/10 16:12:16    157s] (I)      ============  Phase 1e Route ============
[10/10 16:12:16    157s] (I)      Usage: 33360 = (16025 H, 17335 V) = (2.32% H, 2.76% V) = (6.634e+04um H, 7.177e+04um V)
[10/10 16:12:16    157s] (I)      
[10/10 16:12:16    157s] (I)      ============  Phase 1l Route ============
[10/10 16:12:16    157s] [NR-eGR] Early Global Route overflow of layer group 2: 0.06% H + 0.08% V. EstWL: 1.381104e+05um
[10/10 16:12:17    157s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/10 16:12:17    157s] (I)      Layer  1:     344015       438        11      307602      392643    (43.93%) 
[10/10 16:12:17    157s] (I)      Layer  2:     386103     13809         5      298152      402696    (42.54%) 
[10/10 16:12:17    157s] (I)      Layer  3:     288255     18357       658      225284      302770    (42.66%) 
[10/10 16:12:17    157s] (I)      Layer  4:     246185      5633       123      232998      291214    (44.45%) 
[10/10 16:12:17    157s] (I)      Layer  5:      57884       511         1       28451       59558    (32.33%) 
[10/10 16:12:17    157s] (I)      Total:       1322442     38748       798     1092484     1448879    (42.99%) 
[10/10 16:12:17    157s] (I)      
[10/10 16:12:17    157s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/10 16:12:17    157s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[10/10 16:12:17    157s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[10/10 16:12:17    157s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[10/10 16:12:17    157s] [NR-eGR] -------------------------------------------------------------------------------------------------
[10/10 16:12:17    157s] [NR-eGR]    met1 ( 1)        11( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[10/10 16:12:17    157s] [NR-eGR]    met2 ( 2)         5( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[10/10 16:12:17    157s] [NR-eGR]    met3 ( 3)       217( 0.49%)       102( 0.23%)         9( 0.02%)         1( 0.00%)   ( 0.74%) 
[10/10 16:12:17    157s] [NR-eGR]    met4 ( 4)       116( 0.27%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.27%) 
[10/10 16:12:17    157s] [NR-eGR]    met5 ( 5)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/10 16:12:17    157s] [NR-eGR] -------------------------------------------------------------------------------------------------
[10/10 16:12:17    157s] [NR-eGR]        Total       350( 0.15%)       103( 0.04%)         9( 0.00%)         1( 0.00%)   ( 0.20%) 
[10/10 16:12:17    157s] [NR-eGR] 
[10/10 16:12:17    157s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.28 sec, Curr Mem: 2.86 MB )
[10/10 16:12:17    157s] (I)      Updating congestion map
[10/10 16:12:17    157s] (I)      total 2D Cap : 1333199 = (695583 H, 637616 V)
[10/10 16:12:17    157s] [NR-eGR] Overflow after Early Global Route 0.12% H + 0.08% V
[10/10 16:12:17    157s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.53 sec, Curr Mem: 2.85 MB )
[10/10 16:12:17    157s] [NR-eGR] Finished Early Global Route ( CPU: 0.41 sec, Real: 0.54 sec, Curr Mem: 2.83 MB )
[10/10 16:12:17    157s] (I)      ========================================= Runtime Summary ==========================================
[10/10 16:12:17    157s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[10/10 16:12:17    157s] (I)      ----------------------------------------------------------------------------------------------------
[10/10 16:12:17    157s] (I)       Early Global Route                             100.00%  138.06 sec  138.61 sec  0.54 sec  0.41 sec 
[10/10 16:12:17    157s] (I)       +-Early Global Route kernel                     98.63%  138.07 sec  138.60 sec  0.53 sec  0.41 sec 
[10/10 16:12:17    157s] (I)       | +-Import and model                            25.79%  138.10 sec  138.24 sec  0.14 sec  0.07 sec 
[10/10 16:12:17    157s] (I)       | | +-Create place DB                            1.16%  138.10 sec  138.11 sec  0.01 sec  0.01 sec 
[10/10 16:12:17    157s] (I)       | | | +-Import place data                        1.14%  138.10 sec  138.11 sec  0.01 sec  0.01 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Read instances and placement           0.35%  138.10 sec  138.10 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Read nets                              0.76%  138.10 sec  138.11 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | +-Create route DB                           12.99%  138.11 sec  138.18 sec  0.07 sec  0.05 sec 
[10/10 16:12:17    157s] (I)       | | | +-Import route data (1T)                  12.74%  138.11 sec  138.18 sec  0.07 sec  0.05 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Read blockages ( Layer 1-5 )           1.99%  138.12 sec  138.14 sec  0.01 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | | +-Read routing blockages               0.00%  138.12 sec  138.12 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | | +-Read bump blockages                  0.00%  138.12 sec  138.12 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | | +-Read instance blockages              0.53%  138.12 sec  138.13 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | | +-Read PG blockages                    0.07%  138.13 sec  138.13 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | | | +-Allocate memory for PG via list    0.03%  138.13 sec  138.13 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | | +-Read clock blockages                 0.08%  138.13 sec  138.13 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | | +-Read other blockages                 0.08%  138.13 sec  138.13 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | | +-Read halo blockages                  0.01%  138.13 sec  138.13 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | | +-Read boundary cut boxes              0.00%  138.13 sec  138.13 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Read blackboxes                        0.05%  138.14 sec  138.14 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Read prerouted                         0.19%  138.14 sec  138.14 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Read nets                              0.16%  138.14 sec  138.14 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Set up via pillars                     0.08%  138.14 sec  138.14 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Read net priorities                    0.01%  138.14 sec  138.14 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Initialize 3D grid graph               0.38%  138.14 sec  138.14 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Model blockage capacity                5.63%  138.14 sec  138.17 sec  0.03 sec  0.03 sec 
[10/10 16:12:17    157s] (I)       | | | | | +-Initialize 3D capacity               5.15%  138.14 sec  138.17 sec  0.03 sec  0.03 sec 
[10/10 16:12:17    157s] (I)       | | +-Read aux data                              0.00%  138.18 sec  138.18 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | +-Others data preparation                    0.00%  138.18 sec  138.18 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | +-Create route kernel                       11.43%  138.18 sec  138.24 sec  0.06 sec  0.01 sec 
[10/10 16:12:17    157s] (I)       | +-Global Routing                              51.02%  138.24 sec  138.52 sec  0.28 sec  0.24 sec 
[10/10 16:12:17    157s] (I)       | | +-Initialization                             0.28%  138.24 sec  138.24 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | +-Net group 1                                8.29%  138.24 sec  138.29 sec  0.04 sec  0.04 sec 
[10/10 16:12:17    157s] (I)       | | | +-Generate topology                        0.00%  138.24 sec  138.24 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | +-Phase 1a                                 0.44%  138.27 sec  138.28 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Pattern routing (1T)                   0.16%  138.27 sec  138.27 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.24%  138.27 sec  138.28 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | +-Phase 1b                                 0.40%  138.28 sec  138.28 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Monotonic routing (1T)                 0.28%  138.28 sec  138.28 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | +-Phase 1c                                 1.20%  138.28 sec  138.28 sec  0.01 sec  0.01 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Two level Routing                      1.18%  138.28 sec  138.28 sec  0.01 sec  0.01 sec 
[10/10 16:12:17    157s] (I)       | | | | | +-Two Level Routing (Regular)          0.51%  138.28 sec  138.28 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | | +-Two Level Routing (Strong)           0.44%  138.28 sec  138.28 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | +-Phase 1d                                 0.49%  138.28 sec  138.29 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Detoured routing (1T)                  0.47%  138.28 sec  138.29 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | +-Phase 1e                                 0.17%  138.29 sec  138.29 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Route legalization                     0.01%  138.29 sec  138.29 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  138.29 sec  138.29 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | +-Phase 1l                                 0.03%  138.29 sec  138.29 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Layer assignment (1T)                  0.02%  138.29 sec  138.29 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | +-Net group 2                               34.55%  138.29 sec  138.48 sec  0.19 sec  0.19 sec 
[10/10 16:12:17    157s] (I)       | | | +-Generate topology                        0.27%  138.29 sec  138.29 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | +-Phase 1a                                 2.30%  138.33 sec  138.34 sec  0.01 sec  0.01 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Pattern routing (1T)                   0.94%  138.33 sec  138.33 sec  0.01 sec  0.01 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.69%  138.33 sec  138.34 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Add via demand to 2D                   0.54%  138.34 sec  138.34 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | +-Phase 1b                                 2.25%  138.34 sec  138.35 sec  0.01 sec  0.01 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Monotonic routing (1T)                 1.73%  138.34 sec  138.35 sec  0.01 sec  0.01 sec 
[10/10 16:12:17    157s] (I)       | | | +-Phase 1c                                 3.44%  138.35 sec  138.37 sec  0.02 sec  0.02 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Two level Routing                      3.41%  138.35 sec  138.37 sec  0.02 sec  0.02 sec 
[10/10 16:12:17    157s] (I)       | | | | | +-Two Level Routing (Regular)          2.68%  138.35 sec  138.37 sec  0.01 sec  0.01 sec 
[10/10 16:12:17    157s] (I)       | | | | | +-Two Level Routing (Strong)           0.49%  138.37 sec  138.37 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | +-Phase 1d                                14.08%  138.37 sec  138.45 sec  0.08 sec  0.08 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Detoured routing (1T)                 14.05%  138.37 sec  138.45 sec  0.08 sec  0.08 sec 
[10/10 16:12:17    157s] (I)       | | | +-Phase 1e                                 0.26%  138.45 sec  138.45 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Route legalization                     0.13%  138.45 sec  138.45 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | | | +-Legalize Blockage Violations         0.12%  138.45 sec  138.45 sec  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)       | | | +-Phase 1l                                 5.01%  138.45 sec  138.48 sec  0.03 sec  0.03 sec 
[10/10 16:12:17    157s] (I)       | | | | +-Layer assignment (1T)                  3.88%  138.45 sec  138.48 sec  0.02 sec  0.02 sec 
[10/10 16:12:17    157s] (I)       | +-Export cong map                             16.29%  138.52 sec  138.60 sec  0.09 sec  0.09 sec 
[10/10 16:12:17    157s] (I)       | | +-Export 2D cong map                         7.51%  138.56 sec  138.60 sec  0.04 sec  0.04 sec 
[10/10 16:12:17    157s] (I)      ======================= Summary by functions ========================
[10/10 16:12:17    157s] (I)       Lv  Step                                      %      Real       CPU 
[10/10 16:12:17    157s] (I)      ---------------------------------------------------------------------
[10/10 16:12:17    157s] (I)        0  Early Global Route                  100.00%  0.54 sec  0.41 sec 
[10/10 16:12:17    157s] (I)        1  Early Global Route kernel            98.63%  0.53 sec  0.41 sec 
[10/10 16:12:17    157s] (I)        2  Global Routing                       51.02%  0.28 sec  0.24 sec 
[10/10 16:12:17    157s] (I)        2  Import and model                     25.79%  0.14 sec  0.07 sec 
[10/10 16:12:17    157s] (I)        2  Export cong map                      16.29%  0.09 sec  0.09 sec 
[10/10 16:12:17    157s] (I)        3  Net group 2                          34.55%  0.19 sec  0.19 sec 
[10/10 16:12:17    157s] (I)        3  Create route DB                      12.99%  0.07 sec  0.05 sec 
[10/10 16:12:17    157s] (I)        3  Create route kernel                  11.43%  0.06 sec  0.01 sec 
[10/10 16:12:17    157s] (I)        3  Net group 1                           8.29%  0.04 sec  0.04 sec 
[10/10 16:12:17    157s] (I)        3  Export 2D cong map                    7.51%  0.04 sec  0.04 sec 
[10/10 16:12:17    157s] (I)        3  Create place DB                       1.16%  0.01 sec  0.01 sec 
[10/10 16:12:17    157s] (I)        3  Initialization                        0.28%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        4  Phase 1d                             14.58%  0.08 sec  0.08 sec 
[10/10 16:12:17    157s] (I)        4  Import route data (1T)               12.74%  0.07 sec  0.05 sec 
[10/10 16:12:17    157s] (I)        4  Phase 1l                              5.04%  0.03 sec  0.03 sec 
[10/10 16:12:17    157s] (I)        4  Phase 1c                              4.63%  0.03 sec  0.02 sec 
[10/10 16:12:17    157s] (I)        4  Phase 1a                              2.75%  0.01 sec  0.01 sec 
[10/10 16:12:17    157s] (I)        4  Phase 1b                              2.66%  0.01 sec  0.01 sec 
[10/10 16:12:17    157s] (I)        4  Import place data                     1.14%  0.01 sec  0.01 sec 
[10/10 16:12:17    157s] (I)        4  Phase 1e                              0.43%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        4  Generate topology                     0.27%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        5  Detoured routing (1T)                14.52%  0.08 sec  0.08 sec 
[10/10 16:12:17    157s] (I)        5  Model blockage capacity               5.63%  0.03 sec  0.03 sec 
[10/10 16:12:17    157s] (I)        5  Two level Routing                     4.58%  0.02 sec  0.02 sec 
[10/10 16:12:17    157s] (I)        5  Layer assignment (1T)                 3.90%  0.02 sec  0.02 sec 
[10/10 16:12:17    157s] (I)        5  Monotonic routing (1T)                2.01%  0.01 sec  0.01 sec 
[10/10 16:12:17    157s] (I)        5  Read blockages ( Layer 1-5 )          1.99%  0.01 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        5  Pattern routing (1T)                  1.10%  0.01 sec  0.01 sec 
[10/10 16:12:17    157s] (I)        5  Pattern Routing Avoiding Blockages    0.93%  0.01 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        5  Read nets                             0.92%  0.00 sec  0.01 sec 
[10/10 16:12:17    157s] (I)        5  Add via demand to 2D                  0.54%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        5  Initialize 3D grid graph              0.38%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        5  Read instances and placement          0.35%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        5  Read prerouted                        0.19%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        5  Route legalization                    0.15%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        5  Set up via pillars                    0.08%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        5  Read blackboxes                       0.05%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        5  Read net priorities                   0.01%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        6  Initialize 3D capacity                5.15%  0.03 sec  0.03 sec 
[10/10 16:12:17    157s] (I)        6  Two Level Routing (Regular)           3.19%  0.02 sec  0.02 sec 
[10/10 16:12:17    157s] (I)        6  Two Level Routing (Strong)            0.93%  0.01 sec  0.01 sec 
[10/10 16:12:17    157s] (I)        6  Read instance blockages               0.53%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        6  Legalize Blockage Violations          0.12%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        6  Read clock blockages                  0.08%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        6  Read other blockages                  0.08%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        6  Read PG blockages                     0.07%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] (I)        7  Allocate memory for PG via list       0.03%  0.00 sec  0.00 sec 
[10/10 16:12:17    157s] Running post-eGR process
[10/10 16:12:17    157s] OPERPROF: Starting HotSpotCal at level 1, MEM:3071.0M, EPOCH TIME: 1760127137.252118
[10/10 16:12:17    157s] [hotspot] +------------+---------------+---------------+
[10/10 16:12:17    157s] [hotspot] |            |   max hotspot | total hotspot |
[10/10 16:12:17    157s] [hotspot] +------------+---------------+---------------+
[10/10 16:12:17    157s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[10/10 16:12:17    157s] [hotspot] | normalized |          0.26 |          0.26 |
[10/10 16:12:17    157s] [hotspot] +------------+---------------+---------------+
[10/10 16:12:17    157s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[10/10 16:12:17    157s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[10/10 16:12:17    157s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:12:17    157s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[10/10 16:12:17    157s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:12:17    157s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.006, MEM:3071.9M, EPOCH TIME: 1760127137.257783
[10/10 16:12:17    157s] OPERPROF: Starting HotSpotCal at level 1, MEM:3071.9M, EPOCH TIME: 1760127137.257970
[10/10 16:12:17    157s] [hotspot] |  1  |   133.40   597.08   199.64   663.32 |        0.26   |             NA                |
[10/10 16:12:17    157s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:12:17    157s] [hotspot] Hotspot report including placement blocked areas
[10/10 16:12:17    157s] [hotspot] +------------+---------------+---------------+
[10/10 16:12:17    157s] [hotspot] |            |   max hotspot | total hotspot |
[10/10 16:12:17    157s] [hotspot] +------------+---------------+---------------+
[10/10 16:12:17    157s] [hotspot] max/total 0.52/0.52, big hotspot (>10) total 0.00
[10/10 16:12:17    157s] [hotspot] | normalized |          0.52 |          0.52 |
[10/10 16:12:17    157s] [hotspot] +------------+---------------+---------------+
[10/10 16:12:17    157s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[10/10 16:12:17    157s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[10/10 16:12:17    157s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:12:17    157s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[10/10 16:12:17    157s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:12:17    157s] [hotspot] |  1  |   133.40   597.08   199.64   663.32 |        0.52   |             NA                |
[10/10 16:12:17    157s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[10/10 16:12:17    157s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:3071.9M, EPOCH TIME: 1760127137.262781
[10/10 16:12:17    157s] Effort level <high> specified for reg2reg path_group
[10/10 16:12:17    157s] Reported timing to dir debug
[10/10 16:12:17    157s] **opt_design ... cpu = 0:01:10, real = 0:01:54, mem = 3072.8M, totSessionCpu=0:02:39 **
[10/10 16:12:17    157s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3072.8M, EPOCH TIME: 1760127137.460244
[10/10 16:12:17    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:17    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:17    157s] 
[10/10 16:12:17    157s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:12:17    157s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:12:17    157s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3073.3M, EPOCH TIME: 1760127137.470530
[10/10 16:12:17    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:410).
[10/10 16:12:17    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:18    158s] 
[10/10 16:12:18    158s] OptSummary:
[10/10 16:12:18    158s] 
[10/10 16:12:18    158s] ------------------------------------------------------------------
[10/10 16:12:18    158s]      opt_design Final Summary
[10/10 16:12:18    158s] ------------------------------------------------------------------
[10/10 16:12:18    158s] 
[10/10 16:12:18    158s] Setup views included:
[10/10 16:12:18    158s]  tt_v1.8_25C_Nominal_25_func 
[10/10 16:12:18    158s] 
[10/10 16:12:18    158s] +--------------------+---------+---------+---------+
[10/10 16:12:18    158s] |     Setup mode     |   all   | reg2reg | default |
[10/10 16:12:18    158s] +--------------------+---------+---------+---------+
[10/10 16:12:18    158s] |           WNS (ns):|  0.007  |  0.007  |  0.081  |
[10/10 16:12:18    158s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/10 16:12:18    158s] |    Violating Paths:|    0    |    0    |    0    |
[10/10 16:12:18    158s] |          All Paths:|   120   |   117   |   103   |
[10/10 16:12:18    158s] +--------------------+---------+---------+---------+
[10/10 16:12:18    158s] 
[10/10 16:12:18    158s] +----------------+-------------------------------+------------------+
[10/10 16:12:18    158s] |                |              Real             |       Total      |
[10/10 16:12:18    158s] |    DRVs        +------------------+------------+------------------|
[10/10 16:12:18    158s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/10 16:12:18    158s] +----------------+------------------+------------+------------------+
[10/10 16:12:18    158s] |   max_cap      |[10/10 16:12:18    158s] 
      0 (0)       |   0.000    |      0 (0)       |
[10/10 16:12:18    158s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/10 16:12:18    158s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/10 16:12:18    158s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/10 16:12:18    158s] +----------------+------------------+------------+------------------+
[10/10 16:12:18    158s] 
[10/10 16:12:18    158s] Density: 2.811%
[10/10 16:12:18    158s] Routing Overflow: 0.12% H and 0.08% V
[10/10 16:12:18    158s] ------------------------------------------------------------------
[10/10 16:12:18    158s] Begin: Collecting metrics
[10/10 16:12:18    158s]  
[10/10 16:12:19      0s] 
[10/10 16:12:19      0s] =============================================================================================
[10/10 16:12:19      0s]  Step TAT Report : QThreadWorker #1 / clock_opt_design #1                       25.11-s102_1
[10/10 16:12:19      0s] =============================================================================================
[10/10 16:12:19      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:12:19      0s] ---------------------------------------------------------------------------------------------
[10/10 16:12:19      0s] [ MISC                   ]          0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[10/10 16:12:19      0s] ---------------------------------------------------------------------------------------------
[10/10 16:12:19      0s]  QThreadWorker #1 TOTAL             0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[10/10 16:12:19      0s] ---------------------------------------------------------------------------------------------

 
[10/10 16:12:20    158s]  ------------------------------------------------------------------------------------------------------------------------------------------ 
[10/10 16:12:20    158s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
[10/10 16:12:20    158s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
[10/10 16:12:20    158s] |-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
[10/10 16:12:20    158s] | initial_summary         |    -0.124 |   -0.198 |           |       -2 |        2.67 |      |       | 0:00:01  |        3038 |    5 |   2 |
[10/10 16:12:20    158s] | route_type_refinement   |           |          |           |          |             |      |       | 0:00:00  |        3040 |      |     |
[10/10 16:12:20    158s] | simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        3042 |      |     |
[10/10 16:12:20    158s] | excluded_clk_net_fixing |           |          |           |          |             |      |       | 0:00:00  |        3042 |      |     |
[10/10 16:12:20    158s] | drv_fixing              |    -0.124 |   -0.199 |        -1 |       -2 |        2.84 |      |       | 0:00:02  |        3062 |    9 |   0 |
[10/10 16:12:20    158s] | global_opt              |           |   -0.082 |           |       -1 |        2.85 |      |       | 0:00:02  |        3073 |      |     |
[10/10 16:12:20    158s] | area_reclaiming         |    -0.082 |   -0.082 |        -1 |       -1 |        2.64 |      |       | 0:00:03  |        3076 |      |     |
[10/10 16:12:20    158s] | drv_fixing_2            |    -0.082 |   -0.082 |        -1 |       -1 |        2.71 |      |       | 0:00:02  |        3077 |    0 |   0 |
[10/10 16:12:20    158s] | wns_fixing              |     0.029 |    0.029 |         0 |        0 |        2.81 |      |       | 0:00:48  |        3123 |      |     |
[10/10 16:12:20    158s] | area_reclaiming_2       |     0.009 |    0.009 |         0 |        0 |        2.72 |      |       | 0:00:02  |        3086 |      |     |
[10/10 16:12:20    158s] | area_reclaiming_3       |     0.010 |    0.010 |         0 |        0 |        2.63 |      |       | 0:00:03  |        3085 |      |     |
[10/10 16:12:20    158s] | local_wire_reclaim      |           |          |           |          |             |      |       | 0:00:02  |        3092 |      |     |
[10/10 16:12:20    158s] | global_route            |           |          |           |          |             | 0.26 |  0.26 | 0:00:01  |        3028 |      |     |
[10/10 16:12:20    158s] | route_type_refinement_2 |           |          |           |          |             |      |       | 0:00:00  |        3028 |      |     |
[10/10 16:12:20    158s] | drv_eco_fixing          |     0.007 |    0.007 |         0 |        0 |        2.81 |      |       | 0:00:01  |        3094 |    4 |   0 |
[10/10 16:12:20    158s] | legalization            |           |          |           |          |             |      |       | 0:00:01  |        3091 |      |     |
[10/10 16:12:20    158s] | final_summary           |     0.007 |    0.007 |           |        0 |        2.81 | 0.52 |  0.52 | 0:00:04  |        3077 |    0 |   0 |
[10/10 16:12:20    158s]  ------------------------------------------------------------------------------------------------------------------------------------------ 
Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:02.0, peak res=3076.8M, current mem=3076.8M)

[10/10 16:12:20    158s] End: Collecting metrics
[10/10 16:12:20    158s] **opt_design ... cpu = 0:01:11, real = 0:01:57, mem = 3076.8M, totSessionCpu=0:02:39 **
[10/10 16:12:20    158s] *** Finished opt_design ***
[10/10 16:12:20    158s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:12:20    158s] UM:*                                                                   final
[10/10 16:12:20    158s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:12:20    158s] UM:*                                                                   opt_design_postcts
[10/10 16:12:20    158s] Info: final physical memory for 2 CRR processes is 982.78MB.
[10/10 16:12:22    158s] Info: Summary of CRR changes:
[10/10 16:12:22    158s]       - Timing transform commits:       4
[10/10 16:12:22    158s] 
[10/10 16:12:22    158s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:18 real=  0:02:39)
[10/10 16:12:22    158s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[10/10 16:12:22    158s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:06.8 real=0:00:06.8)
[10/10 16:12:22    158s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:39.6 real=0:00:48.6)
[10/10 16:12:22    158s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.9 real=0:00:02.9)
[10/10 16:12:22    158s] Deleting Lib Analyzer.
[10/10 16:12:22    158s] Info: Destroy the CCOpt slew target map.
[10/10 16:12:22    158s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/10 16:12:22    158s] clean pInstBBox. size 0
[10/10 16:12:22    158s] 
[10/10 16:12:22    158s] TimeStamp Deleting Cell Server Begin ...
[10/10 16:12:22    158s] 
[10/10 16:12:22    158s] TimeStamp Deleting Cell Server End ...
[10/10 16:12:22    158s] Set place::cacheFPlanSiteMark to 0
[10/10 16:12:22    158s] Cell top_lvl LLGs are deleted
[10/10 16:12:22    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:22    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:22    158s] Info: pop threads available for lower-level modules during optimization.
[10/10 16:12:22    158s] (clock_opt_design): dumping clock statistics to metric
[10/10 16:12:22    158s] Updating ideal nets and annotations...
[10/10 16:12:22    158s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[10/10 16:12:22    158s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:12:22    158s] No differences between SDC and CTS ideal net status found.
[10/10 16:12:22    158s] Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early...
[10/10 16:12:22    158s] End AAE Lib Interpolated Model. (MEM=3077.199219 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/10 16:12:22    158s] Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:12:22    158s] Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[10/10 16:12:22    158s] Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/10 16:12:22    158s] Clock DAG hash : c66fcda24cbb320a dae7dae684ef9e46
[10/10 16:12:22    158s] CTS services accumulated run-time stats :
[10/10 16:12:22    158s]   delay calculator: calls=4393, total_wall_time=0.526s, mean_wall_time=0.120ms
[10/10 16:12:22    158s]   legalizer: calls=541, total_wall_time=0.027s, mean_wall_time=0.051ms
[10/10 16:12:22    158s]   steiner router: calls=4181, total_wall_time=0.243s, mean_wall_time=0.058ms
[10/10 16:12:22    158s] UM: Running design category ...
[10/10 16:12:22    158s] Cell top_lvl LLGs are deleted
[10/10 16:12:22    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:22    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:22    159s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3080.0M, EPOCH TIME: 1760127142.272790
[10/10 16:12:22    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:22    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:22    159s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3080.0M, EPOCH TIME: 1760127142.273094
[10/10 16:12:22    159s] Max number of tech site patterns supported in site array is 256.
[10/10 16:12:22    159s] Core basic site is CoreSite
[10/10 16:12:22    159s] After signature check, allow fast init is false, keep pre-filter is true.
[10/10 16:12:22    159s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/10 16:12:22    159s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[10/10 16:12:22    159s] SiteArray: use 3,457,024 bytes
[10/10 16:12:22    159s] SiteArray: current memory after site array memory allocation 3079.9M
[10/10 16:12:22    159s] SiteArray: FP blocked sites are writable
[10/10 16:12:22    159s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3079.9M, EPOCH TIME: 1760127142.287005
[10/10 16:12:22    159s] Process 10929 (called=522 computed=29) wires and vias for routing blockage analysis
[10/10 16:12:22    159s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.005, REAL:0.005, MEM:3079.9M, EPOCH TIME: 1760127142.292497
[10/10 16:12:22    159s] SiteArray: number of non floorplan blocked sites for llg default is 330030
[10/10 16:12:22    159s] Atter site array init, number of instance map data is 0.
[10/10 16:12:22    159s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.022, REAL:0.022, MEM:3079.9M, EPOCH TIME: 1760127142.295549
[10/10 16:12:22    159s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.024, REAL:0.025, MEM:3080.0M, EPOCH TIME: 1760127142.297852
[10/10 16:12:22    159s] Cell top_lvl LLGs are deleted
[10/10 16:12:22    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:410).
[10/10 16:12:22    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:22    159s] # Resetting pin-track-align track data.
[10/10 16:12:22    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:22    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:22    159s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:12:22    159s] UM:          95.14            145          0.000 ns          0.007 ns  clock_opt_design
[10/10 16:12:22    159s] 
[10/10 16:12:22    159s] *** Summary of all messages that are not suppressed in this session:
[10/10 16:12:22    159s] Severity  ID               Count  Summary                                  
[10/10 16:12:22    159s] WARNING   IMPPTN-1250         12  Pin placement has been enabled on metal ...
[10/10 16:12:22    159s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/10 16:12:22    159s] WARNING   IMPCCOPT-2231        1  CCOpt data structures have been affected...
[10/10 16:12:22    159s] WARNING   IMPCCOPT-2427        2  The cts_target_maximum_transition_time %...
[10/10 16:12:22    159s] *** Message Summary: 16 warning(s), 0 error(s)
[10/10 16:12:22    159s] 
[10/10 16:12:22    159s] *** clock_opt_design #1 [finish] () : cpu/real = 0:01:35.2/0:02:25.4 (0.7), totSession cpu/real = 0:02:40.4/0:03:33.5 (0.8), mem = 3080.2M
[10/10 16:12:22    159s] 
[10/10 16:12:22    159s] =============================================================================================
[10/10 16:12:22    159s]  Final TAT Report : clock_opt_design #1                                         25.11-s102_1
[10/10 16:12:22    159s] =============================================================================================
[10/10 16:12:22    159s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/10 16:12:22    159s] ---------------------------------------------------------------------------------------------
[10/10 16:12:22    159s] [ InitOpt                ]      1   0:00:35.6  (  24.5 % )     0:00:36.8 /  0:00:02.8    0.1
[10/10 16:12:22    159s] [ WnsOpt                 ]      1   0:00:46.1  (  31.7 % )     0:00:48.3 /  0:00:39.3    0.8
[10/10 16:12:22    159s] [ GlobalOpt              ]      1   0:00:02.2  (   1.5 % )     0:00:02.2 /  0:00:02.2    1.0
[10/10 16:12:22    159s] [ DrvOpt                 ]      4   0:00:04.9  (   3.4 % )     0:00:04.9 /  0:00:04.9    1.0
[10/10 16:12:22    159s] [ SimplifyNetlist        ]      1   0:00:00.6  (   0.4 % )     0:00:00.7 /  0:00:00.6    1.0
[10/10 16:12:22    159s] [ SkewClock              ]      1   0:00:00.8  (   0.6 % )     0:00:02.1 /  0:00:00.9    0.4
[10/10 16:12:22    159s] [ AreaOpt                ]      3   0:00:08.9  (   6.1 % )     0:00:09.2 /  0:00:09.1    1.0
[10/10 16:12:22    159s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:22    159s] [ ViewPruning            ]     10   0:00:00.1  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:12:22    159s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.1 % )     0:00:02.5 /  0:00:01.4    0.6
[10/10 16:12:22    159s] [ MetricReport           ]     17   0:00:05.3  (   3.6 % )     0:00:05.3 /  0:00:04.2    0.8
[10/10 16:12:22    159s] [ DrvReport              ]      3   0:00:01.2  (   0.8 % )     0:00:01.2 /  0:00:00.2    0.2
[10/10 16:12:22    159s] [ CongRefineRouteType    ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[10/10 16:12:22    159s] [ LocalWireReclaim       ]      1   0:00:00.1  (   0.0 % )     0:00:01.8 /  0:00:01.8    1.0
[10/10 16:12:22    159s] [ SlackTraversorInit     ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.2
[10/10 16:12:22    159s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:22    159s] [ PowerInterfaceInit     ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[10/10 16:12:22    159s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[10/10 16:12:22    159s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/10 16:12:22    159s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[10/10 16:12:22    159s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[10/10 16:12:22    159s] [ IncrReplace            ]      1   0:00:11.3  (   7.7 % )     0:00:13.7 /  0:00:12.0    0.9
[10/10 16:12:22    159s] [ RefinePlace            ]      8   0:00:02.7  (   1.8 % )     0:00:02.9 /  0:00:02.8    1.0
[10/10 16:12:22    159s] [ DetailPlaceInit        ]      5   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[10/10 16:12:22    159s] [ CTS                    ]      1   0:00:07.3  (   5.1 % )     0:00:24.6 /  0:00:21.9    0.9
[10/10 16:12:22    159s] [ EarlyGlobalRoute       ]     12   0:00:05.9  (   4.1 % )     0:00:05.9 /  0:00:04.2    0.7
[10/10 16:12:22    159s] [ ExtractRC              ]      5   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    0.9
[10/10 16:12:22    159s] [ UpdateTimingGraph      ]      7   0:00:00.4  (   0.3 % )     0:00:02.5 /  0:00:02.4    1.0
[10/10 16:12:22    159s] [ FullDelayCalc          ]      6   0:00:02.8  (   1.9 % )     0:00:02.9 /  0:00:02.7    0.9
[10/10 16:12:22    159s] [ TimingUpdate           ]     72   0:00:01.6  (   1.1 % )     0:00:01.6 /  0:00:01.6    1.0
[10/10 16:12:22    159s] [ TimingReport           ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/10 16:12:22    159s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.1    0.9
[10/10 16:12:22    159s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[10/10 16:12:22    159s] [ QThreadWait            ]      1   0:00:01.3  (   0.9 % )     0:00:01.3 /  0:00:00.1      *
[10/10 16:12:22    159s] [ MISC                   ]          0:00:04.9  (   3.3 % )     0:00:04.9 /  0:00:03.2    0.7
[10/10 16:12:22    159s] ---------------------------------------------------------------------------------------------
[10/10 16:12:22    159s]  clock_opt_design #1 TOTAL          0:02:25.4  ( 100.0 % )     0:02:25.4 /  0:01:35.2    0.7
[10/10 16:12:22    159s] ---------------------------------------------------------------------------------------------
[10/10 16:12:22    159s] Ending "clock_opt_design" (total cpu=0:01:35, real=0:02:25, peak res=3130.6M, current mem=3019.4M)
[10/10 16:12:22    159s] @flow 5: }
[10/10 16:12:22    159s] #@ End verbose flow_step implementation.cts.add_clock_tree
[10/10 16:12:24    160s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:12:24    160s] UM:         101.15            151          0.000 ns          0.007 ns  add_clock_tree
[10/10 16:12:34    171s] #@ Begin verbose flow_step implementation.cts.add_tieoffs
[10/10 16:12:34    171s] @flow 2: #- insert dedicated tieoff models
[10/10 16:12:34    171s] @flow 3: if {[get_db add_tieoffs_cells] ne "" } {
[10/10 16:12:34    171s] @@flow 4: delete_tieoffs
[10/10 16:12:34    171s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3109.8M, EPOCH TIME: 1760127154.723563
[10/10 16:12:34    171s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:3109.9M, EPOCH TIME: 1760127154.723813
[10/10 16:12:34    171s]   Deleted 0 logical insts of cell TIEHI
[10/10 16:12:34    171s]   Deleted 0 logical insts of cell TIELO
[10/10 16:12:34    171s] @@flow 5: add_tieoffs -matching_power_domains true
[10/10 16:12:34    171s] Memory usage before memory release/compaction is 3110.1
[10/10 16:12:34    171s] Do memory release/compaction at beginning of DPlace-Init.
[10/10 16:12:34    171s] Memory usage at beginning of DPlace-Init is 3082.3M.
[10/10 16:12:34    171s] OPERPROF: Starting DPlace-Init at level 1, MEM:3082.3M, EPOCH TIME: 1760127154.728560
[10/10 16:12:34    171s] Processing tracks to init pin-track alignment.
[10/10 16:12:34    171s] z: 2, totalTracks: 1
[10/10 16:12:34    171s] z: 4, totalTracks: 1
[10/10 16:12:34    171s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/10 16:12:34    171s] Cell top_lvl LLGs are deleted
[10/10 16:12:34    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:34    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:34    171s] # Building top_lvl llgBox search-tree.
[10/10 16:12:34    171s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3082.5M, EPOCH TIME: 1760127154.756916
[10/10 16:12:34    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:34    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:34    171s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3082.5M, EPOCH TIME: 1760127154.757230
[10/10 16:12:34    171s] Max number of tech site patterns supported in site array is 256.
[10/10 16:12:34    171s] Core basic site is CoreSite
[10/10 16:12:34    171s] After signature check, allow fast init is false, keep pre-filter is true.
[10/10 16:12:34    171s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/10 16:12:34    171s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[10/10 16:12:34    171s] SiteArray: use 3,457,024 bytes
[10/10 16:12:34    171s] SiteArray: current memory after site array memory allocation 3082.5M
[10/10 16:12:34    171s] SiteArray: FP blocked sites are writable
[10/10 16:12:34    171s] Keep-away cache is enable on metals: 1-5
[10/10 16:12:34    171s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/10 16:12:34    171s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3082.5M, EPOCH TIME: 1760127154.771442
[10/10 16:12:34    171s] Process 10929 (called=522 computed=29) wires and vias for routing blockage analysis
[10/10 16:12:34    171s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.005, REAL:0.006, MEM:3082.5M, EPOCH TIME: 1760127154.777158
[10/10 16:12:34    171s] SiteArray: number of non floorplan blocked sites for llg default is 330030
[10/10 16:12:34    171s] Atter site array init, number of instance map data is 0.
[10/10 16:12:34    171s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.022, REAL:0.023, MEM:3082.5M, EPOCH TIME: 1760127154.779833
[10/10 16:12:34    171s] 
[10/10 16:12:34    171s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[10/10 16:12:34    171s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[10/10 16:12:34    171s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.027, REAL:0.028, MEM:3082.9M, EPOCH TIME: 1760127154.785002
[10/10 16:12:34    171s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3082.9M, EPOCH TIME: 1760127154.785076
[10/10 16:12:34    171s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3082.9M, EPOCH TIME: 1760127154.785217
[10/10 16:12:34    171s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3082.9MB).
[10/10 16:12:34    171s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.061, REAL:0.063, MEM:3082.9M, EPOCH TIME: 1760127154.791651
[10/10 16:12:34    171s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3082.9M, EPOCH TIME: 1760127154.791731
[10/10 16:12:34    171s] Options: No distance constraint, No Fan-out constraint.
[10/10 16:12:34    171s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:3082.9M, EPOCH TIME: 1760127154.792159
[10/10 16:12:34    171s] 
[10/10 16:12:34    171s] Creating Lib Analyzer ...
[10/10 16:12:34    171s] Info: 1 threads available for lower-level modules during optimization.
[10/10 16:12:34    171s] Info: pop threads available for lower-level modules during optimization.
[10/10 16:12:34    171s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[10/10 16:12:34    171s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[10/10 16:12:34    171s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[10/10 16:12:34    171s] 
[10/10 16:12:34    171s] {RT Nominal_25C 0 2 5  {4 0} 1}
[10/10 16:12:35    171s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:53 mem=3093.1M
[10/10 16:12:35    171s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:53 mem=3093.1M
[10/10 16:12:35    171s] Creating Lib Analyzer, finished. 
[10/10 16:12:35    171s] ### Creating TopoMgr, started
[10/10 16:12:35    171s] ### Creating TopoMgr, finished
[10/10 16:12:35    171s] #optDebug: Start CG creation (mem=3093.1M)
[10/10 16:12:35    171s]  ...initializing CG [10/10 16:12:35    171s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[10/10 16:12:35    171s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
ToF 2042.4130um
[10/10 16:12:35    171s] (cpu=0:00:00.3, mem=3149.4M)
[10/10 16:12:35    171s]  ...processing cgPrt (cpu=0:00:00.3, mem=3149.4M)
[10/10 16:12:35    171s]  ...processing cgEgp (cpu=0:00:00.3, mem=3149.4M)
[10/10 16:12:35    171s]  ...processing cgPbk (cpu=0:00:00.3, mem=3149.4M)
[10/10 16:12:35    171s]  ...processing cgNrb(cpu=0:00:00.3, mem=3149.4M)
[10/10 16:12:35    171s]  ...processing cgObs (cpu=0:00:00.3, mem=3149.4M)
[10/10 16:12:35    171s]  ...processing cgCon (cpu=0:00:00.3, mem=3149.4M)
[10/10 16:12:35    171s]  ...processing cgPdm (cpu=0:00:00.3, mem=3149.4M)
[10/10 16:12:35    171s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=3149.4M)
[10/10 16:12:35    171s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3149.4M, EPOCH TIME: 1760127155.372246
[10/10 16:12:35    171s] Re-routed 1 nets
[10/10 16:12:35    171s] INFO: Total Number of Tie Cells (TIEHI) placed: 1  
[10/10 16:12:35    171s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:3149.4M, EPOCH TIME: 1760127155.372376
[10/10 16:12:35    171s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3149.4M, EPOCH TIME: 1760127155.375959
[10/10 16:12:35    171s] INFO: Total Number of Tie Cells (TIELO) placed: 0  
[10/10 16:12:35    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1826).
[10/10 16:12:35    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:35    171s] Cell top_lvl LLGs are deleted
[10/10 16:12:35    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:35    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/10 16:12:35    171s] # Resetting pin-track-align track data.
[10/10 16:12:35    171s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.005, REAL:0.006, MEM:3143.2M, EPOCH TIME: 1760127155.381903
[10/10 16:12:35    171s] Memory usage before memory release/compaction is 3143.2
[10/10 16:12:35    171s] Do memory release/compaction at end of DPlace-Cleanup.
[10/10 16:12:35    171s] Memory usage at end of DPlace-Cleanup is 3143.2M.
[10/10 16:12:35    171s] @flow 6: }
[10/10 16:12:35    171s] #@ End verbose flow_step implementation.cts.add_tieoffs
[10/10 16:12:36    173s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:12:36    173s] UM:          12.59             12                                      add_tieoffs
[10/10 16:12:42    178s] #@ Begin verbose flow_step implementation.cts.block_finish
[10/10 16:12:42    178s] @flow 2: apply {{} {
[10/10 16:12:42    178s]     #- Make sure flow_report_name is reset from any reports executed during the flow
[10/10 16:12:42    178s]     set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
[10/10 16:12:42    178s]     #- Set DB for handoff to Innovus
[10/10 16:12:42    178s]     if {[is_flow -inside flow:syn_opt]} {
[10/10 16:12:42    178s]       set_db flow_write_db_common true
[10/10 16:12:42    178s]     }
[10/10 16:12:42    178s]   
[10/10 16:12:42    178s]     #- Set value for SPEF output file generation
[10/10 16:12:42    178s]     if {[get_db flow_branch] ne ""} {
[10/10 16:12:42    178s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
[10/10 16:12:42    178s]     } else {
[10/10 16:12:42    178s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
[10/10 16:12:42    178s]     }
[10/10 16:12:42    178s]     set_db flow_spef_directory $out_dir
[10/10 16:12:42    178s]   
[10/10 16:12:42    178s]     #- Store non-default root attributes to metrics
[10/10 16:12:42    178s]     catch {report_obj -tcl} flow_root_config
[10/10 16:12:42    178s]     if {[dict exists $flow_root_config root:/]} {
[10/10 16:12:42    178s]       set flow_root_config [dict get $flow_root_config root:/]
[10/10 16:12:42    178s]     } elseif {[dict exists $flow_root_config root:]} {
[10/10 16:12:42    178s]       set flow_root_config [dict get $flow_root_config root:]
[10/10 16:12:42    178s]     } else {
[10/10 16:12:42    178s]     }
[10/10 16:12:42    178s]     foreach key [dict keys $flow_root_config] {
[10/10 16:12:42    178s]       if {[string length [dict get $flow_root_config $key]] > 200} {
[10/10 16:12:42    178s]         dict set flow_root_config $key "\[long value truncated\]"
[10/10 16:12:42    178s]       }
[10/10 16:12:42    178s]     }
[10/10 16:12:42    178s]     set_metric -name flow.root_config -value $flow_root_config
[10/10 16:12:42    178s]   }}
[10/10 16:12:42    178s] #@ End verbose flow_step implementation.cts.block_finish
[10/10 16:12:43    180s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:12:43    180s] UM:           6.85              7                                      block_finish
[10/10 16:12:44    180s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/10 16:12:44    180s] #% Begin save design ... (date=10/10 16:12:44, mem=3161.2M)
[10/10 16:12:44    180s] % Begin Save ccopt configuration ... (date=10/10 16:12:44, mem=3161.2M)
[10/10 16:12:44    180s] % End Save ccopt configuration ... (date=10/10 16:12:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=3161.6M, current mem=3161.6M)
[10/10 16:12:44    180s] % Begin Save netlist data ... (date=10/10 16:12:44, mem=3161.6M)
[10/10 16:12:44    180s] Writing Binary DB to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.v.bin in single-threaded mode...
[10/10 16:12:44    180s] % End Save netlist data ... (date=10/10 16:12:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=3161.6M, current mem=3161.6M)
[10/10 16:12:44    180s] Saving symbol-table file ...
[10/10 16:12:44    180s] Saving congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.route.congmap.gz ...
[10/10 16:12:44    180s] % Begin Save AAE data ... (date=10/10 16:12:44, mem=3162.1M)
[10/10 16:12:44    180s] Saving AAE Data ...
[10/10 16:12:44    180s] % End Save AAE data ... (date=10/10 16:12:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=3222.6M, current mem=3164.4M)
[10/10 16:12:44    180s] Saving preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/gui.pref.tcl ...
[10/10 16:12:45    181s] Saving mode setting ...
[10/10 16:12:45    181s] Saving root attributes to be loaded post write_db ...
[10/10 16:12:45    181s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[10/10 16:12:45    181s] Saving global file ...
[10/10 16:12:45    182s] Saving root attributes to be loaded previous write_db ...
[10/10 16:12:46    182s] % Begin Save floorplan data ... (date=10/10 16:12:46, mem=3164.2M)
[10/10 16:12:46    182s] Saving floorplan file ...
[10/10 16:12:46    182s] Convert 0 swires and 0 svias from compressed groups
[10/10 16:12:47    182s] % End Save floorplan data ... (date=10/10 16:12:47, total cpu=0:00:00.1, real=0:00:01.0, peak res=3164.7M, current mem=3164.7M)
[10/10 16:12:47    182s] Saving PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:12:47 2025)
[10/10 16:12:47    182s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3164.7M) ***
[10/10 16:12:47    182s] *info - save blackBox cells to lef file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.bbox.lef
[10/10 16:12:47    182s] Saving Drc markers ...
[10/10 16:12:47    182s] ... 404 markers are saved ...
[10/10 16:12:47    182s] ... 0 geometry drc markers are saved ...
[10/10 16:12:47    182s] ... 0 antenna drc markers are saved ...
[10/10 16:12:47    182s] % Begin Save placement data ... (date=10/10 16:12:47, mem=3164.9M)
[10/10 16:12:47    182s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/10 16:12:47    182s] Save Adaptive View Pruning View Names to Binary file
[10/10 16:12:47    182s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3165.0M) ***
[10/10 16:12:47    182s] % End Save placement data ... (date=10/10 16:12:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=3165.1M, current mem=3165.1M)
[10/10 16:12:47    183s] % Begin Save routing data ... (date=10/10 16:12:47, mem=3165.1M)
[10/10 16:12:47    183s] Saving route file ...
[10/10 16:12:47    183s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3166.3M) ***
[10/10 16:12:47    183s] % End Save routing data ... (date=10/10 16:12:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=3165.3M, current mem=3165.3M)
[10/10 16:12:47    183s] Saving property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.prop
[10/10 16:12:47    183s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3168.4M) ***
[10/10 16:12:48    183s] #Saving pin access data to file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.apa ...
[10/10 16:12:48    183s] #
[10/10 16:12:48    183s] Saving rc congestion map /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.congmap.gz ...
[10/10 16:12:48    183s] Saving preRoute extracted patterns in file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.techData.gz' ...
[10/10 16:12:48    183s] Saving preRoute extraction data in directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/extraction/' ...
[10/10 16:12:48    183s] eee: Checksum of RC Grid density data=60
[10/10 16:12:48    183s] Saving rc congestion map /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.congmap.gz ...
[10/10 16:12:48    183s] % Begin Save power constraints data ... (date=10/10 16:12:48, mem=3168.4M)
[10/10 16:12:48    183s] % End Save power constraints data ... (date=10/10 16:12:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=3168.4M, current mem=3168.4M)
[10/10 16:12:49    183s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[10/10 16:12:49    183s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[10/10 16:12:49    183s] Generated self-contained design cts.enc_2
[10/10 16:12:49    184s] #% End save design ... (date=10/10 16:12:49, total cpu=0:00:03.6, real=0:00:05.0, peak res=3222.6M, current mem=3168.0M)
[10/10 16:12:49    184s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/10 16:12:49    184s] 
[10/10 16:12:49    184s] *** Summary of all messages that are not suppressed in this session:
[10/10 16:12:49    184s] Severity  ID               Count  Summary                                  
[10/10 16:12:49    184s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[10/10 16:12:49    184s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[10/10 16:12:49    184s] *** Message Summary: 3 warning(s), 0 error(s)
[10/10 16:12:49    184s] 
[10/10 16:12:50    184s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:12:50    184s] UM:*                                                                   write_db
[10/10 16:12:55    189s] #@ Begin verbose flow_step implementation.cts.write_output_screenshot
[10/10 16:12:55    189s] @flow 2: set inputstring [get_db flow_starting_db]
[10/10 16:12:55    189s] @flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
[10/10 16:12:55    189s] @flow 4: set filename [file tail $stepname]
[10/10 16:12:55    189s] @flow 5: set rootname [file rootname $filename]
[10/10 16:12:55    189s] @flow 6: set outfile "./output/screenshots/${rootname}.gif"
[10/10 16:12:55    189s] @flow 7: # Define the directory name
[10/10 16:12:55    189s] @flow 8: set dirName "output/screenshots"
[10/10 16:12:55    189s] @flow 10: # Check if the directory exists
[10/10 16:12:55    189s] @flow 11: if {![file exists $dirName]} {...
[10/10 16:12:55    189s] @flow 15: } else {
[10/10 16:12:55    189s] @flow 16: puts "Directory '$dirName' already exists."
[10/10 16:12:55    189s] Directory 'output/screenshots' already exists.
[10/10 16:12:55    189s] @flow 17: }
[10/10 16:12:55    189s] @@flow 18: write_to_gif $outfile
[10/10 16:12:55    190s] #@ End verbose flow_step implementation.cts.write_output_screenshot
[10/10 16:12:57    191s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/10 16:12:57    191s] UM:           6.51              6                                      write_output_screenshot
[10/10 16:13:02    196s] #@ Begin verbose flow_step implementation.cts.schedule_cts_report_postcts
[10/10 16:13:02    196s] @@flow 2: schedule_flow -flow report_postcts -include_in_metrics
[10/10 16:13:02    196s] #@ End verbose flow_step implementation.cts.schedule_cts_report_postcts
[10/10 16:13:08    202s] 
[10/10 16:13:08    202s] Program version = 25.11-s102_1
[10/10 16:13:08    202s] Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
[10/10 16:13:08    202s] Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
[10/10 16:13:08    202s] Starting time = Oct 10, 2025 16:09:37
[10/10 16:13:08    202s] Ending time = Oct 10, 2025 16:13:08
[10/10 16:13:08    202s] 
[10/10 16:13:08    202s] Run Flow Summary
[10/10 16:13:08    202s] ---------------------
[10/10 16:13:08    202s] 
[10/10 16:13:08    202s] Steps run:  implementation.cts.block_start implementation.cts.init_innovus.init_innovus_yaml implementation.cts.init_innovus.init_innovus_user implementation.cts.add_clock_tree implementation.cts.add_tieoffs implementation.cts.block_finish implementation.cts.write_output_screenshot implementation.cts.schedule_cts_report_postcts
[10/10 16:13:08    202s] 
[10/10 16:13:08    202s] Step status:
[10/10 16:13:08    202s]      implementation.cts.block_start                            success
[10/10 16:13:08    202s]      implementation.cts.init_innovus.init_innovus_yaml         success
[10/10 16:13:08    202s]      implementation.cts.init_innovus.init_innovus_user         success
[10/10 16:13:08    202s]      implementation.cts.add_clock_tree                         success
[10/10 16:13:08    202s]      implementation.cts.add_tieoffs                            success
[10/10 16:13:08    202s]      implementation.cts.block_finish                           success
[10/10 16:13:08    202s]      implementation.cts.write_output_screenshot                success
[10/10 16:13:08    202s]      implementation.cts.schedule_cts_report_postcts            success
[10/10 16:13:08    202s] 
[10/10 16:13:08    202s]  ---------------------------------------------------------------------------------------------------- 
[10/10 16:13:08    202s] | Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
[10/10 16:13:08    202s] |-------------+------------------+-------------------+-----------------------+-----------------------|
[10/10 16:13:08    202s] | syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
[10/10 16:13:08    202s] | syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
[10/10 16:13:08    202s] | syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
[10/10 16:13:08    202s] | floorplan   | 0:02:26          | 0:02:32           |                       |                       |
[10/10 16:13:08    202s] | prects      | 0:02:31          | 0:03:24           |                    -0 |                -0.002 |
[10/10 16:13:08    202s] | cts         | 0:03:07          | 0:04:00           |                     0 |                 0.007 |
[10/10 16:13:08    202s]  ---------------------------------------------------------------------------------------------------- 
[10/10 16:13:08    202s] 
[10/10 16:13:08    202s] *** Summary of all messages that are not suppressed in this session:
[10/10 16:13:08    202s] Severity  ID               Count  Summary                                  
[10/10 16:13:08    202s] WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/10 16:13:08    202s] WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
[10/10 16:13:08    202s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[10/10 16:13:08    202s] WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
[10/10 16:13:08    202s] WARNING   IMPPTN-1250         12  Pin placement has been enabled on metal ...
[10/10 16:13:08    202s] WARNING   IMPDB-6501           3  "set_db design_process_node" will be obs...
[10/10 16:13:08    202s] WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
[10/10 16:13:08    202s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[10/10 16:13:08    202s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/10 16:13:08    202s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[10/10 16:13:08    202s] WARNING   IMPCCOPT-2231        1  CCOpt data structures have been affected...
[10/10 16:13:08    202s] WARNING   IMPCCOPT-2427        2  The cts_target_maximum_transition_time %...
[10/10 16:13:08    202s] ERROR     IMPOAX-124           2  OpenAccess (OA) shared library installat...
[10/10 16:13:08    202s] ERROR     IMPOAX-332           2  Failed to initialize OpenAccess (OA) dat...
[10/10 16:13:08    202s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[10/10 16:13:08    202s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[10/10 16:13:08    202s] *** Message Summary: 168 warning(s), 4 error(s)
[10/10 16:13:08    202s] 
[10/10 16:13:08    202s] 
[10/10 16:13:08    202s] *** Memory Usage v#1 (Current mem = 3358.227M, initial mem = 917.242M) ***
[10/10 16:13:08    202s] --- Ending "Innovus" (totcpu=0:03:24, real=0:04:21, mem=3358.2M) ---
