Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Anformatic Golestan/Documents/Logic Circuits/10/Lab10/T_System_isim_beh.exe -prj C:/Users/Anformatic Golestan/Documents/Logic Circuits/10/Lab10/T_System_beh.prj work.T_System work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Anformatic Golestan/Documents/Logic Circuits/10/Lab10/D_FF.v" into library work
Analyzing Verilog file "C:/Users/Anformatic Golestan/Documents/Logic Circuits/10/Lab10/register.v" into library work
Analyzing Verilog file "C:/Users/Anformatic Golestan/Documents/Logic Circuits/10/Lab10/fsm.v" into library work
Analyzing Verilog file "C:/Users/Anformatic Golestan/Documents/Logic Circuits/10/Lab10/system.v" into library work
Analyzing Verilog file "C:/Users/Anformatic Golestan/Documents/Logic Circuits/10/Lab10/T_System.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module fsm_moore
Compiling module D
Compiling module register
Compiling module system_moore
Compiling module T_System
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable C:/Users/Anformatic Golestan/Documents/Logic Circuits/10/Lab10/T_System_isim_beh.exe
Fuse Memory Usage: 28092 KB
Fuse CPU Usage: 327 ms
