[["Interconnect-Centric Computing.", ["William J. Dally"], "https://doi.org/10.1109/HPCA.2007.346179", 0], ["An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors.", ["Haakon Dybdahl", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2007.346180", 11], ["Evaluating MapReduce for Multi-core and Multiprocessor Systems.", ["Colby Ranger", "Ramanan Raghuraman", "Arun Penmetsa", "Gary R. Bradski", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2007.346181", 12], ["Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications.", ["Hongtao Zhong", "Steven A. Lieberman", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2007.346182", 12], ["Implications of Device Timing Variability on Full Chip Timing.", ["Murali Annavaram", "Ed Grochowski", "Paul Reed"], "https://doi.org/10.1109/HPCA.2007.346183", 9], ["Optical Interconnect Opportunities for Future Server Memory Systems.", ["Yasunao Katayama", "Atsuya Okazaki"], "https://doi.org/10.1109/HPCA.2007.346184", 5], ["Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers.", ["Santhosh Srinath", "Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2007.346185", 12], ["Improving Branch Prediction and Predicated Execution in Out-of-Order Processors.", ["Eduardo Quinones", "Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2007.346186", 10], ["Accelerating and Adapting Precomputation Threads for Effcient Prefetching.", ["Weifeng Zhang", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/HPCA.2007.346187", 11], ["Petascale Computing Research Challenges - A Manycore Perspective.", ["Steve Pawlowski"], "https://doi.org/10.1109/HPCA.2007.346188", 0], ["A Scalable, Non-blocking Approach to Transactional Memory.", ["Hassan Chafi", "Jared Casper", "Brian D. Carlstrom", "Austen McDonald", "Chi Cao Minh", "Woongki Baek", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2007.346189", 12], ["Fully-Buffered DIMM Memory Architectures: Understanding Mechanisms, Overheads and Scaling.", ["Brinda Ganesh", "Aamer Jaleel", "David Wang", "Bruce L. Jacob"], "https://doi.org/10.1109/HPCA.2007.346190", 12], ["HARD: Hardware-Assisted Lockset-based Race Detection.", ["Pin Zhou", "Radu Teodorescu", "Yuanyuan Zhou"], "https://doi.org/10.1109/HPCA.2007.346191", 12], ["Colorama: Architectural Support for Data-Centric Synchronization.", ["Luis Ceze", "Pablo Montesinos", "Christoph von Praun", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2007.346192", 12], ["Error Detection via Online Checking of Cache Coherence with Token Coherence Signatures.", ["Albert Meixner", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.2007.346193", 12], ["A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures.", ["Ricardo Fernandez Pascual", "Jose M. Garcia", "Manuel E. Acacio", "Jose Duato"], "https://doi.org/10.1109/HPCA.2007.346194", 12], ["Perturbation-based Fault Screening.", ["Paul Racunas", "Kypros Constantinides", "Srilatha Manne", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/HPCA.2007.346195", 12], ["Application-Level Correctness and its Impact on Fault Tolerance.", ["Xuanhua Li", "Donald Yeung"], "https://doi.org/10.1109/HPCA.2007.346196", 12], ["Thermal Herding: Microarchitecture Techniques for Controlling Hotspots in High-Performance 3D-Integrated Processors.", ["Kiran Puttaswamy", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2007.346197", 12], ["Modeling and Managing Thermal Profiles of Rack-mounted Servers with ThermoStat.", ["Jeonghwan Choi", "Youngjae Kim", "Anand Sivasubramaniam", "Jelena Srebric", "Qian Wang", "Joonwon Lee"], "https://doi.org/10.1109/HPCA.2007.346198", 11], ["Liquid SIMD: Abstracting SIMD Hardware using Lightweight Dynamic Mapping.", ["Nathan Clark", "Amir Hormati", "Sami Yehia", "Scott A. Mahlke", "Krisztian Flautner"], "https://doi.org/10.1109/HPCA.2007.346199", 12], ["Interactions Between Compression and Prefetching in Chip Multiprocessors.", ["Alaa R. Alameldeen", "David A. Wood"], "https://doi.org/10.1109/HPCA.2007.346200", 12], ["A Memory-Level Parallelism Aware Fetch Policy for SMT Processors.", ["Stijn Eyerman", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA.2007.346201", 10], ["Line Distillation: Increasing Cache Capacity by Filtering Unused Words in Cache Lines.", ["Moinuddin K. Qureshi", "M. Aater Suleman", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2007.346202", 10], ["LogTM-SE: Decoupling Hardware Transactional Memory from Caches.", ["Luke Yen", "Jayaram Bobba", "Michael R. Marty", "Kevin E. Moore", "Haris Volos", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1109/HPCA.2007.346204", 12], ["MemTracker: Efficient and Programmable Support for Memory Access Monitoring and Debugging.", ["Guru Venkataramani", "Brandyn Roemer", "Yan Solihin", "Milos Prvulovic"], "https://doi.org/10.1109/HPCA.2007.346205", 12], ["A Burst Scheduling Access Reordering Mechanism.", ["Jun Shao", "Brian T. Davis"], "https://doi.org/10.1109/HPCA.2007.346206", 10], ["Exploiting Postdominance for Speculative Parallelization.", ["Mayank Agarwal", "Kshitiz Malik", "Kevin M. Woley", "Sam S. Stone", "Matthew I. Frank"], "https://doi.org/10.1109/HPCA.2007.346207", 11], ["Concurrent Direct Network Access for Virtual Machine Monitors.", ["Jeffrey Shafer", "David Carr", "Aravind Menon", "Scott Rixner", "Alan L. Cox", "Willy Zwaenepoel", "Paul Willmann"], "https://doi.org/10.1109/HPCA.2007.346208", 12], ["A Domain-Specific On-Chip Network Design for Large Scale Cache Systems.", ["Yuho Jin", "Eun Jung Kim", "Ki Hwan Yum"], "https://doi.org/10.1109/HPCA.2007.346209", 10], ["An Adaptive Cache Coherence Protocol Optimized for Producer-Consumer Sharing.", ["Liqun Cheng", "John B. Carter", "Donglai Dai"], "https://doi.org/10.1109/HPCA.2007.346210", 12], ["Illustrative Design Space Studies with Microarchitectural Regression Models.", ["Benjamin C. Lee", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2007.346211", 12]]