Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Jan 25 17:26:24 2021
| Host         : DESKTOP-6C35MAJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           16 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |             384 |           96 |
| Yes          | No                    | No                     |              37 |           12 |
| Yes          | No                    | Yes                    |              40 |           13 |
| Yes          | Yes                   | No                     |              21 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------+---------------------------------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal       |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------------+---------------------------+---------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG       | MEMORIA/led_idle_i_2_n_0  | MEMORIA/led_idle_i_1_n_0                    |                1 |              1 |
|  clk_IBUF_BUFG       | MEMORIA/led_off_i_2_n_0   | MEMORIA/led_off_i_1_n_0                     |                1 |              1 |
|  clk_IBUF_BUFG       | MEMORIA/led_send_i_2_n_0  | MEMORIA/led_send_i_1_n_0                    |                1 |              1 |
|  CLK_Zatitzailea/CLK |                           |                                             |                2 |              2 |
|  clk_IBUF_BUFG       | MEMORIA/led_angle_i_2_n_0 | MEMORIA/id_0                                |                1 |              2 |
|  clk_IBUF_BUFG       |                           | reset_IBUF                                  |                2 |              3 |
|  clk_pmw_BUFG        |                           |                                             |                4 |              5 |
|  clk_IBUF_BUFG       | MEMORIA/id_0              |                                             |                3 |              8 |
|  clk_IBUF_BUFG       | MEMORIA/led_angle_i_3_n_0 |                                             |                4 |              8 |
|  clk_IBUF_BUFG       | MEMORIA/E[0]              | reset_IBUF                                  |                3 |              8 |
|  clk_IBUF_BUFG       | MEMORIA/angle_a_reg[7][0] | reset_IBUF                                  |                2 |              8 |
|  clk_IBUF_BUFG       | MEMORIA/angle_b_reg[7][0] | reset_IBUF                                  |                3 |              8 |
|  clk_IBUF_BUFG       | MEMORIA/angle_c_reg[7][0] | reset_IBUF                                  |                3 |              8 |
|  clk_IBUF_BUFG       | MEMORIA/angle_d_reg[7][0] | reset_IBUF                                  |                2 |              8 |
|  clk_IBUF_BUFG       |                           |                                             |               10 |             16 |
|  clk_IBUF_BUFG       | MEMORIA/led_send_i_3_n_0  | MEMORIA/angle_out[7]_i_1_n_0                |                4 |             16 |
|  clk_pmw_BUFG        |                           | B_HAND/b_pmw_port_OBUF                      |                8 |             32 |
|  clk_pmw_BUFG        |                           | B_HAND/clear                                |                8 |             32 |
|  clk_pmw_BUFG        |                           | A_HAND/a_pmw_port_OBUF                      |                8 |             32 |
|  clk_pmw_BUFG        |                           | A_HAND/clear                                |                8 |             32 |
|  clk_pmw_BUFG        |                           | D_HAND/clear                                |                8 |             32 |
|  clk_pmw_BUFG        |                           | D_HAND/d_pmw_port_OBUF                      |                8 |             32 |
|  clk_pmw_BUFG        |                           | C_HAND/c_pmw_port_OBUF                      |                8 |             32 |
|  clk_pmw_BUFG        |                           | C_HAND/clear                                |                8 |             32 |
|  clk_pmw_BUFG        |                           | E_HAND/clear                                |                8 |             32 |
|  clk_pmw_BUFG        |                           | E_HAND/e_pmw_port_OBUF                      |                8 |             32 |
|  clk_IBUF_BUFG       |                           | CLK_Zatitzailea/clear                       |                8 |             32 |
|  clk_IBUF_BUFG       |                           | CLK_Zatitzailea/refresh_count0_carry__2_n_0 |                8 |             32 |
|  clk_IBUF_BUFG       | CLK_Zatitzailea/clk_16_x  |                                             |                9 |             40 |
+----------------------+---------------------------+---------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     2 |
| 3      |                     1 |
| 5      |                     1 |
| 8      |                     7 |
| 16+    |                    15 |
+--------+-----------------------+


