                          CONFORMAL (R)
                   Version 21.20-p100 (23-Oct-2021) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2021. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 1228 days old. You can download the latest version from http://downloads.cadence.com.

0
// Command: usage -auto -elapse
// Command: usage -auto -elapse
CPU time     : 0.64    seconds
Elapse time  : 10      seconds
Memory usage : 103.59  M bytes
0
// Command: set_mapping_method -sensitive
// Command: set_mapping_method -sensitive
0
// Command: set_verification_information fv_map_fifo_top_incrementalv_db
// Command: set_verification_information fv_map_fifo_top_incrementalv_db
// Note: Verification information fv_map_fifo_top_incrementalv_db does not exist. New directory created.
// Verification information is set to /run/media/user1/c2s/S5_training_batch2/VINAYAK/10_Post_Route_LEC/fv_map_fifo_top_incrementalv_db.
// Advanced reporting is enabled and the output is written to /run/media/user1/c2s/S5_training_batch2/VINAYAK/10_Post_Route_LEC/fv_map_fifo_top_incrementalv_db
0
// Command: read_implementation_information fv/fifo_top -golden fv_map -revised fifo_top_incrementalv
// Command: read_implementation_information fv/fifo_top -golden fv_map -revised fifo_top_incrementalv
// Reading implementation information from fv/fifo_top ...
================================================================================
          Information Category                         Count
--------------------------------------------------------------------------------
     Sequential instance phase                           336
       Sequential optimization                             0
        Sequential duplication                             0
         Boundary optimization                             0
            Synthesis equation                             0
    Combinational loop breaker                             0
                       Mapping                             0
================================================================================
// Note: Read implementation information successfully.
0
// Command: set_parallel_option -threads 1,4 -norelease_license
// Command: set_parallel_option -threads 1,4 -norelease_license
// Number of threads is set to 1,4.
0
// Command: set_compare_options -threads 1,4
// Command: set_compare_options -threads 1,4
Set computing threads of compare to 1,4.
0
// Command: set env(RC_VERSION)     "21.18-s082_1"
21.18-s082_1
// Command: set env(CDN_SYNTH_ROOT) "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86"
/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86
// Command: set CDN_SYNTH_ROOT      "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86"
/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86
// Command: set env(CW_DIR) "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware"
/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware
// Command: set CW_DIR      "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware"
/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware
// Command: set lec_version_required "21.20249"
21.20249
// Command: if { ($lec_version < $lec_version_required) &&
//              [file exists /run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/old_encrypt_sim]} {
//              set env(CW_DIR_SIM) "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/old_encrypt_sim"
//              set CW_DIR_SIM      "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/old_encrypt_sim"
//          } else {
//              set env(CW_DIR_SIM) "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/sim"
//              set CW_DIR_SIM      "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/sim"
//          }
/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/old_encrypt_sim
// Command: set_multiplier_implementation boothrca -both
// Command: set_multiplier_implementation boothrca -both
0
// Command: set_undefined_cell black_box -noascend -both
// Command: set_undefined_cell black_box -noascend -both
0
// Command: add_search_path /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff -library -both
// Command: add_search_path /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff -library -both
0
// Command: read_library -liberty -both \
//              /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib \
//              /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib \
//              /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib \
//              /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib
// Command: read_library -liberty -both /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib
// Parsing file /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib ...
// Parsing file /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib ...
// Parsing file /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib ...
// Parsing file /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib ...
// Note: (FIL1.8) File read in multiple times (occurrence:2)
// Warning: (RTL9.16) Duplicated operating_condition, the second one is ignored (occurrence:2)
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:4)
// Warning: (RTL9.25) Liberty cell function has been overwritten due to multiple declarations (occurrence:6)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:20)
// Warning: (RTL14) Signal has input but it has no output (occurrence:8)
// Note: (UDP1.1) Swapped set and reset of DFF/DLAT (occurrence:6)
// Note: (UDP3) Merged redundant user-defined DFF/DLAT primitive(s) (occurrence:6)
// Warning: (IGN3.2) Duplicate modules/entities are detected. Subsequent modules/entities are ignored (occurrence:627)
// Note: Read Liberty library successfully
0
CPU time     : 1.32    seconds
Elapse time  : 13      seconds
Memory usage : 134.93  M bytes
// Command: read_design -verilog95   -golden -lastmod -noelab ./fifo_top_incremental.v
// Command: read_design -verilog95 -golden -lastmod -noelab ./fifo_top_incremental.v
// Parsing file ./fifo_top_incremental.v ...
0
// Command: elaborate_design -golden -root {fifo_top}
// Command: elaborate_design -golden -root fifo_top
// Golden root module is set to 'fifo_top'
// Warning: (RTL14) Signal has input but it has no output (occurrence:1)
0
// Command: read_design -verilog95   -revised -lastmod -noelab ./fifo_postRoute_withoutPG.v
// Command: read_design -verilog95 -revised -lastmod -noelab ./fifo_postRoute_withoutPG.v
// Parsing file ./fifo_postRoute_withoutPG.v ...
0
// Command: elaborate_design -revised -root {fifo_top}
// Command: elaborate_design -revised -root fifo_top
// Revised root module is set to 'fifo_top'
// Warning: (RTL14) Signal has input but it has no output (occurrence:1)
// Warning: (DIR6.1) Ignored compiler directive is detected (occurrence:1)
// Warning: (HRC3.16) A wire is declared, but not used in the module (occurrence:4)
0
// Command: report_design_data
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules        10              10
Library-cells        375             411
============================================
Primitives      Golden              Revised
============================================
INPUT               14                   14
OUTPUT              10                   10
--------------------------------------------
AND                409                  409
BUF        *        26                   62
DFF                168                  168
INV                342                  342
NAND                45                   45
NOR                 91                   91
OR                 149                  149
XOR                 14                   14
--------------------------------------------
Total             1244                 1280

0
// Command: report_black_box
// Command: report_black_box
0
// Command: set_flatten_model -seq_constant
// Command: set_flatten_model -seq_constant
0
// Command: set_flatten_model -seq_constant_x_to 0
// Command: set_flatten_model -seq_constant_x_to 0
0
// Command: set_flatten_model -nodff_to_dlat_zero
// Command: set_flatten_model -nodff_to_dlat_zero
0
// Command: set_flatten_model -nodff_to_dlat_feedback
// Command: set_flatten_model -nodff_to_dlat_feedback
0
// Command: set_flatten_model -hier_seq_merge
// Command: set_flatten_model -hier_seq_merge
0
// Command: set lec_version_required "20.10100"
20.10100
// Command: if {$lec_version >= $lec_version_required} {
//              check_verification_information
//          }
// Command: check_verification_information
Checking Sequential constant...
Checking Sequential merge...
Checking Synthesis equation...
================================================================================
Implementation Information Check Summary: 
--------------------------------------------------------------------------------
Total Sequential Constants:     0
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
--------------------------------------------------------------------------------
Total Sequential Merges:        0
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
  Merge Target:
    Name Ambiguous:             0
    Name not Found:             0
--------------------------------------------------------------------------------
Total Synthesis Equations:      0
  Module not Found:             0
  Equation Conflict:            0
  Equation Syntax Error:        0
No Equation Modules:            0
================================================================================
0
// Command: set_analyze_option -auto -report_map
// Command: set_analyze_option -auto -report_map
0
// Command: set_system_mode lec
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling (auto) mapped 336 out of 336 DFF/DLATs
CPU time     : 1.64    seconds
Elapse time  : 17      seconds
Memory usage : 173.86  M bytes
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            14     10     168       192     
--------------------------------------------------------------------------------
Revised           14     10     168       192     
================================================================================
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            14     10     168       192     
--------------------------------------------------------------------------------
Revised           14     10     168       192     
================================================================================
// Automatic setup finished.
0
// Command: report_unmapped_points -summary
// Command: report_unmapped_points -summary
There is no unmapped point
0
// Command: report_unmapped_points -notmapped
// Command: report_unmapped_points -notmapped
There is no unmapped point
0
// Command: add_compared_points -all
// Command: add_compared_points -all
// 178 compared points added to compare list
0
// Command: compare
// Command: compare
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           10     168       178     
================================================================================
0
// Command: report_compare_data -class nonequivalent -class abort -class notcompared
// Command: report_compare_data -class nonequivalent -class abort -class notcompared
0 Non-equivalent point(s) reported
0 Abort point(s) reported
0 Not-compared point(s) reported
0 compared point(s) reported
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           10     168       178     
================================================================================
0
// Command: report_verification -verbose
// Command: report_verification -verbose
================================================================================
                            Verification Report
--------------------------------------------------------------------------------
Category                                                                  Count
--------------------------------------------------------------------------------
1. Non-standard modeling options used:                                      0
     Tri-stated output:                                        checked
     Revised X signals set to E:                               yes
     Floating signals tied to Z:                               yes
     Command "add clock" for clock-gating:                     not used
--------------------------------------------------------------------------------
2. Incomplete verification:                                                 0
     All primary outputs are mapped:                           yes
     Not-mapped DFF/DLAT is detected:                          no
     All mapped points are added as compare points:            yes
     All compared points are compared:                         yes
     User added black box:                                     no
     Black box mapped with different module name:              no
     Empty module is not black boxed:                          no
     Command "add ignore outputs" used:                        no
     Always false constraints detected:                        no
--------------------------------------------------------------------------------
3. User modification to design:                                             0
     Change gate type:                                         no
     Change wire:                                              no
     Primary input added by user:                              no
--------------------------------------------------------------------------------
4. Conformal Constraint Designer clock domain crossing checks recommended:  1
     Multiple clocks in the design:                            yes *
--------------------------------------------------------------------------------
5. Design ambiguity:                                                        1
     Duplicate module definition:                              yes *
     Black box due to undefined cells:                         no
     Golden design has abnormal ratio of unreachable gates:    no
     Ratio of golden unreachable gates:                        0%
     Revised design has abnormal ratio of unreachable gates:   no
     Ratio of revised unreachable gates:                       0%
     All primary input bus ordering is consistent:             yes
     All primary output bus ordering is consistent:            yes
     DFF/DLAT not compared due to disabled clock port(s):        0
     Always X compared point is detected:                      not checked
--------------------------------------------------------------------------------
6. Compare Results:                                                        PASS
     Number of EQ compare points:                              178
     Number of NON-EQ compare points:                          0
     Number of Aborted compare points:                         0
     Number of Uncompared compare points :                     0
================================================================================
pass
// Command: report_statistics
// Command: report_statistics
Mapping and compare statistics
================================================================================
                     Compare Result       Golden            Revised
--------------------------------------------------------------------------------
Root module name                          fifo_top          fifo_top          

Primary inputs                                14                 14
   Mapped                                     14                 14

Primary outputs                               10                 10
   Mapped                                     10                 10
      Equivalent                 10

State key points                             168                168
   Mapped                                    168                168
      Equivalent                168
================================================================================
0
// Command: write_compared_points noneq.compared_points.fifo_top.fv_map.fifo_top_incrementalv.tcl -class noneq -tclmode -replace
// Command: write_compared_points noneq.compared_points.fifo_top.fv_map.fifo_top_incrementalv.tcl -class noneq -tclmode -replace
0
// Command: set lec_version_required "21.10100"
21.10100
// Command: if {$lec_version >= $lec_version_required} {
//              analyze_nonequivalent -source_diagnosis
//              report_nonequivalent_analysis > noneq.source_diag.fifo_top.fv_map.fifo_top_incrementalv.rpt
//          }
// Command: analyze_nonequivalent -source_diagnosis
// Warning: Non-equivalent points do not exist.
// Command: report_nonequivalent_analysis > noneq.source_diag.fifo_top.fv_map.fifo_top_incrementalv.rpt
0
// Command: report_test_vector -noneq > noneq.test_vector.fifo_top.fv_map.fifo_top_incrementalv.rpt
// Command: report_test_vector -noneq > noneq.test_vector.fifo_top.fv_map.fifo_top_incrementalv.rpt
0
// Command: write_verification_information
// Command: write_verification_information
// Verification information is written to fv_map_fifo_top_incrementalv_db.
0
// Command: report_verification_information
// Command: report_verification_information
// Generating reports on verification information at /run/media/user1/c2s/S5_training_batch2/VINAYAK/10_Post_Route_LEC/fv_map_fifo_top_incrementalv_db...
LEC run scores:
================================================================================
Step                Score     Range          
--------------------------------------------------------------------------------
result_status       10        10             
runtime             10        10             
mapping             10        10             
sequential_constant 5         10             
sequential_merge    5         10             
sequential_phase    10        10             
datapath_analysis   5         10             
combinational_loop  5         10             
mismatch_detection  5         10             
overall             65        90             
================================================================================
LEC results versus attributes:
================================================================================
Attribute           Total     Inconsistency  Combined Table                
--------------------------------------------------------------------------------
sequential_constant 0         0                                            
sequential_merge    0         0                                            
sequential_phase    168       0              sequential_phase.json         
================================================================================
The tables can be viewed directly using web interface.
// Done with reporting verification information.
0
// Command: set lec_version_required "18.20330"
18.20330
// Command: if {$lec_version >= $lec_version_required} {
//              report_implementation_information
//          }
// Command: report_implementation_information
// Reporting implementation information...
// Information summary:
================================================================================
        Information Category     Total      Used    Unused  Rejected     Abort
--------------------------------------------------------------------------------
   Sequential instance phase       336       336         0         0         0
               Phase mapping         0         0         0         0         0
         Sequential constant         0         0         0         0         0
            Sequential merge         0         0         0         0         0
      Sequential unreachable         0         0         0         0         0
      Sequential duplication         0         0         0         0         0
       Boundary optimization         0         0         0         0         0
          Synthesis equation         0         0         0         0         0
  Combinational loop breaker         0         0         0         0         0
================================================================================
0
// Command: puts "No of compare points = [get_compare_points -count]"
// Command: get_compare_points -count
No of compare points = 178
// Command: puts "No of diff points    = [get_compare_points -NONequivalent -count]"
// Command: get_compare_points -NONequivalent -count
No of diff points    = 0
// Command: puts "No of abort points   = [get_compare_points -abort -count]"
// Command: get_compare_points -abort -count
No of abort points   = 0
// Command: puts "No of unknown points = [get_compare_points -unknown -count]"
// Command: get_compare_points -unknown -count
No of unknown points = 0
// Command: if {[get_compare_points -count] == 0} {
//              puts "---------------------------------"
//              puts "ERROR: No compare points detected"
//              puts "---------------------------------"
//          }
// Command: get_compare_points -count
// Command: if {[get_compare_points -NONequivalent -count] > 0} {
//              puts "------------------------------------"
//              puts "ERROR: Different Key Points detected"
//              puts "------------------------------------"
//          }
// Command: get_compare_points -NONequivalent -count
// Command: if {[get_compare_points -abort -count] > 0} {
//              puts "-----------------------------"
//              puts "ERROR: Abort Points detected "
//              puts "-----------------------------"
//          }
// Command: get_compare_points -abort -count
// Command: if {[get_compare_points -unknown -count] > 0} {
//              puts "----------------------------------"
//              puts "ERROR: Unknown Key Points detected"
//              puts "----------------------------------"
//          }
// Command: get_compare_points -unknown -count
// Command: set lec_version_required "19.10100"
19.10100
// Command: if {$lec_version >= $lec_version_required} {
//              analyze_results -logfiles $logfile
//          }
// Command: analyze_results -logfiles intermediate2final.lec.log
// Analyzing logfile 'intermediate2final.lec.log'
// Warning: Analyze results collects information from the log file but does not
//          qualify the execution or completeness of the run.
// Logfile Results
================================================================================
|                  Conformal Version |21.20-p100 
|                        Root Module |fifo_top 
|                           CPU Time |1 sec
|                       Elapsed Time |17 sec
|                             Memory |173.86 MB
|              Power Grid Comparison |N/A 
|               Power Intent Compare |N/A 
|           Supply Power Consistency |N/A 
|        Retention Power Consistency |N/A 
|             Compare Power Crossing |N/A 
|                     LEC Comparison |PASS 
|                 Flatten Comparison |PASS 
|            Hierarchical Comparison |N/A 
|                      Logfile Lines |452 
|                       Logfile Name |intermediate2final.lec.log 
|              Logfile Modified Time |Tue Mar  4 19:19:48 2025 
|         Implementation Information |fv/fifo_top 
|       Set Verification Information |/run/media/user1/c2s/S5_training_batch2/VINAYAK/10_Post_Route_LEC/fv_map_fifo_top_incrementalv_db 
|      Read Verification Information |N/A 
|                   Analysis Elapsed |0.1 sec
|                    Runtime / #Gate |0.01 sec
|Matched back-to-back isolation cell |N/A 
|            Time-consuming commands | 1. set system mode: 4s(57.14%) (execute 1 time(s))
|                                    | 2. read library: 3s(42.86%) (execute 2 time(s))
================================================================================
           
// Usage Breakdown Summary
================================================================================
|Command                   |  Total Elapse Time|  Total CPU Time|    Peak Memory
--------------------------------------------------------------------------------
|read design -golden       |                0 s|             0 s|        0.00 MB
|read design -revised      |                0 s|             0 s|        0.00 MB
|read library              |                3 s|             1 s|      134.93 MB
|write hier_compare dofile |                0 s|             0 s|        0.00 MB
|analyze hier_compare      |                0 s|             0 s|        0.00 MB
|run hier_compare dofile   |                0 s|             0 s|        0.00 MB
|go hier_compare           |                0 s|             0 s|        0.00 MB
           
// Flatten Comparison Summary:
--------------------------------------------------------------------------------
// Flatten Compare #1
               
// Compare result: Equivalent
// Compare commands:
  1. compare (line: 248)
--------------------------------------------------------------------------------
               
// Resource usages of analysis: Cpu=0.19s Mem=118MB
0
// Command: vpxmode
// Command: vpxmode
