# CS 154: Lab 6
Building an instruction decoder and a single-cycle 32-bit non-pipelined MIPS processor in PyRTL
