# Pipeline æ¶æ§‹èˆ‡ Register Renaming å¯¦ç¾èªªæ˜

## ç›®éŒ„
1. [HDLæ¨¡å¡ŠåŠŸèƒ½èªªæ˜](#hdlæ¨¡å¡ŠåŠŸèƒ½èªªæ˜)
2. [Register Renamingæ¶æ§‹](#register-renamingæ¶æ§‹)
3. [ä¿®æ”¹è©³è§£](#ä¿®æ”¹è©³è§£)
4. [æ•¸æ“šæµåˆ†æ](#æ•¸æ“šæµåˆ†æ)

---

## HDLæ¨¡å¡ŠåŠŸèƒ½èªªæ˜

### ğŸ“ Pipeline Stages (hdl/pipeline/)

#### 1. **fetch.sv** - å–æŒ‡éšæ®µ
**åŠŸèƒ½ï¼š**
- å¾instruction memoryè®€å–æŒ‡ä»¤
- ç¶­è­·PCï¼ˆç¨‹åºè¨ˆæ•¸å™¨ï¼‰
- è™•ç†branch/jumpçš„PCæ›´æ–°
- å¯¦ç¾pipeline flushï¼ˆIF/ID flushï¼‰

**é—œéµä¿¡è™Ÿï¼š**
- è¼¸å…¥ï¼š`pc_next`ï¼ˆä¸‹ä¸€å€‹PCå€¼ï¼‰ã€`flush_pipeline`
- è¼¸å‡ºï¼š`if_id_reg`ï¼ˆIF/ID pipeline registerï¼‰ã€`imem_rdata_id`ï¼ˆæŒ‡ä»¤ï¼‰

#### 2. **decode.sv** - è­¯ç¢¼éšæ®µ  
**åŠŸèƒ½ï¼š**
- æŒ‡ä»¤è§£ç¢¼ï¼ˆopcode, funct3, funct7ï¼‰
- ç”Ÿæˆç«‹å³æ•¸ï¼ˆI-type, S-type, B-type, U-type, J-typeï¼‰
- è¨­ç½®ALUã€CMPã€MUXæ§åˆ¶ä¿¡è™Ÿ
- **âœ¨ Register renaming lookupï¼ˆé‡è¦ï¼ï¼‰**
- å¾PRFè®€å–ç‰©ç†å¯„å­˜å™¨å€¼
- å¯¦ç¾ID/EX flush

**é—œéµä¿®æ”¹ï¼ˆRegister Renamingï¼‰ï¼š**
```systemverilog
// å¾rename_unitç²å–ç‰©ç†å¯„å­˜å™¨è™Ÿ
input logic [5:0] rs1_phys, rs2_phys, dest_phys_new, dest_phys_old;

// å¾PRFè®€å–ç‰©ç†å¯„å­˜å™¨å€¼
input logic [31:0] rs1_val, rs2_val;

// å‚³éçµ¦pipeline
id_ex.rs1_phys = rs1_phys;  // ä¸æ˜¯rs1_sï¼
id_ex.rs2_phys = rs2_phys;
id_ex.rs1_v = rs1_val;      // ç›´æ¥å¾PRFä¾†çš„å€¼
id_ex.rs2_v = rs2_val;
```

#### 3. **execute.sv** - åŸ·è¡Œéšæ®µ
**åŠŸèƒ½ï¼š**
- ALUé‹ç®—ï¼ˆadd, sub, xor, or, and, sll, srl, sraï¼‰
- æ¯”è¼ƒå™¨ï¼ˆCMPï¼‰ç”¨æ–¼branchåˆ¤æ–·
- Forwardingé‚è¼¯è™•ç†æ•¸æ“šhazard
- è¨ˆç®—branchç›®æ¨™åœ°å€
- å¯¦ç¾EX/MEM flush

**ä¿®æ”¹ï¼š**
- å‚³éç‰©ç†å¯„å­˜å™¨è™Ÿç¢¼çµ¦ä¸‹ä¸€éšæ®µ
- Forwardingä»ç„¶åŸºæ–¼ç‰©ç†å¯„å­˜å™¨è™Ÿï¼ˆä¸æ˜¯architecturalï¼‰

#### 4. **memstage.sv** - è¨˜æ†¶é«”è¨ªå•éšæ®µ
**åŠŸèƒ½ï¼š**
- è™•ç†load/storeæŒ‡ä»¤
- è¨ˆç®—è¨˜æ†¶é«”åœ°å€
- ç”Ÿæˆdmemæ§åˆ¶ä¿¡è™Ÿï¼ˆrmask, wmaskï¼‰
- æª¢æ¸¬branch/jump â†’ ç”¢ç”Ÿ`flush_pipeline`ä¿¡è™Ÿ
- **âœ¨ å¯¦ç¾MEM/WB flushï¼ˆé—œéµä¿®å¾©ï¼‰**

**é—œéµä¿®æ”¹ï¼š**
```systemverilog
// MEM/WB flushå¯¦ç¾
assign mem_wb.valid = flush_pipeline ? 1'b0 : ex_mem.valid;
```

#### 5. **writeback.sv** - å¯«å›éšæ®µ
**åŠŸèƒ½ï¼š**
- é¸æ“‡å¯«å›æ•¸æ“šï¼ˆALUçµæœã€loadæ•¸æ“šã€PC+4ç­‰ï¼‰
- **âœ¨ å‘PRFå¯«å…¥çµæœ**
- **âœ¨ é€šçŸ¥rename_unit commit**
- ç”ŸæˆRVFIé©—è­‰ä¿¡è™Ÿ

**é—œéµä¿®æ”¹ï¼ˆRegister Renamingï¼‰ï¼š**
```systemverilog
// å¯«å…¥PRFï¼ˆç‰©ç†å¯„å­˜å™¨æ–‡ä»¶ï¼‰
output logic        prf_we;
output logic [5:0]  prf_wr_phys;
output logic [31:0] prf_wr_data;

assign prf_we = commit && regf_we_back;
assign prf_wr_phys = mem_wb.dest_phys_new;  // å¯«å…¥æ–°çš„ç‰©ç†å¯„å­˜å™¨
assign prf_wr_data = regfilemux_out;

// é€šçŸ¥rename_unit commit
output logic        commit_we;
output logic [4:0]  commit_arch;
output logic [5:0]  commit_phys;
output logic [5:0]  commit_old_phys;

assign commit_we = commit && (mem_wb.dest_arch != 5'd0);
assign commit_arch = mem_wb.dest_arch;
assign commit_phys = mem_wb.dest_phys_new;
assign commit_old_phys = mem_wb.dest_phys_old;
```

---

### ğŸ“ Register Renaming ç›¸é—œæ¨¡å¡Š

#### 6. **rename_unit.sv** - å¯„å­˜å™¨é‡å‘½åå–®å…ƒ â­
**åŠŸèƒ½ï¼š**
- ç¶­è­·**RAT (Register Alias Table)**ï¼šarchitectural â†’ physicalæ˜ å°„
- åœ¨decodeéšæ®µï¼šæŸ¥æ‰¾rs1/rs2çš„ç‰©ç†å¯„å­˜å™¨è™Ÿ
- åˆ†é…æ–°ç‰©ç†å¯„å­˜å™¨çµ¦rd
- åœ¨commitéšæ®µï¼šæ›´æ–°RAT
- è¿”å›èˆŠçš„ç‰©ç†å¯„å­˜å™¨çµ¦free_list

**æ•¸æ“šçµæ§‹ï¼š**
```systemverilog
logic [5:0] RAT [31:0];  // 32å€‹architectural â†’ physicalæ˜ å°„
```

**æ“ä½œæµç¨‹ï¼š**
1. **Decodeéšæ®µæŸ¥æ‰¾ï¼š**
   ```systemverilog
   rs1_phys = RAT[rs1_arch];  // æŸ¥æ‰¾rs1æ˜ å°„çš„ç‰©ç†å¯„å­˜å™¨
   rs2_phys = RAT[rs2_arch];
   old_phys = RAT[rd_arch];   // rdç•¶å‰æ˜ å°„çš„èˆŠç‰©ç†å¯„å­˜å™¨
   ```

2. **åˆ†é…æ–°ç‰©ç†å¯„å­˜å™¨ï¼š**
   ```systemverilog
   if (alloc_valid && rd_arch != 0) begin
       new_phys = alloc_phys;  // å¾free_liståˆ†é…
       rename_we = 1'b1;
   end
   ```

3. **Commitéšæ®µæ›´æ–°ï¼š**
   ```systemverilog
   if (commit_we && commit_arch != 0) begin
       RAT[commit_arch] <= commit_phys;  // æ›´æ–°æ˜ å°„
       free_phys = commit_old_phys;      // è¿”é‚„èˆŠç‰©ç†å¯„å­˜å™¨
   end
   ```

#### 7. **free_list.sv** - ç©ºé–’ç‰©ç†å¯„å­˜å™¨åˆ—è¡¨
**åŠŸèƒ½ï¼š**
- ç®¡ç†64å€‹ç‰©ç†å¯„å­˜å™¨çš„åˆ†é…å’Œé‡‹æ”¾
- FIFOéšŠåˆ—çµæ§‹
- æä¾›ç‰©ç†å¯„å­˜å™¨çµ¦rename_unit

**åˆå§‹åŒ–ï¼š**
```systemverilog
// Resetæ™‚ï¼šphys 1-63éƒ½æ˜¯freeï¼ˆphys 0ä¿ç•™çµ¦x0ï¼‰
for (i = 1; i < 64; i++)
    queue[i-1] <= i[5:0];
count <= 63;
```

**åˆ†é…ï¼ˆDequeueï¼‰ï¼š**
```systemverilog
alloc_phys = queue[head];
alloc_valid = (count > 0);
if (alloc_valid) head++;
```

**é‡‹æ”¾ï¼ˆEnqueueï¼‰ï¼š**
```systemverilog
if (free_en) begin
    queue[tail] <= free_phys;
    tail++;
end
```

#### 8. **prf.sv** - Physical Register File (PRF)
**åŠŸèƒ½ï¼š**
- 64å€‹32-bitç‰©ç†å¯„å­˜å™¨
- 2å€‹è®€ç«¯å£ï¼ˆrs1, rs2ï¼‰
- 1å€‹å¯«ç«¯å£ï¼ˆrdï¼‰

**é—œéµç‰¹æ€§ï¼š**
```systemverilog
// è®€æ˜¯çµ„åˆé‚è¼¯ï¼ˆ0å»¶é²ï¼‰
assign rs1_val = prf_mem[rs1_phys];
assign rs2_val = prf_mem[rs2_phys];

// å¯«æ˜¯æ™‚åºé‚è¼¯ï¼ˆåœ¨writebackéšæ®µï¼‰
if (we && rd_phys != 6'd0)
    prf_mem[rd_phys] <= rd_val;
```

---

### ğŸ“ å…¶ä»–æ”¯æ´æ¨¡å¡Š

#### 9. **cpu.sv** - é ‚å±¤æ¨¡å¡Š
**åŠŸèƒ½ï¼š**
- å¯¦ä¾‹åŒ–æ‰€æœ‰pipelineéšæ®µ
- å¯¦ä¾‹åŒ–register renamingç›¸é—œæ¨¡å¡Š
- é€£æ¥æ‰€æœ‰ä¿¡è™Ÿ
- å¯¦ç¾pipeline register latching

**é—œéµä¿®æ”¹ï¼š**
```systemverilog
// å¯¦ä¾‹åŒ–register renamingæ¨¡å¡Š
rename_unit rename_unit_i(...);
free_list free_list_i(...);
prf prf_i(...);

// ä¸å†ä½¿ç”¨åŸä¾†çš„regfileï¼ˆarchitectural register fileï¼‰
// regfile regfile_i(...);  // è¨»é‡‹æ‰
```

#### 10. **Forward.sv** - Forwardingå–®å…ƒ
**åŠŸèƒ½ï¼š**
- æª¢æ¸¬æ•¸æ“šhazard
- ç”Ÿæˆforwardingæ§åˆ¶ä¿¡è™Ÿ
- è§£æ±ºRAW (Read After Write) hazard

**ä¿®æ”¹ï¼š**
```systemverilog
// ç¾åœ¨æ¯”è¼ƒç‰©ç†å¯„å­˜å™¨è™Ÿï¼Œä¸æ˜¯architectural
if (id_ex.rs1_phys == ex_mem.dest_phys_new && ex_mem.regf_we)
    forward_a_sel = forward_amux::alu_out;
```

#### 11. **Load_hazard_stall.sv** - Loadæ•¸æ“šhazardè™•ç†
**åŠŸèƒ½ï¼š**
- æª¢æ¸¬load-use hazard
- ç”¢ç”Ÿstallä¿¡è™Ÿ

#### 12. **freeze.sv** - è¨˜æ†¶é«”stallè™•ç†
**åŠŸèƒ½ï¼š**
- ç•¶imemæˆ–dmemæœªéŸ¿æ‡‰æ™‚stallæ•´å€‹pipeline

#### 13. **alu.sv** - ç®—è¡“é‚è¼¯å–®å…ƒ
**åŠŸèƒ½ï¼š**
- åŸ·è¡Œç®—è¡“é‹ç®—ï¼ˆadd, subï¼‰
- é‚è¼¯é‹ç®—ï¼ˆand, or, xorï¼‰
- ç§»ä½é‹ç®—ï¼ˆsll, srl, sraï¼‰

#### 14. **cmp.sv** - æ¯”è¼ƒå™¨
**åŠŸèƒ½ï¼š**
- Branchæ¢ä»¶åˆ¤æ–·ï¼ˆbeq, bne, blt, bge, bltu, bgeuï¼‰

#### 15. **ir.sv** - Instruction Register
**åŠŸèƒ½ï¼š**
- ä¿å­˜ç•¶å‰åŸ·è¡Œçš„æŒ‡ä»¤

#### 16. **regfile.sv** - Architectural Register File (å·²å»¢æ£„)
**ç‹€æ…‹ï¼š** âš ï¸ ä¸å†ä½¿ç”¨
- åœ¨åŸå§‹è¨­è¨ˆä¸­æä¾›32å€‹architecturalå¯„å­˜å™¨
- Register renamingå¯¦ç¾å¾Œï¼Œè¢«PRFå–ä»£
- ä¿ç•™åœ¨ä»£ç¢¼ä¸­ä½†æœªå¯¦ä¾‹åŒ–

---

## Register Renamingæ¶æ§‹

### æ ¸å¿ƒæ¦‚å¿µ

**å•é¡Œï¼š** ç‚ºä»€éº¼éœ€è¦register renamingï¼Ÿ
1. **æ¶ˆé™¤WAW hazard** (Write After Write)
2. **æ¶ˆé™¤WAR hazard** (Write After Read)  
3. **åªä¿ç•™çœŸæ­£çš„RAW hazard** (Read After Write - çœŸæ•¸æ“šä¾è³´)
4. **å…è¨±äº‚åºåŸ·è¡Œ**ï¼ˆé›–ç„¶é€™å€‹pipelineä»æ˜¯in-order commitï¼‰

### æ¶æ§‹åœ–

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    DECODE STAGE                             â”‚
â”‚                                                             â”‚
â”‚  Instruction â†’ Extract rs1_arch, rs2_arch, rd_arch         â”‚
â”‚                         â†“                                   â”‚
â”‚                  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                          â”‚
â”‚                  â”‚ RENAME_UNIT  â”‚                          â”‚
â”‚                  â”‚              â”‚                          â”‚
â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  RAT[32]     â”‚â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚
â”‚    â”‚             â”‚  [archâ†’phys] â”‚               â”‚         â”‚
â”‚    â”‚             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚         â”‚
â”‚    â”‚                    â†“                       â”‚         â”‚
â”‚    â”‚           rs1_phys, rs2_phys       Commit  â”‚         â”‚
â”‚    â”‚           new_phys, old_phys       Update  â”‚         â”‚
â”‚    â”‚                    â†“                       â”‚         â”‚
â”‚    â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                  â”‚         â”‚
â”‚    â””â”€â”€Allocateâ”€â”€â”€â†’â”‚FREE_LIST â”‚â†â”€â”€â”€Freeâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚                   â”‚ FIFO[63] â”‚                 WB         â”‚
â”‚                   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                             â”‚
â”‚                         â†“                                  â”‚
â”‚                   alloc_phys                               â”‚
â”‚                         â†“                                  â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                          â”‚
â”‚              â”‚      PRF        â”‚                          â”‚
â”‚   Read â”€â”€â”€â”€â”€â†’â”‚  [0:63][31:0]  â”‚â†â”€â”€â”€â”€ Write (from WB)     â”‚
â”‚              â”‚                 â”‚                          â”‚
â”‚              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                          â”‚
â”‚                    â†“                                      â”‚
â”‚            rs1_val, rs2_val                               â”‚
â”‚                    â†“                                      â”‚
â”‚              ID/EX Pipeline Reg                           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### æ•¸æ“šæµç¤ºä¾‹

å‡è¨­åŸ·è¡Œï¼š
```assembly
add x1, x2, x3  # instruction 1
add x4, x1, x5  # instruction 2
```

**Instruction 1 (add x1, x2, x3):**

1. **Decodeéšæ®µï¼š**
   ```
   rs1_arch = 2, rs2_arch = 3, rd_arch = 1
   
   Rename_unitæŸ¥æ‰¾ï¼š
   rs1_phys = RAT[2] = 15 (å‡è¨­)
   rs2_phys = RAT[3] = 8
   old_phys = RAT[1] = 10 (x1ç•¶å‰æ˜ å°„åˆ°phys 10)
   
   Free_liståˆ†é…ï¼š
   alloc_phys = 20 (æ–°çš„ç‰©ç†å¯„å­˜å™¨)
   new_phys = 20
   
   PRFè®€å–ï¼š
   rs1_val = PRF[15]
   rs2_val = PRF[8]
   ```

2. **Executeéšæ®µï¼š**
   ```
   result = rs1_val + rs2_val
   ```

3. **Writebackéšæ®µï¼š**
   ```
   PRF[20] = result  (å¯«å…¥æ–°ç‰©ç†å¯„å­˜å™¨)
   
   Commitåˆ°rename_unitï¼š
   RAT[1] = 20  (æ›´æ–°x1æ˜ å°„åˆ°phys 20)
   
   Free_listé‡‹æ”¾ï¼š
   free_phys = 10  (èˆŠçš„phys 10å¯ä»¥é‡ç”¨)
   ```

**Instruction 2 (add x4, x1, x5):**

1. **Decodeéšæ®µï¼š**
   ```
   rs1_arch = 1, rs2_arch = 5, rd_arch = 4
   
   Rename_unitæŸ¥æ‰¾ï¼š
   rs1_phys = RAT[1] = 20 (å·²æ›´æ–°ï¼æŒ‡å‘inst1çš„çµæœ)
   rs2_phys = RAT[5] = 12
   old_phys = RAT[4] = 6
   
   Free_liståˆ†é…ï¼š
   alloc_phys = 21
   new_phys = 21
   ```

âœ… **æ¶ˆé™¤äº†hazardï¼** inst2ç›´æ¥è®€å–phys 20ï¼Œç„¡éœ€forwardingæˆ–stallï¼

---

## ä¿®æ”¹è©³è§£

### ç¸½å…±æ·»åŠ çš„ä»£ç¢¼é‡

| æ–‡ä»¶ | æ–°å¢è¡Œæ•¸ | ä¸»è¦ä¿®æ”¹ |
|------|---------|----------|
| **rename_unit.sv** | **100è¡Œ** (å…¨æ–°) | RATé‚è¼¯ã€commitæ›´æ–° |
| **free_list.sv** | **65è¡Œ** (å…¨æ–°) | FIFOç®¡ç†ç‰©ç†å¯„å­˜å™¨ |
| **prf.sv** | **37è¡Œ** (å…¨æ–°) | 64å€‹ç‰©ç†å¯„å­˜å™¨ |
| **cpu.sv** | **~50è¡Œ** | å¯¦ä¾‹åŒ–æ–°æ¨¡å¡Šã€ä¿¡è™Ÿé€£æ¥ |
| **decode.sv** | **~30è¡Œ** | æ¥å…¥rename_unitå’ŒPRF |
| **writeback.sv** | **~40è¡Œ** | PRFå¯«å…¥ã€commité€šçŸ¥ |
| **Forward.sv** | **~20è¡Œ** | ç‰©ç†å¯„å­˜å™¨è™Ÿæ¯”è¼ƒ |
| **execute.sv** | **~10è¡Œ** | å‚³éç‰©ç†å¯„å­˜å™¨è™Ÿ |
| **memstage.sv** | **~5è¡Œ** | å‚³éç‰©ç†å¯„å­˜å™¨è™Ÿ |
| **ç¸½è¨ˆ** | **~357è¡Œ** | |

### ä¸»è¦ä¿®æ”¹çš„åœ°æ–¹åŠåŸå› 

#### ğŸ”¥ **ä¿®æ”¹æœ€å¤šï¼šcpu.sv (~50è¡Œ)**

**åŸå› ï¼š**
1. éœ€è¦å¯¦ä¾‹åŒ–3å€‹æ–°æ¨¡å¡Šï¼ˆrename_unit, free_list, prfï¼‰
2. é€£æ¥å¤§é‡æ–°å¢ä¿¡è™Ÿï¼ˆ~30å€‹ä¿¡è™Ÿï¼‰
3. ç§»é™¤èˆŠçš„regfileå¯¦ä¾‹åŒ–
4. æ·»åŠ pipeline registerä¸­çš„ç‰©ç†å¯„å­˜å™¨å­—æ®µ

**é—œéµä»£ç¢¼ï¼š**
```systemverilog
// æ–°å¢ä¿¡è™Ÿè²æ˜
logic [5:0] rs1_phys, rs2_phys, dest_phys_new, dest_phys_old;
logic [31:0] prf_rs1_val, prf_rs2_val;
logic       alloc_valid;
logic [5:0] alloc_phys;
logic       free_en;
logic [5:0] free_phys;
logic       prf_we;
logic [5:0] prf_wr_phys;
logic [31:0] prf_wr_data;
logic       commit_we;
logic [4:0] commit_arch;
logic [5:0] commit_phys, commit_old_phys;

// å¯¦ä¾‹åŒ–
rename_unit rename_unit_i(
    .clk(clk), .rst(rst),
    .rs1_arch(/*...*/),
    .rs2_arch(/*...*/),
    // ... å¾ˆå¤šä¿¡è™Ÿ
);

free_list free_list_i(/*...*/);
prf prf_i(/*...*/);
```

#### ğŸ”¥ **writeback.sv (~40è¡Œ)**

**åŸå› ï¼š**
1. éœ€è¦å¯«å…¥PRFè€Œä¸æ˜¯regfile
2. éœ€è¦commité€šçŸ¥çµ¦rename_unit
3. è¿”å›èˆŠç‰©ç†å¯„å­˜å™¨çµ¦free_list
4. RVFIä¿¡è™Ÿä¹Ÿéœ€è¦æ›´æ–°

**é—œéµä¿®æ”¹ï¼š**
```systemverilog
// æ–°å¢è¼¸å‡º
output logic prf_we;
output logic [5:0] prf_wr_phys;
output logic [31:0] prf_wr_data;

output logic commit_we;
output logic [4:0] commit_arch;
output logic [5:0] commit_phys;
output logic [5:0] commit_old_phys;

// å¯¦ç¾
assign prf_we = commit && regf_we_back;
assign prf_wr_phys = mem_wb.dest_phys_new;
assign prf_wr_data = regfilemux_out;

assign commit_we = commit && (mem_wb.dest_arch != 5'd0);
assign commit_arch = mem_wb.dest_arch;
assign commit_phys = mem_wb.dest_phys_new;
assign commit_old_phys = mem_wb.dest_phys_old;
```

#### ğŸ”¥ **decode.sv (~30è¡Œ)**

**åŸå› ï¼š**
1. éœ€è¦æ¥æ”¶rename_unitçš„æŸ¥æ‰¾çµæœ
2. éœ€è¦æ¥æ”¶PRFçš„è®€å–å€¼
3. éœ€è¦å‚³éarchitectural registerè™Ÿçµ¦rename_unit
4. éœ€è¦åœ¨pipeline registerä¸­æ·»åŠ ç‰©ç†å¯„å­˜å™¨å­—æ®µ

**é—œéµä¿®æ”¹ï¼š**
```systemverilog
// æ–°å¢è¼¸å…¥
input logic [5:0] rs1_phys, rs2_phys;
input logic [5:0] dest_phys_new, dest_phys_old;
input logic [31:0] rs1_val, rs2_val;

// å‚³éçµ¦ID/EX
id_ex.rs1_phys = rs1_phys;
id_ex.rs2_phys = rs2_phys;
id_ex.dest_phys_new = dest_phys_new;
id_ex.dest_phys_old = dest_phys_old;

id_ex.rs1_v = rs1_val;  // å¾PRFä¾†
id_ex.rs2_v = rs2_val;

// æå–architectural indicesï¼ˆçµ¦rename_unitï¼‰
id_ex.rs1_arch = imem_rdata_id[19:15];
id_ex.rs2_arch = imem_rdata_id[24:20];
id_ex.dest_arch = imem_rdata_id[11:7];
```

---

## ç‚ºä»€éº¼é€™æ¨£è¨­è¨ˆï¼Ÿ

### âœ… å„ªé»

1. **æ¶ˆé™¤False Dependencies**
   - WARå’ŒWAW hazardå®Œå…¨æ¶ˆé™¤
   - åªå‰©çœŸæ•¸æ“šä¾è³´ï¼ˆRAWï¼‰

2. **æé«˜ä¸¦è¡Œåº¦**
   - å¤šå€‹æŒ‡ä»¤å¯ä»¥åŒæ™‚å¯«ä¸åŒçš„ç‰©ç†å¯„å­˜å™¨
   - ç‚ºæœªä¾†çš„äº‚åºåŸ·è¡Œåšæº–å‚™

3. **Forwardingæ›´ç°¡å–®**
   - åŸºæ–¼ç‰©ç†å¯„å­˜å™¨è™Ÿæ¯”è¼ƒ
   - ä¸éœ€è¦è€ƒæ…®architectural registerçš„è¤‡é›œæ€§

4. **æ“´å±•æ€§å¥½**
   - 64å€‹ç‰©ç†å¯„å­˜å™¨ vs 32å€‹architecturalå¯„å­˜å™¨
   - å¯ä»¥æ”¯æŒæ›´å¤šin-flightæŒ‡ä»¤

### âš ï¸ ä»£åƒ¹

1. **ç¡¬ä»¶è¤‡é›œåº¦å¢åŠ **
   - éœ€è¦RATï¼ˆ32 x 6-bit = 192 bitsï¼‰
   - éœ€è¦Free Listç®¡ç†é‚è¼¯
   - PRFæ¯”regfileå¤§ä¸€å€ï¼ˆ64 vs 32ï¼‰

2. **é¢ç©å’ŒåŠŸè€—å¢åŠ **
   - æ›´å¤šå¯„å­˜å™¨
   - æ›´å¤šé‚è¼¯é–€

3. **èª¿è©¦æ›´å›°é›£**
   - Architectural state vs Physical state
   - éœ€è¦RVFIæ­£ç¢ºå ±å‘Š

---

## ç¸½çµ

**Register Renamingçš„æ ¸å¿ƒåƒ¹å€¼ï¼š**
é€šéå°‡architectural registersæ˜ å°„åˆ°æ›´å¤šçš„physical registersï¼Œæ¶ˆé™¤äº†false dependenciesï¼Œç‚ºé«˜æ€§èƒ½pipelineï¼ˆç‰¹åˆ¥æ˜¯äº‚åºåŸ·è¡Œï¼‰é‹ªå¹³äº†é“è·¯ã€‚

**å¯¦ç¾é—œéµï¼š**
1. **Decodeéšæ®µ**ï¼šæŸ¥RAT + è®€PRF + å¾Free Liståˆ†é…
2. **Executeéšæ®µ**ï¼šä½¿ç”¨ç‰©ç†å¯„å­˜å™¨è™Ÿ
3. **Writebackéšæ®µ**ï¼šå¯«PRF + æ›´æ–°RAT + é‡‹æ”¾èˆŠç‰©ç†å¯„å­˜å™¨

**ä¿®æ”¹é‡é»ï¼š**
- cpu.svæœ€å¤šï¼ˆå¯¦ä¾‹åŒ–å’Œé€£æ¥ï¼‰
- writeback.svæ¬¡ä¹‹ï¼ˆcommité‚è¼¯ï¼‰
- decode.svç¬¬ä¸‰ï¼ˆlookupé‚è¼¯ï¼‰
