<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 10211, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 23737, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  9250, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  9034, user inline pragmas are applied</column>
            <column name="">(4) simplification,  8478, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,  8646, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  8646, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  8646, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  8646, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  8602, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  8602, loop and instruction simplification</column>
            <column name="">(2) parallelization,  7941, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  8501, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  7944, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  7960, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  7962, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="systolic_top_uart_4parallel" col1="systolic_array.cpp:356" col2="10211" col3="8478" col4="8602" col5="7944" col6="7962">
                    <row id="9" col0="uart_rx" col1="systolic_array.cpp:268" col2="82" col3="45" col4="45" col5="" col6=""/>
                    <row id="7" col0="uart_tx" col1="systolic_array.cpp:306" col2="101" col3="37" col4="3" col5="" col6=""/>
                    <row id="5" col0="systolic_array" col1="systolic_array.cpp:88" col2="9256" col3="8096" col3_disp="8,096 (4 calls)" col4="8264" col4_disp="8,264 (4 calls)" col5="" col6="">
                        <row id="8" col0="relu" col1="systolic_array.cpp:28" col2="122" col3="" col4="" col5="" col6=""/>
                        <row id="6" col0="leaky_relu" col1="systolic_array.cpp:32" col2="671" col3="" col4="" col5="" col6=""/>
                        <row id="4" col0="softmax" col1="systolic_array.cpp:59" col2="5765" col3="2180" col3_disp="2,180 (4 calls)" col4="2216" col4_disp="2,216 (4 calls)" col5="" col6="">
                            <row id="3" col0="exp_fixed" col1="systolic_array.cpp:50" col2="5225" col3="1692" col3_disp="1,692 (36 calls)" col4="1692" col4_disp="1,692 (36 calls)" col5="" col6=""/>
                        </row>
                        <row id="2" col0="sigmoid" col1="systolic_array.cpp:43" col2="517" col3="3528" col3_disp="3,528 (36 calls)" col4="3528" col4_disp="3,528 (36 calls)" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

