read -sv run_verilog_mid/adder_32b_10_60_f30bce1a1375d9a50c89663d7782c1dd.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_60_f30bce1a1375d9a50c89663d7782c1dd_yosys.v
