{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548796433193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548796433208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 29 22:13:52 2019 " "Processing started: Tue Jan 29 22:13:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548796433208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796433208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DF9GMS -c DF9GMS " "Command: quartus_map --read_settings_files=on --write_settings_files=off DF9GMS -c DF9GMS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796433208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548796459520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548796459520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/soc_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/soc_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system-rtl " "Found design unit 1: soc_system-rtl" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system.vhd" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512303 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system.vhd" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/soc_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/soc_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_rst_controller-rtl " "Found design unit 1: soc_system_rst_controller-rtl" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system_rst_controller.vhd" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512318 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_rst_controller " "Found entity 1: soc_system_rst_controller" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system_rst_controller.vhd" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/soc_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/soc_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_rst_controller_001-rtl " "Found design unit 1: soc_system_rst_controller_001-rtl" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system_rst_controller_001.vhd" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512350 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_rst_controller_001 " "Found entity 1: soc_system_rst_controller_001" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system_rst_controller_001.vhd" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512709 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512881 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796512959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796512959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512974 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796512974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796512974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796513006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796513006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513006 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_007.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_007.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_007 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_007" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_007.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_007.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_003 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_003" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_007 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_007" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_002" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_001" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_007 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_007" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_002" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_003 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_003" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796513912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796513912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514021 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514021 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514021 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514021 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796514115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796514193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796514303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796514303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_012_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_012_default_decode" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514318 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_012 " "Found entity 2: soc_system_mm_interconnect_0_router_012" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796514365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796514365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_007_default_decode" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514381 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_007 " "Found entity 2: soc_system_mm_interconnect_0_router_007" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796514428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796514428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514443 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_006 " "Found entity 2: soc_system_mm_interconnect_0_router_006" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796514459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796514459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514474 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_005 " "Found entity 2: soc_system_mm_interconnect_0_router_005" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796514553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796514553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514584 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796514631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796514631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514646 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796514662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548796514662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514693 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_led_pio.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796514990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796514990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515068 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515068 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515068 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515068 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/intr_capturer.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/intr_capturer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_fpga_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_fpga_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master " "Found entity 1: soc_system_fpga_only_master" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_fpga_only_master.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_fpga_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_p2b_adapter " "Found entity 1: soc_system_fpga_only_master_p2b_adapter" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_b2p_adapter " "Found entity 1: soc_system_fpga_only_master_b2p_adapter" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515287 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515287 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515287 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515287 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515287 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515287 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_timing_adt " "Found entity 1: soc_system_fpga_only_master_timing_adt" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515490 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515490 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dipsw_pio " "Found entity 1: soc_system_dipsw_pio" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_dipsw_pio.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_d.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_d " "Found entity 1: soc_system_d" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_d.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_d.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_d_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_d_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_d_hps_io " "Found entity 1: soc_system_d_hps_io" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_d_hps_io.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_d_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796515959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796515959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_d_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_d_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_d_hps_io_border " "Found entity 1: soc_system_d_hps_io_border" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_d_hps_io_border.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_d_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_d_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_d_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_d_fpga_interfaces " "Found entity 1: soc_system_d_fpga_interfaces" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_d_fpga_interfaces.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_d_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_button_pio.v" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/df9gms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/df9gms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DF9GMS-RTL " "Found design unit 1: DF9GMS-RTL" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/DF9GMS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516927 ""} { "Info" "ISGN_ENTITY_NAME" "1 DF9GMS " "Found entity 1: DF9GMS" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/DF9GMS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "df9gms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file df9gms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DF9GMS-RTL " "Found design unit 1: DF9GMS-RTL" {  } { { "DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516927 ""} { "Info" "ISGN_ENTITY_NAME" "1 DF9GMS " "Found entity 1: DF9GMS" {  } { { "DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548796516927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796516927 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548796516943 ""}
{ "Error" "ESGN_AMBIGUOUS_TOP_LEVEL_ENTITY_TOP" "DF9GMS " "Top-level entity \"DF9GMS\" is ambiguous" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "DF9GMS DF9GMS.vhd work " "Instance could be entity \"DF9GMS\" in file DF9GMS.vhd compiled in library work" {  } { { "DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd" 10 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1548796517771 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "DF9GMS ../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/DF9GMS.vhd soc_system " "Instance could be entity \"DF9GMS\" in file ../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/DF9GMS.vhd compiled in library soc_system" {  } { { "../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/DF9GMS.vhd" 10 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1548796517771 ""}  } {  } 0 12181 "Top-level entity \"%1!s!\" is ambiguous" 0 0 "Analysis & Synthesis" 0 -1 1548796517771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DF9GMS " "Elaborating entity \"DF9GMS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548796517974 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Pulse_Width DF9GMS.vhd(34) " "VHDL Signal Declaration warning at DF9GMS.vhd(34): used explicit default value for signal \"Pulse_Width\" because signal was never assigned a value" {  } { { "DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1548796517990 "|DF9GMS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_data DF9GMS.vhd(45) " "VHDL Process Statement warning at DF9GMS.vhd(45): inferring latch(es) for signal or variable \"read_data\", which holds its previous value in one or more paths through the process" {  } { { "DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1548796517990 "|DF9GMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] DF9GMS.vhd(45) " "Inferred latch for \"read_data\[0\]\" at DF9GMS.vhd(45)" {  } { { "DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796518021 "|DF9GMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] DF9GMS.vhd(45) " "Inferred latch for \"read_data\[1\]\" at DF9GMS.vhd(45)" {  } { { "DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796518021 "|DF9GMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] DF9GMS.vhd(45) " "Inferred latch for \"read_data\[2\]\" at DF9GMS.vhd(45)" {  } { { "DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796518021 "|DF9GMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] DF9GMS.vhd(45) " "Inferred latch for \"read_data\[3\]\" at DF9GMS.vhd(45)" {  } { { "DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796518021 "|DF9GMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] DF9GMS.vhd(45) " "Inferred latch for \"read_data\[4\]\" at DF9GMS.vhd(45)" {  } { { "DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796518021 "|DF9GMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] DF9GMS.vhd(45) " "Inferred latch for \"read_data\[5\]\" at DF9GMS.vhd(45)" {  } { { "DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796518021 "|DF9GMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] DF9GMS.vhd(45) " "Inferred latch for \"read_data\[6\]\" at DF9GMS.vhd(45)" {  } { { "DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796518021 "|DF9GMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] DF9GMS.vhd(45) " "Inferred latch for \"read_data\[7\]\" at DF9GMS.vhd(45)" {  } { { "DF9GMS.vhd" "" { Text "D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796518021 "|DF9GMS"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548796518037 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/Workspace/DF9GMS/output_files/DF9GMS.map.smsg " "Generated suppressed messages file D:/Quartus/Workspace/DF9GMS/output_files/DF9GMS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548796518834 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548797233865 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 29 22:27:13 2019 " "Processing ended: Tue Jan 29 22:27:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548797233865 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:13:21 " "Elapsed time: 00:13:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548797233865 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:13:57 " "Total CPU time (on all processors): 00:13:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548797233865 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548797233865 ""}
