(edif system_clock_generator_0_wrapper
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2019 5 20 0 31 49)
      (program "Xilinx ngc2edif" (version "P_INT.20180726"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure system_clock_generator_0_wrapper.ngc system_clock_generator_0_wrapper.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell MMCME2_ADV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKOUT3
              (direction OUTPUT)
            )
            (port CLKFBIN
              (direction INPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port CLKOUT3B
              (direction OUTPUT)
            )
            (port PWRDWN
              (direction INPUT)
            )
            (port DCLK
              (direction INPUT)
            )
            (port CLKFBOUT
              (direction OUTPUT)
            )
            (port CLKFBSTOPPED
              (direction OUTPUT)
            )
            (port CLKFBOUTB
              (direction OUTPUT)
            )
            (port CLKOUT1
              (direction OUTPUT)
            )
            (port DEN
              (direction INPUT)
            )
            (port CLKOUT5
              (direction OUTPUT)
            )
            (port CLKINSEL
              (direction INPUT)
            )
            (port CLKIN2
              (direction INPUT)
            )
            (port DRDY
              (direction OUTPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (port DWE
              (direction INPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port CLKOUT0
              (direction OUTPUT)
            )
            (port CLKOUT4
              (direction OUTPUT)
            )
            (port CLKOUT1B
              (direction OUTPUT)
            )
            (port CLKINSTOPPED
              (direction OUTPUT)
            )
            (port CLKOUT0B
              (direction OUTPUT)
            )
            (port CLKIN1
              (direction INPUT)
            )
            (port CLKOUT2
              (direction OUTPUT)
            )
            (port CLKOUT2B
              (direction OUTPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port CLKOUT6
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port (rename DI_15_ "DI<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DI_14_ "DI<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DI_13_ "DI<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename DI_12_ "DI<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename DI_11_ "DI<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename DI_10_ "DI<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename DI_9_ "DI<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename DI_8_ "DI<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename DI_7_ "DI<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename DI_6_ "DI<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename DI_5_ "DI<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename DI_4_ "DI<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename DI_3_ "DI<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename DI_2_ "DI<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename DI_1_ "DI<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename DI_0_ "DI<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename DO_15_ "DO<15>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DO_14_ "DO<14>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DO_13_ "DO<13>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename DO_12_ "DO<12>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename DO_11_ "DO<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename DO_10_ "DO<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename DO_9_ "DO<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename DO_8_ "DO<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename DO_7_ "DO<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename DO_6_ "DO<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename DO_5_ "DO<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename DO_4_ "DO<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename DO_3_ "DO<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename DO_2_ "DO<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename DO_1_ "DO<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename DO_0_ "DO<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename DADDR_6_ "DADDR<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DADDR_5_ "DADDR<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DADDR_4_ "DADDR<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename DADDR_3_ "DADDR<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename DADDR_2_ "DADDR<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename DADDR_1_ "DADDR<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename DADDR_0_ "DADDR<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
          )
      )
    )
  )

  (library system_clock_generator_0_wrapper_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell system_clock_generator_0_wrapper
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKIN
              (direction INPUT)
            )
            (port CLKFBIN
              (direction INPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port CLKOUT0
              (direction OUTPUT)
            )
            (port CLKOUT1
              (direction OUTPUT)
            )
            (port CLKOUT2
              (direction OUTPUT)
            )
            (port CLKOUT3
              (direction OUTPUT)
            )
            (port CLKOUT4
              (direction OUTPUT)
            )
            (port CLKOUT5
              (direction OUTPUT)
            )
            (port CLKOUT6
              (direction OUTPUT)
            )
            (port CLKOUT7
              (direction OUTPUT)
            )
            (port CLKOUT8
              (direction OUTPUT)
            )
            (port CLKOUT9
              (direction OUTPUT)
            )
            (port CLKOUT10
              (direction OUTPUT)
            )
            (port CLKOUT11
              (direction OUTPUT)
            )
            (port CLKOUT12
              (direction OUTPUT)
            )
            (port CLKOUT13
              (direction OUTPUT)
            )
            (port CLKOUT14
              (direction OUTPUT)
            )
            (port CLKOUT15
              (direction OUTPUT)
            )
            (port CLKFBOUT
              (direction OUTPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (designator "7z020clg484-1")
            (property TYPE (string "system_clock_generator_0_wrapper") (owner "Xilinx"))
            (property X_CORE_INFO (string "clock_generator_v4_03_a") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "system_clock_generator_0_wrapper_system_clock_generator_0_wrapper") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_MMCM1_CLKOUT0_BUFG_INST "clock_generator_0/MMCM1_CLKOUT0_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_MMCM1_CLKFBOUT_BUFG_INST "clock_generator_0/MMCM1_CLKFBOUT_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_MMCM1_INST_MMCM_ADV_inst "clock_generator_0/MMCM1_INST/MMCM_ADV_inst")
              (viewRef view_1 (cellRef MMCME2_ADV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "64:OUTPUT:TESTOUT<63:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:TESTIN<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "7:INPUT:DADDR<6:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DO<15:0>") (owner "Xilinx"))
              (property BANDWIDTH (string "OPTIMIZED") (owner "Xilinx"))
              (property CLKFBOUT_MULT_F (number (e 29 0)) (owner "Xilinx"))
              (property CLKFBOUT_PHASE (number 0) (owner "Xilinx"))
              (property CLKFBOUT_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKIN1_PERIOD (string "5") (owner "Xilinx"))
              (property CLKIN2_PERIOD (string "5") (owner "Xilinx"))
              (property CLKOUT0_DIVIDE_F (number (e 59 0)) (owner "Xilinx"))
              (property CLKOUT0_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT0_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT0_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT1_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT1_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT1_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT1_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT2_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT2_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT2_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT2_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT3_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT3_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT3_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT3_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_CASCADE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT4_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT4_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT4_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT5_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT5_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT5_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT5_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT6_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT6_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT6_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT6_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLOCK_HOLD (string "FALSE") (owner "Xilinx"))
              (property COMPENSATION (string "ZHOLD") (owner "Xilinx"))
              (property DIVCLK_DIVIDE (integer 8) (owner "Xilinx"))
              (property REF_JITTER1 (number (e 1 -2)) (owner "Xilinx"))
              (property REF_JITTER2 (number (e 1 -2)) (owner "Xilinx"))
              (property STARTUP_WAIT (string "FALSE") (owner "Xilinx"))
              (property HROW_DLY_SET (integer 0) (owner "Xilinx"))
              (property CLKOUT1_DT (integer 0) (owner "Xilinx"))
              (property LOCK_SAT_HIGH (integer 160) (owner "Xilinx"))
              (property CLKOUT2_HT (integer 1) (owner "Xilinx"))
              (property SS_MOD_PERIOD (integer 10000) (owner "Xilinx"))
              (property CLKOUT1_LT (integer 1) (owner "Xilinx"))
              (property CLKFBOUT_HT (integer 1) (owner "Xilinx"))
              (property CLKFBIN_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT0_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT4_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT0_LT (integer 1) (owner "Xilinx"))
              (property CLKOUT4_DT (integer 0) (owner "Xilinx"))
              (property LOCK_CNT (integer 128) (owner "Xilinx"))
              (property CLKOUT1_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT6_DT (integer 0) (owner "Xilinx"))
              (property CLKOUT6_LT (integer 1) (owner "Xilinx"))
              (property CLKOUT5_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT3_HT (integer 1) (owner "Xilinx"))
              (property HVLF_CNT_TEST (integer 0) (owner "Xilinx"))
              (property CLKFBOUT_FRAC (integer 0) (owner "Xilinx"))
              (property DIVCLK_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT5_LT (integer 1) (owner "Xilinx"))
              (property LOCK_FB_DLY (integer 3) (owner "Xilinx"))
              (property LOCK_REF_DLY (integer 3) (owner "Xilinx"))
              (property CLKFBIN_LT (integer 1) (owner "Xilinx"))
              (property CLKOUT3_DT (integer 0) (owner "Xilinx"))
              (property CLKFBOUT_LT (integer 1) (owner "Xilinx"))
              (property FINE_PS_FRAC (integer 0) (owner "Xilinx"))
              (property CLKFBIN_MULT (integer 1) (owner "Xilinx"))
              (property CLKOUT4_LT (integer 1) (owner "Xilinx"))
              (property IN_DLY_SET (integer 38) (owner "Xilinx"))
              (property CLKOUT2_LT (integer 1) (owner "Xilinx"))
              (property UNLOCK_CNT (integer 64) (owner "Xilinx"))
              (property CLKOUT0_DT (integer 0) (owner "Xilinx"))
              (property DIVCLK_LT (integer 1) (owner "Xilinx"))
              (property CLKOUT5_DT (integer 0) (owner "Xilinx"))
              (property CLKOUT0_FRAC (integer 0) (owner "Xilinx"))
              (property CLKOUT6_HT (integer 1) (owner "Xilinx"))
              (property CLKBURST_CNT (integer 1) (owner "Xilinx"))
              (property CLKOUT2_DT (integer 0) (owner "Xilinx"))
              (property CLKOUT3_LT (integer 1) (owner "Xilinx"))
              (property CLKFBOUT_DT (integer 0) (owner "Xilinx"))
              (property CLKFBOUT_PM_FALL (string "000") (owner "Xilinx"))
              (property LF_NEN (string "10") (owner "Xilinx"))
              (property CLKOUT3_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKOUT0_FRAC_EN (string "FALSE") (owner "Xilinx"))
              (property SPARE_ANALOG (string "00000") (owner "Xilinx"))
              (property CLKOUT5_EDGE (string "FALSE") (owner "Xilinx"))
              (property SS_MODE (string "CENTER_HIGH") (owner "Xilinx"))
              (property DIVCLK_EDGE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT1_PM (string "000") (owner "Xilinx"))
              (property VLF_HIGH_DIS_B (string "TRUE") (owner "Xilinx"))
              (property CLKOUT6_MX (string "00") (owner "Xilinx"))
              (property DIRECT_PATH_CNTRL (string "FALSE") (owner "Xilinx"))
              (property SEL_HV_NMOS (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_EN (string "TRUE") (owner "Xilinx"))
              (property TMUX_MUX_SEL (string "00") (owner "Xilinx"))
              (property RES (string "0000") (owner "Xilinx"))
              (property CLKOUT6_EN (string "FALSE") (owner "Xilinx"))
              (property DIVCLK_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property IN_DLY_MX_DVDD (string "000001") (owner "Xilinx"))
              (property SKEW_FLOP_INV (string "0000") (owner "Xilinx"))
              (property FREQ_BB_USE_CLK3 (string "0") (owner "Xilinx"))
              (property CLKFB_MUX_SEL (string "000") (owner "Xilinx"))
              (property CP_RES (string "01") (owner "Xilinx"))
              (property CLKBURST_REPEAT (string "FALSE") (owner "Xilinx"))
              (property CONTROL_1 (string "0111110101001101") (owner "Xilinx"))
              (property CLKOUT3_EN (string "FALSE") (owner "Xilinx"))
              (property CLKOUT6_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PERF2_USE_CLK (string "FALSE") (owner "Xilinx"))
              (property CLKOUT6_EDGE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT5_PM (string "000") (owner "Xilinx"))
              (property CLKOUT1_EDGE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT2_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKOUT1_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKOUT0_FRAC_WF_RISE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT6_PM (string "000") (owner "Xilinx"))
              (property HVLF_CNT_TEST_EN (string "FALSE") (owner "Xilinx"))
              (property CLKFBIN_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property IN_DLY_EN (string "TRUE") (owner "Xilinx"))
              (property CLKBURST_ENABLE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_EDGE (string "FALSE") (owner "Xilinx"))
              (property PERF3_MUX_SEL (string "000") (owner "Xilinx"))
              (property FREQ_BB_USE_CLK1 (string "0") (owner "Xilinx"))
              (property LFHF (string "11") (owner "Xilinx"))
              (property DVDD_VBG_SEL (string "1001") (owner "Xilinx"))
              (property CLKIN2_MUX_SEL (string "000") (owner "Xilinx"))
              (property CLKOUT5_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property SS_EN (string "FALSE") (owner "Xilinx"))
              (property CONTROL_5 (string "1010110111111011") (owner "Xilinx"))
              (property DVDD_COMP_SET (string "011") (owner "Xilinx"))
              (property SPARE_DIGITAL (string "00000") (owner "Xilinx"))
              (property SYNTH_CLK_DIV (string "11") (owner "Xilinx"))
              (property CLKOUT0_MX (string "00") (owner "Xilinx"))
              (property CONTROL_6 (string "1011001011000011") (owner "Xilinx"))
              (property CLKOUT2_MX (string "00") (owner "Xilinx"))
              (property DVDD_VBG_PD (string "110") (owner "Xilinx"))
              (property PERF1_MUX_SEL (string "000") (owner "Xilinx"))
              (property CLKOUT0_EN (string "FALSE") (owner "Xilinx"))
              (property CONTROL_3 (string "1110101111001000") (owner "Xilinx"))
              (property SUP_SEL_DREG (string "FALSE") (owner "Xilinx"))
              (property CONTROL_0 (string "1111001101111100") (owner "Xilinx"))
              (property CLKOUT3_EDGE (string "FALSE") (owner "Xilinx"))
              (property MAN_LF (string "000") (owner "Xilinx"))
              (property LF_PEN (string "00") (owner "Xilinx"))
              (property INTERP_TEST (string "FALSE") (owner "Xilinx"))
              (property PERF1_USE_CLK (string "FALSE") (owner "Xilinx"))
              (property VLF_HIGH_PWDN_B (string "TRUE") (owner "Xilinx"))
              (property SEL_LV_NMOS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_MX (string "00") (owner "Xilinx"))
              (property CLKOUT2_PM (string "000") (owner "Xilinx"))
              (property FREQ_BB_USE_CLK2 (string "0") (owner "Xilinx"))
              (property CONTROL_2 (string "0101000001000010") (owner "Xilinx"))
              (property CLKOUT1_MX (string "00") (owner "Xilinx"))
              (property CLKFBOUT_FRAC_WF_RISE (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PERF2_MUX_SEL (string "000") (owner "Xilinx"))
              (property CLKFBIN_EDGE (string "FALSE") (owner "Xilinx"))
              (property AVDD_VBG_PD (string "110") (owner "Xilinx"))
              (property SS_STEPS (string "011") (owner "Xilinx"))
              (property CP (string "0000") (owner "Xilinx"))
              (property GTS_WAIT (string "FALSE") (owner "Xilinx"))
              (property CLKOUT1_EN (string "FALSE") (owner "Xilinx"))
              (property AVDD_COMP_SET (string "011") (owner "Xilinx"))
              (property CLKOUT5_EN (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_PM_RISE (string "000") (owner "Xilinx"))
              (property CLKOUT4_EN (string "FALSE") (owner "Xilinx"))
              (property CLKOUT5_MX (string "00") (owner "Xilinx"))
              (property CLKFBOUT_EDGE (string "FALSE") (owner "Xilinx"))
              (property CP_BIAS_TRIP_SET (string "0") (owner "Xilinx"))
              (property IN_DLY_MX_CVDD (string "011000") (owner "Xilinx"))
              (property CLKFBOUT_FRAC_EN (string "FALSE") (owner "Xilinx"))
              (property SS_STEPS_INIT (string "010") (owner "Xilinx"))
              (property SUP_SEL_AREG (string "FALSE") (owner "Xilinx"))
              (property EN_VCO_DIV6 (string "FALSE") (owner "Xilinx"))
              (property FREQ_COMP (string "01") (owner "Xilinx"))
              (property LF_LOW_SEL (string "FALSE") (owner "Xilinx"))
              (property CLKOUT2_EDGE (string "FALSE") (owner "Xilinx"))
              (property PERF0_USE_CLK (string "FALSE") (owner "Xilinx"))
              (property CLKOUT3_PM (string "000") (owner "Xilinx"))
              (property CLKOUT0_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKFBOUT_MX (string "00") (owner "Xilinx"))
              (property CLKOUT0_FRAC_WF_FALL (string "FALSE") (owner "Xilinx"))
              (property CLKOUT0_PM_FALL (string "000") (owner "Xilinx"))
              (property PERF3_USE_CLK (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_PM (string "000") (owner "Xilinx"))
              (property CONTROL_7 (string "0100110000101110") (owner "Xilinx"))
              (property PFD (string "0100001") (owner "Xilinx"))
              (property ANALOG_MISC (string "0000") (owner "Xilinx"))
              (property CLKOUT4_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKIN1_MUX_SEL (string "000") (owner "Xilinx"))
              (property INTERP_EN (string "00010000") (owner "Xilinx"))
              (property AVDD_VBG_SEL (string "1001") (owner "Xilinx"))
              (property CONTROL_4 (string "1101010011011111") (owner "Xilinx"))
              (property CLKOUT3_MX (string "00") (owner "Xilinx"))
              (property MVDD_SEL (string "11") (owner "Xilinx"))
              (property CLKOUT2_EN (string "FALSE") (owner "Xilinx"))
              (property CLKOUT0_PM_RISE (string "000") (owner "Xilinx"))
              (property PERF0_MUX_SEL (string "000") (owner "Xilinx"))
              (property EN_VCO_DIV1 (string "FALSE") (owner "Xilinx"))
              (property FREQ_BB_USE_CLK0 (string "0") (owner "Xilinx"))
              (property MMCM_EN (string "TRUE") (owner "Xilinx"))
              (property VREF_START (string "01") (owner "Xilinx"))
              (property EN_CURR_SINK (string "11") (owner "Xilinx"))
              (property CLKOUT0_EDGE (string "FALSE") (owner "Xilinx"))
              (property SEL_SLIPD (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_FRAC_WF_FALL (string "FALSE") (owner "Xilinx"))
            )
            (net CLKIN
              (joined
                (portRef CLKIN)
                (portRef CLKIN1 (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
              )
            )
            (net RST
              (joined
                (portRef RST)
                (portRef RST (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
              )
            )
            (net CLKOUT0
              (joined
                (portRef CLKOUT0)
                (portRef O (instanceRef clock_generator_0_MMCM1_CLKOUT0_BUFG_INST))
              )
            )
            (net LOCKED
              (joined
                (portRef LOCKED)
                (portRef LOCKED (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
              )
            )
            (net CLKOUT15
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CLKOUT1)
                (portRef CLKOUT10)
                (portRef CLKOUT11)
                (portRef CLKOUT12)
                (portRef CLKOUT13)
                (portRef CLKOUT14)
                (portRef CLKOUT15)
                (portRef CLKOUT9)
                (portRef CLKOUT8)
                (portRef CLKOUT7)
                (portRef CLKOUT6)
                (portRef CLKOUT5)
                (portRef CLKOUT4)
                (portRef CLKOUT3)
                (portRef CLKOUT2)
                (portRef CLKIN2 (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DADDR_0_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DADDR_1_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DADDR_2_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DADDR_3_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DADDR_4_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DADDR_5_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DADDR_6_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DCLK (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DEN (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DI_0_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DI_1_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DI_2_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DI_3_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DI_4_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DI_5_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DI_6_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DI_7_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DI_8_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DI_9_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DI_10_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DI_11_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DI_12_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DI_13_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DI_14_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DI_15_ (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef DWE (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef PSCLK (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef PSEN (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef PSINCDEC (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef PWRDWN (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CLKINSEL (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
              )
            )
            (net (rename clock_generator_0_SIG_MMCM1_CLKOUT0 "clock_generator_0/SIG_MMCM1_CLKOUT0")
              (joined
                (portRef I (instanceRef clock_generator_0_MMCM1_CLKOUT0_BUFG_INST))
                (portRef CLKOUT0 (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
              )
            )
            (net (rename clock_generator_0_SIG_MMCM1_CLKFBOUT "clock_generator_0/SIG_MMCM1_CLKFBOUT")
              (joined
                (portRef I (instanceRef clock_generator_0_MMCM1_CLKFBOUT_BUFG_INST))
                (portRef CLKFBIN (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
                (portRef CLKFBOUT (instanceRef clock_generator_0_MMCM1_INST_MMCM_ADV_inst))
              )
            )
          )
      )
    )
  )

  (design system_clock_generator_0_wrapper
    (cellRef system_clock_generator_0_wrapper
      (libraryRef system_clock_generator_0_wrapper_lib)
    )
    (property PART (string "7z020clg484-1") (owner "Xilinx"))
  )
)

