Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 33 is different from right argument length 28 for 'std_logic_vector_93' array [/home/dimitris/gits/vhdl_2022/simple_arm/simple_arm.srcs/sources_1/new/alu_v2.vhd:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(width=33)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_v2 [alu_v2_default]
Compiling architecture testbench of entity xil_defaultlib.alu_tb
Built simulation snapshot alu_tb_behav
