// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module corr_accel_compute (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        reg_file_1_0_address0,
        reg_file_1_0_ce0,
        reg_file_1_0_we0,
        reg_file_1_0_d0,
        reg_file_1_1_address0,
        reg_file_1_1_ce0,
        reg_file_1_1_we0,
        reg_file_1_1_d0,
        reg_file_2_0_address0,
        reg_file_2_0_ce0,
        reg_file_2_0_we0,
        reg_file_2_0_d0,
        reg_file_2_1_address0,
        reg_file_2_1_ce0,
        reg_file_2_1_we0,
        reg_file_2_1_d0,
        reg_file_3_0_address0,
        reg_file_3_0_ce0,
        reg_file_3_0_we0,
        reg_file_3_0_d0,
        reg_file_3_0_q0,
        reg_file_3_1_address0,
        reg_file_3_1_ce0,
        reg_file_3_1_we0,
        reg_file_3_1_d0,
        reg_file_3_1_q0,
        reg_file_4_0_address0,
        reg_file_4_0_ce0,
        reg_file_4_0_we0,
        reg_file_4_0_d0,
        reg_file_4_0_q0,
        reg_file_4_1_address0,
        reg_file_4_1_ce0,
        reg_file_4_1_we0,
        reg_file_4_1_d0,
        reg_file_4_1_q0,
        reg_file_5_0_address0,
        reg_file_5_0_ce0,
        reg_file_5_0_we0,
        reg_file_5_0_d0,
        reg_file_5_0_q0,
        reg_file_5_0_address1,
        reg_file_5_0_ce1,
        reg_file_5_0_q1,
        reg_file_5_1_address0,
        reg_file_5_1_ce0,
        reg_file_5_1_we0,
        reg_file_5_1_d0,
        reg_file_5_1_q0,
        reg_file_5_1_address1,
        reg_file_5_1_ce1,
        reg_file_5_1_q1,
        reg_file_6_0_address0,
        reg_file_6_0_ce0,
        reg_file_6_0_we0,
        reg_file_6_0_d0,
        reg_file_6_0_q0,
        reg_file_6_0_address1,
        reg_file_6_0_ce1,
        reg_file_6_0_q1,
        reg_file_6_1_address0,
        reg_file_6_1_ce0,
        reg_file_6_1_we0,
        reg_file_6_1_d0,
        reg_file_6_1_q0,
        reg_file_6_1_address1,
        reg_file_6_1_ce1,
        reg_file_6_1_q1,
        reg_file_7_0_address0,
        reg_file_7_0_ce0,
        reg_file_7_0_we0,
        reg_file_7_0_d0,
        reg_file_7_0_q0,
        reg_file_7_0_address1,
        reg_file_7_0_ce1,
        reg_file_7_0_q1,
        reg_file_7_1_address0,
        reg_file_7_1_ce0,
        reg_file_7_1_we0,
        reg_file_7_1_d0,
        reg_file_7_1_q0,
        reg_file_7_1_address1,
        reg_file_7_1_ce1,
        reg_file_7_1_q1,
        reg_file_8_0_address0,
        reg_file_8_0_ce0,
        reg_file_8_0_we0,
        reg_file_8_0_d0,
        reg_file_8_0_q0,
        reg_file_8_0_address1,
        reg_file_8_0_ce1,
        reg_file_8_0_q1,
        reg_file_8_1_address0,
        reg_file_8_1_ce0,
        reg_file_8_1_we0,
        reg_file_8_1_d0,
        reg_file_8_1_q0,
        reg_file_8_1_address1,
        reg_file_8_1_ce1,
        reg_file_8_1_q1,
        reg_file_9_0_address0,
        reg_file_9_0_ce0,
        reg_file_9_0_we0,
        reg_file_9_0_d0,
        reg_file_9_0_q0,
        reg_file_9_0_address1,
        reg_file_9_0_ce1,
        reg_file_9_0_q1,
        reg_file_9_1_address0,
        reg_file_9_1_ce0,
        reg_file_9_1_we0,
        reg_file_9_1_d0,
        reg_file_9_1_q0,
        reg_file_9_1_address1,
        reg_file_9_1_ce1,
        reg_file_9_1_q1,
        reg_file_10_0_address0,
        reg_file_10_0_ce0,
        reg_file_10_0_we0,
        reg_file_10_0_d0,
        reg_file_10_0_q0,
        reg_file_10_0_address1,
        reg_file_10_0_ce1,
        reg_file_10_0_q1,
        reg_file_10_1_address0,
        reg_file_10_1_ce0,
        reg_file_10_1_we0,
        reg_file_10_1_d0,
        reg_file_10_1_q0,
        reg_file_10_1_address1,
        reg_file_10_1_ce1,
        reg_file_10_1_q1,
        reg_file_11_0_address0,
        reg_file_11_0_ce0,
        reg_file_11_0_we0,
        reg_file_11_0_d0,
        reg_file_11_0_q0,
        reg_file_11_0_address1,
        reg_file_11_0_ce1,
        reg_file_11_0_q1,
        reg_file_11_1_address0,
        reg_file_11_1_ce0,
        reg_file_11_1_we0,
        reg_file_11_1_d0,
        reg_file_11_1_q0,
        reg_file_11_1_address1,
        reg_file_11_1_ce1,
        reg_file_11_1_q1,
        reg_file_12_0_address0,
        reg_file_12_0_ce0,
        reg_file_12_0_we0,
        reg_file_12_0_d0,
        reg_file_12_0_q0,
        reg_file_12_0_address1,
        reg_file_12_0_ce1,
        reg_file_12_0_q1,
        reg_file_12_1_address0,
        reg_file_12_1_ce0,
        reg_file_12_1_we0,
        reg_file_12_1_d0,
        reg_file_12_1_q0,
        reg_file_12_1_address1,
        reg_file_12_1_ce1,
        reg_file_12_1_q1,
        reg_file_13_0_address0,
        reg_file_13_0_ce0,
        reg_file_13_0_we0,
        reg_file_13_0_d0,
        reg_file_13_0_q0,
        reg_file_13_0_address1,
        reg_file_13_0_ce1,
        reg_file_13_0_q1,
        reg_file_13_1_address0,
        reg_file_13_1_ce0,
        reg_file_13_1_we0,
        reg_file_13_1_d0,
        reg_file_13_1_q0,
        reg_file_13_1_address1,
        reg_file_13_1_ce1,
        reg_file_13_1_q1,
        reg_file_14_0_address0,
        reg_file_14_0_ce0,
        reg_file_14_0_we0,
        reg_file_14_0_d0,
        reg_file_14_0_q0,
        reg_file_14_0_address1,
        reg_file_14_0_ce1,
        reg_file_14_0_q1,
        reg_file_14_1_address0,
        reg_file_14_1_ce0,
        reg_file_14_1_we0,
        reg_file_14_1_d0,
        reg_file_14_1_q0,
        reg_file_14_1_address1,
        reg_file_14_1_ce1,
        reg_file_14_1_q1,
        reg_file_15_0_address0,
        reg_file_15_0_ce0,
        reg_file_15_0_we0,
        reg_file_15_0_d0,
        reg_file_15_0_q0,
        reg_file_15_0_address1,
        reg_file_15_0_ce1,
        reg_file_15_0_q1,
        reg_file_15_1_address0,
        reg_file_15_1_ce0,
        reg_file_15_1_we0,
        reg_file_15_1_d0,
        reg_file_15_1_q0,
        reg_file_15_1_address1,
        reg_file_15_1_ce1,
        reg_file_15_1_q1,
        reg_file_16_0_address0,
        reg_file_16_0_ce0,
        reg_file_16_0_we0,
        reg_file_16_0_d0,
        reg_file_16_0_q0,
        reg_file_16_0_address1,
        reg_file_16_0_ce1,
        reg_file_16_0_q1,
        reg_file_16_1_address0,
        reg_file_16_1_ce0,
        reg_file_16_1_we0,
        reg_file_16_1_d0,
        reg_file_16_1_q0,
        reg_file_16_1_address1,
        reg_file_16_1_ce1,
        reg_file_16_1_q1,
        reg_file_17_0_address0,
        reg_file_17_0_ce0,
        reg_file_17_0_we0,
        reg_file_17_0_d0,
        reg_file_17_0_q0,
        reg_file_17_0_address1,
        reg_file_17_0_ce1,
        reg_file_17_0_q1,
        reg_file_17_1_address0,
        reg_file_17_1_ce0,
        reg_file_17_1_we0,
        reg_file_17_1_d0,
        reg_file_17_1_q0,
        reg_file_17_1_address1,
        reg_file_17_1_ce1,
        reg_file_17_1_q1,
        reg_file_18_0_address0,
        reg_file_18_0_ce0,
        reg_file_18_0_we0,
        reg_file_18_0_d0,
        reg_file_18_0_q0,
        reg_file_18_0_address1,
        reg_file_18_0_ce1,
        reg_file_18_0_q1,
        reg_file_18_1_address0,
        reg_file_18_1_ce0,
        reg_file_18_1_we0,
        reg_file_18_1_d0,
        reg_file_18_1_q0,
        reg_file_18_1_address1,
        reg_file_18_1_ce1,
        reg_file_18_1_q1,
        reg_file_19_0_address0,
        reg_file_19_0_ce0,
        reg_file_19_0_we0,
        reg_file_19_0_d0,
        reg_file_19_0_q0,
        reg_file_19_0_address1,
        reg_file_19_0_ce1,
        reg_file_19_0_q1,
        reg_file_19_1_address0,
        reg_file_19_1_ce0,
        reg_file_19_1_we0,
        reg_file_19_1_d0,
        reg_file_19_1_q0,
        reg_file_19_1_address1,
        reg_file_19_1_ce1,
        reg_file_19_1_q1,
        reg_file_20_0_address0,
        reg_file_20_0_ce0,
        reg_file_20_0_we0,
        reg_file_20_0_d0,
        reg_file_20_0_q0,
        reg_file_20_0_address1,
        reg_file_20_0_ce1,
        reg_file_20_0_q1,
        reg_file_20_1_address0,
        reg_file_20_1_ce0,
        reg_file_20_1_we0,
        reg_file_20_1_d0,
        reg_file_20_1_q0,
        reg_file_20_1_address1,
        reg_file_20_1_ce1,
        reg_file_20_1_q1,
        reg_file_21_0_address0,
        reg_file_21_0_ce0,
        reg_file_21_0_we0,
        reg_file_21_0_d0,
        reg_file_21_0_q0,
        reg_file_21_0_address1,
        reg_file_21_0_ce1,
        reg_file_21_0_q1,
        reg_file_21_1_address0,
        reg_file_21_1_ce0,
        reg_file_21_1_we0,
        reg_file_21_1_d0,
        reg_file_21_1_q0,
        reg_file_21_1_address1,
        reg_file_21_1_ce1,
        reg_file_21_1_q1,
        reg_file_22_0_address0,
        reg_file_22_0_ce0,
        reg_file_22_0_we0,
        reg_file_22_0_d0,
        reg_file_22_0_q0,
        reg_file_22_0_address1,
        reg_file_22_0_ce1,
        reg_file_22_0_q1,
        reg_file_22_1_address0,
        reg_file_22_1_ce0,
        reg_file_22_1_we0,
        reg_file_22_1_d0,
        reg_file_22_1_q0,
        reg_file_22_1_address1,
        reg_file_22_1_ce1,
        reg_file_22_1_q1,
        reg_file_23_0_address0,
        reg_file_23_0_ce0,
        reg_file_23_0_we0,
        reg_file_23_0_d0,
        reg_file_23_0_address1,
        reg_file_23_0_ce1,
        reg_file_23_0_q1,
        reg_file_23_1_address0,
        reg_file_23_1_ce0,
        reg_file_23_1_we0,
        reg_file_23_1_d0,
        reg_file_23_1_address1,
        reg_file_23_1_ce1,
        reg_file_23_1_q1
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] reg_file_1_0_address0;
output   reg_file_1_0_ce0;
output   reg_file_1_0_we0;
output  [15:0] reg_file_1_0_d0;
output  [10:0] reg_file_1_1_address0;
output   reg_file_1_1_ce0;
output   reg_file_1_1_we0;
output  [15:0] reg_file_1_1_d0;
output  [10:0] reg_file_2_0_address0;
output   reg_file_2_0_ce0;
output   reg_file_2_0_we0;
output  [15:0] reg_file_2_0_d0;
output  [10:0] reg_file_2_1_address0;
output   reg_file_2_1_ce0;
output   reg_file_2_1_we0;
output  [15:0] reg_file_2_1_d0;
output  [10:0] reg_file_3_0_address0;
output   reg_file_3_0_ce0;
output   reg_file_3_0_we0;
output  [15:0] reg_file_3_0_d0;
input  [15:0] reg_file_3_0_q0;
output  [10:0] reg_file_3_1_address0;
output   reg_file_3_1_ce0;
output   reg_file_3_1_we0;
output  [15:0] reg_file_3_1_d0;
input  [15:0] reg_file_3_1_q0;
output  [10:0] reg_file_4_0_address0;
output   reg_file_4_0_ce0;
output   reg_file_4_0_we0;
output  [15:0] reg_file_4_0_d0;
input  [15:0] reg_file_4_0_q0;
output  [10:0] reg_file_4_1_address0;
output   reg_file_4_1_ce0;
output   reg_file_4_1_we0;
output  [15:0] reg_file_4_1_d0;
input  [15:0] reg_file_4_1_q0;
output  [10:0] reg_file_5_0_address0;
output   reg_file_5_0_ce0;
output   reg_file_5_0_we0;
output  [15:0] reg_file_5_0_d0;
input  [15:0] reg_file_5_0_q0;
output  [10:0] reg_file_5_0_address1;
output   reg_file_5_0_ce1;
input  [15:0] reg_file_5_0_q1;
output  [10:0] reg_file_5_1_address0;
output   reg_file_5_1_ce0;
output   reg_file_5_1_we0;
output  [15:0] reg_file_5_1_d0;
input  [15:0] reg_file_5_1_q0;
output  [10:0] reg_file_5_1_address1;
output   reg_file_5_1_ce1;
input  [15:0] reg_file_5_1_q1;
output  [10:0] reg_file_6_0_address0;
output   reg_file_6_0_ce0;
output   reg_file_6_0_we0;
output  [15:0] reg_file_6_0_d0;
input  [15:0] reg_file_6_0_q0;
output  [10:0] reg_file_6_0_address1;
output   reg_file_6_0_ce1;
input  [15:0] reg_file_6_0_q1;
output  [10:0] reg_file_6_1_address0;
output   reg_file_6_1_ce0;
output   reg_file_6_1_we0;
output  [15:0] reg_file_6_1_d0;
input  [15:0] reg_file_6_1_q0;
output  [10:0] reg_file_6_1_address1;
output   reg_file_6_1_ce1;
input  [15:0] reg_file_6_1_q1;
output  [10:0] reg_file_7_0_address0;
output   reg_file_7_0_ce0;
output   reg_file_7_0_we0;
output  [15:0] reg_file_7_0_d0;
input  [15:0] reg_file_7_0_q0;
output  [10:0] reg_file_7_0_address1;
output   reg_file_7_0_ce1;
input  [15:0] reg_file_7_0_q1;
output  [10:0] reg_file_7_1_address0;
output   reg_file_7_1_ce0;
output   reg_file_7_1_we0;
output  [15:0] reg_file_7_1_d0;
input  [15:0] reg_file_7_1_q0;
output  [10:0] reg_file_7_1_address1;
output   reg_file_7_1_ce1;
input  [15:0] reg_file_7_1_q1;
output  [10:0] reg_file_8_0_address0;
output   reg_file_8_0_ce0;
output   reg_file_8_0_we0;
output  [15:0] reg_file_8_0_d0;
input  [15:0] reg_file_8_0_q0;
output  [10:0] reg_file_8_0_address1;
output   reg_file_8_0_ce1;
input  [15:0] reg_file_8_0_q1;
output  [10:0] reg_file_8_1_address0;
output   reg_file_8_1_ce0;
output   reg_file_8_1_we0;
output  [15:0] reg_file_8_1_d0;
input  [15:0] reg_file_8_1_q0;
output  [10:0] reg_file_8_1_address1;
output   reg_file_8_1_ce1;
input  [15:0] reg_file_8_1_q1;
output  [10:0] reg_file_9_0_address0;
output   reg_file_9_0_ce0;
output   reg_file_9_0_we0;
output  [15:0] reg_file_9_0_d0;
input  [15:0] reg_file_9_0_q0;
output  [10:0] reg_file_9_0_address1;
output   reg_file_9_0_ce1;
input  [15:0] reg_file_9_0_q1;
output  [10:0] reg_file_9_1_address0;
output   reg_file_9_1_ce0;
output   reg_file_9_1_we0;
output  [15:0] reg_file_9_1_d0;
input  [15:0] reg_file_9_1_q0;
output  [10:0] reg_file_9_1_address1;
output   reg_file_9_1_ce1;
input  [15:0] reg_file_9_1_q1;
output  [10:0] reg_file_10_0_address0;
output   reg_file_10_0_ce0;
output   reg_file_10_0_we0;
output  [15:0] reg_file_10_0_d0;
input  [15:0] reg_file_10_0_q0;
output  [10:0] reg_file_10_0_address1;
output   reg_file_10_0_ce1;
input  [15:0] reg_file_10_0_q1;
output  [10:0] reg_file_10_1_address0;
output   reg_file_10_1_ce0;
output   reg_file_10_1_we0;
output  [15:0] reg_file_10_1_d0;
input  [15:0] reg_file_10_1_q0;
output  [10:0] reg_file_10_1_address1;
output   reg_file_10_1_ce1;
input  [15:0] reg_file_10_1_q1;
output  [10:0] reg_file_11_0_address0;
output   reg_file_11_0_ce0;
output   reg_file_11_0_we0;
output  [15:0] reg_file_11_0_d0;
input  [15:0] reg_file_11_0_q0;
output  [10:0] reg_file_11_0_address1;
output   reg_file_11_0_ce1;
input  [15:0] reg_file_11_0_q1;
output  [10:0] reg_file_11_1_address0;
output   reg_file_11_1_ce0;
output   reg_file_11_1_we0;
output  [15:0] reg_file_11_1_d0;
input  [15:0] reg_file_11_1_q0;
output  [10:0] reg_file_11_1_address1;
output   reg_file_11_1_ce1;
input  [15:0] reg_file_11_1_q1;
output  [10:0] reg_file_12_0_address0;
output   reg_file_12_0_ce0;
output   reg_file_12_0_we0;
output  [15:0] reg_file_12_0_d0;
input  [15:0] reg_file_12_0_q0;
output  [10:0] reg_file_12_0_address1;
output   reg_file_12_0_ce1;
input  [15:0] reg_file_12_0_q1;
output  [10:0] reg_file_12_1_address0;
output   reg_file_12_1_ce0;
output   reg_file_12_1_we0;
output  [15:0] reg_file_12_1_d0;
input  [15:0] reg_file_12_1_q0;
output  [10:0] reg_file_12_1_address1;
output   reg_file_12_1_ce1;
input  [15:0] reg_file_12_1_q1;
output  [10:0] reg_file_13_0_address0;
output   reg_file_13_0_ce0;
output   reg_file_13_0_we0;
output  [15:0] reg_file_13_0_d0;
input  [15:0] reg_file_13_0_q0;
output  [10:0] reg_file_13_0_address1;
output   reg_file_13_0_ce1;
input  [15:0] reg_file_13_0_q1;
output  [10:0] reg_file_13_1_address0;
output   reg_file_13_1_ce0;
output   reg_file_13_1_we0;
output  [15:0] reg_file_13_1_d0;
input  [15:0] reg_file_13_1_q0;
output  [10:0] reg_file_13_1_address1;
output   reg_file_13_1_ce1;
input  [15:0] reg_file_13_1_q1;
output  [10:0] reg_file_14_0_address0;
output   reg_file_14_0_ce0;
output   reg_file_14_0_we0;
output  [15:0] reg_file_14_0_d0;
input  [15:0] reg_file_14_0_q0;
output  [10:0] reg_file_14_0_address1;
output   reg_file_14_0_ce1;
input  [15:0] reg_file_14_0_q1;
output  [10:0] reg_file_14_1_address0;
output   reg_file_14_1_ce0;
output   reg_file_14_1_we0;
output  [15:0] reg_file_14_1_d0;
input  [15:0] reg_file_14_1_q0;
output  [10:0] reg_file_14_1_address1;
output   reg_file_14_1_ce1;
input  [15:0] reg_file_14_1_q1;
output  [10:0] reg_file_15_0_address0;
output   reg_file_15_0_ce0;
output   reg_file_15_0_we0;
output  [15:0] reg_file_15_0_d0;
input  [15:0] reg_file_15_0_q0;
output  [10:0] reg_file_15_0_address1;
output   reg_file_15_0_ce1;
input  [15:0] reg_file_15_0_q1;
output  [10:0] reg_file_15_1_address0;
output   reg_file_15_1_ce0;
output   reg_file_15_1_we0;
output  [15:0] reg_file_15_1_d0;
input  [15:0] reg_file_15_1_q0;
output  [10:0] reg_file_15_1_address1;
output   reg_file_15_1_ce1;
input  [15:0] reg_file_15_1_q1;
output  [10:0] reg_file_16_0_address0;
output   reg_file_16_0_ce0;
output   reg_file_16_0_we0;
output  [15:0] reg_file_16_0_d0;
input  [15:0] reg_file_16_0_q0;
output  [10:0] reg_file_16_0_address1;
output   reg_file_16_0_ce1;
input  [15:0] reg_file_16_0_q1;
output  [10:0] reg_file_16_1_address0;
output   reg_file_16_1_ce0;
output   reg_file_16_1_we0;
output  [15:0] reg_file_16_1_d0;
input  [15:0] reg_file_16_1_q0;
output  [10:0] reg_file_16_1_address1;
output   reg_file_16_1_ce1;
input  [15:0] reg_file_16_1_q1;
output  [10:0] reg_file_17_0_address0;
output   reg_file_17_0_ce0;
output   reg_file_17_0_we0;
output  [15:0] reg_file_17_0_d0;
input  [15:0] reg_file_17_0_q0;
output  [10:0] reg_file_17_0_address1;
output   reg_file_17_0_ce1;
input  [15:0] reg_file_17_0_q1;
output  [10:0] reg_file_17_1_address0;
output   reg_file_17_1_ce0;
output   reg_file_17_1_we0;
output  [15:0] reg_file_17_1_d0;
input  [15:0] reg_file_17_1_q0;
output  [10:0] reg_file_17_1_address1;
output   reg_file_17_1_ce1;
input  [15:0] reg_file_17_1_q1;
output  [10:0] reg_file_18_0_address0;
output   reg_file_18_0_ce0;
output   reg_file_18_0_we0;
output  [15:0] reg_file_18_0_d0;
input  [15:0] reg_file_18_0_q0;
output  [10:0] reg_file_18_0_address1;
output   reg_file_18_0_ce1;
input  [15:0] reg_file_18_0_q1;
output  [10:0] reg_file_18_1_address0;
output   reg_file_18_1_ce0;
output   reg_file_18_1_we0;
output  [15:0] reg_file_18_1_d0;
input  [15:0] reg_file_18_1_q0;
output  [10:0] reg_file_18_1_address1;
output   reg_file_18_1_ce1;
input  [15:0] reg_file_18_1_q1;
output  [10:0] reg_file_19_0_address0;
output   reg_file_19_0_ce0;
output   reg_file_19_0_we0;
output  [15:0] reg_file_19_0_d0;
input  [15:0] reg_file_19_0_q0;
output  [10:0] reg_file_19_0_address1;
output   reg_file_19_0_ce1;
input  [15:0] reg_file_19_0_q1;
output  [10:0] reg_file_19_1_address0;
output   reg_file_19_1_ce0;
output   reg_file_19_1_we0;
output  [15:0] reg_file_19_1_d0;
input  [15:0] reg_file_19_1_q0;
output  [10:0] reg_file_19_1_address1;
output   reg_file_19_1_ce1;
input  [15:0] reg_file_19_1_q1;
output  [10:0] reg_file_20_0_address0;
output   reg_file_20_0_ce0;
output   reg_file_20_0_we0;
output  [15:0] reg_file_20_0_d0;
input  [15:0] reg_file_20_0_q0;
output  [10:0] reg_file_20_0_address1;
output   reg_file_20_0_ce1;
input  [15:0] reg_file_20_0_q1;
output  [10:0] reg_file_20_1_address0;
output   reg_file_20_1_ce0;
output   reg_file_20_1_we0;
output  [15:0] reg_file_20_1_d0;
input  [15:0] reg_file_20_1_q0;
output  [10:0] reg_file_20_1_address1;
output   reg_file_20_1_ce1;
input  [15:0] reg_file_20_1_q1;
output  [10:0] reg_file_21_0_address0;
output   reg_file_21_0_ce0;
output   reg_file_21_0_we0;
output  [15:0] reg_file_21_0_d0;
input  [15:0] reg_file_21_0_q0;
output  [10:0] reg_file_21_0_address1;
output   reg_file_21_0_ce1;
input  [15:0] reg_file_21_0_q1;
output  [10:0] reg_file_21_1_address0;
output   reg_file_21_1_ce0;
output   reg_file_21_1_we0;
output  [15:0] reg_file_21_1_d0;
input  [15:0] reg_file_21_1_q0;
output  [10:0] reg_file_21_1_address1;
output   reg_file_21_1_ce1;
input  [15:0] reg_file_21_1_q1;
output  [10:0] reg_file_22_0_address0;
output   reg_file_22_0_ce0;
output   reg_file_22_0_we0;
output  [15:0] reg_file_22_0_d0;
input  [15:0] reg_file_22_0_q0;
output  [10:0] reg_file_22_0_address1;
output   reg_file_22_0_ce1;
input  [15:0] reg_file_22_0_q1;
output  [10:0] reg_file_22_1_address0;
output   reg_file_22_1_ce0;
output   reg_file_22_1_we0;
output  [15:0] reg_file_22_1_d0;
input  [15:0] reg_file_22_1_q0;
output  [10:0] reg_file_22_1_address1;
output   reg_file_22_1_ce1;
input  [15:0] reg_file_22_1_q1;
output  [10:0] reg_file_23_0_address0;
output   reg_file_23_0_ce0;
output   reg_file_23_0_we0;
output  [15:0] reg_file_23_0_d0;
output  [10:0] reg_file_23_0_address1;
output   reg_file_23_0_ce1;
input  [15:0] reg_file_23_0_q1;
output  [10:0] reg_file_23_1_address0;
output   reg_file_23_1_ce0;
output   reg_file_23_1_we0;
output  [15:0] reg_file_23_1_d0;
output  [10:0] reg_file_23_1_address1;
output   reg_file_23_1_ce1;
input  [15:0] reg_file_23_1_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg reg_file_1_0_ce0;
reg reg_file_1_0_we0;
reg reg_file_1_1_ce0;
reg reg_file_1_1_we0;
reg reg_file_2_0_ce0;
reg reg_file_2_0_we0;
reg reg_file_2_1_ce0;
reg reg_file_2_1_we0;
reg[10:0] reg_file_3_0_address0;
reg reg_file_3_0_ce0;
reg reg_file_3_0_we0;
reg[15:0] reg_file_3_0_d0;
reg[10:0] reg_file_3_1_address0;
reg reg_file_3_1_ce0;
reg reg_file_3_1_we0;
reg[15:0] reg_file_3_1_d0;
reg[10:0] reg_file_4_0_address0;
reg reg_file_4_0_ce0;
reg reg_file_4_0_we0;
reg[15:0] reg_file_4_0_d0;
reg[10:0] reg_file_4_1_address0;
reg reg_file_4_1_ce0;
reg reg_file_4_1_we0;
reg[15:0] reg_file_4_1_d0;
reg[10:0] reg_file_5_0_address0;
reg reg_file_5_0_ce0;
reg reg_file_5_0_we0;
reg[15:0] reg_file_5_0_d0;
reg reg_file_5_0_ce1;
reg[10:0] reg_file_5_1_address0;
reg reg_file_5_1_ce0;
reg reg_file_5_1_we0;
reg[15:0] reg_file_5_1_d0;
reg reg_file_5_1_ce1;
reg[10:0] reg_file_6_0_address0;
reg reg_file_6_0_ce0;
reg reg_file_6_0_we0;
reg[15:0] reg_file_6_0_d0;
reg[10:0] reg_file_6_0_address1;
reg reg_file_6_0_ce1;
reg[10:0] reg_file_6_1_address0;
reg reg_file_6_1_ce0;
reg reg_file_6_1_we0;
reg[15:0] reg_file_6_1_d0;
reg[10:0] reg_file_6_1_address1;
reg reg_file_6_1_ce1;
reg[10:0] reg_file_7_0_address0;
reg reg_file_7_0_ce0;
reg reg_file_7_0_we0;
reg[15:0] reg_file_7_0_d0;
reg[10:0] reg_file_7_0_address1;
reg reg_file_7_0_ce1;
reg[10:0] reg_file_7_1_address0;
reg reg_file_7_1_ce0;
reg reg_file_7_1_we0;
reg[15:0] reg_file_7_1_d0;
reg[10:0] reg_file_7_1_address1;
reg reg_file_7_1_ce1;
reg[10:0] reg_file_8_0_address0;
reg reg_file_8_0_ce0;
reg reg_file_8_0_we0;
reg[15:0] reg_file_8_0_d0;
reg[10:0] reg_file_8_0_address1;
reg reg_file_8_0_ce1;
reg[10:0] reg_file_8_1_address0;
reg reg_file_8_1_ce0;
reg reg_file_8_1_we0;
reg[15:0] reg_file_8_1_d0;
reg[10:0] reg_file_8_1_address1;
reg reg_file_8_1_ce1;
reg[10:0] reg_file_9_0_address0;
reg reg_file_9_0_ce0;
reg reg_file_9_0_we0;
reg[15:0] reg_file_9_0_d0;
reg[10:0] reg_file_9_0_address1;
reg reg_file_9_0_ce1;
reg[10:0] reg_file_9_1_address0;
reg reg_file_9_1_ce0;
reg reg_file_9_1_we0;
reg[15:0] reg_file_9_1_d0;
reg[10:0] reg_file_9_1_address1;
reg reg_file_9_1_ce1;
reg[10:0] reg_file_10_0_address0;
reg reg_file_10_0_ce0;
reg reg_file_10_0_we0;
reg[15:0] reg_file_10_0_d0;
reg[10:0] reg_file_10_0_address1;
reg reg_file_10_0_ce1;
reg[10:0] reg_file_10_1_address0;
reg reg_file_10_1_ce0;
reg reg_file_10_1_we0;
reg[15:0] reg_file_10_1_d0;
reg[10:0] reg_file_10_1_address1;
reg reg_file_10_1_ce1;
reg[10:0] reg_file_11_0_address0;
reg reg_file_11_0_ce0;
reg reg_file_11_0_we0;
reg[15:0] reg_file_11_0_d0;
reg reg_file_11_0_ce1;
reg[10:0] reg_file_11_1_address0;
reg reg_file_11_1_ce0;
reg reg_file_11_1_we0;
reg[15:0] reg_file_11_1_d0;
reg reg_file_11_1_ce1;
reg[10:0] reg_file_12_0_address0;
reg reg_file_12_0_ce0;
reg reg_file_12_0_we0;
reg[15:0] reg_file_12_0_d0;
reg reg_file_12_0_ce1;
reg[10:0] reg_file_12_1_address0;
reg reg_file_12_1_ce0;
reg reg_file_12_1_we0;
reg[15:0] reg_file_12_1_d0;
reg reg_file_12_1_ce1;
reg[10:0] reg_file_13_0_address0;
reg reg_file_13_0_ce0;
reg reg_file_13_0_we0;
reg reg_file_13_0_ce1;
reg[10:0] reg_file_13_1_address0;
reg reg_file_13_1_ce0;
reg reg_file_13_1_we0;
reg reg_file_13_1_ce1;
reg[10:0] reg_file_14_0_address0;
reg reg_file_14_0_ce0;
reg reg_file_14_0_we0;
reg[15:0] reg_file_14_0_d0;
reg reg_file_14_0_ce1;
reg[10:0] reg_file_14_1_address0;
reg reg_file_14_1_ce0;
reg reg_file_14_1_we0;
reg[15:0] reg_file_14_1_d0;
reg reg_file_14_1_ce1;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] id_1_reg_1115;
wire    ap_CS_fsm_state2;
wire   [3:0] add_ln161_fu_840_p2;
reg   [3:0] add_ln161_reg_1124;
wire   [0:0] cmp20_fu_846_p2;
reg   [0:0] cmp20_reg_1129;
wire   [0:0] icmp_ln159_fu_834_p2;
wire   [5:0] trunc_ln166_fu_852_p1;
reg   [5:0] trunc_ln166_reg_1133;
wire    ap_CS_fsm_state3;
wire   [6:0] add_ln166_fu_862_p2;
reg   [6:0] add_ln166_reg_1141;
wire   [0:0] empty_49_fu_938_p2;
reg   [0:0] empty_49_reg_1149;
wire   [0:0] icmp_ln166_fu_856_p2;
reg   [10:0] reg_file_5_0_addr_7_reg_1153;
reg   [10:0] reg_file_5_1_addr_7_reg_1159;
reg   [10:0] reg_file_6_0_addr_7_reg_1165;
reg   [10:0] reg_file_6_1_addr_7_reg_1171;
reg   [10:0] reg_file_7_0_addr_7_reg_1177;
reg   [10:0] reg_file_7_1_addr_7_reg_1183;
reg   [10:0] reg_file_8_0_addr_7_reg_1189;
reg   [10:0] reg_file_8_1_addr_7_reg_1195;
reg   [10:0] reg_file_9_0_addr_7_reg_1201;
reg   [10:0] reg_file_9_1_addr_7_reg_1207;
reg   [10:0] reg_file_10_0_addr_7_reg_1213;
reg   [10:0] reg_file_10_1_addr_7_reg_1219;
reg   [10:0] reg_file_11_0_addr_reg_1225;
reg   [10:0] reg_file_11_1_addr_reg_1230;
reg   [10:0] reg_file_12_0_addr_reg_1235;
reg   [10:0] reg_file_12_1_addr_reg_1240;
reg   [10:0] reg_file_13_0_addr_reg_1245;
reg   [10:0] reg_file_13_1_addr_reg_1250;
reg   [10:0] reg_file_14_0_addr_reg_1255;
reg   [10:0] reg_file_14_1_addr_reg_1260;
wire   [0:0] trunc_ln174_fu_978_p1;
reg   [0:0] trunc_ln174_reg_1265;
wire   [15:0] tmp_116_fu_1076_p15;
wire    ap_CS_fsm_state4;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_start;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_done;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_idle;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_ready;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_1_ce0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_0_ce0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_address1;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_ce1;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_0_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_1_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_1_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_1_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_1_d0;
wire   [10:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_0_address0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_0_ce0;
wire    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_0_we0;
wire   [15:0] grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_0_d0;
reg   [6:0] i_reg_700;
wire    ap_CS_fsm_state7;
reg    grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_start_reg;
wire    ap_CS_fsm_state6;
wire   [63:0] zext_ln171_fu_878_p1;
wire   [63:0] zext_ln174_fu_954_p1;
reg   [3:0] id_fu_168;
wire   [0:0] trunc_ln171_fu_902_p1;
wire    ap_CS_fsm_state5;
wire   [15:0] grp_fu_801_p2;
wire   [4:0] lshr_ln_fu_868_p4;
wire   [0:0] empty_44_fu_911_p2;
wire   [0:0] empty_43_fu_906_p2;
wire   [0:0] empty_46_fu_922_p2;
wire   [0:0] empty_45_fu_916_p2;
wire   [0:0] empty_48_fu_933_p2;
wire   [0:0] empty_47_fu_927_p2;
wire   [4:0] lshr_ln7_fu_944_p4;
wire   [15:0] tmp_s_fu_986_p4;
wire   [15:0] tmp_107_fu_995_p4;
wire   [15:0] tmp_108_fu_1004_p4;
wire   [15:0] tmp_109_fu_1013_p4;
wire   [15:0] tmp_110_fu_1022_p4;
wire   [15:0] tmp_111_fu_1031_p4;
wire   [15:0] tmp_112_fu_1040_p4;
wire   [15:0] tmp_113_fu_1049_p4;
wire   [15:0] tmp_114_fu_1058_p4;
wire   [15:0] tmp_115_fu_1067_p4;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_start_reg = 1'b0;
end

corr_accel_compute_Pipeline_VITIS_LOOP_176_3 grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_start),
    .ap_done(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_done),
    .ap_idle(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_idle),
    .ap_ready(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_ready),
    .id(id_1_reg_1115),
    .reg_file_23_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_address0),
    .reg_file_23_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_ce0),
    .reg_file_23_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_we0),
    .reg_file_23_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_d0),
    .reg_file_23_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_address1),
    .reg_file_23_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_ce1),
    .reg_file_23_1_q1(reg_file_23_1_q1),
    .reg_file_23_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_address0),
    .reg_file_23_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_ce0),
    .reg_file_23_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_we0),
    .reg_file_23_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_d0),
    .reg_file_23_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_address1),
    .reg_file_23_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_ce1),
    .reg_file_23_0_q1(reg_file_23_0_q1),
    .reg_file_22_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_address0),
    .reg_file_22_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_ce0),
    .reg_file_22_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_we0),
    .reg_file_22_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_d0),
    .reg_file_22_1_q0(reg_file_22_1_q0),
    .reg_file_22_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_address1),
    .reg_file_22_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_ce1),
    .reg_file_22_1_q1(reg_file_22_1_q1),
    .reg_file_22_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_address0),
    .reg_file_22_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_ce0),
    .reg_file_22_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_we0),
    .reg_file_22_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_d0),
    .reg_file_22_0_q0(reg_file_22_0_q0),
    .reg_file_22_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_address1),
    .reg_file_22_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_ce1),
    .reg_file_22_0_q1(reg_file_22_0_q1),
    .reg_file_21_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_address0),
    .reg_file_21_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_ce0),
    .reg_file_21_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_we0),
    .reg_file_21_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_d0),
    .reg_file_21_1_q0(reg_file_21_1_q0),
    .reg_file_21_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_address1),
    .reg_file_21_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_ce1),
    .reg_file_21_1_q1(reg_file_21_1_q1),
    .reg_file_21_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_address0),
    .reg_file_21_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_ce0),
    .reg_file_21_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_we0),
    .reg_file_21_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_d0),
    .reg_file_21_0_q0(reg_file_21_0_q0),
    .reg_file_21_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_address1),
    .reg_file_21_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_ce1),
    .reg_file_21_0_q1(reg_file_21_0_q1),
    .reg_file_20_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_address0),
    .reg_file_20_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_ce0),
    .reg_file_20_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_we0),
    .reg_file_20_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_d0),
    .reg_file_20_1_q0(reg_file_20_1_q0),
    .reg_file_20_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_address1),
    .reg_file_20_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_ce1),
    .reg_file_20_1_q1(reg_file_20_1_q1),
    .reg_file_20_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_address0),
    .reg_file_20_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_ce0),
    .reg_file_20_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_we0),
    .reg_file_20_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_d0),
    .reg_file_20_0_q0(reg_file_20_0_q0),
    .reg_file_20_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_address1),
    .reg_file_20_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_ce1),
    .reg_file_20_0_q1(reg_file_20_0_q1),
    .reg_file_19_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_address0),
    .reg_file_19_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_ce0),
    .reg_file_19_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_we0),
    .reg_file_19_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_d0),
    .reg_file_19_1_q0(reg_file_19_1_q0),
    .reg_file_19_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_address1),
    .reg_file_19_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_ce1),
    .reg_file_19_1_q1(reg_file_19_1_q1),
    .reg_file_19_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_address0),
    .reg_file_19_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_ce0),
    .reg_file_19_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_we0),
    .reg_file_19_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_d0),
    .reg_file_19_0_q0(reg_file_19_0_q0),
    .reg_file_19_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_address1),
    .reg_file_19_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_ce1),
    .reg_file_19_0_q1(reg_file_19_0_q1),
    .reg_file_18_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_address0),
    .reg_file_18_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_ce0),
    .reg_file_18_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_we0),
    .reg_file_18_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_d0),
    .reg_file_18_1_q0(reg_file_18_1_q0),
    .reg_file_18_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_address1),
    .reg_file_18_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_ce1),
    .reg_file_18_1_q1(reg_file_18_1_q1),
    .reg_file_18_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_address0),
    .reg_file_18_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_ce0),
    .reg_file_18_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_we0),
    .reg_file_18_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_d0),
    .reg_file_18_0_q0(reg_file_18_0_q0),
    .reg_file_18_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_address1),
    .reg_file_18_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_ce1),
    .reg_file_18_0_q1(reg_file_18_0_q1),
    .reg_file_17_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_address0),
    .reg_file_17_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_ce0),
    .reg_file_17_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_we0),
    .reg_file_17_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_d0),
    .reg_file_17_1_q0(reg_file_17_1_q0),
    .reg_file_17_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_address1),
    .reg_file_17_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_ce1),
    .reg_file_17_1_q1(reg_file_17_1_q1),
    .reg_file_17_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_address0),
    .reg_file_17_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_ce0),
    .reg_file_17_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_we0),
    .reg_file_17_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_d0),
    .reg_file_17_0_q0(reg_file_17_0_q0),
    .reg_file_17_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_address1),
    .reg_file_17_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_ce1),
    .reg_file_17_0_q1(reg_file_17_0_q1),
    .reg_file_16_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_address0),
    .reg_file_16_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_ce0),
    .reg_file_16_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_we0),
    .reg_file_16_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_d0),
    .reg_file_16_1_q0(reg_file_16_1_q0),
    .reg_file_16_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_address1),
    .reg_file_16_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_ce1),
    .reg_file_16_1_q1(reg_file_16_1_q1),
    .reg_file_16_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_address0),
    .reg_file_16_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_ce0),
    .reg_file_16_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_we0),
    .reg_file_16_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_d0),
    .reg_file_16_0_q0(reg_file_16_0_q0),
    .reg_file_16_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_address1),
    .reg_file_16_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_ce1),
    .reg_file_16_0_q1(reg_file_16_0_q1),
    .reg_file_15_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_address0),
    .reg_file_15_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_ce0),
    .reg_file_15_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_we0),
    .reg_file_15_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_d0),
    .reg_file_15_1_q0(reg_file_15_1_q0),
    .reg_file_15_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_address1),
    .reg_file_15_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_ce1),
    .reg_file_15_1_q1(reg_file_15_1_q1),
    .reg_file_15_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_address0),
    .reg_file_15_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_ce0),
    .reg_file_15_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_we0),
    .reg_file_15_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_d0),
    .reg_file_15_0_q0(reg_file_15_0_q0),
    .reg_file_15_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_address1),
    .reg_file_15_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_ce1),
    .reg_file_15_0_q1(reg_file_15_0_q1),
    .reg_file_14_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_address0),
    .reg_file_14_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_ce0),
    .reg_file_14_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_we0),
    .reg_file_14_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_d0),
    .reg_file_14_1_q0(reg_file_14_1_q0),
    .reg_file_14_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_address1),
    .reg_file_14_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_ce1),
    .reg_file_14_1_q1(reg_file_14_1_q1),
    .reg_file_14_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_address0),
    .reg_file_14_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_ce0),
    .reg_file_14_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_we0),
    .reg_file_14_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_d0),
    .reg_file_14_0_q0(reg_file_14_0_q0),
    .reg_file_14_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_address1),
    .reg_file_14_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_ce1),
    .reg_file_14_0_q1(reg_file_14_0_q1),
    .reg_file_13_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_1_address0),
    .reg_file_13_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_1_ce0),
    .reg_file_13_1_q0(reg_file_13_1_q0),
    .reg_file_13_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_1_address1),
    .reg_file_13_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_1_ce1),
    .reg_file_13_1_q1(reg_file_13_1_q1),
    .reg_file_13_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_0_address0),
    .reg_file_13_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_0_ce0),
    .reg_file_13_0_q0(reg_file_13_0_q0),
    .reg_file_13_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_0_address1),
    .reg_file_13_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_0_ce1),
    .reg_file_13_0_q1(reg_file_13_0_q1),
    .reg_file_12_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_address0),
    .reg_file_12_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_ce0),
    .reg_file_12_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_we0),
    .reg_file_12_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_d0),
    .reg_file_12_1_q0(reg_file_12_1_q0),
    .reg_file_12_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_address1),
    .reg_file_12_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_ce1),
    .reg_file_12_1_q1(reg_file_12_1_q1),
    .reg_file_12_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_address0),
    .reg_file_12_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_ce0),
    .reg_file_12_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_we0),
    .reg_file_12_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_d0),
    .reg_file_12_0_q0(reg_file_12_0_q0),
    .reg_file_12_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_address1),
    .reg_file_12_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_ce1),
    .reg_file_12_0_q1(reg_file_12_0_q1),
    .reg_file_11_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_address0),
    .reg_file_11_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_ce0),
    .reg_file_11_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_we0),
    .reg_file_11_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_d0),
    .reg_file_11_1_q0(reg_file_11_1_q0),
    .reg_file_11_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_address1),
    .reg_file_11_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_ce1),
    .reg_file_11_1_q1(reg_file_11_1_q1),
    .reg_file_11_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_address0),
    .reg_file_11_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_ce0),
    .reg_file_11_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_we0),
    .reg_file_11_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_d0),
    .reg_file_11_0_q0(reg_file_11_0_q0),
    .reg_file_11_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_address1),
    .reg_file_11_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_ce1),
    .reg_file_11_0_q1(reg_file_11_0_q1),
    .reg_file_10_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_address0),
    .reg_file_10_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_ce0),
    .reg_file_10_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_we0),
    .reg_file_10_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_d0),
    .reg_file_10_1_q0(reg_file_10_1_q0),
    .reg_file_10_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_address1),
    .reg_file_10_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_ce1),
    .reg_file_10_1_q1(reg_file_10_1_q1),
    .reg_file_10_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_address0),
    .reg_file_10_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_ce0),
    .reg_file_10_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_we0),
    .reg_file_10_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_d0),
    .reg_file_10_0_q0(reg_file_10_0_q0),
    .reg_file_10_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_address1),
    .reg_file_10_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_ce1),
    .reg_file_10_0_q1(reg_file_10_0_q1),
    .reg_file_9_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_address0),
    .reg_file_9_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_ce0),
    .reg_file_9_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_we0),
    .reg_file_9_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_d0),
    .reg_file_9_1_q0(reg_file_9_1_q0),
    .reg_file_9_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_address1),
    .reg_file_9_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_ce1),
    .reg_file_9_1_q1(reg_file_9_1_q1),
    .reg_file_9_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_address0),
    .reg_file_9_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_ce0),
    .reg_file_9_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_we0),
    .reg_file_9_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_d0),
    .reg_file_9_0_q0(reg_file_9_0_q0),
    .reg_file_9_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_address1),
    .reg_file_9_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_ce1),
    .reg_file_9_0_q1(reg_file_9_0_q1),
    .reg_file_8_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_address0),
    .reg_file_8_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_ce0),
    .reg_file_8_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_we0),
    .reg_file_8_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_d0),
    .reg_file_8_1_q0(reg_file_8_1_q0),
    .reg_file_8_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_address1),
    .reg_file_8_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_ce1),
    .reg_file_8_1_q1(reg_file_8_1_q1),
    .reg_file_8_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_address0),
    .reg_file_8_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_ce0),
    .reg_file_8_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_we0),
    .reg_file_8_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_d0),
    .reg_file_8_0_q0(reg_file_8_0_q0),
    .reg_file_8_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_address1),
    .reg_file_8_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_ce1),
    .reg_file_8_0_q1(reg_file_8_0_q1),
    .reg_file_7_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_address0),
    .reg_file_7_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_ce0),
    .reg_file_7_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_we0),
    .reg_file_7_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_d0),
    .reg_file_7_1_q0(reg_file_7_1_q0),
    .reg_file_7_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_address1),
    .reg_file_7_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_ce1),
    .reg_file_7_1_q1(reg_file_7_1_q1),
    .reg_file_7_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_address0),
    .reg_file_7_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_ce0),
    .reg_file_7_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_we0),
    .reg_file_7_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_d0),
    .reg_file_7_0_q0(reg_file_7_0_q0),
    .reg_file_7_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_address1),
    .reg_file_7_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_ce1),
    .reg_file_7_0_q1(reg_file_7_0_q1),
    .reg_file_6_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_address0),
    .reg_file_6_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_ce0),
    .reg_file_6_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_we0),
    .reg_file_6_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_d0),
    .reg_file_6_1_q0(reg_file_6_1_q0),
    .reg_file_6_1_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_address1),
    .reg_file_6_1_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_ce1),
    .reg_file_6_1_q1(reg_file_6_1_q1),
    .reg_file_6_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_address0),
    .reg_file_6_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_ce0),
    .reg_file_6_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_we0),
    .reg_file_6_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_d0),
    .reg_file_6_0_q0(reg_file_6_0_q0),
    .reg_file_6_0_address1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_address1),
    .reg_file_6_0_ce1(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_ce1),
    .reg_file_6_0_q1(reg_file_6_0_q1),
    .reg_file_5_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_1_address0),
    .reg_file_5_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_1_ce0),
    .reg_file_5_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_1_we0),
    .reg_file_5_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_1_d0),
    .reg_file_5_1_q0(reg_file_5_1_q0),
    .reg_file_5_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_0_address0),
    .reg_file_5_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_0_ce0),
    .reg_file_5_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_0_we0),
    .reg_file_5_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_0_d0),
    .reg_file_5_0_q0(reg_file_5_0_q0),
    .reg_file_4_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_1_address0),
    .reg_file_4_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_1_ce0),
    .reg_file_4_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_1_we0),
    .reg_file_4_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_1_d0),
    .reg_file_4_1_q0(reg_file_4_1_q0),
    .reg_file_4_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_0_address0),
    .reg_file_4_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_0_ce0),
    .reg_file_4_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_0_we0),
    .reg_file_4_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_0_d0),
    .reg_file_4_0_q0(reg_file_4_0_q0),
    .reg_file_3_1_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_1_address0),
    .reg_file_3_1_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_1_ce0),
    .reg_file_3_1_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_1_we0),
    .reg_file_3_1_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_1_d0),
    .reg_file_3_1_q0(reg_file_3_1_q0),
    .reg_file_3_0_address0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_0_address0),
    .reg_file_3_0_ce0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_0_ce0),
    .reg_file_3_0_we0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_0_we0),
    .reg_file_3_0_d0(grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_0_d0),
    .reg_file_3_0_q0(reg_file_3_0_q0),
    .i(trunc_ln166_reg_1133)
);

corr_accel_hmul_16ns_16ns_16_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_2_max_dsp_1_U149(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_116_fu_1076_p15),
    .din1(16'd9216),
    .ce(1'b1),
    .dout(grp_fu_801_p2)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U150(
    .din0(reg_file_5_0_q1),
    .din1(reg_file_5_1_q1),
    .din2(trunc_ln174_reg_1265),
    .dout(tmp_s_fu_986_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U151(
    .din0(reg_file_6_0_q1),
    .din1(reg_file_6_1_q1),
    .din2(trunc_ln174_reg_1265),
    .dout(tmp_107_fu_995_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U152(
    .din0(reg_file_7_0_q1),
    .din1(reg_file_7_1_q1),
    .din2(trunc_ln174_reg_1265),
    .dout(tmp_108_fu_1004_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U153(
    .din0(reg_file_8_0_q1),
    .din1(reg_file_8_1_q1),
    .din2(trunc_ln174_reg_1265),
    .dout(tmp_109_fu_1013_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U154(
    .din0(reg_file_9_0_q1),
    .din1(reg_file_9_1_q1),
    .din2(trunc_ln174_reg_1265),
    .dout(tmp_110_fu_1022_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U155(
    .din0(reg_file_10_0_q1),
    .din1(reg_file_10_1_q1),
    .din2(trunc_ln174_reg_1265),
    .dout(tmp_111_fu_1031_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U156(
    .din0(reg_file_11_0_q0),
    .din1(reg_file_11_1_q0),
    .din2(trunc_ln174_reg_1265),
    .dout(tmp_112_fu_1040_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U157(
    .din0(reg_file_12_0_q0),
    .din1(reg_file_12_1_q0),
    .din2(trunc_ln174_reg_1265),
    .dout(tmp_113_fu_1049_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U158(
    .din0(reg_file_13_0_q0),
    .din1(reg_file_13_1_q0),
    .din2(trunc_ln174_reg_1265),
    .dout(tmp_114_fu_1058_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U159(
    .din0(reg_file_14_0_q0),
    .din1(reg_file_14_1_q0),
    .din2(trunc_ln174_reg_1265),
    .dout(tmp_115_fu_1067_p4)
);

corr_accel_mux_134_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
mux_134_16_1_1_U160(
    .din0(16'd0),
    .din1(16'd0),
    .din2(16'd0),
    .din3(tmp_s_fu_986_p4),
    .din4(tmp_107_fu_995_p4),
    .din5(tmp_108_fu_1004_p4),
    .din6(tmp_109_fu_1013_p4),
    .din7(tmp_110_fu_1022_p4),
    .din8(tmp_111_fu_1031_p4),
    .din9(tmp_112_fu_1040_p4),
    .din10(tmp_113_fu_1049_p4),
    .din11(tmp_114_fu_1058_p4),
    .din12(tmp_115_fu_1067_p4),
    .din13(id_1_reg_1115),
    .dout(tmp_116_fu_1076_p15)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_start_reg <= 1'b1;
        end else if ((grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_ready == 1'b1)) begin
            grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        i_reg_700 <= add_ln166_reg_1141;
    end else if (((icmp_ln159_fu_834_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_700 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        id_fu_168 <= 4'd0;
    end else if (((icmp_ln166_fu_856_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        id_fu_168 <= add_ln161_reg_1124;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln161_reg_1124 <= add_ln161_fu_840_p2;
        id_1_reg_1115 <= id_fu_168;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln166_reg_1141 <= add_ln166_fu_862_p2;
        trunc_ln166_reg_1133 <= trunc_ln166_fu_852_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln159_fu_834_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        cmp20_reg_1129 <= cmp20_fu_846_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln166_fu_856_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        empty_49_reg_1149 <= empty_49_fu_938_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln166_fu_856_p2 == 1'd0) & (empty_49_fu_938_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_10_0_addr_7_reg_1213[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_10_1_addr_7_reg_1219[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_11_0_addr_reg_1225[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_11_1_addr_reg_1230[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_12_0_addr_reg_1235[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_12_1_addr_reg_1240[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_13_0_addr_reg_1245[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_13_1_addr_reg_1250[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_14_0_addr_reg_1255[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_14_1_addr_reg_1260[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_5_0_addr_7_reg_1153[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_5_1_addr_7_reg_1159[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_6_0_addr_7_reg_1165[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_6_1_addr_7_reg_1171[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_7_0_addr_7_reg_1177[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_7_1_addr_7_reg_1183[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_8_0_addr_7_reg_1189[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_8_1_addr_7_reg_1195[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_9_0_addr_7_reg_1201[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        reg_file_9_1_addr_7_reg_1207[4 : 0] <= zext_ln174_fu_954_p1[4 : 0];
        trunc_ln174_reg_1265 <= trunc_ln174_fu_978_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((icmp_ln159_fu_834_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_fu_834_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_10_0_address0 = reg_file_10_0_addr_7_reg_1213;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_10_0_address0 = zext_ln171_fu_878_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_10_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_address0;
    end else begin
        reg_file_10_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_10_0_address1 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_10_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_address1;
    end else begin
        reg_file_10_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_10_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_10_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_ce0;
    end else begin
        reg_file_10_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_10_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_10_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_ce1;
    end else begin
        reg_file_10_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_10_0_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_10_0_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_10_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_d0;
    end else begin
        reg_file_10_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln174_reg_1265 == 1'd0) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd8) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln171_fu_902_p1 == 1'd0) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd9) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_file_10_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_10_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_0_we0;
    end else begin
        reg_file_10_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_10_1_address0 = reg_file_10_1_addr_7_reg_1219;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_10_1_address0 = zext_ln171_fu_878_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_10_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_address0;
    end else begin
        reg_file_10_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_10_1_address1 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_10_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_address1;
    end else begin
        reg_file_10_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_10_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_10_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_ce0;
    end else begin
        reg_file_10_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_10_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_10_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_ce1;
    end else begin
        reg_file_10_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_10_1_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_10_1_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_10_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_d0;
    end else begin
        reg_file_10_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln174_reg_1265 == 1'd1) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd8) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln171_fu_902_p1 == 1'd1) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd9) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_file_10_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_10_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_10_1_we0;
    end else begin
        reg_file_10_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_11_0_address0 = reg_file_11_0_addr_reg_1225;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_11_0_address0 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_11_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_address0;
    end else begin
        reg_file_11_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_11_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_11_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_ce0;
    end else begin
        reg_file_11_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_11_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_ce1;
    end else begin
        reg_file_11_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_11_0_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_11_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_d0;
    end else begin
        reg_file_11_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_1265 == 1'd0) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd9) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_11_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_11_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_we0;
    end else begin
        reg_file_11_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_11_1_address0 = reg_file_11_1_addr_reg_1230;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_11_1_address0 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_11_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_address0;
    end else begin
        reg_file_11_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_11_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_11_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_ce0;
    end else begin
        reg_file_11_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_11_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_ce1;
    end else begin
        reg_file_11_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_11_1_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_11_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_d0;
    end else begin
        reg_file_11_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_1265 == 1'd1) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd9) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_11_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_11_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_we0;
    end else begin
        reg_file_11_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_12_0_address0 = reg_file_12_0_addr_reg_1235;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_12_0_address0 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_12_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_address0;
    end else begin
        reg_file_12_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_12_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_12_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_ce0;
    end else begin
        reg_file_12_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_12_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_ce1;
    end else begin
        reg_file_12_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_12_0_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_12_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_d0;
    end else begin
        reg_file_12_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_1265 == 1'd0) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd10) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_12_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_12_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_we0;
    end else begin
        reg_file_12_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_12_1_address0 = reg_file_12_1_addr_reg_1240;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_12_1_address0 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_12_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_address0;
    end else begin
        reg_file_12_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_12_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_12_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_ce0;
    end else begin
        reg_file_12_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_12_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_ce1;
    end else begin
        reg_file_12_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_12_1_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_12_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_d0;
    end else begin
        reg_file_12_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_1265 == 1'd1) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd10) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_12_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_12_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_we0;
    end else begin
        reg_file_12_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_13_0_address0 = reg_file_13_0_addr_reg_1245;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_13_0_address0 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_13_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_0_address0;
    end else begin
        reg_file_13_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_13_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_13_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_0_ce0;
    end else begin
        reg_file_13_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_13_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_0_ce1;
    end else begin
        reg_file_13_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_1265 == 1'd0) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd11) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_13_0_we0 = 1'b1;
    end else begin
        reg_file_13_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_13_1_address0 = reg_file_13_1_addr_reg_1250;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_13_1_address0 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_13_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_1_address0;
    end else begin
        reg_file_13_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_13_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_13_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_1_ce0;
    end else begin
        reg_file_13_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_13_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_1_ce1;
    end else begin
        reg_file_13_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_1265 == 1'd1) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd11) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_13_1_we0 = 1'b1;
    end else begin
        reg_file_13_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_14_0_address0 = reg_file_14_0_addr_reg_1255;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_14_0_address0 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_14_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_address0;
    end else begin
        reg_file_14_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_14_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_14_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_ce0;
    end else begin
        reg_file_14_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_14_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_ce1;
    end else begin
        reg_file_14_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_14_0_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_14_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_d0;
    end else begin
        reg_file_14_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_1265 == 1'd0) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd12) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_14_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_14_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_we0;
    end else begin
        reg_file_14_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_14_1_address0 = reg_file_14_1_addr_reg_1260;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_14_1_address0 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_14_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_address0;
    end else begin
        reg_file_14_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_14_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_14_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_ce0;
    end else begin
        reg_file_14_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_14_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_ce1;
    end else begin
        reg_file_14_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_14_1_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_14_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_d0;
    end else begin
        reg_file_14_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln174_reg_1265 == 1'd1) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd12) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_file_14_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_14_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_we0;
    end else begin
        reg_file_14_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_1_0_ce0 = 1'b1;
    end else begin
        reg_file_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(id_1_reg_1115 == 4'd6) & ~(id_1_reg_1115 == 4'd7) & ~(id_1_reg_1115 == 4'd8) & ~(id_1_reg_1115 == 4'd1) & ~(id_1_reg_1115 == 4'd2) & ~(id_1_reg_1115 == 4'd3) & ~(id_1_reg_1115 == 4'd9) & ~(id_1_reg_1115 == 4'd4) & ~(id_1_reg_1115 == 4'd5) & (trunc_ln171_fu_902_p1 == 1'd0) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_1_0_we0 = 1'b1;
    end else begin
        reg_file_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_1_1_ce0 = 1'b1;
    end else begin
        reg_file_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(id_1_reg_1115 == 4'd6) & ~(id_1_reg_1115 == 4'd7) & ~(id_1_reg_1115 == 4'd8) & ~(id_1_reg_1115 == 4'd1) & ~(id_1_reg_1115 == 4'd2) & ~(id_1_reg_1115 == 4'd3) & ~(id_1_reg_1115 == 4'd9) & ~(id_1_reg_1115 == 4'd4) & ~(id_1_reg_1115 == 4'd5) & (trunc_ln171_fu_902_p1 == 1'd1) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_1_1_we0 = 1'b1;
    end else begin
        reg_file_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_2_0_ce0 = 1'b1;
    end else begin
        reg_file_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln171_fu_902_p1 == 1'd0) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_2_0_we0 = 1'b1;
    end else begin
        reg_file_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_2_1_ce0 = 1'b1;
    end else begin
        reg_file_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln171_fu_902_p1 == 1'd1) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_2_1_we0 = 1'b1;
    end else begin
        reg_file_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_3_0_address0 = zext_ln171_fu_878_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_3_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_0_address0;
    end else begin
        reg_file_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_3_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_3_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_0_ce0;
    end else begin
        reg_file_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_3_0_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_3_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_0_d0;
    end else begin
        reg_file_3_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln171_fu_902_p1 == 1'd0) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_3_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_3_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_0_we0;
    end else begin
        reg_file_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_3_1_address0 = zext_ln171_fu_878_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_3_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_1_address0;
    end else begin
        reg_file_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_3_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_3_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_1_ce0;
    end else begin
        reg_file_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_3_1_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_3_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_1_d0;
    end else begin
        reg_file_3_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln171_fu_902_p1 == 1'd1) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_3_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_3_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_3_1_we0;
    end else begin
        reg_file_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_4_0_address0 = zext_ln171_fu_878_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_4_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_0_address0;
    end else begin
        reg_file_4_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_4_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_4_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_0_ce0;
    end else begin
        reg_file_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_4_0_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_4_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_0_d0;
    end else begin
        reg_file_4_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln171_fu_902_p1 == 1'd0) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_4_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_4_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_0_we0;
    end else begin
        reg_file_4_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_4_1_address0 = zext_ln171_fu_878_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_4_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_1_address0;
    end else begin
        reg_file_4_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_4_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_4_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_1_ce0;
    end else begin
        reg_file_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_4_1_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_4_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_1_d0;
    end else begin
        reg_file_4_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln171_fu_902_p1 == 1'd1) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_4_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_4_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_4_1_we0;
    end else begin
        reg_file_4_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_5_0_address0 = reg_file_5_0_addr_7_reg_1153;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_5_0_address0 = zext_ln171_fu_878_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_5_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_0_address0;
    end else begin
        reg_file_5_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_5_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_5_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_0_ce0;
    end else begin
        reg_file_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_5_0_ce1 = 1'b1;
    end else begin
        reg_file_5_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_5_0_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_5_0_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_5_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_0_d0;
    end else begin
        reg_file_5_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln171_fu_902_p1 == 1'd0) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd4) & (1'b1 == ap_CS_fsm_state3)) | (~(id_1_reg_1115 == 4'd6) & ~(id_1_reg_1115 == 4'd7) & ~(id_1_reg_1115 == 4'd8) & ~(id_1_reg_1115 == 4'd12) & ~(id_1_reg_1115 == 4'd11) & ~(id_1_reg_1115 == 4'd10) & ~(id_1_reg_1115 == 4'd9) & ~(id_1_reg_1115 == 4'd4) & ~(id_1_reg_1115 == 4'd5) & (trunc_ln174_reg_1265 == 1'd0) & (empty_49_reg_1149 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        reg_file_5_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_5_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_0_we0;
    end else begin
        reg_file_5_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_5_1_address0 = reg_file_5_1_addr_7_reg_1159;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_5_1_address0 = zext_ln171_fu_878_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_5_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_1_address0;
    end else begin
        reg_file_5_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_5_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_5_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_1_ce0;
    end else begin
        reg_file_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_5_1_ce1 = 1'b1;
    end else begin
        reg_file_5_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_5_1_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_5_1_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_5_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_1_d0;
    end else begin
        reg_file_5_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln171_fu_902_p1 == 1'd1) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd4) & (1'b1 == ap_CS_fsm_state3)) | (~(id_1_reg_1115 == 4'd6) & ~(id_1_reg_1115 == 4'd7) & ~(id_1_reg_1115 == 4'd8) & ~(id_1_reg_1115 == 4'd12) & ~(id_1_reg_1115 == 4'd11) & ~(id_1_reg_1115 == 4'd10) & ~(id_1_reg_1115 == 4'd9) & ~(id_1_reg_1115 == 4'd4) & ~(id_1_reg_1115 == 4'd5) & (trunc_ln174_reg_1265 == 1'd1) & (empty_49_reg_1149 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        reg_file_5_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_5_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_5_1_we0;
    end else begin
        reg_file_5_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_6_0_address0 = reg_file_6_0_addr_7_reg_1165;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_6_0_address0 = zext_ln171_fu_878_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_6_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_address0;
    end else begin
        reg_file_6_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_6_0_address1 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_6_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_address1;
    end else begin
        reg_file_6_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_6_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_6_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_ce0;
    end else begin
        reg_file_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_6_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_6_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_ce1;
    end else begin
        reg_file_6_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_6_0_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_6_0_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_6_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_d0;
    end else begin
        reg_file_6_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln174_reg_1265 == 1'd0) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd4) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln171_fu_902_p1 == 1'd0) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd5) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_file_6_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_6_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_0_we0;
    end else begin
        reg_file_6_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_6_1_address0 = reg_file_6_1_addr_7_reg_1171;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_6_1_address0 = zext_ln171_fu_878_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_6_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_address0;
    end else begin
        reg_file_6_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_6_1_address1 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_6_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_address1;
    end else begin
        reg_file_6_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_6_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_6_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_ce0;
    end else begin
        reg_file_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_6_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_6_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_ce1;
    end else begin
        reg_file_6_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_6_1_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_6_1_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_6_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_d0;
    end else begin
        reg_file_6_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln174_reg_1265 == 1'd1) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd4) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln171_fu_902_p1 == 1'd1) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd5) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_file_6_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_6_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_6_1_we0;
    end else begin
        reg_file_6_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_7_0_address0 = reg_file_7_0_addr_7_reg_1177;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_7_0_address0 = zext_ln171_fu_878_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_7_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_address0;
    end else begin
        reg_file_7_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_7_0_address1 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_7_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_address1;
    end else begin
        reg_file_7_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_7_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_7_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_ce0;
    end else begin
        reg_file_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_7_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_7_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_ce1;
    end else begin
        reg_file_7_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_7_0_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_7_0_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_7_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_d0;
    end else begin
        reg_file_7_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln174_reg_1265 == 1'd0) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd5) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln171_fu_902_p1 == 1'd0) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd6) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_file_7_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_7_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_0_we0;
    end else begin
        reg_file_7_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_7_1_address0 = reg_file_7_1_addr_7_reg_1183;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_7_1_address0 = zext_ln171_fu_878_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_7_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_address0;
    end else begin
        reg_file_7_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_7_1_address1 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_7_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_address1;
    end else begin
        reg_file_7_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_7_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_7_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_ce0;
    end else begin
        reg_file_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_7_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_7_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_ce1;
    end else begin
        reg_file_7_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_7_1_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_7_1_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_7_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_d0;
    end else begin
        reg_file_7_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln174_reg_1265 == 1'd1) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd5) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln171_fu_902_p1 == 1'd1) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd6) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_file_7_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_7_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_7_1_we0;
    end else begin
        reg_file_7_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_8_0_address0 = reg_file_8_0_addr_7_reg_1189;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_8_0_address0 = zext_ln171_fu_878_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_8_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_address0;
    end else begin
        reg_file_8_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_8_0_address1 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_8_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_address1;
    end else begin
        reg_file_8_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_8_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_8_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_ce0;
    end else begin
        reg_file_8_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_8_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_8_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_ce1;
    end else begin
        reg_file_8_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_8_0_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_8_0_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_8_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_d0;
    end else begin
        reg_file_8_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln174_reg_1265 == 1'd0) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd6) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln171_fu_902_p1 == 1'd0) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd7) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_file_8_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_8_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_0_we0;
    end else begin
        reg_file_8_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_8_1_address0 = reg_file_8_1_addr_7_reg_1195;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_8_1_address0 = zext_ln171_fu_878_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_8_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_address0;
    end else begin
        reg_file_8_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_8_1_address1 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_8_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_address1;
    end else begin
        reg_file_8_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_8_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_8_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_ce0;
    end else begin
        reg_file_8_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_8_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_8_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_ce1;
    end else begin
        reg_file_8_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_8_1_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_8_1_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_8_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_d0;
    end else begin
        reg_file_8_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln174_reg_1265 == 1'd1) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd6) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln171_fu_902_p1 == 1'd1) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd7) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_file_8_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_8_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_8_1_we0;
    end else begin
        reg_file_8_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_9_0_address0 = reg_file_9_0_addr_7_reg_1201;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_9_0_address0 = zext_ln171_fu_878_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_9_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_address0;
    end else begin
        reg_file_9_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_9_0_address1 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_9_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_address1;
    end else begin
        reg_file_9_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_9_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_9_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_ce0;
    end else begin
        reg_file_9_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_9_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_9_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_ce1;
    end else begin
        reg_file_9_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_9_0_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_9_0_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_9_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_d0;
    end else begin
        reg_file_9_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln174_reg_1265 == 1'd0) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd7) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln171_fu_902_p1 == 1'd0) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd8) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_file_9_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_9_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_0_we0;
    end else begin
        reg_file_9_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_9_1_address0 = reg_file_9_1_addr_7_reg_1207;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_9_1_address0 = zext_ln171_fu_878_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_9_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_address0;
    end else begin
        reg_file_9_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_9_1_address1 = zext_ln174_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_9_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_address1;
    end else begin
        reg_file_9_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_file_9_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_9_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_ce0;
    end else begin
        reg_file_9_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_9_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_9_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_ce1;
    end else begin
        reg_file_9_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_file_9_1_d0 = grp_fu_801_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_file_9_1_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_9_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_d0;
    end else begin
        reg_file_9_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln174_reg_1265 == 1'd1) & (empty_49_reg_1149 == 1'd0) & (id_1_reg_1115 == 4'd7) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln171_fu_902_p1 == 1'd1) & (icmp_ln166_fu_856_p2 == 1'd0) & (cmp20_reg_1129 == 1'd1) & (id_1_reg_1115 == 4'd8) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_file_9_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_file_9_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_9_1_we0;
    end else begin
        reg_file_9_1_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln159_fu_834_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln166_fu_856_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln166_fu_856_p2 == 1'd0) & (empty_49_fu_938_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln161_fu_840_p2 = (id_fu_168 + 4'd1);

assign add_ln166_fu_862_p2 = (i_reg_700 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign cmp20_fu_846_p2 = ((id_fu_168 < 4'd10) ? 1'b1 : 1'b0);

assign empty_43_fu_906_p2 = ((id_fu_168 == 4'd13) ? 1'b1 : 1'b0);

assign empty_44_fu_911_p2 = ((id_fu_168 == 4'd2) ? 1'b1 : 1'b0);

assign empty_45_fu_916_p2 = (empty_44_fu_911_p2 | empty_43_fu_906_p2);

assign empty_46_fu_922_p2 = ((id_fu_168 == 4'd1) ? 1'b1 : 1'b0);

assign empty_47_fu_927_p2 = (empty_46_fu_922_p2 | empty_45_fu_916_p2);

assign empty_48_fu_933_p2 = ((id_fu_168 == 4'd0) ? 1'b1 : 1'b0);

assign empty_49_fu_938_p2 = (empty_48_fu_933_p2 | empty_47_fu_927_p2);

assign grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_start = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_start_reg;

assign icmp_ln159_fu_834_p2 = ((id_fu_168 == 4'd14) ? 1'b1 : 1'b0);

assign icmp_ln166_fu_856_p2 = ((i_reg_700 == 7'd64) ? 1'b1 : 1'b0);

assign lshr_ln7_fu_944_p4 = {{i_reg_700[5:1]}};

assign lshr_ln_fu_868_p4 = {{i_reg_700[5:1]}};

assign reg_file_11_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_0_address1;

assign reg_file_11_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_11_1_address1;

assign reg_file_12_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_0_address1;

assign reg_file_12_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_12_1_address1;

assign reg_file_13_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_0_address1;

assign reg_file_13_0_d0 = grp_fu_801_p2;

assign reg_file_13_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_13_1_address1;

assign reg_file_13_1_d0 = grp_fu_801_p2;

assign reg_file_14_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_0_address1;

assign reg_file_14_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_14_1_address1;

assign reg_file_15_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_address0;

assign reg_file_15_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_address1;

assign reg_file_15_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_ce0;

assign reg_file_15_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_ce1;

assign reg_file_15_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_d0;

assign reg_file_15_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_0_we0;

assign reg_file_15_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_address0;

assign reg_file_15_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_address1;

assign reg_file_15_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_ce0;

assign reg_file_15_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_ce1;

assign reg_file_15_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_d0;

assign reg_file_15_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_15_1_we0;

assign reg_file_16_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_address0;

assign reg_file_16_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_address1;

assign reg_file_16_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_ce0;

assign reg_file_16_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_ce1;

assign reg_file_16_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_d0;

assign reg_file_16_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_0_we0;

assign reg_file_16_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_address0;

assign reg_file_16_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_address1;

assign reg_file_16_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_ce0;

assign reg_file_16_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_ce1;

assign reg_file_16_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_d0;

assign reg_file_16_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_16_1_we0;

assign reg_file_17_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_address0;

assign reg_file_17_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_address1;

assign reg_file_17_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_ce0;

assign reg_file_17_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_ce1;

assign reg_file_17_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_d0;

assign reg_file_17_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_0_we0;

assign reg_file_17_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_address0;

assign reg_file_17_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_address1;

assign reg_file_17_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_ce0;

assign reg_file_17_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_ce1;

assign reg_file_17_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_d0;

assign reg_file_17_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_17_1_we0;

assign reg_file_18_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_address0;

assign reg_file_18_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_address1;

assign reg_file_18_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_ce0;

assign reg_file_18_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_ce1;

assign reg_file_18_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_d0;

assign reg_file_18_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_0_we0;

assign reg_file_18_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_address0;

assign reg_file_18_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_address1;

assign reg_file_18_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_ce0;

assign reg_file_18_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_ce1;

assign reg_file_18_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_d0;

assign reg_file_18_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_18_1_we0;

assign reg_file_19_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_address0;

assign reg_file_19_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_address1;

assign reg_file_19_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_ce0;

assign reg_file_19_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_ce1;

assign reg_file_19_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_d0;

assign reg_file_19_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_0_we0;

assign reg_file_19_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_address0;

assign reg_file_19_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_address1;

assign reg_file_19_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_ce0;

assign reg_file_19_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_ce1;

assign reg_file_19_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_d0;

assign reg_file_19_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_19_1_we0;

assign reg_file_1_0_address0 = zext_ln171_fu_878_p1;

assign reg_file_1_0_d0 = 16'd0;

assign reg_file_1_1_address0 = zext_ln171_fu_878_p1;

assign reg_file_1_1_d0 = 16'd0;

assign reg_file_20_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_address0;

assign reg_file_20_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_address1;

assign reg_file_20_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_ce0;

assign reg_file_20_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_ce1;

assign reg_file_20_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_d0;

assign reg_file_20_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_0_we0;

assign reg_file_20_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_address0;

assign reg_file_20_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_address1;

assign reg_file_20_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_ce0;

assign reg_file_20_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_ce1;

assign reg_file_20_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_d0;

assign reg_file_20_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_20_1_we0;

assign reg_file_21_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_address0;

assign reg_file_21_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_address1;

assign reg_file_21_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_ce0;

assign reg_file_21_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_ce1;

assign reg_file_21_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_d0;

assign reg_file_21_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_0_we0;

assign reg_file_21_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_address0;

assign reg_file_21_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_address1;

assign reg_file_21_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_ce0;

assign reg_file_21_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_ce1;

assign reg_file_21_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_d0;

assign reg_file_21_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_21_1_we0;

assign reg_file_22_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_address0;

assign reg_file_22_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_address1;

assign reg_file_22_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_ce0;

assign reg_file_22_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_ce1;

assign reg_file_22_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_d0;

assign reg_file_22_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_0_we0;

assign reg_file_22_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_address0;

assign reg_file_22_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_address1;

assign reg_file_22_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_ce0;

assign reg_file_22_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_ce1;

assign reg_file_22_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_d0;

assign reg_file_22_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_22_1_we0;

assign reg_file_23_0_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_address0;

assign reg_file_23_0_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_address1;

assign reg_file_23_0_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_ce0;

assign reg_file_23_0_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_ce1;

assign reg_file_23_0_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_d0;

assign reg_file_23_0_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_0_we0;

assign reg_file_23_1_address0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_address0;

assign reg_file_23_1_address1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_address1;

assign reg_file_23_1_ce0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_ce0;

assign reg_file_23_1_ce1 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_ce1;

assign reg_file_23_1_d0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_d0;

assign reg_file_23_1_we0 = grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_reg_file_23_1_we0;

assign reg_file_2_0_address0 = zext_ln171_fu_878_p1;

assign reg_file_2_0_d0 = 16'd0;

assign reg_file_2_1_address0 = zext_ln171_fu_878_p1;

assign reg_file_2_1_d0 = 16'd0;

assign reg_file_5_0_address1 = zext_ln174_fu_954_p1;

assign reg_file_5_1_address1 = zext_ln174_fu_954_p1;

assign trunc_ln166_fu_852_p1 = i_reg_700[5:0];

assign trunc_ln171_fu_902_p1 = i_reg_700[0:0];

assign trunc_ln174_fu_978_p1 = i_reg_700[0:0];

assign zext_ln171_fu_878_p1 = lshr_ln_fu_868_p4;

assign zext_ln174_fu_954_p1 = lshr_ln7_fu_944_p4;

always @ (posedge ap_clk) begin
    reg_file_5_0_addr_7_reg_1153[10:5] <= 6'b000000;
    reg_file_5_1_addr_7_reg_1159[10:5] <= 6'b000000;
    reg_file_6_0_addr_7_reg_1165[10:5] <= 6'b000000;
    reg_file_6_1_addr_7_reg_1171[10:5] <= 6'b000000;
    reg_file_7_0_addr_7_reg_1177[10:5] <= 6'b000000;
    reg_file_7_1_addr_7_reg_1183[10:5] <= 6'b000000;
    reg_file_8_0_addr_7_reg_1189[10:5] <= 6'b000000;
    reg_file_8_1_addr_7_reg_1195[10:5] <= 6'b000000;
    reg_file_9_0_addr_7_reg_1201[10:5] <= 6'b000000;
    reg_file_9_1_addr_7_reg_1207[10:5] <= 6'b000000;
    reg_file_10_0_addr_7_reg_1213[10:5] <= 6'b000000;
    reg_file_10_1_addr_7_reg_1219[10:5] <= 6'b000000;
    reg_file_11_0_addr_reg_1225[10:5] <= 6'b000000;
    reg_file_11_1_addr_reg_1230[10:5] <= 6'b000000;
    reg_file_12_0_addr_reg_1235[10:5] <= 6'b000000;
    reg_file_12_1_addr_reg_1240[10:5] <= 6'b000000;
    reg_file_13_0_addr_reg_1245[10:5] <= 6'b000000;
    reg_file_13_1_addr_reg_1250[10:5] <= 6'b000000;
    reg_file_14_0_addr_reg_1255[10:5] <= 6'b000000;
    reg_file_14_1_addr_reg_1260[10:5] <= 6'b000000;
end

endmodule //corr_accel_compute
