{
  "components": {
    "decorators": {
      "LogicGateDecorator": {
        "src": "src/decorators/LogicGateDecorator"
      }
    },
    "plugins": {
      "DigitalJSCodeGenerator": {
        "src": "src/plugins/DigitalJSCodeGenerator",
        "test": "test/plugins/DigitalJSCodeGenerator"
      },
      "SystemVerilogCodeGenerator": {
        "src": "src/plugins/SystemVerilogCodeGenerator",
        "test": "test/plugins/SystemVerilogCodeGenerator"
      }
    },
    "visualizers": {
      "CircuitSimulator": {
        "src": "panels/CircuitSimulator/CircuitSimulatorPanel",
        "title": "CircuitSimulator",
        "panel": "src/visualizers/panels/CircuitSimulator",
        "secondary": false,
        "widget": "src/visualizers/widgets/CircuitSimulator"
      }
    }
  },
  "dependencies": {
    "decorators": {},
    "plugins": {},
    "visualizers": {}
  }
}