<stg><name>solveNextPatchPair</name>


<trans_list>

<trans id="89" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:0 %p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:1 %ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl

]]></Node>
<StgValue><ssdm name="ppl_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="35" op_9_bw="26">
<![CDATA[
.loopexit_ifconv:4 %call_ln746 = call void @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i32 %p_read, i32 %ppl_read, i32 %GDarrayDecoded, i32 %patches_superpoints, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ln746"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:48 %tempArray_addr_1 = getelementptr i64 %tempArray, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="tempArray_addr_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.loopexit_ifconv:49 %store_ln837 = store i64 15000000, i8 %tempArray_addr_1

]]></Node>
<StgValue><ssdm name="store_ln837"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:53 %tempArray_addr_3 = getelementptr i64 %tempArray, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="tempArray_addr_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.loopexit_ifconv:54 %store_ln839 = store i64 18446744073659551516, i8 %tempArray_addr_3

]]></Node>
<StgValue><ssdm name="store_ln839"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="35" op_9_bw="26">
<![CDATA[
.loopexit_ifconv:4 %call_ln746 = call void @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i32 %p_read, i32 %ppl_read, i32 %GDarrayDecoded, i32 %patches_superpoints, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ln746"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.loopexit_ifconv:5 %n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:6 %trunc_ln750 = trunc i8 %n_patches_read

]]></Node>
<StgValue><ssdm name="trunc_ln750"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit_ifconv:7 %lastPatchIndex = add i5 %trunc_ln750, i5 31

]]></Node>
<StgValue><ssdm name="lastPatchIndex"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.loopexit_ifconv:8 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %lastPatchIndex, i7 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.loopexit_ifconv:9 %tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %lastPatchIndex, i3 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:10 %zext_ln787 = zext i8 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln787"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit_ifconv:11 %sub_ln787 = sub i12 %tmp, i12 %zext_ln787

]]></Node>
<StgValue><ssdm name="sub_ln787"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit_ifconv:12 %add_ln787 = add i12 %sub_ln787, i12 60

]]></Node>
<StgValue><ssdm name="add_ln787"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="12">
<![CDATA[
.loopexit_ifconv:13 %zext_ln787_1 = zext i12 %add_ln787

]]></Node>
<StgValue><ssdm name="zext_ln787_1"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit_ifconv:14 %add_ln787_1 = add i12 %sub_ln787, i12 61

]]></Node>
<StgValue><ssdm name="add_ln787_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="12">
<![CDATA[
.loopexit_ifconv:15 %zext_ln787_2 = zext i12 %add_ln787_1

]]></Node>
<StgValue><ssdm name="zext_ln787_2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:16 %patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln787_2

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:17 %patches_parameters_addr_1 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln787_1

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:31 %patches_parameters_load = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:32 %patches_parameters_load_1 = load i12 %patches_parameters_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit_ifconv:18 %add_ln886 = add i12 %sub_ln787, i12 48

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit_ifconv:19 %or_ln886 = or i12 %add_ln886, i12 1

]]></Node>
<StgValue><ssdm name="or_ln886"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="12">
<![CDATA[
.loopexit_ifconv:20 %zext_ln886 = zext i12 %or_ln886

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:21 %patches_parameters_addr_2 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln886

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_2"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit_ifconv:22 %add_ln886_1 = add i12 %sub_ln787, i12 55

]]></Node>
<StgValue><ssdm name="add_ln886_1"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="12">
<![CDATA[
.loopexit_ifconv:23 %zext_ln886_1 = zext i12 %add_ln886_1

]]></Node>
<StgValue><ssdm name="zext_ln886_1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:24 %patches_parameters_addr_3 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln886_1

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_3"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:31 %patches_parameters_load = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:32 %patches_parameters_load_1 = load i12 %patches_parameters_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_load_1"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit_ifconv:33 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load, i32 %patches_parameters_load_1, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:34 %patches_parameters_load_2 = load i12 %patches_parameters_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_load_2"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:36 %patches_parameters_load_3 = load i12 %patches_parameters_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_load_3"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:50 %sext_ln534_1 = sext i32 %patches_parameters_load

]]></Node>
<StgValue><ssdm name="sext_ln534_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:51 %tempArray_addr_2 = getelementptr i64 %tempArray, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="tempArray_addr_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.loopexit_ifconv:52 %store_ln838 = store i64 %sext_ln534_1, i8 %tempArray_addr_2

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:59 %icmp_ln886_2 = icmp_sgt  i32 %patches_parameters_load, i32 4244967196

]]></Node>
<StgValue><ssdm name="icmp_ln886_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit_ifconv:25 %add_ln534 = add i12 %sub_ln787, i12 84

]]></Node>
<StgValue><ssdm name="add_ln534"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="12">
<![CDATA[
.loopexit_ifconv:26 %zext_ln534 = zext i12 %add_ln534

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:27 %patches_parameters_addr_4 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_4"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit_ifconv:28 %add_ln534_1 = add i12 %sub_ln787, i12 72

]]></Node>
<StgValue><ssdm name="add_ln534_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="12">
<![CDATA[
.loopexit_ifconv:29 %zext_ln534_1 = zext i12 %add_ln534_1

]]></Node>
<StgValue><ssdm name="zext_ln534_1"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:30 %patches_parameters_addr_5 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln534_1

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_5"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit_ifconv:33 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load, i32 %patches_parameters_load_1, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:34 %patches_parameters_load_2 = load i12 %patches_parameters_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_load_2"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:35 %icmp_ln886 = icmp_sgt  i32 %patches_parameters_load_2, i32 %p_read

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:36 %patches_parameters_load_3 = load i12 %patches_parameters_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_load_3"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:37 %icmp_ln886_1 = icmp_sgt  i32 %patches_parameters_load_3, i32 %p_read

]]></Node>
<StgValue><ssdm name="icmp_ln886_1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:38 %patches_parameters_load_4 = load i12 %patches_parameters_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_load_4"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:39 %patches_parameters_load_5 = load i12 %patches_parameters_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_load_5"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:45 %sext_ln534 = sext i32 %ref_tmp

]]></Node>
<StgValue><ssdm name="sext_ln534"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:46 %tempArray_addr = getelementptr i64 %tempArray, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="tempArray_addr"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.loopexit_ifconv:47 %store_ln836 = store i64 %sext_ln534, i8 %tempArray_addr

]]></Node>
<StgValue><ssdm name="store_ln836"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:60 %icmp_ln841 = icmp_slt  i32 %ref_tmp, i32 15000000

]]></Node>
<StgValue><ssdm name="icmp_ln841"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:38 %patches_parameters_load_4 = load i12 %patches_parameters_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_load_4"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:39 %patches_parameters_load_5 = load i12 %patches_parameters_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_load_5"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:40 %squarePatch_alternate2 = icmp_ne  i32 %patches_parameters_load_5, i32 0

]]></Node>
<StgValue><ssdm name="squarePatch_alternate2"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit_ifconv:41 %and_ln886 = and i1 %icmp_ln886, i1 %squarePatch_alternate2

]]></Node>
<StgValue><ssdm name="and_ln886"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit_ifconv:42 %and_ln886_1 = and i1 %and_ln886, i1 %icmp_ln886_1

]]></Node>
<StgValue><ssdm name="and_ln886_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:43 %icmp_ln827 = icmp_ne  i32 %patches_parameters_load_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln827"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit_ifconv:44 %notChoppedPatch = or i1 %icmp_ln827, i1 %and_ln886

]]></Node>
<StgValue><ssdm name="notChoppedPatch"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="1">
<![CDATA[
.loopexit_ifconv:55 %zext_ln840 = zext i1 %notChoppedPatch

]]></Node>
<StgValue><ssdm name="zext_ln840"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:56 %tempArray_addr_4 = getelementptr i64 %tempArray, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="tempArray_addr_4"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.loopexit_ifconv:57 %store_ln840 = store i64 %zext_ln840, i8 %tempArray_addr_4

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit_ifconv:58 %xor_ln841 = xor i1 %notChoppedPatch, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln841"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit_ifconv:61 %and_ln841 = and i1 %icmp_ln841, i1 %xor_ln841

]]></Node>
<StgValue><ssdm name="and_ln841"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit_ifconv:62 %and_ln841_1 = and i1 %and_ln841, i1 %icmp_ln886_2

]]></Node>
<StgValue><ssdm name="and_ln841_1"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="1">
<![CDATA[
.loopexit_ifconv:66 %zext_ln842 = zext i1 %and_ln886_1

]]></Node>
<StgValue><ssdm name="zext_ln842"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:67 %tempArray_addr_6 = getelementptr i64 %tempArray, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="tempArray_addr_6"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.loopexit_ifconv:68 %store_ln842 = store i64 %zext_ln842, i8 %tempArray_addr_6

]]></Node>
<StgValue><ssdm name="store_ln842"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.loopexit_ifconv:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.loopexit_ifconv:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tempArray, void @empty, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="1">
<![CDATA[
.loopexit_ifconv:63 %zext_ln841 = zext i1 %and_ln841_1

]]></Node>
<StgValue><ssdm name="zext_ln841"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:64 %tempArray_addr_5 = getelementptr i64 %tempArray, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="tempArray_addr_5"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.loopexit_ifconv:65 %store_ln841 = store i64 %zext_ln841, i8 %tempArray_addr_5

]]></Node>
<StgValue><ssdm name="store_ln841"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="1">
<![CDATA[
.loopexit_ifconv:69 %zext_ln843 = zext i1 %and_ln886

]]></Node>
<StgValue><ssdm name="zext_ln843"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:70 %tempArray_addr_7 = getelementptr i64 %tempArray, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="tempArray_addr_7"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.loopexit_ifconv:71 %store_ln843 = store i64 %zext_ln843, i8 %tempArray_addr_7

]]></Node>
<StgValue><ssdm name="store_ln843"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0">
<![CDATA[
.loopexit_ifconv:72 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
