\hypertarget{struct_i2_c___mem_map}{}\section{I2\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_i2_c___mem_map}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_i2_c___mem_map_aefc602e5555ff9807f66ba8d67c214c0}{A1}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_i2_c___mem_map_a9f07a2e505dda38873798958a6c9f432}{F}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_i2_c___mem_map_a211af10ff66759da8bd2712f3d26ad8a}{C1}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_i2_c___mem_map_acba6223219d3887b1ba085cf199bf84a}{S}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_i2_c___mem_map_a44f0a2e82a172b16e1241939185790cf}{D}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_i2_c___mem_map_a5e8189de70defa55b4d4d50e42ac88d1}{C2}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_i2_c___mem_map_a6520708827670dc2938e6cdec0264763}{F\+LT}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_i2_c___mem_map_a9f17398ec3278c30924dd797dea9788a}{RA}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_i2_c___mem_map_a14ca29af4960a6588080acb71f62d5fa}{S\+MB}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_i2_c___mem_map_ad4e4dbcd884a2b52af7dbef17817f12e}{A2}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_i2_c___mem_map_aac56d4be80ad622d7bf85bdd8c29504c}{S\+L\+TH}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_i2_c___mem_map_afd5aa3cef3245893addeb55556e1ceff}{S\+L\+TL}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2C -\/ Peripheral register structure 

Definition at line 6140 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!A1@{A1}}
\index{A1@{A1}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{A1}{A1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} I2\+C\+\_\+\+Mem\+Map\+::\+A1}\hypertarget{struct_i2_c___mem_map_aefc602e5555ff9807f66ba8d67c214c0}{}\label{struct_i2_c___mem_map_aefc602e5555ff9807f66ba8d67c214c0}
I2C Address Register 1, offset\+: 0x0 

Definition at line 6141 of file M\+K20\+D7.\+h.

\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!A2@{A2}}
\index{A2@{A2}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{A2}{A2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} I2\+C\+\_\+\+Mem\+Map\+::\+A2}\hypertarget{struct_i2_c___mem_map_ad4e4dbcd884a2b52af7dbef17817f12e}{}\label{struct_i2_c___mem_map_ad4e4dbcd884a2b52af7dbef17817f12e}
I2C Address Register 2, offset\+: 0x9 

Definition at line 6150 of file M\+K20\+D7.\+h.

\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!C1@{C1}}
\index{C1@{C1}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C1}{C1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} I2\+C\+\_\+\+Mem\+Map\+::\+C1}\hypertarget{struct_i2_c___mem_map_a211af10ff66759da8bd2712f3d26ad8a}{}\label{struct_i2_c___mem_map_a211af10ff66759da8bd2712f3d26ad8a}
I2C Control Register 1, offset\+: 0x2 

Definition at line 6143 of file M\+K20\+D7.\+h.

\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!C2@{C2}}
\index{C2@{C2}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C2}{C2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} I2\+C\+\_\+\+Mem\+Map\+::\+C2}\hypertarget{struct_i2_c___mem_map_a5e8189de70defa55b4d4d50e42ac88d1}{}\label{struct_i2_c___mem_map_a5e8189de70defa55b4d4d50e42ac88d1}
I2C Control Register 2, offset\+: 0x5 

Definition at line 6146 of file M\+K20\+D7.\+h.

\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!D@{D}}
\index{D@{D}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{D}{D}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} I2\+C\+\_\+\+Mem\+Map\+::D}\hypertarget{struct_i2_c___mem_map_a44f0a2e82a172b16e1241939185790cf}{}\label{struct_i2_c___mem_map_a44f0a2e82a172b16e1241939185790cf}
I2C Data I/O register, offset\+: 0x4 

Definition at line 6145 of file M\+K20\+D7.\+h.

\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!F@{F}}
\index{F@{F}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{F}{F}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} I2\+C\+\_\+\+Mem\+Map\+::F}\hypertarget{struct_i2_c___mem_map_a9f07a2e505dda38873798958a6c9f432}{}\label{struct_i2_c___mem_map_a9f07a2e505dda38873798958a6c9f432}
I2C Frequency Divider register, offset\+: 0x1 

Definition at line 6142 of file M\+K20\+D7.\+h.

\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!F\+LT@{F\+LT}}
\index{F\+LT@{F\+LT}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{F\+LT}{FLT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} I2\+C\+\_\+\+Mem\+Map\+::\+F\+LT}\hypertarget{struct_i2_c___mem_map_a6520708827670dc2938e6cdec0264763}{}\label{struct_i2_c___mem_map_a6520708827670dc2938e6cdec0264763}
I2C Programmable Input Glitch Filter register, offset\+: 0x6 

Definition at line 6147 of file M\+K20\+D7.\+h.

\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!RA@{RA}}
\index{RA@{RA}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{RA}{RA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} I2\+C\+\_\+\+Mem\+Map\+::\+RA}\hypertarget{struct_i2_c___mem_map_a9f17398ec3278c30924dd797dea9788a}{}\label{struct_i2_c___mem_map_a9f17398ec3278c30924dd797dea9788a}
I2C Range Address register, offset\+: 0x7 

Definition at line 6148 of file M\+K20\+D7.\+h.

\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S@{S}}
\index{S@{S}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{S}{S}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} I2\+C\+\_\+\+Mem\+Map\+::S}\hypertarget{struct_i2_c___mem_map_acba6223219d3887b1ba085cf199bf84a}{}\label{struct_i2_c___mem_map_acba6223219d3887b1ba085cf199bf84a}
I2C Status Register, offset\+: 0x3 

Definition at line 6144 of file M\+K20\+D7.\+h.

\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S\+L\+TH@{S\+L\+TH}}
\index{S\+L\+TH@{S\+L\+TH}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{S\+L\+TH}{SLTH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} I2\+C\+\_\+\+Mem\+Map\+::\+S\+L\+TH}\hypertarget{struct_i2_c___mem_map_aac56d4be80ad622d7bf85bdd8c29504c}{}\label{struct_i2_c___mem_map_aac56d4be80ad622d7bf85bdd8c29504c}
I2C S\+CL Low Timeout Register High, offset\+: 0xA 

Definition at line 6151 of file M\+K20\+D7.\+h.

\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S\+L\+TL@{S\+L\+TL}}
\index{S\+L\+TL@{S\+L\+TL}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{S\+L\+TL}{SLTL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} I2\+C\+\_\+\+Mem\+Map\+::\+S\+L\+TL}\hypertarget{struct_i2_c___mem_map_afd5aa3cef3245893addeb55556e1ceff}{}\label{struct_i2_c___mem_map_afd5aa3cef3245893addeb55556e1ceff}
I2C S\+CL Low Timeout Register Low, offset\+: 0xB 

Definition at line 6152 of file M\+K20\+D7.\+h.

\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S\+MB@{S\+MB}}
\index{S\+MB@{S\+MB}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{S\+MB}{SMB}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} I2\+C\+\_\+\+Mem\+Map\+::\+S\+MB}\hypertarget{struct_i2_c___mem_map_a14ca29af4960a6588080acb71f62d5fa}{}\label{struct_i2_c___mem_map_a14ca29af4960a6588080acb71f62d5fa}
I2C S\+M\+Bus Control and Status register, offset\+: 0x8 

Definition at line 6149 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
