// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and_gate( 
    a, 
    b, 
    out 
    )
    
    // output out is true when both a and b are true

// And Gate example
// input a and b
// output out is true when both a and b are true
endmodule
