

================================================================
== Vivado HLS Report for 'filtro_mich0v7670'
================================================================
* Date:           Tue Sep 22 18:03:39 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        filtro_michele
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    9|    3|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    183|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      -|     616|    804|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    197|    -|
|Register         |        -|      -|     179|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     795|   1184|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+----------------------------------+---------+-------+-----+-----+
    |              Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------+----------------------------------+---------+-------+-----+-----+
    |filtro_mich0v7670_AXILiteS_s_axi_U  |filtro_mich0v7670_AXILiteS_s_axi  |        0|      0|   68|  104|
    |filtro_mich0v7670_gmem_m_axi_U      |filtro_mich0v7670_gmem_m_axi      |        2|      0|  548|  700|
    +------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                               |                                  |        2|      0|  616|  804|
    +------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |outStream_grayscale_s_fu_151_p2        |     +    |      0|  0|  40|          33|          33|
    |tmp_6_fu_167_p2                        |     +    |      0|  0|  39|          32|           1|
    |ap_block_state10_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_io                     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op35_write_state2         |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op57_write_state11        |    and   |      0|  0|   2|           1|           1|
    |inStream_V_V_0_load_A                  |    and   |      0|  0|   2|           1|           1|
    |inStream_V_V_0_load_B                  |    and   |      0|  0|   2|           1|           1|
    |outStream_CHROMA_V_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_CHROMA_V_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_LUMA_V_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |outStream_LUMA_V_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |inStream_V_V_0_state_cmp_full          |   icmp   |      0|  0|   8|           2|           1|
    |outStream_CHROMA_V_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_LUMA_V_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_3_fu_133_p2                        |   icmp   |      0|  0|  20|          32|          19|
    |ap_block_state11                       |    or    |      0|  0|   2|           1|           1|
    |offset_fu_139_p3                       |  select  |      0|  0|  32|           1|           1|
    |tmp_9_fu_179_p2                        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 183|         118|          72|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  53|         12|    1|         12|
    |ap_sig_ioackin_gmem_AWREADY       |   9|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY        |   9|          2|    1|          2|
    |gmem_blk_n_AW                     |   9|          2|    1|          2|
    |gmem_blk_n_B                      |   9|          2|    1|          2|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |inStream_V_V_0_data_out           |   9|          2|    8|         16|
    |inStream_V_V_0_state              |  15|          3|    2|          6|
    |inStream_V_V_TDATA_blk_n          |   9|          2|    1|          2|
    |outStream_CHROMA_V_V_1_data_out   |   9|          2|    8|         16|
    |outStream_CHROMA_V_V_1_state      |  15|          3|    2|          6|
    |outStream_CHROMA_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |outStream_LUMA_V_V_1_data_out     |   9|          2|    8|         16|
    |outStream_LUMA_V_V_1_state        |  15|          3|    2|          6|
    |outStream_LUMA_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 197|         43|   39|         94|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  11|   0|   11|          0|
    |ap_reg_ioackin_gmem_AWREADY       |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY        |   1|   0|    1|          0|
    |gmem_addr_reg_210                 |  32|   0|   32|          0|
    |grayscale_valid                   |   1|   0|    1|          0|
    |grayscale_valid_load_reg_205      |   1|   0|    1|          0|
    |inStream_V_V_0_payload_A          |   8|   0|    8|          0|
    |inStream_V_V_0_payload_B          |   8|   0|    8|          0|
    |inStream_V_V_0_sel_rd             |   1|   0|    1|          0|
    |inStream_V_V_0_sel_wr             |   1|   0|    1|          0|
    |inStream_V_V_0_state              |   2|   0|    2|          0|
    |inner_index_V                     |  32|   0|   32|          0|
    |outStream_CHROMA_V_V_1_payload_A  |   8|   0|    8|          0|
    |outStream_CHROMA_V_V_1_payload_B  |   8|   0|    8|          0|
    |outStream_CHROMA_V_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_CHROMA_V_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_CHROMA_V_V_1_state      |   2|   0|    2|          0|
    |outStream_LUMA_V_V_1_payload_A    |   8|   0|    8|          0|
    |outStream_LUMA_V_V_1_payload_B    |   8|   0|    8|          0|
    |outStream_LUMA_V_V_1_sel_rd       |   1|   0|    1|          0|
    |outStream_LUMA_V_V_1_sel_wr       |   1|   0|    1|          0|
    |outStream_LUMA_V_V_1_state        |   2|   0|    2|          0|
    |outStream_grayscale_1_reg_190     |  32|   0|   32|          0|
    |tmp_V_reg_199                     |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 179|   0|  179|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID       |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY       | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR        |  in |    5|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID        |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY        | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA         |  in |   32|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB         |  in |    4|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID       |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY       | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR        |  in |    5|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID        | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY        |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA         | out |   32|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP         | out |    2|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID        | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY        |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP         | out |    2|    s_axi   |       AXILiteS       |    scalar    |
|ap_clk                       |  in |    1| ap_ctrl_hs |   filtro_mich0v7670  | return value |
|ap_rst_n                     |  in |    1| ap_ctrl_hs |   filtro_mich0v7670  | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |   filtro_mich0v7670  | return value |
|ap_done                      | out |    1| ap_ctrl_hs |   filtro_mich0v7670  | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |   filtro_mich0v7670  | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |   filtro_mich0v7670  | return value |
|m_axi_gmem_AWVALID           | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWREADY           |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWADDR            | out |   32|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWID              | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWLEN             | out |    8|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWSIZE            | out |    3|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWBURST           | out |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWLOCK            | out |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWCACHE           | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWPROT            | out |    3|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWQOS             | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWREGION          | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_AWUSER            | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WVALID            | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WREADY            |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WDATA             | out |   32|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WSTRB             | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WLAST             | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WID               | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_WUSER             | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARVALID           | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARREADY           |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARADDR            | out |   32|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARID              | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARLEN             | out |    8|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARSIZE            | out |    3|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARBURST           | out |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARLOCK            | out |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARCACHE           | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARPROT            | out |    3|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARQOS             | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARREGION          | out |    4|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_ARUSER            | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RVALID            |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RREADY            | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RDATA             |  in |   32|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RLAST             |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RID               |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RUSER             |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_RRESP             |  in |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_BVALID            |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_BREADY            | out |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_BRESP             |  in |    2|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_BID               |  in |    1|    m_axi   |         gmem         |    pointer   |
|m_axi_gmem_BUSER             |  in |    1|    m_axi   |         gmem         |    pointer   |
|inStream_V_V_TDATA           |  in |    8|    axis    |     inStream_V_V     |    pointer   |
|inStream_V_V_TVALID          |  in |    1|    axis    |     inStream_V_V     |    pointer   |
|inStream_V_V_TREADY          | out |    1|    axis    |     inStream_V_V     |    pointer   |
|enable_raw_stream            |  in |    1|   ap_none  |   enable_raw_stream  |    scalar    |
|outStream_LUMA_V_V_TDATA     | out |    8|    axis    |  outStream_LUMA_V_V  |    pointer   |
|outStream_LUMA_V_V_TVALID    | out |    1|    axis    |  outStream_LUMA_V_V  |    pointer   |
|outStream_LUMA_V_V_TREADY    |  in |    1|    axis    |  outStream_LUMA_V_V  |    pointer   |
|outStream_CHROMA_V_V_TDATA   | out |    8|    axis    | outStream_CHROMA_V_V |    pointer   |
|outStream_CHROMA_V_V_TVALID  | out |    1|    axis    | outStream_CHROMA_V_V |    pointer   |
|outStream_CHROMA_V_V_TREADY  |  in |    1|    axis    | outStream_CHROMA_V_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (grayscale_valid_load)
	3  / (!grayscale_valid_load)
3 --> 
	11  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 

* FSM state operations: 

 <State 1> : 1.00ns
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%outStream_grayscale_1 = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %outStream_grayscale_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inStream_V_V)" [filtro_michele/.settings/filtro.cpp:44]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 2> : 2.84ns
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%enable_raw_stream_re = call i1 @_ssdm_op_Read.ap_none.i1(i1 %enable_raw_stream)"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_cast = sext i32 %outStream_grayscale_1 to i33"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !62"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_V), !map !68"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %enable_raw_stream), !map !72"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_LUMA_V_V), !map !78"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_CHROMA_V_V), !map !82"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @filtro_mich0v7670_st) nounwind"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %enable_raw_stream, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_michele/.settings/filtro.cpp:27]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_michele/.settings/filtro.cpp:28]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_michele/.settings/filtro.cpp:29]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %outStream_grayscale_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @bundle, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_michele/.settings/filtro.cpp:29]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_LUMA_V_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_michele/.settings/filtro.cpp:30]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_CHROMA_V_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_michele/.settings/filtro.cpp:31]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 0, i32 1, [1 x i8]* @p_str1) nounwind" [filtro_michele/.settings/filtro.cpp:34]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @inner_index_V, i32 1, [1 x i8]* @p_str1) nounwind" [filtro_michele/.settings/filtro.cpp:37]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @grayscale_valid, i32 1, [1 x i8]* @p_str1) nounwind" [filtro_michele/.settings/filtro.cpp:40]
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inStream_V_V)" [filtro_michele/.settings/filtro.cpp:44]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%grayscale_valid_load = load i1* @grayscale_valid, align 1" [filtro_michele/.settings/filtro.cpp:46]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %grayscale_valid_load, label %._crit_edge67, label %1" [filtro_michele/.settings/filtro.cpp:46]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %enable_raw_stream_re, label %2, label %._crit_edge69" [filtro_michele/.settings/filtro.cpp:61]
ST_2 : Operation 35 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_CHROMA_V_V, i8 %tmp_V)" [filtro_michele/.settings/filtro.cpp:62]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%inner_index_V_load = load i32* @inner_index_V, align 4" [filtro_michele/.settings/filtro.cpp:47]
ST_2 : Operation 37 [1/1] (1.11ns)   --->   "%tmp_3 = icmp eq i32 %inner_index_V_load, 307200" [filtro_michele/.settings/filtro.cpp:47]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.52ns)   --->   "%offset = select i1 %tmp_3, i32 0, i32 %inner_index_V_load" [filtro_michele/.settings/filtro.cpp:47]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5_cast = sext i32 %offset to i33" [filtro_michele/.settings/filtro.cpp:53]
ST_2 : Operation 40 [1/1] (1.20ns)   --->   "%outStream_grayscale_s = add i33 %tmp_5_cast, %tmp_cast" [filtro_michele/.settings/filtro.cpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%outStream_grayscale_2 = sext i33 %outStream_grayscale_s to i64" [filtro_michele/.settings/filtro.cpp:53]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8* %gmem, i64 %outStream_grayscale_2" [filtro_michele/.settings/filtro.cpp:53]
ST_2 : Operation 43 [1/1] (1.20ns)   --->   "%tmp_6 = add i32 %offset, 1" [filtro_michele/.settings/filtro.cpp:54]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "store i32 %tmp_6, i32* @inner_index_V, align 4" [filtro_michele/.settings/filtro.cpp:54]

 <State 3> : 0.00ns
ST_3 : Operation 45 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_CHROMA_V_V, i8 %tmp_V)" [filtro_michele/.settings/filtro.cpp:62]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %._crit_edge69" [filtro_michele/.settings/filtro.cpp:62]
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %3"

 <State 4> : 8.75ns
ST_4 : Operation 48 [1/1] (8.75ns)   --->   "%gmem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_addr, i32 1)" [filtro_michele/.settings/filtro.cpp:53]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 8.75ns
ST_5 : Operation 49 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_addr, i8 0, i1 true)" [filtro_michele/.settings/filtro.cpp:53]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 8.75ns
ST_6 : Operation 50 [5/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [filtro_michele/.settings/filtro.cpp:53]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 8.75ns
ST_7 : Operation 51 [4/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [filtro_michele/.settings/filtro.cpp:53]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 8.75ns
ST_8 : Operation 52 [3/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [filtro_michele/.settings/filtro.cpp:53]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 8.75ns
ST_9 : Operation 53 [2/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [filtro_michele/.settings/filtro.cpp:53]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 8.75ns
ST_10 : Operation 54 [1/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [filtro_michele/.settings/filtro.cpp:53]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %enable_raw_stream_re, label %0, label %._crit_edge68" [filtro_michele/.settings/filtro.cpp:56]
ST_10 : Operation 56 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_LUMA_V_V, i8 %tmp_V)" [filtro_michele/.settings/filtro.cpp:57]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 11> : 0.33ns
ST_11 : Operation 57 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_LUMA_V_V, i8 %tmp_V)" [filtro_michele/.settings/filtro.cpp:57]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "br label %._crit_edge68" [filtro_michele/.settings/filtro.cpp:57]
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "br label %3" [filtro_michele/.settings/filtro.cpp:58]
ST_11 : Operation 60 [1/1] (0.33ns)   --->   "%tmp_9 = xor i1 %grayscale_valid_load, true" [filtro_michele/.settings/filtro.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "store i1 %tmp_9, i1* @grayscale_valid, align 1" [filtro_michele/.settings/filtro.cpp:65]
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [filtro_michele/.settings/filtro.cpp:67]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inStream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_grayscale_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable_raw_stream]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outStream_LUMA_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_CHROMA_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ grayscale_valid]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ inner_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outStream_grayscale_1 (read         ) [ 001000000000]
enable_raw_stream_re  (read         ) [ 001111111111]
tmp_cast              (sext         ) [ 000000000000]
StgValue_16           (specbitsmap  ) [ 000000000000]
StgValue_17           (specbitsmap  ) [ 000000000000]
StgValue_18           (specbitsmap  ) [ 000000000000]
StgValue_19           (specbitsmap  ) [ 000000000000]
StgValue_20           (specbitsmap  ) [ 000000000000]
StgValue_21           (spectopmodule) [ 000000000000]
StgValue_22           (specinterface) [ 000000000000]
StgValue_23           (specinterface) [ 000000000000]
StgValue_24           (specinterface) [ 000000000000]
StgValue_25           (specinterface) [ 000000000000]
StgValue_26           (specinterface) [ 000000000000]
StgValue_27           (specinterface) [ 000000000000]
StgValue_28           (specreset    ) [ 000000000000]
StgValue_29           (specreset    ) [ 000000000000]
StgValue_30           (specreset    ) [ 000000000000]
tmp_V                 (read         ) [ 000111111111]
grayscale_valid_load  (load         ) [ 001111111111]
StgValue_33           (br           ) [ 000000000000]
StgValue_34           (br           ) [ 000000000000]
inner_index_V_load    (load         ) [ 000000000000]
tmp_3                 (icmp         ) [ 000000000000]
offset                (select       ) [ 000000000000]
tmp_5_cast            (sext         ) [ 000000000000]
outStream_grayscale_s (add          ) [ 000000000000]
outStream_grayscale_2 (sext         ) [ 000000000000]
gmem_addr             (getelementptr) [ 000011111110]
tmp_6                 (add          ) [ 000000000000]
StgValue_44           (store        ) [ 000000000000]
StgValue_45           (write        ) [ 000000000000]
StgValue_46           (br           ) [ 000000000000]
StgValue_47           (br           ) [ 000000000000]
gmem_addr_req         (writereq     ) [ 000000000000]
StgValue_49           (write        ) [ 000000000000]
gmem_addr_resp        (writeresp    ) [ 000000000000]
StgValue_55           (br           ) [ 000000000000]
StgValue_57           (write        ) [ 000000000000]
StgValue_58           (br           ) [ 000000000000]
StgValue_59           (br           ) [ 000000000000]
tmp_9                 (xor          ) [ 000000000000]
StgValue_61           (store        ) [ 000000000000]
StgValue_62           (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outStream_grayscale_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_grayscale_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="enable_raw_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable_raw_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outStream_LUMA_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_LUMA_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outStream_CHROMA_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_CHROMA_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="grayscale_valid">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grayscale_valid"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inner_index_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_index_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtro_mich0v7670_st"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="outStream_grayscale_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outStream_grayscale_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="enable_raw_stream_re_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_raw_stream_re/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_35/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_writeresp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="1"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_req/4 gmem_addr_resp/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="StgValue_49_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="2"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="0" index="3" bw="1" slack="0"/>
<pin id="110" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_49/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="7"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_56/10 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grayscale_valid_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="grayscale_valid_load/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="inner_index_V_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inner_index_V_load/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_3_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="offset_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="offset/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_5_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_cast/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="outStream_grayscale_s_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outStream_grayscale_s/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="outStream_grayscale_2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="33" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="outStream_grayscale_2/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="gmem_addr_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_6_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="StgValue_44_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_9_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="8"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="184" class="1004" name="StgValue_61_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/11 "/>
</bind>
</comp>

<comp id="190" class="1005" name="outStream_grayscale_1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outStream_grayscale_1 "/>
</bind>
</comp>

<comp id="195" class="1005" name="enable_raw_stream_re_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enable_raw_stream_re "/>
</bind>
</comp>

<comp id="199" class="1005" name="tmp_V_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="1"/>
<pin id="201" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="205" class="1005" name="grayscale_valid_load_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="8"/>
<pin id="207" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="grayscale_valid_load "/>
</bind>
</comp>

<comp id="210" class="1005" name="gmem_addr_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="1"/>
<pin id="212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="58" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="78" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="62" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="64" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="66" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="113"><net_src comp="68" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="114"><net_src comp="70" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="120"><net_src comp="58" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="60" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="129" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="122" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="139" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="68" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="72" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="198"><net_src comp="84" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="78" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="208"><net_src comp="125" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="213"><net_src comp="161" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="105" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {4 5 6 7 8 9 10 }
	Port: outStream_LUMA_V_V | {11 }
	Port: outStream_CHROMA_V_V | {3 }
	Port: grayscale_valid | {11 }
	Port: inner_index_V | {2 }
 - Input state : 
	Port: filtro_mich0v7670 : inStream_V_V | {1 }
	Port: filtro_mich0v7670 : outStream_grayscale_V | {1 }
	Port: filtro_mich0v7670 : enable_raw_stream | {2 }
	Port: filtro_mich0v7670 : grayscale_valid | {2 }
	Port: filtro_mich0v7670 : inner_index_V | {2 }
  - Chain level:
	State 1
	State 2
		StgValue_33 : 1
		tmp_3 : 1
		offset : 2
		tmp_5_cast : 3
		outStream_grayscale_s : 4
		outStream_grayscale_2 : 5
		gmem_addr : 6
		tmp_6 : 3
		StgValue_44 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|    add   |   outStream_grayscale_s_fu_151   |    0    |    39   |
|          |           tmp_6_fu_167           |    0    |    39   |
|----------|----------------------------------|---------|---------|
|  select  |           offset_fu_139          |    0    |    32   |
|----------|----------------------------------|---------|---------|
|   icmp   |           tmp_3_fu_133           |    0    |    20   |
|----------|----------------------------------|---------|---------|
|    xor   |           tmp_9_fu_179           |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          | outStream_grayscale_1_read_fu_72 |    0    |    0    |
|   read   |          grp_read_fu_78          |    0    |    0    |
|          |  enable_raw_stream_re_read_fu_84 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          grp_write_fu_90         |    0    |    0    |
|   write  |     StgValue_49_write_fu_105     |    0    |    0    |
|          |         grp_write_fu_115         |    0    |    0    |
|----------|----------------------------------|---------|---------|
| writeresp|        grp_writeresp_fu_98       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          tmp_cast_fu_122         |    0    |    0    |
|   sext   |         tmp_5_cast_fu_147        |    0    |    0    |
|          |   outStream_grayscale_2_fu_157   |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   132   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| enable_raw_stream_re_reg_195|    1   |
|      gmem_addr_reg_210      |    8   |
| grayscale_valid_load_reg_205|    1   |
|outStream_grayscale_1_reg_190|   32   |
|        tmp_V_reg_199        |    8   |
+-----------------------------+--------+
|            Total            |   50   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_90   |  p2  |   2  |   8  |   16   ||    9    |
| grp_writeresp_fu_98 |  p0  |   2  |   1  |    2   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   18   ||   1.51  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   132  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   50   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   50   |   141  |
+-----------+--------+--------+--------+
