$comment
	File created using the following command:
		vcd file FINALPROCESSOR.msim.vcd -direction
$end
$date
	Fri Nov 22 02:35:01 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FINALPROCESSOR_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 8 " B [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ datain $end
$var reg 1 % enable $end
$var reg 1 & reset $end
$var wire 1 ' oddeven [0] $end
$var wire 1 ( oddeven [1] $end
$var wire 1 ) oddeven [2] $end
$var wire 1 * oddeven [3] $end
$var wire 1 + oddeven [4] $end
$var wire 1 , oddeven [5] $end
$var wire 1 - oddeven [6] $end
$var wire 1 . student [0] $end
$var wire 1 / student [1] $end
$var wire 1 0 student [2] $end
$var wire 1 1 student [3] $end
$var wire 1 2 student [4] $end
$var wire 1 3 student [5] $end
$var wire 1 4 student [6] $end
$var wire 1 5 sampler $end
$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < clk~combout $end
$var wire 1 = enable~combout $end
$var wire 1 > reset~combout $end
$var wire 1 ? datain~combout $end
$var wire 1 @ inst5|yfsm.s4~regout $end
$var wire 1 A inst5|yfsm.s5~regout $end
$var wire 1 B inst5|yfsm.s6~feeder_combout $end
$var wire 1 C inst5|yfsm.s6~regout $end
$var wire 1 D inst5|yfsm.s7~feeder_combout $end
$var wire 1 E inst5|yfsm.s7~regout $end
$var wire 1 F inst5|yfsm.s8~regout $end
$var wire 1 G inst5|yfsm.s0~0_combout $end
$var wire 1 H inst5|yfsm.s0~regout $end
$var wire 1 I inst5|yfsm.s1~0_combout $end
$var wire 1 J inst5|yfsm.s1~regout $end
$var wire 1 K inst5|yfsm.s2~feeder_combout $end
$var wire 1 L inst5|yfsm.s2~regout $end
$var wire 1 M inst5|yfsm.s3~feeder_combout $end
$var wire 1 N inst5|yfsm.s3~regout $end
$var wire 1 O inst5|WideOr13~0_combout $end
$var wire 1 P inst2|R1[3]~0_combout $end
$var wire 1 Q inst5|WideOr12~0_combout $end
$var wire 1 R inst8|Mux0~0_combout $end
$var wire 1 S inst8|Mux1~0_combout $end
$var wire 1 T inst8|Mux2~0_combout $end
$var wire 1 U inst8|Mux4~0_combout $end
$var wire 1 V inst8|Mux5~0_combout $end
$var wire 1 W inst8|Mux6~0_combout $end
$var wire 1 X inst2|R1 [3] $end
$var wire 1 Y inst2|R1 [2] $end
$var wire 1 Z inst2|R1 [1] $end
$var wire 1 [ inst2|R1 [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
1$
1%
0&
1-
0,
0+
1*
0)
0(
0'
14
03
02
01
00
0/
0.
x5
06
17
x8
19
1:
1;
0<
1=
0>
1?
0@
0A
0B
0C
0D
0E
0F
1G
0H
1I
0J
0K
0L
0M
0N
1O
0P
0Q
1R
0S
0T
0U
1V
0W
z[
zZ
zY
0X
$end
#30000
1#
1<
05
1J
1H
1K
0O
0I
0V
1U
0R
1P
12
13
1.
11
#70000
0#
0<
15
#110000
1#
1<
05
1X
1L
0J
1Q
1O
1M
0K
1+
1'
0*
0-
1W
0U
1T
1R
0P
02
10
04
0.
01
#150000
0#
0<
15
#190000
1#
1<
05
0X
1N
0L
1V
0T
1S
0Q
0M
0+
0'
1*
1-
1U
0S
0R
00
1/
03
12
0/
1.
11
#230000
0#
0<
15
#270000
1#
1<
05
0N
1@
0W
0U
1R
0O
0V
1U
0R
1P
02
14
0.
01
12
13
1.
11
#310000
0#
0<
15
#350000
1#
1<
05
1X
1A
0@
1Q
1B
1+
1'
0*
0-
1W
1R
04
0.
01
#390000
0#
0<
15
#430000
1#
1<
05
1C
0A
1D
0B
#470000
0#
0<
15
#510000
1#
1<
05
1E
0C
0D
#550000
0#
0<
15
#590000
1#
1<
05
1F
0E
1V
0G
0Q
1S
03
1/
#630000
0#
0<
15
#670000
1#
1<
05
0H
0F
1O
1I
0W
0V
0S
0R
1G
1V
0U
1R
0P
0/
14
13
1.
11
02
03
0.
01
#710000
0#
0<
15
#750000
1#
1<
05
0X
1J
1H
1K
0O
0I
0+
0'
1*
1-
0V
1U
0R
1P
12
13
1.
11
#780000
0%
0=
15
0P
#790000
0#
0<
05
#820000
1#
1<
15
1L
0J
1Q
1O
1M
0K
1W
0U
1T
1R
02
10
04
0.
01
#860000
0#
0<
05
#880000
1#
1<
15
1N
0L
1V
0T
1S
0Q
0M
1U
0S
0R
00
1/
03
12
0/
1.
11
#930000
0#
0<
05
#1000000
