
---------- Begin Simulation Statistics ----------
final_tick                               1674268831500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137147                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697164                       # Number of bytes of host memory used
host_op_rate                                   252651                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   729.14                       # Real time elapsed on the host
host_tick_rate                             2296215540                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218809                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.674269                       # Number of seconds simulated
sim_ticks                                1674268831500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218809                       # Number of ops (including micro ops) committed
system.cpu.cpi                              33.485377                       # CPI: cycles per instruction
system.cpu.discardedOps                          4077                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                      3053636462                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.029864                       # IPC: instructions per cycle
system.cpu.numCycles                       3348537663                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380912     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218809                       # Class of committed instruction
system.cpu.tickCycles                       294901201                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     20921334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      41974806                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           69                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     21049456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1261                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     42104086                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1261                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10657371                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649536                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1453                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10649752                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648819                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.991239                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2637                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             172                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              154                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     44286260                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44286260                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44286287                       # number of overall hits
system.cpu.dcache.overall_hits::total        44286287                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     42094671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       42094671                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     42094715                       # number of overall misses
system.cpu.dcache.overall_misses::total      42094715                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 3279669377998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3279669377998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 3279669377998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3279669377998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380931                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380931                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86381002                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86381002                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.487314                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.487314                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.487315                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.487315                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77911.747499                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77911.747499                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77911.666061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77911.666061                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          665                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   110.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     21047891                       # number of writebacks
system.cpu.dcache.writebacks::total          21047891                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     21041664                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     21041664                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     21041664                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     21041664                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     21053007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     21053007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     21053051                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     21053051                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1619215262498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1619215262498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1619219420998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1619219420998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.243723                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.243723                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.243723                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.243723                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76911.353447                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76911.353447                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76911.390230                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76911.390230                       # average overall mshr miss latency
system.cpu.dcache.replacements               21048958                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2042990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2042990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1236                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1236                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     60348500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     60348500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000605                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000605                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48825.647249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48825.647249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     57590500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     57590500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000592                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000592                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47556.151941                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47556.151941                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     42243270                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       42243270                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     42093399                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     42093399                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 3279608166000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3279608166000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.499111                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.499111                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77912.647681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77912.647681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     21041639                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     21041639                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     21051760                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     21051760                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 1619156844500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1619156844500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.249616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.249616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76913.134318                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76913.134318                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           44                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           44                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.619718                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.619718                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4158500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4158500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.619718                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.619718                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 94511.363636                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94511.363636                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           36                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           36                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       863498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       863498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           36                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           36                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 23986.055556                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 23986.055556                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           36                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           36                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       827498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       827498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 22986.055556                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 22986.055556                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           31                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           31                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       237000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       237000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       234000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       234000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.088235                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.088235                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1674268831500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4094.647836                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            65339406                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          21053054                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.103560                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4094.647836                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2833                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         107434124                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        107434124                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1674268831500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1674268831500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1674268831500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45068517                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2085465                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            168654                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     53796485                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         53796485                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     53796485                       # number of overall hits
system.cpu.icache.overall_hits::total        53796485                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1576                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1576                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1576                       # number of overall misses
system.cpu.icache.overall_misses::total          1576                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    120481500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    120481500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    120481500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    120481500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     53798061                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     53798061                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     53798061                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     53798061                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000029                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000029                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76447.652284                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76447.652284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76447.652284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76447.652284                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          498                       # number of writebacks
system.cpu.icache.writebacks::total               498                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1576                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1576                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1576                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1576                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    118905500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    118905500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    118905500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    118905500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75447.652284                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75447.652284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75447.652284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75447.652284                       # average overall mshr miss latency
system.cpu.icache.replacements                    498                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     53796485                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        53796485                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1576                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1576                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    120481500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    120481500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     53798061                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     53798061                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76447.652284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76447.652284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1576                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1576                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    118905500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    118905500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75447.652284                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75447.652284                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1674268831500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           928.934913                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            53798061                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1576                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          34135.825508                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   928.934913                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.453582                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.453582                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1078                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1078                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.526367                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          53799637                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         53799637                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1674268831500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1674268831500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1674268831500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1674268831500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   184218809                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   74                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1049                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1123                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  74                       # number of overall hits
system.l2.overall_hits::.cpu.data                1049                       # number of overall hits
system.l2.overall_hits::total                    1123                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1502                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           21051968                       # number of demand (read+write) misses
system.l2.demand_misses::total               21053470                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1502                       # number of overall misses
system.l2.overall_misses::.cpu.data          21051968                       # number of overall misses
system.l2.overall_misses::total              21053470                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    115728500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 1587626967000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1587742695500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    115728500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 1587626967000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1587742695500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1576                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         21053017                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21054593                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1576                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        21053017                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21054593                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.953046                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999950                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999947                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.953046                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999950                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999947                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77049.600533                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75414.658003                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75414.774643                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77049.600533                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75414.658003                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75414.774643                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            20920346                       # number of writebacks
system.l2.writebacks::total                  20920346                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      21051962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21053462                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     21051962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21053462                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    100627500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1377106916000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1377207543500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    100627500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1377106916000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1377207543500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.951777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999946                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.951777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999946                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        67085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65414.659023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65414.778030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        67085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65414.659023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65414.778030                       # average overall mshr miss latency
system.l2.replacements                       20922583                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     21047891                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         21047891                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     21047891                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     21047891                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          489                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              489                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          489                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          489                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               419                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   419                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        21051340                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            21051340                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 1587573784500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1587573784500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      21051759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          21051759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75414.381436                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75414.381436                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     21051340                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       21051340                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 1377060384500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1377060384500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999980                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999980                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65414.381436                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65414.381436                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1502                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1502                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    115728500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    115728500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1576                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1576                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.953046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.953046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77049.600533                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77049.600533                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1500                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1500                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    100627500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    100627500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.951777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.951777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        67085                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        67085                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     53182500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     53182500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.499205                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.499205                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84685.509554                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84685.509554                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          622                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          622                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     46531500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     46531500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.494436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.494436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74809.485531                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74809.485531                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                15                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              22                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.594595                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.594595                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       421000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       421000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.594595                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.594595                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19136.363636                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19136.363636                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1674268831500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 130499.836629                       # Cycle average of tags in use
system.l2.tags.total_refs                    42103987                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21053670                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999841                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.216101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         9.882445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     130488.738082                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.995550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995635                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3       113328                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5152                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 357885806                       # Number of tag accesses
system.l2.tags.data_accesses                357885806                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1674268831500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5232836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  21051962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001697434500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       327048                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       327048                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            63121374                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4911749                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21053462                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   20920346                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21053462                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 20920346                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts              15687510                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4              21053462                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4             20920346                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                21051037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 327036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 327048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 327050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 327054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 327049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 327050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 327050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 327054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 327051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 327049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 327049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 327050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 327048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       327048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.374083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.978437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    205.500886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       327046    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-118783            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        327048                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       327048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.015640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           327026     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        327048                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336855392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334725536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    201.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    199.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1674268817000                       # Total gap between requests
system.mem_ctrls.avgGap                      39888.42                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        24000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336831392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     83724928                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 14334.615533933147                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 201181187.669980227947                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50006860.561926431954                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1500                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     21051962                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     20920346                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     39293750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 508408649500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 40825244701000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26195.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24150.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1951461.26                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        24000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336831392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336855392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        24000                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        24000                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    334725536                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    334725536                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1500                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     21051962                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       21053462                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     20920346                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      20920346                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        14335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    201181188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        201195522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        14335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        14335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    199923411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       199923411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    199923411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        14335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    201181188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       401118933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             21053462                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5232808                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1315537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1316158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1315995                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1316214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1315860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1316178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1316204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1316011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1315505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1315405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1315483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1315583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1315891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1315960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1315805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1315673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       326932                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       327284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       327211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       327126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       327021                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       327034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       327133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       327039                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       327086                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       326824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       326919                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       326909                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       327227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       327037                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       327038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       326988                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            113695530750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          105267310000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       508447943250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5400.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24150.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            19518221                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4861165                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.71                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.90                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1906883                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   882.235732                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   795.447014                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   272.915118                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        30644      1.61%      1.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        85711      4.49%      6.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        54032      2.83%      8.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        93434      4.90%     13.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        53447      2.80%     16.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        71114      3.73%     20.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        63886      3.35%     23.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        66347      3.48%     27.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151      1388268     72.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1906883                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1347421568                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          334899712                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              804.782089                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              200.027442                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.85                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1674268831500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      6808318440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      3618703275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    75171040980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13659591600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 132164809920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 384783469830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 318891046560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  935096980605                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   558.510654                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 816623359250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  55907280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 801738192250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      6806833320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      3617917710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    75150677700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13655666160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 132164809920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 384655692360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 318998648640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  935050245810                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   558.482741                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 816907194500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  55907280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 801454357000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1674268831500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2122                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     20920346                       # Transaction distribution
system.membus.trans_dist::CleanEvict              976                       # Transaction distribution
system.membus.trans_dist::ReadExReq          21051340                       # Transaction distribution
system.membus.trans_dist::ReadExResp         21051340                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2122                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            22                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     63028268                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               63028268                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    671580928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               671580928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21053484                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21053484    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21053484                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1674268831500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         73418078000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        47678274750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              2834                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     41968237                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          498                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3304                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         21051759                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        21051759                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1576                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1258                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           37                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           37                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3650                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     63155066                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              63158716                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673614528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673647712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        20922583                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334725536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41977213                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000032                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005629                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               41975883    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1330      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41977213                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1674268831500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        31576237500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1577497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21053038494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
