irun -timescale 1ns/1fs -override_precision -sdf_precision 1fs TESTBED.v -define GATE -debug -v ~iclabta01/umc018/Verilog/umc18_neg.v ../04_MEM/*.v -incdir /usr/synthesis/dw/sim_ver/ -nontcglitch -loadpli1 debpli:novas_pli_boot -y /RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v
