============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 20 2022  02:47:16 pm
  Module:                 busca_padrao
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-1043 ps) Setup Check with Pin EA_reg[3]/C->D
          Group: C2C
     Startpoint: (F) address_reg[1]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) EA_reg[3]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     171                  
     Required Time:=    1829                  
      Launch Clock:-    1000                  
         Data Path:-    1872                  
             Slack:=   -1043                  

#----------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                         (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------
  address_reg[1]/CN -       -     F     (arrival)      8     -     0     -    1000 
  address_reg[1]/Q  -       CN->Q F     DFFRX4         1  33.2   100   349    1349 
  g55755/Q          -       A->Q  R     INX6           7 109.1   105    83    1432 
  fopt55757/Q       -       A->Q  F     INX6           5  63.7    72    62    1494 
  g55756/Q          -       B->Q  R     NA3I1X2        3  40.2   241   148    1641 
  g51870/Q          -       A->Q  F     INX4           5  37.8    84    63    1705 
  g51790/Q          -       A->Q  R     NA2X1          1  18.0   195   124    1829 
  g51641/Q          -       A->Q  F     NA2X4          1  25.2    82    58    1886 
  g51449/Q          -       C->Q  R     NO3X4          1  22.8   172   142    2028 
  g54534/Q          -       B->Q  F     NA3X4          2  43.2   122    92    2120 
  g53691_dup/Q      -       B->Q  R     NO2X4          1  20.8   109    94    2214 
  g53231_dup53720/Q -       B->Q  F     NA2X4          2  51.2    99    76    2290 
  g53696/Q          -       A->Q  R     INX8           9  76.1    67    57    2347 
  g51298/Q          -       A->Q  F     NA2X1          1  15.0   126    77    2424 
  g54004/Q          -       B->Q  R     NA2X2          1  18.1   124   106    2529 
  g51172/Q          -       A->Q  F     NO2X4          1  18.0    54    43    2572 
  g51158/Q          -       A->Q  R     NA2X4          1  18.1    85    56    2628 
  g54905/Q          -       A->Q  F     NO2X4          2  34.7    73    53    2681 
  g54358/Q          -       A->Q  R     INX4           1  18.0    44    37    2718 
  g28/Q             -       A->Q  F     NA2X4          1  16.0    64    36    2754 
  g54176/Q          -       B->Q  R     NO3X2          1   9.7   162   118    2872 
  EA_reg[3]/D       -       -     R     DFRRX4         1     -     -     0    2872 
#----------------------------------------------------------------------------------



Path 2: VIOLATED (-1043 ps) Setup Check with Pin EA_reg[2]/C->D
          Group: C2C
     Startpoint: (F) address_reg[5]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) EA_reg[2]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     168                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-    1875                  
             Slack:=   -1043                  

#---------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                        (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------
  address_reg[5]/CN -       -     F     (arrival)      8    -     0     -    1000 
  address_reg[5]/Q  -       CN->Q F     DFFRX4         3 80.0   151   397    1397 
  g11/Q             -       A->Q  R     INX6           6 81.2    95    80    1476 
  fopt54636/Q       -       A->Q  R     BUX3           6 73.1   131   130    1606 
  g54363/Q          -       AN->Q R     NO2I1X4        2 23.8   117   148    1754 
  g54366/Q          -       A->Q  F     INX2           1 12.4    50    43    1797 
  g25/Q             -       A->Q  R     NO2X2          1 12.4   116    73    1870 
  g55368/Q          -       A->Q  F     NO2X2          1 22.8    90    64    1933 
  g54925/Q          -       B->Q  R     NA3X4          1 23.4   129    94    2028 
  g55109/Q          -       B->Q  F     NO2X4          1 18.7    59    56    2084 
  g51386/Q          -       A->Q  R     NA3X4          2 40.4   161    90    2173 
  g53509/Q          -       A->Q  F     INX4           3 41.1    73    60    2233 
  g55388/Q          -       A->Q  R     NA2X2          1 13.4   103    70    2303 
  g55387/Q          -       S->Q  R     MU2IX1         1 14.7   249   174    2477 
  g55386/Q          -       B->Q  F     NA3X2          1 18.1   124    89    2566 
  g54258/Q          -       A->Q  R     NO2X4          2 29.4   130    96    2662 
  g53023_dup/Q      -       A->Q  F     NA2X4          1 20.9    66    50    2711 
  g54086/Q          -       A->Q  R     INX3           1 12.4    43    36    2747 
  g53506/Q          -       A->Q  F     NO2X2          1 14.7    83    40    2788 
  g54212/Q          -       B->Q  R     NA3X2          1  9.7   124    87    2875 
  EA_reg[2]/D       -       -     R     DFRRX4         1    -     -     0    2875 
#---------------------------------------------------------------------------------



Path 3: VIOLATED (-1043 ps) Setup Check with Pin EA_reg[0]/C->D
          Group: C2C
     Startpoint: (F) address_reg[6]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) EA_reg[0]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     168                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-    1875                  
             Slack:=   -1043                  

#----------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                         (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------
  address_reg[6]/CN -       -      F     (arrival)      8    -     0     -    1000 
  address_reg[6]/QN -       CN->QN R     DFFRX4         5 49.8   130   489    1489 
  g55366/Q          -       B->Q   F     NA2I1X4        1 44.1    94    75    1564 
  g54715/Q          -       A->Q   R     INX8          10 99.5    78    64    1628 
  g55370/Q          -       B->Q   F     NA2X2          4 33.5   123    85    1713 
  g55369/Q          -       A->Q   R     NO2X1          1 25.2   318   199    1912 
  g55312/Q          -       C->Q   F     NO3X4          1 18.0   113    92    2004 
  g55416/Q          -       A->Q   R     NA2X4          1 18.1    85    70    2074 
  g54919/Q          -       A->Q   F     NO2X4          2 37.9    74    55    2128 
  g54287/Q          -       B->Q   R     NA3X4          2 43.0   166   111    2240 
  g54289/Q          -       A->Q   F     INX6           7 62.4    82    68    2307 
  g51342/Q          -       A->Q   R     NO2X2          1 14.2   124    85    2392 
  g51267/Q          -       AN->Q  R     NA2I1X4        1 18.7    86    99    2491 
  g51189/Q          -       A->Q   F     NA3X4          1 23.4   104    59    2550 
  g51164/Q          -       B->Q   R     NO2X4          2 29.0   127   103    2653 
  g55464/Q          -       B->Q   R     AND2X4         1 15.5    60   102    2755 
  g55462/Q          -       B->Q   F     NO2X2          1 12.6    71    50    2805 
  g51131/Q          -       A->Q   R     NA3X2          1  9.7   119    70    2875 
  EA_reg[0]/D       -       -      R     DFRRX4         1    -     -     0    2875 
#----------------------------------------------------------------------------------



Path 4: VIOLATED (-1042 ps) Setup Check with Pin EA_reg[1]/C->D
          Group: C2C
     Startpoint: (F) address_reg[1]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) EA_reg[1]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     161                  
     Required Time:=    1839                  
      Launch Clock:-    1000                  
         Data Path:-    1881                  
             Slack:=   -1042                  

#----------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                         (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------
  address_reg[1]/CN -       -     F     (arrival)      8     -     0     -    1000 
  address_reg[1]/Q  -       CN->Q F     DFFRX4         1  33.2   100   349    1349 
  g55755/Q          -       A->Q  R     INX6           7 109.1   105    83    1432 
  fopt55757/Q       -       A->Q  F     INX6           5  63.7    72    62    1494 
  g55760/Q          -       A->Q  R     NA2X4          7  85.0   216   132    1625 
  g53424/Q          -       A->Q  F     INX8          10  81.9    83    65    1691 
  g53430/Q          -       A->Q  F     AND2X4         3  32.2    59   117    1808 
  g43/Q             -       A->Q  R     NA2X2          1  22.7   138    87    1894 
  g55411/Q          -       C->Q  F     NA3X4          1  23.4    86    70    1964 
  g55450/Q          -       B->Q  R     NO2X4          1  18.7   102    85    2050 
  g55449/Q          -       A->Q  F     NA3X4          2  35.4   106    72    2122 
  g54686/Q          -       A->Q  R     INX3           1  18.0    56    49    2171 
  g54685/Q          -       A->Q  F     NA2X4          1  23.4    60    44    2215 
  g51366/Q          -       B->Q  R     NO2X4          6  53.6   190   130    2344 
  g52945/Q          -       A->Q  F     EN2X1          1  18.1   164   221    2565 
  g54574/Q          -       A->Q  R     NO2X4          1  22.8   120    94    2660 
  g54572/Q          -       B->Q  F     NA3X4          2  32.1   106    77    2736 
  g51135/Q          -       B->Q  R     NA2X4          1  25.0   101    88    2824 
  g54202/Q          -       B->Q  F     NO3X4          1   9.7    61    56    2881 
  EA_reg[1]/D       -       -     F     DFRRX4         1     -     -     0    2881 
#----------------------------------------------------------------------------------



Path 5: VIOLATED (-821 ps) Setup Check with Pin address_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[0]/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     342                  
     Required Time:=     658                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    -821                  

#--------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  EA_reg[1]/C      -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q      -       C->Q  F     DFRRX4         6 85.9   157   328     328 
  g54205/Q         -       A->Q  R     INX4           6 53.1    92    79     408 
  g55664/Q         -       A->Q  F     INX4           4 25.8    48    42     450 
  g8978/Q          -       C->Q  R     NO3X0          2 20.8  1043   621    1070 
  g55637/Q         -       AN->Q R     NA2I1X2        5 38.7   203   203    1273 
  g55641/Q         -       A->Q  F     NO3X2          2 23.1    97    77    1350 
  g55640/Q         -       A->Q  R     INX2           3 24.3    79    66    1416 
  g53034/Q         -       A->Q  F     NA2X1          1  9.7    95    63    1479 
  address_reg[0]/D -       -     F     SDFFRX4        1    -     -     0    1479 
#--------------------------------------------------------------------------------



Path 6: VIOLATED (-727 ps) Setup Check with Pin address_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[1]/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     213                  
     Required Time:=     787                  
      Launch Clock:-       0                  
         Data Path:-    1514                  
             Slack:=    -727                  

#--------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  EA_reg[1]/C      -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q      -       C->Q  F     DFRRX4         6 85.9   157   328     328 
  g54205/Q         -       A->Q  R     INX4           6 53.1    92    79     408 
  g55664/Q         -       A->Q  F     INX4           4 25.8    48    42     450 
  g8978/Q          -       C->Q  R     NO3X0          2 20.8  1043   621    1070 
  g55637/Q         -       AN->Q R     NA2I1X2        5 38.7   203   203    1273 
  g55641/Q         -       A->Q  F     NO3X2          2 23.1    97    77    1350 
  g55643/Q         -       A->Q  R     NA2X1          1  9.9   144    93    1443 
  g53768/Q         -       A->Q  F     NA2X1          1  9.7    97    71    1514 
  address_reg[1]/D -       -     F     DFFRX4         1    -     -     0    1514 
#--------------------------------------------------------------------------------



Path 7: VIOLATED (-723 ps) Setup Check with Pin address_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[3]/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     222                  
     Required Time:=     778                  
      Launch Clock:-       0                  
         Data Path:-    1500                  
             Slack:=    -723                  

#--------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  EA_reg[1]/C      -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q      -       C->Q  F     DFRRX4         6 85.9   157   328     328 
  g54205/Q         -       A->Q  R     INX4           6 53.1    92    79     408 
  g55664/Q         -       A->Q  F     INX4           4 25.8    48    42     450 
  g8978/Q          -       C->Q  R     NO3X0          2 20.8  1043   621    1070 
  g55637/Q         -       AN->Q R     NA2I1X2        5 38.7   203   203    1273 
  g55641/Q         -       A->Q  F     NO3X2          2 23.1    97    77    1350 
  g55640/Q         -       A->Q  R     INX2           3 24.3    79    66    1416 
  g55160/Q         -       A->Q  F     ON211X1        1  9.7   150    84    1500 
  address_reg[3]/D -       -     F     DFFRX4         1    -     -     0    1500 
#--------------------------------------------------------------------------------



Path 8: VIOLATED (-710 ps) Setup Check with Pin address_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[2]/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     218                  
     Required Time:=     782                  
      Launch Clock:-       0                  
         Data Path:-    1492                  
             Slack:=    -710                  

#--------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  EA_reg[1]/C      -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q      -       C->Q  F     DFRRX4         6 85.9   157   328     328 
  g54205/Q         -       A->Q  R     INX4           6 53.1    92    79     408 
  g55664/Q         -       A->Q  F     INX4           4 25.8    48    42     450 
  g8978/Q          -       C->Q  R     NO3X0          2 20.8  1043   621    1070 
  g55637/Q         -       AN->Q R     NA2I1X2        5 38.7   203   203    1273 
  g55641/Q         -       A->Q  F     NO3X2          2 23.1    97    77    1350 
  g55640/Q         -       A->Q  R     INX2           3 24.3    79    66    1416 
  g53136/Q         -       A->Q  F     ON21X1         1  9.7   125    76    1492 
  address_reg[2]/D -       -     F     DFFRX4         1    -     -     0    1492 
#--------------------------------------------------------------------------------



Path 9: VIOLATED (-543 ps) Setup Check with Pin address_reg[0]/CN->SD
          Group: C2C
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[0]/SD
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     620                  
     Required Time:=     380                  
      Launch Clock:-       0                  
         Data Path:-     923                  
             Slack:=    -543                  

#---------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                        (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------
  EA_reg[1]/C       -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q       -       C->Q  R     DFRRX4         6 85.9   210   368     368 
  g54205/Q          -       A->Q  F     INX4           6 53.1    94    75     443 
  g55664/Q          -       A->Q  R     INX4           4 25.8    55    47     490 
  g8978/Q           -       C->Q  F     NO3X0          2 20.8   312   202     692 
  g55637/Q          -       AN->Q F     NA2I1X2        5 38.7   139   231     923 
  address_reg[0]/SD -       -     F     SDFFRX4        5    -     -     0     923 
#---------------------------------------------------------------------------------



Path 10: VIOLATED (-442 ps) Setup Check with Pin address_reg[4]/CN->SD
          Group: C2C
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[4]/SD
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     607                  
     Required Time:=     393                  
      Launch Clock:-       0                  
         Data Path:-     835                  
             Slack:=    -442                  

#---------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                        (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------
  EA_reg[1]/C       -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q       -       C->Q  R     DFRRX4         6 85.9   210   368     368 
  g54205/Q          -       A->Q  F     INX4           6 53.1    94    75     443 
  g55664/Q          -       A->Q  R     INX4           4 25.8    55    47     490 
  g55189/Q          -       A->Q  F     AN21X0         1 12.4   291   180     670 
  g55195/Q          -       A->Q  F     BUX2           4 28.8    82   164     835 
  address_reg[4]/SD -       -     F     SDFFRX4        4    -     -     0     835 
#---------------------------------------------------------------------------------



Path 11: VIOLATED (-369 ps) Setup Check with Pin address_reg[7]/CN->D
          Group: C2C
     Startpoint: (R) EA_reg[2]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[7]/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     217                  
     Required Time:=     783                  
      Launch Clock:-       0                  
         Data Path:-    1152                  
             Slack:=    -369                  

#--------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  EA_reg[2]/C      -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[2]/QN     -       C->QN F     DFRRX4         1 20.8    64   396     396 
  g55127/Q         -       B->Q  R     NA2X4          3 33.7   115    86     483 
  g55749/Q         -       A->Q  R     BUX0           2 17.6   256   199     682 
  g54174/Q         -       A->Q  F     NO2X1          2 20.0   134   106     788 
  g55248/Q         -       A->Q  R     NO2X2          3 24.1   178   125     913 
  g55648/Q         -       AN->Q R     NA2I1X1        1 10.9   165   149    1062 
  g55645/Q         -       C->Q  F     NA3X1          1  9.7   118    90    1152 
  address_reg[7]/D -       -     F     DFFRX4         1    -     -     0    1152 
#--------------------------------------------------------------------------------



Path 12: VIOLATED (-359 ps) Setup Check with Pin address_reg[6]/CN->D
          Group: C2C
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[6]/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     217                  
     Required Time:=     783                  
      Launch Clock:-       0                  
         Data Path:-    1141                  
             Slack:=    -359                  

#--------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  EA_reg[1]/C      -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q      -       C->Q  R     DFRRX4         6 85.9   210   368     368 
  g54205/Q         -       A->Q  F     INX4           6 53.1    94    75     443 
  g54210/Q         -       A->Q  R     NA2X0          1 12.3   435   259     702 
  g55686/Q         -       A->Q  R     OR2X4          3 25.8    78   124     826 
  g55669/Q         -       A->Q  F     AN21X1         1 10.0   113    86     912 
  g55196/Q         -       C->Q  R     AN21X1         1  9.8   194   131    1043 
  g55804/Q         -       C->Q  F     ON21X1         1  9.7   121    98    1141 
  address_reg[6]/D -       -     F     DFFRX4         1    -     -     0    1141 
#--------------------------------------------------------------------------------



Path 13: VIOLATED (-352 ps) Setup Check with Pin address_reg[4]/CN->D
          Group: C2C
     Startpoint: (R) EA_reg[2]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[4]/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     347                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-    1005                  
             Slack:=    -352                  

#--------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  EA_reg[2]/C      -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[2]/QN     -       C->QN F     DFRRX4         1 20.8    64   396     396 
  g55127/Q         -       B->Q  R     NA2X4          3 33.7   115    86     483 
  g55749/Q         -       A->Q  R     BUX0           2 17.6   256   199     682 
  g54174/Q         -       A->Q  F     NO2X1          2 20.0   134   106     788 
  g55248/Q         -       A->Q  R     NO2X2          3 24.1   178   125     913 
  g55668/Q         -       B->Q  F     NA3X1          1  9.7   124    92    1005 
  address_reg[4]/D -       -     F     SDFFRX4        1    -     -     0    1005 
#--------------------------------------------------------------------------------



Path 14: VIOLATED (-286 ps) Setup Check with Pin address_reg[5]/CN->D
          Group: C2C
     Startpoint: (R) EA_reg[2]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[5]/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     223                  
     Required Time:=     777                  
      Launch Clock:-       0                  
         Data Path:-    1063                  
             Slack:=    -286                  

#--------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  EA_reg[2]/C      -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[2]/QN     -       C->QN F     DFRRX4         1 20.8    64   396     396 
  g55127/Q         -       B->Q  R     NA2X4          3 33.7   115    86     483 
  g55749/Q         -       A->Q  R     BUX0           2 17.6   256   199     682 
  g54174/Q         -       A->Q  F     NO2X1          2 20.0   134   106     788 
  g55202/Q         -       A->Q  R     ON21X1         1 10.9   204   148     936 
  g55251/Q         -       D->Q  F     ON211X1        1  9.7   154   127    1063 
  address_reg[5]/D -       -     F     DFFRX4         1    -     -     0    1063 
#--------------------------------------------------------------------------------



Path 15: VIOLATED (-77 ps) Late External Delay Assertion at pin RC_CG_HIER_INST14/g6/B
          Group: Bus2IP_Clk
     Startpoint: (R) RC_CG_HIER_INST14/enl_reg/G
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST14/g6/B
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-       0                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=     -77                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST14/enl_reg/G -       -     R     (arrival)            -    -     -     -       0 
  -                           -       -     F     latch_d_arrival      -    -     -     -     762 
  RC_CG_HIER_INST14/enl_reg/Q -       -     F     DLHQX1               1 16.8   135  1029    1029 
  RC_CG_HIER_INST14/fopt/Q    -       A->Q  R     INX2                 1  9.2    54    48    1077 
  RC_CG_HIER_INST14/g6/B      (b)     -     R     OR2X1                -    -     -     0    1077 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 16: VIOLATED (-8 ps) Late External Delay Assertion at pin RC_CG_HIER_INST16/g6/B
          Group: Bus2IP_Clk
     Startpoint: (R) RC_CG_HIER_INST16/enl_reg/G
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST16/g6/B
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-       0                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1008                  
             Slack:=      -8                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST16/enl_reg/G -       -     R     (arrival)            -    -     -     -       0 
  -                           -       -     F     latch_d_arrival      -    -     -     -     689 
  RC_CG_HIER_INST16/enl_reg/Q -       -     F     DLHQX1               1 12.4   118   942     942 
  RC_CG_HIER_INST16/g7/Q      -       A->Q  R     INX1                 1  9.2    76    65    1007 
  RC_CG_HIER_INST16/g6/B      (b)     -     R     OR2X1                -    -     -     0    1008 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 17: VIOLATED (-4 ps) Late External Delay Assertion at pin RC_CG_HIER_INST15/g6/B
          Group: Bus2IP_Clk
     Startpoint: (R) RC_CG_HIER_INST15/enl_reg/G
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST15/g6/B
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-       0                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1004                  
             Slack:=      -4                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST15/enl_reg/G -       -     R     (arrival)            -    -     -     -       0 
  -                           -       -     F     latch_d_arrival      -    -     -     -     686 
  RC_CG_HIER_INST15/enl_reg/Q -       -     F     DLHQX1               1 12.4   118   939     939 
  RC_CG_HIER_INST15/g7/Q      -       A->Q  R     INX1                 1  9.2    76    65    1004 
  RC_CG_HIER_INST15/g6/B      (b)     -     R     OR2X1                -    -     -     0    1004 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 18: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) RC_CG_HIER_INST12/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1039                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  EA_reg[1]/C                 -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q                 -       C->Q  R     DFRRX4         6 85.9   210   368     368 
  g54205/Q                    -       A->Q  F     INX4           6 53.1    94    75     443 
  g55664/Q                    -       A->Q  R     INX4           4 25.8    55    47     490 
  g55714/Q                    -       BN->Q R     NA4I2X2        6 47.0   209   316     806 
  g7004/Q                     -       A->Q  F     INX1           1  8.7    80    63     869 
  RC_CG_HIER_INST12/g7/Q      -       A->Q  F     OR2X1          1  9.4    82   170    1039 
  RC_CG_HIER_INST12/enl_reg/D -       -     F     DLLQX1         1    -     -     0    1039 
#-------------------------------------------------------------------------------------------



Path 19: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST11/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1498                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  EA_reg[1]/C                 -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q                 -       C->Q  R     DFRRX4         6 85.9   210   368     368 
  g54205/Q                    -       A->Q  F     INX4           6 53.1    94    75     443 
  g55664/Q                    -       A->Q  R     INX4           4 25.8    55    47     490 
  g55714/Q                    -       BN->Q R     NA4I2X2        6 47.0   209   316     806 
  g9071/Q                     -       C->Q  F     NA3I1X1        1  9.8   134    94     901 
  g8966/Q                     -       A->Q  R     NO2X1          3 20.6   272   177    1077 
  g8961/Q                     -       A->Q  F     NA2X1          4 28.4   206   152    1229 
  g8949/Q                     -       A->Q  R     NO2X1          1  8.7   163   127    1356 
  RC_CG_HIER_INST11/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   141    1497 
  RC_CG_HIER_INST11/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1498 
#-------------------------------------------------------------------------------------------



Path 20: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST10/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1498                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  EA_reg[1]/C                 -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q                 -       C->Q  R     DFRRX4         6 85.9   210   368     368 
  g54205/Q                    -       A->Q  F     INX4           6 53.1    94    75     443 
  g55664/Q                    -       A->Q  R     INX4           4 25.8    55    47     490 
  g55714/Q                    -       BN->Q R     NA4I2X2        6 47.0   209   316     806 
  g9071/Q                     -       C->Q  F     NA3I1X1        1  9.8   134    94     901 
  g8966/Q                     -       A->Q  R     NO2X1          3 20.6   272   177    1077 
  g8961/Q                     -       A->Q  F     NA2X1          4 28.4   206   152    1229 
  g8950/Q                     -       A->Q  R     NO2X1          1  8.7   163   127    1356 
  RC_CG_HIER_INST10/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   141    1497 
  RC_CG_HIER_INST10/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1498 
#-------------------------------------------------------------------------------------------



Path 21: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST9/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1498                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[1]/C                -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q                -       C->Q  R     DFRRX4         6 85.9   210   368     368 
  g54205/Q                   -       A->Q  F     INX4           6 53.1    94    75     443 
  g55664/Q                   -       A->Q  R     INX4           4 25.8    55    47     490 
  g55714/Q                   -       BN->Q R     NA4I2X2        6 47.0   209   316     806 
  g9071/Q                    -       C->Q  F     NA3I1X1        1  9.8   134    94     901 
  g8966/Q                    -       A->Q  R     NO2X1          3 20.6   272   177    1077 
  g8961/Q                    -       A->Q  F     NA2X1          4 28.4   206   152    1229 
  g8956/Q                    -       A->Q  R     NO2X1          1  8.7   163   127    1356 
  RC_CG_HIER_INST9/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   141    1497 
  RC_CG_HIER_INST9/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1498 
#------------------------------------------------------------------------------------------



Path 22: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST8/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1498                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[1]/C                -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q                -       C->Q  R     DFRRX4         6 85.9   210   368     368 
  g54205/Q                   -       A->Q  F     INX4           6 53.1    94    75     443 
  g55664/Q                   -       A->Q  R     INX4           4 25.8    55    47     490 
  g55714/Q                   -       BN->Q R     NA4I2X2        6 47.0   209   316     806 
  g9071/Q                    -       C->Q  F     NA3I1X1        1  9.8   134    94     901 
  g8966/Q                    -       A->Q  R     NO2X1          3 20.6   272   177    1077 
  g8961/Q                    -       A->Q  F     NA2X1          4 28.4   206   152    1229 
  g8955/Q                    -       A->Q  R     NO2X1          1  8.7   163   127    1356 
  RC_CG_HIER_INST8/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   141    1497 
  RC_CG_HIER_INST8/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1498 
#------------------------------------------------------------------------------------------



Path 23: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST7/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1498                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[1]/C                -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q                -       C->Q  R     DFRRX4         6 85.9   210   368     368 
  g54205/Q                   -       A->Q  F     INX4           6 53.1    94    75     443 
  g55664/Q                   -       A->Q  R     INX4           4 25.8    55    47     490 
  g55714/Q                   -       BN->Q R     NA4I2X2        6 47.0   209   316     806 
  g9071/Q                    -       C->Q  F     NA3I1X1        1  9.8   134    94     901 
  g8966/Q                    -       A->Q  R     NO2X1          3 20.6   272   177    1077 
  g8960/Q                    -       A->Q  F     NA2X1          4 28.4   206   152    1229 
  g8954/Q                    -       A->Q  R     NO2X1          1  8.7   163   127    1356 
  RC_CG_HIER_INST7/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   141    1497 
  RC_CG_HIER_INST7/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1498 
#------------------------------------------------------------------------------------------



Path 24: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST6/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1498                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[1]/C                -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q                -       C->Q  R     DFRRX4         6 85.9   210   368     368 
  g54205/Q                   -       A->Q  F     INX4           6 53.1    94    75     443 
  g55664/Q                   -       A->Q  R     INX4           4 25.8    55    47     490 
  g55714/Q                   -       BN->Q R     NA4I2X2        6 47.0   209   316     806 
  g9071/Q                    -       C->Q  F     NA3I1X1        1  9.8   134    94     901 
  g8966/Q                    -       A->Q  R     NO2X1          3 20.6   272   177    1077 
  g8960/Q                    -       A->Q  F     NA2X1          4 28.4   206   152    1229 
  g8953/Q                    -       A->Q  R     NO2X1          1  8.7   163   127    1356 
  RC_CG_HIER_INST6/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   141    1497 
  RC_CG_HIER_INST6/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1498 
#------------------------------------------------------------------------------------------



Path 25: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST5/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1498                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[1]/C                -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q                -       C->Q  R     DFRRX4         6 85.9   210   368     368 
  g54205/Q                   -       A->Q  F     INX4           6 53.1    94    75     443 
  g55664/Q                   -       A->Q  R     INX4           4 25.8    55    47     490 
  g55714/Q                   -       BN->Q R     NA4I2X2        6 47.0   209   316     806 
  g9071/Q                    -       C->Q  F     NA3I1X1        1  9.8   134    94     901 
  g8966/Q                    -       A->Q  R     NO2X1          3 20.6   272   177    1077 
  g8960/Q                    -       A->Q  F     NA2X1          4 28.4   206   152    1229 
  g8952/Q                    -       A->Q  R     NO2X1          1  8.7   163   127    1356 
  RC_CG_HIER_INST5/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   141    1497 
  RC_CG_HIER_INST5/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1498 
#------------------------------------------------------------------------------------------



Path 26: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST4/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1088                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[1]/C                -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q                -       C->Q  F     DFRRX4         6 85.9   157   328     328 
  g54205/Q                   -       A->Q  R     INX4           6 53.1    92    79     408 
  g55664/Q                   -       A->Q  F     INX4           4 25.8    48    42     450 
  g55714/Q                   -       BN->Q F     NA4I2X2        6 47.0   126   330     780 
  g8923/Q                    -       B->Q  R     NO3X1          1  8.7   224   160     940 
  RC_CG_HIER_INST4/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   147    1088 
  RC_CG_HIER_INST4/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1088 
#------------------------------------------------------------------------------------------



Path 27: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST3/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1039                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[1]/C                -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q                -       C->Q  F     DFRRX4         6 85.9   157   328     328 
  g54205/Q                   -       A->Q  R     INX4           6 53.1    92    79     408 
  g55664/Q                   -       A->Q  F     INX4           4 25.8    48    42     450 
  g55714/Q                   -       BN->Q F     NA4I2X2        6 47.0   126   330     780 
  g8925/Q                    -       B->Q  R     NO2I1X1        1  8.7   151   119     898 
  RC_CG_HIER_INST3/g7/Q      -       A->Q  R     OR2X1          1  9.4   109   140    1039 
  RC_CG_HIER_INST3/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1039 
#------------------------------------------------------------------------------------------



Path 28: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST2/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1543                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[1]/C                -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q                -       C->Q  R     DFRRX4         6 85.9   210   368     368 
  g54205/Q                   -       A->Q  F     INX4           6 53.1    94    75     443 
  g55664/Q                   -       A->Q  R     INX4           4 25.8    55    47     490 
  g55714/Q                   -       BN->Q R     NA4I2X2        6 47.0   209   316     806 
  g9071/Q                    -       C->Q  F     NA3I1X1        1  9.8   134    94     901 
  g8966/Q                    -       A->Q  R     NO2X1          3 20.6   272   177    1077 
  g8962/Q                    -       A->Q  R     AND3X0         1  8.7   286   312    1390 
  RC_CG_HIER_INST2/g7/Q      -       A->Q  R     OR2X1          1  9.4   112   153    1543 
  RC_CG_HIER_INST2/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1543 
#------------------------------------------------------------------------------------------



Path 29: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST1/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1498                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[1]/C                -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q                -       C->Q  R     DFRRX4         6 85.9   210   368     368 
  g54205/Q                   -       A->Q  F     INX4           6 53.1    94    75     443 
  g55664/Q                   -       A->Q  R     INX4           4 25.8    55    47     490 
  g55714/Q                   -       BN->Q R     NA4I2X2        6 47.0   209   316     806 
  g9071/Q                    -       C->Q  F     NA3I1X1        1  9.8   134    94     901 
  g8966/Q                    -       A->Q  R     NO2X1          3 20.6   272   177    1077 
  g8960/Q                    -       A->Q  F     NA2X1          4 28.4   206   152    1229 
  g8951/Q                    -       A->Q  R     NO2X1          1  8.7   163   127    1356 
  RC_CG_HIER_INST1/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   141    1497 
  RC_CG_HIER_INST1/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1498 
#------------------------------------------------------------------------------------------



Path 30: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST16/enl_reg/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  EA_reg[0]/C                 -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q                 -       C->Q  F     DFRRX4         9 94.1   165   335     335 
  g9028/Q                     -       AN->Q F     NA2I1X4        3 31.2    89   142     477 
  g2/Q                        -       C->Q  R     NO3I1X2        1  9.8   162   140     617 
  RC_CG_HIER_INST16/g8/Q      -       A->Q  R     OR2X2          1  9.4    65   106     723 
  RC_CG_HIER_INST16/enl_reg/D -       -     R     DLHQX1         1    -     -     0     723 
#-------------------------------------------------------------------------------------------



Path 31: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST15/enl_reg/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-     696                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  EA_reg[0]/C                 -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q                 -       C->Q  F     DFRRX4         9 94.1   165   335     335 
  g9028/Q                     -       AN->Q F     NA2I1X4        3 31.2    89   142     477 
  g8995/Q                     -       A->Q  R     NO2X2          3 23.4   171   112     589 
  RC_CG_HIER_INST15/g8/Q      -       A->Q  R     OR2X2          1  9.4    65   107     696 
  RC_CG_HIER_INST15/enl_reg/D -       -     R     DLHQX1         1    -     -     0     696 
#-------------------------------------------------------------------------------------------



Path 32: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST14/enl_reg/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-     756                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  EA_reg[1]/C                 -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/QN                -       C->QN R     DFRRX4         1 12.4    64   376     376 
  g54203/Q                    -       A->Q  F     INX1           1 18.1    91    71     447 
  g106/Q                      -       A->Q  R     NO2X4          1 20.2   105    76     523 
  g55745/Q                    -       B->Q  F     NA2I1X4        2 31.5    76    63     586 
  g86/Q                       -       C->Q  R     NA3X4          1 12.3   105    88     674 
  RC_CG_HIER_INST14/g8/Q      -       A->Q  R     OR2X4          1  9.4    43    82     756 
  RC_CG_HIER_INST14/enl_reg/D -       -     R     DLHQX1         1    -     -     0     756 
#-------------------------------------------------------------------------------------------



Path 33: MET (39 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[1]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) RC_CG_HIER_INST13/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=      39                  

#-------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  EA_reg[1]/C                 -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[1]/Q                 -       C->Q  F     DFRRX4         6 85.9   157   328     328 
  g54205/Q                    -       A->Q  R     INX4           6 53.1    92    79     408 
  g55664/Q                    -       A->Q  F     INX4           4 25.8    48    42     450 
  g55714/Q                    -       BN->Q F     NA4I2X2        6 47.0   126   330     780 
  RC_CG_HIER_INST13/g7/Q      -       A->Q  F     OR2X1          1  9.4    83   181     961 
  RC_CG_HIER_INST13/enl_reg/D -       -     F     DLLQX1         1    -     -     0     961 
#-------------------------------------------------------------------------------------------



Path 34: MET (76 ps) Setup Check with Pin user_int_reg/C->SD
          Group: C2C
     Startpoint: (R) user_int_reg/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) user_int_reg/SD
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     256                  
     Required Time:=    1744                  
      Launch Clock:-       0                  
         Data Path:-    1668                  
             Slack:=      76                  

#--------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  user_int_reg/C  -       -     R     (arrival)      5     -     0     -       0 
  user_int_reg/Q  -       C->Q  R     SDFRQX1        2 331.8  2619  1668    1668 
  user_int_reg/SD -       -     R     SDFRQX1        2     -     -     0    1668 
#--------------------------------------------------------------------------------



Path 35: MET (235 ps) Setup Check with Pin reseta_bit_slv_reg0_reg/C->SE
          Group: C2C
     Startpoint: (R) EA_reg[2]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) reseta_bit_slv_reg0_reg/SE
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     567                  
     Required Time:=    1433                  
      Launch Clock:-       0                  
         Data Path:-    1199                  
             Slack:=     235                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[2]/C                -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[2]/QN               -       C->QN F     DFRRX4         1 20.8    64   396     396 
  g55127/Q                   -       B->Q  R     NA2X4          3 33.7   115    86     483 
  g55749/Q                   -       A->Q  R     BUX0           2 17.6   256   199     682 
  g55263/Q                   -       C->Q  F     NO3X1          4 28.6   195   160     842 
  g52432/Q                   -       A->Q  R     NA2X1          2 19.4   211   160    1002 
  g52429/Q                   -       A->Q  F     INX1           1  9.8    84    67    1068 
  g52417/Q                   -       A->Q  R     NO2X1          1 14.4   206   130    1199 
  reseta_bit_slv_reg0_reg/SE -       -     R     SDFRRQX2       1    -     -     0    1199 
#------------------------------------------------------------------------------------------



Path 36: MET (241 ps) Setup Check with Pin slv_reg_reg[14][2]/C->D
          Group: C2C
     Startpoint: (F) endy_reg[2]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) slv_reg_reg[14][2]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     151                  
     Required Time:=    1849                  
      Launch Clock:-    1000                  
         Data Path:-     608                  
             Slack:=     241                  

#------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  endy_reg[2]/CN       -       -     F     (arrival)      4    -     0     -    1000 
  endy_reg[2]/Q        -       CN->Q F     DFFRQX1        2 21.7   174   405    1405 
  g52580/Q             -       A->Q  F     BUX1           4 34.6   162   203    1608 
  slv_reg_reg[14][2]/D -       -     F     DFRRQX1        4    -     -     0    1608 
#------------------------------------------------------------------------------------



Path 37: MET (241 ps) Setup Check with Pin slv_reg_reg[12][2]/C->D
          Group: C2C
     Startpoint: (F) endy_reg[2]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) slv_reg_reg[12][2]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     151                  
     Required Time:=    1849                  
      Launch Clock:-    1000                  
         Data Path:-     608                  
             Slack:=     241                  

#------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  endy_reg[2]/CN       -       -     F     (arrival)      4    -     0     -    1000 
  endy_reg[2]/Q        -       CN->Q F     DFFRQX1        2 21.7   174   405    1405 
  g52580/Q             -       A->Q  F     BUX1           4 34.6   162   203    1608 
  slv_reg_reg[12][2]/D -       -     F     DFRRQX1        4    -     -     0    1608 
#------------------------------------------------------------------------------------



Path 38: MET (246 ps) Late External Delay Assertion at pin RC_CG_HIER_INST2/g12/B
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST2/enl_reg/GN
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST2/g12/B
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     754                  
             Slack:=     246                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST2/enl_reg/GN -       -     F     (arrival)            -    -     -     -    1000 
  -                           -       -     R     latch_d_arrival      -    -     -     -    1543 
  RC_CG_HIER_INST2/enl_reg/Q  -       -     R     DLLQX1               1  9.8   128   754    1754 
  RC_CG_HIER_INST2/g12/B      (b)     -     R     AND2X1               -    -     -     0    1754 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 39: MET (292 ps) Late External Delay Assertion at pin RC_CG_HIER_INST11/g12/B
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST11/enl_reg/GN
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST11/g12/B
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     708                  
             Slack:=     292                  

#--------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST11/enl_reg/GN -       -     F     (arrival)            -    -     -     -    1000 
  -                            -       -     R     latch_d_arrival      -    -     -     -    1498 
  RC_CG_HIER_INST11/enl_reg/Q  -       -     R     DLLQX1               1  9.8   128   708    1708 
  RC_CG_HIER_INST11/g12/B      (b)     -     R     AND2X1               -    -     -     0    1708 
#--------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 40: MET (292 ps) Late External Delay Assertion at pin RC_CG_HIER_INST10/g12/B
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST10/enl_reg/GN
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST10/g12/B
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     708                  
             Slack:=     292                  

#--------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST10/enl_reg/GN -       -     F     (arrival)            -    -     -     -    1000 
  -                            -       -     R     latch_d_arrival      -    -     -     -    1498 
  RC_CG_HIER_INST10/enl_reg/Q  -       -     R     DLLQX1               1  9.8   128   708    1708 
  RC_CG_HIER_INST10/g12/B      (b)     -     R     AND2X1               -    -     -     0    1708 
#--------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 41: MET (292 ps) Late External Delay Assertion at pin RC_CG_HIER_INST9/g12/B
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST9/enl_reg/GN
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST9/g12/B
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     708                  
             Slack:=     292                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST9/enl_reg/GN -       -     F     (arrival)            -    -     -     -    1000 
  -                           -       -     R     latch_d_arrival      -    -     -     -    1498 
  RC_CG_HIER_INST9/enl_reg/Q  -       -     R     DLLQX1               1  9.8   128   708    1708 
  RC_CG_HIER_INST9/g12/B      (b)     -     R     AND2X1               -    -     -     0    1708 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 42: MET (292 ps) Late External Delay Assertion at pin RC_CG_HIER_INST8/g12/B
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST8/enl_reg/GN
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST8/g12/B
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     708                  
             Slack:=     292                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST8/enl_reg/GN -       -     F     (arrival)            -    -     -     -    1000 
  -                           -       -     R     latch_d_arrival      -    -     -     -    1498 
  RC_CG_HIER_INST8/enl_reg/Q  -       -     R     DLLQX1               1  9.8   128   708    1708 
  RC_CG_HIER_INST8/g12/B      (b)     -     R     AND2X1               -    -     -     0    1708 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 43: MET (292 ps) Late External Delay Assertion at pin RC_CG_HIER_INST7/g12/B
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST7/enl_reg/GN
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST7/g12/B
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     708                  
             Slack:=     292                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST7/enl_reg/GN -       -     F     (arrival)            -    -     -     -    1000 
  -                           -       -     R     latch_d_arrival      -    -     -     -    1498 
  RC_CG_HIER_INST7/enl_reg/Q  -       -     R     DLLQX1               1  9.8   128   708    1708 
  RC_CG_HIER_INST7/g12/B      (b)     -     R     AND2X1               -    -     -     0    1708 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 44: MET (292 ps) Late External Delay Assertion at pin RC_CG_HIER_INST6/g12/B
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST6/enl_reg/GN
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST6/g12/B
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     708                  
             Slack:=     292                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST6/enl_reg/GN -       -     F     (arrival)            -    -     -     -    1000 
  -                           -       -     R     latch_d_arrival      -    -     -     -    1498 
  RC_CG_HIER_INST6/enl_reg/Q  -       -     R     DLLQX1               1  9.8   128   708    1708 
  RC_CG_HIER_INST6/g12/B      (b)     -     R     AND2X1               -    -     -     0    1708 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 45: MET (292 ps) Late External Delay Assertion at pin RC_CG_HIER_INST5/g12/B
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST5/enl_reg/GN
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST5/g12/B
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     708                  
             Slack:=     292                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST5/enl_reg/GN -       -     F     (arrival)            -    -     -     -    1000 
  -                           -       -     R     latch_d_arrival      -    -     -     -    1498 
  RC_CG_HIER_INST5/enl_reg/Q  -       -     R     DLLQX1               1  9.8   128   708    1708 
  RC_CG_HIER_INST5/g12/B      (b)     -     R     AND2X1               -    -     -     0    1708 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 46: MET (292 ps) Late External Delay Assertion at pin RC_CG_HIER_INST1/g12/B
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST1/enl_reg/GN
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST1/g12/B
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     708                  
             Slack:=     292                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST1/enl_reg/GN -       -     F     (arrival)            -    -     -     -    1000 
  -                           -       -     R     latch_d_arrival      -    -     -     -    1498 
  RC_CG_HIER_INST1/enl_reg/Q  -       -     R     DLLQX1               1  9.8   128   708    1708 
  RC_CG_HIER_INST1/g12/B      (b)     -     R     AND2X1               -    -     -     0    1708 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 47: MET (352 ps) Setup Check with Pin slv_reg_reg[14][3]/C->D
          Group: C2C
     Startpoint: (F) endy_reg[3]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) slv_reg_reg[14][3]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     166                  
     Required Time:=    1834                  
      Launch Clock:-    1000                  
         Data Path:-     482                  
             Slack:=     352                  

#------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  endy_reg[3]/CN       -       -     F     (arrival)      4    -     0     -    1000 
  endy_reg[3]/Q        -       CN->Q F     DFFRQX1        6 45.8   262   482    1482 
  slv_reg_reg[14][3]/D -       -     F     DFRRQX1        6    -     -     0    1482 
#------------------------------------------------------------------------------------



Path 48: MET (352 ps) Setup Check with Pin slv_reg_reg[12][3]/C->D
          Group: C2C
     Startpoint: (F) endy_reg[3]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) slv_reg_reg[12][3]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     166                  
     Required Time:=    1834                  
      Launch Clock:-    1000                  
         Data Path:-     482                  
             Slack:=     352                  

#------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  endy_reg[3]/CN       -       -     F     (arrival)      4    -     0     -    1000 
  endy_reg[3]/Q        -       CN->Q F     DFFRQX1        6 45.8   262   482    1482 
  slv_reg_reg[12][3]/D -       -     F     DFRRQX1        6    -     -     0    1482 
#------------------------------------------------------------------------------------



Path 49: MET (365 ps) Setup Check with Pin slv_reg_reg[14][0]/C->D
          Group: C2C
     Startpoint: (F) endy_reg[0]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) slv_reg_reg[14][0]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     164                  
     Required Time:=    1836                  
      Launch Clock:-    1000                  
         Data Path:-     471                  
             Slack:=     365                  

#------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  endy_reg[0]/CN       -       -     F     (arrival)      4    -     0     -    1000 
  endy_reg[0]/Q        -       CN->Q F     DFFRQX1        5 42.1   248   471    1471 
  slv_reg_reg[14][0]/D -       -     F     DFRRQX1        5    -     -     0    1471 
#------------------------------------------------------------------------------------



Path 50: MET (365 ps) Setup Check with Pin slv_reg_reg[12][0]/C->D
          Group: C2C
     Startpoint: (F) endy_reg[0]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) slv_reg_reg[12][0]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     164                  
     Required Time:=    1836                  
      Launch Clock:-    1000                  
         Data Path:-     471                  
             Slack:=     365                  

#------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  endy_reg[0]/CN       -       -     F     (arrival)      4    -     0     -    1000 
  endy_reg[0]/Q        -       CN->Q F     DFFRQX1        5 42.1   248   471    1471 
  slv_reg_reg[12][0]/D -       -     F     DFRRQX1        5    -     -     0    1471 
#------------------------------------------------------------------------------------

