Analysis & Synthesis report for Camara
Thu Oct 10 14:28:48 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ovu3:auto_generated
 15. Source assignments for ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6r51:auto_generated
 16. Parameter Settings for User Entity Instance: frame_buffer:fb|altsyncram:altsyncram_component
 17. Parameter Settings for Inferred Entity Instance: ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "ov7670_controller:controller|i2c_sender:Inst_i2c_sender"
 20. Port Connectivity Checks: "frame_buffer:fb"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Oct 10 14:28:48 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Camara                                      ;
; Top-level Entity Name           ; ov7670_top                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 200                                         ;
; Total pins                      ; 36                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 266,240                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ov7670_top         ; Camara             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+----------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; ov7670_top.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/hecto/Documents/VLSI/Practica7/ov7670_top.vhd                       ;         ;
; debounce.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/hecto/Documents/VLSI/Practica7/debounce.vhd                         ;         ;
; ov7670_capture.vhd               ; yes             ; User VHDL File                                        ; C:/Users/hecto/Documents/VLSI/Practica7/ov7670_capture.vhd                   ;         ;
; ov7670_controller.vhd            ; yes             ; User VHDL File                                        ; C:/Users/hecto/Documents/VLSI/Practica7/ov7670_controller.vhd                ;         ;
; ov7670_registers.vhd             ; yes             ; User VHDL File                                        ; C:/Users/hecto/Documents/VLSI/Practica7/ov7670_registers.vhd                 ;         ;
; i2c_sender.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/hecto/Documents/VLSI/Practica7/i2c_sender.vhd                       ;         ;
; vga.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/hecto/Documents/VLSI/Practica7/vga.vhd                              ;         ;
; frame_buffer.vhd                 ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/hecto/Documents/VLSI/Practica7/frame_buffer.vhd                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ovu3.tdf           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/hecto/Documents/VLSI/Practica7/db/altsyncram_ovu3.tdf               ;         ;
; db/decode_8la.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/hecto/Documents/VLSI/Practica7/db/decode_8la.tdf                    ;         ;
; db/decode_11a.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/hecto/Documents/VLSI/Practica7/db/decode_11a.tdf                    ;         ;
; db/mux_ofb.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/hecto/Documents/VLSI/Practica7/db/mux_ofb.tdf                       ;         ;
; db/altsyncram_6r51.tdf           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/hecto/Documents/VLSI/Practica7/db/altsyncram_6r51.tdf               ;         ;
; Camara.ov7670_top0.rtl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/hecto/Documents/VLSI/Practica7/db/Camara.ov7670_top0.rtl.mif        ;         ;
+----------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 154         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 261         ;
;     -- 7 input functions                    ; 2           ;
;     -- 6 input functions                    ; 42          ;
;     -- 5 input functions                    ; 29          ;
;     -- 4 input functions                    ; 6           ;
;     -- <=3 input functions                  ; 182         ;
;                                             ;             ;
; Dedicated logic registers                   ; 200         ;
;                                             ;             ;
; I/O pins                                    ; 36          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 266240      ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk50~input ;
; Maximum fan-out                             ; 203         ;
; Total fan-out                               ; 2596        ;
; Average fan-out                             ; 4.46        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                               ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Entity Name       ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |ov7670_top                                    ; 261 (1)             ; 200 (0)                   ; 266240            ; 0          ; 36   ; 0            ; |ov7670_top                                                                                                                          ; ov7670_top        ; work         ;
;    |debounce:btn_debounce|                     ; 29 (29)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |ov7670_top|debounce:btn_debounce                                                                                                    ; debounce          ; work         ;
;    |frame_buffer:fb|                           ; 7 (0)               ; 4 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |ov7670_top|frame_buffer:fb                                                                                                          ; frame_buffer      ; work         ;
;       |altsyncram:altsyncram_component|        ; 7 (0)               ; 4 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |ov7670_top|frame_buffer:fb|altsyncram:altsyncram_component                                                                          ; altsyncram        ; work         ;
;          |altsyncram_ovu3:auto_generated|      ; 7 (0)               ; 4 (4)                     ; 262144            ; 0          ; 0    ; 0            ; |ov7670_top|frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ovu3:auto_generated                                           ; altsyncram_ovu3   ; work         ;
;             |decode_11a:rden_decode_b|         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov7670_top|frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ovu3:auto_generated|decode_11a:rden_decode_b                  ; decode_11a        ; work         ;
;             |decode_8la:decode2|               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ov7670_top|frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ovu3:auto_generated|decode_8la:decode2                        ; decode_8la        ; work         ;
;    |ov7670_capture:capture|                    ; 25 (25)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |ov7670_top|ov7670_capture:capture                                                                                                   ; ov7670_capture    ; work         ;
;    |ov7670_controller:controller|              ; 105 (1)             ; 81 (1)                    ; 4096              ; 0          ; 0    ; 0            ; |ov7670_top|ov7670_controller:controller                                                                                             ; ov7670_controller ; work         ;
;       |i2c_sender:Inst_i2c_sender|             ; 92 (92)             ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |ov7670_top|ov7670_controller:controller|i2c_sender:Inst_i2c_sender                                                                  ; i2c_sender        ; work         ;
;       |ov7670_registers:Inst_ov7670_registers| ; 12 (12)             ; 8 (8)                     ; 4096              ; 0          ; 0    ; 0            ; |ov7670_top|ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers                                                      ; ov7670_registers  ; work         ;
;          |altsyncram:Mux0_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |ov7670_top|ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0                                ; altsyncram        ; work         ;
;             |altsyncram_6r51:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |ov7670_top|ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6r51:auto_generated ; altsyncram_6r51   ; work         ;
;    |vga:Inst_vga|                              ; 94 (94)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |ov7670_top|vga:Inst_vga                                                                                                             ; vga               ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ovu3:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None                       ;
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6r51:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096   ; Camara.ov7670_top0.rtl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                  ;
+--------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal                                                             ;
+--------------------------------------------------------------------+--------------------------------------------------------------------------------+
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[0] ; Stuck at VCC due to stuck port data_in                                         ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[1] ; Merged with ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0] ;
; Total Number of Removed Registers = 2                              ;                                                                                ;
+--------------------------------------------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 200   ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 91    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; vga:Inst_vga|blank                                                  ; 8       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|divider[0]  ; 4       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[31] ; 2       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[30] ; 2       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] ; 2       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[28] ; 2       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[27] ; 2       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; 2       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; 2       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[24] ; 2       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[23] ; 2       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[22] ; 2       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[21] ; 2       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[20] ; 2       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[19] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[18] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[17] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[16] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[15] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[14] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[13] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[12] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[11] ; 2       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; 2       ;
; Total number of inverted registers = 32                             ;         ;
+---------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                            ;
+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------+
; Register Name                                                                   ; Megafunction                                                                   ; Type ;
+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------+
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|sreg[0..15] ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0_rtl_0 ; ROM  ;
+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ov7670_top|ov7670_controller:controller|i2c_sender:Inst_i2c_sender|divider[7]  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |ov7670_top|ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[31] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov7670_top|ov7670_capture:capture|cnt[0]                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |ov7670_top|ov7670_capture:capture|address[7]                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ov7670_top|vga:Inst_vga|vga_green[0]                                           ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |ov7670_top|vga:Inst_vga|address[2]                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |ov7670_top|ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[31] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ov7670_top|ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[16] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ovu3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6r51:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:fb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_ovu3      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0 ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                     ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                  ;
; WIDTH_A                            ; 16                         ; Untyped                                                                  ;
; WIDTHAD_A                          ; 8                          ; Untyped                                                                  ;
; NUMWORDS_A                         ; 256                        ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_B                            ; 1                          ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                          ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; INIT_FILE                          ; Camara.ov7670_top0.rtl.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_6r51            ; Untyped                                                                  ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                         ;
; Entity Instance                           ; frame_buffer:fb|altsyncram:altsyncram_component                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 32768                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                         ;
;     -- NUMWORDS_B                         ; 32768                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:controller|i2c_sender:Inst_i2c_sender" ;
+----------+-------+----------+-------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                               ;
+----------+-------+----------+-------------------------------------------------------+
; id[5..2] ; Input ; Info     ; Stuck at GND                                          ;
; id[7]    ; Input ; Info     ; Stuck at GND                                          ;
; id[6]    ; Input ; Info     ; Stuck at VCC                                          ;
; id[1]    ; Input ; Info     ; Stuck at VCC                                          ;
; id[0]    ; Input ; Info     ; Stuck at GND                                          ;
+----------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_buffer:fb"                                    ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; wren ; Input ; Info     ; Connecting a non-array bit to a single-element array ;
+------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 200                         ;
;     ENA               ; 47                          ;
;     ENA SCLR          ; 28                          ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 54                          ;
;     SLD               ; 1                           ;
;     plain             ; 54                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 262                         ;
;     arith             ; 110                         ;
;         1 data inputs ; 109                         ;
;         2 data inputs ; 1                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 150                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 30                          ;
;         4 data inputs ; 6                           ;
;         5 data inputs ; 29                          ;
;         6 data inputs ; 42                          ;
; boundary_port         ; 36                          ;
; stratixv_ram_block    ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 3.60                        ;
; Average LUT depth     ; 1.90                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Oct 10 14:28:30 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Camara -c Camara
Warning (125092): Tcl Script File frame_buffer.qip not found
    Info (125063): set_global_assignment -name QIP_FILE frame_buffer.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_top.vhd
    Info (12022): Found design unit 1: ov7670_top-Behavioral File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_top.vhd Line: 34
    Info (12023): Found entity 1: ov7670_top File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_top.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-Behavioral File: C:/Users/hecto/Documents/VLSI/Practica7/debounce.vhd Line: 17
    Info (12023): Found entity 1: debounce File: C:/Users/hecto/Documents/VLSI/Practica7/debounce.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_capture.vhd
    Info (12022): Found design unit 1: ov7670_capture-Behavioral File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_capture.vhd Line: 21
    Info (12023): Found entity 1: ov7670_capture File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_capture.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_controller.vhd
    Info (12022): Found design unit 1: ov7670_controller-Behavioral File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_controller.vhd Line: 23
    Info (12023): Found entity 1: ov7670_controller File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_controller.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_registers.vhd
    Info (12022): Found design unit 1: ov7670_registers-Behavioral File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_registers.vhd Line: 20
    Info (12023): Found entity 1: ov7670_registers File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_registers.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file i2c_sender.vhd
    Info (12022): Found design unit 1: i2c_sender-Behavioral File: C:/Users/hecto/Documents/VLSI/Practica7/i2c_sender.vhd Line: 22
    Info (12023): Found entity 1: i2c_sender File: C:/Users/hecto/Documents/VLSI/Practica7/i2c_sender.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: vga-Behavioral File: C:/Users/hecto/Documents/VLSI/Practica7/vga.vhd Line: 24
    Info (12023): Found entity 1: vga File: C:/Users/hecto/Documents/VLSI/Practica7/vga.vhd Line: 11
Info (12127): Elaborating entity "ov7670_top" for the top level hierarchy
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:btn_debounce" File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_top.vhd Line: 106
Info (12128): Elaborating entity "vga" for hierarchy "vga:Inst_vga" File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_top.vhd Line: 112
Warning (12125): Using design file frame_buffer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: frame_buffer-SYN File: C:/Users/hecto/Documents/VLSI/Practica7/frame_buffer.vhd Line: 56
    Info (12023): Found entity 1: frame_buffer File: C:/Users/hecto/Documents/VLSI/Practica7/frame_buffer.vhd Line: 42
Info (12128): Elaborating entity "frame_buffer" for hierarchy "frame_buffer:fb" File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_top.vhd Line: 123
Info (12128): Elaborating entity "altsyncram" for hierarchy "frame_buffer:fb|altsyncram:altsyncram_component" File: C:/Users/hecto/Documents/VLSI/Practica7/frame_buffer.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "frame_buffer:fb|altsyncram:altsyncram_component" File: C:/Users/hecto/Documents/VLSI/Practica7/frame_buffer.vhd Line: 63
Info (12133): Instantiated megafunction "frame_buffer:fb|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/hecto/Documents/VLSI/Practica7/frame_buffer.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ovu3.tdf
    Info (12023): Found entity 1: altsyncram_ovu3 File: C:/Users/hecto/Documents/VLSI/Practica7/db/altsyncram_ovu3.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ovu3" for hierarchy "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ovu3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/hecto/Documents/VLSI/Practica7/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ovu3:auto_generated|decode_8la:decode2" File: C:/Users/hecto/Documents/VLSI/Practica7/db/altsyncram_ovu3.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: C:/Users/hecto/Documents/VLSI/Practica7/db/decode_11a.tdf Line: 22
Info (12128): Elaborating entity "decode_11a" for hierarchy "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ovu3:auto_generated|decode_11a:rden_decode_b" File: C:/Users/hecto/Documents/VLSI/Practica7/db/altsyncram_ovu3.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: C:/Users/hecto/Documents/VLSI/Practica7/db/mux_ofb.tdf Line: 22
Info (12128): Elaborating entity "mux_ofb" for hierarchy "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_ovu3:auto_generated|mux_ofb:mux3" File: C:/Users/hecto/Documents/VLSI/Practica7/db/altsyncram_ovu3.tdf Line: 49
Info (12128): Elaborating entity "ov7670_capture" for hierarchy "ov7670_capture:capture" File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_top.vhd Line: 134
Info (12128): Elaborating entity "ov7670_controller" for hierarchy "ov7670_controller:controller" File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_top.vhd Line: 144
Info (12128): Elaborating entity "i2c_sender" for hierarchy "ov7670_controller:controller|i2c_sender:Inst_i2c_sender" File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_controller.vhd Line: 58
Info (12128): Elaborating entity "ov7670_registers" for hierarchy "ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers" File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_controller.vhd Line: 73
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to Camara.ov7670_top0.rtl.mif
Info (12130): Elaborated megafunction instantiation "ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "Camara.ov7670_top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6r51.tdf
    Info (12023): Found entity 1: altsyncram_6r51 File: C:/Users/hecto/Documents/VLSI/Practica7/db/altsyncram_6r51.tdf Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OV7670_RESET" is stuck at VCC File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_top.vhd Line: 14
    Warning (13410): Pin "OV7670_PWDN" is stuck at GND File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_top.vhd Line: 15
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_top.vhd Line: 22
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_top.vhd Line: 22
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_top.vhd Line: 22
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_top.vhd Line: 22
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_top.vhd Line: 22
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_top.vhd Line: 22
    Warning (13410): Pin "LED[7]" is stuck at GND File: C:/Users/hecto/Documents/VLSI/Practica7/ov7670_top.vhd Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 373 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 22 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 289 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4875 megabytes
    Info: Processing ended: Thu Oct 10 14:28:48 2019
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:39


