INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Verilog_Ram/basic-fpga-projects/mux_2x1/mux_2x1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Verilog_Ram/basic-fpga-projects/mux_2x1/mux_2x1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
