{
  "module_name": "llcc-qcom.h",
  "hash_id": "6a86ef854f422c622e3a44215cd4dd58cd86a955ba8863ba5522d2561ae57187",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/soc/qcom/llcc-qcom.h",
  "human_readable_source": " \n \n\n#include <linux/platform_device.h>\n#ifndef __LLCC_QCOM__\n#define __LLCC_QCOM__\n\n#define LLCC_CPUSS       1\n#define LLCC_VIDSC0      2\n#define LLCC_VIDSC1      3\n#define LLCC_ROTATOR     4\n#define LLCC_VOICE       5\n#define LLCC_AUDIO       6\n#define LLCC_MDMHPGRW    7\n#define LLCC_MDM         8\n#define LLCC_MODHW       9\n#define LLCC_CMPT        10\n#define LLCC_GPUHTW      11\n#define LLCC_GPU         12\n#define LLCC_MMUHWT      13\n#define LLCC_CMPTDMA     15\n#define LLCC_DISP        16\n#define LLCC_VIDFW       17\n#define LLCC_MDMHPFX     20\n#define LLCC_MDMPNG      21\n#define LLCC_AUDHW       22\n#define LLCC_NPU         23\n#define LLCC_WLHW        24\n#define LLCC_PIMEM       25\n#define LLCC_DRE         26\n#define LLCC_CVP         28\n#define LLCC_MODPE       29\n#define LLCC_APTCM       30\n#define LLCC_WRCACHE     31\n#define LLCC_CVPFW       32\n#define LLCC_CPUSS1      33\n#define LLCC_CAMEXP0     34\n#define LLCC_CPUMTE      35\n#define LLCC_CPUHWT      36\n#define LLCC_MDMCLAD2    37\n#define LLCC_CAMEXP1     38\n#define LLCC_CMPTHCP     39\n#define LLCC_LCPDARE     40\n#define LLCC_AENPU       45\n#define LLCC_ISLAND1     46\n#define LLCC_ISLAND2     47\n#define LLCC_ISLAND3     48\n#define LLCC_ISLAND4     49\n#define LLCC_CAMEXP2\t 50\n#define LLCC_CAMEXP3\t 51\n#define LLCC_CAMEXP4\t 52\n#define LLCC_DISP_WB\t 53\n#define LLCC_DISP_1\t 54\n#define LLCC_VIDVSP\t 64\n\n \nstruct llcc_slice_desc {\n\tu32 slice_id;\n\tsize_t slice_size;\n};\n\n \nstruct llcc_edac_reg_data {\n\tchar *name;\n\tu32 reg_cnt;\n\tu32 count_mask;\n\tu32 ways_mask;\n\tu8  count_shift;\n\tu8  ways_shift;\n};\n\nstruct llcc_edac_reg_offset {\n\t \n\tu32 trp_ecc_error_status0;\n\tu32 trp_ecc_error_status1;\n\tu32 trp_ecc_sb_err_syn0;\n\tu32 trp_ecc_db_err_syn0;\n\tu32 trp_ecc_error_cntr_clear;\n\tu32 trp_interrupt_0_status;\n\tu32 trp_interrupt_0_clear;\n\tu32 trp_interrupt_0_enable;\n\n\t \n\tu32 cmn_status0;\n\tu32 cmn_interrupt_0_enable;\n\tu32 cmn_interrupt_2_enable;\n\n\t \n\tu32 drp_ecc_error_cfg;\n\tu32 drp_ecc_error_cntr_clear;\n\tu32 drp_interrupt_status;\n\tu32 drp_interrupt_clear;\n\tu32 drp_interrupt_enable;\n\tu32 drp_ecc_error_status0;\n\tu32 drp_ecc_error_status1;\n\tu32 drp_ecc_sb_err_syn0;\n\tu32 drp_ecc_db_err_syn0;\n};\n\n \nstruct llcc_drv_data {\n\tstruct regmap **regmaps;\n\tstruct regmap *bcast_regmap;\n\tconst struct llcc_slice_config *cfg;\n\tconst struct llcc_edac_reg_offset *edac_reg_offset;\n\tstruct mutex lock;\n\tu32 cfg_size;\n\tu32 max_slices;\n\tu32 num_banks;\n\tunsigned long *bitmap;\n\tint ecc_irq;\n\tu32 version;\n};\n\n#if IS_ENABLED(CONFIG_QCOM_LLCC)\n \nstruct llcc_slice_desc *llcc_slice_getd(u32 uid);\n\n \nvoid llcc_slice_putd(struct llcc_slice_desc *desc);\n\n \nint llcc_get_slice_id(struct llcc_slice_desc *desc);\n\n \nsize_t llcc_get_slice_size(struct llcc_slice_desc *desc);\n\n \nint llcc_slice_activate(struct llcc_slice_desc *desc);\n\n \nint llcc_slice_deactivate(struct llcc_slice_desc *desc);\n\n#else\nstatic inline struct llcc_slice_desc *llcc_slice_getd(u32 uid)\n{\n\treturn NULL;\n}\n\nstatic inline void llcc_slice_putd(struct llcc_slice_desc *desc)\n{\n\n};\n\nstatic inline int llcc_get_slice_id(struct llcc_slice_desc *desc)\n{\n\treturn -EINVAL;\n}\n\nstatic inline size_t llcc_get_slice_size(struct llcc_slice_desc *desc)\n{\n\treturn 0;\n}\nstatic inline int llcc_slice_activate(struct llcc_slice_desc *desc)\n{\n\treturn -EINVAL;\n}\n\nstatic inline int llcc_slice_deactivate(struct llcc_slice_desc *desc)\n{\n\treturn -EINVAL;\n}\n#endif\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}