

================================================================
== Vitis HLS Report for 'FIR_filter_Pipeline_VITIS_LOOP_65_1'
================================================================
* Date:           Sat Oct 18 15:37:06 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.777 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.110 us|  0.110 us|    7|    7|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_1  |        9|        9|         5|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_accu32 = alloca i32 1" [FIR_HLS.cpp:59]   --->   Operation 8 'alloca' 'FIR_accu32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [FIR_HLS.cpp:58]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln58 = store i3 0, i3 %i" [FIR_HLS.cpp:58]   --->   Operation 10 'store' 'store_ln58' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln59 = store i31 0, i31 %FIR_accu32" [FIR_HLS.cpp:59]   --->   Operation 11 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [FIR_HLS.cpp:65]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%icmp_ln65 = icmp_eq  i3 %i_2, i3 6" [FIR_HLS.cpp:65]   --->   Operation 14 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.67ns)   --->   "%add_ln65 = add i3 %i_2, i3 1" [FIR_HLS.cpp:65]   --->   Operation 16 'add' 'add_ln65' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %for.inc.split, void %for.inc24.preheader.exitStub" [FIR_HLS.cpp:65]   --->   Operation 17 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i3 %i_2" [FIR_HLS.cpp:65]   --->   Operation 18 'zext' 'zext_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.67ns)   --->   "%sub_ln66 = sub i3 5, i3 %i_2" [FIR_HLS.cpp:66]   --->   Operation 19 'sub' 'sub_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i3 %sub_ln66" [FIR_HLS.cpp:66]   --->   Operation 20 'zext' 'zext_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%FIR_delays_addr = getelementptr i16 %FIR_delays, i64 0, i64 %zext_ln66" [FIR_HLS.cpp:66]   --->   Operation 21 'getelementptr' 'FIR_delays_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.67ns)   --->   "%FIR_delays_load = load i3 %FIR_delays_addr" [FIR_HLS.cpp:66]   --->   Operation 22 'load' 'FIR_delays_load' <Predicate = (!icmp_ln65)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b_FIR_dec_int_40_addr = getelementptr i14 %b_FIR_dec_int_40, i64 0, i64 %zext_ln65" [FIR_HLS.cpp:66]   --->   Operation 23 'getelementptr' 'b_FIR_dec_int_40_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.67ns)   --->   "%b_FIR_dec_int_40_load = load i3 %b_FIR_dec_int_40_addr" [FIR_HLS.cpp:66]   --->   Operation 24 'load' 'b_FIR_dec_int_40_load' <Predicate = (!icmp_ln65)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 6> <ROM>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln58 = store i3 %add_ln65, i3 %i" [FIR_HLS.cpp:58]   --->   Operation 25 'store' 'store_ln58' <Predicate = (!icmp_ln65)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.67>
ST_2 : Operation 26 [1/2] ( I:0.67ns O:0.67ns )   --->   "%FIR_delays_load = load i3 %FIR_delays_addr" [FIR_HLS.cpp:66]   --->   Operation 26 'load' 'FIR_delays_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %FIR_delays_load" [FIR_HLS.cpp:66]   --->   Operation 27 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] ( I:0.67ns O:0.67ns )   --->   "%b_FIR_dec_int_40_load = load i3 %b_FIR_dec_int_40_addr" [FIR_HLS.cpp:66]   --->   Operation 28 'load' 'b_FIR_dec_int_40_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 6> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i14 %b_FIR_dec_int_40_load" [FIR_HLS.cpp:66]   --->   Operation 29 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [3/3] (0.99ns) (grouped into DSP with root node FIR_accu32_1)   --->   "%mul_ln66 = mul i30 %sext_ln66_1, i30 %sext_ln66" [FIR_HLS.cpp:66]   --->   Operation 30 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 31 [2/3] (0.99ns) (grouped into DSP with root node FIR_accu32_1)   --->   "%mul_ln66 = mul i30 %sext_ln66_1, i30 %sext_ln66" [FIR_HLS.cpp:66]   --->   Operation 31 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%FIR_accu32_load = load i31 %FIR_accu32" [FIR_HLS.cpp:66]   --->   Operation 32 'load' 'FIR_accu32_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/3] (0.00ns) (grouped into DSP with root node FIR_accu32_1)   --->   "%mul_ln66 = mul i30 %sext_ln66_1, i30 %sext_ln66" [FIR_HLS.cpp:66]   --->   Operation 33 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into DSP with root node FIR_accu32_1)   --->   "%sext_ln66_2 = sext i30 %mul_ln66" [FIR_HLS.cpp:66]   --->   Operation 34 'sext' 'sext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32_1 = add i31 %sext_ln66_2, i31 %FIR_accu32_load" [FIR_HLS.cpp:66]   --->   Operation 35 'add' 'FIR_accu32_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%FIR_accu32_load_1 = load i31 %FIR_accu32"   --->   Operation 41 'load' 'FIR_accu32_load_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %FIR_accu32_out, i31 %FIR_accu32_load_1"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln65)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.07>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:58]   --->   Operation 36 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FIR_HLS.cpp:65]   --->   Operation 37 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32_1 = add i31 %sext_ln66_2, i31 %FIR_accu32_load" [FIR_HLS.cpp:66]   --->   Operation 38 'add' 'FIR_accu32_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln59 = store i31 %FIR_accu32_1, i31 %FIR_accu32" [FIR_HLS.cpp:59]   --->   Operation 39 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.inc" [FIR_HLS.cpp:65]   --->   Operation 40 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_delays]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FIR_accu32_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b_FIR_dec_int_40]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
FIR_accu32            (alloca           ) [ 011111]
i                     (alloca           ) [ 010000]
store_ln58            (store            ) [ 000000]
store_ln59            (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
i_2                   (load             ) [ 000000]
icmp_ln65             (icmp             ) [ 011110]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
add_ln65              (add              ) [ 000000]
br_ln65               (br               ) [ 000000]
zext_ln65             (zext             ) [ 000000]
sub_ln66              (sub              ) [ 000000]
zext_ln66             (zext             ) [ 000000]
FIR_delays_addr       (getelementptr    ) [ 011000]
b_FIR_dec_int_40_addr (getelementptr    ) [ 011000]
store_ln58            (store            ) [ 000000]
FIR_delays_load       (load             ) [ 000000]
sext_ln66             (sext             ) [ 010110]
b_FIR_dec_int_40_load (load             ) [ 000000]
sext_ln66_1           (sext             ) [ 010110]
FIR_accu32_load       (load             ) [ 010001]
mul_ln66              (mul              ) [ 000000]
sext_ln66_2           (sext             ) [ 010001]
specpipeline_ln58     (specpipeline     ) [ 000000]
specloopname_ln65     (specloopname     ) [ 000000]
FIR_accu32_1          (add              ) [ 000000]
store_ln59            (store            ) [ 000000]
br_ln65               (br               ) [ 000000]
FIR_accu32_load_1     (load             ) [ 000000]
write_ln0             (write            ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_delays">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FIR_accu32_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_accu32_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_FIR_dec_int_40">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i31P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="FIR_accu32_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FIR_accu32/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="write_ln0_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="31" slack="0"/>
<pin id="49" dir="0" index="2" bw="31" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="53" class="1004" name="FIR_delays_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="16" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="3" slack="0"/>
<pin id="57" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FIR_delays_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="3" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FIR_delays_load/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="b_FIR_dec_int_40_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="14" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_FIR_dec_int_40_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="0"/>
<pin id="75" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_FIR_dec_int_40_load/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln58_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="3" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln59_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="31" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_2_load_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="0"/>
<pin id="91" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln65_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="2" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln65_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln65_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="sub_ln66_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="3" slack="0"/>
<pin id="112" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln66_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln58_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="sext_ln66_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="sext_ln66_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="14" slack="0"/>
<pin id="131" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="FIR_accu32_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="31" slack="3"/>
<pin id="135" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FIR_accu32_load/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln59_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="0"/>
<pin id="138" dir="0" index="1" bw="31" slack="4"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="FIR_accu32_load_1_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="31" slack="3"/>
<pin id="142" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FIR_accu32_load_1/4 "/>
</bind>
</comp>

<comp id="144" class="1007" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="14" slack="0"/>
<pin id="147" dir="0" index="2" bw="31" slack="0"/>
<pin id="148" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln66/2 sext_ln66_2/4 FIR_accu32_1/4 "/>
</bind>
</comp>

<comp id="153" class="1005" name="FIR_accu32_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="31" slack="0"/>
<pin id="155" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="FIR_accu32 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="168" class="1005" name="icmp_ln65_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="3"/>
<pin id="170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="172" class="1005" name="FIR_delays_addr_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="1"/>
<pin id="174" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_addr "/>
</bind>
</comp>

<comp id="177" class="1005" name="b_FIR_dec_int_40_addr_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="1"/>
<pin id="179" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_FIR_dec_int_40_addr "/>
</bind>
</comp>

<comp id="182" class="1005" name="sext_ln66_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="30" slack="1"/>
<pin id="184" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln66 "/>
</bind>
</comp>

<comp id="187" class="1005" name="sext_ln66_1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="30" slack="1"/>
<pin id="189" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln66_1 "/>
</bind>
</comp>

<comp id="192" class="1005" name="FIR_accu32_load_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="31" slack="1"/>
<pin id="194" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="FIR_accu32_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="36" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="22" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="89" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="89" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="89" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="109" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="124"><net_src comp="98" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="60" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="73" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="143"><net_src comp="140" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="149"><net_src comp="129" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="125" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="133" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="152"><net_src comp="144" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="156"><net_src comp="38" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="160"><net_src comp="153" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="164"><net_src comp="42" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="167"><net_src comp="161" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="171"><net_src comp="92" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="53" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="180"><net_src comp="66" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="185"><net_src comp="125" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="190"><net_src comp="129" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="195"><net_src comp="133" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="144" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FIR_accu32_out | {4 }
 - Input state : 
	Port: FIR_filter_Pipeline_VITIS_LOOP_65_1 : FIR_delays | {1 2 }
	Port: FIR_filter_Pipeline_VITIS_LOOP_65_1 : b_FIR_dec_int_40 | {1 2 }
  - Chain level:
	State 1
		store_ln58 : 1
		store_ln59 : 1
		i_2 : 1
		icmp_ln65 : 2
		add_ln65 : 2
		br_ln65 : 3
		zext_ln65 : 2
		sub_ln66 : 2
		zext_ln66 : 3
		FIR_delays_addr : 4
		FIR_delays_load : 5
		b_FIR_dec_int_40_addr : 3
		b_FIR_dec_int_40_load : 4
		store_ln58 : 3
	State 2
		sext_ln66 : 1
		sext_ln66_1 : 1
		mul_ln66 : 2
	State 3
	State 4
		sext_ln66_2 : 1
		FIR_accu32_1 : 2
		write_ln0 : 1
	State 5
		store_ln59 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln65_fu_92    |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|    add   |     add_ln65_fu_98    |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln66_fu_109    |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_144      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_46 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    zext_ln65_fu_104   |    0    |    0    |    0    |
|          |    zext_ln66_fu_115   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |    sext_ln66_fu_125   |    0    |    0    |    0    |
|          |   sext_ln66_1_fu_129  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |    30   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   FIR_accu32_load_reg_192   |   31   |
|      FIR_accu32_reg_153     |   31   |
|   FIR_delays_addr_reg_172   |    3   |
|b_FIR_dec_int_40_addr_reg_177|    3   |
|          i_reg_161          |    3   |
|      icmp_ln65_reg_168      |    1   |
|     sext_ln66_1_reg_187     |   30   |
|      sext_ln66_reg_182      |   30   |
+-----------------------------+--------+
|            Total            |   132  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_60 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_73 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|    grp_fu_144    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_144    |  p1  |   3  |  14  |   42   ||    0    ||    14   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   86   ||  1.757  ||    0    ||    41   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   30   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   41   |
|  Register |    -   |    -   |   132  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   132  |   71   |
+-----------+--------+--------+--------+--------+
