\hypertarget{struct_s_d_i_o___type_def}{}\section{S\+D\+I\+O\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_d_i_o___type_def}\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}


SD host Interface.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}{P\+O\+W\+ER}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}{C\+L\+K\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}{A\+RG}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}{C\+MD}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a195d1a8a6ae4f6072f4e4b62298051fe}{R\+E\+S\+P\+C\+MD}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a7da778413f6db1f83ae25caed03382d4}{R\+E\+S\+P1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a44614d7422faffd14af83884e76b2d3e}{R\+E\+S\+P2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a270ee3c6e9f87e5851422ae0ef255fd4}{R\+E\+S\+P3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_aa74faef460a0c655439bcf20caac1653}{R\+E\+S\+P4}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}{D\+T\+I\+M\+ER}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}{D\+L\+EN}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}{D\+C\+T\+RL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a1c267db01a753d0b8a77afcaff6f9e13}{D\+C\+O\+U\+NT}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a0633c88accff51e7cc9d1e9c3db950d9}{S\+TA}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{I\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}{M\+A\+SK}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a8be676577db129a84a9a2689519a8502}{R\+E\+S\+E\+R\+V\+E\+D0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a003c4c00f70bd77298fc66a449822651}{F\+I\+F\+O\+C\+NT}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a2d531df35272b1f3d787e5726ed5c52c}{R\+E\+S\+E\+R\+V\+E\+D1}} \mbox{[}13\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}{F\+I\+FO}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
SD host Interface. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}\label{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!A\+RG@{A\+RG}}
\index{A\+RG@{A\+RG}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+RG}{ARG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+RG}

S\+D\+IO argument register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}\label{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!C\+L\+K\+CR@{C\+L\+K\+CR}}
\index{C\+L\+K\+CR@{C\+L\+K\+CR}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+L\+K\+CR}{CLKCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+K\+CR}

S\+DI clock control register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}\label{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!C\+MD@{C\+MD}}
\index{C\+MD@{C\+MD}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+MD}{CMD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+MD}

S\+D\+IO command register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_s_d_i_o___type_def_a1c267db01a753d0b8a77afcaff6f9e13}\label{struct_s_d_i_o___type_def_a1c267db01a753d0b8a77afcaff6f9e13}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+C\+O\+U\+NT@{D\+C\+O\+U\+NT}}
\index{D\+C\+O\+U\+NT@{D\+C\+O\+U\+NT}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+C\+O\+U\+NT}{DCOUNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t D\+C\+O\+U\+NT}

S\+D\+IO data counter register, Address offset\+: 0x30 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}\label{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+C\+T\+RL@{D\+C\+T\+RL}}
\index{D\+C\+T\+RL@{D\+C\+T\+RL}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+C\+T\+RL}{DCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+C\+T\+RL}

S\+D\+IO data control register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}\label{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+L\+EN@{D\+L\+EN}}
\index{D\+L\+EN@{D\+L\+EN}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+L\+EN}{DLEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+L\+EN}

S\+D\+IO data length register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}\label{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+T\+I\+M\+ER@{D\+T\+I\+M\+ER}}
\index{D\+T\+I\+M\+ER@{D\+T\+I\+M\+ER}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+T\+I\+M\+ER}{DTIMER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+T\+I\+M\+ER}

S\+D\+IO data timer register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}\label{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!F\+I\+FO@{F\+I\+FO}}
\index{F\+I\+FO@{F\+I\+FO}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+I\+FO}{FIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+I\+FO}

S\+D\+IO data F\+I\+FO register, Address offset\+: 0x80 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a003c4c00f70bd77298fc66a449822651}\label{struct_s_d_i_o___type_def_a003c4c00f70bd77298fc66a449822651}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!F\+I\+F\+O\+C\+NT@{F\+I\+F\+O\+C\+NT}}
\index{F\+I\+F\+O\+C\+NT@{F\+I\+F\+O\+C\+NT}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+I\+F\+O\+C\+NT}{FIFOCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t F\+I\+F\+O\+C\+NT}

S\+D\+IO F\+I\+FO counter register, Address offset\+: 0x48 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+CR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+CR}

S\+D\+IO interrupt clear register, Address offset\+: 0x38 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}\label{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!M\+A\+SK@{M\+A\+SK}}
\index{M\+A\+SK@{M\+A\+SK}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{M\+A\+SK}{MASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+A\+SK}

S\+D\+IO mask register, Address offset\+: 0x3C \mbox{\Hypertarget{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}\label{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!P\+O\+W\+ER@{P\+O\+W\+ER}}
\index{P\+O\+W\+ER@{P\+O\+W\+ER}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+O\+W\+ER}{POWER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+W\+ER}

S\+D\+IO power control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a8be676577db129a84a9a2689519a8502}\label{struct_s_d_i_o___type_def_a8be676577db129a84a9a2689519a8502}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}2\mbox{]}}

Reserved, 0x40-\/0x44 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a2d531df35272b1f3d787e5726ed5c52c}\label{struct_s_d_i_o___type_def_a2d531df35272b1f3d787e5726ed5c52c}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}13\mbox{]}}

Reserved, 0x4\+C-\/0x7C \mbox{\Hypertarget{struct_s_d_i_o___type_def_a7da778413f6db1f83ae25caed03382d4}\label{struct_s_d_i_o___type_def_a7da778413f6db1f83ae25caed03382d4}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P1@{R\+E\+S\+P1}}
\index{R\+E\+S\+P1@{R\+E\+S\+P1}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+P1}{RESP1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t R\+E\+S\+P1}

S\+D\+IO response 1 register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a44614d7422faffd14af83884e76b2d3e}\label{struct_s_d_i_o___type_def_a44614d7422faffd14af83884e76b2d3e}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P2@{R\+E\+S\+P2}}
\index{R\+E\+S\+P2@{R\+E\+S\+P2}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+P2}{RESP2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t R\+E\+S\+P2}

S\+D\+IO response 2 register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a270ee3c6e9f87e5851422ae0ef255fd4}\label{struct_s_d_i_o___type_def_a270ee3c6e9f87e5851422ae0ef255fd4}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P3@{R\+E\+S\+P3}}
\index{R\+E\+S\+P3@{R\+E\+S\+P3}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+P3}{RESP3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t R\+E\+S\+P3}

S\+D\+IO response 3 register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_s_d_i_o___type_def_aa74faef460a0c655439bcf20caac1653}\label{struct_s_d_i_o___type_def_aa74faef460a0c655439bcf20caac1653}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P4@{R\+E\+S\+P4}}
\index{R\+E\+S\+P4@{R\+E\+S\+P4}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+P4}{RESP4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t R\+E\+S\+P4}

S\+D\+IO response 4 register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a195d1a8a6ae4f6072f4e4b62298051fe}\label{struct_s_d_i_o___type_def_a195d1a8a6ae4f6072f4e4b62298051fe}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P\+C\+MD@{R\+E\+S\+P\+C\+MD}}
\index{R\+E\+S\+P\+C\+MD@{R\+E\+S\+P\+C\+MD}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+P\+C\+MD}{RESPCMD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t R\+E\+S\+P\+C\+MD}

S\+D\+IO command response register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a0633c88accff51e7cc9d1e9c3db950d9}\label{struct_s_d_i_o___type_def_a0633c88accff51e7cc9d1e9c3db950d9}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!S\+TA@{S\+TA}}
\index{S\+TA@{S\+TA}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+TA}{STA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t S\+TA}

S\+D\+IO status register, Address offset\+: 0x34 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
