<stg><name>sinh_cosh_range_redu</name>


<trans_list>

<trans id="243" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="1" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %d_read = call float @_ssdm_op_Read.ap_auto.float(float %d) nounwind

]]></Node>
<StgValue><ssdm name="d_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:1  %p_Val2_8 = bitcast float %d_read to i32

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %p_Result_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_V_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_8, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="23" op_0_bw="32">
<![CDATA[
:4  %tmp_V_15 = trunc i32 %p_Val2_8 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="31" op_0_bw="32">
<![CDATA[
:5  %tmp = trunc i32 %p_Val2_8 to i31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:6  %p_Result_42 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %tmp)

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
:7  %ret_i_i = bitcast i32 %p_Result_42 to float

]]></Node>
<StgValue><ssdm name="ret_i_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %notlhs = icmp ne i8 %tmp_V_14, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:9  %notrhs = icmp eq i23 %tmp_V_15, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_6 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_9 = fcmp ogt float %ret_i_i, 0x40565A9F80000000

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp_11 = and i1 %tmp_6, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_11, label %1, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_s = icmp eq i8 %tmp_V_14, -1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_s, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_1 = icmp ult i8 %tmp_V_14, 115

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %6, label %_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="40" op_0_bw="40" op_1_bw="1" op_2_bw="23" op_3_bw="16">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:0  %t_f_V = call i40 @_ssdm_op_BitConcatenate.i40.i1.i23.i16(i1 true, i23 %tmp_V_15, i16 0)

]]></Node>
<StgValue><ssdm name="t_f_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="46" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:1  %t_f_V_1_cast = zext i40 %t_f_V to i46

]]></Node>
<StgValue><ssdm name="t_f_V_1_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:2  %tmp_i_i_cast5 = zext i8 %tmp_V_14 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:3  %sh_assign = add i9 %tmp_i_i_cast5, -127

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:4  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:5  %tmp_i = sub i8 127, %tmp_V_14

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:6  %tmp_i_cast = sext i8 %tmp_i to i9

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:7  %ush = select i1 %isNeg, i9 %tmp_i_cast, i9 %sh_assign

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:8  %sh_assign_2_cast = sext i9 %ush to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="46" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:9  %tmp_i_31 = zext i32 %sh_assign_2_cast to i46

]]></Node>
<StgValue><ssdm name="tmp_i_31"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="40" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:10  %tmp_i_cast_32 = zext i32 %sh_assign_2_cast to i40

]]></Node>
<StgValue><ssdm name="tmp_i_cast_32"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:11  %r_V_4 = lshr i40 %t_f_V, %tmp_i_cast_32

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="46" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:12  %r_V_4_cast = zext i40 %r_V_4 to i46

]]></Node>
<StgValue><ssdm name="r_V_4_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:13  %r_V_5 = shl i46 %t_f_V_1_cast, %tmp_i_31

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="46" op_0_bw="1" op_1_bw="46" op_2_bw="46">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:14  %r_V_9 = select i1 %isNeg, i46 %r_V_4_cast, i46 %r_V_5

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="85" op_0_bw="85" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:15  %p_Val2_12 = call fastcc i85 @big_mult_v3small(i46 %r_V_9) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
:0  %p_Result_44 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Result_41, i8 -1, i23 %tmp_V_15) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_44"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
:1  %ret_i_i6 = bitcast i32 %p_Result_44 to float

]]></Node>
<StgValue><ssdm name="ret_i_i6"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:0  %p_Result_43 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_41, i31 -8388608)

]]></Node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
:1  %ret_i_i4 = bitcast i32 %p_Result_43 to float

]]></Node>
<StgValue><ssdm name="ret_i_i4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="55" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="85" op_0_bw="85" op_1_bw="46">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:15  %p_Val2_12 = call fastcc i85 @big_mult_v3small(i46 %r_V_9) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="85" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:16  %ret_V_6 = call i8 @_ssdm_op_PartSelect.i8.i85.i32.i32(i85 %p_Val2_12, i32 77, i32 84) nounwind

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="39" op_0_bw="39" op_1_bw="85" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:17  %prod_dec_V = call i39 @_ssdm_op_PartSelect.i39.i85.i32.i32(i85 %p_Val2_12, i32 38, i32 76)

]]></Node>
<StgValue><ssdm name="prod_dec_V"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="78" op_0_bw="78" op_1_bw="39">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:18  %p_Val2_15 = call fastcc i78 @big_mult_v3small.1(i39 %prod_dec_V) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="78" op_0_bw="78" op_1_bw="39">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:18  %p_Val2_15 = call fastcc i78 @big_mult_v3small.1(i39 %prod_dec_V) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="37" op_0_bw="37" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:19  %ssdm_int_V_write_ass = call i37 @_ssdm_op_PartSelect.i37.i78.i32.i32(i78 %p_Val2_15, i32 41, i32 77)

]]></Node>
<StgValue><ssdm name="ssdm_int_V_write_ass"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="39" op_0_bw="37">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:20  %tmp_z_V = zext i37 %ssdm_int_V_write_ass to i39

]]></Node>
<StgValue><ssdm name="tmp_z_V"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:21  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="39" op_0_bw="39" op_1_bw="0">
<![CDATA[
:0  %p_Val2_4 = phi i39 [ %tmp_z_V, %_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %tz_V, %_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i ]

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="39" op_0_bw="39" op_1_bw="0">
<![CDATA[
:1  %tmp_V_16 = phi i39 [ 0, %_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %ty_V, %_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i ]

]]></Node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="39" op_0_bw="39" op_1_bw="0">
<![CDATA[
:2  %tmp_V_17 = phi i39 [ 165962277312, %_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %tx_V, %_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i ]

]]></Node>
<StgValue><ssdm name="tmp_V_17"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:3  %k1_0_i = phi i6 [ 0, %_ZN8ap_fixedILi39ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %k1, %_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i ]

]]></Node>
<StgValue><ssdm name="k1_0_i"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="6">
<![CDATA[
:4  %k1_0_i_cast = zext i6 %k1_0_i to i7

]]></Node>
<StgValue><ssdm name="k1_0_i_cast"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %exitcond_i = icmp eq i6 %k1_0_i, -16

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %k1 = add i6 %k1_0_i, 1

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond_i, label %"cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv", label %_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:0  %p_lshr_f_cast = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %k1_0_i, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:1  %tmp_1_cast = zext i4 %p_lshr_f_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:2  %tmp_19 = sub i7 %k1_0_i_cast, %tmp_1_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:3  %k = add i7 %tmp_19, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:5  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %k, i32 6)

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:6  %tmp_20 = xor i7 %tmp_19, -1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:7  %k_3 = select i1 %isNeg_1, i7 %tmp_20, i7 %k

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:8  %k_1_cast = sext i7 %k_3 to i32

]]></Node>
<StgValue><ssdm name="k_1_cast"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="39" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:9  %tmp_21 = zext i32 %k_1_cast to i39

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:10  %r_V = shl i39 %tmp_V_16, %tmp_21

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:11  %r_V_1 = ashr i39 %tmp_V_16, %tmp_21

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:12  %r_V_10 = select i1 %isNeg_1, i39 %r_V, i39 %r_V_1

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:13  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %p_Val2_4, i32 38)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:14  %rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([131 x i8]* @cordic_KD_KD_addsu) nounwind

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:15  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str51) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:16  %ret_V_1_i = sub i39 %tmp_V_17, %r_V_10

]]></Node>
<StgValue><ssdm name="ret_V_1_i"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:17  %ret_V_i7 = add i39 %r_V_10, %tmp_V_17

]]></Node>
<StgValue><ssdm name="ret_V_i7"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:18  %tx_V = select i1 %tmp_76, i39 %ret_V_1_i, i39 %ret_V_i7

]]></Node>
<StgValue><ssdm name="tx_V"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:19  %rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([131 x i8]* @cordic_KD_KD_addsu, i32 %rbegin) nounwind

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:20  %r_V_2 = shl i39 %tmp_V_17, %tmp_21

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:21  %r_V_3 = ashr i39 %tmp_V_17, %tmp_21

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:22  %r_V_11 = select i1 %isNeg_1, i39 %r_V_2, i39 %r_V_3

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:23  %rbegin8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([131 x i8]* @cordic_KD_KD_addsu) nounwind

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:24  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str51) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:25  %ret_V_1_i1 = sub i39 %tmp_V_16, %r_V_11

]]></Node>
<StgValue><ssdm name="ret_V_1_i1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:26  %ret_V_i = add i39 %r_V_11, %tmp_V_16

]]></Node>
<StgValue><ssdm name="ret_V_i"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:27  %ty_V = select i1 %tmp_76, i39 %ret_V_1_i1, i39 %ret_V_i

]]></Node>
<StgValue><ssdm name="ty_V"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:28  %rend9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([131 x i8]* @cordic_KD_KD_addsu, i32 %rbegin8) nounwind

]]></Node>
<StgValue><ssdm name="rend9"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:29  %tmp_24 = sext i7 %tmp_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="124" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:30  %cordic_hyperb_table_1 = getelementptr [128 x i124]* @cordic_hyperb_table_s, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="cordic_hyperb_table_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="124" op_0_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:31  %p_Val2_s = load i124* %cordic_hyperb_table_1, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:2  %tmp_V = sub nsw i39 0, %tmp_V_17

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:50  %tmp_V_3 = sub nsw i39 0, %tmp_V_16

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:96  %two_p_plus_s_exp_V = add i8 126, %ret_V_6

]]></Node>
<StgValue><ssdm name="two_p_plus_s_exp_V"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:97  %tmp_48 = icmp ugt i8 %ret_V_6, 126

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="7" op_1_bw="85" op_2_bw="32" op_3_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:98  %tmp_49 = call i7 @_ssdm_op_PartSelect.i7.i85.i32.i32(i85 %p_Val2_12, i32 77, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:99  %tmp_67_cast = sub i7 -2, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:100  %two_p_minus_s_exp_V = select i1 %tmp_48, i7 0, i7 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="two_p_minus_s_exp_V"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="7">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:101  %two_p_minus_s_exp_V_s = zext i7 %two_p_minus_s_exp_V to i8

]]></Node>
<StgValue><ssdm name="two_p_minus_s_exp_V_s"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:102  %p_Result_52 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 false, i8 %two_p_plus_s_exp_V, i23 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_52"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:103  %two_p_plus_k = bitcast i32 %p_Result_52 to float

]]></Node>
<StgValue><ssdm name="two_p_plus_k"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:104  %p_Result_53 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 false, i8 %two_p_minus_s_exp_V_s, i23 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_53"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:105  %two_p_minus_k = bitcast i32 %p_Result_53 to float

]]></Node>
<StgValue><ssdm name="two_p_minus_k"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:106  %sinhkln2 = fsub float %two_p_plus_k, %two_p_minus_k

]]></Node>
<StgValue><ssdm name="sinhkln2"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:107  %coshkln2 = fadd float %two_p_plus_k, %two_p_minus_k

]]></Node>
<StgValue><ssdm name="coshkln2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:4  %p_Result_45 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %p_Val2_4, i32 38)

]]></Node>
<StgValue><ssdm name="p_Result_45"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="124" op_0_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:31  %p_Val2_s = load i124* %cordic_hyperb_table_1, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="37" op_0_bw="37" op_1_bw="124" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:32  %tmp_52 = call i37 @_ssdm_op_PartSelect.i37.i124.i32.i32(i124 %p_Val2_s, i32 87, i32 123)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="39" op_0_bw="37">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:33  %z_s_V = zext i37 %tmp_52 to i39

]]></Node>
<StgValue><ssdm name="z_s_V"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:34  %rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @cordic_KD_KD_addsu_1) nounwind

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:35  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str51) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:36  %ret_V_4_i = sub i39 %p_Val2_4, %z_s_V

]]></Node>
<StgValue><ssdm name="ret_V_4_i"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:37  %ret_V_i1 = add i39 %z_s_V, %p_Val2_4

]]></Node>
<StgValue><ssdm name="ret_V_i1"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:38  %tz_V = select i1 %p_Result_45, i39 %ret_V_i1, i39 %ret_V_4_i

]]></Node>
<StgValue><ssdm name="tz_V"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:39  %rend16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @cordic_KD_KD_addsu_1, i32 %rbegin1) nounwind

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi39ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit29.i:40  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="128" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="39" op_1_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:0  %tmp_2 = icmp eq i39 %tmp_V_17, 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:1  %p_Result_46 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %tmp_V_17, i32 38)

]]></Node>
<StgValue><ssdm name="p_Result_46"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:3  %tmp_V_18 = select i1 %p_Result_46, i39 %tmp_V, i39 %tmp_V_17

]]></Node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="39" op_0_bw="39" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:4  %p_Result_s = call i39 @llvm.part.select.i39(i39 %tmp_V_18, i32 38, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="25" op_2_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:5  %p_Result_47 = call i64 @_ssdm_op_BitConcatenate.i64.i25.i39(i25 -1, i39 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_47"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:6  %tmp_4 = call i64 @llvm.cttz.i64(i64 %p_Result_47, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="64">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:7  %l = trunc i64 %tmp_4 to i32

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:8  %tmp_5 = sub nsw i32 39, %l

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:9  %lsb_index = add nsw i32 -24, %tmp_5

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:10  %tmp_34 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:11  %icmp = icmp sgt i31 %tmp_34, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:12  %tmp_35 = trunc i32 %tmp_5 to i6

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:13  %tmp_37 = sub i6 0, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="39" op_0_bw="6">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:14  %tmp_42 = zext i6 %tmp_37 to i39

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:15  %tmp_43 = lshr i39 -1, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:16  %p_Result_27 = and i39 %tmp_V_18, %tmp_43

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="39" op_1_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:17  %tmp_12 = icmp ne i39 %p_Result_27, 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:18  %a = and i1 %icmp, %tmp_12

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:19  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:20  %rev = xor i1 %tmp_56, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:21  %p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %tmp_V_18, i32 %lsb_index)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:22  %tmp_13 = and i1 %p_Result_5, %rev

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:23  %tmp_3 = or i1 %tmp_13, %a

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:24  %tmp_15 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_3)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:25  %tmp_16 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:26  %tmp_17 = add nsw i32 -25, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="39" op_0_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:27  %tmp_18 = zext i32 %tmp_17 to i39

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:28  %tmp_22 = lshr i39 %tmp_V_18, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:29  %tmp_23 = sub i32 25, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="39" op_0_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:30  %tmp_25 = zext i32 %tmp_23 to i39

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:31  %tmp_26 = shl i39 %tmp_V_18, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:32  %p_in1 = select i1 %tmp_16, i39 %tmp_22, i39 %tmp_26

]]></Node>
<StgValue><ssdm name="p_in1"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="40" op_0_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:33  %m_cast = zext i39 %p_in1 to i40

]]></Node>
<StgValue><ssdm name="m_cast"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="40" op_0_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:34  %tmp_42_cast = zext i32 %tmp_15 to i40

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:35  %m = add i40 %tmp_42_cast, %m_cast

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="39" op_0_bw="39" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:36  %m_6 = call i39 @_ssdm_op_PartSelect.i39.i40.i32.i32(i40 %m, i32 1, i32 39)

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:38  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %m, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="64">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:40  %tmp_59 = trunc i64 %tmp_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="39" op_1_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:48  %tmp_28 = icmp eq i39 %tmp_V_16, 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:49  %p_Result_49 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %tmp_V_16, i32 38)

]]></Node>
<StgValue><ssdm name="p_Result_49"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:51  %tmp_V_19 = select i1 %p_Result_49, i39 %tmp_V_3, i39 %tmp_V_16

]]></Node>
<StgValue><ssdm name="tmp_V_19"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="39" op_0_bw="39" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:52  %p_Result_9 = call i39 @llvm.part.select.i39(i39 %tmp_V_19, i32 38, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="25" op_2_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:53  %p_Result_50 = call i64 @_ssdm_op_BitConcatenate.i64.i25.i39(i25 -1, i39 %p_Result_9)

]]></Node>
<StgValue><ssdm name="p_Result_50"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:54  %tmp_29 = call i64 @llvm.cttz.i64(i64 %p_Result_50, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="64">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:55  %l_1 = trunc i64 %tmp_29 to i32

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:56  %tmp_30 = sub nsw i32 39, %l_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:57  %lsb_index_1 = add nsw i32 -24, %tmp_30

]]></Node>
<StgValue><ssdm name="lsb_index_1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:58  %tmp_63 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:59  %icmp1 = icmp sgt i31 %tmp_63, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:60  %tmp_64 = trunc i32 %tmp_30 to i6

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:61  %tmp_65 = sub i6 0, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="39" op_0_bw="6">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:62  %tmp_66 = zext i6 %tmp_65 to i39

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:63  %tmp_67 = lshr i39 -1, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:64  %p_Result_31 = and i39 %tmp_V_19, %tmp_67

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="39" op_1_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:65  %tmp_31 = icmp ne i39 %p_Result_31, 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:66  %a_1 = and i1 %icmp1, %tmp_31

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:67  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:68  %rev1 = xor i1 %tmp_69, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:69  %p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %tmp_V_19, i32 %lsb_index_1)

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:70  %tmp_32 = and i1 %p_Result_32, %rev1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:71  %tmp_10 = or i1 %tmp_32, %a_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:72  %tmp_33 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_10)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:73  %tmp_36 = icmp sgt i32 %lsb_index_1, 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:74  %tmp_38 = add nsw i32 -25, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="39" op_0_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:75  %tmp_39 = zext i32 %tmp_38 to i39

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:76  %tmp_40 = lshr i39 %tmp_V_19, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:77  %tmp_41 = sub i32 25, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="39" op_0_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:78  %tmp_44 = zext i32 %tmp_41 to i39

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:79  %tmp_45 = shl i39 %tmp_V_19, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:80  %p_in = select i1 %tmp_36, i39 %tmp_40, i39 %tmp_45

]]></Node>
<StgValue><ssdm name="p_in"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="40" op_0_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:81  %m_4_cast = zext i39 %p_in to i40

]]></Node>
<StgValue><ssdm name="m_4_cast"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="40" op_0_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:82  %tmp_62_cast = zext i32 %tmp_33 to i40

]]></Node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:83  %m_2 = add i40 %tmp_62_cast, %m_4_cast

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="39" op_0_bw="39" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:84  %m_7 = call i39 @_ssdm_op_PartSelect.i39.i40.i32.i32(i40 %m_2, i32 1, i32 39)

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:86  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %m_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="64">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:88  %tmp_71 = trunc i64 %tmp_29 to i8

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:106  %sinhkln2 = fsub float %two_p_plus_k, %two_p_minus_k

]]></Node>
<StgValue><ssdm name="sinhkln2"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:107  %coshkln2 = fadd float %two_p_plus_k, %two_p_minus_k

]]></Node>
<StgValue><ssdm name="coshkln2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:37  %m_8_cast = zext i39 %m_6 to i64

]]></Node>
<StgValue><ssdm name="m_8_cast"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:39  %tmp_5_cast_cast = select i1 %tmp_58, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="tmp_5_cast_cast"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:41  %tmp_7 = sub i8 2, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:42  %p_Repl2_7_trunc = add i8 %tmp_7, %tmp_5_cast_cast

]]></Node>
<StgValue><ssdm name="p_Repl2_7_trunc"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:43  %tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_46, i8 %p_Repl2_7_trunc)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:44  %p_Result_48 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_8_cast, i9 %tmp_8, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_48"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="64">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:45  %tmp_60 = trunc i64 %p_Result_48 to i32

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:46  %tmp_27 = bitcast i32 %tmp_60 to float

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:47  %x = select i1 %tmp_2, float 0.000000e+00, float %tmp_27

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="39">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:85  %m_9_cast = zext i39 %m_7 to i64

]]></Node>
<StgValue><ssdm name="m_9_cast"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:87  %tmp_12_cast_cast = select i1 %tmp_70, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="tmp_12_cast_cast"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:89  %tmp_14 = sub i8 2, %tmp_71

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:90  %p_Repl2_10_trunc = add i8 %tmp_14, %tmp_12_cast_cast

]]></Node>
<StgValue><ssdm name="p_Repl2_10_trunc"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:91  %tmp_46 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_49, i8 %p_Repl2_10_trunc)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:92  %p_Result_51 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_9_cast, i9 %tmp_46, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_51"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="64">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:93  %tmp_72 = trunc i64 %p_Result_51 to i32

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:94  %tmp_47 = bitcast i32 %tmp_72 to float

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:95  %y = select i1 %tmp_28, float 0.000000e+00, float %tmp_47

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:106  %sinhkln2 = fsub float %two_p_plus_k, %two_p_minus_k

]]></Node>
<StgValue><ssdm name="sinhkln2"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:107  %coshkln2 = fadd float %two_p_plus_k, %two_p_minus_k

]]></Node>
<StgValue><ssdm name="coshkln2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="226" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:106  %sinhkln2 = fsub float %two_p_plus_k, %two_p_minus_k

]]></Node>
<StgValue><ssdm name="sinhkln2"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:107  %coshkln2 = fadd float %two_p_plus_k, %two_p_minus_k

]]></Node>
<StgValue><ssdm name="coshkln2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="228" st_id="9" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:108  %tmp_50 = fmul float %coshkln2, %y

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:109  %tmp_51 = fmul float %sinhkln2, %x

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="230" st_id="10" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:108  %tmp_50 = fmul float %coshkln2, %y

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:109  %tmp_51 = fmul float %sinhkln2, %x

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="232" st_id="11" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:110  %s_out_tmp = fadd float %tmp_50, %tmp_51

]]></Node>
<StgValue><ssdm name="s_out_tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="233" st_id="12" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:110  %s_out_tmp = fadd float %tmp_50, %tmp_51

]]></Node>
<StgValue><ssdm name="s_out_tmp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="234" st_id="13" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:110  %s_out_tmp = fadd float %tmp_50, %tmp_51

]]></Node>
<StgValue><ssdm name="s_out_tmp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="235" st_id="14" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:110  %s_out_tmp = fadd float %tmp_50, %tmp_51

]]></Node>
<StgValue><ssdm name="s_out_tmp"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:111  %p_Val2_22 = bitcast float %s_out_tmp to i32

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="31" op_0_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:112  %tmp_73 = trunc i32 %p_Val2_22 to i31

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:113  %p_Result_54 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_41, i31 %tmp_73)

]]></Node>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:114  %ret_i_i5 = bitcast i32 %p_Result_54 to float

]]></Node>
<StgValue><ssdm name="ret_i_i5"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv:115  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %s_out_write_assign = phi float [ %ret_i_i4, %1 ], [ %ret_i_i6, %3 ], [ %ret_i_i5, %"cordic_hyperb_v1<39, 39, 0, 0, 0, ap_fixed<39, 2, 5, 3, 0>, ap_fixed<39, 2, 5, 3, 0> >.exit_ifconv" ], [ %d_read, %4 ]

]]></Node>
<StgValue><ssdm name="s_out_write_assign"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32">
<![CDATA[
:1  ret float %s_out_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
