Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Dec 24 01:18:12 2021
| Host         : lhcelec01 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xcvu13p
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   507 |
|    Minimum number of control sets                        |   507 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   403 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   507 |
| >= 0 to < 4        |    72 |
| >= 4 to < 6        |   128 |
| >= 6 to < 8        |    28 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |     3 |
| >= 16              |   214 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4399 |          928 |
| No           | No                    | Yes                    |             224 |           57 |
| No           | Yes                   | No                     |            1430 |          452 |
| Yes          | No                    | No                     |            3257 |          624 |
| Yes          | No                    | Yes                    |             129 |           27 |
| Yes          | Yes                   | No                     |            1322 |          285 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                                                                                       Clock Signal                                                                                                                                                                                      |                                                                                                                                                                                               Enable Signal                                                                                                                                                                                               |                                                                                                                                                                                                   Set/Reset Signal                                                                                                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[15].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[15].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[15].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int              |                1 |              1 |         1.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[15].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                                                                | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                                                                | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_i_1_n_0                                                                                                                                                                                                                                                                     | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]_0[0]                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                                                                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/do_rd_en_i                                                                                                                                                                                                                                                                             | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg5_reg_0                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                                                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxheadervalid_i                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]_0[0]                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_0                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/core_reset_logic_i/wait_for_lane_up_r0                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/CHANNEL_UP_TX_IF_reg_0                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/intr_flop                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.user_reset_sync_inst/SR[0]                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_0                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/heartbeat_0/inst/FSM_sequential_phase[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                               | design_1_i/clk_wiz/inst/locked                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[2][0]                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]_0[0]                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0               | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                   | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[15].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txpmaresetdone_out[0]                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                                                                                                                                                            | design_1_i/clk_wiz/inst/locked                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                   | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/E[0]   | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_1[0]                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/next_state                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/clk_wiz/inst/locked                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncall_initclk_sync/E[0]                                                                                                                                                                                                                                                          | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]_0[0]                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                                                                                                                                              | design_1_i/clk_wiz/inst/locked                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wait_for_rd_en[2]_i_1_n_0                                                                                                                                                                                                                                                              | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_rd_clk                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0] | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                1 |              3 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/remote_rdy_cntr01_out                                                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/remote_rdy_cntr[0]_i_1_n_0                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                                                                                                          | design_1_i/clk_wiz/inst/locked                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                                                                                       | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                                                                                                                                        | design_1_i/clk_wiz/inst/locked                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                                                                                       | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[1]                                                                                                                                                                                                                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/dbg_extend_srst0                                                                                                                                                                                                                                                               | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/dbg_srst_assert                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/pat_count[3]_i_1_n_0                                                                                                                                                                                                                                                                              | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.user_reset_sync_inst/SR[0]                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/next_state                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.user_reset_sync_inst/SR[0]                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ch0_ctrl_inst/sync_intr_sent_0                                                                                                                                                                                                                                                                                      | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/stg5_reg                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg_0                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/stg5_reg                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA[62]_i_1_n_0                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/stg5_reg                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/support_reset_logic_i/u_rst_sync_gt/SS[0]                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/do_rd_en                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/reset_count_r                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_d3                                                                                                                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wr_monitor_flag                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg9_reg_0[0]                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0_n_0              |                1 |              5 |         5.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/FSM_onehot_state[3]_i_2_n_0                                                                                                                                                                                                                                                             | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/FSM_onehot_state[3]_i_1_n_0                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_2_n_0                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_1__0_n_0                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/err_detect_i/ready_r_reg0                                                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0                     |                1 |              5 |         5.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[15].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                               | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[15].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int              |                1 |              5 |         5.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/global_logic_i/channel_bond_gen_i/txdatavalid_in_r1                                                                                                                                                                                                                                                                                     | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/global_logic_i/channel_bond_gen_i/free_count_r[0]_i_1_n_0                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1_n_0                 |                1 |              5 |         5.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/RX_NA_IDLE                                                                                                                                                                                                                                                                                                    | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/rx_na_idles_cntr[4]_i_1_n_0                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_1   |                1 |              5 |         5.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/CHANNEL_UP_RX_IF_reg_0                                                                                                                                                                                                                                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2          |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_temp20                                                                                                                                                                                                                                                                                                     | design_1_i/clk_wiz/inst/locked                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/counter_0/inst/c[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/idle_xmit_cntr                                                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/SR[0]                                                                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_2_n_0                                                                                                                                                                                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                                                                                                                                                      | design_1_i/clk_wiz/inst/locked                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp[5]_i_1_n_0                                                                                                                                                                                                                                                                  | design_1_i/clk_wiz/inst/locked                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/system_reset_r2                                                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en[5]_i_1_n_0                                                                                                                                                                                                                                                              | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/SR[0]                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/reset_count_start_reg_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/txsequence_ctr_en_int                                                                                                                                                                                                                                                                              | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/u_rst_sync_gtx_reset_comb/SR[0]                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[15].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                               | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_1                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_1_n_0                                                                                                                                                                                                                                                                    | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]_0[0]                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                              | design_1_i/clk_wiz/inst/locked                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data[46]_i_1_n_0                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr[7]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/mmcm_not_locked_out                                                                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr[7]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_active_out                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_1                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/u_cdc_hard_err_init/E[0]                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/u_rst_sync_reset_initclk/stg5_reg_0[0]                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/core_reset_logic_i/SR[0]                                                                                                                                                                                                                                                                                                                          |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/new_gtx_rx_pcsreset_comb                                                                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                     | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1_n_0                     | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/SR[0]                                                                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                        |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/E[0]                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/mmcm_not_locked_out                                                                                                                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/p_1_in[2]                                                                                                                                                                                                                                                                     | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                                                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                                                                                                                      |                1 |             10 |        10.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                                              |                1 |             12 |        12.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                         |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_rd_clk                                                                                                                                                                                                                                                                   |                1 |             12 |        12.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                                                                                                           |                5 |             13 |         2.60 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                          |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.user_reset_sync_inst/m_aresetn_0                                                                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                                                                                          | design_1_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                                                                                          | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         |                6 |             14 |         2.33 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/standard_cc_module_i/count_16d_srl_r0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             15 |         7.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             15 |         2.14 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/pma_init_generator_0/inst/pma_init_in                                                                                                                                                                                                                                                                                                                                                          | design_1_i/clk_wiz/inst/locked                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                                                    | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                                                     | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/p_1_in[1]                                                                                                                                                                                                                                                                               |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i0                                                                                                                                                                                                                                                          | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                                                    | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                             |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                               |                4 |             17 |         4.25 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                               |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                             |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                                                                                                                        | design_1_i/clk_wiz/inst/locked                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             17 |         2.43 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                                                                                             | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                          |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                             |                2 |             18 |         9.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                                                              |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                                                              |                4 |             18 |         4.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                                                                                             | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                          |                4 |             18 |         4.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                                                                                                      | design_1_i/clk_wiz/inst/locked                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             18 |         2.25 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                       | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_den_r_reg                                                                                                                                                                                                                                                                                                               |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                       | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_den_r_reg                                                                                                                                                                                                                                                                                                               |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                             |                8 |             22 |         2.75 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/standard_cc_module_i/count_24d_srl_r[0]_i_1_n_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             23 |         7.67 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                         | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/dly_gt_rst_r_reg[18]                                                                                                                                                                                                                                                        |                3 |             24 |         8.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_assertion                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             24 |         6.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                4 |             26 |         6.50 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                         | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                |                7 |             27 |         3.86 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                         | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                |                7 |             27 |         3.86 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                             |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                             |                2 |             28 |        14.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             31 |         5.17 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             31 |         5.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                              |                6 |             31 |         5.17 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                                                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                                                                                                                     | design_1_i/clk_wiz/inst/locked                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             33 |         3.30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                         |                5 |             34 |         6.80 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             34 |         2.83 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                           |               13 |             36 |         2.77 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                     |               21 |             37 |         1.76 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                     |               18 |             37 |         2.06 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                                                                                                                                              |               36 |             40 |         1.11 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                                                                                                                                              |               37 |             40 |         1.08 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             48 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |             48 |         3.69 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             48 |         4.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             48 |         4.36 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_tdm_inst/tdm_data_valid_reg_1[0]                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             48 |         6.86 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/s_ready_i_reg_0[0]                                                                                                                                                                                                                                                                      | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                                                                                                   |               14 |             48 |         3.43 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               15 |             48 |         3.20 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             48 |         6.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               14 |             48 |         3.43 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             48 |         4.36 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             48 |         6.86 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/stg5_reg                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA[51]_i_1_n_0                                                                                                                                                                                                                                                                                                     |               13 |             51 |         3.92 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/E[0]                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |               16 |             55 |         3.44 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |               16 |             55 |         3.44 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/clk_wiz/inst/locked                                                                                                                                                                                                                                                                                                                                                                                      |               26 |             57 |         2.19 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_3_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/hold_reg_r_reg_0                                                                                                                                                                                                                                                                                 |               11 |             64 |         5.82 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/valid_d                                                                                                                                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/core_reset_logic_i/SR[0]                                                                                                                                                                                                                                                                                                                          |               14 |             64 |         4.57 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |               18 |             64 |         3.56 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_3_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |               23 |             65 |         2.83 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                           |               15 |             66 |         4.40 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                           |               19 |             66 |         3.47 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/fifo_din_i_reg[71]_i_1_n_0                                                                                                                                                                                                                                                                       |               18 |             72 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                                                                                                   |               26 |             74 |         2.85 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |               26 |            103 |         3.96 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |               25 |            103 |         4.12 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxdatavalid_i_0                                                                                                                                                                                                                                                                                    | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q                                                                                                                                                                                                                                                                                           |               12 |            122 |        10.17 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                     |               20 |            122 |         6.10 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |               67 |            360 |         5.37 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |              184 |            803 |         4.36 |
|  design_1_i/clk_wiz/inst/clk100                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |              682 |           3218 |         4.72 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


