ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 69 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 69 3 view .LVU2
  38              		.loc 1 69 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 69 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s 			page 3


  47              		.loc 1 69 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 70 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 70 3 view .LVU8
  54              		.loc 1 70 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 70 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 70 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  75:Core/Src/stm32f1xx_hal_msp.c ****   */
  76:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 76 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 76 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 76 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 76 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 76 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 76 3 view .LVU18
  77:Core/Src/stm32f1xx_hal_msp.c **** 
  78:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 81 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
  91 003c 00100240 		.word	1073876992
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s 			page 4


  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_TIM_Base_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_TIM_Base_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c **** /**
  84:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  85:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  87:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f1xx_hal_msp.c **** */
  89:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  90:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 90 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 8
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		@ link register save eliminated.
  91:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 111              		.loc 1 91 3 view .LVU21
 112              		.loc 1 91 15 is_stmt 0 view .LVU22
 113 0000 0268     		ldr	r2, [r0]
 114              		.loc 1 91 5 view .LVU23
 115 0002 094B     		ldr	r3, .L12
 116 0004 9A42     		cmp	r2, r3
 117 0006 00D0     		beq	.L11
 118 0008 7047     		bx	lr
 119              	.L11:
  90:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 120              		.loc 1 90 1 view .LVU24
 121 000a 82B0     		sub	sp, sp, #8
 122              	.LCFI2:
 123              		.cfi_def_cfa_offset 8
  92:Core/Src/stm32f1xx_hal_msp.c ****   {
  93:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  94:Core/Src/stm32f1xx_hal_msp.c **** 
  95:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
  96:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 124              		.loc 1 97 5 is_stmt 1 view .LVU25
 125              	.LBB5:
 126              		.loc 1 97 5 view .LVU26
 127              		.loc 1 97 5 view .LVU27
 128 000c 03F56443 		add	r3, r3, #58368
 129 0010 9A69     		ldr	r2, [r3, #24]
 130 0012 42F40062 		orr	r2, r2, #2048
 131 0016 9A61     		str	r2, [r3, #24]
 132              		.loc 1 97 5 view .LVU28
 133 0018 9B69     		ldr	r3, [r3, #24]
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s 			page 5


 134 001a 03F40063 		and	r3, r3, #2048
 135 001e 0193     		str	r3, [sp, #4]
 136              		.loc 1 97 5 view .LVU29
 137 0020 019B     		ldr	r3, [sp, #4]
 138              	.LBE5:
 139              		.loc 1 97 5 view .LVU30
  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 100:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 101:Core/Src/stm32f1xx_hal_msp.c ****   }
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 103:Core/Src/stm32f1xx_hal_msp.c **** }
 140              		.loc 1 103 1 is_stmt 0 view .LVU31
 141 0022 02B0     		add	sp, sp, #8
 142              	.LCFI3:
 143              		.cfi_def_cfa_offset 0
 144              		@ sp needed
 145 0024 7047     		bx	lr
 146              	.L13:
 147 0026 00BF     		.align	2
 148              	.L12:
 149 0028 002C0140 		.word	1073818624
 150              		.cfi_endproc
 151              	.LFE66:
 153              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 154              		.align	1
 155              		.global	HAL_TIM_Base_MspDeInit
 156              		.syntax unified
 157              		.thumb
 158              		.thumb_func
 160              	HAL_TIM_Base_MspDeInit:
 161              	.LVL4:
 162              	.LFB67:
 104:Core/Src/stm32f1xx_hal_msp.c **** 
 105:Core/Src/stm32f1xx_hal_msp.c **** /**
 106:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 107:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 108:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 109:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 110:Core/Src/stm32f1xx_hal_msp.c **** */
 111:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 112:Core/Src/stm32f1xx_hal_msp.c **** {
 163              		.loc 1 112 1 is_stmt 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		@ link register save eliminated.
 113:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 168              		.loc 1 113 3 view .LVU33
 169              		.loc 1 113 15 is_stmt 0 view .LVU34
 170 0000 0268     		ldr	r2, [r0]
 171              		.loc 1 113 5 view .LVU35
 172 0002 054B     		ldr	r3, .L17
 173 0004 9A42     		cmp	r2, r3
 174 0006 00D0     		beq	.L16
 175              	.L14:
 114:Core/Src/stm32f1xx_hal_msp.c ****   {
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s 			page 6


 115:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 118:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 119:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 120:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 121:Core/Src/stm32f1xx_hal_msp.c **** 
 122:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 123:Core/Src/stm32f1xx_hal_msp.c ****   }
 124:Core/Src/stm32f1xx_hal_msp.c **** 
 125:Core/Src/stm32f1xx_hal_msp.c **** }
 176              		.loc 1 125 1 view .LVU36
 177 0008 7047     		bx	lr
 178              	.L16:
 119:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 179              		.loc 1 119 5 is_stmt 1 view .LVU37
 180 000a 044A     		ldr	r2, .L17+4
 181 000c 9369     		ldr	r3, [r2, #24]
 182 000e 23F40063 		bic	r3, r3, #2048
 183 0012 9361     		str	r3, [r2, #24]
 184              		.loc 1 125 1 is_stmt 0 view .LVU38
 185 0014 F8E7     		b	.L14
 186              	.L18:
 187 0016 00BF     		.align	2
 188              	.L17:
 189 0018 002C0140 		.word	1073818624
 190 001c 00100240 		.word	1073876992
 191              		.cfi_endproc
 192              	.LFE67:
 194              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 195              		.align	1
 196              		.global	HAL_UART_MspInit
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 201              	HAL_UART_MspInit:
 202              	.LVL5:
 203              	.LFB68:
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 127:Core/Src/stm32f1xx_hal_msp.c **** /**
 128:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 129:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 130:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 131:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 132:Core/Src/stm32f1xx_hal_msp.c **** */
 133:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 134:Core/Src/stm32f1xx_hal_msp.c **** {
 204              		.loc 1 134 1 is_stmt 1 view -0
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 24
 207              		@ frame_needed = 0, uses_anonymous_args = 0
 208              		.loc 1 134 1 is_stmt 0 view .LVU40
 209 0000 00B5     		push	{lr}
 210              	.LCFI4:
 211              		.cfi_def_cfa_offset 4
 212              		.cfi_offset 14, -4
 213 0002 87B0     		sub	sp, sp, #28
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s 			page 7


 214              	.LCFI5:
 215              		.cfi_def_cfa_offset 32
 135:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 216              		.loc 1 135 3 is_stmt 1 view .LVU41
 217              		.loc 1 135 20 is_stmt 0 view .LVU42
 218 0004 0023     		movs	r3, #0
 219 0006 0293     		str	r3, [sp, #8]
 220 0008 0393     		str	r3, [sp, #12]
 221 000a 0493     		str	r3, [sp, #16]
 222 000c 0593     		str	r3, [sp, #20]
 136:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 223              		.loc 1 136 3 is_stmt 1 view .LVU43
 224              		.loc 1 136 11 is_stmt 0 view .LVU44
 225 000e 0268     		ldr	r2, [r0]
 226              		.loc 1 136 5 view .LVU45
 227 0010 114B     		ldr	r3, .L23
 228 0012 9A42     		cmp	r2, r3
 229 0014 02D0     		beq	.L22
 230              	.LVL6:
 231              	.L19:
 137:Core/Src/stm32f1xx_hal_msp.c ****   {
 138:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 139:Core/Src/stm32f1xx_hal_msp.c **** 
 140:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 141:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 142:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 145:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 146:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 147:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 148:Core/Src/stm32f1xx_hal_msp.c ****     */
 149:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 150:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 151:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 152:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 153:Core/Src/stm32f1xx_hal_msp.c **** 
 154:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 156:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 157:Core/Src/stm32f1xx_hal_msp.c ****   }
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 159:Core/Src/stm32f1xx_hal_msp.c **** }
 232              		.loc 1 159 1 view .LVU46
 233 0016 07B0     		add	sp, sp, #28
 234              	.LCFI6:
 235              		.cfi_remember_state
 236              		.cfi_def_cfa_offset 4
 237              		@ sp needed
 238 0018 5DF804FB 		ldr	pc, [sp], #4
 239              	.LVL7:
 240              	.L22:
 241              	.LCFI7:
 242              		.cfi_restore_state
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 243              		.loc 1 142 5 is_stmt 1 view .LVU47
 244              	.LBB6:
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s 			page 8


 142:Core/Src/stm32f1xx_hal_msp.c **** 
 245              		.loc 1 142 5 view .LVU48
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 246              		.loc 1 142 5 view .LVU49
 247 001c 03F5E633 		add	r3, r3, #117760
 248 0020 DA69     		ldr	r2, [r3, #28]
 249 0022 42F40032 		orr	r2, r2, #131072
 250 0026 DA61     		str	r2, [r3, #28]
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 251              		.loc 1 142 5 view .LVU50
 252 0028 DA69     		ldr	r2, [r3, #28]
 253 002a 02F40032 		and	r2, r2, #131072
 254 002e 0092     		str	r2, [sp]
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 255              		.loc 1 142 5 view .LVU51
 256 0030 009A     		ldr	r2, [sp]
 257              	.LBE6:
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 258              		.loc 1 142 5 view .LVU52
 144:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 259              		.loc 1 144 5 view .LVU53
 260              	.LBB7:
 144:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 261              		.loc 1 144 5 view .LVU54
 144:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 262              		.loc 1 144 5 view .LVU55
 263 0032 9A69     		ldr	r2, [r3, #24]
 264 0034 42F00402 		orr	r2, r2, #4
 265 0038 9A61     		str	r2, [r3, #24]
 144:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 266              		.loc 1 144 5 view .LVU56
 267 003a 9B69     		ldr	r3, [r3, #24]
 268 003c 03F00403 		and	r3, r3, #4
 269 0040 0193     		str	r3, [sp, #4]
 144:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 270              		.loc 1 144 5 view .LVU57
 271 0042 019B     		ldr	r3, [sp, #4]
 272              	.LBE7:
 144:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 273              		.loc 1 144 5 view .LVU58
 149:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 274              		.loc 1 149 5 view .LVU59
 149:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 275              		.loc 1 149 25 is_stmt 0 view .LVU60
 276 0044 0C23     		movs	r3, #12
 277 0046 0293     		str	r3, [sp, #8]
 150:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 278              		.loc 1 150 5 is_stmt 1 view .LVU61
 150:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 279              		.loc 1 150 26 is_stmt 0 view .LVU62
 280 0048 0223     		movs	r3, #2
 281 004a 0393     		str	r3, [sp, #12]
 151:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 282              		.loc 1 151 5 is_stmt 1 view .LVU63
 151:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 283              		.loc 1 151 27 is_stmt 0 view .LVU64
 284 004c 0593     		str	r3, [sp, #20]
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s 			page 9


 152:Core/Src/stm32f1xx_hal_msp.c **** 
 285              		.loc 1 152 5 is_stmt 1 view .LVU65
 286 004e 02A9     		add	r1, sp, #8
 287 0050 0248     		ldr	r0, .L23+4
 288              	.LVL8:
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 289              		.loc 1 152 5 is_stmt 0 view .LVU66
 290 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 291              	.LVL9:
 292              		.loc 1 159 1 view .LVU67
 293 0056 DEE7     		b	.L19
 294              	.L24:
 295              		.align	2
 296              	.L23:
 297 0058 00440040 		.word	1073759232
 298 005c 00080140 		.word	1073809408
 299              		.cfi_endproc
 300              	.LFE68:
 302              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 303              		.align	1
 304              		.global	HAL_UART_MspDeInit
 305              		.syntax unified
 306              		.thumb
 307              		.thumb_func
 309              	HAL_UART_MspDeInit:
 310              	.LVL10:
 311              	.LFB69:
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c **** /**
 162:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 163:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 164:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 165:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 166:Core/Src/stm32f1xx_hal_msp.c **** */
 167:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 168:Core/Src/stm32f1xx_hal_msp.c **** {
 312              		.loc 1 168 1 is_stmt 1 view -0
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 0
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 316              		.loc 1 168 1 is_stmt 0 view .LVU69
 317 0000 08B5     		push	{r3, lr}
 318              	.LCFI8:
 319              		.cfi_def_cfa_offset 8
 320              		.cfi_offset 3, -8
 321              		.cfi_offset 14, -4
 169:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 322              		.loc 1 169 3 is_stmt 1 view .LVU70
 323              		.loc 1 169 11 is_stmt 0 view .LVU71
 324 0002 0268     		ldr	r2, [r0]
 325              		.loc 1 169 5 view .LVU72
 326 0004 064B     		ldr	r3, .L29
 327 0006 9A42     		cmp	r2, r3
 328 0008 00D0     		beq	.L28
 329              	.LVL11:
 330              	.L25:
 170:Core/Src/stm32f1xx_hal_msp.c ****   {
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s 			page 10


 171:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 172:Core/Src/stm32f1xx_hal_msp.c **** 
 173:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 174:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 175:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 176:Core/Src/stm32f1xx_hal_msp.c **** 
 177:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 178:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 179:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 180:Core/Src/stm32f1xx_hal_msp.c ****     */
 181:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 186:Core/Src/stm32f1xx_hal_msp.c ****   }
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 188:Core/Src/stm32f1xx_hal_msp.c **** }
 331              		.loc 1 188 1 view .LVU73
 332 000a 08BD     		pop	{r3, pc}
 333              	.LVL12:
 334              	.L28:
 175:Core/Src/stm32f1xx_hal_msp.c **** 
 335              		.loc 1 175 5 is_stmt 1 view .LVU74
 336 000c 054A     		ldr	r2, .L29+4
 337 000e D369     		ldr	r3, [r2, #28]
 338 0010 23F40033 		bic	r3, r3, #131072
 339 0014 D361     		str	r3, [r2, #28]
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 340              		.loc 1 181 5 view .LVU75
 341 0016 0C21     		movs	r1, #12
 342 0018 0348     		ldr	r0, .L29+8
 343              	.LVL13:
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 344              		.loc 1 181 5 is_stmt 0 view .LVU76
 345 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 346              	.LVL14:
 347              		.loc 1 188 1 view .LVU77
 348 001e F4E7     		b	.L25
 349              	.L30:
 350              		.align	2
 351              	.L29:
 352 0020 00440040 		.word	1073759232
 353 0024 00100240 		.word	1073876992
 354 0028 00080140 		.word	1073809408
 355              		.cfi_endproc
 356              	.LFE69:
 358              		.text
 359              	.Letext0:
 360              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 361              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 362              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 363              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 364              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 365              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 366              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 367              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s 			page 11


ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s:18     .text.HAL_MspInit:0000000000000000 $t
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s:91     .text.HAL_MspInit:000000000000003c $d
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s:97     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s:103    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s:149    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s:154    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s:160    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s:189    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s:195    .text.HAL_UART_MspInit:0000000000000000 $t
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s:201    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s:297    .text.HAL_UART_MspInit:0000000000000058 $d
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s:303    .text.HAL_UART_MspDeInit:0000000000000000 $t
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s:309    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//cczyrDgJ.s:352    .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
