============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Wed Nov  2 17:43:54 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in ../../RTL/image_process.v(246)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(56)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(60)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(67)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(70)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(71)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(78)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(81)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(82)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-1007 : analyze verilog file ../../RTL/Gesture_recognition.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  1.341323s wall, 1.234375s user + 0.109375s system = 1.343750s CPU (100.2%)

RUN-1004 : used memory is 249 MB, reserved memory is 229 MB, peak memory is 252 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 WARNING: The kept net figuredata[11] will be merged to another kept net figuredata[10]
SYN-5055 WARNING: The kept net figuredata[10] will be merged to another kept net figuredata[9]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net u_seg_4/clk_24m is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net u_seg_4/clk_24m as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 8645 instances
RUN-0007 : 3138 luts, 3506 seqs, 1179 mslices, 624 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 11233 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 7637 nets have 2 pins
RUN-1001 : 2504 nets have [3 - 5] pins
RUN-1001 : 898 nets have [6 - 10] pins
RUN-1001 : 95 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     330     
RUN-1001 :   No   |  No   |  Yes  |    2150     
RUN-1001 :   No   |  Yes  |  No   |     248     
RUN-1001 :   Yes  |  No   |  No   |     60      
RUN-1001 :   Yes  |  No   |  Yes  |     694     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    61   |  41   |    105     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 206
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8641 instances, 3138 luts, 3506 seqs, 1803 slices, 287 macros(1803 instances: 1179 mslices 624 lslices)
PHY-3001 : Huge net cam_rst_dup_29 with 2670 pins
PHY-0007 : Cell area utilization is 34%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 42401, tnet num: 11229, tinst num: 8641, tnode num: 53348, tedge num: 80123.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.378508s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (99.7%)

RUN-1004 : used memory is 362 MB, reserved memory is 343 MB, peak memory is 362 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.615741s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.91319e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8641.
PHY-3001 : Level 1 #clusters 1748.
PHY-3001 : End clustering;  0.029395s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (159.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.08092e+06, overlap = 197.688
PHY-3002 : Step(2): len = 985358, overlap = 218.531
PHY-3002 : Step(3): len = 625077, overlap = 329.75
PHY-3002 : Step(4): len = 556313, overlap = 358.031
PHY-3002 : Step(5): len = 431507, overlap = 407.969
PHY-3002 : Step(6): len = 365757, overlap = 446.875
PHY-3002 : Step(7): len = 288312, overlap = 491.625
PHY-3002 : Step(8): len = 246583, overlap = 552.781
PHY-3002 : Step(9): len = 210066, overlap = 616.844
PHY-3002 : Step(10): len = 185112, overlap = 665.469
PHY-3002 : Step(11): len = 158617, overlap = 697.625
PHY-3002 : Step(12): len = 141509, overlap = 725.656
PHY-3002 : Step(13): len = 125447, overlap = 741.156
PHY-3002 : Step(14): len = 114914, overlap = 756.625
PHY-3002 : Step(15): len = 107084, overlap = 774.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.23371e-07
PHY-3002 : Step(16): len = 106509, overlap = 768.25
PHY-3002 : Step(17): len = 121415, overlap = 714.781
PHY-3002 : Step(18): len = 113459, overlap = 675.094
PHY-3002 : Step(19): len = 117907, overlap = 659.094
PHY-3002 : Step(20): len = 108170, overlap = 659.531
PHY-3002 : Step(21): len = 110612, overlap = 644.688
PHY-3002 : Step(22): len = 101922, overlap = 648.219
PHY-3002 : Step(23): len = 103857, overlap = 645.906
PHY-3002 : Step(24): len = 97505.4, overlap = 657.531
PHY-3002 : Step(25): len = 98613.8, overlap = 673.812
PHY-3002 : Step(26): len = 92741.6, overlap = 683.406
PHY-3002 : Step(27): len = 93992.5, overlap = 687
PHY-3002 : Step(28): len = 89907.5, overlap = 685.25
PHY-3002 : Step(29): len = 91157.9, overlap = 680.562
PHY-3002 : Step(30): len = 88304.8, overlap = 694.625
PHY-3002 : Step(31): len = 89658.7, overlap = 703.344
PHY-3002 : Step(32): len = 87144.6, overlap = 714.438
PHY-3002 : Step(33): len = 88157.9, overlap = 716.062
PHY-3002 : Step(34): len = 86049.5, overlap = 701.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.84674e-06
PHY-3002 : Step(35): len = 88895.4, overlap = 686.719
PHY-3002 : Step(36): len = 96364.1, overlap = 662.25
PHY-3002 : Step(37): len = 95519.5, overlap = 659.781
PHY-3002 : Step(38): len = 99488.6, overlap = 616.312
PHY-3002 : Step(39): len = 98257.8, overlap = 584.156
PHY-3002 : Step(40): len = 100853, overlap = 593.344
PHY-3002 : Step(41): len = 98635, overlap = 557.594
PHY-3002 : Step(42): len = 99841.7, overlap = 570.344
PHY-3002 : Step(43): len = 99152.1, overlap = 582.719
PHY-3002 : Step(44): len = 100858, overlap = 588.406
PHY-3002 : Step(45): len = 98469.4, overlap = 587.938
PHY-3002 : Step(46): len = 98647.6, overlap = 586.031
PHY-3002 : Step(47): len = 96753.9, overlap = 592.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.69348e-06
PHY-3002 : Step(48): len = 101230, overlap = 594.094
PHY-3002 : Step(49): len = 109074, overlap = 575.906
PHY-3002 : Step(50): len = 109008, overlap = 571.625
PHY-3002 : Step(51): len = 111835, overlap = 524
PHY-3002 : Step(52): len = 112165, overlap = 512.094
PHY-3002 : Step(53): len = 113698, overlap = 513.594
PHY-3002 : Step(54): len = 112000, overlap = 501.062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.38696e-06
PHY-3002 : Step(55): len = 124361, overlap = 483.219
PHY-3002 : Step(56): len = 134825, overlap = 457.406
PHY-3002 : Step(57): len = 135838, overlap = 420.094
PHY-3002 : Step(58): len = 137676, overlap = 400.438
PHY-3002 : Step(59): len = 136320, overlap = 349.469
PHY-3002 : Step(60): len = 138273, overlap = 326.094
PHY-3002 : Step(61): len = 137406, overlap = 315.875
PHY-3002 : Step(62): len = 138576, overlap = 310.281
PHY-3002 : Step(63): len = 137343, overlap = 314.625
PHY-3002 : Step(64): len = 138383, overlap = 312.25
PHY-3002 : Step(65): len = 137734, overlap = 328.781
PHY-3002 : Step(66): len = 139560, overlap = 322.844
PHY-3002 : Step(67): len = 138873, overlap = 293.031
PHY-3002 : Step(68): len = 139875, overlap = 284.719
PHY-3002 : Step(69): len = 139313, overlap = 286.312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.47739e-05
PHY-3002 : Step(70): len = 150622, overlap = 272.688
PHY-3002 : Step(71): len = 156748, overlap = 257.344
PHY-3002 : Step(72): len = 157271, overlap = 249
PHY-3002 : Step(73): len = 158422, overlap = 255.656
PHY-3002 : Step(74): len = 157152, overlap = 240.625
PHY-3002 : Step(75): len = 158644, overlap = 210
PHY-3002 : Step(76): len = 158033, overlap = 209.406
PHY-3002 : Step(77): len = 159588, overlap = 196.688
PHY-3002 : Step(78): len = 159278, overlap = 200.719
PHY-3002 : Step(79): len = 159225, overlap = 203.562
PHY-3002 : Step(80): len = 158570, overlap = 217.844
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.95479e-05
PHY-3002 : Step(81): len = 166638, overlap = 197.781
PHY-3002 : Step(82): len = 171760, overlap = 188.906
PHY-3002 : Step(83): len = 171300, overlap = 183.562
PHY-3002 : Step(84): len = 173173, overlap = 183.625
PHY-3002 : Step(85): len = 173596, overlap = 183.688
PHY-3002 : Step(86): len = 174815, overlap = 170.781
PHY-3002 : Step(87): len = 174163, overlap = 165.094
PHY-3002 : Step(88): len = 175907, overlap = 163.781
PHY-3002 : Step(89): len = 175307, overlap = 165.188
PHY-3002 : Step(90): len = 175322, overlap = 158.312
PHY-3002 : Step(91): len = 174459, overlap = 162.594
PHY-3002 : Step(92): len = 175224, overlap = 163.75
PHY-3002 : Step(93): len = 174507, overlap = 165.188
PHY-3002 : Step(94): len = 174515, overlap = 161.469
PHY-3002 : Step(95): len = 172950, overlap = 165.031
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.90957e-05
PHY-3002 : Step(96): len = 181275, overlap = 145.75
PHY-3002 : Step(97): len = 185878, overlap = 140.188
PHY-3002 : Step(98): len = 186588, overlap = 130.594
PHY-3002 : Step(99): len = 187436, overlap = 137.031
PHY-3002 : Step(100): len = 187322, overlap = 145.812
PHY-3002 : Step(101): len = 188113, overlap = 146.281
PHY-3002 : Step(102): len = 187537, overlap = 144.562
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000116435
PHY-3002 : Step(103): len = 194661, overlap = 126
PHY-3002 : Step(104): len = 199565, overlap = 117.875
PHY-3002 : Step(105): len = 199439, overlap = 121.5
PHY-3002 : Step(106): len = 199820, overlap = 114.281
PHY-3002 : Step(107): len = 201609, overlap = 108.094
PHY-3002 : Step(108): len = 203549, overlap = 107.75
PHY-3002 : Step(109): len = 201966, overlap = 106.781
PHY-3002 : Step(110): len = 202317, overlap = 102.938
PHY-3002 : Step(111): len = 203065, overlap = 102.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00023287
PHY-3002 : Step(112): len = 206574, overlap = 100.5
PHY-3002 : Step(113): len = 210871, overlap = 92.4062
PHY-3002 : Step(114): len = 212469, overlap = 87.8125
PHY-3002 : Step(115): len = 213817, overlap = 85.1875
PHY-3002 : Step(116): len = 215247, overlap = 82.625
PHY-3002 : Step(117): len = 215682, overlap = 81.7812
PHY-3002 : Step(118): len = 215100, overlap = 81.2812
PHY-3002 : Step(119): len = 215149, overlap = 84.2188
PHY-3002 : Step(120): len = 215751, overlap = 86.1562
PHY-3002 : Step(121): len = 215483, overlap = 84.4688
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000464104
PHY-3002 : Step(122): len = 218359, overlap = 81.9062
PHY-3002 : Step(123): len = 222192, overlap = 80.0312
PHY-3002 : Step(124): len = 224272, overlap = 76.1562
PHY-3002 : Step(125): len = 225065, overlap = 79.5938
PHY-3002 : Step(126): len = 225840, overlap = 76.7188
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000874347
PHY-3002 : Step(127): len = 227550, overlap = 72.2188
PHY-3002 : Step(128): len = 229374, overlap = 75.2188
PHY-3002 : Step(129): len = 230410, overlap = 70.3438
PHY-3002 : Step(130): len = 232022, overlap = 71.8438
PHY-3002 : Step(131): len = 233488, overlap = 66.1562
PHY-3002 : Step(132): len = 234846, overlap = 67.7188
PHY-3002 : Step(133): len = 235181, overlap = 67.2812
PHY-3002 : Step(134): len = 235124, overlap = 69.9688
PHY-3002 : Step(135): len = 235816, overlap = 68.5312
PHY-3002 : Step(136): len = 237024, overlap = 68.7188
PHY-3002 : Step(137): len = 237707, overlap = 67.5312
PHY-3002 : Step(138): len = 237614, overlap = 69.5312
PHY-3002 : Step(139): len = 237699, overlap = 69.5312
PHY-3002 : Step(140): len = 237923, overlap = 68.7812
PHY-3002 : Step(141): len = 238275, overlap = 68.0312
PHY-3002 : Step(142): len = 238067, overlap = 70.625
PHY-3002 : Step(143): len = 237844, overlap = 69.8438
PHY-3002 : Step(144): len = 238216, overlap = 71.7812
PHY-3002 : Step(145): len = 238552, overlap = 71.2812
PHY-3002 : Step(146): len = 238760, overlap = 68.8438
PHY-3002 : Step(147): len = 238591, overlap = 69.0312
PHY-3002 : Step(148): len = 238470, overlap = 69.0312
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00149226
PHY-3002 : Step(149): len = 239406, overlap = 69.0312
PHY-3002 : Step(150): len = 240352, overlap = 68.2812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035419s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (176.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 366312, over cnt = 1035(2%), over = 5152, worst = 28
PHY-1001 : End global iterations;  0.351768s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (186.6%)

PHY-1001 : Congestion index: top1 = 67.54, top5 = 49.84, top10 = 40.54, top15 = 34.85.
PHY-3001 : End congestion estimation;  0.514134s wall, 0.750000s user + 0.046875s system = 0.796875s CPU (155.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.289864s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (102.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.02153e-05
PHY-3002 : Step(151): len = 342106, overlap = 22.4688
PHY-3002 : Step(152): len = 341270, overlap = 31.9375
PHY-3002 : Step(153): len = 327471, overlap = 32.7812
PHY-3002 : Step(154): len = 320380, overlap = 27.0625
PHY-3002 : Step(155): len = 312292, overlap = 24.875
PHY-3002 : Step(156): len = 308607, overlap = 25.625
PHY-3002 : Step(157): len = 307042, overlap = 26.4375
PHY-3002 : Step(158): len = 302307, overlap = 28.3125
PHY-3002 : Step(159): len = 302178, overlap = 29.4062
PHY-3002 : Step(160): len = 301998, overlap = 26.3438
PHY-3002 : Step(161): len = 302817, overlap = 25.1562
PHY-3002 : Step(162): len = 298359, overlap = 23.875
PHY-3002 : Step(163): len = 298359, overlap = 23.875
PHY-3002 : Step(164): len = 296889, overlap = 25.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000180431
PHY-3002 : Step(165): len = 303019, overlap = 24.8125
PHY-3002 : Step(166): len = 304024, overlap = 24.9688
PHY-3002 : Step(167): len = 309521, overlap = 23.5625
PHY-3002 : Step(168): len = 310632, overlap = 21.5
PHY-3002 : Step(169): len = 311077, overlap = 20.8125
PHY-3002 : Step(170): len = 311743, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000360861
PHY-3002 : Step(171): len = 315796, overlap = 19.5625
PHY-3002 : Step(172): len = 316824, overlap = 19.5
PHY-3002 : Step(173): len = 320266, overlap = 17.9375
PHY-3002 : Step(174): len = 322704, overlap = 19.1875
PHY-3002 : Step(175): len = 324246, overlap = 18.4375
PHY-3002 : Step(176): len = 325473, overlap = 16.625
PHY-3002 : Step(177): len = 326752, overlap = 15.9375
PHY-3002 : Step(178): len = 326326, overlap = 12.0938
PHY-3002 : Step(179): len = 325586, overlap = 9.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 134/11233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 363952, over cnt = 1384(3%), over = 5966, worst = 27
PHY-1001 : End global iterations;  0.558474s wall, 0.968750s user + 0.062500s system = 1.031250s CPU (184.7%)

PHY-1001 : Congestion index: top1 = 63.15, top5 = 46.38, top10 = 38.99, top15 = 34.71.
PHY-3001 : End congestion estimation;  0.698383s wall, 1.109375s user + 0.062500s system = 1.171875s CPU (167.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.273165s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.3649e-05
PHY-3002 : Step(180): len = 327358, overlap = 118.875
PHY-3002 : Step(181): len = 330518, overlap = 103.062
PHY-3002 : Step(182): len = 324674, overlap = 83.4062
PHY-3002 : Step(183): len = 322388, overlap = 75.4375
PHY-3002 : Step(184): len = 317792, overlap = 63.4688
PHY-3002 : Step(185): len = 316702, overlap = 68.125
PHY-3002 : Step(186): len = 311495, overlap = 66.5938
PHY-3002 : Step(187): len = 311210, overlap = 69.5312
PHY-3002 : Step(188): len = 308261, overlap = 73.375
PHY-3002 : Step(189): len = 308128, overlap = 73.0938
PHY-3002 : Step(190): len = 306477, overlap = 73.2188
PHY-3002 : Step(191): len = 304438, overlap = 62.8438
PHY-3002 : Step(192): len = 304411, overlap = 62.6875
PHY-3002 : Step(193): len = 302610, overlap = 69.125
PHY-3002 : Step(194): len = 302349, overlap = 68.2188
PHY-3002 : Step(195): len = 300692, overlap = 69.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000147298
PHY-3002 : Step(196): len = 304237, overlap = 65.2812
PHY-3002 : Step(197): len = 306920, overlap = 61.75
PHY-3002 : Step(198): len = 308688, overlap = 62
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000278074
PHY-3002 : Step(199): len = 314091, overlap = 58.7188
PHY-3002 : Step(200): len = 322467, overlap = 52.6562
PHY-3002 : Step(201): len = 327736, overlap = 50.0312
PHY-3002 : Step(202): len = 328893, overlap = 50.2812
PHY-3002 : Step(203): len = 327378, overlap = 50.1875
PHY-3002 : Step(204): len = 326785, overlap = 48.3125
PHY-3002 : Step(205): len = 325264, overlap = 45.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000556148
PHY-3002 : Step(206): len = 330717, overlap = 44.4062
PHY-3002 : Step(207): len = 335543, overlap = 44.4062
PHY-3002 : Step(208): len = 339020, overlap = 42.5625
PHY-3002 : Step(209): len = 341158, overlap = 40.5938
PHY-3002 : Step(210): len = 343389, overlap = 38.9688
PHY-3002 : Step(211): len = 344432, overlap = 40.4375
PHY-3002 : Step(212): len = 344997, overlap = 37
PHY-3002 : Step(213): len = 344936, overlap = 34.1562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0011123
PHY-3002 : Step(214): len = 347605, overlap = 32.1562
PHY-3002 : Step(215): len = 350453, overlap = 32.5
PHY-3002 : Step(216): len = 352181, overlap = 32.5
PHY-3002 : Step(217): len = 353533, overlap = 30.7188
PHY-3002 : Step(218): len = 356232, overlap = 26.2188
PHY-3002 : Step(219): len = 358970, overlap = 25.0312
PHY-3002 : Step(220): len = 360201, overlap = 21.8438
PHY-3002 : Step(221): len = 361077, overlap = 22.4688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 42401, tnet num: 11229, tinst num: 8641, tnode num: 53348, tedge num: 80123.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.480804s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (100.2%)

RUN-1004 : used memory is 195 MB, reserved memory is 391 MB, peak memory is 368 MB
OPT-1001 : Total overflow 261.81 peak overflow 1.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 383/11233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 416008, over cnt = 1610(4%), over = 5497, worst = 18
PHY-1001 : End global iterations;  0.667144s wall, 1.093750s user + 0.078125s system = 1.171875s CPU (175.7%)

PHY-1001 : Congestion index: top1 = 52.93, top5 = 41.99, top10 = 36.91, top15 = 33.71.
PHY-1001 : End incremental global routing;  0.843030s wall, 1.265625s user + 0.078125s system = 1.343750s CPU (159.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.303442s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (103.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.329158s wall, 1.750000s user + 0.078125s system = 1.828125s CPU (137.5%)

OPT-1001 : Current memory(MB): used = 212, reserve = 402, peak = 368.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9188/11233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 416008, over cnt = 1610(4%), over = 5497, worst = 18
PHY-1002 : len = 439944, over cnt = 948(2%), over = 2380, worst = 16
PHY-1002 : len = 454640, over cnt = 404(1%), over = 943, worst = 12
PHY-1002 : len = 459944, over cnt = 132(0%), over = 311, worst = 11
PHY-1002 : len = 463048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.646558s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (154.7%)

PHY-1001 : Congestion index: top1 = 44.81, top5 = 37.70, top10 = 33.76, top15 = 31.39.
OPT-1001 : End congestion update;  0.794742s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (145.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.224413s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (104.4%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.019312s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (136.4%)

OPT-1001 : Current memory(MB): used = 217, reserve = 408, peak = 368.
OPT-1001 : End physical optimization;  3.922101s wall, 4.703125s user + 0.078125s system = 4.781250s CPU (121.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3138 LUT to BLE ...
SYN-4008 : Packed 3138 LUT and 1869 SEQ to BLE.
SYN-4003 : Packing 1637 remaining SEQ's ...
SYN-4005 : Packed 801 SEQ with LUT/SLICE
SYN-4006 : 718 single LUT's are left
SYN-4006 : 836 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3974/8043 primitive instances ...
PHY-3001 : End packing;  0.479583s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.0%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 4240 instances
RUN-1001 : 2021 mslices, 2021 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9455 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 5828 nets have 2 pins
RUN-1001 : 2518 nets have [3 - 5] pins
RUN-1001 : 923 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 4236 instances, 4042 slices, 287 macros(1803 instances: 1179 mslices 624 lslices)
PHY-3001 : Huge net cam_rst_dup_29 with 1507 pins
PHY-3001 : Cell area utilization is 48%
PHY-3001 : After packing: Len = 357114, Over = 87.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4894/9455.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 437880, over cnt = 607(1%), over = 905, worst = 7
PHY-1002 : len = 440584, over cnt = 341(0%), over = 448, worst = 4
PHY-1002 : len = 442824, over cnt = 190(0%), over = 239, worst = 4
PHY-1002 : len = 444616, over cnt = 47(0%), over = 52, worst = 3
PHY-1002 : len = 445184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.761337s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (137.5%)

PHY-1001 : Congestion index: top1 = 43.21, top5 = 36.05, top10 = 32.14, top15 = 29.83.
PHY-3001 : End congestion estimation;  0.949369s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (130.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36278, tnet num: 9451, tinst num: 4236, tnode num: 44189, tedge num: 73081.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.572178s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (99.4%)

RUN-1004 : used memory is 226 MB, reserved memory is 410 MB, peak memory is 368 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.845495s wall, 1.828125s user + 0.015625s system = 1.843750s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.4866e-05
PHY-3002 : Step(222): len = 335349, overlap = 90
PHY-3002 : Step(223): len = 326993, overlap = 95.5
PHY-3002 : Step(224): len = 317061, overlap = 105.5
PHY-3002 : Step(225): len = 313204, overlap = 106.75
PHY-3002 : Step(226): len = 306990, overlap = 116.75
PHY-3002 : Step(227): len = 303651, overlap = 118.25
PHY-3002 : Step(228): len = 302444, overlap = 124
PHY-3002 : Step(229): len = 301059, overlap = 130
PHY-3002 : Step(230): len = 299564, overlap = 145.75
PHY-3002 : Step(231): len = 298567, overlap = 140
PHY-3002 : Step(232): len = 297134, overlap = 142
PHY-3002 : Step(233): len = 296906, overlap = 138.25
PHY-3002 : Step(234): len = 295350, overlap = 136.75
PHY-3002 : Step(235): len = 294855, overlap = 134.75
PHY-3002 : Step(236): len = 294244, overlap = 132
PHY-3002 : Step(237): len = 293985, overlap = 130.5
PHY-3002 : Step(238): len = 294002, overlap = 129.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.97321e-05
PHY-3002 : Step(239): len = 303774, overlap = 116
PHY-3002 : Step(240): len = 305422, overlap = 111.75
PHY-3002 : Step(241): len = 308020, overlap = 111.75
PHY-3002 : Step(242): len = 308935, overlap = 112.5
PHY-3002 : Step(243): len = 311279, overlap = 106.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000139464
PHY-3002 : Step(244): len = 319824, overlap = 103
PHY-3002 : Step(245): len = 324700, overlap = 97.25
PHY-3002 : Step(246): len = 335531, overlap = 90.25
PHY-3002 : Step(247): len = 332768, overlap = 80.75
PHY-3002 : Step(248): len = 331945, overlap = 84.25
PHY-3002 : Step(249): len = 330764, overlap = 88
PHY-3002 : Step(250): len = 331948, overlap = 82
PHY-3002 : Step(251): len = 332769, overlap = 81.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000273674
PHY-3002 : Step(252): len = 341148, overlap = 79.75
PHY-3002 : Step(253): len = 346661, overlap = 77
PHY-3002 : Step(254): len = 350124, overlap = 71
PHY-3002 : Step(255): len = 353039, overlap = 64.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000547349
PHY-3002 : Step(256): len = 356749, overlap = 63
PHY-3002 : Step(257): len = 361265, overlap = 57.25
PHY-3002 : Step(258): len = 365014, overlap = 55.75
PHY-3002 : Step(259): len = 364058, overlap = 54.75
PHY-3002 : Step(260): len = 364236, overlap = 50.5
PHY-3002 : Step(261): len = 365100, overlap = 48.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.979133s wall, 0.640625s user + 1.734375s system = 2.375000s CPU (242.6%)

PHY-3001 : Trial Legalized: Len = 390538
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 365/9455.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 458304, over cnt = 781(2%), over = 1281, worst = 8
PHY-1002 : len = 462088, over cnt = 473(1%), over = 693, worst = 7
PHY-1002 : len = 466824, over cnt = 186(0%), over = 246, worst = 4
PHY-1002 : len = 468792, over cnt = 51(0%), over = 65, worst = 3
PHY-1002 : len = 469608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.309094s wall, 1.859375s user + 0.062500s system = 1.921875s CPU (146.8%)

PHY-1001 : Congestion index: top1 = 40.91, top5 = 35.06, top10 = 31.83, top15 = 29.72.
PHY-3001 : End congestion estimation;  1.516037s wall, 2.062500s user + 0.062500s system = 2.125000s CPU (140.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.256266s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (97.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000100895
PHY-3002 : Step(262): len = 364061, overlap = 11.75
PHY-3002 : Step(263): len = 355461, overlap = 24.5
PHY-3002 : Step(264): len = 352850, overlap = 24.25
PHY-3002 : Step(265): len = 352647, overlap = 25
PHY-3002 : Step(266): len = 351882, overlap = 26.75
PHY-3002 : Step(267): len = 351200, overlap = 27
PHY-3002 : Step(268): len = 350579, overlap = 30.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010070s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (155.2%)

PHY-3001 : Legalized: Len = 360460, Over = 0
PHY-3001 : Spreading special nets. 46 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032878s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.0%)

PHY-3001 : 56 instances has been re-located, deltaX = 9, deltaY = 36, maxDist = 2.
PHY-3001 : Final: Len = 361302, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36278, tnet num: 9451, tinst num: 4236, tnode num: 44189, tedge num: 73081.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.623491s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (100.1%)

RUN-1004 : used memory is 228 MB, reserved memory is 413 MB, peak memory is 368 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3253/9455.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 435304, over cnt = 642(1%), over = 987, worst = 6
PHY-1002 : len = 438632, over cnt = 372(1%), over = 496, worst = 5
PHY-1002 : len = 441008, over cnt = 207(0%), over = 281, worst = 4
PHY-1002 : len = 442600, over cnt = 92(0%), over = 132, worst = 4
PHY-1002 : len = 444080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.975581s wall, 1.515625s user + 0.187500s system = 1.703125s CPU (174.6%)

PHY-1001 : Congestion index: top1 = 40.60, top5 = 35.13, top10 = 31.57, top15 = 29.27.
PHY-1001 : End incremental global routing;  1.176444s wall, 1.703125s user + 0.187500s system = 1.890625s CPU (160.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.269394s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.629807s wall, 2.156250s user + 0.187500s system = 2.343750s CPU (143.8%)

OPT-1001 : Current memory(MB): used = 233, reserve = 417, peak = 368.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8182/9455.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 444080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.065240s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.8%)

PHY-1001 : Congestion index: top1 = 40.60, top5 = 35.13, top10 = 31.57, top15 = 29.27.
OPT-1001 : End congestion update;  0.230204s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.196388s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (95.5%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.426724s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (98.9%)

OPT-1001 : Current memory(MB): used = 235, reserve = 419, peak = 368.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.193355s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (105.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8182/9455.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 444080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.060805s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.8%)

PHY-1001 : Congestion index: top1 = 40.60, top5 = 35.13, top10 = 31.57, top15 = 29.27.
PHY-1001 : End incremental global routing;  0.230128s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.250536s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (93.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8182/9455.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 444080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.059007s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (105.9%)

PHY-1001 : Congestion index: top1 = 40.60, top5 = 35.13, top10 = 31.57, top15 = 29.27.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.198231s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (94.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 40.172414
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.851018s wall, 5.546875s user + 0.218750s system = 5.765625s CPU (118.9%)

RUN-1003 : finish command "place" in  28.066619s wall, 49.281250s user + 12.968750s system = 62.250000s CPU (221.8%)

RUN-1004 : used memory is 201 MB, reserved memory is 380 MB, peak memory is 368 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_place.db" in  1.204320s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (166.1%)

RUN-1004 : used memory is 312 MB, reserved memory is 381 MB, peak memory is 368 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4240 instances
RUN-1001 : 2021 mslices, 2021 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9455 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 5828 nets have 2 pins
RUN-1001 : 2518 nets have [3 - 5] pins
RUN-1001 : 923 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36278, tnet num: 9451, tinst num: 4236, tnode num: 44189, tedge num: 73081.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.556719s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (100.4%)

RUN-1004 : used memory is 336 MB, reserved memory is 406 MB, peak memory is 368 MB
PHY-1001 : 2021 mslices, 2021 lslices, 144 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 421912, over cnt = 797(2%), over = 1313, worst = 8
PHY-1002 : len = 427504, over cnt = 423(1%), over = 599, worst = 7
PHY-1002 : len = 432128, over cnt = 136(0%), over = 187, worst = 6
PHY-1002 : len = 434488, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 434568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.249105s wall, 1.734375s user + 0.078125s system = 1.812500s CPU (145.1%)

PHY-1001 : Congestion index: top1 = 40.26, top5 = 34.90, top10 = 31.38, top15 = 29.03.
PHY-1001 : End global routing;  1.432135s wall, 1.921875s user + 0.078125s system = 2.000000s CPU (139.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 372, reserve = 442, peak = 374.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_seg_4/clk_24m will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/Hu_1[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[29] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[27] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[26] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[25] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 628, reserve = 698, peak = 628.
PHY-1001 : End build detailed router design. 4.082194s wall, 3.953125s user + 0.109375s system = 4.062500s CPU (99.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 120056, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.724788s wall, 4.687500s user + 0.015625s system = 4.703125s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 661, reserve = 733, peak = 661.
PHY-1001 : End phase 1; 4.731690s wall, 4.703125s user + 0.015625s system = 4.718750s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 3910 net; 4.685465s wall, 4.671875s user + 0.015625s system = 4.687500s CPU (100.0%)

PHY-1022 : len = 1.05103e+06, over cnt = 292(0%), over = 292, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 669, reserve = 740, peak = 669.
PHY-1001 : End initial routed; 14.148877s wall, 25.546875s user + 0.062500s system = 25.609375s CPU (181.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7843(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.063247s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 680, reserve = 751, peak = 680.
PHY-1001 : End phase 2; 16.212197s wall, 27.593750s user + 0.062500s system = 27.656250s CPU (170.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.05103e+06, over cnt = 292(0%), over = 292, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.032449s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.04936e+06, over cnt = 72(0%), over = 72, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.200236s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (140.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.04906e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.144284s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (119.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.04922e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.071782s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (87.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.04924e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.068911s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (113.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7843(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.078700s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 71 feed throughs used by 51 nets
PHY-1001 : End commit to database; 1.047691s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 724, reserve = 797, peak = 724.
PHY-1001 : End phase 3; 3.829964s wall, 3.937500s user + 0.000000s system = 3.937500s CPU (102.8%)

PHY-1003 : Routed, final wirelength = 1.04924e+06
PHY-1001 : Current memory(MB): used = 726, reserve = 799, peak = 726.
PHY-1001 : End export database. 0.029313s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.6%)

PHY-1001 : End detail routing;  29.189589s wall, 40.531250s user + 0.187500s system = 40.718750s CPU (139.5%)

RUN-1003 : finish command "route" in  32.547522s wall, 44.375000s user + 0.265625s system = 44.640625s CPU (137.2%)

RUN-1004 : used memory is 676 MB, reserved memory is 749 MB, peak memory is 727 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     6886   out of  19600   35.13%
#reg                     3515   out of  19600   17.93%
#le                      7718
  #lut only              4203   out of   7718   54.46%
  #reg only               832   out of   7718   10.78%
  #lut&reg               2683   out of   7718   34.76%
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                                     Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                                          1722
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                                       187
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                                       42
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                                       24
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_image_process/u_Median_Gray_3/u_Median_Filter_3X3_8Bit_median/u_Sort3_6/lt3_syn_42.q1    21
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_image_process/u_Median_Gray_3/u_Median_Filter_3X3_8Bit_median/u_Sort3_6/lt3_syn_42.q0    17
#7        u_seg_4/clk_24m                                            GCLK               pll                u_pll/pll_inst.clkc3                                                                       14
#8        u_image_process/wrreq                                      GCLK               lslice             Sdram_Control_4Port/reg10_syn_48.f0                                                        10
#9        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_3/u_three_martix/reg16_syn_45.f1                             10
#10       clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                                           6
#11       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                                       0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |7718   |5083    |1803    |3515    |14      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |718    |483     |131     |411     |2       |0       |
|    command1                          |command                                    |55     |55      |0       |43      |0       |0       |
|    control1                          |control_interface                          |100    |73      |24      |49      |0       |0       |
|    data_path1                        |sdr_data_path                              |19     |19      |0       |4       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |128    |61      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |128    |61      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |22      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |21      |0       |33      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |126    |67      |18      |98      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |67      |18      |98      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |21      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |31     |23      |0       |31      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |8      |8       |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |152    |88      |64      |28      |0       |0       |
|  u_camera_init                       |camera_init                                |502    |491     |9       |99      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |169    |169     |0       |40      |0       |0       |
|  u_camera_reader                     |camera_reader                              |93     |46      |17      |62      |0       |0       |
|  u_image_process                     |image_process                              |5896   |3717    |1499    |2791    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |178    |117     |45      |82      |2       |0       |
|      u_three_martix_4                |three_martix                               |166    |111     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |171    |114     |45      |75      |2       |0       |
|      u_three_martix_3                |three_martix                               |161    |106     |45      |65      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Gesture_recognition             |Gesture_recognition                        |1089   |637     |286     |461     |0       |6       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1750   |1182    |397     |924     |0       |22      |
|      u_Divider_1                     |Divider                                    |162    |109     |32      |84      |0       |0       |
|      u_Divider_2                     |Divider                                    |113    |74      |32      |45      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |255    |160     |46      |155     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |187    |135     |46      |90      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |201    |102     |46      |94      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |169    |114     |45      |70      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |8      |6       |0       |8       |0       |0       |
|      u_three_martix                  |three_martix                               |161    |108     |45      |62      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |720    |436     |235     |272     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |488    |298     |190     |135     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |80     |50      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |16      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |72     |42      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |232    |138     |45      |137     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |714    |437     |235     |265     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |490    |300     |190     |137     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |85     |55      |30      |33      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |13      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |224    |137     |45      |128     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |413    |277     |85      |212     |0       |1       |
|      u_Divider_1                     |Divider                                    |182    |99      |32      |113     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |156    |66      |14      |134     |0       |0       |
|    u_Sobel_Process                   |Sobel_Process                              |368    |210     |92      |179     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |147    |99      |47      |51      |0       |0       |
|      u_three_martix_2                |three_martix                               |221    |111     |45      |128     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |160    |120     |36      |61      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |37     |20      |5       |22      |0       |0       |
|  u_vga_display                       |vga_display                                |102    |78      |24      |24      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5748  
    #2          2       1369  
    #3          3       601   
    #4          4       500   
    #5        5-10      938   
    #6        11-50     126   
    #7       51-100      12   
    #8       101-500     4    
    #9        >500       1    
  Average     2.64            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.402638s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (160.4%)

RUN-1004 : used memory is 676 MB, reserved memory is 749 MB, peak memory is 730 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4236
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 9455, pip num: 82556
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 71
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3165 valid insts, and 246766 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.902067s wall, 83.484375s user + 0.859375s system = 84.343750s CPU (1222.0%)

RUN-1004 : used memory is 695 MB, reserved memory is 762 MB, peak memory is 870 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221102_174354.log"
