Command: synth_design -mode default -flatten_hierarchy full -top top -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14172 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.211 ; gain = 164.137 ; free physical = 9503 ; free virtual = 32184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/sean/vivado_workspace/bubblesort_hd/Sources/hdl/top.v:23]
INFO: [Synth 8-638] synthesizing module 'bcd_adder' [/home/sean/vivado_workspace/bubblesort_hd/Sources/hdl/bcd_adder/bcd_adder.vhd:18]
	Parameter DEC_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcd_adder' (1#1) [/home/sean/vivado_workspace/bubblesort_hd/Sources/hdl/bcd_adder/bcd_adder.vhd:18]
INFO: [Synth 8-638] synthesizing module 'big_counter' [/home/sean/vivado_workspace/bubblesort_hd/Sources/hdl/big_counter/big_counter.vhd:64]
	Parameter no_of_stages bound to: 200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'big_counter' (2#1) [/home/sean/vivado_workspace/bubblesort_hd/Sources/hdl/big_counter/big_counter.vhd:64]
INFO: [Synth 8-638] synthesizing module 'bubblesort' [/home/sean/vivado_workspace/bubblesort_hd/Sources/hdl/blackbox/blackbox.v:38]
	Parameter N_BITS bound to: 8 - type: integer 
	Parameter K_NUMBERS bound to: 49 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bubblesort' (3#1) [/home/sean/vivado_workspace/bubblesort_hd/Sources/hdl/blackbox/blackbox.v:38]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [/home/sean/vivado_workspace/bubblesort_hd/Sources/hdl/top.v:23]
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1090.648 ; gain = 205.574 ; free physical = 9451 ; free virtual = 32140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1090.648 ; gain = 205.574 ; free physical = 9451 ; free virtual = 32140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1098.652 ; gain = 213.578 ; free physical = 9451 ; free virtual = 32140
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1132.684 ; gain = 247.609 ; free physical = 9422 ; free virtual = 32106
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---XORs : 
	              392 Bit    Wide XORs := 1     
	               16 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 203   
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---XORs : 
	              392 Bit    Wide XORs := 1     
	               16 Bit    Wide XORs := 1     
Module bcd_adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module big_counter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 200   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1196.684 ; gain = 311.609 ; free physical = 9354 ; free virtual = 32040
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1204.691 ; gain = 319.617 ; free physical = 9346 ; free virtual = 32032
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1204.691 ; gain = 319.617 ; free physical = 9346 ; free virtual = 32032

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bcd_adder_0/b_r_reg[15] )
INFO: [Synth 8-3886] merging instance 'bcd_adder_0/a_r_reg[0]' (FD) to 'bcd_adder_0/cin_r_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bcd_adder_0/b_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bcd_adder_0/b_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bcd_adder_0/b_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bcd_adder_0/b_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bcd_adder_0/b_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bcd_adder_0/b_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bcd_adder_0/b_r_reg[13] )
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/b_r_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/b_r_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/b_r_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/b_r_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/b_r_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/b_r_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/b_r_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/b_r_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/a_r_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.723 ; gain = 346.648 ; free physical = 9318 ; free virtual = 32002
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.723 ; gain = 346.648 ; free physical = 9318 ; free virtual = 32002

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.723 ; gain = 346.648 ; free physical = 9318 ; free virtual = 32002
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1239.730 ; gain = 354.656 ; free physical = 9306 ; free virtual = 31990
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1239.730 ; gain = 354.656 ; free physical = 9306 ; free virtual = 31990

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1239.730 ; gain = 354.656 ; free physical = 9306 ; free virtual = 31990
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1239.730 ; gain = 354.656 ; free physical = 9302 ; free virtual = 31986
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1239.730 ; gain = 354.656 ; free physical = 9302 ; free virtual = 31986
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1239.730 ; gain = 354.656 ; free physical = 9301 ; free virtual = 31985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | big_counter_0/gen_srls[0].tap_a.shift_srl_reg[0][15] | 16     | 200   | NO           | NO                 | YES               | 200    | 0       | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bubblesort    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |bubblesort |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |     4|
|4     |LUT1       |    11|
|5     |LUT2       |    77|
|6     |LUT3       |    72|
|7     |LUT4       |   133|
|8     |LUT5       |   106|
|9     |LUT6       |   185|
|10    |SRL16E     |   200|
|11    |FDRE       |   242|
|12    |IBUF       |    50|
|13    |OBUF       |    11|
|14    |OBUFT      |     5|
+------+-----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1491|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1239.730 ; gain = 354.656 ; free physical = 9301 ; free virtual = 31985
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1239.730 ; gain = 263.516 ; free physical = 9301 ; free virtual = 31985
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1239.738 ; gain = 354.664 ; free physical = 9301 ; free virtual = 31985
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bubblesort' instantiated as 'bubblesort_0' [/home/sean/vivado_workspace/bubblesort_hd/Sources/hdl/top.v:53]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 20 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1390.602 ; gain = 426.973 ; free physical = 9193 ; free virtual = 31877
