// Seed: 1188850036
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri id_2
);
  assign id_1 = id_0;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wand id_2,
    input wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply0 id_6
    , id_17,
    input supply1 id_7,
    input supply0 id_8,
    input wand id_9,
    input tri id_10,
    input tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input wire id_14,
    output wire id_15
);
  wire [1 'b0 ==  1 : -1  !=?  -1] id_18;
  or primCall (id_15, id_12, id_7, id_2, id_17, id_1);
  initial id_17 <= !id_18;
  module_0 modCall_1 (
      id_4,
      id_15,
      id_6
  );
endmodule
