****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 100
        -report_by design
Design : i2c_master_top
Version: O-2018.06-SP1
Date   : Mon May 20 01:00:04 2024
****************************************

  Startpoint: byte_controller/bit_controller/cSDA_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cSDA_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/cSDA_reg_0_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/cSDA_reg_0_/QN (DFFARX1)
                                                   0.16      0.16 r
  byte_controller/bit_controller/U87/QN (NOR2X0)   0.04      0.20 f
  byte_controller/bit_controller/cSDA_reg_1_/D (DFFARX1)
                                                   0.00      0.20 f
  data arrival time                                          0.20

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cSDA_reg_1_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.20
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.11



  Startpoint: byte_controller/bit_controller/cSCL_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cSCL_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/cSCL_reg_0_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/cSCL_reg_0_/QN (DFFARX1)
                                                   0.16      0.16 r
  byte_controller/bit_controller/U83/QN (NOR2X0)   0.04      0.20 f
  byte_controller/bit_controller/cSCL_reg_1_/D (DFFARX1)
                                                   0.00      0.20 f
  data arrival time                                          0.20

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cSCL_reg_1_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.20
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.11



  Startpoint: wb_ack_o_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_ack_o_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  wb_ack_o_reg/CLK (DFFX1)                         0.00      0.00 r
  wb_ack_o_reg/QN (DFFX1)                          0.14      0.14 f
  U112/Q (AND3X1)                                  0.08      0.22 f
  wb_ack_o_reg/D (DFFX1)                           0.00      0.22 f
  data arrival time                                          0.22

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  wb_ack_o_reg/CLK (DFFX1)                         0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.02      0.32
  data required time                                         0.32
  ------------------------------------------------------------------------
  data required time                                         0.32
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10



  Startpoint: byte_controller/bit_controller/sSCL_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/dSCL_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/sSCL_reg/CLK (DFFASX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/sSCL_reg/QN (DFFASX1)
                                                   0.19      0.19 r
  byte_controller/bit_controller/U37/QN (NAND2X1)
                                                   0.03      0.22 f
  byte_controller/bit_controller/dSCL_reg/D (DFFASX1)
                                                   0.00      0.22 f
  data arrival time                                          0.22

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/dSCL_reg/CLK (DFFASX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09



  Startpoint: byte_controller/bit_controller/cmd_stop_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/al_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/cmd_stop_reg/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/cmd_stop_reg/QN (DFFARX1)
                                                   0.15      0.15 f
  byte_controller/bit_controller/U136/QN (NAND4X0)
                                                   0.05      0.20 r
  byte_controller/bit_controller/U56/QN (NAND2X1)
                                                   0.03      0.23 f
  byte_controller/bit_controller/al_reg/D (DFFARX1)
                                                   0.00      0.23 f
  data arrival time                                          0.23

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/al_reg/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09



  Startpoint: byte_controller/bit_controller/scl_oen_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/dscl_oen_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/scl_oen_reg/CLK (DFFASX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/scl_oen_reg/Q (DFFASX1)
                                                   0.23      0.23 f
  byte_controller/bit_controller/dscl_oen_reg/D (DFFX1)
                                                   0.00      0.23 f
  data arrival time                                          0.23

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/dscl_oen_reg/CLK (DFFX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.02      0.32
  data required time                                         0.32
  ------------------------------------------------------------------------
  data required time                                         0.32
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08



  Startpoint: byte_controller/bit_controller/dSDA_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/sta_condition_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/dSDA_reg/CLK (DFFASX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/dSDA_reg/QN (DFFASX1)
                                                   0.18      0.18 r
  byte_controller/bit_controller/U155/QN (NOR3X0)
                                                   0.05      0.24 f
  byte_controller/bit_controller/sta_condition_reg/D (DFFARX1)
                                                   0.00      0.24 f
  data arrival time                                          0.24

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/sta_condition_reg/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.07



  Startpoint: byte_controller/dcnt_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/dcnt_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/dcnt_reg_1_/CLK (DFFARX1)        0.00      0.00 r
  byte_controller/dcnt_reg_1_/QN (DFFARX1)         0.14      0.14 f
  byte_controller/U65/Q (AO221X1)                  0.11      0.25 f
  byte_controller/dcnt_reg_1_/D (DFFARX1)          0.00      0.25 f
  data arrival time                                          0.25

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/dcnt_reg_1_/CLK (DFFARX1)        0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06



  Startpoint: byte_controller/bit_controller/sSCL_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/slave_wait_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/sSCL_reg/CLK (DFFASX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/sSCL_reg/QN (DFFASX1)
                                                   0.18      0.18 f
  byte_controller/bit_controller/U97/Q (OA21X1)    0.07      0.25 f
  byte_controller/bit_controller/slave_wait_reg/D (DFFARX1)
                                                   0.00      0.25 f
  data arrival time                                          0.25

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/slave_wait_reg/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06



  Startpoint: byte_controller/bit_controller/c_state_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_7_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_7_/QN (DFFARX1)
                                                   0.16      0.16 r
  byte_controller/bit_controller/U51/QN (OAI22X1)
                                                   0.09      0.25 f
  byte_controller/bit_controller/c_state_reg_8_/D (DFFARX1)
                                                   0.00      0.26 f
  data arrival time                                          0.26

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/c_state_reg_8_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.26
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06



  Startpoint: irq_flag_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: irq_flag_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  irq_flag_reg/CLK (DFFARX1)                       0.00      0.00 r
  irq_flag_reg/QN (DFFARX1)                        0.16      0.16 r
  U129/Q (AND2X1)                                  0.06      0.22 r
  U114/QN (NOR3X0)                                 0.04      0.25 f
  irq_flag_reg/D (DFFARX1)                         0.00      0.25 f
  data arrival time                                          0.25

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  irq_flag_reg/CLK (DFFARX1)                       0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06



  Startpoint: byte_controller/bit_controller/sto_condition_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/busy_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/sto_condition_reg/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/sto_condition_reg/Q (DFFARX1)
                                                   0.21      0.21 r
  byte_controller/bit_controller/U152/QN (NOR3X0)
                                                   0.05      0.26 f
  byte_controller/bit_controller/busy_reg/D (DFFARX1)
                                                   0.00      0.26 f
  data arrival time                                          0.26

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/busy_reg/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.26
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05



  Startpoint: byte_controller/bit_controller/c_state_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_13_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_13_/QN (DFFARX1)
                                                   0.17      0.17 r
  byte_controller/bit_controller/U40/QN (OAI22X1)
                                                   0.10      0.27 f
  byte_controller/bit_controller/c_state_reg_14_/D (DFFARX1)
                                                   0.00      0.27 f
  data arrival time                                          0.27

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/c_state_reg_14_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.27
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05



  Startpoint: byte_controller/bit_controller/dSDA_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/sto_condition_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/dSDA_reg/CLK (DFFASX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/dSDA_reg/QN (DFFASX1)
                                                   0.17      0.17 f
  byte_controller/bit_controller/U154/Q (AND4X1)   0.10      0.27 f
  byte_controller/bit_controller/sto_condition_reg/D (DFFARX1)
                                                   0.00      0.27 f
  data arrival time                                          0.27

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/sto_condition_reg/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.27
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04



  Startpoint: byte_controller/bit_controller/c_state_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_13_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_13_/QN (DFFARX1)
                                                   0.17      0.17 r
  byte_controller/bit_controller/U41/QN (OAI21X1)
                                                   0.10      0.27 f
  byte_controller/bit_controller/c_state_reg_13_/D (DFFARX1)
                                                   0.00      0.27 f
  data arrival time                                          0.27

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/c_state_reg_13_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.02      0.32
  data required time                                         0.32
  ------------------------------------------------------------------------
  data required time                                         0.32
  data arrival time                                         -0.27
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04



  Startpoint: byte_controller/c_state_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/cmd_ack_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/c_state_reg_3_/CLK (DFFARX1)     0.00      0.00 r
  byte_controller/c_state_reg_3_/QN (DFFARX1)      0.17      0.17 r
  byte_controller/U30/Q (OA21X1)                   0.08      0.24 r
  byte_controller/U29/QN (NOR2X0)                  0.03      0.27 f
  byte_controller/cmd_ack_reg/D (DFFARX1)          0.00      0.27 f
  data arrival time                                          0.27

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/cmd_ack_reg/CLK (DFFARX1)        0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.27
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04



  Startpoint: cr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: al_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  cr_reg_7_/CLK (DFFARX1)                          0.00      0.00 r
  cr_reg_7_/QN (DFFARX1)                           0.14      0.14 f
  U83/QN (AOI21X1)                                 0.10      0.24 r
  U132/QN (NOR2X0)                                 0.03      0.27 f
  al_reg/D (DFFARX1)                               0.00      0.27 f
  data arrival time                                          0.27

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  al_reg/CLK (DFFARX1)                             0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.27
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04



  Startpoint: byte_controller/bit_controller/c_state_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_0_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_0_/QN (DFFARX1)
                                                   0.17      0.17 r
  byte_controller/bit_controller/U63/QN (OAI21X1)
                                                   0.10      0.28 f
  byte_controller/bit_controller/c_state_reg_0_/D (DFFARX1)
                                                   0.00      0.28 f
  data arrival time                                          0.28

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/c_state_reg_0_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04



  Startpoint: byte_controller/bit_controller/c_state_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/scl_oen_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_2_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_2_/QN (DFFARX1)
                                                   0.16      0.16 r
  byte_controller/bit_controller/U77/QN (NAND4X0)
                                                   0.04      0.20 f
  byte_controller/bit_controller/U76/Q (AO22X1)    0.08      0.28 f
  byte_controller/bit_controller/scl_oen_reg/D (DFFASX1)
                                                   0.00      0.28 f
  data arrival time                                          0.28

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/scl_oen_reg/CLK (DFFASX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03



  Startpoint: ctr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  ctr_reg_2_/CLK (DFFARX1)                         0.00      0.00 r
  ctr_reg_2_/QN (DFFARX1)                          0.16      0.16 r
  U98/Q (OA222X1)                                  0.10      0.26 r
  U134/QN (NAND2X1)                                0.03      0.29 f
  wb_dat_o_reg_2_/D (DFFX1)                        0.00      0.29 f
  data arrival time                                          0.29

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  wb_dat_o_reg_2_/CLK (DFFX1)                      0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.02      0.32
  data required time                                         0.32
  ------------------------------------------------------------------------
  data required time                                         0.32
  data arrival time                                         -0.29
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03



  Startpoint: ctr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  ctr_reg_4_/CLK (DFFARX1)                         0.00      0.00 r
  ctr_reg_4_/QN (DFFARX1)                          0.16      0.16 r
  U94/Q (OA222X1)                                  0.09      0.26 r
  U136/QN (NAND2X1)                                0.03      0.29 f
  wb_dat_o_reg_4_/D (DFFX1)                        0.00      0.29 f
  data arrival time                                          0.29

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  wb_dat_o_reg_4_/CLK (DFFX1)                      0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.02      0.32
  data required time                                         0.32
  ------------------------------------------------------------------------
  data required time                                         0.32
  data arrival time                                         -0.29
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03



  Startpoint: byte_controller/ack_out_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rxack_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/ack_out_reg/CLK (DFFARX1)        0.00      0.00 r
  byte_controller/ack_out_reg/Q (DFFARX1)          0.23      0.23 f
  U115/Q (AND2X1)                                  0.06      0.28 f
  rxack_reg/D (DFFARX1)                            0.00      0.28 f
  data arrival time                                          0.28

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  rxack_reg/CLK (DFFARX1)                          0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03



  Startpoint: tip_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  tip_reg/CLK (DFFARX1)                            0.00      0.00 r
  tip_reg/Q (DFFARX1)                              0.22      0.22 f
  U138/QN (NAND2X1)                                0.03      0.25 r
  U99/QN (NAND4X0)                                 0.04      0.28 f
  wb_dat_o_reg_1_/D (DFFX1)                        0.00      0.28 f
  data arrival time                                          0.28

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  wb_dat_o_reg_1_/CLK (DFFX1)                      0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03



  Startpoint: byte_controller/bit_controller/c_state_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/sda_oen_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_9_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_9_/QN (DFFARX1)
                                                   0.17      0.17 r
  byte_controller/bit_controller/U86/QN (NAND4X0)
                                                   0.04      0.21 f
  byte_controller/bit_controller/U85/Q (AO22X1)    0.08      0.29 f
  byte_controller/bit_controller/sda_oen_reg/D (DFFASX1)
                                                   0.00      0.29 f
  data arrival time                                          0.29

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/sda_oen_reg/CLK (DFFASX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.29
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03



  Startpoint: byte_controller/ld_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/dcnt_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/ld_reg/CLK (DFFARX1)             0.00      0.00 r
  byte_controller/ld_reg/Q (DFFARX1)               0.22      0.22 f
  byte_controller/U26/QN (NAND2X1)                 0.03      0.25 r
  byte_controller/U64/QN (NAND3X0)                 0.03      0.28 f
  byte_controller/dcnt_reg_0_/D (DFFARX1)          0.00      0.28 f
  data arrival time                                          0.28

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/dcnt_reg_0_/CLK (DFFARX1)        0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03



  Startpoint: irq_flag_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  irq_flag_reg/CLK (DFFARX1)                       0.00      0.00 r
  irq_flag_reg/Q (DFFARX1)                         0.23      0.23 f
  U140/QN (NAND2X1)                                0.03      0.25 r
  U102/QN (NAND4X0)                                0.04      0.29 f
  wb_dat_o_reg_0_/D (DFFX1)                        0.00      0.29 f
  data arrival time                                          0.29

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  wb_dat_o_reg_0_/CLK (DFFX1)                      0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.29
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: ctr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  ctr_reg_3_/CLK (DFFARX1)                         0.00      0.00 r
  ctr_reg_3_/QN (DFFARX1)                          0.16      0.16 r
  U96/Q (OA222X1)                                  0.10      0.26 r
  U135/QN (NAND2X1)                                0.03      0.30 f
  wb_dat_o_reg_3_/D (DFFX1)                        0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  wb_dat_o_reg_3_/CLK (DFFX1)                      0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.02      0.32
  data required time                                         0.32
  ------------------------------------------------------------------------
  data required time                                         0.32
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: byte_controller/bit_controller/sSDA_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/dout_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/sSDA_reg/CLK (DFFASX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/sSDA_reg/Q (DFFASX1)
                                                   0.23      0.23 f
  byte_controller/bit_controller/U105/Q (AO22X1)   0.07      0.30 f
  byte_controller/bit_controller/dout_reg/D (DFFX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/dout_reg/CLK (DFFX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.02      0.32
  data required time                                         0.32
  ------------------------------------------------------------------------
  data required time                                         0.32
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: byte_controller/c_state_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/c_state_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/c_state_reg_4_/CLK (DFFARX1)     0.00      0.00 r
  byte_controller/c_state_reg_4_/Q (DFFARX1)       0.22      0.22 f
  byte_controller/U68/Q (AO22X1)                   0.08      0.29 f
  byte_controller/c_state_reg_4_/D (DFFARX1)       0.00      0.29 f
  data arrival time                                          0.29

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/c_state_reg_4_/CLK (DFFARX1)     0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.29
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: ctr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ctr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  ctr_reg_0_/CLK (DFFARX1)                         0.00      0.00 r
  ctr_reg_0_/Q (DFFARX1)                           0.22      0.22 f
  U49/Q (AO22X1)                                   0.08      0.29 f
  ctr_reg_0_/D (DFFARX1)                           0.00      0.29 f
  data arrival time                                          0.29

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  ctr_reg_0_/CLK (DFFARX1)                         0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.29
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: ctr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ctr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  ctr_reg_1_/CLK (DFFARX1)                         0.00      0.00 r
  ctr_reg_1_/Q (DFFARX1)                           0.22      0.22 f
  U50/Q (AO22X1)                                   0.08      0.29 f
  ctr_reg_1_/D (DFFARX1)                           0.00      0.29 f
  data arrival time                                          0.29

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  ctr_reg_1_/CLK (DFFARX1)                         0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.29
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: byte_controller/bit_controller/c_state_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_5_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_5_/Q (DFFARX1)
                                                   0.22      0.22 f
  byte_controller/bit_controller/U53/Q (AO22X1)    0.07      0.29 f
  byte_controller/bit_controller/c_state_reg_6_/D (DFFARX1)
                                                   0.00      0.29 f
  data arrival time                                          0.29

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/c_state_reg_6_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.29
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: ctr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ctr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  ctr_reg_5_/CLK (DFFARX1)                         0.00      0.00 r
  ctr_reg_5_/Q (DFFARX1)                           0.22      0.22 f
  U54/Q (AO22X1)                                   0.08      0.29 f
  ctr_reg_5_/D (DFFARX1)                           0.00      0.29 f
  data arrival time                                          0.29

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  ctr_reg_5_/CLK (DFFARX1)                         0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.29
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: byte_controller/bit_controller/c_state_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_9_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_9_/Q (DFFARX1)
                                                   0.22      0.22 f
  byte_controller/bit_controller/U46/Q (AO22X1)    0.07      0.29 f
  byte_controller/bit_controller/c_state_reg_10_/D (DFFARX1)
                                                   0.00      0.29 f
  data arrival time                                          0.29

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/c_state_reg_10_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.29
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: byte_controller/bit_controller/cmd_stop_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cmd_stop_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/cmd_stop_reg/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/cmd_stop_reg/QN (DFFARX1)
                                                   0.17      0.17 r
  byte_controller/bit_controller/U82/Q (OA21X1)    0.09      0.26 r
  byte_controller/bit_controller/U81/QN (NOR2X0)   0.04      0.29 f
  byte_controller/bit_controller/cmd_stop_reg/D (DFFARX1)
                                                   0.00      0.29 f
  data arrival time                                          0.29

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cmd_stop_reg/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.29
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: ctr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ctr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  ctr_reg_4_/CLK (DFFARX1)                         0.00      0.00 r
  ctr_reg_4_/Q (DFFARX1)                           0.22      0.22 f
  U53/Q (AO22X1)                                   0.08      0.29 f
  ctr_reg_4_/D (DFFARX1)                           0.00      0.29 f
  data arrival time                                          0.29

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  ctr_reg_4_/CLK (DFFARX1)                         0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.29
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: ctr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ctr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  ctr_reg_2_/CLK (DFFARX1)                         0.00      0.00 r
  ctr_reg_2_/Q (DFFARX1)                           0.22      0.22 f
  U51/Q (AO22X1)                                   0.08      0.29 f
  ctr_reg_2_/D (DFFARX1)                           0.00      0.29 f
  data arrival time                                          0.29

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  ctr_reg_2_/CLK (DFFARX1)                         0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.29
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: ctr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ctr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  ctr_reg_3_/CLK (DFFARX1)                         0.00      0.00 r
  ctr_reg_3_/Q (DFFARX1)                           0.22      0.22 f
  U52/Q (AO22X1)                                   0.08      0.29 f
  ctr_reg_3_/D (DFFARX1)                           0.00      0.29 f
  data arrival time                                          0.29

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  ctr_reg_3_/CLK (DFFARX1)                         0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.29
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: byte_controller/bit_controller/c_state_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_0_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_0_/Q (DFFARX1)
                                                   0.22      0.22 f
  byte_controller/bit_controller/U61/Q (AO22X1)    0.07      0.30 f
  byte_controller/bit_controller/c_state_reg_1_/D (DFFARX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/c_state_reg_1_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: prer_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  prer_reg_1_/CLK (DFFASX1)                        0.00      0.00 r
  prer_reg_1_/Q (DFFASX1)                          0.23      0.23 f
  byte_controller/bit_controller/U32/Q (AO222X1)   0.07      0.30 f
  byte_controller/bit_controller/cnt_reg_1_/D (DFFARX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cnt_reg_1_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: byte_controller/bit_controller/c_state_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_14_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_14_/Q (DFFARX1)
                                                   0.22      0.22 f
  byte_controller/bit_controller/U39/Q (AO22X1)    0.07      0.30 f
  byte_controller/bit_controller/c_state_reg_15_/D (DFFARX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/c_state_reg_15_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: byte_controller/bit_controller/c_state_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_1_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_1_/Q (DFFARX1)
                                                   0.22      0.22 f
  byte_controller/bit_controller/U60/Q (AO22X1)    0.07      0.30 f
  byte_controller/bit_controller/c_state_reg_2_/D (DFFARX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/c_state_reg_2_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: byte_controller/sr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/sr_reg_6_/CLK (DFFARX1)          0.00      0.00 r
  byte_controller/sr_reg_6_/Q (DFFARX1)            0.23      0.23 f
  U146/QN (NAND2X1)                                0.03      0.26 r
  U87/QN (NAND4X0)                                 0.04      0.30 f
  wb_dat_o_reg_6_/D (DFFX1)                        0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  wb_dat_o_reg_6_/CLK (DFFX1)                      0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/bit_controller/c_state_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_9_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_9_/Q (DFFARX1)
                                                   0.22      0.22 f
  byte_controller/bit_controller/U47/Q (AO21X1)    0.08      0.30 f
  byte_controller/bit_controller/c_state_reg_9_/D (DFFARX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/c_state_reg_9_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/bit_controller/c_state_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_10_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_10_/Q (DFFARX1)
                                                   0.23      0.23 f
  byte_controller/bit_controller/U45/Q (AO22X1)    0.07      0.30 f
  byte_controller/bit_controller/c_state_reg_11_/D (DFFARX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/c_state_reg_11_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/sr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/sr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/sr_reg_1_/CLK (DFFARX1)          0.00      0.00 r
  byte_controller/sr_reg_1_/Q (DFFARX1)            0.23      0.23 f
  byte_controller/U44/Q (AO222X1)                  0.07      0.30 f
  byte_controller/sr_reg_1_/D (DFFARX1)            0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/sr_reg_1_/CLK (DFFARX1)          0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: prer_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  prer_reg_0_/CLK (DFFASX1)                        0.00      0.00 r
  prer_reg_0_/Q (DFFASX1)                          0.23      0.23 f
  byte_controller/bit_controller/U34/Q (AO222X1)   0.07      0.30 f
  byte_controller/bit_controller/cnt_reg_0_/D (DFFARX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cnt_reg_0_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/sr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/sr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/sr_reg_4_/CLK (DFFARX1)          0.00      0.00 r
  byte_controller/sr_reg_4_/Q (DFFARX1)            0.23      0.23 f
  byte_controller/U40/Q (AO222X1)                  0.07      0.30 f
  byte_controller/sr_reg_4_/D (DFFARX1)            0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/sr_reg_4_/CLK (DFFARX1)          0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: irq_flag_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_inta_o_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  irq_flag_reg/CLK (DFFARX1)                       0.00      0.00 r
  irq_flag_reg/Q (DFFARX1)                         0.23      0.23 f
  U113/Q (AND3X1)                                  0.07      0.30 f
  wb_inta_o_reg/D (DFFARX1)                        0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  wb_inta_o_reg/CLK (DFFARX1)                      0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: ctr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ctr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  ctr_reg_6_/CLK (DFFARX1)                         0.00      0.00 r
  ctr_reg_6_/Q (DFFARX1)                           0.22      0.22 f
  U55/Q (AO22X1)                                   0.08      0.30 f
  ctr_reg_6_/D (DFFARX1)                           0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  ctr_reg_6_/CLK (DFFARX1)                         0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/sr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/sr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/sr_reg_2_/CLK (DFFARX1)          0.00      0.00 r
  byte_controller/sr_reg_2_/Q (DFFARX1)            0.23      0.23 f
  byte_controller/U42/Q (AO222X1)                  0.07      0.30 f
  byte_controller/sr_reg_2_/D (DFFARX1)            0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/sr_reg_2_/CLK (DFFARX1)          0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/bit_controller/c_state_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_11_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_11_/Q (DFFARX1)
                                                   0.23      0.23 f
  byte_controller/bit_controller/U44/Q (AO22X1)    0.07      0.30 f
  byte_controller/bit_controller/c_state_reg_12_/D (DFFARX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/c_state_reg_12_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/bit_controller/sda_chk_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/sda_chk_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/sda_chk_reg/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/sda_chk_reg/Q (DFFARX1)
                                                   0.22      0.22 f
  byte_controller/bit_controller/U3/Q (AO22X1)     0.08      0.30 f
  byte_controller/bit_controller/sda_chk_reg/D (DFFARX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/sda_chk_reg/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/bit_controller/c_state_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_2_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_2_/Q (DFFARX1)
                                                   0.23      0.23 f
  byte_controller/bit_controller/U59/Q (AO22X1)    0.07      0.30 f
  byte_controller/bit_controller/c_state_reg_3_/D (DFFARX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/c_state_reg_3_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/bit_controller/c_state_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_16_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_16_/Q (DFFARX1)
                                                   0.22      0.22 f
  byte_controller/bit_controller/U67/Q (AO22X1)    0.08      0.30 f
  byte_controller/bit_controller/c_state_reg_16_/D (DFFARX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/c_state_reg_16_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/sr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/sr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/sr_reg_5_/CLK (DFFARX1)          0.00      0.00 r
  byte_controller/sr_reg_5_/Q (DFFARX1)            0.23      0.23 f
  byte_controller/U39/Q (AO222X1)                  0.07      0.30 f
  byte_controller/sr_reg_5_/D (DFFARX1)            0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/sr_reg_5_/CLK (DFFARX1)          0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/bit_controller/c_state_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_3_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_3_/Q (DFFARX1)
                                                   0.23      0.23 f
  byte_controller/bit_controller/U58/Q (AO22X1)    0.07      0.30 f
  byte_controller/bit_controller/c_state_reg_4_/D (DFFARX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/c_state_reg_4_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/sr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/sr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/sr_reg_0_/CLK (DFFARX1)          0.00      0.00 r
  byte_controller/sr_reg_0_/Q (DFFARX1)            0.24      0.24 f
  byte_controller/U43/Q (AO222X1)                  0.07      0.30 f
  byte_controller/sr_reg_0_/D (DFFARX1)            0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/sr_reg_0_/CLK (DFFARX1)          0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/c_state_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/c_state_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/c_state_reg_2_/CLK (DFFARX1)     0.00      0.00 r
  byte_controller/c_state_reg_2_/Q (DFFARX1)       0.23      0.23 f
  byte_controller/U55/Q (AO21X1)                   0.07      0.30 f
  byte_controller/c_state_reg_2_/D (DFFARX1)       0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/c_state_reg_2_/CLK (DFFARX1)     0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/core_cmd_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/core_cmd_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/core_cmd_reg_3_/CLK (DFFARX1)    0.00      0.00 r
  byte_controller/core_cmd_reg_3_/Q (DFFARX1)      0.24      0.24 f
  byte_controller/U16/QN (NAND2X1)                 0.03      0.27 r
  byte_controller/U46/QN (NAND4X0)                 0.03      0.30 f
  byte_controller/core_cmd_reg_3_/D (DFFARX1)      0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/core_cmd_reg_3_/CLK (DFFARX1)    0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: prer_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  prer_reg_11_/CLK (DFFASX1)                       0.00      0.00 r
  prer_reg_11_/Q (DFFASX1)                         0.24      0.24 f
  byte_controller/bit_controller/U12/Q (AO222X1)   0.07      0.30 f
  byte_controller/bit_controller/cnt_reg_11_/D (DFFARX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cnt_reg_11_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: rxack_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  rxack_reg/CLK (DFFARX1)                          0.00      0.00 r
  rxack_reg/Q (DFFARX1)                            0.22      0.22 f
  U137/QN (NAND2X1)                                0.03      0.25 r
  U84/QN (NAND4X0)                                 0.05      0.30 f
  wb_dat_o_reg_7_/D (DFFX1)                        0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  wb_dat_o_reg_7_/CLK (DFFX1)                      0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/bit_controller/c_state_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_5_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_5_/Q (DFFARX1)
                                                   0.22      0.22 f
  byte_controller/bit_controller/U54/Q (AO22X1)    0.08      0.30 f
  byte_controller/bit_controller/c_state_reg_5_/D (DFFARX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/c_state_reg_5_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/sr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/sr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/sr_reg_6_/CLK (DFFARX1)          0.00      0.00 r
  byte_controller/sr_reg_6_/Q (DFFARX1)            0.23      0.23 f
  byte_controller/U38/Q (AO222X1)                  0.07      0.30 f
  byte_controller/sr_reg_6_/D (DFFARX1)            0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/sr_reg_6_/CLK (DFFARX1)          0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/bit_controller/fSCL_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/sSCL_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/fSCL_reg_1_/CLK (DFFASX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/fSCL_reg_1_/QN (DFFASX1)
                                                   0.18      0.18 r
  byte_controller/bit_controller/U89/QN (NAND2X1)
                                                   0.03      0.20 f
  byte_controller/bit_controller/U165/Q (AO221X1)
                                                   0.10      0.30 f
  byte_controller/bit_controller/sSCL_reg/D (DFFASX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/sSCL_reg/CLK (DFFASX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/bit_controller/c_state_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/c_state_reg_6_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/c_state_reg_6_/Q (DFFARX1)
                                                   0.23      0.23 f
  byte_controller/bit_controller/U52/Q (AO22X1)    0.07      0.31 f
  byte_controller/bit_controller/c_state_reg_7_/D (DFFARX1)
                                                   0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/c_state_reg_7_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: cr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  cr_reg_1_/CLK (DFFARX1)                          0.00      0.00 r
  cr_reg_1_/Q (DFFARX1)                            0.23      0.23 f
  U37/Q (AO22X1)                                   0.08      0.31 f
  cr_reg_1_/D (DFFARX1)                            0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  cr_reg_1_/CLK (DFFARX1)                          0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/bit_controller/fSDA_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/sSDA_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/fSDA_reg_1_/CLK (DFFASX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/fSDA_reg_1_/QN (DFFASX1)
                                                   0.18      0.18 r
  byte_controller/bit_controller/U88/QN (NAND2X1)
                                                   0.03      0.20 f
  byte_controller/bit_controller/U160/Q (AO221X1)
                                                   0.10      0.30 f
  byte_controller/bit_controller/sSDA_reg/D (DFFASX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/sSDA_reg/CLK (DFFASX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: prer_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  prer_reg_14_/CLK (DFFASX1)                       0.00      0.00 r
  prer_reg_14_/Q (DFFASX1)                         0.24      0.24 f
  byte_controller/bit_controller/U6/Q (AO222X1)    0.07      0.30 f
  byte_controller/bit_controller/cnt_reg_14_/D (DFFARX1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cnt_reg_14_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: prer_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  prer_reg_13_/CLK (DFFASX1)                       0.00      0.00 r
  prer_reg_13_/Q (DFFASX1)                         0.24      0.24 f
  byte_controller/bit_controller/U8/Q (AO222X1)    0.07      0.31 f
  byte_controller/bit_controller/cnt_reg_13_/D (DFFARX1)
                                                   0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cnt_reg_13_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: cr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  cr_reg_2_/CLK (DFFARX1)                          0.00      0.00 r
  cr_reg_2_/Q (DFFARX1)                            0.23      0.23 f
  U38/Q (AO22X1)                                   0.08      0.31 f
  cr_reg_2_/D (DFFARX1)                            0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  cr_reg_2_/CLK (DFFARX1)                          0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: byte_controller/core_cmd_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/core_cmd_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/core_cmd_reg_0_/CLK (DFFARX1)    0.00      0.00 r
  byte_controller/core_cmd_reg_0_/Q (DFFARX1)      0.23      0.23 f
  byte_controller/U51/Q (AO21X1)                   0.07      0.31 f
  byte_controller/core_cmd_reg_0_/D (DFFARX1)      0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/core_cmd_reg_0_/CLK (DFFARX1)    0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: prer_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  prer_reg_8_/CLK (DFFASX1)                        0.00      0.00 r
  prer_reg_8_/Q (DFFASX1)                          0.24      0.24 f
  byte_controller/bit_controller/U18/Q (AO222X1)   0.07      0.31 f
  byte_controller/bit_controller/cnt_reg_8_/D (DFFARX1)
                                                   0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cnt_reg_8_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: prer_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  prer_reg_15_/CLK (DFFASX1)                       0.00      0.00 r
  prer_reg_15_/Q (DFFASX1)                         0.24      0.24 f
  byte_controller/bit_controller/U4/Q (AO222X1)    0.07      0.31 f
  byte_controller/bit_controller/cnt_reg_15_/D (DFFARX1)
                                                   0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cnt_reg_15_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: byte_controller/c_state_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/c_state_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/c_state_reg_3_/CLK (DFFARX1)     0.00      0.00 r
  byte_controller/c_state_reg_3_/Q (DFFARX1)       0.24      0.24 f
  byte_controller/U19/QN (NAND2X1)                 0.03      0.27 r
  byte_controller/U52/QN (NAND3X0)                 0.03      0.31 f
  byte_controller/c_state_reg_3_/D (DFFARX1)       0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/c_state_reg_3_/CLK (DFFARX1)     0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: byte_controller/sr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/sr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/sr_reg_3_/CLK (DFFARX1)          0.00      0.00 r
  byte_controller/sr_reg_3_/Q (DFFARX1)            0.24      0.24 f
  byte_controller/U41/Q (AO222X1)                  0.07      0.31 f
  byte_controller/sr_reg_3_/D (DFFARX1)            0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/sr_reg_3_/CLK (DFFARX1)          0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: prer_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  prer_reg_5_/CLK (DFFASX1)                        0.00      0.00 r
  prer_reg_5_/Q (DFFASX1)                          0.24      0.24 f
  byte_controller/bit_controller/U24/Q (AO222X1)   0.07      0.31 f
  byte_controller/bit_controller/cnt_reg_5_/D (DFFARX1)
                                                   0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cnt_reg_5_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: txr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: txr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  txr_reg_1_/CLK (DFFARX1)                         0.00      0.00 r
  txr_reg_1_/Q (DFFARX1)                           0.23      0.23 f
  U74/Q (AO22X1)                                   0.08      0.31 f
  txr_reg_1_/D (DFFARX1)                           0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  txr_reg_1_/CLK (DFFARX1)                         0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: txr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: txr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  txr_reg_4_/CLK (DFFARX1)                         0.00      0.00 r
  txr_reg_4_/Q (DFFARX1)                           0.23      0.23 f
  U77/Q (AO22X1)                                   0.08      0.31 f
  txr_reg_4_/D (DFFARX1)                           0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  txr_reg_4_/CLK (DFFARX1)                         0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: byte_controller/bit_controller/filter_cnt_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/filter_cnt_reg_0_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/filter_cnt_reg_0_/Q (DFFARX1)
                                                   0.22      0.22 r
  byte_controller/bit_controller/sub_260/U12/ZN (INVX0)
                                                   0.03      0.25 f
  byte_controller/bit_controller/U115/Q (AO22X1)   0.06      0.31 f
  byte_controller/bit_controller/filter_cnt_reg_0_/D (DFFARX1)
                                                   0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/filter_cnt_reg_0_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: prer_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  prer_reg_10_/CLK (DFFASX1)                       0.00      0.00 r
  prer_reg_10_/Q (DFFASX1)                         0.24      0.24 f
  byte_controller/bit_controller/U14/Q (AO222X1)   0.07      0.31 f
  byte_controller/bit_controller/cnt_reg_10_/D (DFFARX1)
                                                   0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cnt_reg_10_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: prer_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  prer_reg_2_/CLK (DFFASX1)                        0.00      0.00 r
  prer_reg_2_/Q (DFFASX1)                          0.24      0.24 f
  byte_controller/bit_controller/U30/Q (AO222X1)   0.07      0.31 f
  byte_controller/bit_controller/cnt_reg_2_/D (DFFARX1)
                                                   0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cnt_reg_2_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: byte_controller/bit_controller/clk_en_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cmd_ack_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/clk_en_reg/CLK (DFFASX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/clk_en_reg/Q (DFFASX1)
                                                   0.23      0.23 f
  byte_controller/bit_controller/U130/Q (AND3X1)   0.08      0.31 f
  byte_controller/bit_controller/cmd_ack_reg/D (DFFARX1)
                                                   0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cmd_ack_reg/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: byte_controller/bit_controller/cSCL_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/fSCL_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/cSCL_reg_1_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/cSCL_reg_1_/Q (DFFARX1)
                                                   0.22      0.22 f
  byte_controller/bit_controller/U100/Q (AO221X1)
                                                   0.09      0.31 f
  byte_controller/bit_controller/fSCL_reg_0_/D (DFFASX1)
                                                   0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/fSCL_reg_0_/CLK (DFFASX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: byte_controller/core_cmd_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/core_cmd_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/core_cmd_reg_2_/CLK (DFFARX1)    0.00      0.00 r
  byte_controller/core_cmd_reg_2_/Q (DFFARX1)      0.24      0.24 f
  byte_controller/U17/QN (NAND2X1)                 0.03      0.27 r
  byte_controller/U48/QN (NAND4X0)                 0.03      0.31 f
  byte_controller/core_cmd_reg_2_/D (DFFARX1)      0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/core_cmd_reg_2_/CLK (DFFARX1)    0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: txr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: txr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  txr_reg_3_/CLK (DFFARX1)                         0.00      0.00 r
  txr_reg_3_/Q (DFFARX1)                           0.23      0.23 f
  U76/Q (AO22X1)                                   0.08      0.31 f
  txr_reg_3_/D (DFFARX1)                           0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  txr_reg_3_/CLK (DFFARX1)                         0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: txr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: txr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  txr_reg_7_/CLK (DFFARX1)                         0.00      0.00 r
  txr_reg_7_/Q (DFFARX1)                           0.23      0.23 f
  U80/Q (AO22X1)                                   0.08      0.31 f
  txr_reg_7_/D (DFFARX1)                           0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  txr_reg_7_/CLK (DFFARX1)                         0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: txr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: txr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  txr_reg_6_/CLK (DFFARX1)                         0.00      0.00 r
  txr_reg_6_/Q (DFFARX1)                           0.23      0.23 f
  U79/Q (AO22X1)                                   0.08      0.31 f
  txr_reg_6_/D (DFFARX1)                           0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  txr_reg_6_/CLK (DFFARX1)                         0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: prer_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  prer_reg_7_/CLK (DFFASX1)                        0.00      0.00 r
  prer_reg_7_/Q (DFFASX1)                          0.24      0.24 f
  byte_controller/bit_controller/U20/Q (AO222X1)   0.07      0.31 f
  byte_controller/bit_controller/cnt_reg_7_/D (DFFARX1)
                                                   0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cnt_reg_7_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: prer_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  prer_reg_9_/CLK (DFFASX1)                        0.00      0.00 r
  prer_reg_9_/Q (DFFASX1)                          0.24      0.24 f
  byte_controller/bit_controller/U16/Q (AO222X1)   0.07      0.31 f
  byte_controller/bit_controller/cnt_reg_9_/D (DFFARX1)
                                                   0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cnt_reg_9_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: prer_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  prer_reg_12_/CLK (DFFASX1)                       0.00      0.00 r
  prer_reg_12_/Q (DFFASX1)                         0.24      0.24 f
  byte_controller/bit_controller/U10/Q (AO222X1)   0.07      0.31 f
  byte_controller/bit_controller/cnt_reg_12_/D (DFFARX1)
                                                   0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cnt_reg_12_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: prer_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  prer_reg_3_/CLK (DFFASX1)                        0.00      0.00 r
  prer_reg_3_/Q (DFFASX1)                          0.24      0.24 f
  byte_controller/bit_controller/U28/Q (AO222X1)   0.07      0.31 f
  byte_controller/bit_controller/cnt_reg_3_/D (DFFARX1)
                                                   0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/cnt_reg_3_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: byte_controller/bit_controller/cSDA_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/fSDA_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/bit_controller/cSDA_reg_1_/CLK (DFFARX1)
                                                   0.00      0.00 r
  byte_controller/bit_controller/cSDA_reg_1_/Q (DFFARX1)
                                                   0.22      0.22 f
  byte_controller/bit_controller/U103/Q (AO221X1)
                                                   0.09      0.31 f
  byte_controller/bit_controller/fSDA_reg_0_/D (DFFASX1)
                                                   0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/fSDA_reg_0_/CLK (DFFASX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: txr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: txr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  txr_reg_0_/CLK (DFFARX1)                         0.00      0.00 r
  txr_reg_0_/Q (DFFARX1)                           0.23      0.23 f
  U73/Q (AO22X1)                                   0.08      0.31 f
  txr_reg_0_/D (DFFARX1)                           0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  txr_reg_0_/CLK (DFFARX1)                         0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: txr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: txr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  txr_reg_5_/CLK (DFFARX1)                         0.00      0.00 r
  txr_reg_5_/Q (DFFARX1)                           0.24      0.24 f
  U78/Q (AO22X1)                                   0.08      0.32 f
  txr_reg_5_/D (DFFARX1)                           0.00      0.32 f
  data arrival time                                          0.32

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  txr_reg_5_/CLK (DFFARX1)                         0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: al_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_dat_o_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  al_reg/CLK (DFFARX1)                             0.00      0.00 r
  al_reg/Q (DFFARX1)                               0.23      0.23 f
  U139/QN (NAND2X1)                                0.03      0.26 r
  U90/QN (NAND4X0)                                 0.05      0.31 f
  wb_dat_o_reg_5_/D (DFFX1)                        0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  wb_dat_o_reg_5_/CLK (DFFX1)                      0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: byte_controller/dcnt_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/dcnt_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/dcnt_reg_2_/CLK (DFFARX1)        0.00      0.00 r
  byte_controller/dcnt_reg_2_/Q (DFFARX1)          0.23      0.23 f
  byte_controller/U62/Q (AO221X1)                  0.09      0.31 f
  byte_controller/dcnt_reg_2_/D (DFFARX1)          0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/dcnt_reg_2_/CLK (DFFARX1)        0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: cr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  cr_reg_0_/CLK (DFFARX1)                          0.00      0.00 r
  cr_reg_0_/Q (DFFARX1)                            0.23      0.23 f
  U36/Q (AO22X1)                                   0.08      0.32 f
  cr_reg_0_/D (DFFARX1)                            0.00      0.32 f
  data arrival time                                          0.32

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  cr_reg_0_/CLK (DFFARX1)                          0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: prer_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  prer_reg_14_/CLK (DFFASX1)                       0.00      0.00 r
  prer_reg_14_/Q (DFFASX1)                         0.24      0.24 f
  byte_controller/bit_controller/U171/Q (AO22X1)   0.08      0.32 f
  byte_controller/bit_controller/filter_cnt_reg_12_/D (DFFARX1)
                                                   0.00      0.32 f
  data arrival time                                          0.32

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/bit_controller/filter_cnt_reg_12_/CLK (DFFARX1)
                                                   0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: byte_controller/c_state_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/shift_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  byte_controller/c_state_reg_2_/CLK (DFFARX1)     0.00      0.00 r
  byte_controller/c_state_reg_2_/QN (DFFARX1)      0.18      0.18 r
  byte_controller/U32/QN (NOR2X0)                  0.05      0.22 f
  byte_controller/U31/Q (OA21X1)                   0.09      0.31 f
  byte_controller/shift_reg/D (DFFARX1)            0.00      0.31 f
  data arrival time                                          0.31

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  byte_controller/shift_reg/CLK (DFFARX1)          0.00      0.00 r
  clock uncertainty                                0.30      0.30
  library hold time                                0.01      0.31
  data required time                                         0.31
  ------------------------------------------------------------------------
  data required time                                         0.31
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
