// Seed: 4120873175
`default_nettype id_3
`define pp_4 0
`define pp_5 0
`celldefine
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2 = 1;
  logic id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  assign id_4 = 1;
  logic id_12;
  logic id_13;
endmodule
