// Seed: 2916608937
module module_0;
  assign id_1 = (1);
  initial {id_1, 1} = id_1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output wor id_2,
    input wire id_3,
    output wor id_4,
    output wor id_5,
    input supply1 id_6,
    input wor id_7,
    output tri1 id_8,
    input tri1 id_9,
    input wand id_10,
    output uwire id_11,
    input tri1 id_12,
    input wor id_13,
    output logic id_14,
    input tri0 id_15,
    input supply1 id_16,
    input tri id_17
);
  initial id_14 <= id_1 == 1'h0 - 1;
  module_0();
endmodule
