initSidebarItems({"struct":[["GPIO_CFGCTL0_SPEC","GPIO_CFGCTL0."],["R","Register `GPIO_CFGCTL0` reader"],["REAL_GPIO_0_FUNC_SEL_R","Field `real_gpio_0_func_sel` reader - "],["REAL_GPIO_0_FUNC_SEL_W","Field `real_gpio_0_func_sel` writer - "],["REAL_GPIO_1_FUNC_SEL_R","Field `real_gpio_1_func_sel` reader - "],["REAL_GPIO_1_FUNC_SEL_W","Field `real_gpio_1_func_sel` writer - "],["REG_GPIO_0_DRV_R","Field `reg_gpio_0_drv` reader - "],["REG_GPIO_0_DRV_W","Field `reg_gpio_0_drv` writer - "],["REG_GPIO_0_FUNC_SEL_R","Field `reg_gpio_0_func_sel` reader - "],["REG_GPIO_0_FUNC_SEL_W","Field `reg_gpio_0_func_sel` writer - "],["REG_GPIO_0_IE_R","Field `reg_gpio_0_ie` reader - "],["REG_GPIO_0_IE_W","Field `reg_gpio_0_ie` writer - "],["REG_GPIO_0_PD_R","Field `reg_gpio_0_pd` reader - "],["REG_GPIO_0_PD_W","Field `reg_gpio_0_pd` writer - "],["REG_GPIO_0_PU_R","Field `reg_gpio_0_pu` reader - "],["REG_GPIO_0_PU_W","Field `reg_gpio_0_pu` writer - "],["REG_GPIO_0_SMT_R","Field `reg_gpio_0_smt` reader - "],["REG_GPIO_0_SMT_W","Field `reg_gpio_0_smt` writer - "],["REG_GPIO_1_DRV_R","Field `reg_gpio_1_drv` reader - "],["REG_GPIO_1_DRV_W","Field `reg_gpio_1_drv` writer - "],["REG_GPIO_1_FUNC_SEL_R","Field `reg_gpio_1_func_sel` reader - "],["REG_GPIO_1_FUNC_SEL_W","Field `reg_gpio_1_func_sel` writer - "],["REG_GPIO_1_IE_R","Field `reg_gpio_1_ie` reader - "],["REG_GPIO_1_IE_W","Field `reg_gpio_1_ie` writer - "],["REG_GPIO_1_PD_R","Field `reg_gpio_1_pd` reader - "],["REG_GPIO_1_PD_W","Field `reg_gpio_1_pd` writer - "],["REG_GPIO_1_PU_R","Field `reg_gpio_1_pu` reader - "],["REG_GPIO_1_PU_W","Field `reg_gpio_1_pu` writer - "],["REG_GPIO_1_SMT_R","Field `reg_gpio_1_smt` reader - "],["REG_GPIO_1_SMT_W","Field `reg_gpio_1_smt` writer - "],["W","Register `GPIO_CFGCTL0` writer"]]});