Analysis & Synthesis report for Mino_Machine
Thu May 25 23:00:40 2023
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. General Register Statistics
  9. Source assignments for Clock_Divider:inst26|lpm_counter:lpm_counter_component
 10. Source assignments for Display_Count:inst14|lpm_counter:lpm_counter_component
 11. Source assignments for register16:inst1|lpm_counter:lpm_counter_component
 12. Parameter Settings for User Entity Instance: Clock_Divider:inst26|lpm_counter:lpm_counter_component
 13. Parameter Settings for User Entity Instance: Display_mux:inst16|LPM_MUX:lpm_mux_component
 14. Parameter Settings for User Entity Instance: Display_Count:inst14|lpm_counter:lpm_counter_component
 15. Parameter Settings for User Entity Instance: decode2to4:inst19|lpm_decode:lpm_decode_component
 16. Parameter Settings for User Entity Instance: mux4to1:inst15|LPM_MUX:lpm_mux_component
 17. Parameter Settings for User Entity Instance: divider:inst24|lpm_divide:lpm_divide_component
 18. Parameter Settings for User Entity Instance: register16:inst1|lpm_counter:lpm_counter_component
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu May 25 23:00:40 2023   ;
; Quartus II Version          ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name               ; Mino_Machine                            ;
; Top-level Entity Name       ; Mino_Machine                            ;
; Family                      ; MAX II                                  ;
; Total logic elements        ; 144                                     ;
; Total pins                  ; 63                                      ;
; Total virtual pins          ; 0                                       ;
; UFM blocks                  ; 0 / 1 ( 0 % )                           ;
+-----------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EPM240T100C5       ;                    ;
; Top-level entity name                                          ; Mino_Machine       ; Mino_Machine       ;
; Family name                                                    ; MAX II             ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                   ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Mino_Machine.bdf                 ; yes             ; User Block Diagram/Schematic File  ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf           ;
; alu.vhd                          ; yes             ; User VHDL File                     ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/alu.vhd                    ;
; decode2to4.vhd                   ; yes             ; User Wizard-Generated File         ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/decode2to4.vhd             ;
; Display_Count.vhd                ; yes             ; User Wizard-Generated File         ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_Count.vhd          ;
; Display_mux.vhd                  ; yes             ; User Wizard-Generated File         ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_mux.vhd            ;
; mux4to1.vhd                      ; yes             ; User Wizard-Generated File         ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux4to1.vhd                ;
; register16.vhd                   ; yes             ; User Wizard-Generated File         ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/register16.vhd             ;
; Seven_Seg_Driver.vhd             ; yes             ; User VHDL File                     ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Seven_Seg_Driver.vhd       ;
; divider.vhd                      ; yes             ; User Wizard-Generated File         ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/divider.vhd                ;
; Clock_Divider.vhd                ; yes             ; User Wizard-Generated File         ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Clock_Divider.vhd          ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf                                                                   ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_constant.inc                                                                  ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_decode.inc                                                                    ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                   ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/cmpconst.inc                                                                      ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_compare.inc                                                                   ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_counter.inc                                                                   ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/dffeea.inc                                                                        ;
; alt_synch_counter.inc            ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/alt_synch_counter.inc                                                             ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/alt_synch_counter_f.inc                                                           ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.inc                                                             ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                           ;
; aglobal81.inc                    ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/aglobal81.inc                                                                     ;
; db/cntr_09h.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf            ;
; LPM_MUX.tdf                      ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/LPM_MUX.tdf                                                                       ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/muxlut.inc                                                                        ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/bypassff.inc                                                                      ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/altshift.inc                                                                      ;
; db/mux_vld.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/mux_vld.tdf             ;
; db/cntr_f7h.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf            ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_decode.tdf                                                                    ;
; declut.inc                       ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/declut.inc                                                                        ;
; db/decode_ndf.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/decode_ndf.tdf          ;
; db/mux_sld.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/mux_sld.tdf             ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_divide.tdf                                                                    ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/abs_divider.inc                                                                   ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/sign_div_unsign.inc                                                               ;
; db/lpm_divide_ejq.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/lpm_divide_ejq.tdf      ;
; db/sign_div_unsign_a6h.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/sign_div_unsign_a6h.tdf ;
; db/alt_u_div_qie.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf       ;
; db/add_sub_e7c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_e7c.tdf         ;
; db/add_sub_f7c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_f7c.tdf         ;
; db/add_sub_g7c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_g7c.tdf         ;
; db/add_sub_h7c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_h7c.tdf         ;
; db/add_sub_i7c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_i7c.tdf         ;
; db/add_sub_j7c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_j7c.tdf         ;
; db/add_sub_k7c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_k7c.tdf         ;
; db/add_sub_l7c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_l7c.tdf         ;
; db/add_sub_k3c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_k3c.tdf         ;
; db/add_sub_cve.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf         ;
; db/cntr_sbj.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_sbj.tdf            ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 144   ;
;     -- Combinational with no register       ; 133   ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 11    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 35    ;
;     -- 3 input functions                    ; 63    ;
;     -- 2 input functions                    ; 36    ;
;     -- 1 input functions                    ; 10    ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 89    ;
;     -- arithmetic mode                      ; 55    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 11    ;
; Total logic cells in carry chains           ; 66    ;
; I/O pins                                    ; 63    ;
; Maximum fan-out node                        ; b[7]  ;
; Maximum fan-out                             ; 28    ;
; Total fan-out                               ; 443   ;
; Average fan-out                             ; 2.14  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                ; Library Name ;
+--------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Mino_Machine                              ; 144 (1)     ; 11           ; 0          ; 63   ; 0            ; 133 (0)      ; 0 (0)             ; 11 (1)           ; 66 (0)          ; 0 (0)      ; |Mino_Machine                                                                                                                                                      ; work         ;
;    |Clock_Divider:inst26|                  ; 8 (0)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; 0 (0)      ; |Mino_Machine|Clock_Divider:inst26                                                                                                                                 ; work         ;
;       |lpm_counter:lpm_counter_component|  ; 8 (0)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; 0 (0)      ; |Mino_Machine|Clock_Divider:inst26|lpm_counter:lpm_counter_component                                                                                               ; work         ;
;          |cntr_09h:auto_generated|         ; 8 (8)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |Mino_Machine|Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated                                                                       ; work         ;
;    |Display_Count:inst14|                  ; 2 (0)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 2 (0)           ; 0 (0)      ; |Mino_Machine|Display_Count:inst14                                                                                                                                 ; work         ;
;       |lpm_counter:lpm_counter_component|  ; 2 (0)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 2 (0)           ; 0 (0)      ; |Mino_Machine|Display_Count:inst14|lpm_counter:lpm_counter_component                                                                                               ; work         ;
;          |cntr_f7h:auto_generated|         ; 2 (2)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 2 (2)           ; 0 (0)      ; |Mino_Machine|Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated                                                                       ; work         ;
;    |Display_mux:inst16|                    ; 8 (0)       ; 0            ; 0          ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|Display_mux:inst16                                                                                                                                   ; work         ;
;       |lpm_mux:lpm_mux_component|          ; 8 (0)       ; 0            ; 0          ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|Display_mux:inst16|lpm_mux:lpm_mux_component                                                                                                         ; work         ;
;          |mux_vld:auto_generated|          ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated                                                                                  ; work         ;
;    |Seven_Seg_Driver:inst18|               ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|Seven_Seg_Driver:inst18                                                                                                                              ; work         ;
;    |decode2to4:inst19|                     ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|decode2to4:inst19                                                                                                                                    ; work         ;
;       |lpm_decode:lpm_decode_component|    ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|decode2to4:inst19|lpm_decode:lpm_decode_component                                                                                                    ; work         ;
;          |decode_ndf:auto_generated|       ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated                                                                          ; work         ;
;    |divider:inst24|                        ; 113 (0)     ; 0            ; 0          ; 0    ; 0            ; 113 (0)      ; 0 (0)             ; 0 (0)            ; 56 (0)          ; 0 (0)      ; |Mino_Machine|divider:inst24                                                                                                                                       ; work         ;
;       |lpm_divide:lpm_divide_component|    ; 113 (0)     ; 0            ; 0          ; 0    ; 0            ; 113 (0)      ; 0 (0)             ; 0 (0)            ; 56 (0)          ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component                                                                                                       ; work         ;
;          |lpm_divide_ejq:auto_generated|   ; 113 (0)     ; 0            ; 0          ; 0    ; 0            ; 113 (0)      ; 0 (0)             ; 0 (0)            ; 56 (0)          ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_a6h:divider|  ; 113 (15)    ; 0            ; 0          ; 0    ; 0            ; 113 (15)     ; 0 (0)             ; 0 (0)            ; 56 (0)          ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider                                             ; work         ;
;                |add_sub_cve:compl_adder1|  ; 16 (16)     ; 0            ; 0          ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1                    ; work         ;
;                |add_sub_cve:compl_adder_4| ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4                   ; work         ;
;                |alt_u_div_qie:divider|     ; 74 (35)     ; 0            ; 0          ; 0    ; 0            ; 74 (35)      ; 0 (0)             ; 0 (0)            ; 39 (0)          ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider                       ; work         ;
;                   |add_sub_g7c:add_sub_2|  ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2 ; work         ;
;                   |add_sub_h7c:add_sub_3|  ; 5 (5)       ; 0            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3 ; work         ;
;                   |add_sub_i7c:add_sub_4|  ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4 ; work         ;
;                   |add_sub_j7c:add_sub_5|  ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5 ; work         ;
;                   |add_sub_k7c:add_sub_6|  ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6 ; work         ;
;                   |add_sub_l7c:add_sub_7|  ; 9 (9)       ; 0            ; 0          ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |Mino_Machine|divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7 ; work         ;
;    |mux4to1:inst15|                        ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|mux4to1:inst15                                                                                                                                       ; work         ;
;       |lpm_mux:lpm_mux_component|          ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|mux4to1:inst15|lpm_mux:lpm_mux_component                                                                                                             ; work         ;
;          |mux_sld:auto_generated|          ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Mino_Machine|mux4to1:inst15|lpm_mux:lpm_mux_component|mux_sld:auto_generated                                                                                      ; work         ;
+--------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                ;
+----------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                ; Reason for Removal ;
+----------------------------------------------------------------------------------------------+--------------------+
; register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated|safe_q[0..15]     ; Lost fanout        ;
; Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[8..29] ; Lost fanout        ;
; Total Number of Removed Registers = 38                                                       ;                    ;
+----------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 11    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Source assignments for Clock_Divider:inst26|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+------------------------------------+
; Assignment                ; Value ; From ; To                                 ;
+---------------------------+-------+------+------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                  ;
+---------------------------+-------+------+------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for Display_Count:inst14|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+------------------------------------+
; Assignment                ; Value ; From ; To                                 ;
+---------------------------+-------+------+------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                  ;
+---------------------------+-------+------+------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for register16:inst1|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+--------------------------------+
; Assignment                ; Value ; From ; To                             ;
+---------------------------+-------+------+--------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                              ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                              ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                              ;
+---------------------------+-------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_Divider:inst26|lpm_counter:lpm_counter_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 30          ; Signed Integer                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                      ;
; DEVICE_FAMILY          ; MAX II      ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_09h    ; Untyped                                                      ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display_mux:inst16|LPM_MUX:lpm_mux_component ;
+------------------------+---------+--------------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                   ;
+------------------------+---------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                         ;
; LPM_WIDTH              ; 4       ; Signed Integer                                         ;
; LPM_SIZE               ; 4       ; Signed Integer                                         ;
; LPM_WIDTHS             ; 2       ; Signed Integer                                         ;
; LPM_PIPELINE           ; 0       ; Signed Integer                                         ;
; CBXI_PARAMETER         ; mux_vld ; Untyped                                                ;
; DEVICE_FAMILY          ; MAX II  ; Untyped                                                ;
+------------------------+---------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display_Count:inst14|lpm_counter:lpm_counter_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 2           ; Signed Integer                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                      ;
; DEVICE_FAMILY          ; MAX II      ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_f7h    ; Untyped                                                      ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decode2to4:inst19|lpm_decode:lpm_decode_component ;
+------------------------+------------+----------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                     ;
+------------------------+------------+----------------------------------------------------------+
; LPM_WIDTH              ; 2          ; Signed Integer                                           ;
; LPM_DECODES            ; 4          ; Signed Integer                                           ;
; LPM_PIPELINE           ; 0          ; Untyped                                                  ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                  ;
; DEVICE_FAMILY          ; MAX II     ; Untyped                                                  ;
; CBXI_PARAMETER         ; decode_ndf ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                           ;
+------------------------+------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:inst15|LPM_MUX:lpm_mux_component ;
+------------------------+---------+----------------------------------------------------+
; Parameter Name         ; Value   ; Type                                               ;
+------------------------+---------+----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                     ;
; LPM_WIDTH              ; 1       ; Signed Integer                                     ;
; LPM_SIZE               ; 4       ; Signed Integer                                     ;
; LPM_WIDTHS             ; 2       ; Signed Integer                                     ;
; LPM_PIPELINE           ; 0       ; Signed Integer                                     ;
; CBXI_PARAMETER         ; mux_sld ; Untyped                                            ;
; DEVICE_FAMILY          ; MAX II  ; Untyped                                            ;
+------------------------+---------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:inst24|lpm_divide:lpm_divide_component ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Signed Integer                                    ;
; LPM_WIDTHD             ; 8              ; Signed Integer                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                           ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_ejq ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register16:inst1|lpm_counter:lpm_counter_component ;
+------------------------+-------------+----------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                     ;
+------------------------+-------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH              ; 16          ; Signed Integer                                           ;
; LPM_DIRECTION          ; UP          ; Untyped                                                  ;
; LPM_MODULUS            ; 0           ; Untyped                                                  ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                  ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                  ;
; DEVICE_FAMILY          ; MAX II      ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                       ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                       ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                  ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                  ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                  ;
; CBXI_PARAMETER         ; cntr_sbj    ; Untyped                                                  ;
+------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu May 25 23:00:38 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mino_Machine -c Mino_Machine
Info: Found 1 design units, including 1 entities, in source file Mino_Machine.bdf
    Info: Found entity 1: Mino_Machine
Info: Found 2 design units, including 1 entities, in source file alu.vhd
    Info: Found design unit 1: alu-rtl
    Info: Found entity 1: alu
Info: Found 2 design units, including 1 entities, in source file decode2to4.vhd
    Info: Found design unit 1: decode2to4-SYN
    Info: Found entity 1: decode2to4
Info: Found 2 design units, including 1 entities, in source file Display_Count.vhd
    Info: Found design unit 1: display_count-SYN
    Info: Found entity 1: Display_Count
Info: Found 2 design units, including 1 entities, in source file Display_mux.vhd
    Info: Found design unit 1: display_mux-SYN
    Info: Found entity 1: Display_mux
Info: Found 2 design units, including 1 entities, in source file mux4to1.vhd
    Info: Found design unit 1: mux4to1-SYN
    Info: Found entity 1: mux4to1
Info: Found 2 design units, including 1 entities, in source file register16.vhd
    Info: Found design unit 1: register16-SYN
    Info: Found entity 1: register16
Info: Found 2 design units, including 1 entities, in source file Seven_Seg_Driver.vhd
    Info: Found design unit 1: Seven_Seg_Driver-Structure
    Info: Found entity 1: Seven_Seg_Driver
Info: Found 4 design units, including 2 entities, in source file ROM.vhd
    Info: Found design unit 1: ROM_altufm_parallel_ecn-RTL
    Info: Found design unit 2: rom-RTL
    Info: Found entity 1: ROM_altufm_parallel_ecn
    Info: Found entity 2: ROM
Info: Found 2 design units, including 1 entities, in source file divider.vhd
    Info: Found design unit 1: divider-SYN
    Info: Found entity 1: divider
Info: Found 2 design units, including 1 entities, in source file Clock_Divider.vhd
    Info: Found design unit 1: clock_divider-SYN
    Info: Found entity 1: Clock_Divider
Info: Elaborating entity "Mino_Machine" for the top level hierarchy
Warning: Pin "Dip" not connected
Warning: Primitive "NOT" of instance "inst" not used
Warning: Primitive "WIRE" of instance "inst17" not used
Warning: Primitive "TRI" of instance "inst2" not used
Info: Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:inst26"
Info: Elaborating entity "lpm_counter" for hierarchy "Clock_Divider:inst26|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "Clock_Divider:inst26|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "Clock_Divider:inst26|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "30"
Info: Found 1 design units, including 1 entities, in source file db/cntr_09h.tdf
    Info: Found entity 1: cntr_09h
Info: Elaborating entity "cntr_09h" for hierarchy "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated"
Info: Elaborating entity "Seven_Seg_Driver" for hierarchy "Seven_Seg_Driver:inst18"
Info: Elaborating entity "Display_mux" for hierarchy "Display_mux:inst16"
Info: Elaborating entity "LPM_MUX" for hierarchy "Display_mux:inst16|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "Display_mux:inst16|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "Display_mux:inst16|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_SIZE" = "4"
    Info: Parameter "LPM_WIDTHS" = "2"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_vld.tdf
    Info: Found entity 1: mux_vld
Info: Elaborating entity "mux_vld" for hierarchy "Display_mux:inst16|LPM_MUX:lpm_mux_component|mux_vld:auto_generated"
Info: Elaborating entity "Display_Count" for hierarchy "Display_Count:inst14"
Info: Elaborating entity "lpm_counter" for hierarchy "Display_Count:inst14|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "Display_Count:inst14|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "Display_Count:inst14|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_f7h.tdf
    Info: Found entity 1: cntr_f7h
Info: Elaborating entity "cntr_f7h" for hierarchy "Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated"
Info: Elaborating entity "decode2to4" for hierarchy "decode2to4:inst19"
Info: Elaborating entity "lpm_decode" for hierarchy "decode2to4:inst19|lpm_decode:lpm_decode_component"
Info: Elaborated megafunction instantiation "decode2to4:inst19|lpm_decode:lpm_decode_component"
Info: Instantiated megafunction "decode2to4:inst19|lpm_decode:lpm_decode_component" with the following parameter:
    Info: Parameter "lpm_decodes" = "4"
    Info: Parameter "lpm_type" = "LPM_DECODE"
    Info: Parameter "lpm_width" = "2"
Info: Found 1 design units, including 1 entities, in source file db/decode_ndf.tdf
    Info: Found entity 1: decode_ndf
Info: Elaborating entity "decode_ndf" for hierarchy "decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated"
Info: Elaborating entity "mux4to1" for hierarchy "mux4to1:inst15"
Info: Elaborating entity "LPM_MUX" for hierarchy "mux4to1:inst15|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "mux4to1:inst15|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "mux4to1:inst15|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "1"
    Info: Parameter "LPM_SIZE" = "4"
    Info: Parameter "LPM_WIDTHS" = "2"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_sld.tdf
    Info: Found entity 1: mux_sld
Info: Elaborating entity "mux_sld" for hierarchy "mux4to1:inst15|LPM_MUX:lpm_mux_component|mux_sld:auto_generated"
Info: Elaborating entity "divider" for hierarchy "divider:inst24"
Info: Elaborating entity "lpm_divide" for hierarchy "divider:inst24|lpm_divide:lpm_divide_component"
Info: Elaborated megafunction instantiation "divider:inst24|lpm_divide:lpm_divide_component"
Info: Instantiated megafunction "divider:inst24|lpm_divide:lpm_divide_component" with the following parameter:
    Info: Parameter "lpm_drepresentation" = "SIGNED"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE"
    Info: Parameter "lpm_nrepresentation" = "SIGNED"
    Info: Parameter "lpm_type" = "LPM_DIVIDE"
    Info: Parameter "lpm_widthd" = "8"
    Info: Parameter "lpm_widthn" = "8"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ejq.tdf
    Info: Found entity 1: lpm_divide_ejq
Info: Elaborating entity "lpm_divide_ejq" for hierarchy "divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_a6h.tdf
    Info: Found entity 1: sign_div_unsign_a6h
Info: Elaborating entity "sign_div_unsign_a6h" for hierarchy "divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider"
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_qie.tdf
    Info: Found entity 1: alt_u_div_qie
Info: Elaborating entity "alt_u_div_qie" for hierarchy "divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf
    Info: Found entity 1: add_sub_e7c
Info: Elaborating entity "add_sub_e7c" for hierarchy "divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_e7c:add_sub_0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf
    Info: Found entity 1: add_sub_f7c
Info: Elaborating entity "add_sub_f7c" for hierarchy "divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_f7c:add_sub_1"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf
    Info: Found entity 1: add_sub_g7c
Info: Elaborating entity "add_sub_g7c" for hierarchy "divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf
    Info: Found entity 1: add_sub_h7c
Info: Elaborating entity "add_sub_h7c" for hierarchy "divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf
    Info: Found entity 1: add_sub_i7c
Info: Elaborating entity "add_sub_i7c" for hierarchy "divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf
    Info: Found entity 1: add_sub_j7c
Info: Elaborating entity "add_sub_j7c" for hierarchy "divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_k7c.tdf
    Info: Found entity 1: add_sub_k7c
Info: Elaborating entity "add_sub_k7c" for hierarchy "divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_l7c.tdf
    Info: Found entity 1: add_sub_l7c
Info: Elaborating entity "add_sub_l7c" for hierarchy "divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_k3c.tdf
    Info: Found entity 1: add_sub_k3c
Info: Elaborating entity "add_sub_k3c" for hierarchy "divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_k3c:adder"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_cve.tdf
    Info: Found entity 1: add_sub_cve
Info: Elaborating entity "add_sub_cve" for hierarchy "divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1"
Info: Elaborating entity "register16" for hierarchy "register16:inst1"
Info: Elaborating entity "lpm_counter" for hierarchy "register16:inst1|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "register16:inst1|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "register16:inst1|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "16"
Info: Found 1 design units, including 1 entities, in source file db/cntr_sbj.tdf
    Info: Found entity 1: cntr_sbj
Info: Elaborating entity "cntr_sbj" for hierarchy "register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated"
Info: Elaborating entity "alu" for hierarchy "alu:inst9"
Warning (10492): VHDL Process Statement warning at alu.vhd(23): signal "ac" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(23): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(25): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(25): signal "ac" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(27): signal "inr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(29): signal "ac" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(31): signal "dr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(33): signal "ac" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(33): signal "dr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(35): signal "sum" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(36): signal "sum" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at alu.vhd(19): inferring latch(es) for signal or variable "cout", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "cout" at alu.vhd(19)
Info: Ignored 30 buffer(s)
    Info: Ignored 30 SOFT buffer(s)
Warning: The following bidir pins have no drivers
    Warning: Bidir "Bus" has no driver
    Warning: Bidir "Bus" has no driver
    Warning: Bidir "Bus" has no driver
    Warning: Bidir "Bus" has no driver
    Warning: Bidir "Bus" has no driver
    Warning: Bidir "Bus" has no driver
    Warning: Bidir "Bus" has no driver
    Warning: Bidir "Bus" has no driver
    Warning: Bidir "Bus" has no driver
    Warning: Bidir "Bus" has no driver
    Warning: Bidir "Bus" has no driver
    Warning: Bidir "Bus" has no driver
    Warning: Bidir "Bus" has no driver
    Warning: Bidir "Bus" has no driver
    Warning: Bidir "Bus" has no driver
    Warning: Bidir "Bus" has no driver
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED_Left" is stuck at GND
    Warning (13410): Pin "LED_Center" is stuck at GND
    Warning (13410): Pin "Bus_Control" is stuck at VCC
Info: 38 registers lost all their fanouts during netlist optimizations. The first 38 are displayed below.
    Info: Register "register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated|safe_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated|safe_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated|safe_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated|safe_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated|safe_q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated|safe_q[5]" lost all its fanouts during netlist optimizations.
    Info: Register "register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated|safe_q[6]" lost all its fanouts during netlist optimizations.
    Info: Register "register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated|safe_q[7]" lost all its fanouts during netlist optimizations.
    Info: Register "register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated|safe_q[8]" lost all its fanouts during netlist optimizations.
    Info: Register "register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated|safe_q[9]" lost all its fanouts during netlist optimizations.
    Info: Register "register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated|safe_q[10]" lost all its fanouts during netlist optimizations.
    Info: Register "register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated|safe_q[11]" lost all its fanouts during netlist optimizations.
    Info: Register "register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated|safe_q[12]" lost all its fanouts during netlist optimizations.
    Info: Register "register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated|safe_q[13]" lost all its fanouts during netlist optimizations.
    Info: Register "register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated|safe_q[14]" lost all its fanouts during netlist optimizations.
    Info: Register "register16:inst1|lpm_counter:lpm_counter_component|cntr_sbj:auto_generated|safe_q[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[29]" lost all its fanouts during netlist optimizations.
Warning: Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Dip[2]"
    Warning (15610): No output dependent on input pin "Dip[1]"
    Warning (15610): No output dependent on input pin "Dip[0]"
Info: Implemented 207 device resources after synthesis - the final resource count might be different
    Info: Implemented 23 input pins
    Info: Implemented 24 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 144 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 244 megabytes
    Info: Processing ended: Thu May 25 23:00:40 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


