--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xlinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Oxygen.twx Oxygen.ncd -o Oxygen.twr Oxygen.pcf -ucf
Oxygen.ucf

Design file:              Oxygen.ncd
Physical constraint file: Oxygen.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hq_input<0> |    3.496(R)|      SLOW  |   -0.676(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<1> |    3.240(R)|      SLOW  |   -0.864(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<2> |    3.320(R)|      SLOW  |   -1.060(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<4> |    4.759(R)|      SLOW  |   -1.170(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<5> |    4.814(R)|      SLOW  |   -1.140(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<6> |    4.924(R)|      SLOW  |   -1.034(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<7> |    8.673(R)|      SLOW  |   -1.670(R)|      FAST  |clk_BUFGP         |   0.000|
switch<0>   |    7.871(R)|      SLOW  |   -1.305(R)|      FAST  |clk_BUFGP         |   0.000|
switch<1>   |    5.037(R)|      SLOW  |   -1.694(R)|      FAST  |clk_BUFGP         |   0.000|
switch<2>   |    5.028(R)|      SLOW  |   -1.988(R)|      FAST  |clk_BUFGP         |   0.000|
switch<3>   |    4.651(R)|      SLOW  |   -1.717(R)|      FAST  |clk_BUFGP         |   0.000|
switch<4>   |    4.573(R)|      SLOW  |   -1.716(R)|      FAST  |clk_BUFGP         |   0.000|
switch<5>   |    4.271(R)|      SLOW  |   -1.507(R)|      FAST  |clk_BUFGP         |   0.000|
switch<6>   |    4.761(R)|      SLOW  |   -1.439(R)|      FAST  |clk_BUFGP         |   0.000|
switch<7>   |    5.480(R)|      SLOW  |   -0.795(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |         9.687(R)|      SLOW  |         5.129(R)|      FAST  |clk_BUFGP         |   0.000|
b           |         9.624(R)|      SLOW  |         5.036(R)|      FAST  |clk_BUFGP         |   0.000|
c           |         9.483(R)|      SLOW  |         4.923(R)|      FAST  |clk_BUFGP         |   0.000|
common<0>   |         7.892(R)|      SLOW  |         4.155(R)|      FAST  |clk_BUFGP         |   0.000|
common<1>   |         8.215(R)|      SLOW  |         4.315(R)|      FAST  |clk_BUFGP         |   0.000|
common<2>   |         7.859(R)|      SLOW  |         4.078(R)|      FAST  |clk_BUFGP         |   0.000|
common<3>   |         6.878(R)|      SLOW  |         3.492(R)|      FAST  |clk_BUFGP         |   0.000|
d           |         9.766(R)|      SLOW  |         5.101(R)|      FAST  |clk_BUFGP         |   0.000|
e           |         9.664(R)|      SLOW  |         5.108(R)|      FAST  |clk_BUFGP         |   0.000|
f           |         8.664(R)|      SLOW  |         4.536(R)|      FAST  |clk_BUFGP         |   0.000|
g           |         8.379(R)|      SLOW  |         4.346(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<3> |         8.293(R)|      SLOW  |         4.324(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>      |         7.095(R)|      SLOW  |         3.591(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |         6.952(R)|      SLOW  |         3.554(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |         6.924(R)|      SLOW  |         3.526(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         7.025(R)|      SLOW  |         3.555(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |         7.025(R)|      SLOW  |         3.555(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |         8.196(R)|      SLOW  |         4.262(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |         8.260(R)|      SLOW  |         4.343(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |         8.403(R)|      SLOW  |         4.445(R)|      FAST  |clk_BUFGP         |   0.000|
p           |         7.310(R)|      SLOW  |         3.810(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<0>  |         7.772(R)|      SLOW  |         3.672(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<1>  |         7.601(R)|      SLOW  |         3.564(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<2>  |         7.797(R)|      SLOW  |         3.946(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<3>  |         7.963(R)|      SLOW  |         4.060(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<4>  |         7.595(R)|      SLOW  |         3.824(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<5>  |         7.915(R)|      SLOW  |         4.016(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<6>  |         7.323(R)|      SLOW  |         3.502(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<7>  |         7.375(R)|      SLOW  |         3.476(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.210|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 12 00:37:56 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



