#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Fri Feb 16 14:18:08 2024
# Process ID: 12008
# Current directory: C:/Users/jraby/Documents/Encryption/Encryption.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/jraby/Documents/Encryption/Encryption.runs/synth_1/main.vds
# Journal file: C:/Users/jraby/Documents/Encryption/Encryption.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13016 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 409.730 ; gain = 97.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'rx' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/rx.v:3]
	Parameter clock_speed bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 9600 - type: integer 
	Parameter clock_per_bit bound to: 10417 - type: integer 
	Parameter init bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter readdata bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/rx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'rx' (1#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'encryption_main' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/encryption_main.v:3]
INFO: [Synth 8-6157] synthesizing module 'key' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/key.v:5]
INFO: [Synth 8-6157] synthesizing module 'aes_key_expand_128' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/b.v:5]
INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/a.v:3]
INFO: [Synth 8-6155] done synthesizing module 'aes_sbox' (2#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/a.v:3]
INFO: [Synth 8-6157] synthesizing module 'aes_rcon' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/c.v:22]
INFO: [Synth 8-6155] done synthesizing module 'aes_rcon' (3#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/c.v:22]
INFO: [Synth 8-6155] done synthesizing module 'aes_key_expand_128' (4#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/b.v:5]
INFO: [Synth 8-6155] done synthesizing module 'key' (5#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/key.v:5]
INFO: [Synth 8-6157] synthesizing module 'main_encrypt' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/main_encrypt.v:3]
INFO: [Synth 8-6157] synthesizing module 'encrypt_first' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/encrypt_first.v:4]
	Parameter clock_speed bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 9600 - type: integer 
	Parameter clock_per_bit bound to: 10417 - type: integer 
	Parameter init bound to: 1'b0 
	Parameter encode bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'main_first' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/main_first.v:3]
INFO: [Synth 8-6157] synthesizing module 'addRoundKey' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/new/addRoundKey.v:3]
INFO: [Synth 8-6155] done synthesizing module 'addRoundKey' (6#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/new/addRoundKey.v:3]
INFO: [Synth 8-6155] done synthesizing module 'main_first' (7#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/main_first.v:3]
INFO: [Synth 8-6157] synthesizing module 'main_mid' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/main_mid.v:3]
INFO: [Synth 8-6157] synthesizing module 'substitution' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/new/substitution.v:1]
INFO: [Synth 8-6157] synthesizing module 'aes_S_box' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/new/aes_S_box.v:1]
INFO: [Synth 8-6155] done synthesizing module 'aes_S_box' (8#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/new/aes_S_box.v:1]
INFO: [Synth 8-6155] done synthesizing module 'substitution' (9#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/new/substitution.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_rows' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/new/shift_rows.v:4]
INFO: [Synth 8-6155] done synthesizing module 'shift_rows' (10#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/new/shift_rows.v:4]
INFO: [Synth 8-6157] synthesizing module 'mix_col' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/new/mix_col.v:4]
INFO: [Synth 8-6157] synthesizing module 'GF_2_8_multiplier' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/new/GF_2_8_multiplier.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GF_2_8_multiplier' (11#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/new/GF_2_8_multiplier.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mix_col' (12#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/imports/sources_1/new/mix_col.v:4]
INFO: [Synth 8-6155] done synthesizing module 'main_mid' (13#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/main_mid.v:3]
INFO: [Synth 8-6155] done synthesizing module 'encrypt_first' (14#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/encrypt_first.v:4]
INFO: [Synth 8-6157] synthesizing module 'encrypt_mid' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/encrypt_mid.v:4]
	Parameter clock_speed bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 9600 - type: integer 
	Parameter clock_per_bit bound to: 10417 - type: integer 
	Parameter init bound to: 1'b0 
	Parameter encode bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'encrypt_mid' (15#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/encrypt_mid.v:4]
INFO: [Synth 8-6157] synthesizing module 'encrypt_final' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/encrypt_final.v:4]
	Parameter clock_speed bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 9600 - type: integer 
	Parameter clock_per_bit bound to: 10417 - type: integer 
	Parameter init bound to: 1'b0 
	Parameter encode bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'main_final' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/main_final.v:3]
INFO: [Synth 8-6155] done synthesizing module 'main_final' (16#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/main_final.v:3]
INFO: [Synth 8-6155] done synthesizing module 'encrypt_final' (17#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/encrypt_final.v:4]
INFO: [Synth 8-6155] done synthesizing module 'main_encrypt' (18#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/main_encrypt.v:3]
INFO: [Synth 8-6155] done synthesizing module 'encryption_main' (19#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/encryption_main.v:3]
INFO: [Synth 8-6157] synthesizing module 'tx' [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/tx.v:5]
	Parameter init bound to: 2'b00 
	Parameter setup bound to: 2'b01 
	Parameter writedata bound to: 2'b10 
	Parameter rest bound to: 1 - type: integer 
	Parameter clock_speed bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 9600 - type: integer 
	Parameter clock_per_bit bound to: 10417 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tx' (20#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/tx.v:5]
INFO: [Synth 8-6155] done synthesizing module 'main' (21#1) [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/new/main.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 465.035 ; gain = 152.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 465.035 ; gain = 152.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 465.035 ; gain = 152.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jraby/Documents/Encryption/Encryption.srcs/constrs_1/imports/Desktop/Nexys4DDR_and_NEXYSA7_master.xdc]
Finished Parsing XDC File [C:/Users/jraby/Documents/Encryption/Encryption.srcs/constrs_1/imports/Desktop/Nexys4DDR_and_NEXYSA7_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jraby/Documents/Encryption/Encryption.srcs/constrs_1/imports/Desktop/Nexys4DDR_and_NEXYSA7_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 845.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 845.461 ; gain = 533.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 845.461 ; gain = 533.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 845.461 ; gain = 533.348
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'temp_temp_data_out_reg' and it is trimmed from '128' to '120' bits. [C:/Users/jraby/Documents/Encryption/Encryption.srcs/sources_1/imports/sources_1/new/rx.v:89]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rx'
INFO: [Synth 8-5546] ROM "temp_data_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_out128" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_data_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_clock_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "temp_encoded_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_encoded_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_encoded_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_encoded_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_encoded_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_encoded_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tx'
INFO: [Synth 8-5546] ROM "temp_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
                   start |                               01 |                               01
                readdata |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                              000
                   setup |                               01 |                              001
               writedata |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 845.461 ; gain = 533.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 7     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 11    
	   3 Input     32 Bit         XORs := 20    
	   2 Input     32 Bit         XORs := 10    
	   4 Input     32 Bit         XORs := 10    
	   2 Input      8 Bit         XORs := 144   
	   5 Input      8 Bit         XORs := 72    
	   3 Input      8 Bit         XORs := 108   
+---Registers : 
	              128 Bit    Registers := 7     
	              120 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     25 Bit        Muxes := 10    
	   4 Input     25 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 144   
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 57    
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	              120 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 5     
	   4 Input     25 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 6     
Module aes_key_expand_128 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 1     
	   4 Input     32 Bit         XORs := 1     
Module addRoundKey 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module GF_2_8_multiplier 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
	   5 Input      8 Bit         XORs := 2     
	   3 Input      8 Bit         XORs := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module encrypt_first 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module encrypt_mid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module encrypt_final 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "temp_encoded_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_encoded_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_encoded_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_encoded_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_encoded_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_encoded_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_encoded_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_encoded_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DUT1/temp_data_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DUT1/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DUT1/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DUT1/data_out128" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DUM/encode/last/temp_encoded_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DUM/encode/last/temp_encoded_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'DUT3/data_send_reg[10]' (FDE) to 'DUT3/data_send_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DUT3/data_send_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DUT3/data_send_reg[0] )
WARNING: [Synth 8-3332] Sequential element (DUT3/data_send_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (DUT3/data_send_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 845.461 ; gain = 533.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+-----------------------------------+---------------+----------------+
|Module Name        | RTL Object                        | Depth x Width | Implemented As | 
+-------------------+-----------------------------------+---------------+----------------+
|aes_sbox           | d                                 | 256x8         | LUT            | 
|aes_S_box          | c                                 | 256x8         | LUT            | 
|aes_key_expand_128 | u3/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u2/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u1/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u0/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u3/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u2/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u2/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u3/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u2/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u1/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u0/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u3/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u2/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u1/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u0/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u1/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u0/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u2/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u3/d                              | 256x8         | LUT            | 
|aes_key_expand_128 | u2/d                              | 256x8         | LUT            | 
|main_mid           | RiSB/aes15/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes14/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes13/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes12/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes11/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes10/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes09/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes08/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes07/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes06/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes05/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes04/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes03/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes02/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes01/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes16/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes15/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes14/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes13/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes12/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes11/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes10/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes09/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes08/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes07/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes06/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes05/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes04/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes03/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes02/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes01/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes16/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes15/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes14/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes13/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes12/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes11/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes10/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes09/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes08/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes07/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes06/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes05/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes04/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes03/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes02/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes01/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes15/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes10/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes08/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes07/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes06/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes05/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes04/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes03/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes01/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes16/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes15/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes14/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes13/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes12/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes11/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes10/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes09/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes08/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes16/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes15/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes13/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes10/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes08/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes05/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes14/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes13/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes01/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes16/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes15/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes10/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes09/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes07/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes05/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes04/c                      | 256x8         | LUT            | 
|main_mid           | RiSB/aes03/c                      | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM1/RiSB/aes16/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM1/RiSB/aes15/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM1/RiSB/aes14/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM1/RiSB/aes13/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM1/RiSB/aes12/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM1/RiSB/aes11/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM1/RiSB/aes10/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM1/RiSB/aes09/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM1/RiSB/aes08/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM1/RiSB/aes07/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM1/RiSB/aes06/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM1/RiSB/aes05/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM1/RiSB/aes04/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM1/RiSB/aes03/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM1/RiSB/aes02/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM1/RiSB/aes01/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM2/RFSB/aes16/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM2/RFSB/aes15/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM2/RFSB/aes14/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM2/RFSB/aes13/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM2/RFSB/aes12/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM2/RFSB/aes10/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM2/RFSB/aes09/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM2/RFSB/aes08/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM2/RFSB/aes07/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM2/RFSB/aes06/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM2/RFSB/aes05/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM2/RFSB/aes04/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM2/RFSB/aes03/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM2/RFSB/aes02/c | 256x8         | LUT            | 
|main               | DUM/encode/last/DUM2/RFSB/aes01/c | 256x8         | LUT            | 
+-------------------+-----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 888.422 ; gain = 576.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 931.543 ; gain = 619.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 997.137 ; gain = 685.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 997.137 ; gain = 685.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 997.137 ; gain = 685.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 997.137 ; gain = 685.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 997.137 ; gain = 685.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 997.137 ; gain = 685.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 997.137 ; gain = 685.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    81|
|3     |LUT1   |     3|
|4     |LUT2   |   163|
|5     |LUT3   |   174|
|6     |LUT4   |   456|
|7     |LUT5   |   545|
|8     |LUT6   |  6572|
|9     |MUXF7  |  1937|
|10    |MUXF8  |   520|
|11    |FDRE   |  1255|
|12    |FDSE   |     7|
|13    |IBUF   |     2|
|14    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-----------------+------+
|      |Instance          |Module           |Cells |
+------+------------------+-----------------+------+
|1     |top               |                 | 11717|
|2     |  DUM             |encryption_main  |  9685|
|3     |    encode        |main_encrypt     |  9685|
|4     |      first       |encrypt_first    |  2269|
|5     |        DUM2      |main_mid_141     |   352|
|6     |          RiSB    |substitution_160 |   352|
|7     |            aes01 |aes_S_box_161    |    22|
|8     |            aes02 |aes_S_box_162    |    22|
|9     |            aes03 |aes_S_box_163    |    22|
|10    |            aes04 |aes_S_box_164    |    22|
|11    |            aes05 |aes_S_box_165    |    22|
|12    |            aes06 |aes_S_box_166    |    22|
|13    |            aes07 |aes_S_box_167    |    22|
|14    |            aes08 |aes_S_box_168    |    22|
|15    |            aes09 |aes_S_box_169    |    22|
|16    |            aes10 |aes_S_box_170    |    22|
|17    |            aes11 |aes_S_box_171    |    22|
|18    |            aes12 |aes_S_box_172    |    22|
|19    |            aes13 |aes_S_box_173    |    22|
|20    |            aes14 |aes_S_box_174    |    22|
|21    |            aes15 |aes_S_box_175    |    22|
|22    |            aes16 |aes_S_box_176    |    22|
|23    |        DUM3      |main_mid_142     |   320|
|24    |          RiSB    |substitution_143 |   320|
|25    |            aes01 |aes_S_box_144    |    20|
|26    |            aes02 |aes_S_box_145    |    20|
|27    |            aes03 |aes_S_box_146    |    20|
|28    |            aes04 |aes_S_box_147    |    20|
|29    |            aes05 |aes_S_box_148    |    20|
|30    |            aes06 |aes_S_box_149    |    20|
|31    |            aes07 |aes_S_box_150    |    20|
|32    |            aes08 |aes_S_box_151    |    20|
|33    |            aes09 |aes_S_box_152    |    20|
|34    |            aes10 |aes_S_box_153    |    20|
|35    |            aes11 |aes_S_box_154    |    20|
|36    |            aes12 |aes_S_box_155    |    20|
|37    |            aes13 |aes_S_box_156    |    20|
|38    |            aes14 |aes_S_box_157    |    20|
|39    |            aes15 |aes_S_box_158    |    20|
|40    |            aes16 |aes_S_box_159    |    20|
|41    |      last        |encrypt_final    |   797|
|42    |        DUM1      |main_mid_107     |   384|
|43    |          RiSB    |substitution_124 |   384|
|44    |            aes01 |aes_S_box_125    |    24|
|45    |            aes02 |aes_S_box_126    |    24|
|46    |            aes03 |aes_S_box_127    |    24|
|47    |            aes04 |aes_S_box_128    |    24|
|48    |            aes05 |aes_S_box_129    |    24|
|49    |            aes06 |aes_S_box_130    |    24|
|50    |            aes07 |aes_S_box_131    |    24|
|51    |            aes08 |aes_S_box_132    |    24|
|52    |            aes09 |aes_S_box_133    |    24|
|53    |            aes10 |aes_S_box_134    |    24|
|54    |            aes11 |aes_S_box_135    |    24|
|55    |            aes12 |aes_S_box_136    |    24|
|56    |            aes13 |aes_S_box_137    |    24|
|57    |            aes14 |aes_S_box_138    |    24|
|58    |            aes15 |aes_S_box_139    |    24|
|59    |            aes16 |aes_S_box_140    |    24|
|60    |        DUM2      |main_final       |   128|
|61    |          RFAk    |addRoundKey      |    67|
|62    |          RFSB    |substitution_108 |    61|
|63    |            aes01 |aes_S_box_109    |     3|
|64    |            aes02 |aes_S_box_110    |     4|
|65    |            aes03 |aes_S_box_111    |     3|
|66    |            aes04 |aes_S_box_112    |     3|
|67    |            aes05 |aes_S_box_113    |     4|
|68    |            aes06 |aes_S_box_114    |     4|
|69    |            aes07 |aes_S_box_115    |     3|
|70    |            aes08 |aes_S_box_116    |     6|
|71    |            aes09 |aes_S_box_117    |     4|
|72    |            aes10 |aes_S_box_118    |     5|
|73    |            aes11 |aes_S_box_119    |     2|
|74    |            aes13 |aes_S_box_120    |     5|
|75    |            aes14 |aes_S_box_121    |     6|
|76    |            aes15 |aes_S_box_122    |     4|
|77    |            aes16 |aes_S_box_123    |     5|
|78    |      mid1        |encrypt_mid      |  2269|
|79    |        DUM1      |main_mid_71      |   352|
|80    |          RiSB    |substitution_90  |   352|
|81    |            aes01 |aes_S_box_91     |    22|
|82    |            aes02 |aes_S_box_92     |    22|
|83    |            aes03 |aes_S_box_93     |    22|
|84    |            aes04 |aes_S_box_94     |    22|
|85    |            aes05 |aes_S_box_95     |    22|
|86    |            aes06 |aes_S_box_96     |    22|
|87    |            aes07 |aes_S_box_97     |    22|
|88    |            aes08 |aes_S_box_98     |    22|
|89    |            aes09 |aes_S_box_99     |    22|
|90    |            aes10 |aes_S_box_100    |    22|
|91    |            aes11 |aes_S_box_101    |    22|
|92    |            aes12 |aes_S_box_102    |    22|
|93    |            aes13 |aes_S_box_103    |    22|
|94    |            aes14 |aes_S_box_104    |    22|
|95    |            aes15 |aes_S_box_105    |    22|
|96    |            aes16 |aes_S_box_106    |    22|
|97    |        DUM2      |main_mid_72      |   320|
|98    |          RiSB    |substitution_73  |   320|
|99    |            aes01 |aes_S_box_74     |    20|
|100   |            aes02 |aes_S_box_75     |    20|
|101   |            aes03 |aes_S_box_76     |    20|
|102   |            aes04 |aes_S_box_77     |    20|
|103   |            aes05 |aes_S_box_78     |    20|
|104   |            aes06 |aes_S_box_79     |    20|
|105   |            aes07 |aes_S_box_80     |    20|
|106   |            aes08 |aes_S_box_81     |    20|
|107   |            aes09 |aes_S_box_82     |    20|
|108   |            aes10 |aes_S_box_83     |    20|
|109   |            aes11 |aes_S_box_84     |    20|
|110   |            aes12 |aes_S_box_85     |    20|
|111   |            aes13 |aes_S_box_86     |    20|
|112   |            aes14 |aes_S_box_87     |    20|
|113   |            aes15 |aes_S_box_88     |    20|
|114   |            aes16 |aes_S_box_89     |    20|
|115   |      mid2        |encrypt_mid_0    |  2269|
|116   |        DUM1      |main_mid_35      |   352|
|117   |          RiSB    |substitution_54  |   352|
|118   |            aes01 |aes_S_box_55     |    22|
|119   |            aes02 |aes_S_box_56     |    22|
|120   |            aes03 |aes_S_box_57     |    22|
|121   |            aes04 |aes_S_box_58     |    22|
|122   |            aes05 |aes_S_box_59     |    22|
|123   |            aes06 |aes_S_box_60     |    22|
|124   |            aes07 |aes_S_box_61     |    22|
|125   |            aes08 |aes_S_box_62     |    22|
|126   |            aes09 |aes_S_box_63     |    22|
|127   |            aes10 |aes_S_box_64     |    22|
|128   |            aes11 |aes_S_box_65     |    22|
|129   |            aes12 |aes_S_box_66     |    22|
|130   |            aes13 |aes_S_box_67     |    22|
|131   |            aes14 |aes_S_box_68     |    22|
|132   |            aes15 |aes_S_box_69     |    22|
|133   |            aes16 |aes_S_box_70     |    22|
|134   |        DUM2      |main_mid_36      |   320|
|135   |          RiSB    |substitution_37  |   320|
|136   |            aes01 |aes_S_box_38     |    20|
|137   |            aes02 |aes_S_box_39     |    20|
|138   |            aes03 |aes_S_box_40     |    20|
|139   |            aes04 |aes_S_box_41     |    20|
|140   |            aes05 |aes_S_box_42     |    20|
|141   |            aes06 |aes_S_box_43     |    20|
|142   |            aes07 |aes_S_box_44     |    20|
|143   |            aes08 |aes_S_box_45     |    20|
|144   |            aes09 |aes_S_box_46     |    20|
|145   |            aes10 |aes_S_box_47     |    20|
|146   |            aes11 |aes_S_box_48     |    20|
|147   |            aes12 |aes_S_box_49     |    20|
|148   |            aes13 |aes_S_box_50     |    20|
|149   |            aes14 |aes_S_box_51     |    20|
|150   |            aes15 |aes_S_box_52     |    20|
|151   |            aes16 |aes_S_box_53     |    20|
|152   |      mid3        |encrypt_mid_1    |  2077|
|153   |        DUM1      |main_mid         |   352|
|154   |          RiSB    |substitution_18  |   352|
|155   |            aes01 |aes_S_box_19     |    22|
|156   |            aes02 |aes_S_box_20     |    22|
|157   |            aes03 |aes_S_box_21     |    22|
|158   |            aes04 |aes_S_box_22     |    22|
|159   |            aes05 |aes_S_box_23     |    22|
|160   |            aes06 |aes_S_box_24     |    22|
|161   |            aes07 |aes_S_box_25     |    22|
|162   |            aes08 |aes_S_box_26     |    22|
|163   |            aes09 |aes_S_box_27     |    22|
|164   |            aes10 |aes_S_box_28     |    22|
|165   |            aes11 |aes_S_box_29     |    22|
|166   |            aes12 |aes_S_box_30     |    22|
|167   |            aes13 |aes_S_box_31     |    22|
|168   |            aes14 |aes_S_box_32     |    22|
|169   |            aes15 |aes_S_box_33     |    22|
|170   |            aes16 |aes_S_box_34     |    22|
|171   |        DUM2      |main_mid_2       |   320|
|172   |          RiSB    |substitution     |   320|
|173   |            aes01 |aes_S_box        |    20|
|174   |            aes02 |aes_S_box_3      |    20|
|175   |            aes03 |aes_S_box_4      |    20|
|176   |            aes04 |aes_S_box_5      |    20|
|177   |            aes05 |aes_S_box_6      |    20|
|178   |            aes06 |aes_S_box_7      |    20|
|179   |            aes07 |aes_S_box_8      |    20|
|180   |            aes08 |aes_S_box_9      |    20|
|181   |            aes09 |aes_S_box_10     |    20|
|182   |            aes10 |aes_S_box_11     |    20|
|183   |            aes11 |aes_S_box_12     |    20|
|184   |            aes12 |aes_S_box_13     |    20|
|185   |            aes13 |aes_S_box_14     |    20|
|186   |            aes14 |aes_S_box_15     |    20|
|187   |            aes15 |aes_S_box_16     |    20|
|188   |            aes16 |aes_S_box_17     |    20|
|189   |  DUT1            |rx               |  1940|
|190   |  DUT3            |tx               |    88|
+------+------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 997.137 ; gain = 685.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:11 . Memory (MB): peak = 997.137 ; gain = 304.598
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 997.137 ; gain = 685.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 997.137 ; gain = 697.922
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jraby/Documents/Encryption/Encryption.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 997.137 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 16 14:19:43 2024...
