{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 21 00:47:53 2021 " "Info: Processing started: Sun Mar 21 00:47:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off computer -c computer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off computer -c computer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "osc_clock " "Info: Assuming node \"osc_clock\" is an undefined clock" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "osc_clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock " "Info: Detected ripple clock \"clock\" as buffer" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "osc_clock register INS\[0\] register STAK_MEM~32 94.84 MHz 10.544 ns Internal " "Info: Clock \"osc_clock\" has Internal fmax of 94.84 MHz between source register \"INS\[0\]\" and destination register \"STAK_MEM~32\" (period= 10.544 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.024 ns + Longest register register " "Info: + Longest register to register delay is 5.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns INS\[0\] 1 REG LCFF_X14_Y4_N9 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y4_N9; Fanout = 16; REG Node = 'INS\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INS[0] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.623 ns) 1.094 ns Equal1~4 2 COMB LCCOMB_X14_Y4_N10 20 " "Info: 2: + IC(0.471 ns) + CELL(0.623 ns) = 1.094 ns; Loc. = LCCOMB_X14_Y4_N10; Fanout = 20; COMB Node = 'Equal1~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { INS[0] Equal1~4 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.206 ns) 2.650 ns STAK_MEM~120 3 COMB LCCOMB_X14_Y2_N16 16 " "Info: 3: + IC(1.350 ns) + CELL(0.206 ns) = 2.650 ns; Loc. = LCCOMB_X14_Y2_N16; Fanout = 16; COMB Node = 'STAK_MEM~120'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { Equal1~4 STAK_MEM~120 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.460 ns) 5.024 ns STAK_MEM~32 4 REG LCFF_X13_Y3_N1 1 " "Info: 4: + IC(1.914 ns) + CELL(0.460 ns) = 5.024 ns; Loc. = LCFF_X13_Y3_N1; Fanout = 1; REG Node = 'STAK_MEM~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.374 ns" { STAK_MEM~120 STAK_MEM~32 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.289 ns ( 25.66 % ) " "Info: Total cell delay = 1.289 ns ( 25.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.735 ns ( 74.34 % ) " "Info: Total interconnect delay = 3.735 ns ( 74.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.024 ns" { INS[0] Equal1~4 STAK_MEM~120 STAK_MEM~32 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.024 ns" { INS[0] {} Equal1~4 {} STAK_MEM~120 {} STAK_MEM~32 {} } { 0.000ns 0.471ns 1.350ns 1.914ns } { 0.000ns 0.623ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.016 ns - Smallest " "Info: - Smallest clock skew is 0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_clock destination 7.034 ns + Shortest register " "Info: + Shortest clock path from clock \"osc_clock\" to destination register is 7.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns osc_clock 1 CLK PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_58; Fanout = 1; CLK Node = 'osc_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc_clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.970 ns) 3.652 ns clock 2 REG LCFF_X12_Y5_N1 2 " "Info: 2: + IC(1.748 ns) + CELL(0.970 ns) = 3.652 ns; Loc. = LCFF_X12_Y5_N1; Fanout = 2; REG Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { osc_clock clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 5.525 ns clock~clkctrl 3 COMB CLKCTRL_G3 85 " "Info: 3: + IC(1.873 ns) + CELL(0.000 ns) = 5.525 ns; Loc. = CLKCTRL_G3; Fanout = 85; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { clock clock~clkctrl } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 7.034 ns STAK_MEM~32 4 REG LCFF_X13_Y3_N1 1 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 7.034 ns; Loc. = LCFF_X13_Y3_N1; Fanout = 1; REG Node = 'STAK_MEM~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clock~clkctrl STAK_MEM~32 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.570 ns ( 36.54 % ) " "Info: Total cell delay = 2.570 ns ( 36.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.464 ns ( 63.46 % ) " "Info: Total interconnect delay = 4.464 ns ( 63.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.034 ns" { osc_clock clock clock~clkctrl STAK_MEM~32 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.034 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} STAK_MEM~32 {} } { 0.000ns 0.000ns 1.748ns 1.873ns 0.843ns } { 0.000ns 0.934ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_clock source 7.018 ns - Longest register " "Info: - Longest clock path from clock \"osc_clock\" to source register is 7.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns osc_clock 1 CLK PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_58; Fanout = 1; CLK Node = 'osc_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc_clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.970 ns) 3.652 ns clock 2 REG LCFF_X12_Y5_N1 2 " "Info: 2: + IC(1.748 ns) + CELL(0.970 ns) = 3.652 ns; Loc. = LCFF_X12_Y5_N1; Fanout = 2; REG Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { osc_clock clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 5.525 ns clock~clkctrl 3 COMB CLKCTRL_G3 85 " "Info: 3: + IC(1.873 ns) + CELL(0.000 ns) = 5.525 ns; Loc. = CLKCTRL_G3; Fanout = 85; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { clock clock~clkctrl } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 7.018 ns INS\[0\] 4 REG LCFF_X14_Y4_N9 16 " "Info: 4: + IC(0.827 ns) + CELL(0.666 ns) = 7.018 ns; Loc. = LCFF_X14_Y4_N9; Fanout = 16; REG Node = 'INS\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clock~clkctrl INS[0] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.570 ns ( 36.62 % ) " "Info: Total cell delay = 2.570 ns ( 36.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.448 ns ( 63.38 % ) " "Info: Total interconnect delay = 4.448 ns ( 63.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.018 ns" { osc_clock clock clock~clkctrl INS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.018 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} INS[0] {} } { 0.000ns 0.000ns 1.748ns 1.873ns 0.827ns } { 0.000ns 0.934ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.034 ns" { osc_clock clock clock~clkctrl STAK_MEM~32 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.034 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} STAK_MEM~32 {} } { 0.000ns 0.000ns 1.748ns 1.873ns 0.843ns } { 0.000ns 0.934ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.018 ns" { osc_clock clock clock~clkctrl INS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.018 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} INS[0] {} } { 0.000ns 0.000ns 1.748ns 1.873ns 0.827ns } { 0.000ns 0.934ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 105 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 105 -1 0 } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.024 ns" { INS[0] Equal1~4 STAK_MEM~120 STAK_MEM~32 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.024 ns" { INS[0] {} Equal1~4 {} STAK_MEM~120 {} STAK_MEM~32 {} } { 0.000ns 0.471ns 1.350ns 1.914ns } { 0.000ns 0.623ns 0.206ns 0.460ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.034 ns" { osc_clock clock clock~clkctrl STAK_MEM~32 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.034 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} STAK_MEM~32 {} } { 0.000ns 0.000ns 1.748ns 1.873ns 0.843ns } { 0.000ns 0.934ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.018 ns" { osc_clock clock clock~clkctrl INS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.018 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} INS[0] {} } { 0.000ns 0.000ns 1.748ns 1.873ns 0.827ns } { 0.000ns 0.934ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "STAK_MEM~40 reset osc_clock -0.988 ns register " "Info: tsu for register \"STAK_MEM~40\" (data pin = \"reset\", clock pin = \"osc_clock\") is -0.988 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.085 ns + Longest pin register " "Info: + Longest pin to register delay is 6.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns reset 1 PIN PIN_22 35 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 35; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.224 ns) + CELL(0.505 ns) 3.829 ns STAK_MEM~150 2 COMB LCCOMB_X15_Y2_N22 4 " "Info: 2: + IC(2.224 ns) + CELL(0.505 ns) = 3.829 ns; Loc. = LCCOMB_X15_Y2_N22; Fanout = 4; COMB Node = 'STAK_MEM~150'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { reset STAK_MEM~150 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.855 ns) 6.085 ns STAK_MEM~40 3 REG LCFF_X12_Y3_N3 1 " "Info: 3: + IC(1.401 ns) + CELL(0.855 ns) = 6.085 ns; Loc. = LCFF_X12_Y3_N3; Fanout = 1; REG Node = 'STAK_MEM~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { STAK_MEM~150 STAK_MEM~40 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.460 ns ( 40.43 % ) " "Info: Total cell delay = 2.460 ns ( 40.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.625 ns ( 59.57 % ) " "Info: Total interconnect delay = 3.625 ns ( 59.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.085 ns" { reset STAK_MEM~150 STAK_MEM~40 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.085 ns" { reset {} reset~combout {} STAK_MEM~150 {} STAK_MEM~40 {} } { 0.000ns 0.000ns 2.224ns 1.401ns } { 0.000ns 1.100ns 0.505ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_clock destination 7.033 ns - Shortest register " "Info: - Shortest clock path from clock \"osc_clock\" to destination register is 7.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns osc_clock 1 CLK PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_58; Fanout = 1; CLK Node = 'osc_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc_clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.970 ns) 3.652 ns clock 2 REG LCFF_X12_Y5_N1 2 " "Info: 2: + IC(1.748 ns) + CELL(0.970 ns) = 3.652 ns; Loc. = LCFF_X12_Y5_N1; Fanout = 2; REG Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { osc_clock clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 5.525 ns clock~clkctrl 3 COMB CLKCTRL_G3 85 " "Info: 3: + IC(1.873 ns) + CELL(0.000 ns) = 5.525 ns; Loc. = CLKCTRL_G3; Fanout = 85; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { clock clock~clkctrl } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 7.033 ns STAK_MEM~40 4 REG LCFF_X12_Y3_N3 1 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 7.033 ns; Loc. = LCFF_X12_Y3_N3; Fanout = 1; REG Node = 'STAK_MEM~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clock~clkctrl STAK_MEM~40 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.570 ns ( 36.54 % ) " "Info: Total cell delay = 2.570 ns ( 36.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.463 ns ( 63.46 % ) " "Info: Total interconnect delay = 4.463 ns ( 63.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.033 ns" { osc_clock clock clock~clkctrl STAK_MEM~40 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.033 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} STAK_MEM~40 {} } { 0.000ns 0.000ns 1.748ns 1.873ns 0.842ns } { 0.000ns 0.934ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.085 ns" { reset STAK_MEM~150 STAK_MEM~40 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.085 ns" { reset {} reset~combout {} STAK_MEM~150 {} STAK_MEM~40 {} } { 0.000ns 0.000ns 2.224ns 1.401ns } { 0.000ns 1.100ns 0.505ns 0.855ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.033 ns" { osc_clock clock clock~clkctrl STAK_MEM~40 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.033 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} STAK_MEM~40 {} } { 0.000ns 0.000ns 1.748ns 1.873ns 0.842ns } { 0.000ns 0.934ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "osc_clock data_out\[3\] INS\[2\] 14.322 ns register " "Info: tco from clock \"osc_clock\" to destination pin \"data_out\[3\]\" through register \"INS\[2\]\" is 14.322 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_clock source 7.018 ns + Longest register " "Info: + Longest clock path from clock \"osc_clock\" to source register is 7.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns osc_clock 1 CLK PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_58; Fanout = 1; CLK Node = 'osc_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc_clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.970 ns) 3.652 ns clock 2 REG LCFF_X12_Y5_N1 2 " "Info: 2: + IC(1.748 ns) + CELL(0.970 ns) = 3.652 ns; Loc. = LCFF_X12_Y5_N1; Fanout = 2; REG Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { osc_clock clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 5.525 ns clock~clkctrl 3 COMB CLKCTRL_G3 85 " "Info: 3: + IC(1.873 ns) + CELL(0.000 ns) = 5.525 ns; Loc. = CLKCTRL_G3; Fanout = 85; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { clock clock~clkctrl } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 7.018 ns INS\[2\] 4 REG LCFF_X14_Y4_N13 13 " "Info: 4: + IC(0.827 ns) + CELL(0.666 ns) = 7.018 ns; Loc. = LCFF_X14_Y4_N13; Fanout = 13; REG Node = 'INS\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clock~clkctrl INS[2] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.570 ns ( 36.62 % ) " "Info: Total cell delay = 2.570 ns ( 36.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.448 ns ( 63.38 % ) " "Info: Total interconnect delay = 4.448 ns ( 63.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.018 ns" { osc_clock clock clock~clkctrl INS[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.018 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} INS[2] {} } { 0.000ns 0.000ns 1.748ns 1.873ns 0.827ns } { 0.000ns 0.934ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 105 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.000 ns + Longest register pin " "Info: + Longest register to pin delay is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns INS\[2\] 1 REG LCFF_X14_Y4_N13 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y4_N13; Fanout = 13; REG Node = 'INS\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INS[2] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.001 ns) + CELL(0.206 ns) 2.207 ns Equal1~0 2 COMB LCCOMB_X15_Y3_N8 4 " "Info: 2: + IC(2.001 ns) + CELL(0.206 ns) = 2.207 ns; Loc. = LCCOMB_X15_Y3_N8; Fanout = 4; COMB Node = 'Equal1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { INS[2] Equal1~0 } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(3.318 ns) 7.000 ns data_out\[3\] 3 PIN PIN_63 0 " "Info: 3: + IC(1.475 ns) + CELL(3.318 ns) = 7.000 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'data_out\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.793 ns" { Equal1~0 data_out[3] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.524 ns ( 50.34 % ) " "Info: Total cell delay = 3.524 ns ( 50.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.476 ns ( 49.66 % ) " "Info: Total interconnect delay = 3.476 ns ( 49.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { INS[2] Equal1~0 data_out[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { INS[2] {} Equal1~0 {} data_out[3] {} } { 0.000ns 2.001ns 1.475ns } { 0.000ns 0.206ns 3.318ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.018 ns" { osc_clock clock clock~clkctrl INS[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.018 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} INS[2] {} } { 0.000ns 0.000ns 1.748ns 1.873ns 0.827ns } { 0.000ns 0.934ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { INS[2] Equal1~0 data_out[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { INS[2] {} Equal1~0 {} data_out[3] {} } { 0.000ns 2.001ns 1.475ns } { 0.000ns 0.206ns 3.318ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "B\[0\] reset osc_clock 4.010 ns register " "Info: th for register \"B\[0\]\" (data pin = \"reset\", clock pin = \"osc_clock\") is 4.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc_clock destination 7.022 ns + Longest register " "Info: + Longest clock path from clock \"osc_clock\" to destination register is 7.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns osc_clock 1 CLK PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_58; Fanout = 1; CLK Node = 'osc_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc_clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.970 ns) 3.652 ns clock 2 REG LCFF_X12_Y5_N1 2 " "Info: 2: + IC(1.748 ns) + CELL(0.970 ns) = 3.652 ns; Loc. = LCFF_X12_Y5_N1; Fanout = 2; REG Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { osc_clock clock } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 5.525 ns clock~clkctrl 3 COMB CLKCTRL_G3 85 " "Info: 3: + IC(1.873 ns) + CELL(0.000 ns) = 5.525 ns; Loc. = CLKCTRL_G3; Fanout = 85; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { clock clock~clkctrl } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 7.022 ns B\[0\] 4 REG LCFF_X15_Y3_N3 5 " "Info: 4: + IC(0.831 ns) + CELL(0.666 ns) = 7.022 ns; Loc. = LCFF_X15_Y3_N3; Fanout = 5; REG Node = 'B\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { clock~clkctrl B[0] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.570 ns ( 36.60 % ) " "Info: Total cell delay = 2.570 ns ( 36.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.452 ns ( 63.40 % ) " "Info: Total interconnect delay = 4.452 ns ( 63.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.022 ns" { osc_clock clock clock~clkctrl B[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.022 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} B[0] {} } { 0.000ns 0.000ns 1.748ns 1.873ns 0.831ns } { 0.000ns 0.934ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 114 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.318 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns reset 1 PIN PIN_22 35 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 35; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.660 ns) 3.318 ns B\[0\] 2 REG LCFF_X15_Y3_N3 5 " "Info: 2: + IC(1.558 ns) + CELL(0.660 ns) = 3.318 ns; Loc. = LCFF_X15_Y3_N3; Fanout = 5; REG Node = 'B\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.218 ns" { reset B[0] } "NODE_NAME" } } { "computer.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/Instructions-Assignment/computer.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.760 ns ( 53.04 % ) " "Info: Total cell delay = 1.760 ns ( 53.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.558 ns ( 46.96 % ) " "Info: Total interconnect delay = 1.558 ns ( 46.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.318 ns" { reset B[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.318 ns" { reset {} reset~combout {} B[0] {} } { 0.000ns 0.000ns 1.558ns } { 0.000ns 1.100ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.022 ns" { osc_clock clock clock~clkctrl B[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.022 ns" { osc_clock {} osc_clock~combout {} clock {} clock~clkctrl {} B[0] {} } { 0.000ns 0.000ns 1.748ns 1.873ns 0.831ns } { 0.000ns 0.934ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.318 ns" { reset B[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.318 ns" { reset {} reset~combout {} B[0] {} } { 0.000ns 0.000ns 1.558ns } { 0.000ns 1.100ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 21 00:47:54 2021 " "Info: Processing ended: Sun Mar 21 00:47:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
