{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522681360882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522681360884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  2 17:02:40 2018 " "Processing started: Mon Apr  2 17:02:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522681360884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522681360884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522681360885 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1522681361146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ControlUnit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behavior " "Found design unit 1: ControlUnit-behavior" {  } { { "ControlUnit.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/ControlUnit.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361680 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/ControlUnit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522681361680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-behavior " "Found design unit 1: CPU-behavior" {  } { { "CPU.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361683 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522681361683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_test.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file CPU_test.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_test-behavior " "Found design unit 1: CPU_test-behavior" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361684 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_test " "Found entity 1: CPU_test" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522681361684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_2v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_2v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_2v1-behavior " "Found design unit 1: add_2v1-behavior" {  } { { "add_2v1.vhd" "" { Text "/home/parallels/Documents/CPU_16b/add_2v1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361686 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_2v1 " "Found entity 1: add_2v1" {  } { { "add_2v1.vhd" "" { Text "/home/parallels/Documents/CPU_16b/add_2v1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522681361686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_n-Behavior " "Found design unit 1: add_n-Behavior" {  } { { "add_n.vhd" "" { Text "/home/parallels/Documents/CPU_16b/add_n.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361687 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_n " "Found entity 1: add_n" {  } { { "add_n.vhd" "" { Text "/home/parallels/Documents/CPU_16b/add_n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522681361687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor_2v1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file substractor_2v1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 substractor_2v1bit-behavior " "Found design unit 1: substractor_2v1bit-behavior" {  } { { "substractor_2v1bit.vhd" "" { Text "/home/parallels/Documents/CPU_16b/substractor_2v1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361689 ""} { "Info" "ISGN_ENTITY_NAME" "1 substractor_2v1bit " "Found entity 1: substractor_2v1bit" {  } { { "substractor_2v1bit.vhd" "" { Text "/home/parallels/Documents/CPU_16b/substractor_2v1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522681361689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file substractor_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 substractor_nbits-behavior " "Found design unit 1: substractor_nbits-behavior" {  } { { "substractor_nbits.vhd" "" { Text "/home/parallels/Documents/CPU_16b/substractor_nbits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361690 ""} { "Info" "ISGN_ENTITY_NAME" "1 substractor_nbits " "Found entity 1: substractor_nbits" {  } { { "substractor_nbits.vhd" "" { Text "/home/parallels/Documents/CPU_16b/substractor_nbits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522681361690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-behavior " "Found design unit 1: add_sub-behavior" {  } { { "add_sub.vhd" "" { Text "/home/parallels/Documents/CPU_16b/add_sub.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361692 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.vhd" "" { Text "/home/parallels/Documents/CPU_16b/add_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522681361692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_n-behavior " "Found design unit 1: reg_n-behavior" {  } { { "reg_n.vhd" "" { Text "/home/parallels/Documents/CPU_16b/reg_n.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361693 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_n " "Found entity 1: reg_n" {  } { { "reg_n.vhd" "" { Text "/home/parallels/Documents/CPU_16b/reg_n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522681361693 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "/home/parallels/Documents/CPU_16b/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1522681361695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behavior " "Found design unit 1: mux-behavior" {  } { { "mux.vhd" "" { Text "/home/parallels/Documents/CPU_16b/mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361695 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "/home/parallels/Documents/CPU_16b/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522681361695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522681361695 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mult.vhd " "Can't analyze file -- file mult.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1522681361695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_test " "Elaborating entity \"CPU_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522681361781 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[16\] CPU_test.vhdl(7) " "Using initial value X (don't care) for net \"LEDR\[16\]\" at CPU_test.vhdl(7)" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522681361786 "|CPU_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:Proc " "Elaborating entity \"CPU\" for hierarchy \"CPU:Proc\"" {  } { { "CPU_test.vhdl" "Proc" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522681361810 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bus_out CPU.vhdl(7) " "VHDL Signal Declaration warning at CPU.vhdl(7): used implicit default value for signal \"bus_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU.vhdl" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522681361811 "|CPU_test|CPU:Proc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout CPU.vhdl(41) " "Verilog HDL or VHDL warning at CPU.vhdl(41): object \"cout\" assigned a value but never read" {  } { { "CPU.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU.vhdl" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522681361811 "|CPU_test|CPU:Proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n CPU:Proc\|reg_n:reg_ir " "Elaborating entity \"reg_n\" for hierarchy \"CPU:Proc\|reg_n:reg_ir\"" {  } { { "CPU.vhdl" "reg_ir" { Text "/home/parallels/Documents/CPU_16b/CPU.vhdl" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522681361831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit CPU:Proc\|ControlUnit:cu " "Elaborating entity \"ControlUnit\" for hierarchy \"CPU:Proc\|ControlUnit:cu\"" {  } { { "CPU.vhdl" "cu" { Text "/home/parallels/Documents/CPU_16b/CPU.vhdl" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522681361840 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg ControlUnit.vhdl(32) " "VHDL Process Statement warning at ControlUnit.vhdl(32): inferring latch(es) for signal or variable \"reg\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/ControlUnit.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522681361844 "|CPU_test|CPU:Proc|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bus_sel ControlUnit.vhdl(32) " "VHDL Process Statement warning at ControlUnit.vhdl(32): inferring latch(es) for signal or variable \"bus_sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/ControlUnit.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522681361844 "|CPU_test|CPU:Proc|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_sel\[0\] ControlUnit.vhdl(32) " "Inferred latch for \"bus_sel\[0\]\" at ControlUnit.vhdl(32)" {  } { { "ControlUnit.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/ControlUnit.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522681361848 "|CPU_test|CPU:Proc|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_sel\[1\] ControlUnit.vhdl(32) " "Inferred latch for \"bus_sel\[1\]\" at ControlUnit.vhdl(32)" {  } { { "ControlUnit.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/ControlUnit.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522681361848 "|CPU_test|CPU:Proc|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_sel\[2\] ControlUnit.vhdl(32) " "Inferred latch for \"bus_sel\[2\]\" at ControlUnit.vhdl(32)" {  } { { "ControlUnit.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/ControlUnit.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522681361848 "|CPU_test|CPU:Proc|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_sel\[3\] ControlUnit.vhdl(32) " "Inferred latch for \"bus_sel\[3\]\" at ControlUnit.vhdl(32)" {  } { { "ControlUnit.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/ControlUnit.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522681361849 "|CPU_test|CPU:Proc|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\] ControlUnit.vhdl(32) " "Inferred latch for \"reg\[0\]\" at ControlUnit.vhdl(32)" {  } { { "ControlUnit.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/ControlUnit.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522681361849 "|CPU_test|CPU:Proc|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\] ControlUnit.vhdl(32) " "Inferred latch for \"reg\[1\]\" at ControlUnit.vhdl(32)" {  } { { "ControlUnit.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/ControlUnit.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522681361849 "|CPU_test|CPU:Proc|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\] ControlUnit.vhdl(32) " "Inferred latch for \"reg\[2\]\" at ControlUnit.vhdl(32)" {  } { { "ControlUnit.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/ControlUnit.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522681361849 "|CPU_test|CPU:Proc|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\] ControlUnit.vhdl(32) " "Inferred latch for \"reg\[3\]\" at ControlUnit.vhdl(32)" {  } { { "ControlUnit.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/ControlUnit.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522681361849 "|CPU_test|CPU:Proc|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\] ControlUnit.vhdl(32) " "Inferred latch for \"reg\[4\]\" at ControlUnit.vhdl(32)" {  } { { "ControlUnit.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/ControlUnit.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522681361850 "|CPU_test|CPU:Proc|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\] ControlUnit.vhdl(32) " "Inferred latch for \"reg\[5\]\" at ControlUnit.vhdl(32)" {  } { { "ControlUnit.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/ControlUnit.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522681361850 "|CPU_test|CPU:Proc|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\] ControlUnit.vhdl(32) " "Inferred latch for \"reg\[6\]\" at ControlUnit.vhdl(32)" {  } { { "ControlUnit.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/ControlUnit.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522681361850 "|CPU_test|CPU:Proc|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\] ControlUnit.vhdl(32) " "Inferred latch for \"reg\[7\]\" at ControlUnit.vhdl(32)" {  } { { "ControlUnit.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/ControlUnit.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522681361850 "|CPU_test|CPU:Proc|ControlUnit:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n CPU:Proc\|reg_n:reg_0 " "Elaborating entity \"reg_n\" for hierarchy \"CPU:Proc\|reg_n:reg_0\"" {  } { { "CPU.vhdl" "reg_0" { Text "/home/parallels/Documents/CPU_16b/CPU.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522681361866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub CPU:Proc\|add_sub:ALU " "Elaborating entity \"add_sub\" for hierarchy \"CPU:Proc\|add_sub:ALU\"" {  } { { "CPU.vhdl" "ALU" { Text "/home/parallels/Documents/CPU_16b/CPU.vhdl" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522681361880 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cout add_sub.vhd(9) " "VHDL Signal Declaration warning at add_sub.vhd(9): used implicit default value for signal \"Cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "add_sub.vhd" "" { Text "/home/parallels/Documents/CPU_16b/add_sub.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522681361880 "|CPU_test|CPU:Proc|add_sub:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cadd add_sub.vhd(37) " "Verilog HDL or VHDL warning at add_sub.vhd(37): object \"Cadd\" assigned a value but never read" {  } { { "add_sub.vhd" "" { Text "/home/parallels/Documents/CPU_16b/add_sub.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522681361881 "|CPU_test|CPU:Proc|add_sub:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Csub add_sub.vhd(37) " "Verilog HDL or VHDL warning at add_sub.vhd(37): object \"Csub\" assigned a value but never read" {  } { { "add_sub.vhd" "" { Text "/home/parallels/Documents/CPU_16b/add_sub.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522681361881 "|CPU_test|CPU:Proc|add_sub:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sel add_sub.vhd(47) " "VHDL Process Statement warning at add_sub.vhd(47): signal \"Sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add_sub.vhd" "" { Text "/home/parallels/Documents/CPU_16b/add_sub.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522681361882 "|CPU_test|CPU:Proc|add_sub:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_n CPU:Proc\|add_sub:ALU\|add_n:add " "Elaborating entity \"add_n\" for hierarchy \"CPU:Proc\|add_sub:ALU\|add_n:add\"" {  } { { "add_sub.vhd" "add" { Text "/home/parallels/Documents/CPU_16b/add_sub.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522681361888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_2v1 CPU:Proc\|add_sub:ALU\|add_n:add\|add_2v1:\\adders:0:cas_0:ad_0 " "Elaborating entity \"add_2v1\" for hierarchy \"CPU:Proc\|add_sub:ALU\|add_n:add\|add_2v1:\\adders:0:cas_0:ad_0\"" {  } { { "add_n.vhd" "\\adders:0:cas_0:ad_0" { Text "/home/parallels/Documents/CPU_16b/add_n.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522681361894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor_nbits CPU:Proc\|add_sub:ALU\|substractor_nbits:sub " "Elaborating entity \"substractor_nbits\" for hierarchy \"CPU:Proc\|add_sub:ALU\|substractor_nbits:sub\"" {  } { { "add_sub.vhd" "sub" { Text "/home/parallels/Documents/CPU_16b/add_sub.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522681361909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor_2v1bit CPU:Proc\|add_sub:ALU\|substractor_nbits:sub\|substractor_2v1bit:\\sub_loop:15:sub " "Elaborating entity \"substractor_2v1bit\" for hierarchy \"CPU:Proc\|add_sub:ALU\|substractor_nbits:sub\|substractor_2v1bit:\\sub_loop:15:sub\"" {  } { { "substractor_nbits.vhd" "\\sub_loop:15:sub" { Text "/home/parallels/Documents/CPU_16b/substractor_nbits.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522681361916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux CPU:Proc\|mux:MUX1 " "Elaborating entity \"mux\" for hierarchy \"CPU:Proc\|mux:MUX1\"" {  } { { "CPU.vhdl" "MUX1" { Text "/home/parallels/Documents/CPU_16b/CPU.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522681361936 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522681362434 "|CPU_test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522681362434 "|CPU_test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522681362434 "|CPU_test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522681362434 "|CPU_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522681362434 "|CPU_test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522681362434 "|CPU_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522681362434 "|CPU_test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522681362434 "|CPU_test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522681362434 "|CPU_test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522681362434 "|CPU_test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522681362434 "|CPU_test|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522681362434 "|CPU_test|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522681362434 "|CPU_test|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522681362434 "|CPU_test|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522681362434 "|CPU_test|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522681362434 "|CPU_test|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522681362434 "|CPU_test|LEDR[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522681362434 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1522681362489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522681362703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362703 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "CPU_test.vhdl" "" { Text "/home/parallels/Documents/CPU_16b/CPU_test.vhdl" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522681362824 "|CPU_test|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1522681362824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522681362826 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522681362826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522681362826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522681362826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522681362840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  2 17:02:42 2018 " "Processing ended: Mon Apr  2 17:02:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522681362840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522681362840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522681362840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522681362840 ""}
