// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_attention_kernel_attention,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu250-figd2104-2L-e,HLS_INPUT_CLOCK=50.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=36.500000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=26856,HLS_SYN_LUT=38813,HLS_VERSION=2022_1}" *)

module kernel_attention (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 119'd1;
parameter    ap_ST_fsm_state2 = 119'd2;
parameter    ap_ST_fsm_state3 = 119'd4;
parameter    ap_ST_fsm_state4 = 119'd8;
parameter    ap_ST_fsm_state5 = 119'd16;
parameter    ap_ST_fsm_state6 = 119'd32;
parameter    ap_ST_fsm_state7 = 119'd64;
parameter    ap_ST_fsm_state8 = 119'd128;
parameter    ap_ST_fsm_state9 = 119'd256;
parameter    ap_ST_fsm_state10 = 119'd512;
parameter    ap_ST_fsm_state11 = 119'd1024;
parameter    ap_ST_fsm_state12 = 119'd2048;
parameter    ap_ST_fsm_state13 = 119'd4096;
parameter    ap_ST_fsm_state14 = 119'd8192;
parameter    ap_ST_fsm_state15 = 119'd16384;
parameter    ap_ST_fsm_state16 = 119'd32768;
parameter    ap_ST_fsm_state17 = 119'd65536;
parameter    ap_ST_fsm_state18 = 119'd131072;
parameter    ap_ST_fsm_state19 = 119'd262144;
parameter    ap_ST_fsm_state20 = 119'd524288;
parameter    ap_ST_fsm_state21 = 119'd1048576;
parameter    ap_ST_fsm_state22 = 119'd2097152;
parameter    ap_ST_fsm_state23 = 119'd4194304;
parameter    ap_ST_fsm_state24 = 119'd8388608;
parameter    ap_ST_fsm_state25 = 119'd16777216;
parameter    ap_ST_fsm_state26 = 119'd33554432;
parameter    ap_ST_fsm_state27 = 119'd67108864;
parameter    ap_ST_fsm_state28 = 119'd134217728;
parameter    ap_ST_fsm_state29 = 119'd268435456;
parameter    ap_ST_fsm_state30 = 119'd536870912;
parameter    ap_ST_fsm_state31 = 119'd1073741824;
parameter    ap_ST_fsm_state32 = 119'd2147483648;
parameter    ap_ST_fsm_state33 = 119'd4294967296;
parameter    ap_ST_fsm_state34 = 119'd8589934592;
parameter    ap_ST_fsm_state35 = 119'd17179869184;
parameter    ap_ST_fsm_state36 = 119'd34359738368;
parameter    ap_ST_fsm_state37 = 119'd68719476736;
parameter    ap_ST_fsm_state38 = 119'd137438953472;
parameter    ap_ST_fsm_state39 = 119'd274877906944;
parameter    ap_ST_fsm_state40 = 119'd549755813888;
parameter    ap_ST_fsm_state41 = 119'd1099511627776;
parameter    ap_ST_fsm_state42 = 119'd2199023255552;
parameter    ap_ST_fsm_state43 = 119'd4398046511104;
parameter    ap_ST_fsm_state44 = 119'd8796093022208;
parameter    ap_ST_fsm_state45 = 119'd17592186044416;
parameter    ap_ST_fsm_state46 = 119'd35184372088832;
parameter    ap_ST_fsm_state47 = 119'd70368744177664;
parameter    ap_ST_fsm_state48 = 119'd140737488355328;
parameter    ap_ST_fsm_state49 = 119'd281474976710656;
parameter    ap_ST_fsm_state50 = 119'd562949953421312;
parameter    ap_ST_fsm_state51 = 119'd1125899906842624;
parameter    ap_ST_fsm_state52 = 119'd2251799813685248;
parameter    ap_ST_fsm_state53 = 119'd4503599627370496;
parameter    ap_ST_fsm_state54 = 119'd9007199254740992;
parameter    ap_ST_fsm_state55 = 119'd18014398509481984;
parameter    ap_ST_fsm_state56 = 119'd36028797018963968;
parameter    ap_ST_fsm_state57 = 119'd72057594037927936;
parameter    ap_ST_fsm_state58 = 119'd144115188075855872;
parameter    ap_ST_fsm_state59 = 119'd288230376151711744;
parameter    ap_ST_fsm_state60 = 119'd576460752303423488;
parameter    ap_ST_fsm_state61 = 119'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 119'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 119'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 119'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 119'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 119'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 119'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 119'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 119'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 119'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 119'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 119'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 119'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 119'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 119'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 119'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 119'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 119'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 119'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 119'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 119'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 119'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 119'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 119'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 119'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 119'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 119'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 119'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 119'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 119'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 119'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 119'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 119'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 119'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 119'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 119'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 119'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 119'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 119'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 119'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 119'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 119'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 119'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 119'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 119'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 119'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 119'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 119'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 119'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 119'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 119'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 119'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 119'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 119'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 119'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 119'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 119'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 119'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 119'd332306998946228968225951765070086144;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 9;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [118:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] buffer_DataIn_1;
wire   [63:0] afterNorm;
wire   [63:0] norm1_mean;
wire   [63:0] norm1_var;
wire   [63:0] norm1_weight;
wire   [63:0] norm1_bias;
wire   [63:0] afterPad;
wire   [63:0] afterRearrangeX;
wire   [63:0] afterPad1;
wire   [63:0] afterConv1;
wire   [63:0] kernel1;
wire   [63:0] bias1;
wire   [63:0] in_qk;
wire   [63:0] in_q;
wire   [63:0] in_k;
wire   [63:0] afterQKMultiplication;
wire   [63:0] afterSoftmax;
wire   [63:0] afterRearrangeX2;
wire   [63:0] afterQKXMultiplication;
wire   [63:0] afterRearrangeQKX;
wire   [63:0] afterPad2;
wire   [63:0] afterConv2;
wire   [63:0] kernel2;
wire   [63:0] bias2;
wire   [63:0] afterAct2;
wire   [63:0] QKV;
wire   [63:0] buffer_out;
wire   [63:0] buffer_result;
reg    gmem0_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    gmem0_blk_n_AW;
wire    ap_CS_fsm_state38;
reg    gmem0_blk_n_B;
wire    ap_CS_fsm_state119;
reg    gmem1_blk_n_AW;
wire    ap_CS_fsm_state8;
reg    gmem1_blk_n_B;
wire    ap_CS_fsm_state31;
reg    gmem1_blk_n_AR;
wire    ap_CS_fsm_state32;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state10;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state23;
reg    gmem_blk_n_AW;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state86;
wire    ap_CS_fsm_state97;
wire    ap_CS_fsm_state106;
wire   [63:0] grp_fu_665_p1;
reg   [63:0] reg_682;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state24;
reg   [63:0] buffer_result_read_reg_1056;
reg   [63:0] buffer_out_read_reg_1061;
reg   [63:0] QKV_read_reg_1067;
reg   [63:0] afterAct2_read_reg_1073;
reg   [63:0] bias2_read_reg_1079;
reg   [63:0] kernel2_read_reg_1084;
reg   [63:0] afterConv2_read_reg_1089;
reg   [63:0] afterRearrangeQKX_read_reg_1095;
reg   [63:0] afterQKXMultiplication_read_reg_1101;
reg   [63:0] afterRearrangeX2_read_reg_1107;
reg   [63:0] afterSoftmax_read_reg_1113;
reg   [63:0] afterQKMultiplication_read_reg_1119;
reg   [63:0] in_k_read_reg_1126;
reg   [63:0] in_q_read_reg_1132;
reg   [63:0] in_qk_read_reg_1138;
reg   [63:0] bias1_read_reg_1144;
reg   [63:0] kernel1_read_reg_1149;
reg   [63:0] afterConv1_read_reg_1154;
reg   [63:0] afterRearrangeX_read_reg_1160;
reg   [63:0] afterPad_read_reg_1167;
reg   [61:0] trunc_ln_reg_1173;
reg   [61:0] trunc_ln371_1_reg_1179;
reg   [61:0] trunc_ln371_2_reg_1186;
reg   [61:0] trunc_ln371_3_reg_1191;
reg   [61:0] trunc_ln371_4_reg_1196;
reg   [61:0] trunc_ln371_5_reg_1201;
reg   [63:0] gmem1_addr_reg_1211;
wire  signed [62:0] sext_ln371_2_fu_773_p1;
reg  signed [62:0] sext_ln371_2_reg_1216;
wire  signed [62:0] sext_ln371_3_fu_776_p1;
reg  signed [62:0] sext_ln371_3_reg_1221;
wire  signed [62:0] sext_ln371_4_fu_779_p1;
reg  signed [62:0] sext_ln371_4_reg_1226;
wire  signed [62:0] sext_ln371_5_fu_782_p1;
reg  signed [62:0] sext_ln371_5_reg_1231;
reg   [63:0] gmem_addr_1_reg_1239;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln371_fu_788_p2;
reg   [63:0] gmem_addr_2_reg_1245;
reg   [63:0] gmem_addr_3_reg_1251;
reg   [63:0] gmem_addr_4_reg_1257;
reg   [61:0] trunc_ln268_1_reg_1263;
reg   [31:0] gmem_addr_1_read_reg_1269;
reg   [31:0] gmem_addr_2_read_reg_1274;
wire   [63:0] add29_i_fu_671_p2;
reg   [63:0] add29_i_reg_1279;
wire    ap_CS_fsm_state20;
reg   [31:0] gmem_addr_3_read_reg_1284;
reg   [31:0] gmem_addr_4_read_reg_1289;
wire   [63:0] conv36_i_fu_668_p1;
reg   [63:0] conv36_i_reg_1294;
wire   [31:0] empty_116_fu_890_p1;
reg   [31:0] empty_116_reg_1299;
wire    ap_CS_fsm_state25;
wire   [63:0] grp_fu_676_p2;
reg   [63:0] tmp_reg_1304;
wire  signed [61:0] trunc_ln6_fu_894_p4;
reg   [61:0] trunc_ln6_reg_1309;
reg   [61:0] trunc_ln1_reg_1324;
wire    ap_CS_fsm_state48;
wire  signed [61:0] trunc_ln230_1_fu_933_p4;
reg   [61:0] trunc_ln230_1_reg_1330;
reg   [61:0] trunc_ln7_reg_1340;
wire    ap_CS_fsm_state57;
reg   [61:0] trunc_ln2_reg_1350;
wire    ap_CS_fsm_state73;
reg   [61:0] trunc_ln3_reg_1361;
wire    ap_CS_fsm_state84;
reg   [61:0] trunc_ln4_reg_1372;
wire    ap_CS_fsm_state95;
reg   [61:0] trunc_ln5_reg_1383;
wire    ap_CS_fsm_state104;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_start;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_done;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_idle;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_ready;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_WVALID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_WDATA;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_WSTRB;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_WLAST;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_WID;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_WUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_RREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_BREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_WVALID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_WDATA;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_WSTRB;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_WLAST;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_WID;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_WUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_RREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_BREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_start;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_done;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_idle;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_ready;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_WVALID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_WDATA;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_WSTRB;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_WLAST;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_WID;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_WUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_RREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_BREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_WVALID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_WDATA;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_WSTRB;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_WLAST;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_WID;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_WUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_RREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_BREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_start;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_done;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_idle;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_ready;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_WVALID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_WDATA;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_WSTRB;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_WLAST;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_WID;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_WUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_RREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_BREADY;
wire    grp_DW_conv_fu_557_ap_start;
wire    grp_DW_conv_fu_557_ap_done;
wire    grp_DW_conv_fu_557_ap_idle;
wire    grp_DW_conv_fu_557_ap_ready;
wire    grp_DW_conv_fu_557_m_axi_gmem_AWVALID;
wire   [63:0] grp_DW_conv_fu_557_m_axi_gmem_AWADDR;
wire   [0:0] grp_DW_conv_fu_557_m_axi_gmem_AWID;
wire   [31:0] grp_DW_conv_fu_557_m_axi_gmem_AWLEN;
wire   [2:0] grp_DW_conv_fu_557_m_axi_gmem_AWSIZE;
wire   [1:0] grp_DW_conv_fu_557_m_axi_gmem_AWBURST;
wire   [1:0] grp_DW_conv_fu_557_m_axi_gmem_AWLOCK;
wire   [3:0] grp_DW_conv_fu_557_m_axi_gmem_AWCACHE;
wire   [2:0] grp_DW_conv_fu_557_m_axi_gmem_AWPROT;
wire   [3:0] grp_DW_conv_fu_557_m_axi_gmem_AWQOS;
wire   [3:0] grp_DW_conv_fu_557_m_axi_gmem_AWREGION;
wire   [0:0] grp_DW_conv_fu_557_m_axi_gmem_AWUSER;
wire    grp_DW_conv_fu_557_m_axi_gmem_WVALID;
wire   [31:0] grp_DW_conv_fu_557_m_axi_gmem_WDATA;
wire   [3:0] grp_DW_conv_fu_557_m_axi_gmem_WSTRB;
wire    grp_DW_conv_fu_557_m_axi_gmem_WLAST;
wire   [0:0] grp_DW_conv_fu_557_m_axi_gmem_WID;
wire   [0:0] grp_DW_conv_fu_557_m_axi_gmem_WUSER;
wire    grp_DW_conv_fu_557_m_axi_gmem_ARVALID;
wire   [63:0] grp_DW_conv_fu_557_m_axi_gmem_ARADDR;
wire   [0:0] grp_DW_conv_fu_557_m_axi_gmem_ARID;
wire   [31:0] grp_DW_conv_fu_557_m_axi_gmem_ARLEN;
wire   [2:0] grp_DW_conv_fu_557_m_axi_gmem_ARSIZE;
wire   [1:0] grp_DW_conv_fu_557_m_axi_gmem_ARBURST;
wire   [1:0] grp_DW_conv_fu_557_m_axi_gmem_ARLOCK;
wire   [3:0] grp_DW_conv_fu_557_m_axi_gmem_ARCACHE;
wire   [2:0] grp_DW_conv_fu_557_m_axi_gmem_ARPROT;
wire   [3:0] grp_DW_conv_fu_557_m_axi_gmem_ARQOS;
wire   [3:0] grp_DW_conv_fu_557_m_axi_gmem_ARREGION;
wire   [0:0] grp_DW_conv_fu_557_m_axi_gmem_ARUSER;
wire    grp_DW_conv_fu_557_m_axi_gmem_RREADY;
wire    grp_DW_conv_fu_557_m_axi_gmem_BREADY;
reg   [63:0] grp_DW_conv_fu_557_in_r;
reg   [63:0] grp_DW_conv_fu_557_kernel;
reg   [63:0] grp_DW_conv_fu_557_bias;
reg   [7:0] grp_DW_conv_fu_557_p_read4;
reg   [63:0] grp_DW_conv_fu_557_out_r;
wire    grp_compute_skip_fu_570_ap_start;
wire    grp_compute_skip_fu_570_ap_done;
wire    grp_compute_skip_fu_570_ap_idle;
wire    grp_compute_skip_fu_570_ap_ready;
wire    grp_compute_skip_fu_570_m_axi_gmem_AWVALID;
wire   [63:0] grp_compute_skip_fu_570_m_axi_gmem_AWADDR;
wire   [0:0] grp_compute_skip_fu_570_m_axi_gmem_AWID;
wire   [31:0] grp_compute_skip_fu_570_m_axi_gmem_AWLEN;
wire   [2:0] grp_compute_skip_fu_570_m_axi_gmem_AWSIZE;
wire   [1:0] grp_compute_skip_fu_570_m_axi_gmem_AWBURST;
wire   [1:0] grp_compute_skip_fu_570_m_axi_gmem_AWLOCK;
wire   [3:0] grp_compute_skip_fu_570_m_axi_gmem_AWCACHE;
wire   [2:0] grp_compute_skip_fu_570_m_axi_gmem_AWPROT;
wire   [3:0] grp_compute_skip_fu_570_m_axi_gmem_AWQOS;
wire   [3:0] grp_compute_skip_fu_570_m_axi_gmem_AWREGION;
wire   [0:0] grp_compute_skip_fu_570_m_axi_gmem_AWUSER;
wire    grp_compute_skip_fu_570_m_axi_gmem_WVALID;
wire   [31:0] grp_compute_skip_fu_570_m_axi_gmem_WDATA;
wire   [3:0] grp_compute_skip_fu_570_m_axi_gmem_WSTRB;
wire    grp_compute_skip_fu_570_m_axi_gmem_WLAST;
wire   [0:0] grp_compute_skip_fu_570_m_axi_gmem_WID;
wire   [0:0] grp_compute_skip_fu_570_m_axi_gmem_WUSER;
wire    grp_compute_skip_fu_570_m_axi_gmem_ARVALID;
wire   [63:0] grp_compute_skip_fu_570_m_axi_gmem_ARADDR;
wire   [0:0] grp_compute_skip_fu_570_m_axi_gmem_ARID;
wire   [31:0] grp_compute_skip_fu_570_m_axi_gmem_ARLEN;
wire   [2:0] grp_compute_skip_fu_570_m_axi_gmem_ARSIZE;
wire   [1:0] grp_compute_skip_fu_570_m_axi_gmem_ARBURST;
wire   [1:0] grp_compute_skip_fu_570_m_axi_gmem_ARLOCK;
wire   [3:0] grp_compute_skip_fu_570_m_axi_gmem_ARCACHE;
wire   [2:0] grp_compute_skip_fu_570_m_axi_gmem_ARPROT;
wire   [3:0] grp_compute_skip_fu_570_m_axi_gmem_ARQOS;
wire   [3:0] grp_compute_skip_fu_570_m_axi_gmem_ARREGION;
wire   [0:0] grp_compute_skip_fu_570_m_axi_gmem_ARUSER;
wire    grp_compute_skip_fu_570_m_axi_gmem_RREADY;
wire    grp_compute_skip_fu_570_m_axi_gmem_BREADY;
reg   [63:0] grp_compute_skip_fu_570_afterAct;
reg   [63:0] grp_compute_skip_fu_570_buffer_result;
reg   [7:0] grp_compute_skip_fu_570_p_read1;
wire    grp_get_qk_fu_581_ap_start;
wire    grp_get_qk_fu_581_ap_done;
wire    grp_get_qk_fu_581_ap_idle;
wire    grp_get_qk_fu_581_ap_ready;
wire    grp_get_qk_fu_581_m_axi_gmem_AWVALID;
wire   [63:0] grp_get_qk_fu_581_m_axi_gmem_AWADDR;
wire   [0:0] grp_get_qk_fu_581_m_axi_gmem_AWID;
wire   [31:0] grp_get_qk_fu_581_m_axi_gmem_AWLEN;
wire   [2:0] grp_get_qk_fu_581_m_axi_gmem_AWSIZE;
wire   [1:0] grp_get_qk_fu_581_m_axi_gmem_AWBURST;
wire   [1:0] grp_get_qk_fu_581_m_axi_gmem_AWLOCK;
wire   [3:0] grp_get_qk_fu_581_m_axi_gmem_AWCACHE;
wire   [2:0] grp_get_qk_fu_581_m_axi_gmem_AWPROT;
wire   [3:0] grp_get_qk_fu_581_m_axi_gmem_AWQOS;
wire   [3:0] grp_get_qk_fu_581_m_axi_gmem_AWREGION;
wire   [0:0] grp_get_qk_fu_581_m_axi_gmem_AWUSER;
wire    grp_get_qk_fu_581_m_axi_gmem_WVALID;
wire   [31:0] grp_get_qk_fu_581_m_axi_gmem_WDATA;
wire   [3:0] grp_get_qk_fu_581_m_axi_gmem_WSTRB;
wire    grp_get_qk_fu_581_m_axi_gmem_WLAST;
wire   [0:0] grp_get_qk_fu_581_m_axi_gmem_WID;
wire   [0:0] grp_get_qk_fu_581_m_axi_gmem_WUSER;
wire    grp_get_qk_fu_581_m_axi_gmem_ARVALID;
wire   [63:0] grp_get_qk_fu_581_m_axi_gmem_ARADDR;
wire   [0:0] grp_get_qk_fu_581_m_axi_gmem_ARID;
wire   [31:0] grp_get_qk_fu_581_m_axi_gmem_ARLEN;
wire   [2:0] grp_get_qk_fu_581_m_axi_gmem_ARSIZE;
wire   [1:0] grp_get_qk_fu_581_m_axi_gmem_ARBURST;
wire   [1:0] grp_get_qk_fu_581_m_axi_gmem_ARLOCK;
wire   [3:0] grp_get_qk_fu_581_m_axi_gmem_ARCACHE;
wire   [2:0] grp_get_qk_fu_581_m_axi_gmem_ARPROT;
wire   [3:0] grp_get_qk_fu_581_m_axi_gmem_ARQOS;
wire   [3:0] grp_get_qk_fu_581_m_axi_gmem_ARREGION;
wire   [0:0] grp_get_qk_fu_581_m_axi_gmem_ARUSER;
wire    grp_get_qk_fu_581_m_axi_gmem_RREADY;
wire    grp_get_qk_fu_581_m_axi_gmem_BREADY;
wire    grp_compute_multiplication_fu_590_ap_start;
wire    grp_compute_multiplication_fu_590_ap_done;
wire    grp_compute_multiplication_fu_590_ap_idle;
wire    grp_compute_multiplication_fu_590_ap_ready;
wire    grp_compute_multiplication_fu_590_m_axi_gmem_AWVALID;
wire   [63:0] grp_compute_multiplication_fu_590_m_axi_gmem_AWADDR;
wire   [0:0] grp_compute_multiplication_fu_590_m_axi_gmem_AWID;
wire   [31:0] grp_compute_multiplication_fu_590_m_axi_gmem_AWLEN;
wire   [2:0] grp_compute_multiplication_fu_590_m_axi_gmem_AWSIZE;
wire   [1:0] grp_compute_multiplication_fu_590_m_axi_gmem_AWBURST;
wire   [1:0] grp_compute_multiplication_fu_590_m_axi_gmem_AWLOCK;
wire   [3:0] grp_compute_multiplication_fu_590_m_axi_gmem_AWCACHE;
wire   [2:0] grp_compute_multiplication_fu_590_m_axi_gmem_AWPROT;
wire   [3:0] grp_compute_multiplication_fu_590_m_axi_gmem_AWQOS;
wire   [3:0] grp_compute_multiplication_fu_590_m_axi_gmem_AWREGION;
wire   [0:0] grp_compute_multiplication_fu_590_m_axi_gmem_AWUSER;
wire    grp_compute_multiplication_fu_590_m_axi_gmem_WVALID;
wire   [31:0] grp_compute_multiplication_fu_590_m_axi_gmem_WDATA;
wire   [3:0] grp_compute_multiplication_fu_590_m_axi_gmem_WSTRB;
wire    grp_compute_multiplication_fu_590_m_axi_gmem_WLAST;
wire   [0:0] grp_compute_multiplication_fu_590_m_axi_gmem_WID;
wire   [0:0] grp_compute_multiplication_fu_590_m_axi_gmem_WUSER;
wire    grp_compute_multiplication_fu_590_m_axi_gmem_ARVALID;
wire   [63:0] grp_compute_multiplication_fu_590_m_axi_gmem_ARADDR;
wire   [0:0] grp_compute_multiplication_fu_590_m_axi_gmem_ARID;
wire   [31:0] grp_compute_multiplication_fu_590_m_axi_gmem_ARLEN;
wire   [2:0] grp_compute_multiplication_fu_590_m_axi_gmem_ARSIZE;
wire   [1:0] grp_compute_multiplication_fu_590_m_axi_gmem_ARBURST;
wire   [1:0] grp_compute_multiplication_fu_590_m_axi_gmem_ARLOCK;
wire   [3:0] grp_compute_multiplication_fu_590_m_axi_gmem_ARCACHE;
wire   [2:0] grp_compute_multiplication_fu_590_m_axi_gmem_ARPROT;
wire   [3:0] grp_compute_multiplication_fu_590_m_axi_gmem_ARQOS;
wire   [3:0] grp_compute_multiplication_fu_590_m_axi_gmem_ARREGION;
wire   [0:0] grp_compute_multiplication_fu_590_m_axi_gmem_ARUSER;
wire    grp_compute_multiplication_fu_590_m_axi_gmem_RREADY;
wire    grp_compute_multiplication_fu_590_m_axi_gmem_BREADY;
reg   [63:0] grp_compute_multiplication_fu_590_in_q;
reg   [63:0] grp_compute_multiplication_fu_590_in_k;
reg   [63:0] grp_compute_multiplication_fu_590_afterQKMultiplication;
reg   [5:0] grp_compute_multiplication_fu_590_p_read3;
reg   [5:0] grp_compute_multiplication_fu_590_p_read4;
reg   [31:0] grp_compute_multiplication_fu_590_scale;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_start;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_done;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_idle;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_ready;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_WVALID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_WDATA;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_WSTRB;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_WLAST;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_WID;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_WUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_RREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_BREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_start;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_done;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_idle;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_ready;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_WVALID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_WDATA;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_WSTRB;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_WLAST;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_WID;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_WUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_RREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_BREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_start;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_done;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_idle;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_ready;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_WVALID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_WDATA;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_WSTRB;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_WLAST;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_WID;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_WUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_RREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_BREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_start;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_done;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_idle;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_ready;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_WVALID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_WDATA;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_WSTRB;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_WLAST;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_WID;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_WUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_RREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_BREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_start;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_done;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_idle;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_ready;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_WVALID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_WDATA;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_WSTRB;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_WLAST;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_WID;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_WUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_RREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_BREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_start;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_done;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_idle;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_ready;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_WVALID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_WDATA;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_WSTRB;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_WLAST;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_WID;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_WUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_RREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_BREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_WVALID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_WDATA;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_WSTRB;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_WLAST;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_WID;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_WUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARVALID;
wire   [63:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARADDR;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARID;
wire   [31:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARLEN;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARBURST;
wire   [1:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARPROT;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARQOS;
wire   [3:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARREGION;
wire   [0:0] grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARUSER;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_RREADY;
wire    grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_BREADY;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg   [31:0] gmem_AWLEN;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg   [31:0] gmem_WDATA;
reg   [3:0] gmem_WSTRB;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [31:0] gmem_ARLEN;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire   [8:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem_BREADY;
reg    gmem0_AWVALID;
wire    gmem0_AWREADY;
reg   [63:0] gmem0_AWADDR;
reg   [31:0] gmem0_AWLEN;
reg    gmem0_WVALID;
wire    gmem0_WREADY;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
reg   [63:0] gmem0_ARADDR;
reg   [31:0] gmem0_ARLEN;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [31:0] gmem0_RDATA;
wire   [8:0] gmem0_RFIFONUM;
wire    gmem0_BVALID;
reg    gmem0_BREADY;
reg    gmem1_AWVALID;
wire    gmem1_AWREADY;
reg   [63:0] gmem1_AWADDR;
reg   [31:0] gmem1_AWLEN;
reg    gmem1_WVALID;
wire    gmem1_WREADY;
reg    gmem1_ARVALID;
wire    gmem1_ARREADY;
reg   [63:0] gmem1_ARADDR;
reg   [31:0] gmem1_ARLEN;
wire    gmem1_RVALID;
reg    gmem1_RREADY;
wire   [31:0] gmem1_RDATA;
wire   [8:0] gmem1_RFIFONUM;
wire    gmem1_BVALID;
reg    gmem1_BREADY;
reg    grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_start_reg;
wire    ap_CS_fsm_state26;
reg    grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_start_reg;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
reg    grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_start_reg;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
reg    grp_DW_conv_fu_557_ap_start_reg;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state85;
reg    grp_compute_skip_fu_570_ap_start_reg;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state96;
reg    grp_get_qk_fu_581_ap_start_reg;
reg   [118:0] ap_NS_fsm;
wire    ap_NS_fsm_state52;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
reg    grp_compute_multiplication_fu_590_ap_start_reg;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state74;
reg    grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_start_reg;
wire    ap_CS_fsm_state58;
reg    grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_start_reg;
wire    ap_CS_fsm_state70;
wire    ap_NS_fsm_state71;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state72;
reg    grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_start_reg;
wire    ap_CS_fsm_state81;
wire    ap_NS_fsm_state82;
wire    ap_CS_fsm_state82;
wire    ap_CS_fsm_state83;
reg    grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_start_reg;
wire    ap_CS_fsm_state92;
wire    ap_NS_fsm_state93;
wire    ap_CS_fsm_state93;
wire    ap_CS_fsm_state94;
reg    grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_start_reg;
wire    ap_CS_fsm_state103;
wire    ap_NS_fsm_state104;
wire    ap_CS_fsm_state105;
reg    grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_start_reg;
wire    ap_CS_fsm_state113;
wire    ap_CS_fsm_state114;
wire  signed [63:0] sext_ln371_fu_753_p1;
wire  signed [63:0] sext_ln371_1_fu_763_p1;
wire  signed [63:0] p_cast35_fu_809_p1;
wire  signed [63:0] p_cast36_fu_824_p1;
wire  signed [63:0] p_cast37_fu_839_p1;
wire  signed [63:0] p_cast38_fu_854_p1;
wire  signed [63:0] sext_ln17_fu_903_p1;
wire  signed [63:0] sext_ln268_1_fu_914_p1;
wire  signed [63:0] sext_ln230_fu_942_p1;
wire  signed [63:0] sext_ln110_fu_963_p1;
wire  signed [63:0] sext_ln177_fu_982_p1;
wire  signed [63:0] sext_ln511_fu_1001_p1;
wire  signed [63:0] sext_ln146_fu_1020_p1;
wire  signed [63:0] sext_ln268_fu_1039_p1;
reg    ap_block_state38_io;
reg   [6:0] c_fu_242;
wire   [6:0] add_ln371_fu_794_p2;
reg   [31:0] grp_fu_665_p0;
wire   [31:0] empty_118_fu_878_p1;
wire   [31:0] empty_120_fu_882_p1;
wire   [31:0] conv36_i_fu_668_p0;
wire    ap_CS_fsm_state21;
wire   [62:0] zext_ln371_fu_800_p1;
wire   [62:0] empty_115_fu_804_p2;
wire   [62:0] empty_117_fu_819_p2;
wire   [62:0] empty_119_fu_834_p2;
wire   [62:0] empty_121_fu_849_p2;
reg    grp_fu_676_ce;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
reg    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
reg    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
reg    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
reg    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
reg    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
reg    ap_ST_fsm_state55_blk;
reg    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
reg    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
reg    ap_ST_fsm_state63_blk;
reg    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
reg    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
reg    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
reg    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
reg    ap_ST_fsm_state85_blk;
reg    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
reg    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
reg    ap_ST_fsm_state96_blk;
reg    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
reg    ap_ST_fsm_state105_blk;
reg    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
reg    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
reg    ap_ST_fsm_state119_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 119'd1;
#0 grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_start_reg = 1'b0;
#0 grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_start_reg = 1'b0;
#0 grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_start_reg = 1'b0;
#0 grp_DW_conv_fu_557_ap_start_reg = 1'b0;
#0 grp_compute_skip_fu_570_ap_start_reg = 1'b0;
#0 grp_get_qk_fu_581_ap_start_reg = 1'b0;
#0 grp_compute_multiplication_fu_590_ap_start_reg = 1'b0;
#0 grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_start_reg = 1'b0;
#0 grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_start_reg = 1'b0;
#0 grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_start_reg = 1'b0;
#0 grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_start_reg = 1'b0;
#0 grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_start_reg = 1'b0;
#0 grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_start_reg = 1'b0;
end

kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_start),
    .ap_done(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_done),
    .ap_idle(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_idle),
    .ap_ready(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_ready),
    .m_axi_gmem0_AWVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .m_axi_gmem1_AWVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(gmem1_AWREADY),
    .m_axi_gmem1_AWADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(gmem1_WREADY),
    .m_axi_gmem1_WDATA(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(1'b0),
    .m_axi_gmem1_ARADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(1'b0),
    .m_axi_gmem1_RREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(32'd0),
    .m_axi_gmem1_RLAST(1'b0),
    .m_axi_gmem1_RID(1'd0),
    .m_axi_gmem1_RFIFONUM(9'd0),
    .m_axi_gmem1_RUSER(1'd0),
    .m_axi_gmem1_RRESP(2'd0),
    .m_axi_gmem1_BVALID(gmem1_BVALID),
    .m_axi_gmem1_BREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .sext_ln371_1(trunc_ln371_1_reg_1179),
    .sext_ln371(trunc_ln_reg_1173),
    .empty(empty_116_reg_1299),
    .tmp(tmp_reg_1304),
    .conv32_i(reg_682),
    .conv36_i(conv36_i_reg_1294)
);

kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_start),
    .ap_done(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_done),
    .ap_idle(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_idle),
    .ap_ready(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_ready),
    .m_axi_gmem1_AWVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(1'b0),
    .m_axi_gmem1_RID(1'd0),
    .m_axi_gmem1_RFIFONUM(gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(1'd0),
    .m_axi_gmem1_RRESP(2'd0),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .m_axi_gmem_AWVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(32'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln17(trunc_ln6_reg_1309),
    .sext_ln371_1(trunc_ln371_1_reg_1179)
);

kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_start),
    .ap_done(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_done),
    .ap_idle(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_idle),
    .ap_ready(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_ready),
    .m_axi_gmem_AWVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .afterPad(afterPad_read_reg_1167),
    .afterRearrangeX(afterRearrangeX_read_reg_1160)
);

kernel_attention_DW_conv grp_DW_conv_fu_557(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_DW_conv_fu_557_ap_start),
    .ap_done(grp_DW_conv_fu_557_ap_done),
    .ap_idle(grp_DW_conv_fu_557_ap_idle),
    .ap_ready(grp_DW_conv_fu_557_ap_ready),
    .m_axi_gmem_AWVALID(grp_DW_conv_fu_557_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_DW_conv_fu_557_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_DW_conv_fu_557_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_DW_conv_fu_557_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_DW_conv_fu_557_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_DW_conv_fu_557_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_DW_conv_fu_557_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_DW_conv_fu_557_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_DW_conv_fu_557_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_DW_conv_fu_557_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_DW_conv_fu_557_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_DW_conv_fu_557_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_DW_conv_fu_557_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_DW_conv_fu_557_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_DW_conv_fu_557_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_DW_conv_fu_557_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_DW_conv_fu_557_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_DW_conv_fu_557_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_DW_conv_fu_557_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_DW_conv_fu_557_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_DW_conv_fu_557_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_DW_conv_fu_557_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_DW_conv_fu_557_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_DW_conv_fu_557_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_DW_conv_fu_557_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_DW_conv_fu_557_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_DW_conv_fu_557_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_DW_conv_fu_557_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_DW_conv_fu_557_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_DW_conv_fu_557_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_DW_conv_fu_557_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_DW_conv_fu_557_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .in_r(grp_DW_conv_fu_557_in_r),
    .kernel(grp_DW_conv_fu_557_kernel),
    .bias(grp_DW_conv_fu_557_bias),
    .p_read4(grp_DW_conv_fu_557_p_read4),
    .out_r(grp_DW_conv_fu_557_out_r)
);

kernel_attention_compute_skip grp_compute_skip_fu_570(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_compute_skip_fu_570_ap_start),
    .ap_done(grp_compute_skip_fu_570_ap_done),
    .ap_idle(grp_compute_skip_fu_570_ap_idle),
    .ap_ready(grp_compute_skip_fu_570_ap_ready),
    .m_axi_gmem_AWVALID(grp_compute_skip_fu_570_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_compute_skip_fu_570_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_compute_skip_fu_570_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_compute_skip_fu_570_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_compute_skip_fu_570_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_compute_skip_fu_570_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_compute_skip_fu_570_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_compute_skip_fu_570_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_compute_skip_fu_570_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_compute_skip_fu_570_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_compute_skip_fu_570_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_compute_skip_fu_570_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_compute_skip_fu_570_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_compute_skip_fu_570_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_compute_skip_fu_570_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_compute_skip_fu_570_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_compute_skip_fu_570_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_compute_skip_fu_570_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_compute_skip_fu_570_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_compute_skip_fu_570_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_compute_skip_fu_570_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_compute_skip_fu_570_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_compute_skip_fu_570_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_compute_skip_fu_570_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_compute_skip_fu_570_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_compute_skip_fu_570_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_compute_skip_fu_570_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_compute_skip_fu_570_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_compute_skip_fu_570_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_compute_skip_fu_570_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_compute_skip_fu_570_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_compute_skip_fu_570_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .afterAct(grp_compute_skip_fu_570_afterAct),
    .buffer_result(grp_compute_skip_fu_570_buffer_result),
    .p_read1(grp_compute_skip_fu_570_p_read1)
);

kernel_attention_get_qk grp_get_qk_fu_581(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_get_qk_fu_581_ap_start),
    .ap_done(grp_get_qk_fu_581_ap_done),
    .ap_idle(grp_get_qk_fu_581_ap_idle),
    .ap_ready(grp_get_qk_fu_581_ap_ready),
    .m_axi_gmem_AWVALID(grp_get_qk_fu_581_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_get_qk_fu_581_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_get_qk_fu_581_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_get_qk_fu_581_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_get_qk_fu_581_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_get_qk_fu_581_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_get_qk_fu_581_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_get_qk_fu_581_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_get_qk_fu_581_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_get_qk_fu_581_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_get_qk_fu_581_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_get_qk_fu_581_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_get_qk_fu_581_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_get_qk_fu_581_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_get_qk_fu_581_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_get_qk_fu_581_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_get_qk_fu_581_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_get_qk_fu_581_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_get_qk_fu_581_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_get_qk_fu_581_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_get_qk_fu_581_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_get_qk_fu_581_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_get_qk_fu_581_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_get_qk_fu_581_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_get_qk_fu_581_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_get_qk_fu_581_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_get_qk_fu_581_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_get_qk_fu_581_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_get_qk_fu_581_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_get_qk_fu_581_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_get_qk_fu_581_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_get_qk_fu_581_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .in_qk(in_qk_read_reg_1138),
    .in_q(in_q_read_reg_1132),
    .in_k(in_k_read_reg_1126)
);

kernel_attention_compute_multiplication grp_compute_multiplication_fu_590(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_compute_multiplication_fu_590_ap_start),
    .ap_done(grp_compute_multiplication_fu_590_ap_done),
    .ap_idle(grp_compute_multiplication_fu_590_ap_idle),
    .ap_ready(grp_compute_multiplication_fu_590_ap_ready),
    .m_axi_gmem_AWVALID(grp_compute_multiplication_fu_590_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_compute_multiplication_fu_590_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_compute_multiplication_fu_590_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_compute_multiplication_fu_590_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_compute_multiplication_fu_590_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_compute_multiplication_fu_590_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_compute_multiplication_fu_590_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_compute_multiplication_fu_590_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_compute_multiplication_fu_590_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_compute_multiplication_fu_590_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_compute_multiplication_fu_590_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_compute_multiplication_fu_590_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_compute_multiplication_fu_590_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_compute_multiplication_fu_590_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_compute_multiplication_fu_590_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_compute_multiplication_fu_590_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_compute_multiplication_fu_590_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_compute_multiplication_fu_590_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_compute_multiplication_fu_590_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_compute_multiplication_fu_590_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_compute_multiplication_fu_590_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_compute_multiplication_fu_590_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_compute_multiplication_fu_590_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_compute_multiplication_fu_590_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_compute_multiplication_fu_590_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_compute_multiplication_fu_590_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_compute_multiplication_fu_590_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_compute_multiplication_fu_590_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_compute_multiplication_fu_590_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_compute_multiplication_fu_590_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_compute_multiplication_fu_590_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_compute_multiplication_fu_590_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .in_q(grp_compute_multiplication_fu_590_in_q),
    .in_k(grp_compute_multiplication_fu_590_in_k),
    .afterQKMultiplication(grp_compute_multiplication_fu_590_afterQKMultiplication),
    .p_read3(grp_compute_multiplication_fu_590_p_read3),
    .p_read4(grp_compute_multiplication_fu_590_p_read4),
    .scale(grp_compute_multiplication_fu_590_scale)
);

kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_start),
    .ap_done(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_done),
    .ap_idle(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_idle),
    .ap_ready(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_ready),
    .m_axi_gmem_AWVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln230_1(trunc_ln230_1_reg_1330),
    .afterQKMultiplication(afterQKMultiplication_read_reg_1119),
    .sext_ln230(trunc_ln7_reg_1340)
);

kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_start),
    .ap_done(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_done),
    .ap_idle(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_idle),
    .ap_ready(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_ready),
    .m_axi_gmem_AWVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln110(trunc_ln1_reg_1324),
    .afterRearrangeX2(afterRearrangeX2_read_reg_1107)
);

kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_start),
    .ap_done(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_done),
    .ap_idle(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_idle),
    .ap_ready(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_ready),
    .m_axi_gmem_AWVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln177(trunc_ln2_reg_1350),
    .afterRearrangeQKX(afterRearrangeQKX_read_reg_1095)
);

kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_start),
    .ap_done(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_done),
    .ap_idle(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_idle),
    .ap_ready(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_ready),
    .m_axi_gmem_AWVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln511(trunc_ln3_reg_1361),
    .afterAct2(afterAct2_read_reg_1073)
);

kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_start),
    .ap_done(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_done),
    .ap_idle(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_idle),
    .ap_ready(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_ready),
    .m_axi_gmem_AWVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln146(trunc_ln4_reg_1372),
    .buffer_out(buffer_out_read_reg_1061)
);

kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_start),
    .ap_done(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_done),
    .ap_idle(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_idle),
    .ap_ready(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_ready),
    .m_axi_gmem_AWVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .m_axi_gmem0_AWVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(1'b0),
    .m_axi_gmem0_ARADDR(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(1'b0),
    .m_axi_gmem0_RREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(32'd0),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(9'd0),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .sext_ln268_1(trunc_ln268_1_reg_1263),
    .sext_ln268(trunc_ln5_reg_1383)
);

kernel_attention_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .buffer_DataIn_1(buffer_DataIn_1),
    .afterNorm(afterNorm),
    .norm1_mean(norm1_mean),
    .norm1_var(norm1_var),
    .norm1_weight(norm1_weight),
    .norm1_bias(norm1_bias),
    .afterPad(afterPad),
    .afterRearrangeX(afterRearrangeX),
    .afterPad1(afterPad1),
    .afterConv1(afterConv1),
    .kernel1(kernel1),
    .bias1(bias1),
    .in_qk(in_qk),
    .in_q(in_q),
    .in_k(in_k),
    .afterQKMultiplication(afterQKMultiplication),
    .afterSoftmax(afterSoftmax),
    .afterRearrangeX2(afterRearrangeX2),
    .afterQKXMultiplication(afterQKXMultiplication),
    .afterRearrangeQKX(afterRearrangeQKX),
    .afterPad2(afterPad2),
    .afterConv2(afterConv2),
    .kernel2(kernel2),
    .bias2(bias2),
    .afterAct2(afterAct2),
    .QKV(QKV),
    .buffer_out(buffer_out),
    .buffer_result(buffer_result)
);

kernel_attention_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_DW( 32 ),
    .USER_AW( 64 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARLEN(gmem_ARLEN),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWLEN(gmem_AWLEN),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(gmem_WDATA),
    .I_WSTRB(gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY)
);

kernel_attention_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .USER_DW( 32 ),
    .USER_AW( 64 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(gmem0_ARADDR),
    .I_ARLEN(gmem0_ARLEN),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RFIFONUM(gmem0_RFIFONUM),
    .I_AWVALID(gmem0_AWVALID),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(gmem0_AWADDR),
    .I_AWLEN(gmem0_AWLEN),
    .I_WVALID(gmem0_WVALID),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_WDATA),
    .I_WSTRB(grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_WSTRB),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(gmem0_BREADY)
);

kernel_attention_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .USER_DW( 32 ),
    .USER_AW( 64 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem1_ARVALID),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(gmem1_ARADDR),
    .I_ARLEN(gmem1_ARLEN),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(gmem1_RREADY),
    .I_RDATA(gmem1_RDATA),
    .I_RFIFONUM(gmem1_RFIFONUM),
    .I_AWVALID(gmem1_AWVALID),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(gmem1_AWADDR),
    .I_AWLEN(gmem1_AWLEN),
    .I_WVALID(gmem1_WVALID),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_WDATA),
    .I_WSTRB(grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_WSTRB),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(gmem1_BREADY)
);

kernel_attention_fpext_32ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_1_no_dsp_1_U196(
    .din0(grp_fu_665_p0),
    .dout(grp_fu_665_p1)
);

kernel_attention_fpext_32ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_1_no_dsp_1_U197(
    .din0(conv36_i_fu_668_p0),
    .dout(conv36_i_fu_668_p1)
);

kernel_attention_dadd_64ns_64ns_64_1_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_1_full_dsp_1_U198(
    .din0(reg_682),
    .din1(64'd4517329193108106637),
    .dout(add29_i_fu_671_p2)
);

kernel_attention_dsqrt_64ns_64ns_64_5_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsqrt_64ns_64ns_64_5_no_dsp_1_U199(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(64'd0),
    .din1(add29_i_reg_1279),
    .ce(grp_fu_676_ce),
    .dout(grp_fu_676_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_DW_conv_fu_557_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state48))) begin
            grp_DW_conv_fu_557_ap_start_reg <= 1'b1;
        end else if ((grp_DW_conv_fu_557_ap_ready == 1'b1)) begin
            grp_DW_conv_fu_557_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_compute_multiplication_fu_590_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state54))) begin
            grp_compute_multiplication_fu_590_ap_start_reg <= 1'b1;
        end else if ((grp_compute_multiplication_fu_590_ap_ready == 1'b1)) begin
            grp_compute_multiplication_fu_590_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_compute_skip_fu_570_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state50))) begin
            grp_compute_skip_fu_570_ap_start_reg <= 1'b1;
        end else if ((grp_compute_skip_fu_570_ap_ready == 1'b1)) begin
            grp_compute_skip_fu_570_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_get_qk_fu_581_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state52) & (1'b1 == ap_CS_fsm_state51))) begin
            grp_get_qk_fu_581_ap_start_reg <= 1'b1;
        end else if ((grp_get_qk_fu_581_ap_ready == 1'b1)) begin
            grp_get_qk_fu_581_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state71) & (1'b1 == ap_CS_fsm_state70))) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_ready == 1'b1)) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state104) & (1'b1 == ap_CS_fsm_state103))) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_ready == 1'b1)) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state82) & (1'b1 == ap_CS_fsm_state81))) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_ready == 1'b1)) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state39)) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_ready == 1'b1)) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state57)) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_ready == 1'b1)) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state113)) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_ready == 1'b1)) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_ready == 1'b1)) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state93) & (1'b1 == ap_CS_fsm_state92))) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_ready == 1'b1)) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state46)) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_ready == 1'b1)) begin
            grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        c_fu_242 <= 7'd0;
    end else if (((icmp_ln371_fu_788_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        c_fu_242 <= add_ln371_fu_794_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        QKV_read_reg_1067 <= QKV;
        afterAct2_read_reg_1073 <= afterAct2;
        afterConv1_read_reg_1154 <= afterConv1;
        afterConv2_read_reg_1089 <= afterConv2;
        afterPad_read_reg_1167 <= afterPad;
        afterQKMultiplication_read_reg_1119 <= afterQKMultiplication;
        afterQKXMultiplication_read_reg_1101 <= afterQKXMultiplication;
        afterRearrangeQKX_read_reg_1095 <= afterRearrangeQKX;
        afterRearrangeX2_read_reg_1107 <= afterRearrangeX2;
        afterRearrangeX_read_reg_1160 <= afterRearrangeX;
        afterSoftmax_read_reg_1113 <= afterSoftmax;
        bias1_read_reg_1144 <= bias1;
        bias2_read_reg_1079 <= bias2;
        buffer_out_read_reg_1061 <= buffer_out;
        buffer_result_read_reg_1056 <= buffer_result;
        in_k_read_reg_1126 <= in_k;
        in_q_read_reg_1132 <= in_q;
        in_qk_read_reg_1138 <= in_qk;
        kernel1_read_reg_1149 <= kernel1;
        kernel2_read_reg_1084 <= kernel2;
        trunc_ln371_1_reg_1179 <= {{afterNorm[63:2]}};
        trunc_ln371_2_reg_1186 <= {{norm1_mean[63:2]}};
        trunc_ln371_3_reg_1191 <= {{norm1_var[63:2]}};
        trunc_ln371_4_reg_1196 <= {{norm1_weight[63:2]}};
        trunc_ln371_5_reg_1201 <= {{norm1_bias[63:2]}};
        trunc_ln_reg_1173 <= {{buffer_DataIn_1[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add29_i_reg_1279 <= add29_i_fu_671_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv36_i_reg_1294 <= conv36_i_fu_668_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        empty_116_reg_1299 <= empty_116_fu_890_p1;
        tmp_reg_1304 <= grp_fu_676_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        gmem1_addr_reg_1211 <= sext_ln371_1_fu_763_p1;
        sext_ln371_2_reg_1216 <= sext_ln371_2_fu_773_p1;
        sext_ln371_3_reg_1221 <= sext_ln371_3_fu_776_p1;
        sext_ln371_4_reg_1226 <= sext_ln371_4_fu_779_p1;
        sext_ln371_5_reg_1231 <= sext_ln371_5_fu_782_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        gmem_addr_1_read_reg_1269 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln371_fu_788_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        gmem_addr_1_reg_1239 <= p_cast35_fu_809_p1;
        gmem_addr_2_reg_1245 <= p_cast36_fu_824_p1;
        gmem_addr_3_reg_1251 <= p_cast37_fu_839_p1;
        gmem_addr_4_reg_1257 <= p_cast38_fu_854_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        gmem_addr_2_read_reg_1274 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        gmem_addr_3_read_reg_1284 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        gmem_addr_4_read_reg_1289 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19))) begin
        reg_682 <= grp_fu_665_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        trunc_ln1_reg_1324 <= {{afterRearrangeX_read_reg_1160[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        trunc_ln230_1_reg_1330 <= {{afterSoftmax_read_reg_1113[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln371_fu_788_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        trunc_ln268_1_reg_1263 <= {{buffer_result_read_reg_1056[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        trunc_ln2_reg_1350 <= {{afterQKXMultiplication_read_reg_1101[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        trunc_ln3_reg_1361 <= {{afterConv2_read_reg_1089[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        trunc_ln4_reg_1372 <= {{QKV_read_reg_1067[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        trunc_ln5_reg_1383 <= {{buffer_out_read_reg_1061[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        trunc_ln6_reg_1309 <= {{afterPad_read_reg_1167[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        trunc_ln7_reg_1340 <= {{afterQKMultiplication_read_reg_1119[63:2]}};
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_done == 1'b0)) begin
        ap_ST_fsm_state105_blk = 1'b1;
    end else begin
        ap_ST_fsm_state105_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state106_blk = 1'b1;
    end else begin
        ap_ST_fsm_state106_blk = 1'b0;
    end
end

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_done == 1'b0)) begin
        ap_ST_fsm_state114_blk = 1'b1;
    end else begin
        ap_ST_fsm_state114_blk = 1'b0;
    end
end

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

always @ (*) begin
    if ((gmem0_BVALID == 1'b0)) begin
        ap_ST_fsm_state119_blk = 1'b1;
    end else begin
        ap_ST_fsm_state119_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((gmem0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

always @ (*) begin
    if ((gmem1_BVALID == 1'b0)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state38_io)) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_done == 1'b0)) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_done == 1'b0)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

assign ap_ST_fsm_state48_blk = 1'b0;

always @ (*) begin
    if ((grp_DW_conv_fu_557_ap_done == 1'b0)) begin
        ap_ST_fsm_state49_blk = 1'b1;
    end else begin
        ap_ST_fsm_state49_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_skip_fu_570_ap_done == 1'b0)) begin
        ap_ST_fsm_state51_blk = 1'b1;
    end else begin
        ap_ST_fsm_state51_blk = 1'b0;
    end
end

assign ap_ST_fsm_state52_blk = 1'b0;

always @ (*) begin
    if ((grp_get_qk_fu_581_ap_done == 1'b0)) begin
        ap_ST_fsm_state53_blk = 1'b1;
    end else begin
        ap_ST_fsm_state53_blk = 1'b0;
    end
end

assign ap_ST_fsm_state54_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_multiplication_fu_590_ap_done == 1'b0)) begin
        ap_ST_fsm_state55_blk = 1'b1;
    end else begin
        ap_ST_fsm_state55_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state56_blk = 1'b1;
    end else begin
        ap_ST_fsm_state56_blk = 1'b0;
    end
end

assign ap_ST_fsm_state57_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_done == 1'b0)) begin
        ap_ST_fsm_state58_blk = 1'b1;
    end else begin
        ap_ST_fsm_state58_blk = 1'b0;
    end
end

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state63_blk = 1'b1;
    end else begin
        ap_ST_fsm_state63_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state64_blk = 1'b1;
    end else begin
        ap_ST_fsm_state64_blk = 1'b0;
    end
end

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_done == 1'b0)) begin
        ap_ST_fsm_state72_blk = 1'b1;
    end else begin
        ap_ST_fsm_state72_blk = 1'b0;
    end
end

assign ap_ST_fsm_state73_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_multiplication_fu_590_ap_done == 1'b0)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state75_blk = 1'b1;
    end else begin
        ap_ST_fsm_state75_blk = 1'b0;
    end
end

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_done == 1'b0)) begin
        ap_ST_fsm_state83_blk = 1'b1;
    end else begin
        ap_ST_fsm_state83_blk = 1'b0;
    end
end

assign ap_ST_fsm_state84_blk = 1'b0;

always @ (*) begin
    if ((grp_DW_conv_fu_557_ap_done == 1'b0)) begin
        ap_ST_fsm_state85_blk = 1'b1;
    end else begin
        ap_ST_fsm_state85_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state86_blk = 1'b1;
    end else begin
        ap_ST_fsm_state86_blk = 1'b0;
    end
end

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

always @ (*) begin
    if ((gmem1_AWREADY == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_done == 1'b0)) begin
        ap_ST_fsm_state94_blk = 1'b1;
    end else begin
        ap_ST_fsm_state94_blk = 1'b0;
    end
end

assign ap_ST_fsm_state95_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_skip_fu_570_ap_done == 1'b0)) begin
        ap_ST_fsm_state96_blk = 1'b1;
    end else begin
        ap_ST_fsm_state96_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state97_blk = 1'b1;
    end else begin
        ap_ST_fsm_state97_blk = 1'b0;
    end
end

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) & (gmem0_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) & (gmem0_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARADDR = sext_ln371_fu_753_p1;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem0_ARADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARADDR;
    end else begin
        gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARLEN = 32'd15680;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem0_ARLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARLEN;
    end else begin
        gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem0_ARVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_ARVALID;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state38_io) & (1'b1 == ap_CS_fsm_state38))) begin
        gmem0_AWADDR = sext_ln268_1_fu_914_p1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113))) begin
        gmem0_AWADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWADDR;
    end else begin
        gmem0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state38_io) & (1'b1 == ap_CS_fsm_state38))) begin
        gmem0_AWLEN = 32'd47040;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113))) begin
        gmem0_AWLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWLEN;
    end else begin
        gmem0_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state38_io) & (1'b1 == ap_CS_fsm_state38))) begin
        gmem0_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113))) begin
        gmem0_AWVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_AWVALID;
    end else begin
        gmem0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state119) & (gmem0_BVALID == 1'b1))) begin
        gmem0_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113))) begin
        gmem0_BREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_BREADY;
    end else begin
        gmem0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem0_RREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem0_RREADY;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113))) begin
        gmem0_WVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem0_WVALID;
    end else begin
        gmem0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        gmem0_blk_n_AW = m_axi_gmem0_AWREADY;
    end else begin
        gmem0_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        gmem0_blk_n_B = m_axi_gmem0_BVALID;
    end else begin
        gmem0_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) & (gmem1_ARREADY == 1'b1))) begin
        gmem1_ARADDR = gmem1_addr_reg_1211;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        gmem1_ARADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARADDR;
    end else begin
        gmem1_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) & (gmem1_ARREADY == 1'b1))) begin
        gmem1_ARLEN = 32'd15680;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        gmem1_ARLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARLEN;
    end else begin
        gmem1_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) & (gmem1_ARREADY == 1'b1))) begin
        gmem1_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        gmem1_ARVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_ARVALID;
    end else begin
        gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (gmem1_AWREADY == 1'b1))) begin
        gmem1_AWADDR = sext_ln371_1_fu_763_p1;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem1_AWADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWADDR;
    end else begin
        gmem1_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (gmem1_AWREADY == 1'b1))) begin
        gmem1_AWLEN = 32'd15680;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem1_AWLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWLEN;
    end else begin
        gmem1_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (gmem1_AWREADY == 1'b1))) begin
        gmem1_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem1_AWVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_AWVALID;
    end else begin
        gmem1_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & (gmem1_BVALID == 1'b1))) begin
        gmem1_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem1_BREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_BREADY;
    end else begin
        gmem1_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        gmem1_RREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem1_RREADY;
    end else begin
        gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem1_WVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_m_axi_gmem1_WVALID;
    end else begin
        gmem1_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        gmem1_blk_n_AR = m_axi_gmem1_ARREADY;
    end else begin
        gmem1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        gmem1_blk_n_AW = m_axi_gmem1_AWREADY;
    end else begin
        gmem1_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        gmem1_blk_n_B = m_axi_gmem1_BVALID;
    end else begin
        gmem1_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state106) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln268_fu_1039_p1;
    end else if (((1'b1 == ap_CS_fsm_state97) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln146_fu_1020_p1;
    end else if (((1'b1 == ap_CS_fsm_state86) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln511_fu_1001_p1;
    end else if (((1'b1 == ap_CS_fsm_state75) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln177_fu_982_p1;
    end else if (((1'b1 == ap_CS_fsm_state64) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln110_fu_963_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = gmem_addr_4_reg_1257;
    end else if (((1'b1 == ap_CS_fsm_state12) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = gmem_addr_3_reg_1251;
    end else if (((1'b1 == ap_CS_fsm_state11) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = gmem_addr_2_reg_1245;
    end else if (((1'b1 == ap_CS_fsm_state10) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = gmem_addr_1_reg_1239;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113))) begin
        gmem_ARADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state105))) begin
        gmem_ARADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93))) begin
        gmem_ARADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        gmem_ARADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71))) begin
        gmem_ARADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state58))) begin
        gmem_ARADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        gmem_ARADDR = grp_compute_multiplication_fu_590_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52))) begin
        gmem_ARADDR = grp_get_qk_fu_581_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50))) begin
        gmem_ARADDR = grp_compute_skip_fu_570_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state49))) begin
        gmem_ARADDR = grp_DW_conv_fu_557_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        gmem_ARADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state106) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state97) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state86) & (gmem_ARREADY == 1'b1)))) begin
        gmem_ARLEN = 32'd47040;
    end else if ((((1'b1 == ap_CS_fsm_state75) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state64) & (gmem_ARREADY == 1'b1)))) begin
        gmem_ARLEN = 32'd15680;
    end else if ((((1'b1 == ap_CS_fsm_state13) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state12) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state11) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state10) & (gmem_ARREADY == 1'b1)))) begin
        gmem_ARLEN = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113))) begin
        gmem_ARLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state105))) begin
        gmem_ARLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93))) begin
        gmem_ARLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        gmem_ARLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71))) begin
        gmem_ARLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state58))) begin
        gmem_ARLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        gmem_ARLEN = grp_compute_multiplication_fu_590_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52))) begin
        gmem_ARLEN = grp_get_qk_fu_581_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50))) begin
        gmem_ARLEN = grp_compute_skip_fu_570_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state49))) begin
        gmem_ARLEN = grp_DW_conv_fu_557_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        gmem_ARLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state106) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state97) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state86) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state75) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state64) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state13) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state12) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state11) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state10) & (gmem_ARREADY == 1'b1)))) begin
        gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113))) begin
        gmem_ARVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state105))) begin
        gmem_ARVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93))) begin
        gmem_ARVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        gmem_ARVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71))) begin
        gmem_ARVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state58))) begin
        gmem_ARVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        gmem_ARVALID = grp_compute_multiplication_fu_590_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52))) begin
        gmem_ARVALID = grp_get_qk_fu_581_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50))) begin
        gmem_ARVALID = grp_compute_skip_fu_570_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state49))) begin
        gmem_ARVALID = grp_DW_conv_fu_557_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        gmem_ARVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (gmem_AWREADY == 1'b1))) begin
        gmem_AWADDR = sext_ln230_fu_942_p1;
    end else if (((1'b0 == ap_block_state38_io) & (1'b1 == ap_CS_fsm_state38))) begin
        gmem_AWADDR = sext_ln17_fu_903_p1;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state105))) begin
        gmem_AWADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93))) begin
        gmem_AWADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        gmem_AWADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71))) begin
        gmem_AWADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state58))) begin
        gmem_AWADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        gmem_AWADDR = grp_compute_multiplication_fu_590_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52))) begin
        gmem_AWADDR = grp_get_qk_fu_581_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50))) begin
        gmem_AWADDR = grp_compute_skip_fu_570_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state49))) begin
        gmem_AWADDR = grp_DW_conv_fu_557_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        gmem_AWADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        gmem_AWADDR = grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWADDR;
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (gmem_AWREADY == 1'b1))) begin
        gmem_AWLEN = 32'd38416;
    end else if (((1'b0 == ap_block_state38_io) & (1'b1 == ap_CS_fsm_state38))) begin
        gmem_AWLEN = 32'd15680;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state105))) begin
        gmem_AWLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93))) begin
        gmem_AWLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        gmem_AWLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71))) begin
        gmem_AWLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state58))) begin
        gmem_AWLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        gmem_AWLEN = grp_compute_multiplication_fu_590_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52))) begin
        gmem_AWLEN = grp_get_qk_fu_581_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50))) begin
        gmem_AWLEN = grp_compute_skip_fu_570_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state49))) begin
        gmem_AWLEN = grp_DW_conv_fu_557_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        gmem_AWLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        gmem_AWLEN = grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWLEN;
    end else begin
        gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state56) & (gmem_AWREADY == 1'b1)) | ((1'b0 == ap_block_state38_io) & (1'b1 == ap_CS_fsm_state38)))) begin
        gmem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state105))) begin
        gmem_AWVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93))) begin
        gmem_AWVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        gmem_AWVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71))) begin
        gmem_AWVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state58))) begin
        gmem_AWVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        gmem_AWVALID = grp_compute_multiplication_fu_590_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52))) begin
        gmem_AWVALID = grp_get_qk_fu_581_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50))) begin
        gmem_AWVALID = grp_compute_skip_fu_570_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state49))) begin
        gmem_AWVALID = grp_DW_conv_fu_557_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        gmem_AWVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        gmem_AWVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state63) & (gmem_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state45) & (gmem_BVALID == 1'b1)))) begin
        gmem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state105))) begin
        gmem_BREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93))) begin
        gmem_BREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        gmem_BREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71))) begin
        gmem_BREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state58))) begin
        gmem_BREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        gmem_BREADY = grp_compute_multiplication_fu_590_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52))) begin
        gmem_BREADY = grp_get_qk_fu_581_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50))) begin
        gmem_BREADY = grp_compute_skip_fu_570_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state49))) begin
        gmem_BREADY = grp_DW_conv_fu_557_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        gmem_BREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        gmem_BREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state22) & (gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state18) & (gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state17) & (gmem_RVALID == 1'b1)))) begin
        gmem_RREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113))) begin
        gmem_RREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state105))) begin
        gmem_RREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93))) begin
        gmem_RREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        gmem_RREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71))) begin
        gmem_RREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state58))) begin
        gmem_RREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        gmem_RREADY = grp_compute_multiplication_fu_590_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52))) begin
        gmem_RREADY = grp_get_qk_fu_581_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50))) begin
        gmem_RREADY = grp_compute_skip_fu_570_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state49))) begin
        gmem_RREADY = grp_DW_conv_fu_557_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        gmem_RREADY = grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state105))) begin
        gmem_WDATA = grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93))) begin
        gmem_WDATA = grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        gmem_WDATA = grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71))) begin
        gmem_WDATA = grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state58))) begin
        gmem_WDATA = grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        gmem_WDATA = grp_compute_multiplication_fu_590_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52))) begin
        gmem_WDATA = grp_get_qk_fu_581_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50))) begin
        gmem_WDATA = grp_compute_skip_fu_570_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state49))) begin
        gmem_WDATA = grp_DW_conv_fu_557_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        gmem_WDATA = grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        gmem_WDATA = grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_WDATA;
    end else begin
        gmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state105))) begin
        gmem_WSTRB = grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93))) begin
        gmem_WSTRB = grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        gmem_WSTRB = grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71))) begin
        gmem_WSTRB = grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state58))) begin
        gmem_WSTRB = grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        gmem_WSTRB = grp_compute_multiplication_fu_590_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52))) begin
        gmem_WSTRB = grp_get_qk_fu_581_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50))) begin
        gmem_WSTRB = grp_compute_skip_fu_570_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state49))) begin
        gmem_WSTRB = grp_DW_conv_fu_557_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        gmem_WSTRB = grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        gmem_WSTRB = grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_WSTRB;
    end else begin
        gmem_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state105))) begin
        gmem_WVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93))) begin
        gmem_WVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82))) begin
        gmem_WVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71))) begin
        gmem_WVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state58))) begin
        gmem_WVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        gmem_WVALID = grp_compute_multiplication_fu_590_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52))) begin
        gmem_WVALID = grp_get_qk_fu_581_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50))) begin
        gmem_WVALID = grp_compute_skip_fu_570_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state49))) begin
        gmem_WVALID = grp_DW_conv_fu_557_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        gmem_WVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        gmem_WVALID = grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state38))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state45))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_DW_conv_fu_557_bias = bias2_read_reg_1079;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_DW_conv_fu_557_bias = bias1_read_reg_1144;
    end else begin
        grp_DW_conv_fu_557_bias = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_DW_conv_fu_557_in_r = afterRearrangeQKX_read_reg_1095;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_DW_conv_fu_557_in_r = afterRearrangeX_read_reg_1160;
    end else begin
        grp_DW_conv_fu_557_in_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_DW_conv_fu_557_kernel = kernel2_read_reg_1084;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_DW_conv_fu_557_kernel = kernel1_read_reg_1149;
    end else begin
        grp_DW_conv_fu_557_kernel = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_DW_conv_fu_557_out_r = afterConv2_read_reg_1089;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_DW_conv_fu_557_out_r = afterConv1_read_reg_1154;
    end else begin
        grp_DW_conv_fu_557_out_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_DW_conv_fu_557_p_read4 = 8'd240;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_DW_conv_fu_557_p_read4 = 8'd160;
    end else begin
        grp_DW_conv_fu_557_p_read4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_compute_multiplication_fu_590_afterQKMultiplication = afterQKXMultiplication_read_reg_1101;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_compute_multiplication_fu_590_afterQKMultiplication = afterQKMultiplication_read_reg_1119;
    end else begin
        grp_compute_multiplication_fu_590_afterQKMultiplication = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_compute_multiplication_fu_590_in_k = afterRearrangeX2_read_reg_1107;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_compute_multiplication_fu_590_in_k = in_k_read_reg_1126;
    end else begin
        grp_compute_multiplication_fu_590_in_k = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_compute_multiplication_fu_590_in_q = afterSoftmax_read_reg_1113;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_compute_multiplication_fu_590_in_q = in_q_read_reg_1132;
    end else begin
        grp_compute_multiplication_fu_590_in_q = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_compute_multiplication_fu_590_p_read3 = 6'd49;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_compute_multiplication_fu_590_p_read3 = 6'd20;
    end else begin
        grp_compute_multiplication_fu_590_p_read3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_compute_multiplication_fu_590_p_read4 = 6'd20;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_compute_multiplication_fu_590_p_read4 = 6'd49;
    end else begin
        grp_compute_multiplication_fu_590_p_read4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_compute_multiplication_fu_590_scale = 32'd1065353216;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_compute_multiplication_fu_590_scale = 32'd1046804782;
    end else begin
        grp_compute_multiplication_fu_590_scale = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_compute_skip_fu_570_afterAct = afterAct2_read_reg_1073;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_compute_skip_fu_570_afterAct = afterConv1_read_reg_1154;
    end else begin
        grp_compute_skip_fu_570_afterAct = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_compute_skip_fu_570_buffer_result = QKV_read_reg_1067;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_compute_skip_fu_570_buffer_result = in_qk_read_reg_1138;
    end else begin
        grp_compute_skip_fu_570_buffer_result = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_compute_skip_fu_570_p_read1 = 8'd240;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_compute_skip_fu_570_p_read1 = 8'd160;
    end else begin
        grp_compute_skip_fu_570_p_read1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_665_p0 = empty_120_fu_882_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_665_p0 = empty_118_fu_878_p1;
    end else begin
        grp_fu_665_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state21) | ((1'b1 == ap_CS_fsm_state23) & (gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state22) & (gmem_RVALID == 1'b1)))) begin
        grp_fu_676_ce = 1'b1;
    end else begin
        grp_fu_676_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (gmem0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (gmem1_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln371_fu_788_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (gmem1_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_CS_fsm_state32) & (gmem1_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((1'b0 == ap_block_state38_io) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            if (((1'b1 == ap_CS_fsm_state45) & (gmem_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((grp_DW_conv_fu_557_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            if (((grp_compute_skip_fu_570_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            if (((1'b1 == ap_CS_fsm_state53) & (grp_get_qk_fu_581_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((1'b1 == ap_CS_fsm_state55) & (grp_compute_multiplication_fu_590_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state56 : begin
            if (((1'b1 == ap_CS_fsm_state56) & (gmem_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            if (((1'b1 == ap_CS_fsm_state58) & (grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            if (((1'b1 == ap_CS_fsm_state63) & (gmem_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state64 : begin
            if (((1'b1 == ap_CS_fsm_state64) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            if (((1'b1 == ap_CS_fsm_state72) & (grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            if (((1'b1 == ap_CS_fsm_state74) & (grp_compute_multiplication_fu_590_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            if (((1'b1 == ap_CS_fsm_state75) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            if (((1'b1 == ap_CS_fsm_state83) & (grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            if (((grp_DW_conv_fu_557_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state85))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end
        end
        ap_ST_fsm_state86 : begin
            if (((1'b1 == ap_CS_fsm_state86) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            if (((1'b1 == ap_CS_fsm_state94) & (grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            if (((grp_compute_skip_fu_570_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state96))) begin
                ap_NS_fsm = ap_ST_fsm_state97;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end
        end
        ap_ST_fsm_state97 : begin
            if (((1'b1 == ap_CS_fsm_state97) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state98;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state97;
            end
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            if (((1'b1 == ap_CS_fsm_state105) & (grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state106;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state105;
            end
        end
        ap_ST_fsm_state106 : begin
            if (((1'b1 == ap_CS_fsm_state106) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state107;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state106;
            end
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            if (((1'b1 == ap_CS_fsm_state114) & (grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state115;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state114;
            end
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            if (((1'b1 == ap_CS_fsm_state119) & (gmem0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state119;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln371_fu_794_p2 = (c_fu_242 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

assign ap_NS_fsm_state104 = ap_NS_fsm[32'd103];

assign ap_NS_fsm_state52 = ap_NS_fsm[32'd51];

assign ap_NS_fsm_state71 = ap_NS_fsm[32'd70];

assign ap_NS_fsm_state82 = ap_NS_fsm[32'd81];

assign ap_NS_fsm_state93 = ap_NS_fsm[32'd92];

always @ (*) begin
    ap_block_state38_io = ((gmem0_AWREADY == 1'b0) | (gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign conv36_i_fu_668_p0 = gmem_addr_4_read_reg_1289;

assign empty_115_fu_804_p2 = ($signed(zext_ln371_fu_800_p1) + $signed(sext_ln371_2_reg_1216));

assign empty_116_fu_890_p1 = gmem_addr_1_read_reg_1269;

assign empty_117_fu_819_p2 = ($signed(zext_ln371_fu_800_p1) + $signed(sext_ln371_3_reg_1221));

assign empty_118_fu_878_p1 = gmem_addr_2_read_reg_1274;

assign empty_119_fu_834_p2 = ($signed(zext_ln371_fu_800_p1) + $signed(sext_ln371_4_reg_1226));

assign empty_120_fu_882_p1 = gmem_addr_3_read_reg_1284;

assign empty_121_fu_849_p2 = ($signed(zext_ln371_fu_800_p1) + $signed(sext_ln371_5_reg_1231));

assign grp_DW_conv_fu_557_ap_start = grp_DW_conv_fu_557_ap_start_reg;

assign grp_compute_multiplication_fu_590_ap_start = grp_compute_multiplication_fu_590_ap_start_reg;

assign grp_compute_skip_fu_570_ap_start = grp_compute_skip_fu_570_ap_start_reg;

assign grp_get_qk_fu_581_ap_start = grp_get_qk_fu_581_ap_start_reg;

assign grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_start = grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_start_reg;

assign grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_start = grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_start_reg;

assign grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_start = grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_start_reg;

assign grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_start = grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_start_reg;

assign grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_start = grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_start_reg;

assign grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_start = grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_start_reg;

assign grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_start = grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_start_reg;

assign grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_start = grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_start_reg;

assign grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_start = grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_start_reg;

assign icmp_ln371_fu_788_p2 = ((c_fu_242 == 7'd80) ? 1'b1 : 1'b0);

assign p_cast35_fu_809_p1 = $signed(empty_115_fu_804_p2);

assign p_cast36_fu_824_p1 = $signed(empty_117_fu_819_p2);

assign p_cast37_fu_839_p1 = $signed(empty_119_fu_834_p2);

assign p_cast38_fu_854_p1 = $signed(empty_121_fu_849_p2);

assign sext_ln110_fu_963_p1 = $signed(trunc_ln1_reg_1324);

assign sext_ln146_fu_1020_p1 = $signed(trunc_ln4_reg_1372);

assign sext_ln177_fu_982_p1 = $signed(trunc_ln2_reg_1350);

assign sext_ln17_fu_903_p1 = trunc_ln6_fu_894_p4;

assign sext_ln230_fu_942_p1 = trunc_ln230_1_fu_933_p4;

assign sext_ln268_1_fu_914_p1 = $signed(trunc_ln268_1_reg_1263);

assign sext_ln268_fu_1039_p1 = $signed(trunc_ln5_reg_1383);

assign sext_ln371_1_fu_763_p1 = $signed(trunc_ln371_1_reg_1179);

assign sext_ln371_2_fu_773_p1 = $signed(trunc_ln371_2_reg_1186);

assign sext_ln371_3_fu_776_p1 = $signed(trunc_ln371_3_reg_1191);

assign sext_ln371_4_fu_779_p1 = $signed(trunc_ln371_4_reg_1196);

assign sext_ln371_5_fu_782_p1 = $signed(trunc_ln371_5_reg_1201);

assign sext_ln371_fu_753_p1 = $signed(trunc_ln_reg_1173);

assign sext_ln511_fu_1001_p1 = $signed(trunc_ln3_reg_1361);

assign trunc_ln230_1_fu_933_p4 = {{afterSoftmax_read_reg_1113[63:2]}};

assign trunc_ln6_fu_894_p4 = {{afterPad_read_reg_1167[63:2]}};

assign zext_ln371_fu_800_p1 = c_fu_242;

endmodule //kernel_attention
