
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//watch_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e0 <.init>:
  4017e0:	stp	x29, x30, [sp, #-16]!
  4017e4:	mov	x29, sp
  4017e8:	bl	401cc0 <ferror@plt+0x60>
  4017ec:	ldp	x29, x30, [sp], #16
  4017f0:	ret

Disassembly of section .plt:

0000000000401800 <memcpy@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <_exit@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <strlen@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <fputs@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <exit@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <error@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <use_default_colors@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <strtod@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <has_colors@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <waddch@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <pipe@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <__cxa_atexit@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <cbreak@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <ctime@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <waddnstr@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <asprintf@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <fork@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <__fpending@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <snprintf@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <init_pair@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <signal@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <fclose@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <time@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <wrefresh@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <initscr@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <start_color@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <bindtextdomain@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <__libc_start_main@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <fgetc@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <fdopen@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <gettimeofday@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <sleep@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <realloc@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <winch@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <beep@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <getc@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <putenv@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <system@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <strdup@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <close@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <nonl@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <__gmon_start__@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <abort@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <textdomain@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <getopt_long@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <execvp@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <__ctype_b_loc@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <strtol@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <free@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <ungetc@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <fflush@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <endwin@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <wclear@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <sysconf@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <gethostname@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <noecho@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <usleep@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <dcgettext@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <dup2@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <wmove@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <printf@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <__errno_location@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <getenv@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <waitpid@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <fprintf@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <resizeterm@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <ioctl@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <setlocale@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <ferror@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

Disassembly of section .text:

0000000000401c70 <.text>:
  401c70:	mov	x29, #0x0                   	// #0
  401c74:	mov	x30, #0x0                   	// #0
  401c78:	mov	x5, x0
  401c7c:	ldr	x1, [sp]
  401c80:	add	x2, sp, #0x8
  401c84:	mov	x6, sp
  401c88:	movz	x0, #0x0, lsl #48
  401c8c:	movk	x0, #0x0, lsl #32
  401c90:	movk	x0, #0x40, lsl #16
  401c94:	movk	x0, #0x1d7c
  401c98:	movz	x3, #0x0, lsl #48
  401c9c:	movk	x3, #0x0, lsl #32
  401ca0:	movk	x3, #0x40, lsl #16
  401ca4:	movk	x3, #0x62d0
  401ca8:	movz	x4, #0x0, lsl #48
  401cac:	movk	x4, #0x0, lsl #32
  401cb0:	movk	x4, #0x40, lsl #16
  401cb4:	movk	x4, #0x6350
  401cb8:	bl	4019d0 <__libc_start_main@plt>
  401cbc:	bl	401ac0 <abort@plt>
  401cc0:	adrp	x0, 416000 <ferror@plt+0x143a0>
  401cc4:	ldr	x0, [x0, #4064]
  401cc8:	cbz	x0, 401cd0 <ferror@plt+0x70>
  401ccc:	b	401ab0 <__gmon_start__@plt>
  401cd0:	ret
  401cd4:	nop
  401cd8:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401cdc:	add	x0, x0, #0x3c8
  401ce0:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401ce4:	add	x1, x1, #0x3c8
  401ce8:	cmp	x1, x0
  401cec:	b.eq	401d04 <ferror@plt+0xa4>  // b.none
  401cf0:	adrp	x1, 406000 <ferror@plt+0x43a0>
  401cf4:	ldr	x1, [x1, #904]
  401cf8:	cbz	x1, 401d04 <ferror@plt+0xa4>
  401cfc:	mov	x16, x1
  401d00:	br	x16
  401d04:	ret
  401d08:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401d0c:	add	x0, x0, #0x3c8
  401d10:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401d14:	add	x1, x1, #0x3c8
  401d18:	sub	x1, x1, x0
  401d1c:	lsr	x2, x1, #63
  401d20:	add	x1, x2, x1, asr #3
  401d24:	cmp	xzr, x1, asr #1
  401d28:	asr	x1, x1, #1
  401d2c:	b.eq	401d44 <ferror@plt+0xe4>  // b.none
  401d30:	adrp	x2, 406000 <ferror@plt+0x43a0>
  401d34:	ldr	x2, [x2, #912]
  401d38:	cbz	x2, 401d44 <ferror@plt+0xe4>
  401d3c:	mov	x16, x2
  401d40:	br	x16
  401d44:	ret
  401d48:	stp	x29, x30, [sp, #-32]!
  401d4c:	mov	x29, sp
  401d50:	str	x19, [sp, #16]
  401d54:	adrp	x19, 417000 <ferror@plt+0x153a0>
  401d58:	ldrb	w0, [x19, #1032]
  401d5c:	cbnz	w0, 401d6c <ferror@plt+0x10c>
  401d60:	bl	401cd8 <ferror@plt+0x78>
  401d64:	mov	w0, #0x1                   	// #1
  401d68:	strb	w0, [x19, #1032]
  401d6c:	ldr	x19, [sp, #16]
  401d70:	ldp	x29, x30, [sp], #32
  401d74:	ret
  401d78:	b	401d08 <ferror@plt+0xa8>
  401d7c:	sub	sp, sp, #0x120
  401d80:	stp	x26, x25, [sp, #224]
  401d84:	adrp	x25, 417000 <ferror@plt+0x153a0>
  401d88:	ldr	x8, [x25, #1024]
  401d8c:	stp	x22, x21, [sp, #256]
  401d90:	mov	x21, x1
  401d94:	adrp	x1, 406000 <ferror@plt+0x43a0>
  401d98:	mov	w22, w0
  401d9c:	adrp	x9, 417000 <ferror@plt+0x153a0>
  401da0:	add	x1, x1, #0x739
  401da4:	mov	w0, #0x6                   	// #6
  401da8:	stp	d9, d8, [sp, #176]
  401dac:	stp	x29, x30, [sp, #192]
  401db0:	stp	x28, x27, [sp, #208]
  401db4:	stp	x24, x23, [sp, #240]
  401db8:	stp	x20, x19, [sp, #272]
  401dbc:	add	x29, sp, #0xb0
  401dc0:	str	x8, [x9, #968]
  401dc4:	bl	401c50 <setlocale@plt>
  401dc8:	adrp	x19, 406000 <ferror@plt+0x43a0>
  401dcc:	add	x19, x19, #0x467
  401dd0:	adrp	x1, 406000 <ferror@plt+0x43a0>
  401dd4:	add	x1, x1, #0x471
  401dd8:	mov	x0, x19
  401ddc:	bl	4019c0 <bindtextdomain@plt>
  401de0:	mov	x0, x19
  401de4:	bl	401ad0 <textdomain@plt>
  401de8:	adrp	x0, 403000 <ferror@plt+0x13a0>
  401dec:	add	x0, x0, #0x64c
  401df0:	bl	406358 <ferror@plt+0x46f8>
  401df4:	adrp	x8, 406000 <ferror@plt+0x43a0>
  401df8:	ldr	d9, [x8, #920]
  401dfc:	adrp	x19, 406000 <ferror@plt+0x43a0>
  401e00:	adrp	x20, 417000 <ferror@plt+0x153a0>
  401e04:	adrp	x26, 406000 <ferror@plt+0x43a0>
  401e08:	fmov	d8, #2.000000000000000000e+00
  401e0c:	add	x19, x19, #0x483
  401e10:	add	x20, x20, #0x248
  401e14:	add	x26, x26, #0x3a0
  401e18:	adrp	x28, 417000 <ferror@plt+0x153a0>
  401e1c:	adrp	x27, 417000 <ferror@plt+0x153a0>
  401e20:	mov	w23, #0x1                   	// #1
  401e24:	mov	w0, w22
  401e28:	mov	x1, x21
  401e2c:	mov	x2, x19
  401e30:	mov	x3, x20
  401e34:	mov	x4, xzr
  401e38:	bl	401ae0 <getopt_long@plt>
  401e3c:	sub	w8, w0, #0x62
  401e40:	cmp	w8, #0x16
  401e44:	b.hi	401f2c <ferror@plt+0x2cc>  // b.pmore
  401e48:	adr	x9, 401e58 <ferror@plt+0x1f8>
  401e4c:	ldrh	w10, [x26, x8, lsl #1]
  401e50:	add	x9, x9, x10, lsl #2
  401e54:	br	x9
  401e58:	ldr	w8, [x28, #1060]
  401e5c:	orr	w8, w8, #0x10
  401e60:	str	w8, [x28, #1060]
  401e64:	b	401e24 <ferror@plt+0x1c4>
  401e68:	ldr	w8, [x28, #1060]
  401e6c:	orr	w8, w8, #0x8
  401e70:	str	w8, [x28, #1060]
  401e74:	b	401e24 <ferror@plt+0x1c4>
  401e78:	adrp	x8, 417000 <ferror@plt+0x153a0>
  401e7c:	strb	w23, [x8, #1036]
  401e80:	b	401e24 <ferror@plt+0x1c4>
  401e84:	ldr	w8, [x28, #1060]
  401e88:	ldr	x9, [x27, #984]
  401e8c:	orr	w10, w8, #0x2
  401e90:	str	w10, [x28, #1060]
  401e94:	cbz	x9, 401e24 <ferror@plt+0x1c4>
  401e98:	orr	w8, w8, #0x6
  401e9c:	str	w8, [x28, #1060]
  401ea0:	b	401e24 <ferror@plt+0x1c4>
  401ea4:	ldr	x24, [x27, #984]
  401ea8:	adrp	x1, 406000 <ferror@plt+0x43a0>
  401eac:	mov	w2, #0x5                   	// #5
  401eb0:	mov	x0, xzr
  401eb4:	add	x1, x1, #0x493
  401eb8:	bl	401bb0 <dcgettext@plt>
  401ebc:	mov	x1, x0
  401ec0:	mov	x0, x24
  401ec4:	mov	x24, #0xffffffe00000        	// #281474974613504
  401ec8:	movk	x24, #0x41ef, lsl #48
  401ecc:	bl	40338c <ferror@plt+0x172c>
  401ed0:	fmax	d8, d0, d9
  401ed4:	fmov	d0, x24
  401ed8:	fcmp	d8, d0
  401edc:	b.le	401e24 <ferror@plt+0x1c4>
  401ee0:	mov	x8, #0xffffffe00000        	// #281474974613504
  401ee4:	movk	x8, #0x41ef, lsl #48
  401ee8:	fmov	d8, x8
  401eec:	b	401e24 <ferror@plt+0x1c4>
  401ef0:	ldr	w8, [x28, #1060]
  401ef4:	orr	w8, w8, #0x20
  401ef8:	str	w8, [x28, #1060]
  401efc:	b	401e24 <ferror@plt+0x1c4>
  401f00:	adrp	x8, 417000 <ferror@plt+0x153a0>
  401f04:	strb	w23, [x8, #1040]
  401f08:	b	401e24 <ferror@plt+0x1c4>
  401f0c:	ldr	w8, [x28, #1060]
  401f10:	orr	w8, w8, #0x40
  401f14:	str	w8, [x28, #1060]
  401f18:	b	401e24 <ferror@plt+0x1c4>
  401f1c:	ldr	w8, [x28, #1060]
  401f20:	orr	w8, w8, #0x80
  401f24:	str	w8, [x28, #1060]
  401f28:	b	401e24 <ferror@plt+0x1c4>
  401f2c:	cmn	w0, #0x1
  401f30:	b.ne	402b5c <ferror@plt+0xefc>  // b.any
  401f34:	adrp	x19, 417000 <ferror@plt+0x153a0>
  401f38:	ldrsw	x8, [x19, #992]
  401f3c:	cmp	w8, w22
  401f40:	b.ge	402b5c <ferror@plt+0xefc>  // b.tcont
  401f44:	add	x9, x21, x8, lsl #3
  401f48:	add	w8, w8, #0x1
  401f4c:	str	w8, [x19, #992]
  401f50:	ldr	x0, [x9]
  401f54:	str	x9, [sp, #16]
  401f58:	cbz	x0, 401fb4 <ferror@plt+0x354>
  401f5c:	bl	401a80 <strdup@plt>
  401f60:	mov	x20, x0
  401f64:	cbnz	x0, 401f7c <ferror@plt+0x31c>
  401f68:	adrp	x2, 406000 <ferror@plt+0x43a0>
  401f6c:	add	x2, x2, #0x7bf
  401f70:	mov	w0, #0x1                   	// #1
  401f74:	mov	w1, wzr
  401f78:	bl	401870 <error@plt>
  401f7c:	ldr	w25, [x19, #992]
  401f80:	cmp	w25, w22
  401f84:	b.lt	401fc4 <ferror@plt+0x364>  // b.tstop
  401f88:	b	402054 <ferror@plt+0x3f4>
  401f8c:	adrp	x1, 406000 <ferror@plt+0x43a0>
  401f90:	add	x1, x1, #0x4ac
  401f94:	mov	w2, #0x5                   	// #5
  401f98:	mov	x0, xzr
  401f9c:	bl	401bb0 <dcgettext@plt>
  401fa0:	ldr	x1, [x25, #1024]
  401fa4:	adrp	x2, 406000 <ferror@plt+0x43a0>
  401fa8:	add	x2, x2, #0x4b8
  401fac:	bl	401be0 <printf@plt>
  401fb0:	b	402b34 <ferror@plt+0xed4>
  401fb4:	mov	x20, xzr
  401fb8:	ldr	w25, [x19, #992]
  401fbc:	cmp	w25, w22
  401fc0:	b.ge	402054 <ferror@plt+0x3f4>  // b.tcont
  401fc4:	mov	x0, x20
  401fc8:	bl	401840 <strlen@plt>
  401fcc:	mov	x24, x0
  401fd0:	b	402008 <ferror@plt+0x3a8>
  401fd4:	ldrsw	x23, [x19, #992]
  401fd8:	add	x0, x20, w24, sxtw
  401fdc:	mov	w8, #0x20                  	// #32
  401fe0:	strb	w8, [x0], #1
  401fe4:	ldr	x1, [x21, x23, lsl #3]
  401fe8:	sxtw	x2, w25
  401fec:	bl	401820 <memcpy@plt>
  401ff0:	add	w25, w23, #0x1
  401ff4:	add	w24, w27, #0x1
  401ff8:	cmp	w25, w22
  401ffc:	strb	wzr, [x20, w24, sxtw]
  402000:	str	w25, [x19, #992]
  402004:	b.ge	402054 <ferror@plt+0x3f4>  // b.tcont
  402008:	ldr	x0, [x21, w25, sxtw #3]
  40200c:	bl	401840 <strlen@plt>
  402010:	mov	x25, x0
  402014:	add	w27, w24, w25
  402018:	add	w23, w27, #0x2
  40201c:	sxtw	x26, w23
  402020:	mov	x0, x20
  402024:	mov	x1, x26
  402028:	bl	401a20 <realloc@plt>
  40202c:	mov	x20, x0
  402030:	cbnz	x0, 401fd4 <ferror@plt+0x374>
  402034:	cbz	w23, 401fd4 <ferror@plt+0x374>
  402038:	adrp	x2, 406000 <ferror@plt+0x43a0>
  40203c:	mov	w0, #0x1                   	// #1
  402040:	mov	w1, wzr
  402044:	add	x2, x2, #0x7d7
  402048:	mov	x3, x26
  40204c:	bl	401870 <error@plt>
  402050:	b	401fd4 <ferror@plt+0x374>
  402054:	str	x20, [sp, #32]
  402058:	bl	402dfc <ferror@plt+0x119c>
  40205c:	adrp	x21, 402000 <ferror@plt+0x3a0>
  402060:	add	x21, x21, #0xfdc
  402064:	mov	w0, #0x2                   	// #2
  402068:	mov	x1, x21
  40206c:	bl	401960 <signal@plt>
  402070:	mov	w0, #0xf                   	// #15
  402074:	mov	x1, x21
  402078:	bl	401960 <signal@plt>
  40207c:	mov	w0, #0x1                   	// #1
  402080:	mov	x1, x21
  402084:	mov	w19, #0x1                   	// #1
  402088:	bl	401960 <signal@plt>
  40208c:	adrp	x1, 402000 <ferror@plt+0x3a0>
  402090:	add	x1, x1, #0xfe8
  402094:	mov	w0, #0x1c                  	// #28
  402098:	bl	401960 <signal@plt>
  40209c:	adrp	x20, 417000 <ferror@plt+0x153a0>
  4020a0:	add	x20, x20, #0x414
  4020a4:	strb	w19, [x20]
  4020a8:	bl	4019a0 <initscr@plt>
  4020ac:	ldrb	w8, [x20, #16]
  4020b0:	adrp	x25, 417000 <ferror@plt+0x153a0>
  4020b4:	add	x25, x25, #0x420
  4020b8:	tbz	w8, #5, 402174 <ferror@plt+0x514>
  4020bc:	bl	4018a0 <has_colors@plt>
  4020c0:	tbz	w0, #0, 402154 <ferror@plt+0x4f4>
  4020c4:	bl	4019b0 <start_color@plt>
  4020c8:	bl	401880 <use_default_colors@plt>
  4020cc:	adrp	x19, 406000 <ferror@plt+0x43a0>
  4020d0:	mov	w8, wzr
  4020d4:	mov	w9, #0x1                   	// #1
  4020d8:	add	x19, x19, #0x402
  4020dc:	mov	w20, #0x9                   	// #9
  4020e0:	str	wzr, [x25, #16]
  4020e4:	strb	w9, [x25]
  4020e8:	b	402108 <ferror@plt+0x4a8>
  4020ec:	mov	w10, wzr
  4020f0:	mov	w9, wzr
  4020f4:	add	w8, w8, #0x1
  4020f8:	cmp	w8, w10
  4020fc:	adrp	x10, 417000 <ferror@plt+0x153a0>
  402100:	str	w8, [x10, #1072]
  402104:	b.ge	402164 <ferror@plt+0x504>  // b.tcont
  402108:	adrp	x10, 417000 <ferror@plt+0x153a0>
  40210c:	str	wzr, [x10, #1076]
  402110:	tbz	w9, #0, 4020ec <ferror@plt+0x48c>
  402114:	mov	w11, wzr
  402118:	mov	w10, #0x9                   	// #9
  40211c:	ldrh	w1, [x19, w11, sxtw #1]
  402120:	ldrh	w2, [x19, w8, sxtw #1]
  402124:	madd	w8, w10, w8, w11
  402128:	add	w0, w8, #0x1
  40212c:	bl	401950 <init_pair@plt>
  402130:	ldrb	w9, [x25]
  402134:	ldp	w8, w10, [x25, #16]
  402138:	cmp	w9, #0x0
  40213c:	add	w11, w10, #0x1
  402140:	csel	w10, w20, wzr, ne  // ne = any
  402144:	cmp	w11, w10
  402148:	str	w11, [x25, #20]
  40214c:	b.lt	40211c <ferror@plt+0x4bc>  // b.tstop
  402150:	b	4020f4 <ferror@plt+0x494>
  402154:	ldr	w8, [x28, #1060]
  402158:	orr	w8, w8, #0x20
  40215c:	str	w8, [x28, #1060]
  402160:	b	402174 <ferror@plt+0x514>
  402164:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402168:	add	x8, x8, #0x430
  40216c:	str	wzr, [x8, #8]
  402170:	str	xzr, [x8]
  402174:	bl	401aa0 <nonl@plt>
  402178:	bl	401b90 <noecho@plt>
  40217c:	bl	4018e0 <cbreak@plt>
  402180:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402184:	ldrb	w8, [x8, #1040]
  402188:	cmp	w8, #0x1
  40218c:	b.ne	4021b0 <ferror@plt+0x550>  // b.any
  402190:	add	x0, sp, #0x40
  402194:	mov	x1, xzr
  402198:	bl	401a00 <gettimeofday@plt>
  40219c:	ldp	x8, x9, [sp, #64]
  4021a0:	mov	w10, #0x4240                	// #16960
  4021a4:	movk	w10, #0xf, lsl #16
  4021a8:	madd	x8, x8, x10, x9
  4021ac:	str	x8, [sp, #8]
  4021b0:	fcvtzu	w8, d8
  4021b4:	str	w8, [sp, #28]
  4021b8:	mov	x8, #0x848000000000        	// #145685290680320
  4021bc:	movk	x8, #0x412e, lsl #48
  4021c0:	fmov	d0, x8
  4021c4:	fmul	d9, d8, d0
  4021c8:	adrp	x24, 417000 <ferror@plt+0x153a0>
  4021cc:	fcvtzu	w8, d9
  4021d0:	str	w8, [sp, #24]
  4021d4:	b	4021e0 <ferror@plt+0x580>
  4021d8:	ldr	w0, [sp, #28]
  4021dc:	bl	401a10 <sleep@plt>
  4021e0:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4021e4:	ldrb	w8, [x8, #1048]
  4021e8:	cmp	w8, #0x1
  4021ec:	b.eq	4022e4 <ferror@plt+0x684>  // b.none
  4021f0:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4021f4:	ldrb	w8, [x8, #1036]
  4021f8:	tbz	w8, #0, 402320 <ferror@plt+0x6c0>
  4021fc:	add	x0, sp, #0x30
  402200:	bl	4018c0 <pipe@plt>
  402204:	tbnz	w0, #31, 402338 <ferror@plt+0x6d8>
  402208:	adrp	x8, 417000 <ferror@plt+0x153a0>
  40220c:	ldr	x0, [x8, #1000]
  402210:	bl	401b40 <fflush@plt>
  402214:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402218:	ldr	x0, [x8, #976]
  40221c:	bl	401b40 <fflush@plt>
  402220:	bl	401920 <fork@plt>
  402224:	mov	w19, w0
  402228:	tbnz	w0, #31, 402368 <ferror@plt+0x708>
  40222c:	cbnz	w19, 402394 <ferror@plt+0x734>
  402230:	ldr	w0, [sp, #48]
  402234:	bl	401a90 <close@plt>
  402238:	mov	w0, #0x1                   	// #1
  40223c:	bl	401a90 <close@plt>
  402240:	ldr	w0, [sp, #52]
  402244:	mov	w1, #0x1                   	// #1
  402248:	bl	401bc0 <dup2@plt>
  40224c:	tbz	w0, #31, 40227c <ferror@plt+0x61c>
  402250:	bl	401bf0 <__errno_location@plt>
  402254:	ldr	w22, [x0]
  402258:	adrp	x1, 406000 <ferror@plt+0x43a0>
  40225c:	mov	w2, #0x5                   	// #5
  402260:	mov	x0, xzr
  402264:	add	x1, x1, #0x861
  402268:	bl	401bb0 <dcgettext@plt>
  40226c:	mov	x2, x0
  402270:	mov	w0, #0x3                   	// #3
  402274:	mov	w1, w22
  402278:	bl	401870 <error@plt>
  40227c:	ldr	w0, [sp, #52]
  402280:	bl	401a90 <close@plt>
  402284:	mov	w0, #0x1                   	// #1
  402288:	mov	w1, #0x2                   	// #2
  40228c:	bl	401bc0 <dup2@plt>
  402290:	ldrb	w8, [x28, #1060]
  402294:	tbz	w8, #3, 402bdc <ferror@plt+0xf7c>
  402298:	ldr	x1, [sp, #16]
  40229c:	ldr	x0, [x1]
  4022a0:	bl	401af0 <execvp@plt>
  4022a4:	cmn	w0, #0x1
  4022a8:	b.ne	402394 <ferror@plt+0x734>  // b.any
  4022ac:	bl	401bf0 <__errno_location@plt>
  4022b0:	ldr	w22, [x0]
  4022b4:	adrp	x1, 406000 <ferror@plt+0x43a0>
  4022b8:	mov	w2, #0x5                   	// #5
  4022bc:	mov	x0, xzr
  4022c0:	add	x1, x1, #0x86d
  4022c4:	bl	401bb0 <dcgettext@plt>
  4022c8:	ldr	x8, [sp, #16]
  4022cc:	mov	x2, x0
  4022d0:	mov	w0, #0x4                   	// #4
  4022d4:	mov	w1, w22
  4022d8:	ldr	x3, [x8]
  4022dc:	bl	401870 <error@plt>
  4022e0:	b	402394 <ferror@plt+0x734>
  4022e4:	bl	402dfc <ferror@plt+0x119c>
  4022e8:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4022ec:	add	x8, x8, #0x238
  4022f0:	ldr	w0, [x8]
  4022f4:	ldr	w1, [x8, #8]
  4022f8:	bl	401c30 <resizeterm@plt>
  4022fc:	ldr	x0, [x24, #1016]
  402300:	bl	401b60 <wclear@plt>
  402304:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402308:	add	x8, x8, #0x418
  40230c:	strb	wzr, [x8]
  402310:	strb	wzr, [x8, #4]
  402314:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402318:	ldrb	w8, [x8, #1036]
  40231c:	tbnz	w8, #0, 4021fc <ferror@plt+0x59c>
  402320:	ldr	x0, [sp, #32]
  402324:	mov	v0.16b, v8.16b
  402328:	bl	402ff8 <ferror@plt+0x1398>
  40232c:	add	x0, sp, #0x30
  402330:	bl	4018c0 <pipe@plt>
  402334:	tbz	w0, #31, 402208 <ferror@plt+0x5a8>
  402338:	bl	401bf0 <__errno_location@plt>
  40233c:	ldr	w22, [x0]
  402340:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402344:	mov	w2, #0x5                   	// #5
  402348:	mov	x0, xzr
  40234c:	add	x1, x1, #0x82f
  402350:	bl	401bb0 <dcgettext@plt>
  402354:	mov	x2, x0
  402358:	mov	w0, #0x7                   	// #7
  40235c:	mov	w1, w22
  402360:	bl	401870 <error@plt>
  402364:	b	402208 <ferror@plt+0x5a8>
  402368:	bl	401bf0 <__errno_location@plt>
  40236c:	ldr	w22, [x0]
  402370:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402374:	mov	w2, #0x5                   	// #5
  402378:	mov	x0, xzr
  40237c:	add	x1, x1, #0x84a
  402380:	bl	401bb0 <dcgettext@plt>
  402384:	mov	x2, x0
  402388:	mov	w0, #0x2                   	// #2
  40238c:	mov	w1, w22
  402390:	bl	401870 <error@plt>
  402394:	ldr	w0, [sp, #52]
  402398:	str	w19, [sp, #40]
  40239c:	bl	401a90 <close@plt>
  4023a0:	ldr	w0, [sp, #48]
  4023a4:	adrp	x1, 406000 <ferror@plt+0x43a0>
  4023a8:	add	x1, x1, #0x418
  4023ac:	bl	4019f0 <fdopen@plt>
  4023b0:	mov	x22, x0
  4023b4:	cbnz	x0, 4023e4 <ferror@plt+0x784>
  4023b8:	bl	401bf0 <__errno_location@plt>
  4023bc:	ldr	w23, [x0]
  4023c0:	adrp	x1, 406000 <ferror@plt+0x43a0>
  4023c4:	mov	w2, #0x5                   	// #5
  4023c8:	mov	x0, xzr
  4023cc:	add	x1, x1, #0x884
  4023d0:	bl	401bb0 <dcgettext@plt>
  4023d4:	mov	x2, x0
  4023d8:	mov	w0, #0x5                   	// #5
  4023dc:	mov	w1, w23
  4023e0:	bl	401870 <error@plt>
  4023e4:	adrp	x10, 417000 <ferror@plt+0x153a0>
  4023e8:	add	x10, x10, #0x40c
  4023ec:	ldrb	w9, [x10]
  4023f0:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4023f4:	ldr	x8, [x8, #568]
  4023f8:	mov	w19, wzr
  4023fc:	cmp	w9, #0x0
  402400:	mov	w9, #0x2                   	// #2
  402404:	csel	x23, xzr, x9, ne  // ne = any
  402408:	cmp	x8, x23
  40240c:	str	wzr, [x10, #44]
  402410:	stur	xzr, [x10, #36]
  402414:	b.le	402a28 <ferror@plt+0xdc8>
  402418:	mov	w19, wzr
  40241c:	mov	w21, #0x1                   	// #1
  402420:	b	402440 <ferror@plt+0x7e0>
  402424:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402428:	ldr	x8, [x8, #568]
  40242c:	adrp	x25, 417000 <ferror@plt+0x153a0>
  402430:	add	x25, x25, #0x420
  402434:	add	x23, x23, #0x1
  402438:	cmp	x8, x23
  40243c:	b.le	402a28 <ferror@plt+0xdc8>
  402440:	ldrb	w9, [x28, #1060]
  402444:	tbz	w9, #5, 40248c <ferror@plt+0x82c>
  402448:	ldr	x9, [x24, #1016]
  40244c:	cbz	x9, 40248c <ferror@plt+0x82c>
  402450:	ldrb	w10, [x25]
  402454:	ldp	w11, w12, [x25, #16]
  402458:	ldr	w13, [x25, #24]
  40245c:	cmp	w10, #0x0
  402460:	mov	w10, #0x9                   	// #9
  402464:	csel	w10, w10, wzr, ne  // ne = any
  402468:	madd	w10, w10, w11, w12
  40246c:	lsl	w10, w10, #8
  402470:	add	w10, w10, #0x100
  402474:	orr	w11, w10, w13
  402478:	and	w10, w10, #0xff00
  40247c:	ubfx	w11, w11, #8, #8
  402480:	orr	w10, w10, w13
  402484:	str	w11, [x9, #116]
  402488:	str	w10, [x9, #16]
  40248c:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402490:	ldr	x9, [x9, #576]
  402494:	cmp	x9, #0x1
  402498:	b.lt	402a18 <ferror@plt+0xdb8>  // b.tstop
  40249c:	str	w21, [sp, #44]
  4024a0:	mov	w25, wzr
  4024a4:	mov	w27, wzr
  4024a8:	mov	w20, wzr
  4024ac:	mov	w21, wzr
  4024b0:	b	4024d4 <ferror@plt+0x874>
  4024b4:	ldr	x0, [x24, #1016]
  4024b8:	mov	w1, w26
  4024bc:	bl	4018b0 <waddch@plt>
  4024c0:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4024c4:	ldr	x8, [x8, #576]
  4024c8:	add	w25, w25, #0x1
  4024cc:	cmp	x8, w25, sxtw
  4024d0:	b.le	402424 <ferror@plt+0x7c4>
  4024d4:	cbz	w27, 40252c <ferror@plt+0x8cc>
  4024d8:	ldrb	w8, [x28, #1060]
  4024dc:	tbz	w8, #5, 40252c <ferror@plt+0x8cc>
  4024e0:	ldr	x8, [x24, #1016]
  4024e4:	cbz	x8, 40252c <ferror@plt+0x8cc>
  4024e8:	adrp	x12, 417000 <ferror@plt+0x153a0>
  4024ec:	add	x12, x12, #0x420
  4024f0:	ldrb	w9, [x12]
  4024f4:	ldp	w10, w11, [x12, #16]
  4024f8:	ldr	w12, [x12, #24]
  4024fc:	cmp	w9, #0x0
  402500:	mov	w9, #0x9                   	// #9
  402504:	csel	w9, w9, wzr, ne  // ne = any
  402508:	madd	w9, w9, w10, w11
  40250c:	lsl	w9, w9, #8
  402510:	add	w9, w9, #0x100
  402514:	orr	w10, w9, w12
  402518:	and	w9, w9, #0xff00
  40251c:	ubfx	w10, w10, #8, #8
  402520:	orr	w9, w9, w12
  402524:	str	w10, [x8, #116]
  402528:	str	w9, [x8, #16]
  40252c:	cbz	w21, 402538 <ferror@plt+0x8d8>
  402530:	mov	w27, wzr
  402534:	b	402550 <ferror@plt+0x8f0>
  402538:	cbz	w20, 4025d8 <ferror@plt+0x978>
  40253c:	mov	w21, wzr
  402540:	add	w8, w25, #0x1
  402544:	tst	w8, #0x7
  402548:	cset	w27, eq  // eq = none
  40254c:	csel	w20, wzr, w20, eq  // eq = none
  402550:	mov	w26, #0x20                  	// #32
  402554:	ldr	x0, [x24, #1016]
  402558:	mov	w1, w23
  40255c:	mov	w2, w25
  402560:	bl	401bd0 <wmove@plt>
  402564:	cbnz	w19, 402580 <ferror@plt+0x920>
  402568:	adrp	x8, 417000 <ferror@plt+0x153a0>
  40256c:	ldrb	w8, [x8, #1052]
  402570:	cbz	w8, 402580 <ferror@plt+0x920>
  402574:	ldrb	w8, [x28, #1060]
  402578:	tbnz	w8, #7, 4025b4 <ferror@plt+0x954>
  40257c:	mov	w19, wzr
  402580:	ldrb	w8, [x28, #1060]
  402584:	ldr	x0, [x24, #1016]
  402588:	tbz	w8, #1, 4024b8 <ferror@plt+0x858>
  40258c:	bl	401a30 <winch@plt>
  402590:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402594:	ldrb	w9, [x8, #1052]
  402598:	tbz	w9, #0, 4024b4 <ferror@plt+0x854>
  40259c:	eor	w9, w0, w26
  4025a0:	mov	w8, w0
  4025a4:	tst	w9, #0xff
  4025a8:	b.eq	402678 <ferror@plt+0xa18>  // b.none
  4025ac:	ldr	x0, [x24, #1016]
  4025b0:	b	40268c <ferror@plt+0xa2c>
  4025b4:	ldr	x0, [x24, #1016]
  4025b8:	bl	401a30 <winch@plt>
  4025bc:	eor	w8, w0, w26
  4025c0:	tst	w8, #0xff
  4025c4:	cset	w19, ne  // ne = any
  4025c8:	ldrb	w8, [x28, #1060]
  4025cc:	ldr	x0, [x24, #1016]
  4025d0:	tbz	w8, #1, 4024b8 <ferror@plt+0x858>
  4025d4:	b	40258c <ferror@plt+0x92c>
  4025d8:	adrp	x21, 417000 <ferror@plt+0x153a0>
  4025dc:	add	x21, x21, #0x420
  4025e0:	mov	x0, x22
  4025e4:	bl	401a50 <getc@plt>
  4025e8:	cmn	w0, #0x1
  4025ec:	b.eq	4026b8 <ferror@plt+0xa58>  // b.none
  4025f0:	mov	w26, w0
  4025f4:	bl	401b00 <__ctype_b_loc@plt>
  4025f8:	sub	w8, w26, #0x9
  4025fc:	cmp	w8, #0x2
  402600:	b.cc	4026e4 <ferror@plt+0xa84>  // b.lo, b.ul, b.last
  402604:	ldr	x8, [x0]
  402608:	ldrh	w8, [x8, w26, sxtw #1]
  40260c:	tbnz	w8, #14, 4026e4 <ferror@plt+0xa84>
  402610:	cmp	w26, #0x1b
  402614:	b.ne	4025e0 <ferror@plt+0x980>  // b.any
  402618:	ldr	w8, [x28, #1060]
  40261c:	tbz	w8, #5, 4025e0 <ferror@plt+0x980>
  402620:	mov	x0, x22
  402624:	sub	w25, w25, #0x1
  402628:	bl	401a50 <getc@plt>
  40262c:	cmp	w0, #0x5b
  402630:	b.ne	40272c <ferror@plt+0xacc>  // b.any
  402634:	mov	x20, xzr
  402638:	b	402650 <ferror@plt+0x9f0>
  40263c:	add	x8, sp, #0x40
  402640:	strb	w0, [x8, x20]
  402644:	add	x20, x20, #0x1
  402648:	cmp	x20, #0x64
  40264c:	b.eq	402760 <ferror@plt+0xb00>  // b.none
  402650:	mov	x0, x22
  402654:	bl	401a50 <getc@plt>
  402658:	cmp	w0, #0x6d
  40265c:	b.eq	402758 <ferror@plt+0xaf8>  // b.none
  402660:	cmp	w0, #0x3b
  402664:	b.eq	40263c <ferror@plt+0x9dc>  // b.none
  402668:	sub	w8, w0, #0x30
  40266c:	cmp	w8, #0x9
  402670:	b.ls	40263c <ferror@plt+0x9dc>  // b.plast
  402674:	b	4029f8 <ferror@plt+0xd98>
  402678:	ldr	x0, [x24, #1016]
  40267c:	cmp	w8, #0x100
  402680:	b.cc	4024b8 <ferror@plt+0x858>  // b.lo, b.ul, b.last
  402684:	ldr	w8, [x28, #1060]
  402688:	tbz	w8, #2, 4024b8 <ferror@plt+0x858>
  40268c:	cbz	x0, 40269c <ferror@plt+0xa3c>
  402690:	mov	w8, #0x10000               	// #65536
  402694:	str	wzr, [x0, #116]
  402698:	str	w8, [x0, #16]
  40269c:	mov	w1, w26
  4026a0:	bl	4018b0 <waddch@plt>
  4026a4:	ldr	x8, [x24, #1016]
  4026a8:	cbz	x8, 4024c0 <ferror@plt+0x860>
  4026ac:	str	wzr, [x8, #116]
  4026b0:	str	wzr, [x8, #16]
  4026b4:	b	4024c0 <ferror@plt+0x860>
  4026b8:	mov	w20, wzr
  4026bc:	mov	w21, wzr
  4026c0:	ldrb	w8, [x28, #1060]
  4026c4:	tbz	w8, #5, 4026d8 <ferror@plt+0xa78>
  4026c8:	ldr	x8, [x24, #1016]
  4026cc:	cbz	x8, 4026d8 <ferror@plt+0xa78>
  4026d0:	str	wzr, [x8, #116]
  4026d4:	str	wzr, [x8, #16]
  4026d8:	cbz	w20, 402530 <ferror@plt+0x8d0>
  4026dc:	mov	w20, #0x1                   	// #1
  4026e0:	b	402540 <ferror@plt+0x8e0>
  4026e4:	cmp	w26, #0x9
  4026e8:	mov	w21, wzr
  4026ec:	b.eq	402750 <ferror@plt+0xaf0>  // b.none
  4026f0:	cmp	w26, #0xa
  4026f4:	b.eq	402738 <ferror@plt+0xad8>  // b.none
  4026f8:	cmp	w26, #0x1b
  4026fc:	mov	w20, w21
  402700:	mov	w27, w21
  402704:	b.ne	402554 <ferror@plt+0x8f4>  // b.any
  402708:	ldrb	w8, [x28, #1060]
  40270c:	adrp	x21, 417000 <ferror@plt+0x153a0>
  402710:	add	x21, x21, #0x420
  402714:	tbnz	w8, #5, 402620 <ferror@plt+0x9c0>
  402718:	mov	w21, wzr
  40271c:	mov	w20, wzr
  402720:	mov	w27, wzr
  402724:	mov	w26, #0x1b                  	// #27
  402728:	b	402554 <ferror@plt+0x8f4>
  40272c:	mov	x1, x22
  402730:	bl	401b30 <ungetc@plt>
  402734:	b	4029f8 <ferror@plt+0xd98>
  402738:	ldr	w8, [sp, #44]
  40273c:	mov	w20, wzr
  402740:	orr	w8, w25, w8
  402744:	cbz	w8, 402a08 <ferror@plt+0xda8>
  402748:	mov	w21, #0x1                   	// #1
  40274c:	b	4026c0 <ferror@plt+0xa60>
  402750:	mov	w20, #0x1                   	// #1
  402754:	b	4026c0 <ferror@plt+0xa60>
  402758:	add	x8, sp, #0x40
  40275c:	strb	wzr, [x8, x20]
  402760:	ldrb	w8, [sp, #64]
  402764:	cbz	w8, 4029c8 <ferror@plt+0xd68>
  402768:	add	x0, sp, #0x40
  40276c:	str	x0, [sp, #56]
  402770:	b	402780 <ferror@plt+0xb20>
  402774:	ldr	x0, [sp, #56]
  402778:	ldrb	w8, [x0], #1
  40277c:	cbz	w8, 4029f8 <ferror@plt+0xd98>
  402780:	add	x1, sp, #0x38
  402784:	mov	w2, #0xa                   	// #10
  402788:	bl	401b10 <strtol@plt>
  40278c:	add	w8, w0, #0x1
  402790:	cmp	w8, #0x32
  402794:	b.hi	402944 <ferror@plt+0xce4>  // b.pmore
  402798:	adrp	x11, 406000 <ferror@plt+0x43a0>
  40279c:	add	x11, x11, #0x3ce
  4027a0:	adr	x9, 4027b0 <ferror@plt+0xb50>
  4027a4:	ldrb	w10, [x11, x8]
  4027a8:	add	x9, x9, x10, lsl #2
  4027ac:	br	x9
  4027b0:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4027b4:	add	x8, x8, #0x430
  4027b8:	str	wzr, [x8, #8]
  4027bc:	str	xzr, [x8]
  4027c0:	ldr	x8, [x24, #1016]
  4027c4:	cbnz	x8, 402964 <ferror@plt+0xd04>
  4027c8:	b	402774 <ferror@plt+0xb14>
  4027cc:	adrp	x9, 417000 <ferror@plt+0x153a0>
  4027d0:	ldr	w8, [x9, #1080]
  4027d4:	and	w8, w8, #0xfffbffff
  4027d8:	str	w8, [x9, #1080]
  4027dc:	ldr	x8, [x24, #1016]
  4027e0:	cbnz	x8, 402964 <ferror@plt+0xd04>
  4027e4:	b	402774 <ferror@plt+0xb14>
  4027e8:	adrp	x9, 417000 <ferror@plt+0x153a0>
  4027ec:	ldr	w8, [x9, #1080]
  4027f0:	and	w8, w8, #0x7fffffff
  4027f4:	str	w8, [x9, #1080]
  4027f8:	ldr	x8, [x24, #1016]
  4027fc:	cbnz	x8, 402964 <ferror@plt+0xd04>
  402800:	b	402774 <ferror@plt+0xb14>
  402804:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402808:	ldr	w8, [x9, #1080]
  40280c:	and	w8, w8, #0xfff7ffff
  402810:	str	w8, [x9, #1080]
  402814:	ldr	x8, [x24, #1016]
  402818:	cbnz	x8, 402964 <ferror@plt+0xd04>
  40281c:	b	402774 <ferror@plt+0xb14>
  402820:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402824:	ldr	w8, [x9, #1080]
  402828:	orr	w8, w8, #0x200000
  40282c:	str	w8, [x9, #1080]
  402830:	ldr	x8, [x24, #1016]
  402834:	cbnz	x8, 402964 <ferror@plt+0xd04>
  402838:	b	402774 <ferror@plt+0xb14>
  40283c:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402840:	ldr	w8, [x9, #1080]
  402844:	orr	w8, w8, #0x20000
  402848:	str	w8, [x9, #1080]
  40284c:	ldr	x8, [x24, #1016]
  402850:	cbnz	x8, 402964 <ferror@plt+0xd04>
  402854:	b	402774 <ferror@plt+0xb14>
  402858:	adrp	x9, 417000 <ferror@plt+0x153a0>
  40285c:	ldr	w8, [x9, #1080]
  402860:	and	w8, w8, #0xfffdffff
  402864:	str	w8, [x9, #1080]
  402868:	ldr	x8, [x24, #1016]
  40286c:	cbnz	x8, 402964 <ferror@plt+0xd04>
  402870:	b	402774 <ferror@plt+0xb14>
  402874:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402878:	ldr	w8, [x9, #1080]
  40287c:	orr	w8, w8, #0x80000
  402880:	str	w8, [x9, #1080]
  402884:	ldr	x8, [x24, #1016]
  402888:	cbnz	x8, 402964 <ferror@plt+0xd04>
  40288c:	b	402774 <ferror@plt+0xb14>
  402890:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402894:	ldr	w8, [x9, #1080]
  402898:	orr	w8, w8, #0x40000
  40289c:	str	w8, [x9, #1080]
  4028a0:	ldr	x8, [x24, #1016]
  4028a4:	cbnz	x8, 402964 <ferror@plt+0xd04>
  4028a8:	b	402774 <ferror@plt+0xb14>
  4028ac:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4028b0:	str	wzr, [x8, #1076]
  4028b4:	ldr	x8, [x24, #1016]
  4028b8:	cbnz	x8, 402964 <ferror@plt+0xd04>
  4028bc:	b	402774 <ferror@plt+0xb14>
  4028c0:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4028c4:	str	wzr, [x8, #1072]
  4028c8:	ldr	x8, [x24, #1016]
  4028cc:	cbnz	x8, 402964 <ferror@plt+0xd04>
  4028d0:	b	402774 <ferror@plt+0xb14>
  4028d4:	adrp	x9, 417000 <ferror@plt+0x153a0>
  4028d8:	ldr	w8, [x9, #1080]
  4028dc:	orr	w8, w8, #0x100000
  4028e0:	str	w8, [x9, #1080]
  4028e4:	ldr	x8, [x24, #1016]
  4028e8:	cbnz	x8, 402964 <ferror@plt+0xd04>
  4028ec:	b	402774 <ferror@plt+0xb14>
  4028f0:	adrp	x9, 417000 <ferror@plt+0x153a0>
  4028f4:	ldr	w8, [x9, #1080]
  4028f8:	orr	w8, w8, #0x80000000
  4028fc:	str	w8, [x9, #1080]
  402900:	ldr	x8, [x24, #1016]
  402904:	cbnz	x8, 402964 <ferror@plt+0xd04>
  402908:	b	402774 <ferror@plt+0xb14>
  40290c:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402910:	ldr	w8, [x9, #1080]
  402914:	and	w8, w8, #0xffcfffff
  402918:	str	w8, [x9, #1080]
  40291c:	ldr	x8, [x24, #1016]
  402920:	cbnz	x8, 402964 <ferror@plt+0xd04>
  402924:	b	402774 <ferror@plt+0xb14>
  402928:	adrp	x9, 417000 <ferror@plt+0x153a0>
  40292c:	ldr	w8, [x9, #1080]
  402930:	and	w8, w8, #0xffdfffff
  402934:	str	w8, [x9, #1080]
  402938:	ldr	x8, [x24, #1016]
  40293c:	cbnz	x8, 402964 <ferror@plt+0xd04>
  402940:	b	402774 <ferror@plt+0xb14>
  402944:	sub	w8, w0, #0x1e
  402948:	cmp	w8, #0x7
  40294c:	b.hi	4029a4 <ferror@plt+0xd44>  // b.pmore
  402950:	sub	w8, w0, #0x1d
  402954:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402958:	str	w8, [x9, #1076]
  40295c:	ldr	x8, [x24, #1016]
  402960:	cbz	x8, 402774 <ferror@plt+0xb14>
  402964:	ldrb	w9, [x21]
  402968:	ldp	w10, w11, [x21, #16]
  40296c:	ldr	w12, [x21, #24]
  402970:	cmp	w9, #0x0
  402974:	mov	w9, #0x9                   	// #9
  402978:	csel	w9, w9, wzr, ne  // ne = any
  40297c:	madd	w9, w9, w10, w11
  402980:	lsl	w9, w9, #8
  402984:	add	w9, w9, #0x100
  402988:	orr	w10, w9, w12
  40298c:	and	w9, w9, #0xff00
  402990:	ubfx	w10, w10, #8, #8
  402994:	orr	w9, w9, w12
  402998:	str	w10, [x8, #116]
  40299c:	str	w9, [x8, #16]
  4029a0:	b	402774 <ferror@plt+0xb14>
  4029a4:	and	w8, w0, #0xfffffff8
  4029a8:	cmp	w8, #0x28
  4029ac:	b.ne	4029f8 <ferror@plt+0xd98>  // b.any
  4029b0:	sub	w8, w0, #0x27
  4029b4:	adrp	x9, 417000 <ferror@plt+0x153a0>
  4029b8:	str	w8, [x9, #1072]
  4029bc:	ldr	x8, [x24, #1016]
  4029c0:	cbnz	x8, 402964 <ferror@plt+0xd04>
  4029c4:	b	402774 <ferror@plt+0xb14>
  4029c8:	ldr	x8, [x24, #1016]
  4029cc:	adrp	x9, 417000 <ferror@plt+0x153a0>
  4029d0:	add	x9, x9, #0x430
  4029d4:	str	wzr, [x9, #8]
  4029d8:	str	xzr, [x9]
  4029dc:	cbz	x8, 4029f0 <ferror@plt+0xd90>
  4029e0:	mov	w9, #0x1                   	// #1
  4029e4:	str	w9, [x8, #116]
  4029e8:	mov	w9, #0x100                 	// #256
  4029ec:	str	w9, [x8, #16]
  4029f0:	add	x8, sp, #0x40
  4029f4:	str	x8, [sp, #56]
  4029f8:	mov	w21, wzr
  4029fc:	mov	w20, wzr
  402a00:	mov	w27, wzr
  402a04:	b	4024c0 <ferror@plt+0x860>
  402a08:	mov	w25, #0xffffffff            	// #-1
  402a0c:	mov	w21, w20
  402a10:	mov	w27, w20
  402a14:	b	4024c0 <ferror@plt+0x860>
  402a18:	mov	w21, wzr
  402a1c:	add	x23, x23, #0x1
  402a20:	cmp	x8, x23
  402a24:	b.gt	402440 <ferror@plt+0x7e0>
  402a28:	mov	x0, x22
  402a2c:	bl	401970 <fclose@plt>
  402a30:	ldr	w0, [sp, #40]
  402a34:	add	x1, sp, #0x40
  402a38:	mov	w2, wzr
  402a3c:	bl	401c10 <waitpid@plt>
  402a40:	tbnz	w0, #31, 402a54 <ferror@plt+0xdf4>
  402a44:	ldrh	w8, [sp, #64]
  402a48:	tst	w8, #0xffffff7f
  402a4c:	b.ne	402a8c <ferror@plt+0xe2c>  // b.any
  402a50:	b	402aa0 <ferror@plt+0xe40>
  402a54:	bl	401bf0 <__errno_location@plt>
  402a58:	ldr	w22, [x0]
  402a5c:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402a60:	mov	w2, #0x5                   	// #5
  402a64:	mov	x0, xzr
  402a68:	add	x1, x1, #0x88b
  402a6c:	bl	401bb0 <dcgettext@plt>
  402a70:	mov	x2, x0
  402a74:	mov	w0, #0x8                   	// #8
  402a78:	mov	w1, w22
  402a7c:	bl	401870 <error@plt>
  402a80:	ldrh	w8, [sp, #64]
  402a84:	tst	w8, #0xffffff7f
  402a88:	b.eq	402aa0 <ferror@plt+0xe40>  // b.none
  402a8c:	ldr	w8, [x28, #1060]
  402a90:	tbz	w8, #4, 402a9c <ferror@plt+0xe3c>
  402a94:	bl	401a40 <beep@plt>
  402a98:	ldr	w8, [x28, #1060]
  402a9c:	tbnz	w8, #6, 402b68 <ferror@plt+0xf08>
  402aa0:	ldr	x0, [x24, #1016]
  402aa4:	mov	w8, #0x1                   	// #1
  402aa8:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402aac:	strb	w8, [x9, #1052]
  402ab0:	bl	401990 <wrefresh@plt>
  402ab4:	cbnz	w19, 402b30 <ferror@plt+0xed0>
  402ab8:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402abc:	ldrb	w8, [x8, #1040]
  402ac0:	cmp	w8, #0x1
  402ac4:	b.eq	402ae8 <ferror@plt+0xe88>  // b.none
  402ac8:	mov	x8, #0xc60000000000        	// #217703302299648
  402acc:	movk	x8, #0x40b0, lsl #48
  402ad0:	fmov	d0, x8
  402ad4:	fcmp	d8, d0
  402ad8:	b.pl	4021d8 <ferror@plt+0x578>  // b.nfrst
  402adc:	ldr	w0, [sp, #24]
  402ae0:	bl	401ba0 <usleep@plt>
  402ae4:	b	4021e0 <ferror@plt+0x580>
  402ae8:	add	x0, sp, #0x40
  402aec:	mov	x1, xzr
  402af0:	bl	401a00 <gettimeofday@plt>
  402af4:	ldr	x10, [sp, #8]
  402af8:	ldp	x8, x9, [sp, #64]
  402afc:	ucvtf	d0, x10
  402b00:	mov	w10, #0x4240                	// #16960
  402b04:	fadd	d0, d9, d0
  402b08:	movk	w10, #0xf, lsl #16
  402b0c:	madd	x8, x8, x10, x9
  402b10:	fcvtzu	x9, d0
  402b14:	cmp	x8, x9
  402b18:	str	x9, [sp, #8]
  402b1c:	b.cs	4021e0 <ferror@plt+0x580>  // b.hs, b.nlast
  402b20:	ldr	x9, [sp, #8]
  402b24:	sub	w0, w9, w8
  402b28:	bl	401ba0 <usleep@plt>
  402b2c:	b	4021e0 <ferror@plt+0x580>
  402b30:	bl	401b50 <endwin@plt>
  402b34:	ldp	x20, x19, [sp, #272]
  402b38:	ldp	x22, x21, [sp, #256]
  402b3c:	ldp	x24, x23, [sp, #240]
  402b40:	ldp	x26, x25, [sp, #224]
  402b44:	ldp	x28, x27, [sp, #208]
  402b48:	ldp	x29, x30, [sp, #192]
  402b4c:	ldp	d9, d8, [sp, #176]
  402b50:	mov	w0, wzr
  402b54:	add	sp, sp, #0x120
  402b58:	ret
  402b5c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402b60:	ldr	x0, [x8, #976]
  402b64:	bl	402c00 <ferror@plt+0xfa0>
  402b68:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402b6c:	ldr	w8, [x8, #568]
  402b70:	ldr	x0, [x24, #1016]
  402b74:	mov	w2, wzr
  402b78:	sub	w1, w8, #0x1
  402b7c:	bl	401bd0 <wmove@plt>
  402b80:	cmn	w0, #0x1
  402b84:	b.eq	402bb0 <ferror@plt+0xf50>  // b.none
  402b88:	ldr	x19, [x24, #1016]
  402b8c:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402b90:	add	x1, x1, #0x893
  402b94:	mov	w2, #0x5                   	// #5
  402b98:	mov	x0, xzr
  402b9c:	bl	401bb0 <dcgettext@plt>
  402ba0:	mov	x1, x0
  402ba4:	mov	w2, #0xffffffff            	// #-1
  402ba8:	mov	x0, x19
  402bac:	bl	401900 <waddnstr@plt>
  402bb0:	ldr	x0, [x24, #1016]
  402bb4:	bl	401990 <wrefresh@plt>
  402bb8:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402bbc:	ldr	x0, [x8, #1008]
  402bc0:	bl	4019e0 <fgetc@plt>
  402bc4:	bl	401b50 <endwin@plt>
  402bc8:	mov	w0, #0x8                   	// #8
  402bcc:	bl	401860 <exit@plt>
  402bd0:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402bd4:	ldr	x0, [x8, #1000]
  402bd8:	bl	402c00 <ferror@plt+0xfa0>
  402bdc:	ldr	x0, [sp, #32]
  402be0:	bl	401a70 <system@plt>
  402be4:	tst	w0, #0x7f
  402be8:	str	w0, [sp, #64]
  402bec:	b.ne	402bf8 <ferror@plt+0xf98>  // b.any
  402bf0:	ubfx	w0, w0, #8, #8
  402bf4:	bl	401860 <exit@plt>
  402bf8:	mov	w0, #0x1                   	// #1
  402bfc:	bl	401860 <exit@plt>
  402c00:	stp	x29, x30, [sp, #-32]!
  402c04:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402c08:	str	x19, [sp, #16]
  402c0c:	mov	x19, x0
  402c10:	add	x1, x1, #0x4c9
  402c14:	mov	w2, #0x5                   	// #5
  402c18:	mov	x0, xzr
  402c1c:	mov	x29, sp
  402c20:	bl	401bb0 <dcgettext@plt>
  402c24:	mov	x1, x19
  402c28:	bl	401850 <fputs@plt>
  402c2c:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402c30:	add	x1, x1, #0x4d2
  402c34:	mov	w2, #0x5                   	// #5
  402c38:	mov	x0, xzr
  402c3c:	bl	401bb0 <dcgettext@plt>
  402c40:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402c44:	ldr	x2, [x8, #1024]
  402c48:	mov	x1, x0
  402c4c:	mov	x0, x19
  402c50:	bl	401c20 <fprintf@plt>
  402c54:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402c58:	add	x1, x1, #0x4e9
  402c5c:	mov	w2, #0x5                   	// #5
  402c60:	mov	x0, xzr
  402c64:	bl	401bb0 <dcgettext@plt>
  402c68:	mov	x1, x19
  402c6c:	bl	401850 <fputs@plt>
  402c70:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402c74:	add	x1, x1, #0x4f4
  402c78:	mov	w2, #0x5                   	// #5
  402c7c:	mov	x0, xzr
  402c80:	bl	401bb0 <dcgettext@plt>
  402c84:	mov	x1, x19
  402c88:	bl	401850 <fputs@plt>
  402c8c:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402c90:	add	x1, x1, #0x532
  402c94:	mov	w2, #0x5                   	// #5
  402c98:	mov	x0, xzr
  402c9c:	bl	401bb0 <dcgettext@plt>
  402ca0:	mov	x1, x19
  402ca4:	bl	401850 <fputs@plt>
  402ca8:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402cac:	add	x1, x1, #0x575
  402cb0:	mov	w2, #0x5                   	// #5
  402cb4:	mov	x0, xzr
  402cb8:	bl	401bb0 <dcgettext@plt>
  402cbc:	mov	x1, x19
  402cc0:	bl	401850 <fputs@plt>
  402cc4:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402cc8:	add	x1, x1, #0x5d3
  402ccc:	mov	w2, #0x5                   	// #5
  402cd0:	mov	x0, xzr
  402cd4:	bl	401bb0 <dcgettext@plt>
  402cd8:	mov	x1, x19
  402cdc:	bl	401850 <fputs@plt>
  402ce0:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402ce4:	add	x1, x1, #0x611
  402ce8:	mov	w2, #0x5                   	// #5
  402cec:	mov	x0, xzr
  402cf0:	bl	401bb0 <dcgettext@plt>
  402cf4:	mov	x1, x19
  402cf8:	bl	401850 <fputs@plt>
  402cfc:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402d00:	add	x1, x1, #0x651
  402d04:	mov	w2, #0x5                   	// #5
  402d08:	mov	x0, xzr
  402d0c:	bl	401bb0 <dcgettext@plt>
  402d10:	mov	x1, x19
  402d14:	bl	401850 <fputs@plt>
  402d18:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402d1c:	add	x1, x1, #0x68b
  402d20:	mov	w2, #0x5                   	// #5
  402d24:	mov	x0, xzr
  402d28:	bl	401bb0 <dcgettext@plt>
  402d2c:	mov	x1, x19
  402d30:	bl	401850 <fputs@plt>
  402d34:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402d38:	add	x1, x1, #0x6ce
  402d3c:	mov	w2, #0x5                   	// #5
  402d40:	mov	x0, xzr
  402d44:	bl	401bb0 <dcgettext@plt>
  402d48:	mov	x1, x19
  402d4c:	bl	401850 <fputs@plt>
  402d50:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402d54:	add	x1, x1, #0x6f8
  402d58:	mov	w2, #0x5                   	// #5
  402d5c:	mov	x0, xzr
  402d60:	bl	401bb0 <dcgettext@plt>
  402d64:	mov	x1, x19
  402d68:	bl	401850 <fputs@plt>
  402d6c:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402d70:	add	x1, x1, #0x738
  402d74:	mov	w2, #0x5                   	// #5
  402d78:	mov	x0, xzr
  402d7c:	bl	401bb0 <dcgettext@plt>
  402d80:	mov	x1, x19
  402d84:	bl	401850 <fputs@plt>
  402d88:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402d8c:	add	x1, x1, #0x73a
  402d90:	mov	w2, #0x5                   	// #5
  402d94:	mov	x0, xzr
  402d98:	bl	401bb0 <dcgettext@plt>
  402d9c:	mov	x1, x19
  402da0:	bl	401850 <fputs@plt>
  402da4:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402da8:	add	x1, x1, #0x766
  402dac:	mov	w2, #0x5                   	// #5
  402db0:	mov	x0, xzr
  402db4:	bl	401bb0 <dcgettext@plt>
  402db8:	mov	x1, x19
  402dbc:	bl	401850 <fputs@plt>
  402dc0:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402dc4:	add	x1, x1, #0x79b
  402dc8:	mov	w2, #0x5                   	// #5
  402dcc:	mov	x0, xzr
  402dd0:	bl	401bb0 <dcgettext@plt>
  402dd4:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402dd8:	mov	x1, x0
  402ddc:	add	x2, x2, #0x7b6
  402de0:	mov	x0, x19
  402de4:	bl	401c20 <fprintf@plt>
  402de8:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402dec:	ldr	x8, [x8, #976]
  402df0:	cmp	x8, x19
  402df4:	cset	w0, eq  // eq = none
  402df8:	bl	401860 <exit@plt>
  402dfc:	sub	sp, sp, #0x30
  402e00:	stp	x20, x19, [sp, #32]
  402e04:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402e08:	ldr	w8, [x19, #1064]
  402e0c:	stp	x29, x30, [sp, #16]
  402e10:	add	x29, sp, #0x10
  402e14:	cbz	w8, 402e48 <ferror@plt+0x11e8>
  402e18:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402e1c:	ldr	w8, [x19, #1068]
  402e20:	cbz	w8, 402e90 <ferror@plt+0x1230>
  402e24:	add	x2, sp, #0x8
  402e28:	mov	w0, #0x2                   	// #2
  402e2c:	mov	w1, #0x5413                	// #21523
  402e30:	bl	401c40 <ioctl@plt>
  402e34:	cbz	w0, 402ed8 <ferror@plt+0x1278>
  402e38:	ldp	x20, x19, [sp, #32]
  402e3c:	ldp	x29, x30, [sp, #16]
  402e40:	add	sp, sp, #0x30
  402e44:	ret
  402e48:	adrp	x0, 406000 <ferror@plt+0x43a0>
  402e4c:	add	x0, x0, #0x7f1
  402e50:	bl	401c00 <getenv@plt>
  402e54:	mov	w8, #0xffffffff            	// #-1
  402e58:	str	w8, [x19, #1064]
  402e5c:	cbz	x0, 402e18 <ferror@plt+0x11b8>
  402e60:	ldrb	w8, [x0]
  402e64:	cbz	w8, 402e18 <ferror@plt+0x11b8>
  402e68:	add	x1, sp, #0x8
  402e6c:	mov	w2, wzr
  402e70:	bl	401b10 <strtol@plt>
  402e74:	cmp	x0, #0x1
  402e78:	b.lt	402f6c <ferror@plt+0x130c>  // b.tstop
  402e7c:	ldr	x8, [sp, #8]
  402e80:	ldrb	w8, [x8]
  402e84:	cbnz	w8, 402f6c <ferror@plt+0x130c>
  402e88:	str	w0, [x19, #1064]
  402e8c:	b	402f70 <ferror@plt+0x1310>
  402e90:	adrp	x0, 406000 <ferror@plt+0x43a0>
  402e94:	add	x0, x0, #0x805
  402e98:	bl	401c00 <getenv@plt>
  402e9c:	mov	w8, #0xffffffff            	// #-1
  402ea0:	str	w8, [x19, #1068]
  402ea4:	cbz	x0, 402e24 <ferror@plt+0x11c4>
  402ea8:	ldrb	w8, [x0]
  402eac:	cbz	w8, 402e24 <ferror@plt+0x11c4>
  402eb0:	add	x1, sp, #0x8
  402eb4:	mov	w2, wzr
  402eb8:	bl	401b10 <strtol@plt>
  402ebc:	cmp	x0, #0x1
  402ec0:	b.lt	402fa4 <ferror@plt+0x1344>  // b.tstop
  402ec4:	ldr	x8, [sp, #8]
  402ec8:	ldrb	w8, [x8]
  402ecc:	cbnz	w8, 402fa4 <ferror@plt+0x1344>
  402ed0:	str	w0, [x19, #1068]
  402ed4:	b	402fa8 <ferror@plt+0x1348>
  402ed8:	adrp	x20, 417000 <ferror@plt+0x153a0>
  402edc:	add	x20, x20, #0x428
  402ee0:	ldp	w8, w9, [x20]
  402ee4:	orr	w10, w9, w8
  402ee8:	tbz	w10, #31, 402e38 <ferror@plt+0x11d8>
  402eec:	tbz	w9, #31, 402f24 <ferror@plt+0x12c4>
  402ef0:	ldrh	w3, [sp, #8]
  402ef4:	cbz	x3, 402f24 <ferror@plt+0x12c4>
  402ef8:	add	x19, x20, #0x2c
  402efc:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402f00:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402f04:	add	x2, x2, #0x80b
  402f08:	mov	w1, #0x18                  	// #24
  402f0c:	mov	x0, x19
  402f10:	str	x3, [x8, #568]
  402f14:	bl	401940 <snprintf@plt>
  402f18:	mov	x0, x19
  402f1c:	bl	401a60 <putenv@plt>
  402f20:	ldr	w8, [x20]
  402f24:	tbz	w8, #31, 402e38 <ferror@plt+0x11d8>
  402f28:	ldrh	w3, [sp, #10]
  402f2c:	cbz	x3, 402e38 <ferror@plt+0x11d8>
  402f30:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402f34:	add	x19, x19, #0x43c
  402f38:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402f3c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402f40:	add	x2, x2, #0x7f9
  402f44:	mov	w1, #0x18                  	// #24
  402f48:	mov	x0, x19
  402f4c:	str	x3, [x8, #576]
  402f50:	bl	401940 <snprintf@plt>
  402f54:	mov	x0, x19
  402f58:	bl	401a60 <putenv@plt>
  402f5c:	ldp	x20, x19, [sp, #32]
  402f60:	ldp	x29, x30, [sp, #16]
  402f64:	add	sp, sp, #0x30
  402f68:	ret
  402f6c:	ldr	w0, [x19, #1064]
  402f70:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402f74:	add	x19, x19, #0x43c
  402f78:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402f7c:	sxtw	x3, w0
  402f80:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402f84:	add	x2, x2, #0x7f9
  402f88:	mov	w1, #0x18                  	// #24
  402f8c:	mov	x0, x19
  402f90:	str	x3, [x8, #576]
  402f94:	bl	401940 <snprintf@plt>
  402f98:	mov	x0, x19
  402f9c:	bl	401a60 <putenv@plt>
  402fa0:	b	402e18 <ferror@plt+0x11b8>
  402fa4:	ldr	w0, [x19, #1068]
  402fa8:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402fac:	add	x19, x19, #0x454
  402fb0:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402fb4:	sxtw	x3, w0
  402fb8:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402fbc:	add	x2, x2, #0x80b
  402fc0:	mov	w1, #0x18                  	// #24
  402fc4:	mov	x0, x19
  402fc8:	str	x3, [x8, #568]
  402fcc:	bl	401940 <snprintf@plt>
  402fd0:	mov	x0, x19
  402fd4:	bl	401a60 <putenv@plt>
  402fd8:	b	402e24 <ferror@plt+0x11c4>
  402fdc:	stp	x29, x30, [sp, #-16]!
  402fe0:	mov	x29, sp
  402fe4:	bl	403234 <ferror@plt+0x15d4>
  402fe8:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402fec:	mov	w9, #0x1                   	// #1
  402ff0:	strb	w9, [x8, #1048]
  402ff4:	ret
  402ff8:	str	d8, [sp, #-96]!
  402ffc:	stp	x29, x30, [sp, #8]
  403000:	str	x27, [sp, #24]
  403004:	stp	x26, x25, [sp, #32]
  403008:	stp	x24, x23, [sp, #48]
  40300c:	stp	x22, x21, [sp, #64]
  403010:	stp	x20, x19, [sp, #80]
  403014:	mov	x29, sp
  403018:	sub	sp, sp, #0x20
  40301c:	mov	x19, x0
  403020:	mov	x0, xzr
  403024:	mov	v8.16b, v0.16b
  403028:	bl	401980 <time@plt>
  40302c:	stur	x0, [x29, #-8]
  403030:	sub	x0, x29, #0x8
  403034:	bl	4018f0 <ctime@plt>
  403038:	mov	x20, x0
  40303c:	mov	w0, #0xb4                  	// #180
  403040:	bl	401b70 <sysconf@plt>
  403044:	add	w1, w0, #0x1
  403048:	add	x9, x1, #0xf
  40304c:	mov	x8, sp
  403050:	and	x9, x9, #0x1fffffff0
  403054:	mov	x23, sp
  403058:	sub	x22, x8, x9
  40305c:	mov	sp, x22
  403060:	mov	x0, x22
  403064:	bl	401b80 <gethostname@plt>
  403068:	adrp	x1, 406000 <ferror@plt+0x43a0>
  40306c:	add	x1, x1, #0x815
  403070:	mov	w2, #0x5                   	// #5
  403074:	mov	x0, xzr
  403078:	bl	401bb0 <dcgettext@plt>
  40307c:	mov	x1, x0
  403080:	sub	x0, x29, #0x10
  403084:	mov	v0.16b, v8.16b
  403088:	bl	401910 <asprintf@plt>
  40308c:	adrp	x1, 406000 <ferror@plt+0x43a0>
  403090:	mov	w21, w0
  403094:	add	x1, x1, #0x823
  403098:	mov	w2, #0x5                   	// #5
  40309c:	mov	x0, xzr
  4030a0:	bl	401bb0 <dcgettext@plt>
  4030a4:	mov	x1, x0
  4030a8:	sub	x0, x29, #0x18
  4030ac:	mov	x2, x22
  4030b0:	mov	x3, x20
  4030b4:	bl	401910 <asprintf@plt>
  4030b8:	adrp	x24, 417000 <ferror@plt+0x153a0>
  4030bc:	ldr	x8, [x24, #576]
  4030c0:	cmp	x8, w0, sxtw
  4030c4:	b.lt	4031fc <ferror@plt+0x159c>  // b.tstop
  4030c8:	add	w25, w0, w21
  4030cc:	add	w9, w25, #0x1
  4030d0:	mov	w20, w0
  4030d4:	cmp	x8, w9, sxtw
  4030d8:	adrp	x22, 417000 <ferror@plt+0x153a0>
  4030dc:	b.lt	4031cc <ferror@plt+0x156c>  // b.tstop
  4030e0:	ldr	x0, [x22, #1016]
  4030e4:	mov	w1, wzr
  4030e8:	mov	w2, wzr
  4030ec:	bl	401bd0 <wmove@plt>
  4030f0:	cmn	w0, #0x1
  4030f4:	b.eq	403108 <ferror@plt+0x14a8>  // b.none
  4030f8:	ldr	x0, [x22, #1016]
  4030fc:	ldur	x1, [x29, #-16]
  403100:	mov	w2, #0xffffffff            	// #-1
  403104:	bl	401900 <waddnstr@plt>
  403108:	ldr	x26, [x24, #576]
  40310c:	add	w8, w25, #0x2
  403110:	cmp	x26, w8, sxtw
  403114:	b.lt	4031cc <ferror@plt+0x156c>  // b.tstop
  403118:	add	w8, w25, #0x4
  40311c:	cmp	x26, w8, sxtw
  403120:	b.ge	403130 <ferror@plt+0x14d0>  // b.tcont
  403124:	ldr	x0, [x22, #1016]
  403128:	sub	w8, w26, w20
  40312c:	b	403188 <ferror@plt+0x1528>
  403130:	mov	x0, x19
  403134:	bl	401840 <strlen@plt>
  403138:	ldr	x8, [x22, #1016]
  40313c:	add	w27, w25, w0
  403140:	mov	w1, wzr
  403144:	mov	w2, w21
  403148:	mov	x0, x8
  40314c:	bl	401bd0 <wmove@plt>
  403150:	cmp	x26, w27, sxtw
  403154:	b.ge	4031b0 <ferror@plt+0x1550>  // b.tcont
  403158:	cmn	w0, #0x1
  40315c:	b.eq	40317c <ferror@plt+0x151c>  // b.none
  403160:	ldr	w8, [x24, #576]
  403164:	ldr	x0, [x22, #1016]
  403168:	add	w9, w21, w20
  40316c:	mov	x1, x19
  403170:	sub	w8, w8, w9
  403174:	sub	w2, w8, #0x4
  403178:	bl	401900 <waddnstr@plt>
  40317c:	ldr	w8, [x24, #576]
  403180:	ldr	x0, [x22, #1016]
  403184:	sub	w8, w8, w20
  403188:	sub	w2, w8, #0x4
  40318c:	mov	w1, wzr
  403190:	bl	401bd0 <wmove@plt>
  403194:	cmn	w0, #0x1
  403198:	b.eq	4031cc <ferror@plt+0x156c>  // b.none
  40319c:	ldr	x0, [x22, #1016]
  4031a0:	adrp	x1, 406000 <ferror@plt+0x43a0>
  4031a4:	add	x1, x1, #0x82a
  4031a8:	mov	w2, #0xffffffff            	// #-1
  4031ac:	b	4031c8 <ferror@plt+0x1568>
  4031b0:	cmn	w0, #0x1
  4031b4:	b.eq	4031cc <ferror@plt+0x156c>  // b.none
  4031b8:	ldr	w8, [x24, #576]
  4031bc:	ldr	x0, [x22, #1016]
  4031c0:	mov	x1, x19
  4031c4:	sub	w2, w8, w25
  4031c8:	bl	401900 <waddnstr@plt>
  4031cc:	ldr	w8, [x24, #576]
  4031d0:	ldr	x0, [x22, #1016]
  4031d4:	mov	w1, wzr
  4031d8:	sub	w8, w8, w20
  4031dc:	add	w2, w8, #0x1
  4031e0:	bl	401bd0 <wmove@plt>
  4031e4:	cmn	w0, #0x1
  4031e8:	b.eq	4031fc <ferror@plt+0x159c>  // b.none
  4031ec:	ldr	x0, [x22, #1016]
  4031f0:	ldur	x1, [x29, #-24]
  4031f4:	mov	w2, #0xffffffff            	// #-1
  4031f8:	bl	401900 <waddnstr@plt>
  4031fc:	ldur	x0, [x29, #-16]
  403200:	bl	401b20 <free@plt>
  403204:	ldur	x0, [x29, #-24]
  403208:	bl	401b20 <free@plt>
  40320c:	mov	sp, x23
  403210:	mov	sp, x29
  403214:	ldp	x20, x19, [sp, #80]
  403218:	ldp	x22, x21, [sp, #64]
  40321c:	ldp	x24, x23, [sp, #48]
  403220:	ldp	x26, x25, [sp, #32]
  403224:	ldr	x27, [sp, #24]
  403228:	ldp	x29, x30, [sp, #8]
  40322c:	ldr	d8, [sp], #96
  403230:	ret
  403234:	stp	x29, x30, [sp, #-16]!
  403238:	adrp	x8, 417000 <ferror@plt+0x153a0>
  40323c:	ldrb	w8, [x8, #1044]
  403240:	mov	x29, sp
  403244:	cmp	w8, #0x1
  403248:	b.ne	403250 <ferror@plt+0x15f0>  // b.any
  40324c:	bl	401b50 <endwin@plt>
  403250:	mov	w0, wzr
  403254:	bl	401860 <exit@plt>
  403258:	stp	x29, x30, [sp, #-48]!
  40325c:	stp	x20, x19, [sp, #32]
  403260:	mov	x29, sp
  403264:	mov	x20, x1
  403268:	mov	x19, x0
  40326c:	str	x21, [sp, #16]
  403270:	str	xzr, [x29, #24]
  403274:	cbz	x0, 4032a4 <ferror@plt+0x1644>
  403278:	ldrb	w8, [x19]
  40327c:	cbz	w8, 4032a4 <ferror@plt+0x1644>
  403280:	bl	401bf0 <__errno_location@plt>
  403284:	mov	x21, x0
  403288:	str	wzr, [x0]
  40328c:	add	x1, x29, #0x18
  403290:	mov	w2, #0xa                   	// #10
  403294:	mov	x0, x19
  403298:	bl	401b10 <strtol@plt>
  40329c:	ldr	w8, [x21]
  4032a0:	cbz	w8, 4032d8 <ferror@plt+0x1678>
  4032a4:	bl	401bf0 <__errno_location@plt>
  4032a8:	ldr	w1, [x0]
  4032ac:	adrp	x2, 406000 <ferror@plt+0x43a0>
  4032b0:	add	x2, x2, #0x910
  4032b4:	mov	w0, #0x1                   	// #1
  4032b8:	mov	x3, x20
  4032bc:	mov	x4, x19
  4032c0:	bl	401870 <error@plt>
  4032c4:	mov	x0, xzr
  4032c8:	ldp	x20, x19, [sp, #32]
  4032cc:	ldr	x21, [sp, #16]
  4032d0:	ldp	x29, x30, [sp], #48
  4032d4:	ret
  4032d8:	ldr	x8, [x29, #24]
  4032dc:	cmp	x8, x19
  4032e0:	b.eq	4032a4 <ferror@plt+0x1644>  // b.none
  4032e4:	cbz	x8, 4032a4 <ferror@plt+0x1644>
  4032e8:	ldrb	w8, [x8]
  4032ec:	cbnz	w8, 4032a4 <ferror@plt+0x1644>
  4032f0:	b	4032c8 <ferror@plt+0x1668>
  4032f4:	stp	x29, x30, [sp, #-48]!
  4032f8:	stp	x20, x19, [sp, #32]
  4032fc:	mov	x29, sp
  403300:	mov	x20, x1
  403304:	mov	x19, x0
  403308:	str	x21, [sp, #16]
  40330c:	str	xzr, [x29, #24]
  403310:	cbz	x0, 40333c <ferror@plt+0x16dc>
  403314:	ldrb	w8, [x19]
  403318:	cbz	w8, 40333c <ferror@plt+0x16dc>
  40331c:	bl	401bf0 <__errno_location@plt>
  403320:	mov	x21, x0
  403324:	str	wzr, [x0]
  403328:	add	x1, x29, #0x18
  40332c:	mov	x0, x19
  403330:	bl	401890 <strtod@plt>
  403334:	ldr	w8, [x21]
  403338:	cbz	w8, 403370 <ferror@plt+0x1710>
  40333c:	bl	401bf0 <__errno_location@plt>
  403340:	ldr	w1, [x0]
  403344:	adrp	x2, 406000 <ferror@plt+0x43a0>
  403348:	add	x2, x2, #0x910
  40334c:	mov	w0, #0x1                   	// #1
  403350:	mov	x3, x20
  403354:	mov	x4, x19
  403358:	bl	401870 <error@plt>
  40335c:	fmov	d0, xzr
  403360:	ldp	x20, x19, [sp, #32]
  403364:	ldr	x21, [sp, #16]
  403368:	ldp	x29, x30, [sp], #48
  40336c:	ret
  403370:	ldr	x8, [x29, #24]
  403374:	cmp	x8, x19
  403378:	b.eq	40333c <ferror@plt+0x16dc>  // b.none
  40337c:	cbz	x8, 40333c <ferror@plt+0x16dc>
  403380:	ldrb	w8, [x8]
  403384:	cbnz	w8, 40333c <ferror@plt+0x16dc>
  403388:	b	403360 <ferror@plt+0x1700>
  40338c:	sub	sp, sp, #0x90
  403390:	stp	x20, x19, [sp, #128]
  403394:	mov	x20, x1
  403398:	mov	x19, x0
  40339c:	stp	x29, x30, [sp, #48]
  4033a0:	stp	x28, x27, [sp, #64]
  4033a4:	stp	x26, x25, [sp, #80]
  4033a8:	stp	x24, x23, [sp, #96]
  4033ac:	stp	x22, x21, [sp, #112]
  4033b0:	add	x29, sp, #0x30
  4033b4:	cbz	x0, 403550 <ferror@plt+0x18f0>
  4033b8:	ldrb	w22, [x19]
  4033bc:	cbz	x22, 403550 <ferror@plt+0x18f0>
  4033c0:	bl	401b00 <__ctype_b_loc@plt>
  4033c4:	ldr	x23, [x0]
  4033c8:	mov	x21, x0
  4033cc:	mov	x24, x19
  4033d0:	ldrh	w8, [x23, x22, lsl #1]
  4033d4:	tbz	w8, #13, 4033e8 <ferror@plt+0x1788>
  4033d8:	mov	x24, x19
  4033dc:	ldrb	w22, [x24, #1]!
  4033e0:	ldrh	w8, [x23, x22, lsl #1]
  4033e4:	tbnz	w8, #13, 4033dc <ferror@plt+0x177c>
  4033e8:	cmp	w22, #0x2b
  4033ec:	b.eq	403404 <ferror@plt+0x17a4>  // b.none
  4033f0:	cmp	w22, #0x2d
  4033f4:	b.ne	403410 <ferror@plt+0x17b0>  // b.any
  4033f8:	add	x24, x24, #0x1
  4033fc:	mov	w22, #0x1                   	// #1
  403400:	b	403414 <ferror@plt+0x17b4>
  403404:	mov	w22, wzr
  403408:	add	x24, x24, #0x1
  40340c:	b	403414 <ferror@plt+0x17b4>
  403410:	mov	w22, wzr
  403414:	ldrb	w25, [x24]
  403418:	adrp	x26, 406000 <ferror@plt+0x43a0>
  40341c:	ldr	q0, [x26, #2256]
  403420:	ldrh	w27, [x23, x25, lsl #1]
  403424:	stur	q0, [x29, #-16]
  403428:	tbz	w27, #11, 4034a8 <ferror@plt+0x1848>
  40342c:	adrp	x8, 406000 <ferror@plt+0x43a0>
  403430:	adrp	x9, 406000 <ferror@plt+0x43a0>
  403434:	ldr	q0, [x8, #2272]
  403438:	ldr	q1, [x9, #2288]
  40343c:	mov	w28, #0x1                   	// #1
  403440:	str	q1, [sp, #16]
  403444:	ldr	q1, [sp, #16]
  403448:	bl	404be0 <ferror@plt+0x2f80>
  40344c:	ldrb	w8, [x24, x28]
  403450:	add	x28, x28, #0x1
  403454:	ldrh	w8, [x23, x8, lsl #1]
  403458:	tbnz	w8, #11, 403444 <ferror@plt+0x17e4>
  40345c:	tbz	w27, #11, 4034a8 <ferror@plt+0x1848>
  403460:	ldr	q2, [x26, #2256]
  403464:	stur	q2, [x29, #-16]
  403468:	and	w8, w25, #0xff
  40346c:	sub	w0, w8, #0x30
  403470:	str	q0, [sp]
  403474:	bl	405ec0 <ferror@plt+0x4260>
  403478:	mov	v1.16b, v0.16b
  40347c:	ldr	q0, [sp]
  403480:	bl	404be0 <ferror@plt+0x2f80>
  403484:	mov	v1.16b, v0.16b
  403488:	ldur	q0, [x29, #-16]
  40348c:	bl	403788 <ferror@plt+0x1b28>
  403490:	stur	q0, [x29, #-16]
  403494:	ldp	q0, q1, [sp]
  403498:	bl	4042b0 <ferror@plt+0x2650>
  40349c:	ldrb	w25, [x24, #1]!
  4034a0:	ldrh	w8, [x23, x25, lsl #1]
  4034a4:	tbnz	w8, #11, 403468 <ferror@plt+0x1808>
  4034a8:	cmp	w25, #0x2e
  4034ac:	b.eq	4034e0 <ferror@plt+0x1880>  // b.none
  4034b0:	ldur	q1, [x29, #-16]
  4034b4:	cmp	w25, #0x2c
  4034b8:	b.eq	4034e0 <ferror@plt+0x1880>  // b.none
  4034bc:	cbz	w25, 403578 <ferror@plt+0x1918>
  4034c0:	adrp	x2, 406000 <ferror@plt+0x43a0>
  4034c4:	add	x2, x2, #0x910
  4034c8:	mov	w0, #0x1                   	// #1
  4034cc:	mov	w1, #0x16                  	// #22
  4034d0:	mov	x3, x20
  4034d4:	mov	x4, x19
  4034d8:	bl	401870 <error@plt>
  4034dc:	ldr	x23, [x21]
  4034e0:	ldrb	w8, [x24, #1]
  4034e4:	ldrh	w9, [x23, x8, lsl #1]
  4034e8:	tbz	w9, #11, 403548 <ferror@plt+0x18e8>
  4034ec:	adrp	x9, 406000 <ferror@plt+0x43a0>
  4034f0:	adrp	x10, 406000 <ferror@plt+0x43a0>
  4034f4:	ldr	q1, [x9, #2272]
  4034f8:	ldr	q0, [x10, #2288]
  4034fc:	add	x21, x24, #0x2
  403500:	str	q0, [sp]
  403504:	and	w8, w8, #0xff
  403508:	sub	w0, w8, #0x30
  40350c:	str	q1, [sp, #16]
  403510:	bl	405ec0 <ferror@plt+0x4260>
  403514:	mov	v1.16b, v0.16b
  403518:	ldr	q0, [sp, #16]
  40351c:	bl	404be0 <ferror@plt+0x2f80>
  403520:	mov	v1.16b, v0.16b
  403524:	ldur	q0, [x29, #-16]
  403528:	bl	403788 <ferror@plt+0x1b28>
  40352c:	stur	q0, [x29, #-16]
  403530:	ldp	q1, q0, [sp]
  403534:	bl	4042b0 <ferror@plt+0x2650>
  403538:	ldrb	w8, [x21], #1
  40353c:	mov	v1.16b, v0.16b
  403540:	ldrh	w9, [x23, x8, lsl #1]
  403544:	tbnz	w9, #11, 403504 <ferror@plt+0x18a4>
  403548:	ldur	q1, [x29, #-16]
  40354c:	cbz	w8, 403578 <ferror@plt+0x1918>
  403550:	bl	401bf0 <__errno_location@plt>
  403554:	ldr	w1, [x0]
  403558:	adrp	x2, 406000 <ferror@plt+0x43a0>
  40355c:	add	x2, x2, #0x910
  403560:	mov	w0, #0x1                   	// #1
  403564:	mov	x3, x20
  403568:	mov	x4, x19
  40356c:	bl	401870 <error@plt>
  403570:	fmov	d0, xzr
  403574:	b	403598 <ferror@plt+0x1938>
  403578:	adrp	x8, 406000 <ferror@plt+0x43a0>
  40357c:	ldr	q0, [x8, #2304]
  403580:	stur	q1, [x29, #-16]
  403584:	bl	4053c8 <ferror@plt+0x3768>
  403588:	cmp	w22, #0x0
  40358c:	b.ne	403594 <ferror@plt+0x1934>  // b.any
  403590:	ldur	q0, [x29, #-16]
  403594:	bl	405f40 <ferror@plt+0x42e0>
  403598:	ldp	x20, x19, [sp, #128]
  40359c:	ldp	x22, x21, [sp, #112]
  4035a0:	ldp	x24, x23, [sp, #96]
  4035a4:	ldp	x26, x25, [sp, #80]
  4035a8:	ldp	x28, x27, [sp, #64]
  4035ac:	ldp	x29, x30, [sp, #48]
  4035b0:	add	sp, sp, #0x90
  4035b4:	ret
  4035b8:	stp	x29, x30, [sp, #-48]!
  4035bc:	str	x21, [sp, #16]
  4035c0:	stp	x20, x19, [sp, #32]
  4035c4:	mov	x29, sp
  4035c8:	mov	x20, x0
  4035cc:	bl	401930 <__fpending@plt>
  4035d0:	mov	x19, x0
  4035d4:	mov	x0, x20
  4035d8:	bl	401c60 <ferror@plt>
  4035dc:	mov	w21, w0
  4035e0:	mov	x0, x20
  4035e4:	bl	401970 <fclose@plt>
  4035e8:	mov	w8, w0
  4035ec:	cbz	w21, 40361c <ferror@plt+0x19bc>
  4035f0:	cbnz	w8, 403608 <ferror@plt+0x19a8>
  4035f4:	bl	401bf0 <__errno_location@plt>
  4035f8:	ldr	w8, [x0]
  4035fc:	cmp	w8, #0x20
  403600:	b.eq	403608 <ferror@plt+0x19a8>  // b.none
  403604:	str	wzr, [x0]
  403608:	mov	w0, #0xffffffff            	// #-1
  40360c:	ldp	x20, x19, [sp, #32]
  403610:	ldr	x21, [sp, #16]
  403614:	ldp	x29, x30, [sp], #48
  403618:	ret
  40361c:	cmp	w8, #0x0
  403620:	csetm	w0, ne  // ne = any
  403624:	cbnz	x19, 40360c <ferror@plt+0x19ac>
  403628:	cbz	w8, 40360c <ferror@plt+0x19ac>
  40362c:	bl	401bf0 <__errno_location@plt>
  403630:	ldr	w8, [x0]
  403634:	cmp	w8, #0x9
  403638:	csetm	w0, ne  // ne = any
  40363c:	ldp	x20, x19, [sp, #32]
  403640:	ldr	x21, [sp, #16]
  403644:	ldp	x29, x30, [sp], #48
  403648:	ret
  40364c:	stp	x29, x30, [sp, #-48]!
  403650:	adrp	x8, 417000 <ferror@plt+0x153a0>
  403654:	stp	x20, x19, [sp, #32]
  403658:	ldr	x20, [x8, #1000]
  40365c:	str	x21, [sp, #16]
  403660:	mov	x29, sp
  403664:	mov	x0, x20
  403668:	bl	401930 <__fpending@plt>
  40366c:	mov	x19, x0
  403670:	mov	x0, x20
  403674:	bl	401c60 <ferror@plt>
  403678:	mov	w21, w0
  40367c:	mov	x0, x20
  403680:	bl	401970 <fclose@plt>
  403684:	cbz	w21, 4036a4 <ferror@plt+0x1a44>
  403688:	cbnz	w0, 4036c4 <ferror@plt+0x1a64>
  40368c:	bl	401bf0 <__errno_location@plt>
  403690:	ldr	w8, [x0]
  403694:	cmp	w8, #0x20
  403698:	b.eq	4036c4 <ferror@plt+0x1a64>  // b.none
  40369c:	str	wzr, [x0]
  4036a0:	b	4036c4 <ferror@plt+0x1a64>
  4036a4:	cbnz	x19, 4036c0 <ferror@plt+0x1a60>
  4036a8:	cbz	w0, 4036c0 <ferror@plt+0x1a60>
  4036ac:	bl	401bf0 <__errno_location@plt>
  4036b0:	ldr	w8, [x0]
  4036b4:	cmp	w8, #0x9
  4036b8:	b.ne	4036c4 <ferror@plt+0x1a64>  // b.any
  4036bc:	b	4036d4 <ferror@plt+0x1a74>
  4036c0:	cbz	w0, 4036d4 <ferror@plt+0x1a74>
  4036c4:	bl	401bf0 <__errno_location@plt>
  4036c8:	ldr	w8, [x0]
  4036cc:	cmp	w8, #0x20
  4036d0:	b.ne	403750 <ferror@plt+0x1af0>  // b.any
  4036d4:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4036d8:	ldr	x20, [x8, #976]
  4036dc:	mov	x0, x20
  4036e0:	bl	401930 <__fpending@plt>
  4036e4:	mov	x19, x0
  4036e8:	mov	x0, x20
  4036ec:	bl	401c60 <ferror@plt>
  4036f0:	mov	w21, w0
  4036f4:	mov	x0, x20
  4036f8:	bl	401970 <fclose@plt>
  4036fc:	cbnz	w21, 403730 <ferror@plt+0x1ad0>
  403700:	cbnz	x19, 40371c <ferror@plt+0x1abc>
  403704:	cbz	w0, 40371c <ferror@plt+0x1abc>
  403708:	bl	401bf0 <__errno_location@plt>
  40370c:	ldr	w8, [x0]
  403710:	cmp	w8, #0x9
  403714:	b.eq	403720 <ferror@plt+0x1ac0>  // b.none
  403718:	b	403748 <ferror@plt+0x1ae8>
  40371c:	cbnz	w0, 403748 <ferror@plt+0x1ae8>
  403720:	ldp	x20, x19, [sp, #32]
  403724:	ldr	x21, [sp, #16]
  403728:	ldp	x29, x30, [sp], #48
  40372c:	ret
  403730:	cbnz	w0, 403748 <ferror@plt+0x1ae8>
  403734:	bl	401bf0 <__errno_location@plt>
  403738:	ldr	w8, [x0]
  40373c:	cmp	w8, #0x20
  403740:	b.eq	403748 <ferror@plt+0x1ae8>  // b.none
  403744:	str	wzr, [x0]
  403748:	mov	w0, #0x1                   	// #1
  40374c:	bl	401830 <_exit@plt>
  403750:	adrp	x1, 406000 <ferror@plt+0x43a0>
  403754:	add	x1, x1, #0x919
  403758:	mov	w2, #0x5                   	// #5
  40375c:	mov	x19, x0
  403760:	mov	x0, xzr
  403764:	bl	401bb0 <dcgettext@plt>
  403768:	ldr	w1, [x19]
  40376c:	adrp	x2, 406000 <ferror@plt+0x43a0>
  403770:	mov	x3, x0
  403774:	add	x2, x2, #0x827
  403778:	mov	w0, wzr
  40377c:	bl	401870 <error@plt>
  403780:	mov	w0, #0x1                   	// #1
  403784:	bl	401830 <_exit@plt>
  403788:	stp	x29, x30, [sp, #-48]!
  40378c:	mov	x29, sp
  403790:	str	q0, [sp, #16]
  403794:	str	q1, [sp, #32]
  403798:	ldp	x4, x1, [sp, #16]
  40379c:	ldp	x0, x3, [sp, #32]
  4037a0:	mrs	x15, fpcr
  4037a4:	mov	x11, x0
  4037a8:	ubfiz	x0, x3, #3, #48
  4037ac:	lsr	x6, x1, #63
  4037b0:	lsr	x5, x3, #63
  4037b4:	ubfiz	x2, x1, #3, #48
  4037b8:	orr	x9, x0, x11, lsr #61
  4037bc:	ubfx	x7, x1, #48, #15
  4037c0:	ubfx	x0, x3, #48, #15
  4037c4:	mov	x12, x6
  4037c8:	and	w10, w6, #0xff
  4037cc:	mov	x16, x6
  4037d0:	cmp	x6, x5
  4037d4:	orr	x2, x2, x4, lsr #61
  4037d8:	and	w6, w5, #0xff
  4037dc:	mov	x1, x7
  4037e0:	lsl	x8, x4, #3
  4037e4:	mov	x3, x0
  4037e8:	lsl	x13, x11, #3
  4037ec:	b.eq	403998 <ferror@plt+0x1d38>  // b.none
  4037f0:	sub	w0, w7, w0
  4037f4:	cmp	w0, #0x0
  4037f8:	b.le	403944 <ferror@plt+0x1ce4>
  4037fc:	cbz	x3, 4039f8 <ferror@plt+0x1d98>
  403800:	orr	x9, x9, #0x8000000000000
  403804:	mov	x3, #0x7fff                	// #32767
  403808:	cmp	x1, x3
  40380c:	b.eq	403bfc <ferror@plt+0x1f9c>  // b.none
  403810:	cmp	w0, #0x74
  403814:	b.gt	403c80 <ferror@plt+0x2020>
  403818:	cmp	w0, #0x3f
  40381c:	b.gt	403de0 <ferror@plt+0x2180>
  403820:	mov	w3, #0x40                  	// #64
  403824:	sub	w3, w3, w0
  403828:	lsr	x5, x13, x0
  40382c:	lsl	x13, x13, x3
  403830:	cmp	x13, #0x0
  403834:	cset	x4, ne  // ne = any
  403838:	lsl	x3, x9, x3
  40383c:	orr	x3, x3, x5
  403840:	lsr	x0, x9, x0
  403844:	orr	x3, x3, x4
  403848:	sub	x2, x2, x0
  40384c:	subs	x8, x8, x3
  403850:	sbc	x2, x2, xzr
  403854:	and	x3, x2, #0x7ffffffffffff
  403858:	tbz	x2, #51, 403a38 <ferror@plt+0x1dd8>
  40385c:	cbz	x3, 403c64 <ferror@plt+0x2004>
  403860:	clz	x0, x3
  403864:	sub	w0, w0, #0xc
  403868:	neg	w2, w0
  40386c:	lsl	x4, x3, x0
  403870:	lsl	x3, x8, x0
  403874:	lsr	x8, x8, x2
  403878:	orr	x2, x8, x4
  40387c:	cmp	x1, w0, sxtw
  403880:	sxtw	x4, w0
  403884:	b.gt	403c44 <ferror@plt+0x1fe4>
  403888:	sub	w1, w0, w1
  40388c:	add	w0, w1, #0x1
  403890:	cmp	w0, #0x3f
  403894:	b.gt	403da8 <ferror@plt+0x2148>
  403898:	mov	w1, #0x40                  	// #64
  40389c:	sub	w1, w1, w0
  4038a0:	lsr	x4, x3, x0
  4038a4:	lsl	x3, x3, x1
  4038a8:	cmp	x3, #0x0
  4038ac:	lsl	x8, x2, x1
  4038b0:	cset	x1, ne  // ne = any
  4038b4:	orr	x8, x8, x4
  4038b8:	lsr	x2, x2, x0
  4038bc:	orr	x8, x8, x1
  4038c0:	orr	x5, x8, x2
  4038c4:	cbz	x5, 403a4c <ferror@plt+0x1dec>
  4038c8:	and	x3, x8, #0x7
  4038cc:	mov	x1, #0x0                   	// #0
  4038d0:	mov	w7, #0x1                   	// #1
  4038d4:	cbz	x3, 403c90 <ferror@plt+0x2030>
  4038d8:	and	x3, x15, #0xc00000
  4038dc:	cmp	x3, #0x400, lsl #12
  4038e0:	b.eq	403bd4 <ferror@plt+0x1f74>  // b.none
  4038e4:	cmp	x3, #0x800, lsl #12
  4038e8:	b.eq	403bb4 <ferror@plt+0x1f54>  // b.none
  4038ec:	cbz	x3, 403be0 <ferror@plt+0x1f80>
  4038f0:	and	x3, x2, #0x8000000000000
  4038f4:	mov	w0, #0x10                  	// #16
  4038f8:	cbz	w7, 403900 <ferror@plt+0x1ca0>
  4038fc:	orr	w0, w0, #0x8
  403900:	cbz	x3, 403c18 <ferror@plt+0x1fb8>
  403904:	add	x1, x1, #0x1
  403908:	mov	x3, #0x7fff                	// #32767
  40390c:	cmp	x1, x3
  403910:	b.eq	403afc <ferror@plt+0x1e9c>  // b.none
  403914:	ubfx	x5, x2, #3, #48
  403918:	extr	x8, x2, x8, #3
  40391c:	and	w1, w1, #0x7fff
  403920:	mov	x7, #0x0                   	// #0
  403924:	orr	w1, w1, w10, lsl #15
  403928:	bfxil	x7, x5, #0, #48
  40392c:	fmov	d0, x8
  403930:	bfi	x7, x1, #48, #16
  403934:	fmov	v0.d[1], x7
  403938:	cbnz	w0, 403b58 <ferror@plt+0x1ef8>
  40393c:	ldp	x29, x30, [sp], #48
  403940:	ret
  403944:	mov	x14, x5
  403948:	b.eq	403a64 <ferror@plt+0x1e04>  // b.none
  40394c:	cbnz	x7, 403ce8 <ferror@plt+0x2088>
  403950:	orr	x1, x2, x8
  403954:	cbz	x1, 403a14 <ferror@plt+0x1db4>
  403958:	cmn	w0, #0x1
  40395c:	b.eq	404104 <ferror@plt+0x24a4>  // b.none
  403960:	mov	x1, #0x7fff                	// #32767
  403964:	mvn	w0, w0
  403968:	cmp	x3, x1
  40396c:	b.ne	403cfc <ferror@plt+0x209c>  // b.any
  403970:	orr	x0, x9, x13
  403974:	cbnz	x0, 40405c <ferror@plt+0x23fc>
  403978:	mov	x16, x14
  40397c:	nop
  403980:	mov	x6, #0x0                   	// #0
  403984:	fmov	d0, x6
  403988:	lsl	x16, x16, #63
  40398c:	orr	x7, x16, #0x7fff000000000000
  403990:	fmov	v0.d[1], x7
  403994:	b	40393c <ferror@plt+0x1cdc>
  403998:	sub	w7, w7, w0
  40399c:	cmp	w7, #0x0
  4039a0:	b.le	403b6c <ferror@plt+0x1f0c>
  4039a4:	cbz	x0, 403aac <ferror@plt+0x1e4c>
  4039a8:	orr	x9, x9, #0x8000000000000
  4039ac:	mov	x0, #0x7fff                	// #32767
  4039b0:	cmp	x1, x0
  4039b4:	b.eq	403bfc <ferror@plt+0x1f9c>  // b.none
  4039b8:	cmp	w7, #0x74
  4039bc:	b.gt	403d90 <ferror@plt+0x2130>
  4039c0:	cmp	w7, #0x3f
  4039c4:	b.gt	403e90 <ferror@plt+0x2230>
  4039c8:	mov	w0, #0x40                  	// #64
  4039cc:	sub	w0, w0, w7
  4039d0:	lsr	x5, x13, x7
  4039d4:	lsl	x13, x13, x0
  4039d8:	cmp	x13, #0x0
  4039dc:	lsl	x3, x9, x0
  4039e0:	cset	x4, ne  // ne = any
  4039e4:	orr	x3, x3, x5
  4039e8:	lsr	x0, x9, x7
  4039ec:	orr	x3, x3, x4
  4039f0:	add	x2, x2, x0
  4039f4:	b	403d9c <ferror@plt+0x213c>
  4039f8:	orr	x3, x9, x13
  4039fc:	cbz	x3, 403d6c <ferror@plt+0x210c>
  403a00:	subs	w0, w0, #0x1
  403a04:	b.ne	403804 <ferror@plt+0x1ba4>  // b.any
  403a08:	subs	x8, x8, x13
  403a0c:	sbc	x2, x2, x9
  403a10:	b	403854 <ferror@plt+0x1bf4>
  403a14:	mov	x0, #0x7fff                	// #32767
  403a18:	cmp	x3, x0
  403a1c:	b.eq	404150 <ferror@plt+0x24f0>  // b.none
  403a20:	mov	w10, w6
  403a24:	mov	x2, x9
  403a28:	mov	x8, x13
  403a2c:	mov	x1, x3
  403a30:	mov	x12, x5
  403a34:	nop
  403a38:	orr	x5, x8, x2
  403a3c:	and	x3, x8, #0x7
  403a40:	mov	w7, #0x0                   	// #0
  403a44:	cbnz	x1, 4038d4 <ferror@plt+0x1c74>
  403a48:	cbnz	x5, 4038c8 <ferror@plt+0x1c68>
  403a4c:	mov	x8, #0x0                   	// #0
  403a50:	mov	x1, #0x0                   	// #0
  403a54:	mov	w0, #0x0                   	// #0
  403a58:	and	x5, x5, #0xffffffffffff
  403a5c:	and	w1, w1, #0x7fff
  403a60:	b	403920 <ferror@plt+0x1cc0>
  403a64:	add	x5, x7, #0x1
  403a68:	tst	x5, #0x7ffe
  403a6c:	b.ne	403d3c <ferror@plt+0x20dc>  // b.any
  403a70:	orr	x7, x2, x8
  403a74:	orr	x5, x9, x13
  403a78:	cbnz	x1, 403efc <ferror@plt+0x229c>
  403a7c:	cbz	x7, 403fa4 <ferror@plt+0x2344>
  403a80:	cbz	x5, 403fb8 <ferror@plt+0x2358>
  403a84:	subs	x4, x8, x13
  403a88:	cmp	x8, x13
  403a8c:	sbc	x3, x2, x9
  403a90:	tbz	x3, #51, 404184 <ferror@plt+0x2524>
  403a94:	subs	x8, x13, x8
  403a98:	mov	w10, w6
  403a9c:	sbc	x2, x9, x2
  403aa0:	mov	x12, x14
  403aa4:	orr	x5, x8, x2
  403aa8:	b	4038c4 <ferror@plt+0x1c64>
  403aac:	orr	x0, x9, x13
  403ab0:	cbz	x0, 403f84 <ferror@plt+0x2324>
  403ab4:	subs	w7, w7, #0x1
  403ab8:	b.ne	4039ac <ferror@plt+0x1d4c>  // b.any
  403abc:	adds	x8, x8, x13
  403ac0:	adc	x2, x9, x2
  403ac4:	nop
  403ac8:	tbz	x2, #51, 403a38 <ferror@plt+0x1dd8>
  403acc:	add	x1, x1, #0x1
  403ad0:	mov	x0, #0x7fff                	// #32767
  403ad4:	cmp	x1, x0
  403ad8:	b.eq	403fc4 <ferror@plt+0x2364>  // b.none
  403adc:	and	x0, x8, #0x1
  403ae0:	and	x3, x2, #0xfff7ffffffffffff
  403ae4:	orr	x8, x0, x8, lsr #1
  403ae8:	mov	w7, #0x0                   	// #0
  403aec:	orr	x8, x8, x2, lsl #63
  403af0:	lsr	x2, x3, #1
  403af4:	and	x3, x8, #0x7
  403af8:	b	4038d4 <ferror@plt+0x1c74>
  403afc:	and	x3, x15, #0xc00000
  403b00:	cbz	x3, 403b38 <ferror@plt+0x1ed8>
  403b04:	cmp	x3, #0x400, lsl #12
  403b08:	b.eq	403b30 <ferror@plt+0x1ed0>  // b.none
  403b0c:	cmp	x3, #0x800, lsl #12
  403b10:	csel	w12, w12, wzr, eq  // eq = none
  403b14:	cbnz	w12, 403b38 <ferror@plt+0x1ed8>
  403b18:	mov	w1, #0x14                  	// #20
  403b1c:	mov	x8, #0xffffffffffffffff    	// #-1
  403b20:	orr	w0, w0, w1
  403b24:	mov	x5, #0x1fffffffffffffff    	// #2305843009213693951
  403b28:	mov	x1, #0x7ffe                	// #32766
  403b2c:	b	403a58 <ferror@plt+0x1df8>
  403b30:	cbnz	x12, 403b18 <ferror@plt+0x1eb8>
  403b34:	nop
  403b38:	mov	w1, #0x14                  	// #20
  403b3c:	and	x16, x10, #0xff
  403b40:	orr	w0, w0, w1
  403b44:	mov	x6, #0x0                   	// #0
  403b48:	fmov	d0, x6
  403b4c:	lsl	x16, x16, #63
  403b50:	orr	x7, x16, #0x7fff000000000000
  403b54:	fmov	v0.d[1], x7
  403b58:	str	q0, [sp, #16]
  403b5c:	bl	406260 <ferror@plt+0x4600>
  403b60:	ldr	q0, [sp, #16]
  403b64:	ldp	x29, x30, [sp], #48
  403b68:	ret
  403b6c:	b.eq	403cac <ferror@plt+0x204c>  // b.none
  403b70:	cbnz	x1, 403e30 <ferror@plt+0x21d0>
  403b74:	orr	x0, x2, x8
  403b78:	cbz	x0, 40409c <ferror@plt+0x243c>
  403b7c:	cmn	w7, #0x1
  403b80:	b.eq	4041fc <ferror@plt+0x259c>  // b.none
  403b84:	mov	x0, #0x7fff                	// #32767
  403b88:	mvn	w7, w7
  403b8c:	cmp	x3, x0
  403b90:	b.ne	403e44 <ferror@plt+0x21e4>  // b.any
  403b94:	orr	x0, x9, x13
  403b98:	cbz	x0, 403980 <ferror@plt+0x1d20>
  403b9c:	lsr	x7, x9, #50
  403ba0:	mov	x8, x13
  403ba4:	eor	x7, x7, #0x1
  403ba8:	mov	x2, x9
  403bac:	and	w7, w7, #0x1
  403bb0:	b	403c10 <ferror@plt+0x1fb0>
  403bb4:	mov	w0, #0x10                  	// #16
  403bb8:	cbz	x12, 403bc4 <ferror@plt+0x1f64>
  403bbc:	adds	x8, x8, #0x8
  403bc0:	cinc	x2, x2, cs  // cs = hs, nlast
  403bc4:	and	x3, x2, #0x8000000000000
  403bc8:	cbz	w7, 403900 <ferror@plt+0x1ca0>
  403bcc:	orr	w0, w0, #0x8
  403bd0:	b	403900 <ferror@plt+0x1ca0>
  403bd4:	mov	w0, #0x10                  	// #16
  403bd8:	cbnz	x12, 403bc4 <ferror@plt+0x1f64>
  403bdc:	b	403bbc <ferror@plt+0x1f5c>
  403be0:	and	x3, x8, #0xf
  403be4:	mov	w0, #0x10                  	// #16
  403be8:	cmp	x3, #0x4
  403bec:	b.eq	403bc4 <ferror@plt+0x1f64>  // b.none
  403bf0:	adds	x8, x8, #0x4
  403bf4:	cinc	x2, x2, cs  // cs = hs, nlast
  403bf8:	b	403bc4 <ferror@plt+0x1f64>
  403bfc:	orr	x0, x2, x8
  403c00:	cbz	x0, 403980 <ferror@plt+0x1d20>
  403c04:	lsr	x7, x2, #50
  403c08:	eor	x7, x7, #0x1
  403c0c:	and	w7, w7, #0x1
  403c10:	mov	w0, w7
  403c14:	mov	x1, #0x7fff                	// #32767
  403c18:	lsr	x5, x2, #3
  403c1c:	extr	x8, x2, x8, #3
  403c20:	mov	x2, #0x7fff                	// #32767
  403c24:	cmp	x1, x2
  403c28:	b.ne	403a58 <ferror@plt+0x1df8>  // b.any
  403c2c:	orr	x1, x5, x8
  403c30:	cbz	x1, 40429c <ferror@plt+0x263c>
  403c34:	orr	x5, x5, #0x800000000000
  403c38:	mov	w1, #0x7fff                	// #32767
  403c3c:	and	x5, x5, #0xffffffffffff
  403c40:	b	403920 <ferror@plt+0x1cc0>
  403c44:	mov	x8, x3
  403c48:	and	x2, x2, #0xfff7ffffffffffff
  403c4c:	sub	x1, x1, x4
  403c50:	orr	x5, x8, x2
  403c54:	and	x3, x8, #0x7
  403c58:	mov	w7, #0x0                   	// #0
  403c5c:	cbz	x1, 403a48 <ferror@plt+0x1de8>
  403c60:	b	4038d4 <ferror@plt+0x1c74>
  403c64:	clz	x2, x8
  403c68:	add	w0, w2, #0x34
  403c6c:	cmp	w0, #0x3f
  403c70:	b.le	403868 <ferror@plt+0x1c08>
  403c74:	sub	w2, w2, #0xc
  403c78:	lsl	x2, x8, x2
  403c7c:	b	40387c <ferror@plt+0x1c1c>
  403c80:	orr	x0, x9, x13
  403c84:	cmp	x0, #0x0
  403c88:	cset	x3, ne  // ne = any
  403c8c:	b	40384c <ferror@plt+0x1bec>
  403c90:	and	x3, x2, #0x8000000000000
  403c94:	mov	w0, #0x0                   	// #0
  403c98:	cbz	w7, 403900 <ferror@plt+0x1ca0>
  403c9c:	mov	w0, #0x0                   	// #0
  403ca0:	tbz	w15, #11, 403900 <ferror@plt+0x1ca0>
  403ca4:	orr	w0, w0, #0x8
  403ca8:	b	403900 <ferror@plt+0x1ca0>
  403cac:	add	x0, x1, #0x1
  403cb0:	tst	x0, #0x7ffe
  403cb4:	b.ne	403ebc <ferror@plt+0x225c>  // b.any
  403cb8:	orr	x14, x2, x8
  403cbc:	cbnz	x1, 404078 <ferror@plt+0x2418>
  403cc0:	orr	x5, x9, x13
  403cc4:	cbz	x14, 4040cc <ferror@plt+0x246c>
  403cc8:	cbz	x5, 403fb8 <ferror@plt+0x2358>
  403ccc:	adds	x8, x8, x13
  403cd0:	adc	x2, x9, x2
  403cd4:	tbz	x2, #51, 403aa4 <ferror@plt+0x1e44>
  403cd8:	and	x2, x2, #0xfff7ffffffffffff
  403cdc:	and	x3, x8, #0x7
  403ce0:	mov	x1, #0x1                   	// #1
  403ce4:	b	4038d4 <ferror@plt+0x1c74>
  403ce8:	mov	x1, #0x7fff                	// #32767
  403cec:	neg	w0, w0
  403cf0:	orr	x2, x2, #0x8000000000000
  403cf4:	cmp	x3, x1
  403cf8:	b.eq	403970 <ferror@plt+0x1d10>  // b.none
  403cfc:	cmp	w0, #0x74
  403d00:	b.gt	403e0c <ferror@plt+0x21ac>
  403d04:	cmp	w0, #0x3f
  403d08:	b.gt	404028 <ferror@plt+0x23c8>
  403d0c:	mov	w1, #0x40                  	// #64
  403d10:	sub	w1, w1, w0
  403d14:	lsr	x4, x8, x0
  403d18:	lsl	x8, x8, x1
  403d1c:	cmp	x8, #0x0
  403d20:	lsl	x8, x2, x1
  403d24:	cset	x1, ne  // ne = any
  403d28:	orr	x8, x8, x4
  403d2c:	lsr	x0, x2, x0
  403d30:	orr	x8, x8, x1
  403d34:	sub	x9, x9, x0
  403d38:	b	403e18 <ferror@plt+0x21b8>
  403d3c:	subs	x4, x8, x13
  403d40:	cmp	x8, x13
  403d44:	sbc	x3, x2, x9
  403d48:	tbnz	x3, #51, 403ee4 <ferror@plt+0x2284>
  403d4c:	orr	x5, x4, x3
  403d50:	cbnz	x5, 404010 <ferror@plt+0x23b0>
  403d54:	and	x15, x15, #0xc00000
  403d58:	mov	x8, #0x0                   	// #0
  403d5c:	cmp	x15, #0x800, lsl #12
  403d60:	mov	x1, #0x0                   	// #0
  403d64:	cset	w10, eq  // eq = none
  403d68:	b	403a58 <ferror@plt+0x1df8>
  403d6c:	mov	x0, #0x7fff                	// #32767
  403d70:	cmp	x7, x0
  403d74:	b.ne	403a38 <ferror@plt+0x1dd8>  // b.any
  403d78:	orr	x0, x2, x8
  403d7c:	cbnz	x0, 403c04 <ferror@plt+0x1fa4>
  403d80:	mov	x8, #0x0                   	// #0
  403d84:	mov	x5, #0x0                   	// #0
  403d88:	mov	w0, #0x0                   	// #0
  403d8c:	b	403c2c <ferror@plt+0x1fcc>
  403d90:	orr	x0, x9, x13
  403d94:	cmp	x0, #0x0
  403d98:	cset	x3, ne  // ne = any
  403d9c:	adds	x8, x3, x8
  403da0:	cinc	x2, x2, cs  // cs = hs, nlast
  403da4:	b	403ac8 <ferror@plt+0x1e68>
  403da8:	mov	w4, #0x80                  	// #128
  403dac:	sub	w4, w4, w0
  403db0:	cmp	w0, #0x40
  403db4:	sub	w8, w1, #0x3f
  403db8:	lsl	x0, x2, x4
  403dbc:	orr	x0, x3, x0
  403dc0:	csel	x3, x0, x3, ne  // ne = any
  403dc4:	lsr	x8, x2, x8
  403dc8:	cmp	x3, #0x0
  403dcc:	mov	x2, #0x0                   	// #0
  403dd0:	cset	x0, ne  // ne = any
  403dd4:	orr	x8, x0, x8
  403dd8:	mov	x5, x8
  403ddc:	b	4038c4 <ferror@plt+0x1c64>
  403de0:	mov	w4, #0x80                  	// #128
  403de4:	sub	w4, w4, w0
  403de8:	subs	w0, w0, #0x40
  403dec:	lsl	x4, x9, x4
  403df0:	orr	x4, x13, x4
  403df4:	csel	x13, x4, x13, ne  // ne = any
  403df8:	lsr	x0, x9, x0
  403dfc:	cmp	x13, #0x0
  403e00:	cset	x3, ne  // ne = any
  403e04:	orr	x3, x3, x0
  403e08:	b	40384c <ferror@plt+0x1bec>
  403e0c:	orr	x2, x2, x8
  403e10:	cmp	x2, #0x0
  403e14:	cset	x8, ne  // ne = any
  403e18:	subs	x8, x13, x8
  403e1c:	mov	w10, w6
  403e20:	sbc	x2, x9, xzr
  403e24:	mov	x1, x3
  403e28:	mov	x12, x14
  403e2c:	b	403854 <ferror@plt+0x1bf4>
  403e30:	mov	x0, #0x7fff                	// #32767
  403e34:	neg	w7, w7
  403e38:	orr	x2, x2, #0x8000000000000
  403e3c:	cmp	x3, x0
  403e40:	b.eq	403b94 <ferror@plt+0x1f34>  // b.none
  403e44:	cmp	w7, #0x74
  403e48:	b.gt	404018 <ferror@plt+0x23b8>
  403e4c:	cmp	w7, #0x3f
  403e50:	b.gt	4040d8 <ferror@plt+0x2478>
  403e54:	mov	w1, #0x40                  	// #64
  403e58:	sub	w1, w1, w7
  403e5c:	lsr	x4, x8, x7
  403e60:	lsl	x8, x8, x1
  403e64:	cmp	x8, #0x0
  403e68:	cset	x0, ne  // ne = any
  403e6c:	lsl	x8, x2, x1
  403e70:	orr	x8, x8, x4
  403e74:	lsr	x7, x2, x7
  403e78:	orr	x8, x8, x0
  403e7c:	add	x9, x9, x7
  403e80:	adds	x8, x8, x13
  403e84:	mov	x1, x3
  403e88:	cinc	x2, x9, cs  // cs = hs, nlast
  403e8c:	b	403ac8 <ferror@plt+0x1e68>
  403e90:	mov	w3, #0x80                  	// #128
  403e94:	sub	w3, w3, w7
  403e98:	subs	w0, w7, #0x40
  403e9c:	lsl	x3, x9, x3
  403ea0:	orr	x3, x13, x3
  403ea4:	csel	x13, x3, x13, ne  // ne = any
  403ea8:	lsr	x0, x9, x0
  403eac:	cmp	x13, #0x0
  403eb0:	cset	x3, ne  // ne = any
  403eb4:	orr	x3, x3, x0
  403eb8:	b	403d9c <ferror@plt+0x213c>
  403ebc:	mov	x1, #0x7fff                	// #32767
  403ec0:	cmp	x0, x1
  403ec4:	b.eq	404120 <ferror@plt+0x24c0>  // b.none
  403ec8:	adds	x8, x8, x13
  403ecc:	mov	x1, x0
  403ed0:	adc	x2, x9, x2
  403ed4:	ubfx	x3, x8, #1, #3
  403ed8:	extr	x8, x2, x8, #1
  403edc:	lsr	x2, x2, #1
  403ee0:	b	4038d4 <ferror@plt+0x1c74>
  403ee4:	cmp	x13, x8
  403ee8:	mov	w10, w6
  403eec:	sbc	x3, x9, x2
  403ef0:	sub	x8, x13, x8
  403ef4:	mov	x12, x14
  403ef8:	b	40385c <ferror@plt+0x1bfc>
  403efc:	mov	x12, #0x7fff                	// #32767
  403f00:	cmp	x1, x12
  403f04:	b.eq	403f30 <ferror@plt+0x22d0>  // b.none
  403f08:	cmp	x3, x12
  403f0c:	b.eq	404160 <ferror@plt+0x2500>  // b.none
  403f10:	cbnz	x7, 403f48 <ferror@plt+0x22e8>
  403f14:	mov	w7, w0
  403f18:	cbnz	x5, 404240 <ferror@plt+0x25e0>
  403f1c:	mov	x8, #0xffffffffffffffff    	// #-1
  403f20:	mov	x5, #0xffffffffffff        	// #281474976710655
  403f24:	mov	w0, #0x1                   	// #1
  403f28:	mov	w10, #0x0                   	// #0
  403f2c:	b	403c34 <ferror@plt+0x1fd4>
  403f30:	cbz	x7, 40425c <ferror@plt+0x25fc>
  403f34:	lsr	x0, x2, #50
  403f38:	cmp	x3, x1
  403f3c:	eor	x0, x0, #0x1
  403f40:	and	w0, w0, #0x1
  403f44:	b.eq	404160 <ferror@plt+0x2500>  // b.none
  403f48:	cbz	x5, 40417c <ferror@plt+0x251c>
  403f4c:	bfi	x4, x2, #61, #3
  403f50:	lsr	x5, x2, #3
  403f54:	mov	x8, x4
  403f58:	tbz	x2, #50, 403f74 <ferror@plt+0x2314>
  403f5c:	lsr	x1, x9, #3
  403f60:	tbnz	x9, #50, 403f74 <ferror@plt+0x2314>
  403f64:	mov	x8, x11
  403f68:	mov	w10, w6
  403f6c:	bfi	x8, x9, #61, #3
  403f70:	mov	x5, x1
  403f74:	extr	x5, x5, x8, #61
  403f78:	bfi	x8, x5, #61, #3
  403f7c:	lsr	x5, x5, #3
  403f80:	b	403c2c <ferror@plt+0x1fcc>
  403f84:	mov	x0, #0x7fff                	// #32767
  403f88:	cmp	x1, x0
  403f8c:	b.ne	403a38 <ferror@plt+0x1dd8>  // b.any
  403f90:	orr	x0, x2, x8
  403f94:	cbz	x0, 403d80 <ferror@plt+0x2120>
  403f98:	lsr	x7, x2, #50
  403f9c:	eor	w7, w7, #0x1
  403fa0:	b	403c10 <ferror@plt+0x1fb0>
  403fa4:	cbz	x5, 4040b8 <ferror@plt+0x2458>
  403fa8:	mov	w10, w6
  403fac:	mov	x2, x9
  403fb0:	mov	x8, x13
  403fb4:	mov	x12, x14
  403fb8:	mov	x1, #0x0                   	// #0
  403fbc:	mov	x3, #0x0                   	// #0
  403fc0:	b	403c9c <ferror@plt+0x203c>
  403fc4:	ands	x3, x15, #0xc00000
  403fc8:	b.eq	404054 <ferror@plt+0x23f4>  // b.none
  403fcc:	cmp	x3, #0x400, lsl #12
  403fd0:	eor	w0, w10, #0x1
  403fd4:	cset	w1, eq  // eq = none
  403fd8:	tst	w1, w0
  403fdc:	b.ne	404278 <ferror@plt+0x2618>  // b.any
  403fe0:	cmp	x3, #0x800, lsl #12
  403fe4:	b.eq	404224 <ferror@plt+0x25c4>  // b.none
  403fe8:	cmp	x3, #0x400, lsl #12
  403fec:	mov	w0, #0x14                  	// #20
  403ff0:	b.ne	403b00 <ferror@plt+0x1ea0>  // b.any
  403ff4:	mov	x2, #0xffffffffffffffff    	// #-1
  403ff8:	mov	x1, #0x7ffe                	// #32766
  403ffc:	mov	x8, x2
  404000:	mov	w7, #0x0                   	// #0
  404004:	mov	w0, #0x14                  	// #20
  404008:	cbnz	x12, 403bc4 <ferror@plt+0x1f64>
  40400c:	b	403bbc <ferror@plt+0x1f5c>
  404010:	mov	x8, x4
  404014:	b	40385c <ferror@plt+0x1bfc>
  404018:	orr	x2, x2, x8
  40401c:	cmp	x2, #0x0
  404020:	cset	x8, ne  // ne = any
  404024:	b	403e80 <ferror@plt+0x2220>
  404028:	mov	w1, #0x80                  	// #128
  40402c:	sub	w1, w1, w0
  404030:	subs	w0, w0, #0x40
  404034:	lsl	x1, x2, x1
  404038:	orr	x1, x8, x1
  40403c:	csel	x8, x1, x8, ne  // ne = any
  404040:	lsr	x2, x2, x0
  404044:	cmp	x8, #0x0
  404048:	cset	x8, ne  // ne = any
  40404c:	orr	x8, x8, x2
  404050:	b	403e18 <ferror@plt+0x21b8>
  404054:	mov	w0, #0x14                  	// #20
  404058:	b	403b44 <ferror@plt+0x1ee4>
  40405c:	lsr	x7, x9, #50
  404060:	mov	w10, w6
  404064:	eor	x7, x7, #0x1
  404068:	mov	x8, x13
  40406c:	and	w7, w7, #0x1
  404070:	mov	x2, x9
  404074:	b	403c10 <ferror@plt+0x1fb0>
  404078:	mov	x0, #0x7fff                	// #32767
  40407c:	cmp	x1, x0
  404080:	b.eq	4041a0 <ferror@plt+0x2540>  // b.none
  404084:	cmp	x3, x0
  404088:	b.eq	404214 <ferror@plt+0x25b4>  // b.none
  40408c:	cbnz	x14, 4041b8 <ferror@plt+0x2558>
  404090:	mov	x2, x9
  404094:	mov	x8, x13
  404098:	b	403c10 <ferror@plt+0x1fb0>
  40409c:	mov	x0, #0x7fff                	// #32767
  4040a0:	cmp	x3, x0
  4040a4:	b.eq	404250 <ferror@plt+0x25f0>  // b.none
  4040a8:	mov	x2, x9
  4040ac:	mov	x8, x13
  4040b0:	mov	x1, x3
  4040b4:	b	403a38 <ferror@plt+0x1dd8>
  4040b8:	and	x15, x15, #0xc00000
  4040bc:	mov	x8, #0x0                   	// #0
  4040c0:	cmp	x15, #0x800, lsl #12
  4040c4:	cset	w10, eq  // eq = none
  4040c8:	b	403a58 <ferror@plt+0x1df8>
  4040cc:	mov	x2, x9
  4040d0:	mov	x8, x13
  4040d4:	b	4038c4 <ferror@plt+0x1c64>
  4040d8:	mov	w0, #0x80                  	// #128
  4040dc:	sub	w0, w0, w7
  4040e0:	subs	w7, w7, #0x40
  4040e4:	lsl	x0, x2, x0
  4040e8:	orr	x0, x8, x0
  4040ec:	csel	x8, x0, x8, ne  // ne = any
  4040f0:	lsr	x2, x2, x7
  4040f4:	cmp	x8, #0x0
  4040f8:	cset	x8, ne  // ne = any
  4040fc:	orr	x8, x8, x2
  404100:	b	403e80 <ferror@plt+0x2220>
  404104:	cmp	x13, x8
  404108:	mov	w10, w6
  40410c:	sbc	x2, x9, x2
  404110:	sub	x8, x13, x8
  404114:	mov	x1, x3
  404118:	mov	x12, x5
  40411c:	b	403854 <ferror@plt+0x1bf4>
  404120:	ands	x3, x15, #0xc00000
  404124:	b.eq	404054 <ferror@plt+0x23f4>  // b.none
  404128:	cmp	x3, #0x400, lsl #12
  40412c:	eor	w0, w10, #0x1
  404130:	csel	w0, w0, wzr, eq  // eq = none
  404134:	cbnz	w0, 404278 <ferror@plt+0x2618>
  404138:	cmp	x3, #0x800, lsl #12
  40413c:	b.ne	403fe8 <ferror@plt+0x2388>  // b.any
  404140:	cbz	x12, 404228 <ferror@plt+0x25c8>
  404144:	mov	w0, #0x14                  	// #20
  404148:	mov	x16, #0x1                   	// #1
  40414c:	b	403b44 <ferror@plt+0x1ee4>
  404150:	orr	x0, x9, x13
  404154:	cbnz	x0, 40405c <ferror@plt+0x23fc>
  404158:	mov	w10, w6
  40415c:	b	403d80 <ferror@plt+0x2120>
  404160:	cbz	x5, 40426c <ferror@plt+0x260c>
  404164:	tst	x9, #0x4000000000000
  404168:	csinc	w0, w0, wzr, ne  // ne = any
  40416c:	cbnz	x7, 403f4c <ferror@plt+0x22ec>
  404170:	mov	w10, w6
  404174:	mov	x2, x9
  404178:	mov	x8, x13
  40417c:	mov	w7, w0
  404180:	b	403c10 <ferror@plt+0x1fb0>
  404184:	orr	x5, x4, x3
  404188:	cbz	x5, 4040b8 <ferror@plt+0x2458>
  40418c:	mov	x2, x3
  404190:	mov	x8, x4
  404194:	and	x3, x4, #0x7
  404198:	mov	w7, #0x1                   	// #1
  40419c:	b	4038d4 <ferror@plt+0x1c74>
  4041a0:	cbz	x14, 40420c <ferror@plt+0x25ac>
  4041a4:	lsr	x7, x2, #50
  4041a8:	cmp	x3, x1
  4041ac:	eor	x7, x7, #0x1
  4041b0:	and	w7, w7, #0x1
  4041b4:	b.eq	404284 <ferror@plt+0x2624>  // b.none
  4041b8:	orr	x13, x9, x13
  4041bc:	cbz	x13, 403c10 <ferror@plt+0x1fb0>
  4041c0:	bfi	x4, x2, #61, #3
  4041c4:	lsr	x5, x2, #3
  4041c8:	mov	x8, x4
  4041cc:	tbz	x2, #50, 4041e8 <ferror@plt+0x2588>
  4041d0:	lsr	x0, x9, #3
  4041d4:	tbnz	x9, #50, 4041e8 <ferror@plt+0x2588>
  4041d8:	and	x8, x11, #0x1fffffffffffffff
  4041dc:	mov	w10, w6
  4041e0:	orr	x8, x8, x9, lsl #61
  4041e4:	mov	x5, x0
  4041e8:	mov	w0, w7
  4041ec:	extr	x5, x5, x8, #61
  4041f0:	bfi	x8, x5, #61, #3
  4041f4:	lsr	x5, x5, #3
  4041f8:	b	403c2c <ferror@plt+0x1fcc>
  4041fc:	adds	x8, x8, x13
  404200:	mov	x1, x3
  404204:	adc	x2, x9, x2
  404208:	b	403ac8 <ferror@plt+0x1e68>
  40420c:	cmp	x3, x1
  404210:	b.ne	404090 <ferror@plt+0x2430>  // b.any
  404214:	orr	x0, x9, x13
  404218:	cbnz	x0, 40428c <ferror@plt+0x262c>
  40421c:	cbz	x14, 403d80 <ferror@plt+0x2120>
  404220:	b	403c10 <ferror@plt+0x1fb0>
  404224:	cbnz	x16, 404144 <ferror@plt+0x24e4>
  404228:	mov	x2, #0xffffffffffffffff    	// #-1
  40422c:	mov	w10, #0x0                   	// #0
  404230:	mov	x8, x2
  404234:	mov	x1, #0x7ffe                	// #32766
  404238:	mov	w0, #0x14                  	// #20
  40423c:	b	403904 <ferror@plt+0x1ca4>
  404240:	mov	w10, w6
  404244:	mov	x2, x9
  404248:	mov	x8, x13
  40424c:	b	403c10 <ferror@plt+0x1fb0>
  404250:	orr	x0, x9, x13
  404254:	cbz	x0, 403d80 <ferror@plt+0x2120>
  404258:	b	403b9c <ferror@plt+0x1f3c>
  40425c:	cmp	x3, x1
  404260:	b.eq	404160 <ferror@plt+0x2500>  // b.none
  404264:	mov	w7, #0x0                   	// #0
  404268:	b	403f18 <ferror@plt+0x22b8>
  40426c:	cbnz	x7, 40417c <ferror@plt+0x251c>
  404270:	mov	w7, w0
  404274:	b	403f18 <ferror@plt+0x22b8>
  404278:	mov	w0, #0x14                  	// #20
  40427c:	mov	x16, #0x0                   	// #0
  404280:	b	403b44 <ferror@plt+0x1ee4>
  404284:	orr	x0, x9, x13
  404288:	cbz	x0, 403c10 <ferror@plt+0x1fb0>
  40428c:	tst	x9, #0x4000000000000
  404290:	csinc	w7, w7, wzr, ne  // ne = any
  404294:	cbnz	x14, 4041c0 <ferror@plt+0x2560>
  404298:	b	404090 <ferror@plt+0x2430>
  40429c:	mov	x8, #0x0                   	// #0
  4042a0:	mov	w1, #0x7fff                	// #32767
  4042a4:	mov	x5, #0x0                   	// #0
  4042a8:	b	403920 <ferror@plt+0x1cc0>
  4042ac:	nop
  4042b0:	stp	x29, x30, [sp, #-48]!
  4042b4:	mov	x29, sp
  4042b8:	str	q0, [sp, #16]
  4042bc:	str	q1, [sp, #32]
  4042c0:	ldp	x2, x0, [sp, #16]
  4042c4:	ldp	x5, x3, [sp, #32]
  4042c8:	mrs	x11, fpcr
  4042cc:	lsr	x1, x0, #63
  4042d0:	ubfx	x6, x0, #0, #48
  4042d4:	and	w13, w1, #0xff
  4042d8:	mov	x9, x1
  4042dc:	ubfx	x7, x0, #48, #15
  4042e0:	cbz	w7, 4046f8 <ferror@plt+0x2a98>
  4042e4:	mov	w1, #0x7fff                	// #32767
  4042e8:	cmp	w7, w1
  4042ec:	b.eq	404738 <ferror@plt+0x2ad8>  // b.none
  4042f0:	and	x7, x7, #0xffff
  4042f4:	extr	x6, x6, x2, #61
  4042f8:	mov	x15, #0xffffffffffffc001    	// #-16383
  4042fc:	orr	x4, x6, #0x8000000000000
  404300:	add	x7, x7, x15
  404304:	lsl	x2, x2, #3
  404308:	mov	x14, #0x2                   	// #2
  40430c:	mov	x12, #0x1                   	// #1
  404310:	mov	x1, #0x3                   	// #3
  404314:	mov	x16, #0x0                   	// #0
  404318:	mov	x17, #0x0                   	// #0
  40431c:	mov	w0, #0x0                   	// #0
  404320:	lsr	x8, x3, #63
  404324:	ubfx	x6, x3, #0, #48
  404328:	and	w15, w8, #0xff
  40432c:	ubfx	x10, x3, #48, #15
  404330:	cbz	w10, 4046b0 <ferror@plt+0x2a50>
  404334:	mov	w12, #0x7fff                	// #32767
  404338:	cmp	w10, w12
  40433c:	b.eq	40467c <ferror@plt+0x2a1c>  // b.none
  404340:	and	x10, x10, #0xffff
  404344:	extr	x6, x6, x5, #61
  404348:	mov	x14, #0xffffffffffffc001    	// #-16383
  40434c:	add	x10, x10, x14
  404350:	orr	x6, x6, #0x8000000000000
  404354:	sub	x7, x7, x10
  404358:	lsl	x5, x5, #3
  40435c:	mov	x1, x16
  404360:	mov	x3, #0x0                   	// #0
  404364:	eor	w10, w13, w15
  404368:	cmp	x1, #0x9
  40436c:	and	x12, x10, #0xff
  404370:	mov	x14, x12
  404374:	b.gt	40443c <ferror@plt+0x27dc>
  404378:	cmp	x1, #0x7
  40437c:	b.gt	4047f4 <ferror@plt+0x2b94>
  404380:	cmp	x1, #0x3
  404384:	b.eq	4043a0 <ferror@plt+0x2740>  // b.none
  404388:	b.le	404464 <ferror@plt+0x2804>
  40438c:	cmp	x1, #0x5
  404390:	b.eq	40444c <ferror@plt+0x27ec>  // b.none
  404394:	b.le	404494 <ferror@plt+0x2834>
  404398:	cmp	x1, #0x6
  40439c:	b.eq	404408 <ferror@plt+0x27a8>  // b.none
  4043a0:	cmp	x3, #0x1
  4043a4:	b.eq	404404 <ferror@plt+0x27a4>  // b.none
  4043a8:	cbz	x3, 4043bc <ferror@plt+0x275c>
  4043ac:	cmp	x3, #0x2
  4043b0:	b.eq	4047f0 <ferror@plt+0x2b90>  // b.none
  4043b4:	cmp	x3, #0x3
  4043b8:	b.eq	4049e8 <ferror@plt+0x2d88>  // b.none
  4043bc:	mov	x1, #0x3fff                	// #16383
  4043c0:	mov	w10, w15
  4043c4:	mov	x14, x8
  4043c8:	add	x3, x7, x1
  4043cc:	cmp	x3, #0x0
  4043d0:	b.le	4048c0 <ferror@plt+0x2c60>
  4043d4:	tst	x5, #0x7
  4043d8:	b.ne	404820 <ferror@plt+0x2bc0>  // b.any
  4043dc:	tbz	x6, #52, 4043e8 <ferror@plt+0x2788>
  4043e0:	and	x6, x6, #0xffefffffffffffff
  4043e4:	add	x3, x7, #0x4, lsl #12
  4043e8:	mov	x1, #0x7ffe                	// #32766
  4043ec:	cmp	x3, x1
  4043f0:	b.gt	4049a4 <ferror@plt+0x2d44>
  4043f4:	and	w1, w3, #0x7fff
  4043f8:	extr	x2, x6, x5, #3
  4043fc:	ubfx	x6, x6, #3, #48
  404400:	b	404414 <ferror@plt+0x27b4>
  404404:	mov	w10, w15
  404408:	mov	w1, #0x0                   	// #0
  40440c:	mov	x6, #0x0                   	// #0
  404410:	mov	x2, #0x0                   	// #0
  404414:	mov	x5, #0x0                   	// #0
  404418:	orr	w1, w1, w10, lsl #15
  40441c:	bfxil	x5, x6, #0, #48
  404420:	fmov	d0, x2
  404424:	bfi	x5, x1, #48, #16
  404428:	fmov	v0.d[1], x5
  40442c:	cbnz	w0, 404484 <ferror@plt+0x2824>
  404430:	ldp	x29, x30, [sp], #48
  404434:	ret
  404438:	mov	x3, #0x3                   	// #3
  40443c:	cmp	x1, #0xb
  404440:	b.gt	404764 <ferror@plt+0x2b04>
  404444:	cmp	x1, #0xa
  404448:	b.ne	4043a0 <ferror@plt+0x2740>  // b.any
  40444c:	mov	w10, #0x0                   	// #0
  404450:	mov	x6, #0xffffffffffff        	// #281474976710655
  404454:	mov	x2, #0xffffffffffffffff    	// #-1
  404458:	mov	w0, #0x1                   	// #1
  40445c:	mov	w1, #0x7fff                	// #32767
  404460:	b	404414 <ferror@plt+0x27b4>
  404464:	cmp	x1, #0x1
  404468:	b.ne	404670 <ferror@plt+0x2a10>  // b.any
  40446c:	mov	x4, #0x0                   	// #0
  404470:	fmov	d0, x4
  404474:	lsl	x12, x12, #63
  404478:	orr	w0, w0, #0x2
  40447c:	orr	x5, x12, #0x7fff000000000000
  404480:	fmov	v0.d[1], x5
  404484:	str	q0, [sp, #16]
  404488:	bl	406260 <ferror@plt+0x4600>
  40448c:	ldr	q0, [sp, #16]
  404490:	b	404430 <ferror@plt+0x27d0>
  404494:	cmp	x1, #0x4
  404498:	b.eq	404408 <ferror@plt+0x27a8>  // b.none
  40449c:	cmp	x4, x6
  4044a0:	b.ls	404804 <ferror@plt+0x2ba4>  // b.plast
  4044a4:	lsr	x3, x4, #1
  4044a8:	extr	x8, x4, x2, #1
  4044ac:	lsl	x2, x2, #63
  4044b0:	ubfx	x13, x6, #20, #32
  4044b4:	extr	x9, x6, x5, #52
  4044b8:	lsl	x12, x5, #12
  4044bc:	and	x15, x9, #0xffffffff
  4044c0:	udiv	x5, x3, x13
  4044c4:	msub	x3, x5, x13, x3
  4044c8:	mul	x1, x15, x5
  4044cc:	extr	x3, x3, x8, #32
  4044d0:	cmp	x1, x3
  4044d4:	b.ls	4044e8 <ferror@plt+0x2888>  // b.plast
  4044d8:	adds	x3, x9, x3
  4044dc:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  4044e0:	b.hi	404ac0 <ferror@plt+0x2e60>  // b.pmore
  4044e4:	sub	x5, x5, #0x1
  4044e8:	sub	x3, x3, x1
  4044ec:	mov	x4, x8
  4044f0:	udiv	x1, x3, x13
  4044f4:	msub	x3, x1, x13, x3
  4044f8:	mul	x6, x15, x1
  4044fc:	bfi	x4, x3, #32, #32
  404500:	cmp	x6, x4
  404504:	b.ls	404518 <ferror@plt+0x28b8>  // b.plast
  404508:	adds	x4, x9, x4
  40450c:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  404510:	b.hi	404acc <ferror@plt+0x2e6c>  // b.pmore
  404514:	sub	x1, x1, #0x1
  404518:	orr	x8, x1, x5, lsl #32
  40451c:	and	x17, x12, #0xffffffff
  404520:	and	x1, x8, #0xffffffff
  404524:	lsr	x16, x12, #32
  404528:	lsr	x5, x8, #32
  40452c:	sub	x4, x4, x6
  404530:	mov	x18, #0x100000000           	// #4294967296
  404534:	mul	x3, x1, x17
  404538:	mul	x30, x5, x17
  40453c:	madd	x6, x16, x1, x30
  404540:	and	x1, x3, #0xffffffff
  404544:	mul	x5, x5, x16
  404548:	add	x3, x6, x3, lsr #32
  40454c:	add	x6, x5, x18
  404550:	cmp	x30, x3
  404554:	csel	x5, x6, x5, hi  // hi = pmore
  404558:	add	x1, x1, x3, lsl #32
  40455c:	add	x5, x5, x3, lsr #32
  404560:	cmp	x4, x5
  404564:	b.cc	40488c <ferror@plt+0x2c2c>  // b.lo, b.ul, b.last
  404568:	ccmp	x2, x1, #0x2, eq  // eq = none
  40456c:	mov	x6, x8
  404570:	b.cc	40488c <ferror@plt+0x2c2c>  // b.lo, b.ul, b.last
  404574:	subs	x8, x2, x1
  404578:	mov	x3, #0x3fff                	// #16383
  40457c:	cmp	x2, x1
  404580:	add	x3, x7, x3
  404584:	sbc	x4, x4, x5
  404588:	cmp	x9, x4
  40458c:	b.eq	404ad8 <ferror@plt+0x2e78>  // b.none
  404590:	udiv	x5, x4, x13
  404594:	msub	x4, x5, x13, x4
  404598:	mul	x2, x15, x5
  40459c:	extr	x1, x4, x8, #32
  4045a0:	cmp	x2, x1
  4045a4:	b.ls	4045b8 <ferror@plt+0x2958>  // b.plast
  4045a8:	adds	x1, x9, x1
  4045ac:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  4045b0:	b.hi	404b90 <ferror@plt+0x2f30>  // b.pmore
  4045b4:	sub	x5, x5, #0x1
  4045b8:	sub	x1, x1, x2
  4045bc:	udiv	x2, x1, x13
  4045c0:	msub	x1, x2, x13, x1
  4045c4:	mul	x15, x15, x2
  4045c8:	bfi	x8, x1, #32, #32
  4045cc:	mov	x1, x8
  4045d0:	cmp	x15, x8
  4045d4:	b.ls	4045e8 <ferror@plt+0x2988>  // b.plast
  4045d8:	adds	x1, x9, x8
  4045dc:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  4045e0:	b.hi	404b9c <ferror@plt+0x2f3c>  // b.pmore
  4045e4:	sub	x2, x2, #0x1
  4045e8:	orr	x5, x2, x5, lsl #32
  4045ec:	sub	x1, x1, x15
  4045f0:	and	x4, x5, #0xffffffff
  4045f4:	mov	x13, #0x100000000           	// #4294967296
  4045f8:	lsr	x15, x5, #32
  4045fc:	mul	x2, x17, x4
  404600:	mul	x17, x15, x17
  404604:	madd	x4, x16, x4, x17
  404608:	and	x8, x2, #0xffffffff
  40460c:	mul	x16, x16, x15
  404610:	add	x2, x4, x2, lsr #32
  404614:	add	x4, x16, x13
  404618:	cmp	x17, x2
  40461c:	csel	x16, x4, x16, hi  // hi = pmore
  404620:	add	x4, x8, x2, lsl #32
  404624:	add	x16, x16, x2, lsr #32
  404628:	cmp	x1, x16
  40462c:	b.cs	404a10 <ferror@plt+0x2db0>  // b.hs, b.nlast
  404630:	adds	x2, x9, x1
  404634:	sub	x8, x5, #0x1
  404638:	mov	x1, x2
  40463c:	b.cs	404650 <ferror@plt+0x29f0>  // b.hs, b.nlast
  404640:	cmp	x2, x16
  404644:	b.cc	404b10 <ferror@plt+0x2eb0>  // b.lo, b.ul, b.last
  404648:	ccmp	x12, x4, #0x2, eq  // eq = none
  40464c:	b.cc	404b10 <ferror@plt+0x2eb0>  // b.lo, b.ul, b.last
  404650:	cmp	x12, x4
  404654:	mov	x5, x8
  404658:	cset	w2, ne  // ne = any
  40465c:	cmp	w2, #0x0
  404660:	orr	x2, x5, #0x1
  404664:	ccmp	x1, x16, #0x0, eq  // eq = none
  404668:	csel	x5, x2, x5, ne  // ne = any
  40466c:	b	4043cc <ferror@plt+0x276c>
  404670:	cmp	x1, #0x2
  404674:	b.eq	404408 <ferror@plt+0x27a8>  // b.none
  404678:	b	40449c <ferror@plt+0x283c>
  40467c:	mov	x10, #0xffffffffffff8001    	// #-32767
  404680:	orr	x3, x6, x5
  404684:	add	x7, x7, x10
  404688:	cbz	x3, 4047dc <ferror@plt+0x2b7c>
  40468c:	eor	w10, w13, w15
  404690:	ands	x3, x6, #0x800000000000
  404694:	and	x12, x10, #0xff
  404698:	csinc	w0, w0, wzr, ne  // ne = any
  40469c:	mov	x14, x12
  4046a0:	cmp	x1, #0x9
  4046a4:	b.gt	404854 <ferror@plt+0x2bf4>
  4046a8:	mov	x3, #0x3                   	// #3
  4046ac:	b	404378 <ferror@plt+0x2718>
  4046b0:	orr	x1, x6, x5
  4046b4:	cbz	x1, 4047c8 <ferror@plt+0x2b68>
  4046b8:	cbz	x6, 40495c <ferror@plt+0x2cfc>
  4046bc:	clz	x1, x6
  4046c0:	sub	x3, x1, #0xf
  4046c4:	add	w12, w3, #0x3
  4046c8:	mov	w10, #0x3d                  	// #61
  4046cc:	sub	w3, w10, w3
  4046d0:	lsl	x6, x6, x12
  4046d4:	lsr	x3, x5, x3
  4046d8:	orr	x6, x3, x6
  4046dc:	lsl	x5, x5, x12
  4046e0:	add	x7, x1, x7
  4046e4:	mov	x12, #0x3fef                	// #16367
  4046e8:	mov	x1, x16
  4046ec:	add	x7, x7, x12
  4046f0:	mov	x3, #0x0                   	// #0
  4046f4:	b	404364 <ferror@plt+0x2704>
  4046f8:	orr	x4, x6, x2
  4046fc:	cbz	x4, 4047a4 <ferror@plt+0x2b44>
  404700:	cbz	x6, 404980 <ferror@plt+0x2d20>
  404704:	clz	x0, x6
  404708:	sub	x4, x0, #0xf
  40470c:	add	w7, w4, #0x3
  404710:	mov	w1, #0x3d                  	// #61
  404714:	sub	w4, w1, w4
  404718:	lsl	x6, x6, x7
  40471c:	lsr	x4, x2, x4
  404720:	orr	x4, x4, x6
  404724:	lsl	x2, x2, x7
  404728:	mov	x7, #0xffffffffffffc011    	// #-16367
  40472c:	mov	x14, #0x2                   	// #2
  404730:	sub	x7, x7, x0
  404734:	b	40430c <ferror@plt+0x26ac>
  404738:	orr	x4, x6, x2
  40473c:	cbnz	x4, 40477c <ferror@plt+0x2b1c>
  404740:	mov	x2, #0x0                   	// #0
  404744:	mov	x14, #0xa                   	// #10
  404748:	mov	x12, #0x9                   	// #9
  40474c:	mov	x1, #0xb                   	// #11
  404750:	mov	x16, #0x8                   	// #8
  404754:	mov	x7, #0x7fff                	// #32767
  404758:	mov	x17, #0x2                   	// #2
  40475c:	mov	w0, #0x0                   	// #0
  404760:	b	404320 <ferror@plt+0x26c0>
  404764:	mov	w15, w13
  404768:	mov	x6, x4
  40476c:	mov	x5, x2
  404770:	mov	x8, x9
  404774:	mov	x3, x17
  404778:	b	4043a0 <ferror@plt+0x2740>
  40477c:	lsr	x0, x6, #47
  404780:	mov	x4, x6
  404784:	eor	w0, w0, #0x1
  404788:	mov	x14, #0xe                   	// #14
  40478c:	mov	x12, #0xd                   	// #13
  404790:	mov	x1, #0xf                   	// #15
  404794:	mov	x16, #0xc                   	// #12
  404798:	mov	x7, #0x7fff                	// #32767
  40479c:	mov	x17, #0x3                   	// #3
  4047a0:	b	404320 <ferror@plt+0x26c0>
  4047a4:	mov	x2, #0x0                   	// #0
  4047a8:	mov	x14, #0x6                   	// #6
  4047ac:	mov	x12, #0x5                   	// #5
  4047b0:	mov	x1, #0x7                   	// #7
  4047b4:	mov	x16, #0x4                   	// #4
  4047b8:	mov	x7, #0x0                   	// #0
  4047bc:	mov	x17, #0x1                   	// #1
  4047c0:	mov	w0, #0x0                   	// #0
  4047c4:	b	404320 <ferror@plt+0x26c0>
  4047c8:	mov	x1, x12
  4047cc:	mov	x6, #0x0                   	// #0
  4047d0:	mov	x5, #0x0                   	// #0
  4047d4:	mov	x3, #0x1                   	// #1
  4047d8:	b	404364 <ferror@plt+0x2704>
  4047dc:	mov	x1, x14
  4047e0:	mov	x6, #0x0                   	// #0
  4047e4:	mov	x5, #0x0                   	// #0
  4047e8:	mov	x3, #0x2                   	// #2
  4047ec:	b	404364 <ferror@plt+0x2704>
  4047f0:	mov	w10, w15
  4047f4:	mov	w1, #0x7fff                	// #32767
  4047f8:	mov	x6, #0x0                   	// #0
  4047fc:	mov	x2, #0x0                   	// #0
  404800:	b	404414 <ferror@plt+0x27b4>
  404804:	ccmp	x5, x2, #0x2, eq  // eq = none
  404808:	b.ls	4044a4 <ferror@plt+0x2844>  // b.plast
  40480c:	mov	x8, x2
  404810:	sub	x7, x7, #0x1
  404814:	mov	x3, x4
  404818:	mov	x2, #0x0                   	// #0
  40481c:	b	4044b0 <ferror@plt+0x2850>
  404820:	and	x1, x11, #0xc00000
  404824:	orr	w0, w0, #0x10
  404828:	cmp	x1, #0x400, lsl #12
  40482c:	b.eq	404b5c <ferror@plt+0x2efc>  // b.none
  404830:	cmp	x1, #0x800, lsl #12
  404834:	b.eq	404a8c <ferror@plt+0x2e2c>  // b.none
  404838:	cbnz	x1, 4043dc <ferror@plt+0x277c>
  40483c:	and	x1, x5, #0xf
  404840:	cmp	x1, #0x4
  404844:	b.eq	4043dc <ferror@plt+0x277c>  // b.none
  404848:	adds	x5, x5, #0x4
  40484c:	cinc	x6, x6, cs  // cs = hs, nlast
  404850:	b	4043dc <ferror@plt+0x277c>
  404854:	cmp	x1, #0xf
  404858:	b.ne	404438 <ferror@plt+0x27d8>  // b.any
  40485c:	tbz	x4, #47, 404878 <ferror@plt+0x2c18>
  404860:	cbnz	x3, 404878 <ferror@plt+0x2c18>
  404864:	orr	x6, x6, #0x800000000000
  404868:	mov	w10, w15
  40486c:	mov	x2, x5
  404870:	mov	w1, #0x7fff                	// #32767
  404874:	b	404414 <ferror@plt+0x27b4>
  404878:	orr	x6, x4, #0x800000000000
  40487c:	mov	w10, w13
  404880:	and	x6, x6, #0xffffffffffff
  404884:	mov	w1, #0x7fff                	// #32767
  404888:	b	404414 <ferror@plt+0x27b4>
  40488c:	adds	x3, x2, x12
  404890:	sub	x6, x8, #0x1
  404894:	adc	x4, x4, x9
  404898:	cset	x18, cs  // cs = hs, nlast
  40489c:	mov	x2, x3
  4048a0:	cmp	x9, x4
  4048a4:	b.cs	404a00 <ferror@plt+0x2da0>  // b.hs, b.nlast
  4048a8:	cmp	x5, x4
  4048ac:	b.ls	404a28 <ferror@plt+0x2dc8>  // b.plast
  4048b0:	adds	x2, x12, x3
  4048b4:	sub	x6, x8, #0x2
  4048b8:	adc	x4, x4, x9
  4048bc:	b	404574 <ferror@plt+0x2914>
  4048c0:	mov	x1, #0x1                   	// #1
  4048c4:	sub	x1, x1, x3
  4048c8:	cmp	x1, #0x74
  4048cc:	b.le	4048e8 <ferror@plt+0x2c88>
  4048d0:	orr	x2, x5, x6
  4048d4:	cbnz	x2, 404af4 <ferror@plt+0x2e94>
  4048d8:	orr	w0, w0, #0x8
  4048dc:	mov	w1, #0x0                   	// #0
  4048e0:	mov	x6, #0x0                   	// #0
  4048e4:	b	4049cc <ferror@plt+0x2d6c>
  4048e8:	cmp	x1, #0x3f
  4048ec:	b.le	404a34 <ferror@plt+0x2dd4>
  4048f0:	mov	w2, #0x80                  	// #128
  4048f4:	sub	w2, w2, w1
  4048f8:	cmp	x1, #0x40
  4048fc:	sub	w1, w1, #0x40
  404900:	lsl	x2, x6, x2
  404904:	orr	x2, x5, x2
  404908:	csel	x5, x2, x5, ne  // ne = any
  40490c:	lsr	x6, x6, x1
  404910:	cmp	x5, #0x0
  404914:	cset	x2, ne  // ne = any
  404918:	orr	x2, x2, x6
  40491c:	ands	x6, x2, #0x7
  404920:	b.eq	404a68 <ferror@plt+0x2e08>  // b.none
  404924:	mov	x6, #0x0                   	// #0
  404928:	and	x11, x11, #0xc00000
  40492c:	orr	w0, w0, #0x10
  404930:	cmp	x11, #0x400, lsl #12
  404934:	b.eq	404ba8 <ferror@plt+0x2f48>  // b.none
  404938:	cmp	x11, #0x800, lsl #12
  40493c:	b.eq	404bc8 <ferror@plt+0x2f68>  // b.none
  404940:	cbz	x11, 404b30 <ferror@plt+0x2ed0>
  404944:	tbnz	x6, #51, 404b48 <ferror@plt+0x2ee8>
  404948:	orr	w0, w0, #0x8
  40494c:	extr	x2, x6, x2, #3
  404950:	mov	w1, #0x0                   	// #0
  404954:	ubfx	x6, x6, #3, #48
  404958:	b	4049cc <ferror@plt+0x2d6c>
  40495c:	clz	x1, x5
  404960:	add	x3, x1, #0x31
  404964:	add	x1, x1, #0x40
  404968:	cmp	x3, #0x3c
  40496c:	b.le	4046c4 <ferror@plt+0x2a64>
  404970:	sub	w6, w3, #0x3d
  404974:	lsl	x6, x5, x6
  404978:	mov	x5, #0x0                   	// #0
  40497c:	b	4046e0 <ferror@plt+0x2a80>
  404980:	clz	x7, x2
  404984:	add	x4, x7, #0x31
  404988:	add	x0, x7, #0x40
  40498c:	cmp	x4, #0x3c
  404990:	b.le	40470c <ferror@plt+0x2aac>
  404994:	sub	w4, w4, #0x3d
  404998:	lsl	x4, x2, x4
  40499c:	mov	x2, #0x0                   	// #0
  4049a0:	b	404728 <ferror@plt+0x2ac8>
  4049a4:	and	x2, x11, #0xc00000
  4049a8:	cmp	x2, #0x400, lsl #12
  4049ac:	b.eq	404b74 <ferror@plt+0x2f14>  // b.none
  4049b0:	cmp	x2, #0x800, lsl #12
  4049b4:	b.eq	404aa4 <ferror@plt+0x2e44>  // b.none
  4049b8:	cbz	x2, 404a80 <ferror@plt+0x2e20>
  4049bc:	mov	x6, #0xffffffffffff        	// #281474976710655
  4049c0:	mov	x2, #0xffffffffffffffff    	// #-1
  4049c4:	mov	w3, #0x14                  	// #20
  4049c8:	orr	w0, w0, w3
  4049cc:	mov	x5, #0x0                   	// #0
  4049d0:	orr	w1, w1, w10, lsl #15
  4049d4:	bfxil	x5, x6, #0, #48
  4049d8:	fmov	d0, x2
  4049dc:	bfi	x5, x1, #48, #16
  4049e0:	fmov	v0.d[1], x5
  4049e4:	b	404484 <ferror@plt+0x2824>
  4049e8:	orr	x6, x6, #0x800000000000
  4049ec:	mov	w10, w15
  4049f0:	and	x6, x6, #0xffffffffffff
  4049f4:	mov	x2, x5
  4049f8:	mov	w1, #0x7fff                	// #32767
  4049fc:	b	404414 <ferror@plt+0x27b4>
  404a00:	cmp	x18, #0x0
  404a04:	ccmp	x9, x4, #0x0, eq  // eq = none
  404a08:	b.ne	404574 <ferror@plt+0x2914>  // b.any
  404a0c:	b	4048a8 <ferror@plt+0x2c48>
  404a10:	cmp	x4, #0x0
  404a14:	cset	w2, ne  // ne = any
  404a18:	cmp	w2, #0x0
  404a1c:	ccmp	x1, x16, #0x0, ne  // ne = any
  404a20:	b.ne	40465c <ferror@plt+0x29fc>  // b.any
  404a24:	b	404630 <ferror@plt+0x29d0>
  404a28:	ccmp	x1, x3, #0x0, eq  // eq = none
  404a2c:	b.ls	404574 <ferror@plt+0x2914>  // b.plast
  404a30:	b	4048b0 <ferror@plt+0x2c50>
  404a34:	mov	w2, #0x40                  	// #64
  404a38:	sub	w2, w2, w1
  404a3c:	lsr	x4, x5, x1
  404a40:	lsl	x5, x5, x2
  404a44:	cmp	x5, #0x0
  404a48:	cset	x3, ne  // ne = any
  404a4c:	lsl	x2, x6, x2
  404a50:	orr	x2, x2, x4
  404a54:	lsr	x6, x6, x1
  404a58:	orr	x2, x2, x3
  404a5c:	tst	x2, #0x7
  404a60:	b.ne	404928 <ferror@plt+0x2cc8>  // b.any
  404a64:	tbnz	x6, #51, 404bd4 <ferror@plt+0x2f74>
  404a68:	mov	w1, #0x0                   	// #0
  404a6c:	extr	x2, x6, x2, #3
  404a70:	ubfx	x6, x6, #3, #48
  404a74:	tbz	w11, #11, 404414 <ferror@plt+0x27b4>
  404a78:	orr	w0, w0, #0x8
  404a7c:	b	4049cc <ferror@plt+0x2d6c>
  404a80:	mov	w1, #0x7fff                	// #32767
  404a84:	mov	x6, #0x0                   	// #0
  404a88:	b	4049c4 <ferror@plt+0x2d64>
  404a8c:	mov	w10, #0x0                   	// #0
  404a90:	cbz	x14, 4043dc <ferror@plt+0x277c>
  404a94:	adds	x5, x5, #0x8
  404a98:	mov	w10, #0x1                   	// #1
  404a9c:	cinc	x6, x6, cs  // cs = hs, nlast
  404aa0:	b	4043dc <ferror@plt+0x277c>
  404aa4:	cmp	x14, #0x0
  404aa8:	mov	w2, #0x7fff                	// #32767
  404aac:	mov	x6, #0xffffffffffff        	// #281474976710655
  404ab0:	csel	w1, w1, w2, eq  // eq = none
  404ab4:	csel	x6, x6, xzr, eq  // eq = none
  404ab8:	csetm	x2, eq  // eq = none
  404abc:	b	4049c4 <ferror@plt+0x2d64>
  404ac0:	sub	x5, x5, #0x2
  404ac4:	add	x3, x3, x9
  404ac8:	b	4044e8 <ferror@plt+0x2888>
  404acc:	sub	x1, x1, #0x2
  404ad0:	add	x4, x4, x9
  404ad4:	b	404518 <ferror@plt+0x28b8>
  404ad8:	cmp	x3, #0x0
  404adc:	mov	x5, #0xffffffffffffffff    	// #-1
  404ae0:	b.gt	404820 <ferror@plt+0x2bc0>
  404ae4:	mov	x1, #0x1                   	// #1
  404ae8:	sub	x1, x1, x3
  404aec:	cmp	x1, #0x74
  404af0:	b.le	4048e8 <ferror@plt+0x2c88>
  404af4:	and	x11, x11, #0xc00000
  404af8:	orr	w0, w0, #0x10
  404afc:	cmp	x11, #0x400, lsl #12
  404b00:	b.eq	404bbc <ferror@plt+0x2f5c>  // b.none
  404b04:	cmp	x11, #0x800, lsl #12
  404b08:	csel	x2, x14, xzr, eq  // eq = none
  404b0c:	b	4048d8 <ferror@plt+0x2c78>
  404b10:	lsl	x8, x12, #1
  404b14:	sub	x5, x5, #0x2
  404b18:	cmp	x12, x8
  404b1c:	cinc	x1, x9, hi  // hi = pmore
  404b20:	cmp	x4, x8
  404b24:	add	x1, x2, x1
  404b28:	cset	w2, ne  // ne = any
  404b2c:	b	40465c <ferror@plt+0x29fc>
  404b30:	and	x1, x2, #0xf
  404b34:	cmp	x1, #0x4
  404b38:	b.eq	404b44 <ferror@plt+0x2ee4>  // b.none
  404b3c:	adds	x2, x2, #0x4
  404b40:	cinc	x6, x6, cs  // cs = hs, nlast
  404b44:	tbz	x6, #51, 404948 <ferror@plt+0x2ce8>
  404b48:	orr	w0, w0, #0x8
  404b4c:	mov	w1, #0x1                   	// #1
  404b50:	mov	x6, #0x0                   	// #0
  404b54:	mov	x2, #0x0                   	// #0
  404b58:	b	4049cc <ferror@plt+0x2d6c>
  404b5c:	mov	w10, #0x1                   	// #1
  404b60:	cbnz	x14, 4043dc <ferror@plt+0x277c>
  404b64:	adds	x5, x5, #0x8
  404b68:	mov	w10, #0x0                   	// #0
  404b6c:	cinc	x6, x6, cs  // cs = hs, nlast
  404b70:	b	4043dc <ferror@plt+0x277c>
  404b74:	cmp	x14, #0x0
  404b78:	mov	w2, #0x7fff                	// #32767
  404b7c:	mov	x6, #0xffffffffffff        	// #281474976710655
  404b80:	csel	w1, w1, w2, ne  // ne = any
  404b84:	csel	x6, x6, xzr, ne  // ne = any
  404b88:	csetm	x2, ne  // ne = any
  404b8c:	b	4049c4 <ferror@plt+0x2d64>
  404b90:	sub	x5, x5, #0x2
  404b94:	add	x1, x1, x9
  404b98:	b	4045b8 <ferror@plt+0x2958>
  404b9c:	sub	x2, x2, #0x2
  404ba0:	add	x1, x1, x9
  404ba4:	b	4045e8 <ferror@plt+0x2988>
  404ba8:	cbnz	x14, 404b44 <ferror@plt+0x2ee4>
  404bac:	adds	x2, x2, #0x8
  404bb0:	cinc	x6, x6, cs  // cs = hs, nlast
  404bb4:	tbnz	x6, #51, 404b48 <ferror@plt+0x2ee8>
  404bb8:	b	404948 <ferror@plt+0x2ce8>
  404bbc:	mov	x2, #0x1                   	// #1
  404bc0:	sub	x2, x2, x14
  404bc4:	b	4048d8 <ferror@plt+0x2c78>
  404bc8:	cbnz	x14, 404bac <ferror@plt+0x2f4c>
  404bcc:	tbnz	x6, #51, 404b48 <ferror@plt+0x2ee8>
  404bd0:	b	404948 <ferror@plt+0x2ce8>
  404bd4:	orr	w0, w0, #0x10
  404bd8:	b	404b48 <ferror@plt+0x2ee8>
  404bdc:	nop
  404be0:	stp	x29, x30, [sp, #-80]!
  404be4:	mov	x29, sp
  404be8:	str	q0, [sp, #48]
  404bec:	str	q1, [sp, #64]
  404bf0:	ldp	x1, x0, [sp, #48]
  404bf4:	ldp	x3, x2, [sp, #64]
  404bf8:	mrs	x12, fpcr
  404bfc:	lsr	x4, x0, #63
  404c00:	ubfx	x8, x0, #0, #48
  404c04:	and	w16, w4, #0xff
  404c08:	mov	x14, x4
  404c0c:	ubfx	x10, x0, #48, #15
  404c10:	cbz	w10, 404f94 <ferror@plt+0x3334>
  404c14:	mov	w4, #0x7fff                	// #32767
  404c18:	cmp	w10, w4
  404c1c:	b.eq	404fd4 <ferror@plt+0x3374>  // b.none
  404c20:	and	x10, x10, #0xffff
  404c24:	extr	x4, x8, x1, #61
  404c28:	mov	x5, #0xffffffffffffc001    	// #-16383
  404c2c:	orr	x8, x4, #0x8000000000000
  404c30:	add	x10, x10, x5
  404c34:	lsl	x7, x1, #3
  404c38:	mov	x11, #0x2                   	// #2
  404c3c:	mov	x9, #0x1                   	// #1
  404c40:	mov	x6, #0x3                   	// #3
  404c44:	mov	x1, #0x0                   	// #0
  404c48:	mov	x17, #0x0                   	// #0
  404c4c:	mov	w0, #0x0                   	// #0
  404c50:	lsr	x5, x2, #63
  404c54:	ubfx	x4, x2, #0, #48
  404c58:	and	w15, w5, #0xff
  404c5c:	mov	x13, x5
  404c60:	ubfx	x5, x2, #48, #15
  404c64:	cbz	w5, 405018 <ferror@plt+0x33b8>
  404c68:	mov	w9, #0x7fff                	// #32767
  404c6c:	cmp	w5, w9
  404c70:	b.eq	404d00 <ferror@plt+0x30a0>  // b.none
  404c74:	and	x5, x5, #0xffff
  404c78:	extr	x2, x4, x3, #61
  404c7c:	mov	x4, #0xffffffffffffc001    	// #-16383
  404c80:	add	x5, x5, x4
  404c84:	add	x10, x10, x5
  404c88:	orr	x4, x2, #0x8000000000000
  404c8c:	lsl	x5, x3, #3
  404c90:	mov	x6, #0x0                   	// #0
  404c94:	eor	w3, w16, w15
  404c98:	cmp	x1, #0xa
  404c9c:	and	w11, w3, #0xff
  404ca0:	and	x9, x3, #0xff
  404ca4:	add	x18, x10, #0x1
  404ca8:	b.gt	404f80 <ferror@plt+0x3320>
  404cac:	cmp	x1, #0x2
  404cb0:	b.gt	404d40 <ferror@plt+0x30e0>
  404cb4:	sub	x1, x1, #0x1
  404cb8:	cmp	x1, #0x1
  404cbc:	b.hi	404da0 <ferror@plt+0x3140>  // b.pmore
  404cc0:	cmp	x6, #0x2
  404cc4:	b.eq	40505c <ferror@plt+0x33fc>  // b.none
  404cc8:	cmp	x6, #0x1
  404ccc:	b.ne	404f00 <ferror@plt+0x32a0>  // b.any
  404cd0:	mov	w1, #0x0                   	// #0
  404cd4:	mov	x4, #0x0                   	// #0
  404cd8:	mov	x7, #0x0                   	// #0
  404cdc:	mov	x3, #0x0                   	// #0
  404ce0:	orr	w1, w1, w11, lsl #15
  404ce4:	bfxil	x3, x4, #0, #48
  404ce8:	fmov	d0, x7
  404cec:	bfi	x3, x1, #48, #16
  404cf0:	fmov	v0.d[1], x3
  404cf4:	cbnz	w0, 405208 <ferror@plt+0x35a8>
  404cf8:	ldp	x29, x30, [sp], #80
  404cfc:	ret
  404d00:	mov	x2, #0x7fff                	// #32767
  404d04:	orr	x5, x4, x3
  404d08:	add	x2, x10, x2
  404d0c:	cbz	x5, 40506c <ferror@plt+0x340c>
  404d10:	ands	x1, x4, #0x800000000000
  404d14:	eor	w9, w16, w15
  404d18:	csinc	w0, w0, wzr, ne  // ne = any
  404d1c:	and	w11, w9, #0xff
  404d20:	add	x18, x10, #0x8, lsl #12
  404d24:	cmp	x6, #0xa
  404d28:	and	x9, x9, #0xff
  404d2c:	b.gt	405164 <ferror@plt+0x3504>
  404d30:	mov	x10, x2
  404d34:	mov	x5, x3
  404d38:	mov	x1, x6
  404d3c:	mov	x6, #0x3                   	// #3
  404d40:	mov	x2, #0x1                   	// #1
  404d44:	mov	x3, #0x530                 	// #1328
  404d48:	lsl	x1, x2, x1
  404d4c:	tst	x1, x3
  404d50:	b.ne	404f74 <ferror@plt+0x3314>  // b.any
  404d54:	mov	x3, #0x240                 	// #576
  404d58:	tst	x1, x3
  404d5c:	b.ne	404f5c <ferror@plt+0x32fc>  // b.any
  404d60:	mov	x2, #0x88                  	// #136
  404d64:	tst	x1, x2
  404d68:	b.eq	404da0 <ferror@plt+0x3140>  // b.none
  404d6c:	mov	x8, x4
  404d70:	mov	x7, x5
  404d74:	mov	x17, x6
  404d78:	cmp	x17, #0x2
  404d7c:	b.eq	4053b4 <ferror@plt+0x3754>  // b.none
  404d80:	mov	x6, x17
  404d84:	mov	w11, w15
  404d88:	cmp	x17, #0x3
  404d8c:	mov	x4, x8
  404d90:	mov	x5, x7
  404d94:	mov	x9, x13
  404d98:	b.ne	404cc8 <ferror@plt+0x3068>  // b.any
  404d9c:	b	4051ac <ferror@plt+0x354c>
  404da0:	lsr	x13, x7, #32
  404da4:	and	x6, x5, #0xffffffff
  404da8:	and	x17, x4, #0xffffffff
  404dac:	and	x7, x7, #0xffffffff
  404db0:	stp	x21, x22, [sp, #32]
  404db4:	lsr	x22, x5, #32
  404db8:	lsr	x2, x4, #32
  404dbc:	stp	x19, x20, [sp, #16]
  404dc0:	mul	x19, x13, x6
  404dc4:	lsr	x4, x8, #32
  404dc8:	mul	x1, x13, x17
  404dcc:	and	x3, x8, #0xffffffff
  404dd0:	madd	x5, x22, x7, x19
  404dd4:	mov	x14, #0x100000000           	// #4294967296
  404dd8:	mul	x15, x6, x7
  404ddc:	mul	x16, x7, x17
  404de0:	madd	x7, x2, x7, x1
  404de4:	and	x30, x15, #0xffffffff
  404de8:	mul	x21, x4, x6
  404dec:	add	x15, x5, x15, lsr #32
  404df0:	mul	x20, x4, x17
  404df4:	cmp	x19, x15
  404df8:	mul	x5, x13, x22
  404dfc:	add	x30, x30, x15, lsl #32
  404e00:	mul	x19, x13, x2
  404e04:	add	x13, x7, x16, lsr #32
  404e08:	mul	x6, x6, x3
  404e0c:	add	x8, x5, x14
  404e10:	mul	x17, x3, x17
  404e14:	csel	x5, x8, x5, hi  // hi = pmore
  404e18:	madd	x7, x22, x3, x21
  404e1c:	cmp	x1, x13
  404e20:	madd	x3, x2, x3, x20
  404e24:	and	x16, x16, #0xffffffff
  404e28:	mul	x8, x22, x4
  404e2c:	add	x16, x16, x13, lsl #32
  404e30:	add	x7, x7, x6, lsr #32
  404e34:	mul	x2, x2, x4
  404e38:	add	x3, x3, x17, lsr #32
  404e3c:	add	x4, x19, x14
  404e40:	csel	x19, x4, x19, hi  // hi = pmore
  404e44:	and	x1, x17, #0xffffffff
  404e48:	cmp	x21, x7
  404e4c:	add	x4, x8, x14
  404e50:	csel	x8, x4, x8, hi  // hi = pmore
  404e54:	add	x1, x1, x3, lsl #32
  404e58:	cmp	x20, x3
  404e5c:	add	x15, x16, x15, lsr #32
  404e60:	add	x13, x19, x13, lsr #32
  404e64:	add	x14, x2, x14
  404e68:	add	x15, x5, x15
  404e6c:	csel	x2, x14, x2, hi  // hi = pmore
  404e70:	adds	x1, x1, x13
  404e74:	and	x6, x6, #0xffffffff
  404e78:	cset	x5, cs  // cs = hs, nlast
  404e7c:	cmp	x15, x16
  404e80:	cset	x4, cc  // cc = lo, ul, last
  404e84:	add	x6, x6, x7, lsl #32
  404e88:	adds	x1, x1, x4
  404e8c:	lsr	x3, x3, #32
  404e90:	cset	x4, cs  // cs = hs, nlast
  404e94:	cmp	x5, #0x0
  404e98:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  404e9c:	add	x7, x8, x7, lsr #32
  404ea0:	cinc	x3, x3, ne  // ne = any
  404ea4:	adds	x5, x15, x6
  404ea8:	cset	x4, cs  // cs = hs, nlast
  404eac:	adds	x1, x1, x7
  404eb0:	cset	x6, cs  // cs = hs, nlast
  404eb4:	adds	x1, x1, x4
  404eb8:	cset	x4, cs  // cs = hs, nlast
  404ebc:	cmp	x6, #0x0
  404ec0:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  404ec4:	orr	x30, x30, x5, lsl #13
  404ec8:	cinc	x2, x2, ne  // ne = any
  404ecc:	cmp	x30, #0x0
  404ed0:	add	x2, x2, x3
  404ed4:	cset	x3, ne  // ne = any
  404ed8:	orr	x5, x3, x5, lsr #51
  404edc:	orr	x5, x5, x1, lsl #13
  404ee0:	extr	x4, x2, x1, #51
  404ee4:	tbz	x2, #39, 405290 <ferror@plt+0x3630>
  404ee8:	ldp	x19, x20, [sp, #16]
  404eec:	and	x1, x5, #0x1
  404ef0:	ldp	x21, x22, [sp, #32]
  404ef4:	orr	x5, x1, x5, lsr #1
  404ef8:	orr	x5, x5, x4, lsl #63
  404efc:	lsr	x4, x4, #1
  404f00:	mov	x1, #0x3fff                	// #16383
  404f04:	add	x2, x18, x1
  404f08:	cmp	x2, #0x0
  404f0c:	b.le	4050e0 <ferror@plt+0x3480>
  404f10:	tst	x5, #0x7
  404f14:	b.eq	404f34 <ferror@plt+0x32d4>  // b.none
  404f18:	and	x1, x12, #0xc00000
  404f1c:	orr	w0, w0, #0x10
  404f20:	cmp	x1, #0x400, lsl #12
  404f24:	b.eq	405368 <ferror@plt+0x3708>  // b.none
  404f28:	cmp	x1, #0x800, lsl #12
  404f2c:	b.eq	4052f8 <ferror@plt+0x3698>  // b.none
  404f30:	cbz	x1, 405324 <ferror@plt+0x36c4>
  404f34:	tbz	x4, #52, 404f40 <ferror@plt+0x32e0>
  404f38:	and	x4, x4, #0xffefffffffffffff
  404f3c:	add	x2, x18, #0x4, lsl #12
  404f40:	mov	x1, #0x7ffe                	// #32766
  404f44:	cmp	x2, x1
  404f48:	b.gt	405264 <ferror@plt+0x3604>
  404f4c:	and	w1, w2, #0x7fff
  404f50:	extr	x7, x4, x5, #3
  404f54:	ubfx	x4, x4, #3, #48
  404f58:	b	404cdc <ferror@plt+0x307c>
  404f5c:	mov	w0, w2
  404f60:	mov	w11, #0x0                   	// #0
  404f64:	mov	x4, #0xffffffffffff        	// #281474976710655
  404f68:	mov	x7, #0xffffffffffffffff    	// #-1
  404f6c:	mov	w1, #0x7fff                	// #32767
  404f70:	b	404cdc <ferror@plt+0x307c>
  404f74:	mov	w15, w11
  404f78:	mov	x13, x9
  404f7c:	b	404d78 <ferror@plt+0x3118>
  404f80:	cmp	x1, #0xb
  404f84:	b.eq	404d6c <ferror@plt+0x310c>  // b.none
  404f88:	mov	w15, w16
  404f8c:	mov	x13, x14
  404f90:	b	404d78 <ferror@plt+0x3118>
  404f94:	orr	x7, x8, x1
  404f98:	cbz	x7, 4050bc <ferror@plt+0x345c>
  404f9c:	cbz	x8, 40521c <ferror@plt+0x35bc>
  404fa0:	clz	x0, x8
  404fa4:	sub	x4, x0, #0xf
  404fa8:	add	w7, w4, #0x3
  404fac:	mov	w5, #0x3d                  	// #61
  404fb0:	sub	w5, w5, w4
  404fb4:	lsl	x4, x8, x7
  404fb8:	lsr	x5, x1, x5
  404fbc:	orr	x8, x5, x4
  404fc0:	lsl	x7, x1, x7
  404fc4:	mov	x10, #0xffffffffffffc011    	// #-16367
  404fc8:	mov	x11, #0x2                   	// #2
  404fcc:	sub	x10, x10, x0
  404fd0:	b	404c3c <ferror@plt+0x2fdc>
  404fd4:	orr	x7, x8, x1
  404fd8:	cbnz	x7, 405090 <ferror@plt+0x3430>
  404fdc:	lsr	x5, x2, #63
  404fe0:	ubfx	x4, x2, #0, #48
  404fe4:	and	w15, w5, #0xff
  404fe8:	mov	x13, x5
  404fec:	mov	x8, #0x0                   	// #0
  404ff0:	ubfx	x5, x2, #48, #15
  404ff4:	mov	x11, #0xa                   	// #10
  404ff8:	mov	x9, #0x9                   	// #9
  404ffc:	mov	x6, #0xb                   	// #11
  405000:	mov	x1, #0x8                   	// #8
  405004:	mov	x10, #0x7fff                	// #32767
  405008:	mov	x17, #0x2                   	// #2
  40500c:	mov	w0, #0x0                   	// #0
  405010:	cbnz	w5, 404c68 <ferror@plt+0x3008>
  405014:	nop
  405018:	orr	x5, x4, x3
  40501c:	cbz	x5, 405080 <ferror@plt+0x3420>
  405020:	cbz	x4, 405240 <ferror@plt+0x35e0>
  405024:	clz	x6, x4
  405028:	sub	x2, x6, #0xf
  40502c:	add	w5, w2, #0x3
  405030:	mov	w9, #0x3d                  	// #61
  405034:	sub	w9, w9, w2
  405038:	lsl	x2, x4, x5
  40503c:	lsr	x9, x3, x9
  405040:	orr	x4, x9, x2
  405044:	lsl	x5, x3, x5
  405048:	sub	x10, x10, x6
  40504c:	mov	x3, #0xffffffffffffc011    	// #-16367
  405050:	mov	x6, #0x0                   	// #0
  405054:	add	x10, x10, x3
  405058:	b	404c94 <ferror@plt+0x3034>
  40505c:	mov	w1, #0x7fff                	// #32767
  405060:	mov	x4, #0x0                   	// #0
  405064:	mov	x7, #0x0                   	// #0
  405068:	b	404cdc <ferror@plt+0x307c>
  40506c:	mov	x1, x11
  405070:	mov	x10, x2
  405074:	mov	x4, #0x0                   	// #0
  405078:	mov	x6, #0x2                   	// #2
  40507c:	b	404c94 <ferror@plt+0x3034>
  405080:	mov	x1, x9
  405084:	mov	x4, #0x0                   	// #0
  405088:	mov	x6, #0x1                   	// #1
  40508c:	b	404c94 <ferror@plt+0x3034>
  405090:	lsr	x0, x8, #47
  405094:	mov	x7, x1
  405098:	eor	x0, x0, #0x1
  40509c:	mov	x11, #0xe                   	// #14
  4050a0:	and	w0, w0, #0x1
  4050a4:	mov	x9, #0xd                   	// #13
  4050a8:	mov	x6, #0xf                   	// #15
  4050ac:	mov	x1, #0xc                   	// #12
  4050b0:	mov	x10, #0x7fff                	// #32767
  4050b4:	mov	x17, #0x3                   	// #3
  4050b8:	b	404c50 <ferror@plt+0x2ff0>
  4050bc:	mov	x8, #0x0                   	// #0
  4050c0:	mov	x11, #0x6                   	// #6
  4050c4:	mov	x9, #0x5                   	// #5
  4050c8:	mov	x6, #0x7                   	// #7
  4050cc:	mov	x1, #0x4                   	// #4
  4050d0:	mov	x10, #0x0                   	// #0
  4050d4:	mov	x17, #0x1                   	// #1
  4050d8:	mov	w0, #0x0                   	// #0
  4050dc:	b	404c50 <ferror@plt+0x2ff0>
  4050e0:	mov	x1, #0x1                   	// #1
  4050e4:	sub	x2, x1, x2
  4050e8:	cmp	x2, #0x74
  4050ec:	b.gt	4051c0 <ferror@plt+0x3560>
  4050f0:	cmp	x2, #0x3f
  4050f4:	b.le	4052a0 <ferror@plt+0x3640>
  4050f8:	mov	w1, #0x80                  	// #128
  4050fc:	sub	w1, w1, w2
  405100:	cmp	x2, #0x40
  405104:	sub	w2, w2, #0x40
  405108:	lsl	x1, x4, x1
  40510c:	orr	x1, x5, x1
  405110:	csel	x5, x1, x5, ne  // ne = any
  405114:	lsr	x2, x4, x2
  405118:	cmp	x5, #0x0
  40511c:	cset	x7, ne  // ne = any
  405120:	orr	x7, x7, x2
  405124:	ands	x4, x7, #0x7
  405128:	b.eq	4052d4 <ferror@plt+0x3674>  // b.none
  40512c:	mov	x4, #0x0                   	// #0
  405130:	and	x12, x12, #0xc00000
  405134:	orr	w0, w0, #0x10
  405138:	cmp	x12, #0x400, lsl #12
  40513c:	b.eq	4053a0 <ferror@plt+0x3740>  // b.none
  405140:	cmp	x12, #0x800, lsl #12
  405144:	b.eq	40538c <ferror@plt+0x372c>  // b.none
  405148:	cbz	x12, 40533c <ferror@plt+0x36dc>
  40514c:	tbnz	x4, #51, 405354 <ferror@plt+0x36f4>
  405150:	orr	w0, w0, #0x8
  405154:	extr	x7, x4, x7, #3
  405158:	mov	w1, #0x0                   	// #0
  40515c:	ubfx	x4, x4, #3, #48
  405160:	b	4051f0 <ferror@plt+0x3590>
  405164:	cmp	x6, #0xf
  405168:	b.ne	40519c <ferror@plt+0x353c>  // b.any
  40516c:	tbz	x8, #47, 405188 <ferror@plt+0x3528>
  405170:	cbnz	x1, 405188 <ferror@plt+0x3528>
  405174:	orr	x4, x4, #0x800000000000
  405178:	mov	w11, w15
  40517c:	mov	x7, x3
  405180:	mov	w1, #0x7fff                	// #32767
  405184:	b	404cdc <ferror@plt+0x307c>
  405188:	orr	x4, x8, #0x800000000000
  40518c:	mov	w11, w16
  405190:	and	x4, x4, #0xffffffffffff
  405194:	mov	w1, #0x7fff                	// #32767
  405198:	b	404cdc <ferror@plt+0x307c>
  40519c:	cmp	x6, #0xb
  4051a0:	b.ne	404f88 <ferror@plt+0x3328>  // b.any
  4051a4:	mov	w11, w15
  4051a8:	mov	x5, x3
  4051ac:	orr	x4, x4, #0x800000000000
  4051b0:	mov	x7, x5
  4051b4:	and	x4, x4, #0xffffffffffff
  4051b8:	mov	w1, #0x7fff                	// #32767
  4051bc:	b	404cdc <ferror@plt+0x307c>
  4051c0:	orr	x7, x5, x4
  4051c4:	cbz	x7, 4051e4 <ferror@plt+0x3584>
  4051c8:	and	x12, x12, #0xc00000
  4051cc:	orr	w0, w0, #0x10
  4051d0:	cmp	x12, #0x400, lsl #12
  4051d4:	sub	x7, x1, x9
  4051d8:	b.eq	4051e4 <ferror@plt+0x3584>  // b.none
  4051dc:	cmp	x12, #0x800, lsl #12
  4051e0:	csel	x7, x9, xzr, eq  // eq = none
  4051e4:	orr	w0, w0, #0x8
  4051e8:	mov	w1, #0x0                   	// #0
  4051ec:	mov	x4, #0x0                   	// #0
  4051f0:	mov	x3, #0x0                   	// #0
  4051f4:	fmov	d0, x7
  4051f8:	bfxil	x3, x4, #0, #48
  4051fc:	bfi	x3, x1, #48, #15
  405200:	bfi	x3, x11, #63, #1
  405204:	fmov	v0.d[1], x3
  405208:	str	q0, [sp, #48]
  40520c:	bl	406260 <ferror@plt+0x4600>
  405210:	ldr	q0, [sp, #48]
  405214:	ldp	x29, x30, [sp], #80
  405218:	ret
  40521c:	clz	x10, x1
  405220:	add	x4, x10, #0x31
  405224:	add	x0, x10, #0x40
  405228:	cmp	x4, #0x3c
  40522c:	b.le	404fa8 <ferror@plt+0x3348>
  405230:	sub	w4, w4, #0x3d
  405234:	mov	x7, #0x0                   	// #0
  405238:	lsl	x8, x1, x4
  40523c:	b	404fc4 <ferror@plt+0x3364>
  405240:	clz	x6, x3
  405244:	add	x2, x6, #0x31
  405248:	add	x6, x6, #0x40
  40524c:	cmp	x2, #0x3c
  405250:	b.le	40502c <ferror@plt+0x33cc>
  405254:	sub	w2, w2, #0x3d
  405258:	mov	x5, #0x0                   	// #0
  40525c:	lsl	x4, x3, x2
  405260:	b	405048 <ferror@plt+0x33e8>
  405264:	and	x7, x12, #0xc00000
  405268:	cmp	x7, #0x400, lsl #12
  40526c:	b.eq	405370 <ferror@plt+0x3710>  // b.none
  405270:	cmp	x7, #0x800, lsl #12
  405274:	b.eq	405308 <ferror@plt+0x36a8>  // b.none
  405278:	cbz	x7, 4052ec <ferror@plt+0x368c>
  40527c:	mov	x4, #0xffffffffffff        	// #281474976710655
  405280:	mov	x7, #0xffffffffffffffff    	// #-1
  405284:	mov	w2, #0x14                  	// #20
  405288:	orr	w0, w0, w2
  40528c:	b	4051f0 <ferror@plt+0x3590>
  405290:	mov	x18, x10
  405294:	ldp	x19, x20, [sp, #16]
  405298:	ldp	x21, x22, [sp, #32]
  40529c:	b	404f00 <ferror@plt+0x32a0>
  4052a0:	mov	w1, #0x40                  	// #64
  4052a4:	sub	w1, w1, w2
  4052a8:	lsr	x3, x5, x2
  4052ac:	lsl	x5, x5, x1
  4052b0:	cmp	x5, #0x0
  4052b4:	lsl	x7, x4, x1
  4052b8:	cset	x1, ne  // ne = any
  4052bc:	orr	x7, x7, x3
  4052c0:	lsr	x4, x4, x2
  4052c4:	orr	x7, x7, x1
  4052c8:	tst	x7, #0x7
  4052cc:	b.ne	405130 <ferror@plt+0x34d0>  // b.any
  4052d0:	tbnz	x4, #51, 4053ac <ferror@plt+0x374c>
  4052d4:	mov	w1, #0x0                   	// #0
  4052d8:	extr	x7, x4, x7, #3
  4052dc:	ubfx	x4, x4, #3, #48
  4052e0:	tbz	w12, #11, 404cdc <ferror@plt+0x307c>
  4052e4:	orr	w0, w0, #0x8
  4052e8:	b	4051f0 <ferror@plt+0x3590>
  4052ec:	mov	w1, #0x7fff                	// #32767
  4052f0:	mov	x4, #0x0                   	// #0
  4052f4:	b	405284 <ferror@plt+0x3624>
  4052f8:	cbz	x9, 404f34 <ferror@plt+0x32d4>
  4052fc:	adds	x5, x5, #0x8
  405300:	cinc	x4, x4, cs  // cs = hs, nlast
  405304:	b	404f34 <ferror@plt+0x32d4>
  405308:	cmp	x9, #0x0
  40530c:	mov	w2, #0x7fff                	// #32767
  405310:	mov	x4, #0xffffffffffff        	// #281474976710655
  405314:	csel	w1, w1, w2, eq  // eq = none
  405318:	csel	x4, x4, xzr, eq  // eq = none
  40531c:	csetm	x7, eq  // eq = none
  405320:	b	405284 <ferror@plt+0x3624>
  405324:	and	x1, x5, #0xf
  405328:	cmp	x1, #0x4
  40532c:	b.eq	404f34 <ferror@plt+0x32d4>  // b.none
  405330:	adds	x5, x5, #0x4
  405334:	cinc	x4, x4, cs  // cs = hs, nlast
  405338:	b	404f34 <ferror@plt+0x32d4>
  40533c:	and	x1, x7, #0xf
  405340:	cmp	x1, #0x4
  405344:	b.eq	405350 <ferror@plt+0x36f0>  // b.none
  405348:	adds	x7, x7, #0x4
  40534c:	cinc	x4, x4, cs  // cs = hs, nlast
  405350:	tbz	x4, #51, 405150 <ferror@plt+0x34f0>
  405354:	orr	w0, w0, #0x8
  405358:	mov	w1, #0x1                   	// #1
  40535c:	mov	x4, #0x0                   	// #0
  405360:	mov	x7, #0x0                   	// #0
  405364:	b	4051f0 <ferror@plt+0x3590>
  405368:	cbnz	x9, 404f34 <ferror@plt+0x32d4>
  40536c:	b	4052fc <ferror@plt+0x369c>
  405370:	cmp	x9, #0x0
  405374:	mov	w2, #0x7fff                	// #32767
  405378:	mov	x4, #0xffffffffffff        	// #281474976710655
  40537c:	csel	w1, w1, w2, ne  // ne = any
  405380:	csel	x4, x4, xzr, ne  // ne = any
  405384:	csetm	x7, ne  // ne = any
  405388:	b	405284 <ferror@plt+0x3624>
  40538c:	cbz	x9, 405350 <ferror@plt+0x36f0>
  405390:	adds	x7, x7, #0x8
  405394:	cinc	x4, x4, cs  // cs = hs, nlast
  405398:	tbnz	x4, #51, 405354 <ferror@plt+0x36f4>
  40539c:	b	405150 <ferror@plt+0x34f0>
  4053a0:	cbz	x9, 405390 <ferror@plt+0x3730>
  4053a4:	tbnz	x4, #51, 405354 <ferror@plt+0x36f4>
  4053a8:	b	405150 <ferror@plt+0x34f0>
  4053ac:	orr	w0, w0, #0x10
  4053b0:	b	405354 <ferror@plt+0x36f4>
  4053b4:	mov	w11, w15
  4053b8:	mov	w1, #0x7fff                	// #32767
  4053bc:	mov	x4, #0x0                   	// #0
  4053c0:	mov	x7, #0x0                   	// #0
  4053c4:	b	404cdc <ferror@plt+0x307c>
  4053c8:	stp	x29, x30, [sp, #-48]!
  4053cc:	mov	x29, sp
  4053d0:	str	q0, [sp, #16]
  4053d4:	str	q1, [sp, #32]
  4053d8:	ldp	x6, x1, [sp, #16]
  4053dc:	ldp	x0, x2, [sp, #32]
  4053e0:	mrs	x13, fpcr
  4053e4:	mov	x9, x0
  4053e8:	ubfx	x0, x2, #48, #15
  4053ec:	lsr	x4, x1, #63
  4053f0:	ubfx	x7, x1, #48, #15
  4053f4:	ubfiz	x3, x1, #3, #48
  4053f8:	mov	x12, x0
  4053fc:	lsr	x5, x2, #63
  405400:	ubfiz	x2, x2, #3, #48
  405404:	mov	x11, x4
  405408:	and	w8, w4, #0xff
  40540c:	mov	x14, x4
  405410:	sub	w0, w7, w0
  405414:	mov	x1, x7
  405418:	orr	x3, x3, x6, lsr #61
  40541c:	mov	x7, #0x7fff                	// #32767
  405420:	and	w5, w5, #0xff
  405424:	cmp	x12, x7
  405428:	orr	x2, x2, x9, lsr #61
  40542c:	lsl	x4, x6, #3
  405430:	lsl	x10, x9, #3
  405434:	b.eq	4055a4 <ferror@plt+0x3944>  // b.none
  405438:	eor	w5, w5, #0x1
  40543c:	and	x15, x5, #0xff
  405440:	cmp	x11, w5, uxtb
  405444:	b.eq	405610 <ferror@plt+0x39b0>  // b.none
  405448:	cmp	w0, #0x0
  40544c:	b.le	4055c0 <ferror@plt+0x3960>
  405450:	cbnz	x12, 405704 <ferror@plt+0x3aa4>
  405454:	orr	x5, x2, x10
  405458:	cbz	x5, 4058f4 <ferror@plt+0x3c94>
  40545c:	subs	w0, w0, #0x1
  405460:	b.eq	405be8 <ferror@plt+0x3f88>  // b.none
  405464:	mov	x5, #0x7fff                	// #32767
  405468:	cmp	x1, x5
  40546c:	b.eq	4058c8 <ferror@plt+0x3c68>  // b.none
  405470:	cmp	w0, #0x74
  405474:	b.gt	4058e4 <ferror@plt+0x3c84>
  405478:	cmp	w0, #0x3f
  40547c:	b.gt	405a48 <ferror@plt+0x3de8>
  405480:	mov	w5, #0x40                  	// #64
  405484:	sub	w5, w5, w0
  405488:	lsr	x7, x10, x0
  40548c:	lsl	x10, x10, x5
  405490:	cmp	x10, #0x0
  405494:	lsl	x5, x2, x5
  405498:	cset	x6, ne  // ne = any
  40549c:	orr	x5, x5, x7
  4054a0:	lsr	x2, x2, x0
  4054a4:	orr	x5, x5, x6
  4054a8:	sub	x3, x3, x2
  4054ac:	subs	x4, x4, x5
  4054b0:	sbc	x3, x3, xzr
  4054b4:	and	x6, x3, #0x7ffffffffffff
  4054b8:	tbz	x3, #51, 405690 <ferror@plt+0x3a30>
  4054bc:	cbz	x6, 4058ac <ferror@plt+0x3c4c>
  4054c0:	clz	x0, x6
  4054c4:	sub	w0, w0, #0xc
  4054c8:	neg	w3, w0
  4054cc:	lsl	x2, x6, x0
  4054d0:	lsl	x6, x4, x0
  4054d4:	lsr	x4, x4, x3
  4054d8:	orr	x3, x4, x2
  4054dc:	cmp	x1, w0, sxtw
  4054e0:	sxtw	x2, w0
  4054e4:	b.gt	40588c <ferror@plt+0x3c2c>
  4054e8:	sub	w1, w0, w1
  4054ec:	add	w0, w1, #0x1
  4054f0:	cmp	w0, #0x3f
  4054f4:	b.gt	405a10 <ferror@plt+0x3db0>
  4054f8:	mov	w1, #0x40                  	// #64
  4054fc:	sub	w1, w1, w0
  405500:	lsr	x2, x6, x0
  405504:	lsl	x6, x6, x1
  405508:	cmp	x6, #0x0
  40550c:	lsl	x4, x3, x1
  405510:	cset	x1, ne  // ne = any
  405514:	orr	x4, x4, x2
  405518:	lsr	x3, x3, x0
  40551c:	orr	x4, x4, x1
  405520:	orr	x7, x4, x3
  405524:	cbz	x7, 4056a4 <ferror@plt+0x3a44>
  405528:	and	x0, x4, #0x7
  40552c:	mov	x1, #0x0                   	// #0
  405530:	mov	w5, #0x1                   	// #1
  405534:	cbz	x0, 405918 <ferror@plt+0x3cb8>
  405538:	and	x2, x13, #0xc00000
  40553c:	cmp	x2, #0x400, lsl #12
  405540:	b.eq	405864 <ferror@plt+0x3c04>  // b.none
  405544:	cmp	x2, #0x800, lsl #12
  405548:	b.eq	405844 <ferror@plt+0x3be4>  // b.none
  40554c:	cbz	x2, 405870 <ferror@plt+0x3c10>
  405550:	and	x2, x3, #0x8000000000000
  405554:	mov	w0, #0x10                  	// #16
  405558:	cbz	w5, 405560 <ferror@plt+0x3900>
  40555c:	orr	w0, w0, #0x8
  405560:	cbz	x2, 405818 <ferror@plt+0x3bb8>
  405564:	add	x1, x1, #0x1
  405568:	mov	x2, #0x7fff                	// #32767
  40556c:	cmp	x1, x2
  405570:	b.eq	40575c <ferror@plt+0x3afc>  // b.none
  405574:	ubfx	x7, x3, #3, #48
  405578:	extr	x6, x3, x4, #3
  40557c:	and	w1, w1, #0x7fff
  405580:	mov	x3, #0x0                   	// #0
  405584:	orr	w1, w1, w8, lsl #15
  405588:	bfxil	x3, x7, #0, #48
  40558c:	fmov	d0, x6
  405590:	bfi	x3, x1, #48, #16
  405594:	fmov	v0.d[1], x3
  405598:	cbnz	w0, 4057b8 <ferror@plt+0x3b58>
  40559c:	ldp	x29, x30, [sp], #48
  4055a0:	ret
  4055a4:	orr	x7, x2, x10
  4055a8:	cbz	x7, 405438 <ferror@plt+0x37d8>
  4055ac:	cmp	x11, w5, uxtb
  4055b0:	and	x15, x5, #0xff
  4055b4:	b.eq	4057cc <ferror@plt+0x3b6c>  // b.none
  4055b8:	cmp	w0, #0x0
  4055bc:	b.gt	405704 <ferror@plt+0x3aa4>
  4055c0:	cbz	w0, 4056bc <ferror@plt+0x3a5c>
  4055c4:	cbnz	x1, 4059a4 <ferror@plt+0x3d44>
  4055c8:	orr	x1, x3, x4
  4055cc:	cbz	x1, 40566c <ferror@plt+0x3a0c>
  4055d0:	cmn	w0, #0x1
  4055d4:	b.eq	405d5c <ferror@plt+0x40fc>  // b.none
  4055d8:	mov	x1, #0x7fff                	// #32767
  4055dc:	mvn	w0, w0
  4055e0:	cmp	x12, x1
  4055e4:	b.ne	4059b8 <ferror@plt+0x3d58>  // b.any
  4055e8:	orr	x0, x2, x10
  4055ec:	cbnz	x0, 405cac <ferror@plt+0x404c>
  4055f0:	and	x11, x5, #0xff
  4055f4:	nop
  4055f8:	mov	x2, #0x0                   	// #0
  4055fc:	fmov	d0, x2
  405600:	lsl	x0, x11, #63
  405604:	orr	x3, x0, #0x7fff000000000000
  405608:	fmov	v0.d[1], x3
  40560c:	b	40559c <ferror@plt+0x393c>
  405610:	cmp	w0, #0x0
  405614:	b.le	4057cc <ferror@plt+0x3b6c>
  405618:	cbz	x12, 40570c <ferror@plt+0x3aac>
  40561c:	orr	x2, x2, #0x8000000000000
  405620:	mov	x5, #0x7fff                	// #32767
  405624:	cmp	x1, x5
  405628:	b.eq	4058c8 <ferror@plt+0x3c68>  // b.none
  40562c:	cmp	w0, #0x74
  405630:	b.gt	4059f8 <ferror@plt+0x3d98>
  405634:	cmp	w0, #0x3f
  405638:	b.gt	405af8 <ferror@plt+0x3e98>
  40563c:	mov	w5, #0x40                  	// #64
  405640:	sub	w5, w5, w0
  405644:	lsr	x7, x10, x0
  405648:	lsl	x10, x10, x5
  40564c:	cmp	x10, #0x0
  405650:	lsl	x5, x2, x5
  405654:	cset	x6, ne  // ne = any
  405658:	orr	x5, x5, x7
  40565c:	lsr	x2, x2, x0
  405660:	orr	x0, x5, x6
  405664:	add	x3, x3, x2
  405668:	b	405a04 <ferror@plt+0x3da4>
  40566c:	mov	x0, #0x7fff                	// #32767
  405670:	cmp	x12, x0
  405674:	b.eq	405d78 <ferror@plt+0x4118>  // b.none
  405678:	mov	w8, w5
  40567c:	mov	x3, x2
  405680:	mov	x4, x10
  405684:	mov	x1, x12
  405688:	mov	x14, x15
  40568c:	nop
  405690:	orr	x7, x4, x3
  405694:	and	x0, x4, #0x7
  405698:	mov	w5, #0x0                   	// #0
  40569c:	cbnz	x1, 405534 <ferror@plt+0x38d4>
  4056a0:	cbnz	x7, 405528 <ferror@plt+0x38c8>
  4056a4:	mov	x6, #0x0                   	// #0
  4056a8:	mov	x1, #0x0                   	// #0
  4056ac:	mov	w0, #0x0                   	// #0
  4056b0:	and	x7, x7, #0xffffffffffff
  4056b4:	and	w1, w1, #0x7fff
  4056b8:	b	405580 <ferror@plt+0x3920>
  4056bc:	add	x7, x1, #0x1
  4056c0:	tst	x7, #0x7ffe
  4056c4:	b.ne	405974 <ferror@plt+0x3d14>  // b.any
  4056c8:	orr	x11, x3, x4
  4056cc:	orr	x7, x2, x10
  4056d0:	cbnz	x1, 405b50 <ferror@plt+0x3ef0>
  4056d4:	cbz	x11, 405c40 <ferror@plt+0x3fe0>
  4056d8:	cbz	x7, 405c54 <ferror@plt+0x3ff4>
  4056dc:	subs	x9, x4, x10
  4056e0:	cmp	x4, x10
  4056e4:	sbc	x6, x3, x2
  4056e8:	tbz	x6, #51, 405da8 <ferror@plt+0x4148>
  4056ec:	subs	x4, x10, x4
  4056f0:	mov	w8, w5
  4056f4:	sbc	x3, x2, x3
  4056f8:	mov	x14, x15
  4056fc:	orr	x7, x4, x3
  405700:	b	405524 <ferror@plt+0x38c4>
  405704:	orr	x2, x2, #0x8000000000000
  405708:	b	405464 <ferror@plt+0x3804>
  40570c:	orr	x5, x2, x10
  405710:	cbz	x5, 4058f4 <ferror@plt+0x3c94>
  405714:	subs	w0, w0, #0x1
  405718:	b.ne	405620 <ferror@plt+0x39c0>  // b.any
  40571c:	adds	x4, x4, x10
  405720:	adc	x3, x2, x3
  405724:	nop
  405728:	tbz	x3, #51, 405690 <ferror@plt+0x3a30>
  40572c:	add	x1, x1, #0x1
  405730:	mov	x0, #0x7fff                	// #32767
  405734:	cmp	x1, x0
  405738:	b.eq	405bf4 <ferror@plt+0x3f94>  // b.none
  40573c:	and	x0, x4, #0x1
  405740:	and	x2, x3, #0xfff7ffffffffffff
  405744:	orr	x4, x0, x4, lsr #1
  405748:	mov	w5, #0x0                   	// #0
  40574c:	orr	x4, x4, x3, lsl #63
  405750:	lsr	x3, x2, #1
  405754:	and	x0, x4, #0x7
  405758:	b	405534 <ferror@plt+0x38d4>
  40575c:	and	x2, x13, #0xc00000
  405760:	cbz	x2, 405798 <ferror@plt+0x3b38>
  405764:	cmp	x2, #0x400, lsl #12
  405768:	b.eq	405794 <ferror@plt+0x3b34>  // b.none
  40576c:	cmp	x2, #0x800, lsl #12
  405770:	and	w14, w14, #0x1
  405774:	csel	w14, w14, wzr, eq  // eq = none
  405778:	cbnz	w14, 405798 <ferror@plt+0x3b38>
  40577c:	mov	w1, #0x14                  	// #20
  405780:	mov	x6, #0xffffffffffffffff    	// #-1
  405784:	orr	w0, w0, w1
  405788:	mov	x7, #0x1fffffffffffffff    	// #2305843009213693951
  40578c:	mov	x1, #0x7ffe                	// #32766
  405790:	b	4056b0 <ferror@plt+0x3a50>
  405794:	cbnz	x14, 40577c <ferror@plt+0x3b1c>
  405798:	mov	w1, #0x14                  	// #20
  40579c:	and	x11, x8, #0xff
  4057a0:	orr	w0, w0, w1
  4057a4:	mov	x2, #0x0                   	// #0
  4057a8:	fmov	d0, x2
  4057ac:	lsl	x11, x11, #63
  4057b0:	orr	x3, x11, #0x7fff000000000000
  4057b4:	fmov	v0.d[1], x3
  4057b8:	str	q0, [sp, #16]
  4057bc:	bl	406260 <ferror@plt+0x4600>
  4057c0:	ldr	q0, [sp, #16]
  4057c4:	ldp	x29, x30, [sp], #48
  4057c8:	ret
  4057cc:	cbz	w0, 405934 <ferror@plt+0x3cd4>
  4057d0:	cbnz	x1, 405a98 <ferror@plt+0x3e38>
  4057d4:	orr	x1, x3, x4
  4057d8:	cbz	x1, 405cf4 <ferror@plt+0x4094>
  4057dc:	cmn	w0, #0x1
  4057e0:	b.eq	405e28 <ferror@plt+0x41c8>  // b.none
  4057e4:	mov	x1, #0x7fff                	// #32767
  4057e8:	mvn	w0, w0
  4057ec:	cmp	x12, x1
  4057f0:	b.ne	405aac <ferror@plt+0x3e4c>  // b.any
  4057f4:	orr	x0, x2, x10
  4057f8:	cbz	x0, 4055f8 <ferror@plt+0x3998>
  4057fc:	lsr	x0, x2, #50
  405800:	mov	x4, x10
  405804:	eor	x0, x0, #0x1
  405808:	mov	x3, x2
  40580c:	and	w0, w0, #0x1
  405810:	mov	x1, #0x7fff                	// #32767
  405814:	nop
  405818:	mov	x2, #0x7fff                	// #32767
  40581c:	extr	x6, x3, x4, #3
  405820:	lsr	x7, x3, #3
  405824:	cmp	x1, x2
  405828:	b.ne	4056b0 <ferror@plt+0x3a50>  // b.any
  40582c:	orr	x1, x7, x6
  405830:	cbz	x1, 405eac <ferror@plt+0x424c>
  405834:	orr	x7, x7, #0x800000000000
  405838:	mov	w1, #0x7fff                	// #32767
  40583c:	and	x7, x7, #0xffffffffffff
  405840:	b	405580 <ferror@plt+0x3920>
  405844:	mov	w0, #0x10                  	// #16
  405848:	cbz	x14, 405854 <ferror@plt+0x3bf4>
  40584c:	adds	x4, x4, #0x8
  405850:	cinc	x3, x3, cs  // cs = hs, nlast
  405854:	and	x2, x3, #0x8000000000000
  405858:	cbz	w5, 405560 <ferror@plt+0x3900>
  40585c:	orr	w0, w0, #0x8
  405860:	b	405560 <ferror@plt+0x3900>
  405864:	mov	w0, #0x10                  	// #16
  405868:	cbnz	x14, 405854 <ferror@plt+0x3bf4>
  40586c:	b	40584c <ferror@plt+0x3bec>
  405870:	and	x2, x4, #0xf
  405874:	mov	w0, #0x10                  	// #16
  405878:	cmp	x2, #0x4
  40587c:	b.eq	405854 <ferror@plt+0x3bf4>  // b.none
  405880:	adds	x4, x4, #0x4
  405884:	cinc	x3, x3, cs  // cs = hs, nlast
  405888:	b	405854 <ferror@plt+0x3bf4>
  40588c:	mov	x4, x6
  405890:	and	x3, x3, #0xfff7ffffffffffff
  405894:	sub	x1, x1, x2
  405898:	orr	x7, x4, x3
  40589c:	and	x0, x4, #0x7
  4058a0:	mov	w5, #0x0                   	// #0
  4058a4:	cbz	x1, 4056a0 <ferror@plt+0x3a40>
  4058a8:	b	405534 <ferror@plt+0x38d4>
  4058ac:	clz	x3, x4
  4058b0:	add	w0, w3, #0x34
  4058b4:	cmp	w0, #0x3f
  4058b8:	b.le	4054c8 <ferror@plt+0x3868>
  4058bc:	sub	w3, w3, #0xc
  4058c0:	lsl	x3, x4, x3
  4058c4:	b	4054dc <ferror@plt+0x387c>
  4058c8:	orr	x0, x3, x4
  4058cc:	cbz	x0, 4055f8 <ferror@plt+0x3998>
  4058d0:	lsr	x0, x3, #50
  4058d4:	mov	x1, #0x7fff                	// #32767
  4058d8:	eor	x0, x0, #0x1
  4058dc:	and	w0, w0, #0x1
  4058e0:	b	405818 <ferror@plt+0x3bb8>
  4058e4:	orr	x2, x2, x10
  4058e8:	cmp	x2, #0x0
  4058ec:	cset	x5, ne  // ne = any
  4058f0:	b	4054ac <ferror@plt+0x384c>
  4058f4:	mov	x0, #0x7fff                	// #32767
  4058f8:	cmp	x1, x0
  4058fc:	b.ne	405690 <ferror@plt+0x3a30>  // b.any
  405900:	orr	x0, x3, x4
  405904:	cbnz	x0, 4058d0 <ferror@plt+0x3c70>
  405908:	mov	x6, #0x0                   	// #0
  40590c:	mov	x7, #0x0                   	// #0
  405910:	mov	w0, #0x0                   	// #0
  405914:	b	40582c <ferror@plt+0x3bcc>
  405918:	and	x2, x3, #0x8000000000000
  40591c:	mov	w0, #0x0                   	// #0
  405920:	cbz	w5, 405560 <ferror@plt+0x3900>
  405924:	mov	w0, #0x0                   	// #0
  405928:	tbz	w13, #11, 405560 <ferror@plt+0x3900>
  40592c:	orr	w0, w0, #0x8
  405930:	b	405560 <ferror@plt+0x3900>
  405934:	add	x7, x1, #0x1
  405938:	tst	x7, #0x7ffe
  40593c:	b.ne	405b24 <ferror@plt+0x3ec4>  // b.any
  405940:	orr	x11, x3, x4
  405944:	cbnz	x1, 405ccc <ferror@plt+0x406c>
  405948:	orr	x7, x2, x10
  40594c:	cbz	x11, 405d24 <ferror@plt+0x40c4>
  405950:	cbz	x7, 405c54 <ferror@plt+0x3ff4>
  405954:	adds	x4, x4, x10
  405958:	adc	x3, x2, x3
  40595c:	tbz	x3, #51, 4056fc <ferror@plt+0x3a9c>
  405960:	and	x3, x3, #0xfff7ffffffffffff
  405964:	and	x0, x4, #0x7
  405968:	mov	w5, #0x0                   	// #0
  40596c:	mov	x1, #0x1                   	// #1
  405970:	b	405534 <ferror@plt+0x38d4>
  405974:	subs	x9, x4, x10
  405978:	cmp	x4, x10
  40597c:	sbc	x6, x3, x2
  405980:	tbnz	x6, #51, 405b80 <ferror@plt+0x3f20>
  405984:	orr	x7, x9, x6
  405988:	cbnz	x7, 405c60 <ferror@plt+0x4000>
  40598c:	and	x13, x13, #0xc00000
  405990:	mov	x6, #0x0                   	// #0
  405994:	cmp	x13, #0x800, lsl #12
  405998:	mov	x1, #0x0                   	// #0
  40599c:	cset	w8, eq  // eq = none
  4059a0:	b	4056b0 <ferror@plt+0x3a50>
  4059a4:	mov	x1, #0x7fff                	// #32767
  4059a8:	neg	w0, w0
  4059ac:	orr	x3, x3, #0x8000000000000
  4059b0:	cmp	x12, x1
  4059b4:	b.eq	4055e8 <ferror@plt+0x3988>  // b.none
  4059b8:	cmp	w0, #0x74
  4059bc:	b.gt	405a74 <ferror@plt+0x3e14>
  4059c0:	cmp	w0, #0x3f
  4059c4:	b.gt	405c78 <ferror@plt+0x4018>
  4059c8:	mov	w1, #0x40                  	// #64
  4059cc:	sub	w1, w1, w0
  4059d0:	lsr	x6, x4, x0
  4059d4:	lsl	x4, x4, x1
  4059d8:	cmp	x4, #0x0
  4059dc:	lsl	x4, x3, x1
  4059e0:	cset	x1, ne  // ne = any
  4059e4:	orr	x4, x4, x6
  4059e8:	lsr	x0, x3, x0
  4059ec:	orr	x4, x4, x1
  4059f0:	sub	x2, x2, x0
  4059f4:	b	405a80 <ferror@plt+0x3e20>
  4059f8:	orr	x2, x2, x10
  4059fc:	cmp	x2, #0x0
  405a00:	cset	x0, ne  // ne = any
  405a04:	adds	x4, x0, x4
  405a08:	cinc	x3, x3, cs  // cs = hs, nlast
  405a0c:	b	405728 <ferror@plt+0x3ac8>
  405a10:	mov	w2, #0x80                  	// #128
  405a14:	sub	w2, w2, w0
  405a18:	cmp	w0, #0x40
  405a1c:	sub	w4, w1, #0x3f
  405a20:	lsl	x0, x3, x2
  405a24:	orr	x0, x6, x0
  405a28:	csel	x6, x0, x6, ne  // ne = any
  405a2c:	lsr	x4, x3, x4
  405a30:	cmp	x6, #0x0
  405a34:	mov	x3, #0x0                   	// #0
  405a38:	cset	x0, ne  // ne = any
  405a3c:	orr	x4, x0, x4
  405a40:	mov	x7, x4
  405a44:	b	405524 <ferror@plt+0x38c4>
  405a48:	mov	w6, #0x80                  	// #128
  405a4c:	sub	w6, w6, w0
  405a50:	subs	w0, w0, #0x40
  405a54:	lsl	x6, x2, x6
  405a58:	orr	x6, x10, x6
  405a5c:	csel	x10, x6, x10, ne  // ne = any
  405a60:	lsr	x2, x2, x0
  405a64:	cmp	x10, #0x0
  405a68:	cset	x5, ne  // ne = any
  405a6c:	orr	x5, x5, x2
  405a70:	b	4054ac <ferror@plt+0x384c>
  405a74:	orr	x3, x3, x4
  405a78:	cmp	x3, #0x0
  405a7c:	cset	x4, ne  // ne = any
  405a80:	subs	x4, x10, x4
  405a84:	mov	w8, w5
  405a88:	sbc	x3, x2, xzr
  405a8c:	mov	x1, x12
  405a90:	mov	x14, x15
  405a94:	b	4054b4 <ferror@plt+0x3854>
  405a98:	mov	x1, #0x7fff                	// #32767
  405a9c:	neg	w0, w0
  405aa0:	orr	x3, x3, #0x8000000000000
  405aa4:	cmp	x12, x1
  405aa8:	b.eq	4057f4 <ferror@plt+0x3b94>  // b.none
  405aac:	cmp	w0, #0x74
  405ab0:	b.gt	405c68 <ferror@plt+0x4008>
  405ab4:	cmp	w0, #0x3f
  405ab8:	b.gt	405d30 <ferror@plt+0x40d0>
  405abc:	mov	w1, #0x40                  	// #64
  405ac0:	sub	w1, w1, w0
  405ac4:	lsr	x5, x4, x0
  405ac8:	lsl	x4, x4, x1
  405acc:	cmp	x4, #0x0
  405ad0:	lsl	x4, x3, x1
  405ad4:	cset	x1, ne  // ne = any
  405ad8:	orr	x4, x4, x5
  405adc:	lsr	x0, x3, x0
  405ae0:	orr	x4, x4, x1
  405ae4:	add	x2, x2, x0
  405ae8:	adds	x4, x4, x10
  405aec:	mov	x1, x12
  405af0:	cinc	x3, x2, cs  // cs = hs, nlast
  405af4:	b	405728 <ferror@plt+0x3ac8>
  405af8:	mov	w5, #0x80                  	// #128
  405afc:	sub	w5, w5, w0
  405b00:	subs	w0, w0, #0x40
  405b04:	lsl	x5, x2, x5
  405b08:	orr	x5, x10, x5
  405b0c:	csel	x10, x5, x10, ne  // ne = any
  405b10:	lsr	x2, x2, x0
  405b14:	cmp	x10, #0x0
  405b18:	cset	x0, ne  // ne = any
  405b1c:	orr	x0, x0, x2
  405b20:	b	405a04 <ferror@plt+0x3da4>
  405b24:	mov	x0, #0x7fff                	// #32767
  405b28:	cmp	x7, x0
  405b2c:	b.eq	405bf4 <ferror@plt+0x3f94>  // b.none
  405b30:	adds	x4, x4, x10
  405b34:	mov	x1, x7
  405b38:	adc	x3, x2, x3
  405b3c:	mov	w5, #0x0                   	// #0
  405b40:	ubfx	x0, x4, #1, #3
  405b44:	extr	x4, x3, x4, #1
  405b48:	lsr	x3, x3, #1
  405b4c:	b	405534 <ferror@plt+0x38d4>
  405b50:	mov	x13, #0x7fff                	// #32767
  405b54:	cmp	x1, x13
  405b58:	b.eq	405b98 <ferror@plt+0x3f38>  // b.none
  405b5c:	cmp	x12, x13
  405b60:	b.eq	405d90 <ferror@plt+0x4130>  // b.none
  405b64:	cbnz	x11, 405bb0 <ferror@plt+0x3f50>
  405b68:	cbnz	x7, 405da0 <ferror@plt+0x4140>
  405b6c:	mov	w8, #0x0                   	// #0
  405b70:	mov	x6, #0xffffffffffffffff    	// #-1
  405b74:	mov	x7, #0xffffffffffff        	// #281474976710655
  405b78:	mov	w0, #0x1                   	// #1
  405b7c:	b	405834 <ferror@plt+0x3bd4>
  405b80:	cmp	x10, x4
  405b84:	mov	w8, w5
  405b88:	sbc	x6, x2, x3
  405b8c:	sub	x4, x10, x4
  405b90:	mov	x14, x15
  405b94:	b	4054bc <ferror@plt+0x385c>
  405b98:	cbz	x11, 405d88 <ferror@plt+0x4128>
  405b9c:	lsr	x0, x3, #50
  405ba0:	cmp	x12, x1
  405ba4:	eor	x0, x0, #0x1
  405ba8:	and	w0, w0, #0x1
  405bac:	b.eq	405d90 <ferror@plt+0x4130>  // b.none
  405bb0:	cbz	x7, 405810 <ferror@plt+0x3bb0>
  405bb4:	bfi	x6, x3, #61, #3
  405bb8:	lsr	x7, x3, #3
  405bbc:	tbz	x3, #50, 405bd8 <ferror@plt+0x3f78>
  405bc0:	lsr	x1, x2, #3
  405bc4:	tbnz	x2, #50, 405bd8 <ferror@plt+0x3f78>
  405bc8:	mov	x6, x9
  405bcc:	mov	w8, w5
  405bd0:	bfi	x6, x2, #61, #3
  405bd4:	mov	x7, x1
  405bd8:	extr	x7, x7, x6, #61
  405bdc:	bfi	x6, x7, #61, #3
  405be0:	lsr	x7, x7, #3
  405be4:	b	40582c <ferror@plt+0x3bcc>
  405be8:	subs	x4, x4, x10
  405bec:	sbc	x3, x3, x2
  405bf0:	b	4054b4 <ferror@plt+0x3854>
  405bf4:	ands	x2, x13, #0xc00000
  405bf8:	b.eq	405ca4 <ferror@plt+0x4044>  // b.none
  405bfc:	cmp	x2, #0x400, lsl #12
  405c00:	eor	w0, w8, #0x1
  405c04:	cset	w1, eq  // eq = none
  405c08:	tst	w1, w0
  405c0c:	b.ne	405e64 <ferror@plt+0x4204>  // b.any
  405c10:	cmp	x2, #0x800, lsl #12
  405c14:	b.eq	405dc4 <ferror@plt+0x4164>  // b.none
  405c18:	cmp	x2, #0x400, lsl #12
  405c1c:	mov	w0, #0x14                  	// #20
  405c20:	b.ne	405760 <ferror@plt+0x3b00>  // b.any
  405c24:	mov	x3, #0xffffffffffffffff    	// #-1
  405c28:	mov	x1, #0x7ffe                	// #32766
  405c2c:	mov	x4, x3
  405c30:	mov	w5, #0x0                   	// #0
  405c34:	mov	w0, #0x14                  	// #20
  405c38:	cbnz	x14, 405854 <ferror@plt+0x3bf4>
  405c3c:	b	40584c <ferror@plt+0x3bec>
  405c40:	cbz	x7, 405d10 <ferror@plt+0x40b0>
  405c44:	mov	w8, w5
  405c48:	mov	x3, x2
  405c4c:	mov	x4, x10
  405c50:	mov	x14, x15
  405c54:	mov	x1, #0x0                   	// #0
  405c58:	mov	x2, #0x0                   	// #0
  405c5c:	b	405924 <ferror@plt+0x3cc4>
  405c60:	mov	x4, x9
  405c64:	b	4054bc <ferror@plt+0x385c>
  405c68:	orr	x3, x3, x4
  405c6c:	cmp	x3, #0x0
  405c70:	cset	x4, ne  // ne = any
  405c74:	b	405ae8 <ferror@plt+0x3e88>
  405c78:	mov	w1, #0x80                  	// #128
  405c7c:	sub	w1, w1, w0
  405c80:	subs	w0, w0, #0x40
  405c84:	lsl	x1, x3, x1
  405c88:	orr	x1, x4, x1
  405c8c:	csel	x4, x1, x4, ne  // ne = any
  405c90:	lsr	x3, x3, x0
  405c94:	cmp	x4, #0x0
  405c98:	cset	x4, ne  // ne = any
  405c9c:	orr	x4, x4, x3
  405ca0:	b	405a80 <ferror@plt+0x3e20>
  405ca4:	mov	w0, #0x14                  	// #20
  405ca8:	b	4057a4 <ferror@plt+0x3b44>
  405cac:	lsr	x0, x2, #50
  405cb0:	mov	w8, w5
  405cb4:	eor	x0, x0, #0x1
  405cb8:	mov	x4, x10
  405cbc:	and	w0, w0, #0x1
  405cc0:	mov	x3, x2
  405cc4:	mov	x1, #0x7fff                	// #32767
  405cc8:	b	405818 <ferror@plt+0x3bb8>
  405ccc:	mov	x7, #0x7fff                	// #32767
  405cd0:	cmp	x1, x7
  405cd4:	b.eq	405de0 <ferror@plt+0x4180>  // b.none
  405cd8:	cmp	x12, x7
  405cdc:	b.eq	405e50 <ferror@plt+0x41f0>  // b.none
  405ce0:	cbnz	x11, 405df8 <ferror@plt+0x4198>
  405ce4:	mov	x3, x2
  405ce8:	mov	x4, x10
  405cec:	mov	x1, #0x7fff                	// #32767
  405cf0:	b	405818 <ferror@plt+0x3bb8>
  405cf4:	mov	x0, #0x7fff                	// #32767
  405cf8:	cmp	x12, x0
  405cfc:	b.eq	405e38 <ferror@plt+0x41d8>  // b.none
  405d00:	mov	x3, x2
  405d04:	mov	x4, x10
  405d08:	mov	x1, x12
  405d0c:	b	405690 <ferror@plt+0x3a30>
  405d10:	and	x13, x13, #0xc00000
  405d14:	mov	x6, #0x0                   	// #0
  405d18:	cmp	x13, #0x800, lsl #12
  405d1c:	cset	w8, eq  // eq = none
  405d20:	b	4056b0 <ferror@plt+0x3a50>
  405d24:	mov	x3, x2
  405d28:	mov	x4, x10
  405d2c:	b	405524 <ferror@plt+0x38c4>
  405d30:	mov	w1, #0x80                  	// #128
  405d34:	sub	w1, w1, w0
  405d38:	subs	w0, w0, #0x40
  405d3c:	lsl	x1, x3, x1
  405d40:	orr	x1, x4, x1
  405d44:	csel	x4, x1, x4, ne  // ne = any
  405d48:	lsr	x3, x3, x0
  405d4c:	cmp	x4, #0x0
  405d50:	cset	x4, ne  // ne = any
  405d54:	orr	x4, x4, x3
  405d58:	b	405ae8 <ferror@plt+0x3e88>
  405d5c:	cmp	x10, x4
  405d60:	mov	w8, w5
  405d64:	sbc	x3, x2, x3
  405d68:	sub	x4, x10, x4
  405d6c:	mov	x1, x12
  405d70:	mov	x14, x15
  405d74:	b	4054b4 <ferror@plt+0x3854>
  405d78:	orr	x0, x2, x10
  405d7c:	cbnz	x0, 405cac <ferror@plt+0x404c>
  405d80:	mov	w8, w5
  405d84:	b	405908 <ferror@plt+0x3ca8>
  405d88:	cmp	x12, x1
  405d8c:	b.ne	405b68 <ferror@plt+0x3f08>  // b.any
  405d90:	cbz	x7, 405e44 <ferror@plt+0x41e4>
  405d94:	tst	x2, #0x4000000000000
  405d98:	csinc	w0, w0, wzr, ne  // ne = any
  405d9c:	cbnz	x11, 405bb4 <ferror@plt+0x3f54>
  405da0:	mov	w8, w5
  405da4:	b	405ce4 <ferror@plt+0x4084>
  405da8:	orr	x7, x9, x6
  405dac:	cbz	x7, 405d10 <ferror@plt+0x40b0>
  405db0:	mov	x3, x6
  405db4:	and	x0, x9, #0x7
  405db8:	mov	x4, x9
  405dbc:	mov	w5, #0x1                   	// #1
  405dc0:	b	405534 <ferror@plt+0x38d4>
  405dc4:	cbnz	x11, 405e70 <ferror@plt+0x4210>
  405dc8:	mov	x3, #0xffffffffffffffff    	// #-1
  405dcc:	mov	w8, #0x0                   	// #0
  405dd0:	mov	x4, x3
  405dd4:	mov	x1, #0x7ffe                	// #32766
  405dd8:	mov	w0, #0x14                  	// #20
  405ddc:	b	405564 <ferror@plt+0x3904>
  405de0:	cbz	x11, 405e7c <ferror@plt+0x421c>
  405de4:	lsr	x0, x3, #50
  405de8:	cmp	x12, x1
  405dec:	eor	x0, x0, #0x1
  405df0:	and	w0, w0, #0x1
  405df4:	b.eq	405e9c <ferror@plt+0x423c>  // b.none
  405df8:	orr	x10, x2, x10
  405dfc:	cbz	x10, 405810 <ferror@plt+0x3bb0>
  405e00:	bfi	x6, x3, #61, #3
  405e04:	lsr	x7, x3, #3
  405e08:	tbz	x3, #50, 405bd8 <ferror@plt+0x3f78>
  405e0c:	lsr	x1, x2, #3
  405e10:	tbnz	x2, #50, 405bd8 <ferror@plt+0x3f78>
  405e14:	and	x6, x9, #0x1fffffffffffffff
  405e18:	mov	w8, w5
  405e1c:	orr	x6, x6, x2, lsl #61
  405e20:	mov	x7, x1
  405e24:	b	405bd8 <ferror@plt+0x3f78>
  405e28:	adds	x4, x4, x10
  405e2c:	mov	x1, x12
  405e30:	adc	x3, x2, x3
  405e34:	b	405728 <ferror@plt+0x3ac8>
  405e38:	orr	x0, x2, x10
  405e3c:	cbz	x0, 405908 <ferror@plt+0x3ca8>
  405e40:	b	4057fc <ferror@plt+0x3b9c>
  405e44:	cbz	x11, 405b6c <ferror@plt+0x3f0c>
  405e48:	mov	x1, #0x7fff                	// #32767
  405e4c:	b	405818 <ferror@plt+0x3bb8>
  405e50:	orr	x1, x2, x10
  405e54:	cbnz	x1, 405e8c <ferror@plt+0x422c>
  405e58:	cbz	x11, 405908 <ferror@plt+0x3ca8>
  405e5c:	mov	x1, #0x7fff                	// #32767
  405e60:	b	405818 <ferror@plt+0x3bb8>
  405e64:	mov	w0, #0x14                  	// #20
  405e68:	mov	x11, #0x0                   	// #0
  405e6c:	b	4057a4 <ferror@plt+0x3b44>
  405e70:	mov	w0, #0x14                  	// #20
  405e74:	mov	x11, #0x1                   	// #1
  405e78:	b	4057a4 <ferror@plt+0x3b44>
  405e7c:	cmp	x12, x1
  405e80:	b.ne	405ce4 <ferror@plt+0x4084>  // b.any
  405e84:	orr	x1, x2, x10
  405e88:	cbz	x1, 405908 <ferror@plt+0x3ca8>
  405e8c:	tst	x2, #0x4000000000000
  405e90:	csinc	w0, w0, wzr, ne  // ne = any
  405e94:	cbnz	x11, 405e00 <ferror@plt+0x41a0>
  405e98:	b	405ce4 <ferror@plt+0x4084>
  405e9c:	orr	x1, x2, x10
  405ea0:	cbnz	x1, 405e8c <ferror@plt+0x422c>
  405ea4:	mov	x1, #0x7fff                	// #32767
  405ea8:	b	405818 <ferror@plt+0x3bb8>
  405eac:	mov	x6, #0x0                   	// #0
  405eb0:	mov	w1, #0x7fff                	// #32767
  405eb4:	mov	x7, #0x0                   	// #0
  405eb8:	b	405580 <ferror@plt+0x3920>
  405ebc:	nop
  405ec0:	cmp	w0, #0x0
  405ec4:	cbz	w0, 405f10 <ferror@plt+0x42b0>
  405ec8:	cneg	w1, w0, lt  // lt = tstop
  405ecc:	mov	w4, #0x403e                	// #16446
  405ed0:	clz	x3, x1
  405ed4:	mov	w2, #0x402f                	// #16431
  405ed8:	sub	w4, w4, w3
  405edc:	lsr	w0, w0, #31
  405ee0:	sub	w2, w2, w4
  405ee4:	mov	x3, #0x0                   	// #0
  405ee8:	and	w4, w4, #0x7fff
  405eec:	lsl	x1, x1, x2
  405ef0:	and	x1, x1, #0xffffffffffff
  405ef4:	orr	w0, w4, w0, lsl #15
  405ef8:	mov	x2, #0x0                   	// #0
  405efc:	bfxil	x3, x1, #0, #48
  405f00:	fmov	d0, x2
  405f04:	bfi	x3, x0, #48, #16
  405f08:	fmov	v0.d[1], x3
  405f0c:	ret
  405f10:	mov	w4, #0x0                   	// #0
  405f14:	mov	x1, #0x0                   	// #0
  405f18:	mov	w0, #0x0                   	// #0
  405f1c:	mov	x3, #0x0                   	// #0
  405f20:	orr	w0, w4, w0, lsl #15
  405f24:	bfxil	x3, x1, #0, #48
  405f28:	mov	x2, #0x0                   	// #0
  405f2c:	fmov	d0, x2
  405f30:	bfi	x3, x0, #48, #16
  405f34:	fmov	v0.d[1], x3
  405f38:	ret
  405f3c:	nop
  405f40:	stp	x29, x30, [sp, #-48]!
  405f44:	mov	x29, sp
  405f48:	str	x19, [sp, #16]
  405f4c:	str	q0, [sp, #32]
  405f50:	ldp	x3, x0, [sp, #32]
  405f54:	mrs	x6, fpcr
  405f58:	ubfx	x2, x0, #48, #15
  405f5c:	lsr	x4, x0, #63
  405f60:	add	x1, x2, #0x1
  405f64:	ubfiz	x0, x0, #3, #48
  405f68:	tst	x1, #0x7ffe
  405f6c:	and	w4, w4, #0xff
  405f70:	orr	x0, x0, x3, lsr #61
  405f74:	lsl	x5, x3, #3
  405f78:	b.eq	405ff8 <ferror@plt+0x4398>  // b.none
  405f7c:	mov	x1, #0xffffffffffffc400    	// #-15360
  405f80:	add	x2, x2, x1
  405f84:	cmp	x2, #0x7fe
  405f88:	b.le	406060 <ferror@plt+0x4400>
  405f8c:	ands	x0, x6, #0xc00000
  405f90:	b.eq	4060f8 <ferror@plt+0x4498>  // b.none
  405f94:	cmp	x0, #0x400, lsl #12
  405f98:	b.eq	406218 <ferror@plt+0x45b8>  // b.none
  405f9c:	cmp	x0, #0x800, lsl #12
  405fa0:	csel	w7, w4, wzr, eq  // eq = none
  405fa4:	cbnz	w7, 4060f8 <ferror@plt+0x4498>
  405fa8:	mov	w0, #0x14                  	// #20
  405fac:	mov	x1, #0xffffffffffffffff    	// #-1
  405fb0:	mov	x2, #0x7fe                 	// #2046
  405fb4:	b.ne	4060a4 <ferror@plt+0x4444>  // b.any
  405fb8:	cmp	w4, #0x0
  405fbc:	add	x3, x1, #0x8
  405fc0:	csel	x1, x3, x1, ne  // ne = any
  405fc4:	and	x3, x1, #0x80000000000000
  405fc8:	cbnz	w7, 4060ac <ferror@plt+0x444c>
  405fcc:	cbnz	x3, 4060b4 <ferror@plt+0x4454>
  405fd0:	lsr	x1, x1, #3
  405fd4:	and	w3, w2, #0x7ff
  405fd8:	and	x4, x4, #0xff
  405fdc:	bfi	x1, x3, #52, #12
  405fe0:	orr	x19, x1, x4, lsl #63
  405fe4:	bl	406260 <ferror@plt+0x4600>
  405fe8:	fmov	d0, x19
  405fec:	ldr	x19, [sp, #16]
  405ff0:	ldp	x29, x30, [sp], #48
  405ff4:	ret
  405ff8:	orr	x1, x0, x5
  405ffc:	cbnz	x2, 406014 <ferror@plt+0x43b4>
  406000:	cbnz	x1, 4060d0 <ferror@plt+0x4470>
  406004:	mov	w2, #0x0                   	// #0
  406008:	mov	w0, #0x0                   	// #0
  40600c:	mov	x1, #0x0                   	// #0
  406010:	b	406040 <ferror@plt+0x43e0>
  406014:	cbz	x1, 406108 <ferror@plt+0x44a8>
  406018:	mov	x3, #0x7fff                	// #32767
  40601c:	extr	x1, x0, x5, #60
  406020:	lsr	x0, x0, #50
  406024:	cmp	x2, x3
  406028:	lsr	x1, x1, #3
  40602c:	eor	w0, w0, #0x1
  406030:	orr	x1, x1, #0x8000000000000
  406034:	csel	w0, w0, wzr, eq  // eq = none
  406038:	mov	w2, #0x7ff                 	// #2047
  40603c:	nop
  406040:	and	x4, x4, #0xff
  406044:	bfi	x1, x2, #52, #12
  406048:	orr	x19, x1, x4, lsl #63
  40604c:	cbnz	w0, 405fe4 <ferror@plt+0x4384>
  406050:	fmov	d0, x19
  406054:	ldr	x19, [sp, #16]
  406058:	ldp	x29, x30, [sp], #48
  40605c:	ret
  406060:	cmp	x2, #0x0
  406064:	b.le	406118 <ferror@plt+0x44b8>
  406068:	cmp	xzr, x3, lsl #7
  40606c:	mov	w7, #0x0                   	// #0
  406070:	cset	x1, ne  // ne = any
  406074:	orr	x5, x1, x5, lsr #60
  406078:	orr	x1, x5, x0, lsl #4
  40607c:	mov	w0, #0x0                   	// #0
  406080:	tst	x5, #0x7
  406084:	b.eq	4061d0 <ferror@plt+0x4570>  // b.none
  406088:	and	x3, x6, #0xc00000
  40608c:	cmp	x3, #0x400, lsl #12
  406090:	b.eq	4060e8 <ferror@plt+0x4488>  // b.none
  406094:	cmp	x3, #0x800, lsl #12
  406098:	mov	w0, #0x10                  	// #16
  40609c:	b.eq	405fb8 <ferror@plt+0x4358>  // b.none
  4060a0:	cbz	x3, 4061dc <ferror@plt+0x457c>
  4060a4:	and	x3, x1, #0x80000000000000
  4060a8:	cbz	w7, 4060b0 <ferror@plt+0x4450>
  4060ac:	orr	w0, w0, #0x8
  4060b0:	cbz	x3, 4061d0 <ferror@plt+0x4570>
  4060b4:	cmp	x2, #0x7fe
  4060b8:	add	x2, x2, #0x1
  4060bc:	b.eq	406178 <ferror@plt+0x4518>  // b.none
  4060c0:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  4060c4:	and	w2, w2, #0x7ff
  4060c8:	and	x1, x3, x1, lsr #3
  4060cc:	b	406040 <ferror@plt+0x43e0>
  4060d0:	and	x3, x6, #0xc00000
  4060d4:	mov	w7, #0x1                   	// #1
  4060d8:	cmp	x3, #0x400, lsl #12
  4060dc:	mov	x2, #0x0                   	// #0
  4060e0:	mov	x1, #0x1                   	// #1
  4060e4:	b.ne	406094 <ferror@plt+0x4434>  // b.any
  4060e8:	cbnz	w4, 4060f0 <ferror@plt+0x4490>
  4060ec:	add	x1, x1, #0x8
  4060f0:	mov	w0, #0x10                  	// #16
  4060f4:	b	405fc4 <ferror@plt+0x4364>
  4060f8:	mov	w2, #0x7ff                 	// #2047
  4060fc:	mov	w0, #0x14                  	// #20
  406100:	mov	x1, #0x0                   	// #0
  406104:	b	406040 <ferror@plt+0x43e0>
  406108:	mov	w2, #0x7ff                 	// #2047
  40610c:	mov	w0, #0x0                   	// #0
  406110:	mov	x1, #0x0                   	// #0
  406114:	b	406040 <ferror@plt+0x43e0>
  406118:	cmn	x2, #0x34
  40611c:	b.lt	4060d0 <ferror@plt+0x4470>  // b.tstop
  406120:	mov	x3, #0x3d                  	// #61
  406124:	sub	x7, x3, x2
  406128:	orr	x0, x0, #0x8000000000000
  40612c:	cmp	x7, #0x3f
  406130:	b.le	4061f0 <ferror@plt+0x4590>
  406134:	add	w1, w2, #0x43
  406138:	cmp	x7, #0x40
  40613c:	mov	w3, #0xfffffffd            	// #-3
  406140:	sub	w2, w3, w2
  406144:	lsl	x1, x0, x1
  406148:	orr	x1, x5, x1
  40614c:	csel	x5, x1, x5, ne  // ne = any
  406150:	lsr	x0, x0, x2
  406154:	cmp	x5, #0x0
  406158:	cset	x1, ne  // ne = any
  40615c:	orr	x1, x1, x0
  406160:	cmp	x1, #0x0
  406164:	cset	w7, ne  // ne = any
  406168:	tst	x1, #0x7
  40616c:	b.eq	4061b4 <ferror@plt+0x4554>  // b.none
  406170:	mov	x2, #0x0                   	// #0
  406174:	b	406088 <ferror@plt+0x4428>
  406178:	mov	w3, w2
  40617c:	ands	x1, x6, #0xc00000
  406180:	b.eq	4061a8 <ferror@plt+0x4548>  // b.none
  406184:	cmp	x1, #0x400, lsl #12
  406188:	b.eq	406230 <ferror@plt+0x45d0>  // b.none
  40618c:	cmp	x1, #0x800, lsl #12
  406190:	mov	w5, #0x7fe                 	// #2046
  406194:	csel	w1, w4, wzr, eq  // eq = none
  406198:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  40619c:	cmp	w1, #0x0
  4061a0:	csel	w3, w3, w5, ne  // ne = any
  4061a4:	csel	x1, xzr, x2, ne  // ne = any
  4061a8:	mov	w2, #0x14                  	// #20
  4061ac:	orr	w0, w0, w2
  4061b0:	b	405fd8 <ferror@plt+0x4378>
  4061b4:	and	x3, x1, #0x80000000000000
  4061b8:	cbnz	x1, 406248 <ferror@plt+0x45e8>
  4061bc:	nop
  4061c0:	mov	w0, #0x0                   	// #0
  4061c4:	mov	x2, #0x1                   	// #1
  4061c8:	cbnz	x3, 4060c0 <ferror@plt+0x4460>
  4061cc:	mov	x2, #0x0                   	// #0
  4061d0:	and	w2, w2, #0x7ff
  4061d4:	lsr	x1, x1, #3
  4061d8:	b	406040 <ferror@plt+0x43e0>
  4061dc:	and	x3, x1, #0xf
  4061e0:	cmp	x3, #0x4
  4061e4:	add	x3, x1, #0x4
  4061e8:	csel	x1, x3, x1, ne  // ne = any
  4061ec:	b	405fc4 <ferror@plt+0x4364>
  4061f0:	add	w1, w2, #0x3
  4061f4:	sub	w2, w3, w2
  4061f8:	lsl	x3, x5, x1
  4061fc:	cmp	x3, #0x0
  406200:	cset	x3, ne  // ne = any
  406204:	lsr	x2, x5, x2
  406208:	orr	x2, x2, x3
  40620c:	lsl	x0, x0, x1
  406210:	orr	x1, x0, x2
  406214:	b	406160 <ferror@plt+0x4500>
  406218:	cbz	w4, 4060f8 <ferror@plt+0x4498>
  40621c:	mov	w7, #0x0                   	// #0
  406220:	mov	w0, #0x14                  	// #20
  406224:	mov	x2, #0x7fe                 	// #2046
  406228:	mov	x1, #0xffffffffffffffff    	// #-1
  40622c:	b	405fc4 <ferror@plt+0x4364>
  406230:	cmp	w4, #0x0
  406234:	mov	w1, #0x7fe                 	// #2046
  406238:	csel	w3, w2, w1, eq  // eq = none
  40623c:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  406240:	csel	x1, xzr, x2, eq  // eq = none
  406244:	b	4061a8 <ferror@plt+0x4548>
  406248:	tbz	w6, #11, 4061c0 <ferror@plt+0x4560>
  40624c:	mov	w0, #0x0                   	// #0
  406250:	mov	x2, #0x0                   	// #0
  406254:	orr	w0, w0, #0x8
  406258:	b	4060b0 <ferror@plt+0x4450>
  40625c:	nop
  406260:	tbz	w0, #0, 406270 <ferror@plt+0x4610>
  406264:	movi	v1.2s, #0x0
  406268:	fdiv	s0, s1, s1
  40626c:	mrs	x1, fpsr
  406270:	tbz	w0, #1, 406284 <ferror@plt+0x4624>
  406274:	fmov	s1, #1.000000000000000000e+00
  406278:	movi	v2.2s, #0x0
  40627c:	fdiv	s0, s1, s2
  406280:	mrs	x1, fpsr
  406284:	tbz	w0, #2, 4062a4 <ferror@plt+0x4644>
  406288:	mov	w2, #0xc5ae                	// #50606
  40628c:	mov	w1, #0x7f7fffff            	// #2139095039
  406290:	movk	w2, #0x749d, lsl #16
  406294:	fmov	s1, w1
  406298:	fmov	s2, w2
  40629c:	fadd	s0, s1, s2
  4062a0:	mrs	x1, fpsr
  4062a4:	tbz	w0, #3, 4062b4 <ferror@plt+0x4654>
  4062a8:	movi	v1.2s, #0x80, lsl #16
  4062ac:	fmul	s0, s1, s1
  4062b0:	mrs	x1, fpsr
  4062b4:	tbz	w0, #4, 4062cc <ferror@plt+0x466c>
  4062b8:	mov	w0, #0x7f7fffff            	// #2139095039
  4062bc:	fmov	s2, #1.000000000000000000e+00
  4062c0:	fmov	s1, w0
  4062c4:	fsub	s0, s1, s2
  4062c8:	mrs	x0, fpsr
  4062cc:	ret
  4062d0:	stp	x29, x30, [sp, #-64]!
  4062d4:	mov	x29, sp
  4062d8:	stp	x19, x20, [sp, #16]
  4062dc:	adrp	x20, 416000 <ferror@plt+0x143a0>
  4062e0:	add	x20, x20, #0xdd0
  4062e4:	stp	x21, x22, [sp, #32]
  4062e8:	adrp	x21, 416000 <ferror@plt+0x143a0>
  4062ec:	add	x21, x21, #0xdc8
  4062f0:	sub	x20, x20, x21
  4062f4:	mov	w22, w0
  4062f8:	stp	x23, x24, [sp, #48]
  4062fc:	mov	x23, x1
  406300:	mov	x24, x2
  406304:	bl	4017e0 <memcpy@plt-0x40>
  406308:	cmp	xzr, x20, asr #3
  40630c:	b.eq	406338 <ferror@plt+0x46d8>  // b.none
  406310:	asr	x20, x20, #3
  406314:	mov	x19, #0x0                   	// #0
  406318:	ldr	x3, [x21, x19, lsl #3]
  40631c:	mov	x2, x24
  406320:	add	x19, x19, #0x1
  406324:	mov	x1, x23
  406328:	mov	w0, w22
  40632c:	blr	x3
  406330:	cmp	x20, x19
  406334:	b.ne	406318 <ferror@plt+0x46b8>  // b.any
  406338:	ldp	x19, x20, [sp, #16]
  40633c:	ldp	x21, x22, [sp, #32]
  406340:	ldp	x23, x24, [sp, #48]
  406344:	ldp	x29, x30, [sp], #64
  406348:	ret
  40634c:	nop
  406350:	ret
  406354:	nop
  406358:	adrp	x2, 417000 <ferror@plt+0x153a0>
  40635c:	mov	x1, #0x0                   	// #0
  406360:	ldr	x2, [x2, #560]
  406364:	b	4018d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406368 <.fini>:
  406368:	stp	x29, x30, [sp, #-16]!
  40636c:	mov	x29, sp
  406370:	ldp	x29, x30, [sp], #16
  406374:	ret
