$date
	Fri Oct 25 12:47:49 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module w4_TB $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$scope module ms1 $end
$var wire 1 " D $end
$var wire 1 $ _c $end
$var wire 1 # clk $end
$var wire 1 % w3 $end
$var wire 1 & w2 $end
$var wire 1 ' w1 $end
$var wire 1 ! Q $end
$scope module master $end
$var wire 1 " D $end
$var wire 1 ( _D $end
$var wire 1 $ en $end
$var wire 1 ) w1 $end
$var wire 1 * w2 $end
$var wire 1 & _Q $end
$var wire 1 ' Q $end
$scope module sr1 $end
$var wire 1 ' Q $end
$var wire 1 * R $end
$var wire 1 ) S $end
$var wire 1 & _Q $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 ' D $end
$var wire 1 + _D $end
$var wire 1 # en $end
$var wire 1 , w1 $end
$var wire 1 - w2 $end
$var wire 1 % _Q $end
$var wire 1 ! Q $end
$scope module sr1 $end
$var wire 1 ! Q $end
$var wire 1 - R $end
$var wire 1 , S $end
$var wire 1 % _Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
0#
0"
x!
$end
#50
1(
#100
1$
1-
1,
1)
#200
0*
#300
1&
#400
0'
#450
1+
#1000
1"
1#
#1050
0(
#1100
0)
0$
0-
#1150
1*
#1200
1'
1)
1%
#1250
0+
#1300
0&
0,
0'
0!
#1350
1+
1-
#1400
1'
1!
1&
1,
#1450
0+
0-
#1500
0&
0,
0'
0!
#1550
1+
1-
#1600
1'
1!
1&
1,
#1650
0+
0-
#1700
0&
0,
0'
0!
#1750
1+
1-
#1800
1'
1!
1&
1,
#1850
0+
0-
#1900
0&
0,
0'
0!
#1950
1+
1-
#2000
1'
1!
1&
1,
0#
#2050
0+
#2100
0&
0%
0'
0!
1$
#2150
1+
#2200
1'
1!
1&
1%
0)
#2250
0+
#2300
0&
0%
0!
#2400
1!
1%
#2500
0%
0!
#2600
1!
1%
#2700
0%
0!
#2800
1!
1%
#2900
0%
0!
#3000
1!
1%
1#
#3100
0%
0!
0$
0,
#3200
1%
1)
1!
0"
#3250
1(
#3300
0%
#4000
0#
#4100
1$
1,
#4200
0*
#4300
1&
#4400
0'
#4450
1+
#5000
1#
#5100
0$
0-
#5200
1*
1%
#5300
0!
#6000
0#
#6100
1$
1-
#6200
0*
#8000
