5 c 0 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd func5.vcd -o func5.cdd -v func5.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" func5.v 10 41 1
2 1 14 8000c 0 3d 5002 0 0 1 26 2 $u0
1 a 12 830004 1 0 0 0 1 25 2
1 b 12 830007 1 0 0 0 1 25 2
4 1 1 0 0
3 1 main.$u0 "main.$u0" func5.v 0 19 1
2 2 15 50008 0 0 21000 0 0 1 16 0
2 3 15 10001 0 1 1400 0 0 1 9 a
2 4 15 10008 0 37 2 2 3
2 5 16 f0013 0 0 21000 0 0 2 16 0
2 6 16 f0013 0 47 0 5 0 foo_func.sel
2 7 16 50015 0 3a 5000 0 6 1 26 2 foo_func
2 8 16 10001 0 1 1400 0 0 1 9 b
2 9 16 10015 0 37 2 7 8
2 10 17 f0013 0 0 21000 0 0 2 16 0
2 11 17 f0013 0 47 0 10 0 foo_func.sel
2 12 17 50015 0 3a 5000 0 11 1 26 2 foo_func
2 13 17 10001 0 1 1400 0 0 1 9 b
2 14 17 10015 0 37 2 12 13
2 15 18 c000c 0 1 1000 0 0 1 9 b
2 16 18 80008 0 1 1400 0 0 1 9 a
2 17 18 8000c 0 37 2 15 16
4 17 0 0 0
4 14 0 17 17
4 9 0 14 14
4 4 11 9 9
3 1 main.$u1 "main.$u1" func5.v 0 28 1
3 2 main.foo_func "main.foo_func" func5.v 30 39 1
2 18 32 20006 0 3d 5802 0 0 1 26 2 $u2
1 foo_func 30 850009 1 0 0 0 1 25 2
1 sel 31 80000e 1 0 1 0 2 25 a
4 18 11 0 0
3 1 main.foo_func.$u2 "main.foo_func.$u2" func5.v 0 38 1
2 19 34 6000a 0 0 21800 0 0 2 20 1
2 20 33 a000c 0 1 1802 0 0 2 9 sel
2 21 34 0 0 2d 1802 19 20 1 26 2
2 22 35 6000a 0 0 21800 0 0 2 20 4
2 23 35 0 0 2d 1802 22 20 1 26 2
2 24 36 0 0 30 1802 0 0 1 26 2
2 25 35 1a001d 0 0 21800 0 0 1 20 1
2 26 35 f0016 0 1 1c00 0 0 1 9 foo_func
2 27 35 f001d 0 37 802 25 26
2 28 34 1a001d 0 0 21800 0 0 1 16 0
2 29 34 f0016 0 1 1c00 0 0 1 9 foo_func
2 30 34 f001d 0 37 802 28 29
4 24 0 0 0
4 27 0 0 0
4 23 0 27 24
4 30 0 0 0
4 21 11 30 23
