

================================================================
== Vitis HLS Report for 'maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10'
================================================================
* Date:           Mon Oct 28 11:01:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxpool_CIF_0_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.178 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_171_10  |       33|       33|         3|          1|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.73>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ch = alloca i32 1" [maxPool_2.cpp:171]   --->   Operation 6 'alloca' 'ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln171 = store i6 0, i6 %ch" [maxPool_2.cpp:171]   --->   Operation 17 'store' 'store_ln171' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc106"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ch_1 = load i6 %ch" [maxPool_2.cpp:171]   --->   Operation 19 'load' 'ch_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.82ns)   --->   "%icmp_ln171 = icmp_eq  i6 %ch_1, i6 32" [maxPool_2.cpp:171]   --->   Operation 20 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.82ns)   --->   "%add_ln171 = add i6 %ch_1, i6 1" [maxPool_2.cpp:171]   --->   Operation 21 'add' 'add_ln171' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.inc106.split, void %for.inc109.exitStub" [maxPool_2.cpp:171]   --->   Operation 22 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i6 %ch_1" [maxPool_2.cpp:171]   --->   Operation 23 'zext' 'zext_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 24 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 25 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 26 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 27 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_4_addr = getelementptr i32 %buf_4, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 28 'getelementptr' 'buf_4_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_5_addr = getelementptr i32 %buf_5, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 29 'getelementptr' 'buf_5_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf_6_addr = getelementptr i32 %buf_6, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 30 'getelementptr' 'buf_6_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_7_addr = getelementptr i32 %buf_7, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 31 'getelementptr' 'buf_7_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%buf_load = load i5 %buf_addr" [maxPool_2.cpp:178]   --->   Operation 32 'load' 'buf_load' <Predicate = (!icmp_ln171 & tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%buf_1_load = load i5 %buf_1_addr" [maxPool_2.cpp:178]   --->   Operation 33 'load' 'buf_1_load' <Predicate = (!icmp_ln171 & tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%buf_2_load = load i5 %buf_2_addr" [maxPool_2.cpp:178]   --->   Operation 34 'load' 'buf_2_load' <Predicate = (!icmp_ln171 & tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%buf_3_load = load i5 %buf_3_addr" [maxPool_2.cpp:178]   --->   Operation 35 'load' 'buf_3_load' <Predicate = (!icmp_ln171 & tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%buf_4_load = load i5 %buf_4_addr" [maxPool_2.cpp:178]   --->   Operation 36 'load' 'buf_4_load' <Predicate = (!icmp_ln171 & tmp == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%buf_5_load = load i5 %buf_5_addr" [maxPool_2.cpp:178]   --->   Operation 37 'load' 'buf_5_load' <Predicate = (!icmp_ln171 & tmp == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%buf_6_load = load i5 %buf_6_addr" [maxPool_2.cpp:178]   --->   Operation 38 'load' 'buf_6_load' <Predicate = (!icmp_ln171 & tmp == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%buf_7_load = load i5 %buf_7_addr" [maxPool_2.cpp:178]   --->   Operation 39 'load' 'buf_7_load' <Predicate = (!icmp_ln171 & tmp == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 40 'getelementptr' 'acc_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%acc_load = load i5 %acc_addr" [maxPool_2.cpp:178]   --->   Operation 41 'load' 'acc_load' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 42 [1/1] (1.87ns)   --->   "%switch_ln178 = switch i3 %tmp, void %arrayidx973.case.7, i3 0, void %arrayidx973.case.0, i3 1, void %arrayidx973.case.1, i3 2, void %arrayidx973.case.2, i3 3, void %arrayidx973.case.3, i3 4, void %arrayidx973.case.4, i3 5, void %arrayidx973.case.5, i3 6, void %arrayidx973.case.6" [maxPool_2.cpp:178]   --->   Operation 42 'switch' 'switch_ln178' <Predicate = (!icmp_ln171)> <Delay = 1.87>
ST_1 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln179 = store i32 0, i5 %acc_addr" [maxPool_2.cpp:179]   --->   Operation 43 'store' 'store_ln179' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln171 = store i6 %add_ln171, i6 %ch" [maxPool_2.cpp:171]   --->   Operation 44 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.inc106" [maxPool_2.cpp:171]   --->   Operation 45 'br' 'br_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.17>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln172 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [maxPool_2.cpp:172]   --->   Operation 46 'specpipeline' 'specpipeline_ln172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln171 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [maxPool_2.cpp:171]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [maxPool_2.cpp:171]   --->   Operation 48 'specloopname' 'specloopname_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%buf_load = load i5 %buf_addr" [maxPool_2.cpp:178]   --->   Operation 49 'load' 'buf_load' <Predicate = (tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 50 [1/2] (2.32ns)   --->   "%buf_1_load = load i5 %buf_1_addr" [maxPool_2.cpp:178]   --->   Operation 50 'load' 'buf_1_load' <Predicate = (tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 51 [1/2] (2.32ns)   --->   "%buf_2_load = load i5 %buf_2_addr" [maxPool_2.cpp:178]   --->   Operation 51 'load' 'buf_2_load' <Predicate = (tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 52 [1/2] (2.32ns)   --->   "%buf_3_load = load i5 %buf_3_addr" [maxPool_2.cpp:178]   --->   Operation 52 'load' 'buf_3_load' <Predicate = (tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 53 [1/2] (2.32ns)   --->   "%buf_4_load = load i5 %buf_4_addr" [maxPool_2.cpp:178]   --->   Operation 53 'load' 'buf_4_load' <Predicate = (tmp == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 54 [1/2] (2.32ns)   --->   "%buf_5_load = load i5 %buf_5_addr" [maxPool_2.cpp:178]   --->   Operation 54 'load' 'buf_5_load' <Predicate = (tmp == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 55 [1/2] (2.32ns)   --->   "%buf_6_load = load i5 %buf_6_addr" [maxPool_2.cpp:178]   --->   Operation 55 'load' 'buf_6_load' <Predicate = (tmp == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 56 [1/2] (2.32ns)   --->   "%buf_7_load = load i5 %buf_7_addr" [maxPool_2.cpp:178]   --->   Operation 56 'load' 'buf_7_load' <Predicate = (tmp == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 57 [1/1] (2.30ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %buf_load, i3 1, i32 %buf_1_load, i3 2, i32 %buf_2_load, i3 3, i32 %buf_3_load, i3 4, i32 %buf_4_load, i3 5, i32 %buf_5_load, i3 6, i32 %buf_6_load, i3 7, i32 %buf_7_load, i32 0, i3 %tmp" [maxPool_2.cpp:178]   --->   Operation 57 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 2.30> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/2] (2.32ns)   --->   "%acc_load = load i5 %acc_addr" [maxPool_2.cpp:178]   --->   Operation 58 'load' 'acc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 59 [1/1] (2.55ns)   --->   "%add_ln178 = add i32 %acc_load, i32 %tmp_1" [maxPool_2.cpp:178]   --->   Operation 59 'add' 'add_ln178' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i5 %buf_6_addr" [maxPool_2.cpp:178]   --->   Operation 60 'store' 'store_ln178' <Predicate = (tmp == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_2.cpp:178]   --->   Operation 61 'br' 'br_ln178' <Predicate = (tmp == 6)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i5 %buf_5_addr" [maxPool_2.cpp:178]   --->   Operation 62 'store' 'store_ln178' <Predicate = (tmp == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_2.cpp:178]   --->   Operation 63 'br' 'br_ln178' <Predicate = (tmp == 5)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i5 %buf_4_addr" [maxPool_2.cpp:178]   --->   Operation 64 'store' 'store_ln178' <Predicate = (tmp == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_2.cpp:178]   --->   Operation 65 'br' 'br_ln178' <Predicate = (tmp == 4)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i5 %buf_3_addr" [maxPool_2.cpp:178]   --->   Operation 66 'store' 'store_ln178' <Predicate = (tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_2.cpp:178]   --->   Operation 67 'br' 'br_ln178' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i5 %buf_2_addr" [maxPool_2.cpp:178]   --->   Operation 68 'store' 'store_ln178' <Predicate = (tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_2.cpp:178]   --->   Operation 69 'br' 'br_ln178' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i5 %buf_1_addr" [maxPool_2.cpp:178]   --->   Operation 70 'store' 'store_ln178' <Predicate = (tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_2.cpp:178]   --->   Operation 71 'br' 'br_ln178' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i5 %buf_addr" [maxPool_2.cpp:178]   --->   Operation 72 'store' 'store_ln178' <Predicate = (tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_2.cpp:178]   --->   Operation 73 'br' 'br_ln178' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i5 %buf_7_addr" [maxPool_2.cpp:178]   --->   Operation 74 'store' 'store_ln178' <Predicate = (tmp == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_2.cpp:178]   --->   Operation 75 'br' 'br_ln178' <Predicate = (tmp == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.735ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln171', maxPool_2.cpp:171) of constant 0 on local variable 'ch', maxPool_2.cpp:171 [22]  (1.588 ns)
	'load' operation 6 bit ('ch', maxPool_2.cpp:171) on local variable 'ch', maxPool_2.cpp:171 [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln171', maxPool_2.cpp:171) [26]  (1.825 ns)
	'store' operation 0 bit ('store_ln179', maxPool_2.cpp:179) of constant 0 on array 'acc' [80]  (2.322 ns)

 <State 2>: 7.178ns
The critical path consists of the following:
	'load' operation 32 bit ('buf_load', maxPool_2.cpp:178) on array 'buf_r' [42]  (2.322 ns)
	'sparsemux' operation 32 bit ('tmp_1', maxPool_2.cpp:178) [50]  (2.304 ns)
	'add' operation 32 bit ('add_ln178', maxPool_2.cpp:178) [53]  (2.552 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln178', maxPool_2.cpp:178) of variable 'add_ln178', maxPool_2.cpp:178 on array 'buf_4' [62]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
