\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply}{\section{intel\-:\-:hexl\-:\-:fpga\-:\-:F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply Struct Reference}
\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply}\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}}
}


Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply}{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply} Stores the multiplication blob of objects to be transfered to the F\-P\-G\-A.  




{\ttfamily \#include $<$fpga.\-h$>$}

Inheritance diagram for intel\-:\-:hexl\-:\-:fpga\-:\-:F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a2246da0a69a18053fe76d8d5b07a3b14}{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply} (const cl\-\_\-context \&context, uint64\-\_\-t coeff\-\_\-size, uint32\-\_\-t modulus\-\_\-size, uint64\-\_\-t batch\-\_\-size)
\item 
\hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_adba71553a77b8e2dea74e6c33fde39f5}{$\sim$\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply} ()
\item 
\hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_ab107ff5c684b94d5416d184f6e308f9b}{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply} (const \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply}{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply} \&)=delete
\item 
\hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply}{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply} \& \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a1be9ab40f69d59dd1c12e9f2ef41b334}{operator=} (const \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply}{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply} \&)=delete
\item 
void \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_aa4f825403efabeffbf3c9eee6cf0ecb1}{fill\-\_\-in\-\_\-data} (const std\-::vector$<$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object} $\ast$ $>$ \&objs) override
\item 
void \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a2a95c53a7a8bcca57da535a5ad6e7692}{fill\-\_\-out\-\_\-data} (uint64\-\_\-t $\ast$results) override
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint64\-\_\-t $\ast$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a0b6fe933fcb78eefa5296400044bfb72}{operand1\-\_\-in\-\_\-svm\-\_\-}
\item 
uint64\-\_\-t $\ast$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a9ea681f4c0135059114239ee3159fe7c}{operand2\-\_\-in\-\_\-svm\-\_\-}
\item 
\hyperlink{structintel_1_1hexl_1_1fpga_1_1moduli__info__t}{moduli\-\_\-info\-\_\-t} $\ast$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a4e248c4090cb01ca4f4a4a927f3a5ee0}{moduli\-\_\-info\-\_\-}
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_addc32ca18fbc7359effd95d67a50c561}{n\-\_\-}
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a1050f5eda0ca0d101a44ba609a1cfed7}{n\-\_\-moduli\-\_\-}
\item 
cl\-\_\-mem \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a1a0d9e75b852a481bc7c6676854b3bcc}{operands\-\_\-in\-\_\-ddr\-\_\-}
\item 
cl\-\_\-mem \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a5e4758ba8ce2f59c59c214783b85c9c4}{results\-\_\-out\-\_\-ddr\-\_\-}
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}
Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply}{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply} Stores the multiplication blob of objects to be transfered to the F\-P\-G\-A. 

fill\-\_\-in\-\_\-data 
\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em vector} & of objects  fill\-\_\-out\-\_\-data \\
\hline
 & {\em results} & vector containing the result of the multiplication\\
\hline
\end{DoxyParams}
operand1\-\_\-in\-\_\-svm\-\_\- First operand for the multiplication operand2\-\_\-in\-\_\-svm\-\_\- Second operand for the multiplication moduli\-\_\-info\-\_\- structure containing information about the moduli n\-\_\- polynomial size n\-\_\-moduli number of moduli operands\-\_\-in\-\_\-ddr\-\_\- pointer to operands in D\-D\-R memory results\-\_\-out\-\_\-ddr\-\_\- pointer to multiplication results in D\-D\-R 

\subsection{Constructor \& Destructor Documentation}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a2246da0a69a18053fe76d8d5b07a3b14}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}!F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}}
\index{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}!intel::hexl::fpga::FPGAObject_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}]{\setlength{\rightskip}{0pt plus 5cm}intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply (
\begin{DoxyParamCaption}
\item[{const cl\-\_\-context \&}]{context, }
\item[{uint64\-\_\-t}]{coeff\-\_\-size, }
\item[{uint32\-\_\-t}]{modulus\-\_\-size, }
\item[{uint64\-\_\-t}]{batch\-\_\-size}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [explicit]}}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a2246da0a69a18053fe76d8d5b07a3b14}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_adba71553a77b8e2dea74e6c33fde39f5}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}!$\sim$\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{$\sim$\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}}
\index{$\sim$\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{$\sim$\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}!intel::hexl::fpga::FPGAObject_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{$\sim$\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}]{\setlength{\rightskip}{0pt plus 5cm}intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply\-::$\sim$\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_adba71553a77b8e2dea74e6c33fde39f5}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_ab107ff5c684b94d5416d184f6e308f9b}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}!F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}}
\index{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}!intel::hexl::fpga::FPGAObject_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}]{\setlength{\rightskip}{0pt plus 5cm}intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply (
\begin{DoxyParamCaption}
\item[{const {\bf F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply} \&}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [delete]}}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_ab107ff5c684b94d5416d184f6e308f9b}


\subsection{Member Function Documentation}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_aa4f825403efabeffbf3c9eee6cf0ecb1}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}!fill\-\_\-in\-\_\-data@{fill\-\_\-in\-\_\-data}}
\index{fill\-\_\-in\-\_\-data@{fill\-\_\-in\-\_\-data}!intel::hexl::fpga::FPGAObject_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{fill\-\_\-in\-\_\-data}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply\-::fill\-\_\-in\-\_\-data (
\begin{DoxyParamCaption}
\item[{const std\-::vector$<$ {\bf Object} $\ast$ $>$ \&}]{objs}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_aa4f825403efabeffbf3c9eee6cf0ecb1}


Implements \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject_abd665113bfb3b0e7a33e09078f01ae43}{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}.

\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a2a95c53a7a8bcca57da535a5ad6e7692}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}!fill\-\_\-out\-\_\-data@{fill\-\_\-out\-\_\-data}}
\index{fill\-\_\-out\-\_\-data@{fill\-\_\-out\-\_\-data}!intel::hexl::fpga::FPGAObject_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{fill\-\_\-out\-\_\-data}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply\-::fill\-\_\-out\-\_\-data (
\begin{DoxyParamCaption}
\item[{uint64\-\_\-t $\ast$}]{results}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a2a95c53a7a8bcca57da535a5ad6e7692}


Implements \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a954c4c75077a7c406f6c81517ea7bb04}{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}.

\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a1be9ab40f69d59dd1c12e9f2ef41b334}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}!operator=@{operator=}}
\index{operator=@{operator=}!intel::hexl::fpga::FPGAObject_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{operator=}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}\& intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply\-::operator= (
\begin{DoxyParamCaption}
\item[{const {\bf F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply} \&}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [delete]}}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a1be9ab40f69d59dd1c12e9f2ef41b334}


\subsection{Member Data Documentation}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a4e248c4090cb01ca4f4a4a927f3a5ee0}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}!moduli\-\_\-info\-\_\-@{moduli\-\_\-info\-\_\-}}
\index{moduli\-\_\-info\-\_\-@{moduli\-\_\-info\-\_\-}!intel::hexl::fpga::FPGAObject_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{moduli\-\_\-info\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}{\bf moduli\-\_\-info\-\_\-t}$\ast$ intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply\-::moduli\-\_\-info\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a4e248c4090cb01ca4f4a4a927f3a5ee0}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_addc32ca18fbc7359effd95d67a50c561}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}!n\-\_\-@{n\-\_\-}}
\index{n\-\_\-@{n\-\_\-}!intel::hexl::fpga::FPGAObject_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{n\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply\-::n\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_addc32ca18fbc7359effd95d67a50c561}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a1050f5eda0ca0d101a44ba609a1cfed7}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}!n\-\_\-moduli\-\_\-@{n\-\_\-moduli\-\_\-}}
\index{n\-\_\-moduli\-\_\-@{n\-\_\-moduli\-\_\-}!intel::hexl::fpga::FPGAObject_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{n\-\_\-moduli\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply\-::n\-\_\-moduli\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a1050f5eda0ca0d101a44ba609a1cfed7}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a0b6fe933fcb78eefa5296400044bfb72}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}!operand1\-\_\-in\-\_\-svm\-\_\-@{operand1\-\_\-in\-\_\-svm\-\_\-}}
\index{operand1\-\_\-in\-\_\-svm\-\_\-@{operand1\-\_\-in\-\_\-svm\-\_\-}!intel::hexl::fpga::FPGAObject_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{operand1\-\_\-in\-\_\-svm\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t$\ast$ intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply\-::operand1\-\_\-in\-\_\-svm\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a0b6fe933fcb78eefa5296400044bfb72}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a9ea681f4c0135059114239ee3159fe7c}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}!operand2\-\_\-in\-\_\-svm\-\_\-@{operand2\-\_\-in\-\_\-svm\-\_\-}}
\index{operand2\-\_\-in\-\_\-svm\-\_\-@{operand2\-\_\-in\-\_\-svm\-\_\-}!intel::hexl::fpga::FPGAObject_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{operand2\-\_\-in\-\_\-svm\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t$\ast$ intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply\-::operand2\-\_\-in\-\_\-svm\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a9ea681f4c0135059114239ee3159fe7c}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a1a0d9e75b852a481bc7c6676854b3bcc}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}!operands\-\_\-in\-\_\-ddr\-\_\-@{operands\-\_\-in\-\_\-ddr\-\_\-}}
\index{operands\-\_\-in\-\_\-ddr\-\_\-@{operands\-\_\-in\-\_\-ddr\-\_\-}!intel::hexl::fpga::FPGAObject_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{operands\-\_\-in\-\_\-ddr\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}cl\-\_\-mem intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply\-::operands\-\_\-in\-\_\-ddr\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a1a0d9e75b852a481bc7c6676854b3bcc}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a5e4758ba8ce2f59c59c214783b85c9c4}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}!results\-\_\-out\-\_\-ddr\-\_\-@{results\-\_\-out\-\_\-ddr\-\_\-}}
\index{results\-\_\-out\-\_\-ddr\-\_\-@{results\-\_\-out\-\_\-ddr\-\_\-}!intel::hexl::fpga::FPGAObject_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{results\-\_\-out\-\_\-ddr\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}cl\-\_\-mem intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply\-::results\-\_\-out\-\_\-ddr\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a5e4758ba8ce2f59c59c214783b85c9c4}


The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{fpga_8h}{fpga.\-h}\end{DoxyCompactItemize}
