{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 22:37:26 2024 " "Info: Processing started: Thu Mar 28 22:37:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off microprogram_calculate -c microprogram_calculate --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off microprogram_calculate -c microprogram_calculate --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR2 " "Info: Assuming node \"CPR2\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 264 496 664 280 "CPR2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR0 " "Info: Assuming node \"CPR0\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 216 496 664 232 "CPR0" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR1 " "Info: Assuming node \"CPR1\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 240 496 664 256 "CPR1" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst8 " "Info: Detected gated clock \"inst8\" as buffer" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst7 " "Info: Detected gated clock \"inst7\" as buffer" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 312 832 896 360 "inst7" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 448.03 MHz 2.232 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 448.03 MHz between source register \"register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst\" (period= 2.232 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.064 ns + Longest register register " "Info: + Longest register to register delay is 2.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X30_Y12_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y12_N5; Fanout = 2; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.225 ns) 0.532 ns ALU_parallel_8b:inst3\|74181:inst\|43 2 COMB LCCOMB_X30_Y12_N8 3 " "Info: 2: + IC(0.307 ns) + CELL(0.225 ns) = 0.532 ns; Loc. = LCCOMB_X30_Y12_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|43'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 ALU_parallel_8b:inst3|74181:inst|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.225 ns) 1.074 ns ALU_parallel_8b:inst3\|74181:inst\|75~302 3 COMB LCCOMB_X31_Y12_N0 3 " "Info: 3: + IC(0.317 ns) + CELL(0.225 ns) = 1.074 ns; Loc. = LCCOMB_X31_Y12_N0; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|75~302'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { ALU_parallel_8b:inst3|74181:inst|43 ALU_parallel_8b:inst3|74181:inst|75~302 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 1.350 ns ALU_parallel_8b:inst3\|74182:inst2\|31~83 4 COMB LCCOMB_X31_Y12_N20 3 " "Info: 4: + IC(0.223 ns) + CELL(0.053 ns) = 1.350 ns; Loc. = LCCOMB_X31_Y12_N20; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { ALU_parallel_8b:inst3|74181:inst|75~302 ALU_parallel_8b:inst3|74182:inst2|31~83 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 1.630 ns ALU_parallel_8b:inst3\|74181:inst1\|75~99 5 COMB LCCOMB_X31_Y12_N30 2 " "Info: 5: + IC(0.227 ns) + CELL(0.053 ns) = 1.630 ns; Loc. = LCCOMB_X31_Y12_N30; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|75~99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { ALU_parallel_8b:inst3|74182:inst2|31~83 ALU_parallel_8b:inst3|74181:inst1|75~99 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 1.909 ns ALU_parallel_8b:inst3\|74181:inst1\|77 6 COMB LCCOMB_X31_Y12_N4 1 " "Info: 6: + IC(0.226 ns) + CELL(0.053 ns) = 1.909 ns; Loc. = LCCOMB_X31_Y12_N4; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { ALU_parallel_8b:inst3|74181:inst1|75~99 ALU_parallel_8b:inst3|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.064 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 7 REG LCFF_X31_Y12_N5 1 " "Info: 7: + IC(0.000 ns) + CELL(0.155 ns) = 2.064 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 1; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ALU_parallel_8b:inst3|74181:inst1|77 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.764 ns ( 37.02 % ) " "Info: Total cell delay = 0.764 ns ( 37.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 62.98 % ) " "Info: Total interconnect delay = 1.300 ns ( 62.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 ALU_parallel_8b:inst3|74181:inst|43 ALU_parallel_8b:inst3|74181:inst|75~302 ALU_parallel_8b:inst3|74182:inst2|31~83 ALU_parallel_8b:inst3|74181:inst1|75~99 ALU_parallel_8b:inst3|74181:inst1|77 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.064 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 {} ALU_parallel_8b:inst3|74181:inst|43 {} ALU_parallel_8b:inst3|74181:inst|75~302 {} ALU_parallel_8b:inst3|74182:inst2|31~83 {} ALU_parallel_8b:inst3|74181:inst1|75~99 {} ALU_parallel_8b:inst3|74181:inst1|77 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.307ns 0.317ns 0.223ns 0.227ns 0.226ns 0.000ns } { 0.000ns 0.225ns 0.225ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.016 ns - Smallest " "Info: - Smallest clock skew is 0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.747 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 5.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.272 ns) 2.938 ns inst9 2 COMB LCCOMB_X18_Y19_N0 1 " "Info: 2: + IC(1.812 ns) + CELL(0.272 ns) = 2.938 ns; Loc. = LCCOMB_X18_Y19_N0; Fanout = 1; COMB Node = 'inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { CLK inst9 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.000 ns) 4.472 ns inst9~clkctrl 3 COMB CLKCTRL_G15 8 " "Info: 3: + IC(1.534 ns) + CELL(0.000 ns) = 4.472 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 5.747 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X31_Y12_N5 1 " "Info: 4: + IC(0.657 ns) + CELL(0.618 ns) = 5.747 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 1; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.744 ns ( 30.35 % ) " "Info: Total cell delay = 1.744 ns ( 30.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.003 ns ( 69.65 % ) " "Info: Total interconnect delay = 4.003 ns ( 69.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.747 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.812ns 1.534ns 0.657ns } { 0.000ns 0.854ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.731 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 5.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.272 ns) 2.932 ns inst8 2 COMB LCCOMB_X18_Y19_N24 1 " "Info: 2: + IC(1.806 ns) + CELL(0.272 ns) = 2.932 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 1; COMB Node = 'inst8'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { CLK inst8 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.000 ns) 4.449 ns inst8~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(1.517 ns) + CELL(0.000 ns) = 4.449 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 5.731 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X30_Y12_N5 2 " "Info: 4: + IC(0.664 ns) + CELL(0.618 ns) = 5.731 ns; Loc. = LCFF_X30_Y12_N5; Fanout = 2; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.744 ns ( 30.43 % ) " "Info: Total cell delay = 1.744 ns ( 30.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.987 ns ( 69.57 % ) " "Info: Total interconnect delay = 3.987 ns ( 69.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.731 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.731 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.806ns 1.517ns 0.664ns } { 0.000ns 0.854ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.747 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.812ns 1.534ns 0.657ns } { 0.000ns 0.854ns 0.272ns 0.000ns 0.618ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.731 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.731 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.806ns 1.517ns 0.664ns } { 0.000ns 0.854ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 ALU_parallel_8b:inst3|74181:inst|43 ALU_parallel_8b:inst3|74181:inst|75~302 ALU_parallel_8b:inst3|74182:inst2|31~83 ALU_parallel_8b:inst3|74181:inst1|75~99 ALU_parallel_8b:inst3|74181:inst1|77 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.064 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 {} ALU_parallel_8b:inst3|74181:inst|43 {} ALU_parallel_8b:inst3|74181:inst|75~302 {} ALU_parallel_8b:inst3|74182:inst2|31~83 {} ALU_parallel_8b:inst3|74181:inst1|75~99 {} ALU_parallel_8b:inst3|74181:inst1|77 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.307ns 0.317ns 0.223ns 0.227ns 0.226ns 0.000ns } { 0.000ns 0.225ns 0.225ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.747 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.812ns 1.534ns 0.657ns } { 0.000ns 0.854ns 0.272ns 0.000ns 0.618ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.731 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.731 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.806ns 1.517ns 0.664ns } { 0.000ns 0.854ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR2 " "Info: No valid register-to-register data paths exist for clock \"CPR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR0 " "Info: No valid register-to-register data paths exist for clock \"CPR0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR1 " "Info: No valid register-to-register data paths exist for clock \"CPR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst S2 CPR2 2.638 ns register " "Info: tsu for register \"register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst\" (data pin = \"S2\", clock pin = \"CPR2\") is 2.638 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.486 ns + Longest pin register " "Info: + Longest pin to register delay is 7.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns S2 1 PIN PIN_M20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 8; PIN Node = 'S2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 760 1112 1280 776 "S2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.599 ns) + CELL(0.366 ns) 5.829 ns ALU_parallel_8b:inst3\|74181:inst\|46~53 2 COMB LCCOMB_X31_Y12_N26 3 " "Info: 2: + IC(4.599 ns) + CELL(0.366 ns) = 5.829 ns; Loc. = LCCOMB_X31_Y12_N26; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|46~53'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.965 ns" { S2 ALU_parallel_8b:inst3|74181:inst|46~53 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.366 ns) 6.496 ns ALU_parallel_8b:inst3\|74181:inst\|75~302 3 COMB LCCOMB_X31_Y12_N0 3 " "Info: 3: + IC(0.301 ns) + CELL(0.366 ns) = 6.496 ns; Loc. = LCCOMB_X31_Y12_N0; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|75~302'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { ALU_parallel_8b:inst3|74181:inst|46~53 ALU_parallel_8b:inst3|74181:inst|75~302 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 6.772 ns ALU_parallel_8b:inst3\|74182:inst2\|31~83 4 COMB LCCOMB_X31_Y12_N20 3 " "Info: 4: + IC(0.223 ns) + CELL(0.053 ns) = 6.772 ns; Loc. = LCCOMB_X31_Y12_N20; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { ALU_parallel_8b:inst3|74181:inst|75~302 ALU_parallel_8b:inst3|74182:inst2|31~83 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 7.052 ns ALU_parallel_8b:inst3\|74181:inst1\|75~99 5 COMB LCCOMB_X31_Y12_N30 2 " "Info: 5: + IC(0.227 ns) + CELL(0.053 ns) = 7.052 ns; Loc. = LCCOMB_X31_Y12_N30; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|75~99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { ALU_parallel_8b:inst3|74182:inst2|31~83 ALU_parallel_8b:inst3|74181:inst1|75~99 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 7.331 ns ALU_parallel_8b:inst3\|74181:inst1\|77 6 COMB LCCOMB_X31_Y12_N4 1 " "Info: 6: + IC(0.226 ns) + CELL(0.053 ns) = 7.331 ns; Loc. = LCCOMB_X31_Y12_N4; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { ALU_parallel_8b:inst3|74181:inst1|75~99 ALU_parallel_8b:inst3|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.486 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 7 REG LCFF_X31_Y12_N5 1 " "Info: 7: + IC(0.000 ns) + CELL(0.155 ns) = 7.486 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 1; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ALU_parallel_8b:inst3|74181:inst1|77 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.910 ns ( 25.51 % ) " "Info: Total cell delay = 1.910 ns ( 25.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.576 ns ( 74.49 % ) " "Info: Total interconnect delay = 5.576 ns ( 74.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.486 ns" { S2 ALU_parallel_8b:inst3|74181:inst|46~53 ALU_parallel_8b:inst3|74181:inst|75~302 ALU_parallel_8b:inst3|74182:inst2|31~83 ALU_parallel_8b:inst3|74181:inst1|75~99 ALU_parallel_8b:inst3|74181:inst1|77 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.486 ns" { S2 {} S2~combout {} ALU_parallel_8b:inst3|74181:inst|46~53 {} ALU_parallel_8b:inst3|74181:inst|75~302 {} ALU_parallel_8b:inst3|74182:inst2|31~83 {} ALU_parallel_8b:inst3|74181:inst1|75~99 {} ALU_parallel_8b:inst3|74181:inst1|77 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 4.599ns 0.301ns 0.223ns 0.227ns 0.226ns 0.000ns } { 0.000ns 0.864ns 0.366ns 0.366ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR2 destination 4.938 ns - Shortest register " "Info: - Shortest clock path from clock \"CPR2\" to destination register is 4.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns CPR2 1 CLK PIN_K5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K5; Fanout = 1; CLK Node = 'CPR2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 264 496 664 280 "CPR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.154 ns) 2.129 ns inst9 2 COMB LCCOMB_X18_Y19_N0 1 " "Info: 2: + IC(1.175 ns) + CELL(0.154 ns) = 2.129 ns; Loc. = LCCOMB_X18_Y19_N0; Fanout = 1; COMB Node = 'inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { CPR2 inst9 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.000 ns) 3.663 ns inst9~clkctrl 3 COMB CLKCTRL_G15 8 " "Info: 3: + IC(1.534 ns) + CELL(0.000 ns) = 3.663 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 4.938 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X31_Y12_N5 1 " "Info: 4: + IC(0.657 ns) + CELL(0.618 ns) = 4.938 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 1; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.572 ns ( 31.83 % ) " "Info: Total cell delay = 1.572 ns ( 31.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.366 ns ( 68.17 % ) " "Info: Total interconnect delay = 3.366 ns ( 68.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { CPR2 inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { CPR2 {} CPR2~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.175ns 1.534ns 0.657ns } { 0.000ns 0.800ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.486 ns" { S2 ALU_parallel_8b:inst3|74181:inst|46~53 ALU_parallel_8b:inst3|74181:inst|75~302 ALU_parallel_8b:inst3|74182:inst2|31~83 ALU_parallel_8b:inst3|74181:inst1|75~99 ALU_parallel_8b:inst3|74181:inst1|77 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.486 ns" { S2 {} S2~combout {} ALU_parallel_8b:inst3|74181:inst|46~53 {} ALU_parallel_8b:inst3|74181:inst|75~302 {} ALU_parallel_8b:inst3|74182:inst2|31~83 {} ALU_parallel_8b:inst3|74181:inst1|75~99 {} ALU_parallel_8b:inst3|74181:inst1|77 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 4.599ns 0.301ns 0.223ns 0.227ns 0.226ns 0.000ns } { 0.000ns 0.864ns 0.366ns 0.366ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { CPR2 inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { CPR2 {} CPR2~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.175ns 1.534ns 0.657ns } { 0.000ns 0.800ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q4 register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst3 9.330 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q4\" through register \"register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst3\" is 9.330 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.747 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 5.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.272 ns) 2.938 ns inst9 2 COMB LCCOMB_X18_Y19_N0 1 " "Info: 2: + IC(1.812 ns) + CELL(0.272 ns) = 2.938 ns; Loc. = LCCOMB_X18_Y19_N0; Fanout = 1; COMB Node = 'inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { CLK inst9 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.000 ns) 4.472 ns inst9~clkctrl 3 COMB CLKCTRL_G15 8 " "Info: 3: + IC(1.534 ns) + CELL(0.000 ns) = 4.472 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 5.747 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst3 4 REG LCFF_X31_Y12_N29 1 " "Info: 4: + IC(0.657 ns) + CELL(0.618 ns) = 5.747 ns; Loc. = LCFF_X31_Y12_N29; Fanout = 1; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.744 ns ( 30.35 % ) " "Info: Total cell delay = 1.744 ns ( 30.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.003 ns ( 69.65 % ) " "Info: Total interconnect delay = 4.003 ns ( 69.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.747 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.812ns 1.534ns 0.657ns } { 0.000ns 0.854ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.489 ns + Longest register pin " "Info: + Longest register to pin delay is 3.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst3 1 REG LCFF_X31_Y12_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y12_N29; Fanout = 1; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(2.134 ns) 3.489 ns Q4 2 PIN PIN_K3 0 " "Info: 2: + IC(1.355 ns) + CELL(2.134 ns) = 3.489 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'Q4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.489 ns" { register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 Q4 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 280 1944 2120 296 "Q4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 61.16 % ) " "Info: Total cell delay = 2.134 ns ( 61.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.355 ns ( 38.84 % ) " "Info: Total interconnect delay = 1.355 ns ( 38.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.489 ns" { register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 Q4 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.489 ns" { register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 {} Q4 {} } { 0.000ns 1.355ns } { 0.000ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.747 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.812ns 1.534ns 0.657ns } { 0.000ns 0.854ns 0.272ns 0.000ns 0.618ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.489 ns" { register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 Q4 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.489 ns" { register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 {} Q4 {} } { 0.000ns 1.355ns } { 0.000ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK CPuIR 7.073 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"CPuIR\" is 7.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.075 ns) + CELL(2.144 ns) 7.073 ns CPuIR 2 PIN PIN_K21 0 " "Info: 2: + IC(4.075 ns) + CELL(2.144 ns) = 7.073 ns; Loc. = PIN_K21; Fanout = 0; PIN Node = 'CPuIR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { CLK CPuIR } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 864 648 824 880 "CPuIR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.998 ns ( 42.39 % ) " "Info: Total cell delay = 2.998 ns ( 42.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.075 ns ( 57.61 % ) " "Info: Total interconnect delay = 4.075 ns ( 57.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.073 ns" { CLK CPuIR } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.073 ns" { CLK {} CLK~combout {} CPuIR {} } { 0.000ns 0.000ns 4.075ns } { 0.000ns 0.854ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst3 M CLK 0.680 ns register " "Info: th for register \"register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst3\" (data pin = \"M\", clock pin = \"CLK\") is 0.680 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.747 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 5.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.272 ns) 2.938 ns inst9 2 COMB LCCOMB_X18_Y19_N0 1 " "Info: 2: + IC(1.812 ns) + CELL(0.272 ns) = 2.938 ns; Loc. = LCCOMB_X18_Y19_N0; Fanout = 1; COMB Node = 'inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { CLK inst9 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.000 ns) 4.472 ns inst9~clkctrl 3 COMB CLKCTRL_G15 8 " "Info: 3: + IC(1.534 ns) + CELL(0.000 ns) = 4.472 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 5.747 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst3 4 REG LCFF_X31_Y12_N29 1 " "Info: 4: + IC(0.657 ns) + CELL(0.618 ns) = 5.747 ns; Loc. = LCFF_X31_Y12_N29; Fanout = 1; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.744 ns ( 30.35 % ) " "Info: Total cell delay = 1.744 ns ( 30.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.003 ns ( 69.65 % ) " "Info: Total interconnect delay = 4.003 ns ( 69.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.747 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.812ns 1.534ns 0.657ns } { 0.000ns 0.854ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.216 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns M 1 PIN PIN_N4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 8; PIN Node = 'M'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 712 1112 1280 728 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.982 ns) + CELL(0.225 ns) 5.061 ns ALU_parallel_8b:inst3\|74181:inst1\|80 2 COMB LCCOMB_X31_Y12_N28 1 " "Info: 2: + IC(3.982 ns) + CELL(0.225 ns) = 5.061 ns; Loc. = LCCOMB_X31_Y12_N28; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|80'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { M ALU_parallel_8b:inst3|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.216 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst3 3 REG LCFF_X31_Y12_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.216 ns; Loc. = LCFF_X31_Y12_N29; Fanout = 1; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ALU_parallel_8b:inst3|74181:inst1|80 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.234 ns ( 23.66 % ) " "Info: Total cell delay = 1.234 ns ( 23.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.982 ns ( 76.34 % ) " "Info: Total interconnect delay = 3.982 ns ( 76.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { M ALU_parallel_8b:inst3|74181:inst1|80 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.216 ns" { M {} M~combout {} ALU_parallel_8b:inst3|74181:inst1|80 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 3.982ns 0.000ns } { 0.000ns 0.854ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.747 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.812ns 1.534ns 0.657ns } { 0.000ns 0.854ns 0.272ns 0.000ns 0.618ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { M ALU_parallel_8b:inst3|74181:inst1|80 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.216 ns" { M {} M~combout {} ALU_parallel_8b:inst3|74181:inst1|80 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 3.982ns 0.000ns } { 0.000ns 0.854ns 0.225ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 22:37:26 2024 " "Info: Processing ended: Thu Mar 28 22:37:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
