<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ns3plcdtest.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lcdtest.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lcdtest.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lcdtest.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lcdtest.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lcdtest.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lcdtest.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lcdtest.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lcdtest.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lcdtest.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lcdtest.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lcdtest.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lcdtest.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lcdtest.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lcdtest.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lcdtest.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lcdtest.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lcdtest.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lcdtest.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lcdtest.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lcdtest.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lcdtest_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lcdtest_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lcdtest_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lcdtest_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lcdtest_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lcdtest_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lcdtest_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lcdtest_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lcdtest_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lcdtest_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lcdtest_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lcdtest_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lcdtest_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ns3plcdtest.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ns3plcdtest.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ns3plcdtest.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ns3plcdtest.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ns3plcdtest.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ns3plcdtest.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ns3plcdtest.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ns3plcdtest.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ns3plcdtest.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ns3plcdtest.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ns3plcdtest.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ns3plcdtest.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ns3plcdtest.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ns3plcdtest.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ns3plcdtest.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ns3plcdtest.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ns3plcdtest.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ns3plcdtest.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ns3plcdtest.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ns3plcdtest.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ns3plcdtest.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ns3plcdtest.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ns3plcdtest.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ns3plcdtest_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ns3plcdtest_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ns3plcdtest_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ns3plcdtest_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ns3plcdtest_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ns3plcdtest_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ns3plcdtest_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ns3plcdtest_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ns3plcdtest_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ns3plcdtest_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ns3plcdtest_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ns3plcdtest_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ns3plcdtest_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ns3plcdtest_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ns3plcdtest_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1341162582" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1341162582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342012253" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3067694538272691244" xil_pn:start_ts="1342012253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342012253" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8558242069024289307" xil_pn:start_ts="1342012253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1341162582" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1341162582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342012253" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6179237053142470382" xil_pn:start_ts="1342012253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1341162582" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1341162582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342012253" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2614580520497818341" xil_pn:start_ts="1342012253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1359423168" xil_pn:in_ck="2462345485027428848" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="271103718709118346" xil_pn:start_ts="1359423152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ns3plcdtest.lso"/>
      <outfile xil_pn:name="ns3plcdtest.ngc"/>
      <outfile xil_pn:name="ns3plcdtest.ngr"/>
      <outfile xil_pn:name="ns3plcdtest.prj"/>
      <outfile xil_pn:name="ns3plcdtest.stx"/>
      <outfile xil_pn:name="ns3plcdtest.syr"/>
      <outfile xil_pn:name="ns3plcdtest.xst"/>
      <outfile xil_pn:name="ns3plcdtest_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1342012280" xil_pn:in_ck="866937644752275491" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5813315605565964647" xil_pn:start_ts="1342012280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369168376" xil_pn:in_ck="7136184037071086944" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8824317824625833252" xil_pn:start_ts="1369168371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ns3plcdtest.bld"/>
      <outfile xil_pn:name="ns3plcdtest.ngd"/>
      <outfile xil_pn:name="ns3plcdtest_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1369168399" xil_pn:in_ck="-5836556653551121599" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4231579789682791685" xil_pn:start_ts="1369168376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ns3plcdtest.pcf"/>
      <outfile xil_pn:name="ns3plcdtest_map.map"/>
      <outfile xil_pn:name="ns3plcdtest_map.mrp"/>
      <outfile xil_pn:name="ns3plcdtest_map.ncd"/>
      <outfile xil_pn:name="ns3plcdtest_map.ngm"/>
      <outfile xil_pn:name="ns3plcdtest_map.xrpt"/>
      <outfile xil_pn:name="ns3plcdtest_summary.xml"/>
      <outfile xil_pn:name="ns3plcdtest_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1369168417" xil_pn:in_ck="-3644782859110557638" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1369168399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ns3plcdtest.ncd"/>
      <outfile xil_pn:name="ns3plcdtest.pad"/>
      <outfile xil_pn:name="ns3plcdtest.par"/>
      <outfile xil_pn:name="ns3plcdtest.ptwx"/>
      <outfile xil_pn:name="ns3plcdtest.unroutes"/>
      <outfile xil_pn:name="ns3plcdtest.xpi"/>
      <outfile xil_pn:name="ns3plcdtest_pad.csv"/>
      <outfile xil_pn:name="ns3plcdtest_pad.txt"/>
      <outfile xil_pn:name="ns3plcdtest_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1369168431" xil_pn:in_ck="866937644752267866" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1369168417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ns3plcdtest.bgn"/>
      <outfile xil_pn:name="ns3plcdtest.bit"/>
      <outfile xil_pn:name="ns3plcdtest.drc"/>
      <outfile xil_pn:name="ns3plcdtest.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1369168417" xil_pn:in_ck="-8981984346407894211" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-1758799009971969896" xil_pn:start_ts="1369168410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ns3plcdtest.twr"/>
      <outfile xil_pn:name="ns3plcdtest.twx"/>
    </transform>
  </transforms>

</generated_project>
