Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o P:/Xilinx/Project/DlProject/Key_isim_beh.exe -prj P:/Xilinx/Project/DlProject/Key_beh.prj work.Key work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "P:/Xilinx/Project/DlProject/P8.vf" into library work
Analyzing Verilog file "P:/Xilinx/Project/DlProject/P10.vf" into library work
Analyzing Verilog file "P:/Xilinx/Project/DlProject/LS2.vf" into library work
Analyzing Verilog file "P:/Xilinx/Project/DlProject/LS1.vf" into library work
Analyzing Verilog file "P:/Xilinx/Project/DlProject/Key.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BUF
Compiling module P10_MUSER_Key
Compiling module LS1_MUSER_Key
Compiling module P8_MUSER_Key
Compiling module LS2_MUSER_Key
Compiling module Key
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable P:/Xilinx/Project/DlProject/Key_isim_beh.exe
Fuse Memory Usage: 27976 KB
Fuse CPU Usage: 281 ms
