--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/HEP/Documents/Quarknet 2017/QN17Verilog/iseconfig/filter.filter
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr
main.pcf -ucf constraints.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk50" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5197 paths analyzed, 902 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.482ns.
--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAMB16_X0Y3.WEA), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_en (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.227ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.009 - 0.023)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: wr_en to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.XQ      Tcko                  0.514   wr_en
                                                       wr_en
    SLICE_X3Y41.G2       net (fanout=3)        0.989   wr_en
    SLICE_X3Y41.Y        Tilo                  0.612   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y3.WEA      net (fanout=20)       1.022   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y3.CLKA     Tbwck                 1.090   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      4.227ns (2.216ns logic, 2.011ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      3.552ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.016 - 0.025)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y41.XQ       Tcko                  0.514   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X3Y41.G4       net (fanout=1)        0.314   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X3Y41.Y        Tilo                  0.612   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y3.WEA      net (fanout=20)       1.022   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y3.CLKA     Tbwck                 1.090   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      3.552ns (2.216ns logic, 1.336ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0 (SLICE_X0Y37.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_en (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.861ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.024 - 0.030)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: wr_en to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.XQ      Tcko                  0.514   wr_en
                                                       wr_en
    SLICE_X3Y41.G2       net (fanout=3)        0.989   wr_en
    SLICE_X3Y41.Y        Tilo                  0.612   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X0Y37.CE       net (fanout=20)       1.263   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X0Y37.CLK      Tceck                 0.483   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (1.609ns logic, 2.252ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.186ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.018 - 0.019)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y41.XQ       Tcko                  0.514   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X3Y41.G4       net (fanout=1)        0.314   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X3Y41.Y        Tilo                  0.612   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X0Y37.CE       net (fanout=20)       1.263   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X0Y37.CLK      Tceck                 0.483   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (1.609ns logic, 1.577ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_0 (SLICE_X0Y37.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_en (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.861ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.024 - 0.030)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: wr_en to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.XQ      Tcko                  0.514   wr_en
                                                       wr_en
    SLICE_X3Y41.G2       net (fanout=3)        0.989   wr_en
    SLICE_X3Y41.Y        Tilo                  0.612   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X0Y37.CE       net (fanout=20)       1.263   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X0Y37.CLK      Tceck                 0.483   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (1.609ns logic, 2.252ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.186ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.018 - 0.019)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y41.XQ       Tcko                  0.514   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X3Y41.G4       net (fanout=1)        0.314   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X3Y41.Y        Tilo                  0.612   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X0Y37.CE       net (fanout=20)       1.263   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X0Y37.CLK      Tceck                 0.483   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (1.609ns logic, 1.577ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk50" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.624ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_TQ0.G_TW[24].U_TQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.005 - 0.002)
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_TQ0.G_TW[24].U_TQ to ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.XQ      Tcko                  0.411   ila/U0/iTRIG_IN<24>
                                                       ila/U0/I_TQ0.G_TW[24].U_TQ
    SLICE_X14Y11.BX      net (fanout=2)        0.346   ila/U0/iTRIG_IN<24>
    SLICE_X14Y11.CLK     Tdh         (-Th)     0.130   ila/U0/I_NO_D.U_ILA/iDATA<24>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.281ns logic, 0.346ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y10.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_TQ0.G_TW[20].U_TQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_TQ0.G_TW[20].U_TQ to ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.XQ      Tcko                  0.411   ila/U0/iTRIG_IN<20>
                                                       ila/U0/I_TQ0.G_TW[20].U_TQ
    SLICE_X14Y10.BX      net (fanout=2)        0.353   ila/U0/iTRIG_IN<20>
    SLICE_X14Y10.CLK     Tdh         (-Th)     0.130   ila/U0/I_NO_D.U_ILA/iDATA<20>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.281ns logic, 0.353ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y11.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.640ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_TQ0.G_TW[28].U_TQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.005 - 0.002)
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_TQ0.G_TW[28].U_TQ to ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.YQ      Tcko                  0.409   ila/U0/iTRIG_IN<24>
                                                       ila/U0/I_TQ0.G_TW[28].U_TQ
    SLICE_X14Y11.BY      net (fanout=2)        0.344   ila/U0/iTRIG_IN<28>
    SLICE_X14Y11.CLK     Tdh         (-Th)     0.110   ila/U0/I_NO_D.U_ILA/iDATA<24>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.643ns (0.299ns logic, 0.344ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk50" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i/CLKB
  Logical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i/CLKB
  Logical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i/CLKB
  Logical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B/CLKB
  Location pin: RAMB16_X0Y1.CLKB
  Clock network: clk50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk100_IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3200 paths analyzed, 832 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.883ns.
--------------------------------------------------------------------------------

Paths for end point tube4A0/cntr_2 (SLICE_X20Y12.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A0/cntr_3 (FF)
  Destination:          tube4A0/cntr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A0/cntr_3 to tube4A0/cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.YQ      Tcko                  0.567   tube4A0/cntr<2>
                                                       tube4A0/cntr_3
    SLICE_X20Y10.F1      net (fanout=3)        0.688   tube4A0/cntr<3>
    SLICE_X20Y10.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<28>
                                                       tube4A0/cntr_and000025
    SLICE_X23Y14.F1      net (fanout=1)        0.627   tube4A0/cntr_and000025
    SLICE_X23Y14.X       Tilo                  0.612   tube4A0/cntr_and0000
                                                       tube4A0/cntr_and000040
    SLICE_X20Y12.CE      net (fanout=4)        1.246   tube4A0/cntr_and0000
    SLICE_X20Y12.CLK     Tceck                 0.483   tube4A0/cntr<2>
                                                       tube4A0/cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (2.322ns logic, 2.561ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A0/cntr_1 (FF)
  Destination:          tube4A0/cntr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.669ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A0/cntr_1 to tube4A0/cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.YQ      Tcko                  0.567   tube4A0/cntr<0>
                                                       tube4A0/cntr_1
    SLICE_X20Y10.F2      net (fanout=3)        0.474   tube4A0/cntr<1>
    SLICE_X20Y10.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<28>
                                                       tube4A0/cntr_and000025
    SLICE_X23Y14.F1      net (fanout=1)        0.627   tube4A0/cntr_and000025
    SLICE_X23Y14.X       Tilo                  0.612   tube4A0/cntr_and0000
                                                       tube4A0/cntr_and000040
    SLICE_X20Y12.CE      net (fanout=4)        1.246   tube4A0/cntr_and0000
    SLICE_X20Y12.CLK     Tceck                 0.483   tube4A0/cntr<2>
                                                       tube4A0/cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (2.322ns logic, 2.347ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A0/cntr_0 (FF)
  Destination:          tube4A0/cntr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A0/cntr_0 to tube4A0/cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.XQ      Tcko                  0.515   tube4A0/cntr<0>
                                                       tube4A0/cntr_0
    SLICE_X20Y10.F4      net (fanout=3)        0.420   tube4A0/cntr<0>
    SLICE_X20Y10.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<28>
                                                       tube4A0/cntr_and000025
    SLICE_X23Y14.F1      net (fanout=1)        0.627   tube4A0/cntr_and000025
    SLICE_X23Y14.X       Tilo                  0.612   tube4A0/cntr_and0000
                                                       tube4A0/cntr_and000040
    SLICE_X20Y12.CE      net (fanout=4)        1.246   tube4A0/cntr_and0000
    SLICE_X20Y12.CLK     Tceck                 0.483   tube4A0/cntr<2>
                                                       tube4A0/cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (2.270ns logic, 2.293ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point tube4A0/cntr_3 (SLICE_X20Y12.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A0/cntr_3 (FF)
  Destination:          tube4A0/cntr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A0/cntr_3 to tube4A0/cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.YQ      Tcko                  0.567   tube4A0/cntr<2>
                                                       tube4A0/cntr_3
    SLICE_X20Y10.F1      net (fanout=3)        0.688   tube4A0/cntr<3>
    SLICE_X20Y10.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<28>
                                                       tube4A0/cntr_and000025
    SLICE_X23Y14.F1      net (fanout=1)        0.627   tube4A0/cntr_and000025
    SLICE_X23Y14.X       Tilo                  0.612   tube4A0/cntr_and0000
                                                       tube4A0/cntr_and000040
    SLICE_X20Y12.CE      net (fanout=4)        1.246   tube4A0/cntr_and0000
    SLICE_X20Y12.CLK     Tceck                 0.483   tube4A0/cntr<2>
                                                       tube4A0/cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (2.322ns logic, 2.561ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A0/cntr_1 (FF)
  Destination:          tube4A0/cntr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.669ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A0/cntr_1 to tube4A0/cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.YQ      Tcko                  0.567   tube4A0/cntr<0>
                                                       tube4A0/cntr_1
    SLICE_X20Y10.F2      net (fanout=3)        0.474   tube4A0/cntr<1>
    SLICE_X20Y10.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<28>
                                                       tube4A0/cntr_and000025
    SLICE_X23Y14.F1      net (fanout=1)        0.627   tube4A0/cntr_and000025
    SLICE_X23Y14.X       Tilo                  0.612   tube4A0/cntr_and0000
                                                       tube4A0/cntr_and000040
    SLICE_X20Y12.CE      net (fanout=4)        1.246   tube4A0/cntr_and0000
    SLICE_X20Y12.CLK     Tceck                 0.483   tube4A0/cntr<2>
                                                       tube4A0/cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (2.322ns logic, 2.347ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A0/cntr_0 (FF)
  Destination:          tube4A0/cntr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A0/cntr_0 to tube4A0/cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.XQ      Tcko                  0.515   tube4A0/cntr<0>
                                                       tube4A0/cntr_0
    SLICE_X20Y10.F4      net (fanout=3)        0.420   tube4A0/cntr<0>
    SLICE_X20Y10.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<28>
                                                       tube4A0/cntr_and000025
    SLICE_X23Y14.F1      net (fanout=1)        0.627   tube4A0/cntr_and000025
    SLICE_X23Y14.X       Tilo                  0.612   tube4A0/cntr_and0000
                                                       tube4A0/cntr_and000040
    SLICE_X20Y12.CE      net (fanout=4)        1.246   tube4A0/cntr_and0000
    SLICE_X20Y12.CLK     Tceck                 0.483   tube4A0/cntr<2>
                                                       tube4A0/cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (2.270ns logic, 2.293ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point tube4A0/cntr_4 (SLICE_X20Y13.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A0/cntr_3 (FF)
  Destination:          tube4A0/cntr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A0/cntr_3 to tube4A0/cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.YQ      Tcko                  0.567   tube4A0/cntr<2>
                                                       tube4A0/cntr_3
    SLICE_X20Y10.F1      net (fanout=3)        0.688   tube4A0/cntr<3>
    SLICE_X20Y10.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<28>
                                                       tube4A0/cntr_and000025
    SLICE_X23Y14.F1      net (fanout=1)        0.627   tube4A0/cntr_and000025
    SLICE_X23Y14.X       Tilo                  0.612   tube4A0/cntr_and0000
                                                       tube4A0/cntr_and000040
    SLICE_X20Y13.CE      net (fanout=4)        1.246   tube4A0/cntr_and0000
    SLICE_X20Y13.CLK     Tceck                 0.483   tube4A0/cntr<4>
                                                       tube4A0/cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (2.322ns logic, 2.561ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A0/cntr_1 (FF)
  Destination:          tube4A0/cntr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.669ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A0/cntr_1 to tube4A0/cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.YQ      Tcko                  0.567   tube4A0/cntr<0>
                                                       tube4A0/cntr_1
    SLICE_X20Y10.F2      net (fanout=3)        0.474   tube4A0/cntr<1>
    SLICE_X20Y10.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<28>
                                                       tube4A0/cntr_and000025
    SLICE_X23Y14.F1      net (fanout=1)        0.627   tube4A0/cntr_and000025
    SLICE_X23Y14.X       Tilo                  0.612   tube4A0/cntr_and0000
                                                       tube4A0/cntr_and000040
    SLICE_X20Y13.CE      net (fanout=4)        1.246   tube4A0/cntr_and0000
    SLICE_X20Y13.CLK     Tceck                 0.483   tube4A0/cntr<4>
                                                       tube4A0/cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (2.322ns logic, 2.347ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A0/cntr_0 (FF)
  Destination:          tube4A0/cntr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A0/cntr_0 to tube4A0/cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.XQ      Tcko                  0.515   tube4A0/cntr<0>
                                                       tube4A0/cntr_0
    SLICE_X20Y10.F4      net (fanout=3)        0.420   tube4A0/cntr<0>
    SLICE_X20Y10.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<28>
                                                       tube4A0/cntr_and000025
    SLICE_X23Y14.F1      net (fanout=1)        0.627   tube4A0/cntr_and000025
    SLICE_X23Y14.X       Tilo                  0.612   tube4A0/cntr_and0000
                                                       tube4A0/cntr_and000040
    SLICE_X20Y13.CE      net (fanout=4)        1.246   tube4A0/cntr_and0000
    SLICE_X20Y13.CLK     Tceck                 0.483   tube4A0/cntr<4>
                                                       tube4A0/cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (2.270ns logic, 2.293ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk100_IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tube4B4/cntr_6 (SLICE_X27Y27.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tube4B4/cntr_6 (FF)
  Destination:          tube4B4/cntr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tubeclk rising at 10.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tube4B4/cntr_6 to tube4B4/cntr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.XQ      Tcko                  0.411   tube4B4/cntr<6>
                                                       tube4B4/cntr_6
    SLICE_X27Y27.F4      net (fanout=3)        0.290   tube4B4/cntr<6>
    SLICE_X27Y27.CLK     Tckf        (-Th)    -0.696   tube4B4/cntr<6>
                                                       tube4B4/cntr<6>_rt
                                                       tube4B4/Mcount_cntr_xor<6>
                                                       tube4B4/cntr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point tube3B3/cntr_2 (SLICE_X27Y1.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tube3B3/cntr_2 (FF)
  Destination:          tube3B3/cntr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tubeclk rising at 10.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tube3B3/cntr_2 to tube3B3/cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y1.XQ       Tcko                  0.411   tube3B3/cntr<2>
                                                       tube3B3/cntr_2
    SLICE_X27Y1.F4       net (fanout=3)        0.290   tube3B3/cntr<2>
    SLICE_X27Y1.CLK      Tckf        (-Th)    -0.696   tube3B3/cntr<2>
                                                       tube3B3/cntr<2>_rt
                                                       tube3B3/Mcount_cntr_xor<2>
                                                       tube3B3/cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point tube3A6/cntr_4 (SLICE_X23Y17.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tube3A6/cntr_4 (FF)
  Destination:          tube3A6/cntr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tubeclk rising at 10.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tube3A6/cntr_4 to tube3A6/cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.XQ      Tcko                  0.411   tube3A6/cntr<4>
                                                       tube3A6/cntr_4
    SLICE_X23Y17.F4      net (fanout=3)        0.290   tube3A6/cntr<4>
    SLICE_X23Y17.CLK     Tckf        (-Th)    -0.696   tube3A6/cntr<4>
                                                       tube3A6/cntr<4>_rt
                                                       tube3A6/Mcount_cntr_xor<4>
                                                       tube3A6/cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk100_IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.998ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.002ns (333.111MHz) (Tdcmpco)
  Physical resource: dcm_clk100/CLK2X
  Logical resource: dcm_clk100/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clk100_fb
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_clk100/CLKIN
  Logical resource: dcm_clk100/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk100_IBUFG
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_clk100/CLKIN
  Logical resource: dcm_clk100/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk100_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk501" derived from  NET 
"clk100_IBUFG" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS and duty 
cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.454ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk501" derived from
 NET "clk100_IBUFG" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 14.546ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: dcm_clk100/CLKDV
  Logical resource: dcm_clk100/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clk501
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: dcm_clk100/CLKDV
  Logical resource: dcm_clk100/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clk501
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.338ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X31Y43.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y43.YQ      Tcko                  0.511   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y43.BY      net (fanout=8)        0.513   icon/U0/U_ICON/iDATA_CMD
    SLICE_X31Y43.CLK     Tdick                 0.314   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.825ns logic, 0.513ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X31Y43.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.937ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.937ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y43.YQ      Tcko                  0.409   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y43.BY      net (fanout=8)        0.411   icon/U0/U_ICON/iDATA_CMD
    SLICE_X31Y43.CLK     Tckdi       (-Th)    -0.117   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (0.526ns logic, 0.411ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X12Y40.F2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.455ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.455ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.YQ      Tcklo                 0.580   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X25Y39.F2      net (fanout=1)        0.836   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X25Y39.X       Tilo                  0.612   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X25Y41.G4      net (fanout=2)        0.294   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X25Y41.X       Tif5x                 0.890   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X12Y41.G4      net (fanout=1)        0.404   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X12Y41.X       Tif5x                 1.000   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X12Y40.F2      net (fanout=1)        0.063   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X12Y40.CLK     Tfck                  0.776   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.455ns (3.858ns logic, 1.597ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X24Y38.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.946ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.946ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.YQ      Tcklo                 0.580   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X25Y39.F2      net (fanout=1)        0.836   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X25Y39.X       Tilo                  0.612   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X24Y38.BY      net (fanout=2)        0.585   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X24Y38.CLK     Tdick                 0.333   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (1.525ns logic, 1.421ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X25Y39.F2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.144ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.YQ      Tcklo                 0.580   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X25Y39.F2      net (fanout=1)        0.836   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X25Y39.CLK     Tfck                  0.728   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.144ns (1.308ns logic, 0.836ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X25Y39.F2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.581ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.YQ      Tcklo                 0.464   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X25Y39.F2      net (fanout=1)        0.669   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X25Y39.CLK     Tckf        (-Th)    -0.448   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.581ns (0.912ns logic, 0.669ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X24Y38.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.223ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.223ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.YQ      Tcklo                 0.464   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X25Y39.F2      net (fanout=1)        0.669   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X25Y39.X       Tilo                  0.490   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X24Y38.BY      net (fanout=2)        0.468   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X24Y38.CLK     Tckdi       (-Th)    -0.132   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (1.086ns logic, 1.137ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X12Y40.F2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.231ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.231ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.YQ      Tcklo                 0.464   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X25Y39.F2      net (fanout=1)        0.669   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X25Y39.X       Tilo                  0.490   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X25Y41.G4      net (fanout=2)        0.235   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X25Y41.X       Tif5x                 0.712   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X12Y41.G4      net (fanout=1)        0.323   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X12Y41.X       Tif5x                 0.800   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X12Y40.F2      net (fanout=1)        0.051   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X12Y40.CLK     Tckf        (-Th)    -0.487   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.231ns (2.953ns logic, 1.278ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X25Y38.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.004ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.004ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y34.YQ      Tcko                  0.567   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X24Y34.G4      net (fanout=3)        0.437   icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X24Y34.Y       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2>
                                                       icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X24Y35.G3      net (fanout=8)        0.718   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X24Y35.Y       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X25Y38.CLK     net (fanout=4)        0.962   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.004ns (1.887ns logic, 2.117ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.989ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.989ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y35.XQ      Tcko                  0.514   icon/U0/U_ICON/iCORE_ID<0>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X25Y35.F4      net (fanout=5)        1.120   icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X25Y35.X       Tilo                  0.612   icon/U0/U_ICON/iCORE_ID<0>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X24Y35.G4      net (fanout=9)        0.121   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X24Y35.Y       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X25Y38.CLK     net (fanout=4)        0.962   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.989ns (1.786ns logic, 2.203ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.984ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.984ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y34.XQ      Tcko                  0.515   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X24Y34.G1      net (fanout=4)        0.469   icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X24Y34.Y       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2>
                                                       icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X24Y35.G3      net (fanout=8)        0.718   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X24Y35.Y       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X25Y38.CLK     net (fanout=4)        0.962   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.984ns (1.835ns logic, 2.149ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk100_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk100_IBUFG                   |     10.000ns|      4.883ns|      2.727ns|            0|            0|         3200|            0|
| clk501                        |     20.000ns|      5.454ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    5.344|    4.241|         |    8.384|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8412 paths, 0 nets, and 2866 connections

Design statistics:
   Minimum period:   8.482ns{1}   (Maximum frequency: 117.897MHz)
   Maximum path delay from/to any node:   1.338ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 12 16:03:17 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 191 MB



