D:/OneDrive/Studium/_Masterarbeit/eda/designs/SKY130_SAR-ADC/verilog/adc_control/adc_control_nonbinary.v {0 {vlog -work work -stats=none D:/OneDrive/Studium/_Masterarbeit/eda/designs/SKY130_SAR-ADC/verilog/adc_control/adc_control_nonbinary.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module globals
-- Compiling module adc_control_nonbinary
** Error: (vlog-13069) D:/OneDrive/Studium/_Masterarbeit/eda/designs/SKY130_SAR-ADC/verilog/adc_control/adc_control_nonbinary.v(60): near "(": syntax error, unexpected '('.
** Error: D:/OneDrive/Studium/_Masterarbeit/eda/designs/SKY130_SAR-ADC/verilog/adc_control/adc_control_nonbinary.v(65): (vlog-2730) Undefined variable: 'next_conv_finished'.

} {5.0 7.0} {}}
