#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x249d6e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x249d360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x24c4330 .functor NOT 1, L_0x24eeb00, C4<0>, C4<0>, C4<0>;
L_0x24ee8e0 .functor XOR 2, L_0x24ee7a0, L_0x24ee840, C4<00>, C4<00>;
L_0x24ee9f0 .functor XOR 2, L_0x24ee8e0, L_0x24ee950, C4<00>, C4<00>;
v0x24eb8e0_0 .net "Y1_dut", 0 0, L_0x24ed940;  1 drivers
v0x24eb9a0_0 .net "Y1_ref", 0 0, L_0x24a1a50;  1 drivers
v0x24eba40_0 .net "Y3_dut", 0 0, L_0x24ee510;  1 drivers
v0x24ebb10_0 .net "Y3_ref", 0 0, L_0x24ecf70;  1 drivers
v0x24ebbe0_0 .net *"_ivl_10", 1 0, L_0x24ee950;  1 drivers
v0x24ebcd0_0 .net *"_ivl_12", 1 0, L_0x24ee9f0;  1 drivers
v0x24ebd70_0 .net *"_ivl_2", 1 0, L_0x24ee700;  1 drivers
v0x24ebe30_0 .net *"_ivl_4", 1 0, L_0x24ee7a0;  1 drivers
v0x24ebf10_0 .net *"_ivl_6", 1 0, L_0x24ee840;  1 drivers
v0x24ebff0_0 .net *"_ivl_8", 1 0, L_0x24ee8e0;  1 drivers
v0x24ec0d0_0 .var "clk", 0 0;
v0x24ec170_0 .var/2u "stats1", 223 0;
v0x24ec230_0 .var/2u "strobe", 0 0;
v0x24ec2f0_0 .net "tb_match", 0 0, L_0x24eeb00;  1 drivers
v0x24ec3c0_0 .net "tb_mismatch", 0 0, L_0x24c4330;  1 drivers
v0x24ec460_0 .net "w", 0 0, v0x24e9b80_0;  1 drivers
v0x24ec500_0 .net "y", 5 0, v0x24e9c20_0;  1 drivers
L_0x24ee700 .concat [ 1 1 0 0], L_0x24ecf70, L_0x24a1a50;
L_0x24ee7a0 .concat [ 1 1 0 0], L_0x24ecf70, L_0x24a1a50;
L_0x24ee840 .concat [ 1 1 0 0], L_0x24ee510, L_0x24ed940;
L_0x24ee950 .concat [ 1 1 0 0], L_0x24ecf70, L_0x24a1a50;
L_0x24eeb00 .cmp/eeq 2, L_0x24ee700, L_0x24ee9f0;
S_0x24b5f50 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x249d360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x24a1a50 .functor AND 1, L_0x24ec720, v0x24e9b80_0, C4<1>, C4<1>;
L_0x24b6c20 .functor OR 1, L_0x24ec8e0, L_0x24ec980, C4<0>, C4<0>;
L_0x24c43a0 .functor OR 1, L_0x24b6c20, L_0x24ecaa0, C4<0>, C4<0>;
L_0x24ecdc0 .functor OR 1, L_0x24c43a0, L_0x24ecc10, C4<0>, C4<0>;
L_0x24ecf00 .functor NOT 1, v0x24e9b80_0, C4<0>, C4<0>, C4<0>;
L_0x24ecf70 .functor AND 1, L_0x24ecdc0, L_0x24ecf00, C4<1>, C4<1>;
v0x24c44a0_0 .net "Y1", 0 0, L_0x24a1a50;  alias, 1 drivers
v0x24c4540_0 .net "Y3", 0 0, L_0x24ecf70;  alias, 1 drivers
v0x24a1b60_0 .net *"_ivl_1", 0 0, L_0x24ec720;  1 drivers
v0x24a1c30_0 .net *"_ivl_11", 0 0, L_0x24ecaa0;  1 drivers
v0x24e8b90_0 .net *"_ivl_12", 0 0, L_0x24c43a0;  1 drivers
v0x24e8cc0_0 .net *"_ivl_15", 0 0, L_0x24ecc10;  1 drivers
v0x24e8da0_0 .net *"_ivl_16", 0 0, L_0x24ecdc0;  1 drivers
v0x24e8e80_0 .net *"_ivl_18", 0 0, L_0x24ecf00;  1 drivers
v0x24e8f60_0 .net *"_ivl_5", 0 0, L_0x24ec8e0;  1 drivers
v0x24e90d0_0 .net *"_ivl_7", 0 0, L_0x24ec980;  1 drivers
v0x24e91b0_0 .net *"_ivl_8", 0 0, L_0x24b6c20;  1 drivers
v0x24e9290_0 .net "w", 0 0, v0x24e9b80_0;  alias, 1 drivers
v0x24e9350_0 .net "y", 5 0, v0x24e9c20_0;  alias, 1 drivers
L_0x24ec720 .part v0x24e9c20_0, 0, 1;
L_0x24ec8e0 .part v0x24e9c20_0, 1, 1;
L_0x24ec980 .part v0x24e9c20_0, 2, 1;
L_0x24ecaa0 .part v0x24e9c20_0, 4, 1;
L_0x24ecc10 .part v0x24e9c20_0, 5, 1;
S_0x24e94b0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x249d360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x24e9710_0 .net "clk", 0 0, v0x24ec0d0_0;  1 drivers
v0x24e97f0_0 .var/2s "errored1", 31 0;
v0x24e98d0_0 .var/2s "onehot_error", 31 0;
v0x24e9990_0 .net "tb_match", 0 0, L_0x24eeb00;  alias, 1 drivers
v0x24e9a50_0 .var/2s "temp", 31 0;
v0x24e9b80_0 .var "w", 0 0;
v0x24e9c20_0 .var "y", 5 0;
E_0x24b0410/0 .event negedge, v0x24e9710_0;
E_0x24b0410/1 .event posedge, v0x24e9710_0;
E_0x24b0410 .event/or E_0x24b0410/0, E_0x24b0410/1;
S_0x24e9d20 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x249d360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x24ed1b0 .functor AND 1, L_0x24ed110, v0x24e9b80_0, C4<1>, C4<1>;
L_0x24ed310 .functor NOT 1, v0x24e9b80_0, C4<0>, C4<0>, C4<0>;
L_0x24ed380 .functor AND 1, L_0x24ed270, L_0x24ed310, C4<1>, C4<1>;
L_0x24ed490 .functor OR 1, L_0x24ed1b0, L_0x24ed380, C4<0>, C4<0>;
L_0x24ed670 .functor NOT 1, v0x24e9b80_0, C4<0>, C4<0>, C4<0>;
L_0x24ed7f0 .functor AND 1, L_0x24ed5d0, L_0x24ed670, C4<1>, C4<1>;
L_0x24ed940 .functor OR 1, L_0x24ed490, L_0x24ed7f0, C4<0>, C4<0>;
L_0x24edb70 .functor AND 1, L_0x24edaa0, v0x24e9b80_0, C4<1>, C4<1>;
L_0x24edd20 .functor NOT 1, v0x24e9b80_0, C4<0>, C4<0>, C4<0>;
L_0x24edd90 .functor AND 1, L_0x24edc80, L_0x24edd20, C4<1>, C4<1>;
L_0x24edf00 .functor OR 1, L_0x24edb70, L_0x24edd90, C4<0>, C4<0>;
L_0x24ee0a0 .functor NOT 1, v0x24e9b80_0, C4<0>, C4<0>, C4<0>;
L_0x24ee180 .functor AND 1, L_0x24edfc0, L_0x24ee0a0, C4<1>, C4<1>;
L_0x24ee290 .functor OR 1, L_0x24edf00, L_0x24ee180, C4<0>, C4<0>;
L_0x24ee110 .functor AND 1, L_0x24ee420, v0x24e9b80_0, C4<1>, C4<1>;
L_0x24ee510 .functor OR 1, L_0x24ee290, L_0x24ee110, C4<0>, C4<0>;
v0x24e9fc0_0 .net "Y1", 0 0, L_0x24ed940;  alias, 1 drivers
v0x24ea080_0 .net "Y3", 0 0, L_0x24ee510;  alias, 1 drivers
v0x24ea140_0 .net *"_ivl_1", 0 0, L_0x24ed110;  1 drivers
v0x24ea230_0 .net *"_ivl_10", 0 0, L_0x24ed490;  1 drivers
v0x24ea310_0 .net *"_ivl_13", 0 0, L_0x24ed5d0;  1 drivers
v0x24ea440_0 .net *"_ivl_14", 0 0, L_0x24ed670;  1 drivers
v0x24ea520_0 .net *"_ivl_16", 0 0, L_0x24ed7f0;  1 drivers
v0x24ea600_0 .net *"_ivl_2", 0 0, L_0x24ed1b0;  1 drivers
v0x24ea6e0_0 .net *"_ivl_21", 0 0, L_0x24edaa0;  1 drivers
v0x24ea850_0 .net *"_ivl_22", 0 0, L_0x24edb70;  1 drivers
v0x24ea930_0 .net *"_ivl_25", 0 0, L_0x24edc80;  1 drivers
v0x24eaa10_0 .net *"_ivl_26", 0 0, L_0x24edd20;  1 drivers
v0x24eaaf0_0 .net *"_ivl_28", 0 0, L_0x24edd90;  1 drivers
v0x24eabd0_0 .net *"_ivl_30", 0 0, L_0x24edf00;  1 drivers
v0x24eacb0_0 .net *"_ivl_33", 0 0, L_0x24edfc0;  1 drivers
v0x24ead90_0 .net *"_ivl_34", 0 0, L_0x24ee0a0;  1 drivers
v0x24eae70_0 .net *"_ivl_36", 0 0, L_0x24ee180;  1 drivers
v0x24eaf50_0 .net *"_ivl_38", 0 0, L_0x24ee290;  1 drivers
v0x24eb030_0 .net *"_ivl_41", 0 0, L_0x24ee420;  1 drivers
v0x24eb110_0 .net *"_ivl_42", 0 0, L_0x24ee110;  1 drivers
v0x24eb1f0_0 .net *"_ivl_5", 0 0, L_0x24ed270;  1 drivers
v0x24eb2d0_0 .net *"_ivl_6", 0 0, L_0x24ed310;  1 drivers
v0x24eb3b0_0 .net *"_ivl_8", 0 0, L_0x24ed380;  1 drivers
v0x24eb490_0 .net "w", 0 0, v0x24e9b80_0;  alias, 1 drivers
v0x24eb530_0 .net "y", 5 0, v0x24e9c20_0;  alias, 1 drivers
L_0x24ed110 .part v0x24e9c20_0, 0, 1;
L_0x24ed270 .part v0x24e9c20_0, 1, 1;
L_0x24ed5d0 .part v0x24e9c20_0, 5, 1;
L_0x24edaa0 .part v0x24e9c20_0, 1, 1;
L_0x24edc80 .part v0x24e9c20_0, 2, 1;
L_0x24edfc0 .part v0x24e9c20_0, 3, 1;
L_0x24ee420 .part v0x24e9c20_0, 5, 1;
S_0x24eb6c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x249d360;
 .timescale -12 -12;
E_0x24aff60 .event anyedge, v0x24ec230_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24ec230_0;
    %nor/r;
    %assign/vec4 v0x24ec230_0, 0;
    %wait E_0x24aff60;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24e94b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24e97f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24e98d0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x24e94b0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24b0410;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x24e9c20_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x24e9b80_0, 0;
    %load/vec4 v0x24e9990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24e98d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x24e98d0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24e97f0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24b0410;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x24e9a50_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x24e9a50_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x24e9a50_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x24e9a50_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x24e9a50_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x24e9a50_0;
    %pad/s 6;
    %assign/vec4 v0x24e9c20_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x24e9b80_0, 0;
    %load/vec4 v0x24e9990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24e97f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x24e97f0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x24e98d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x24e97f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x24e98d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x24e97f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x249d360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ec0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ec230_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x249d360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x24ec0d0_0;
    %inv;
    %store/vec4 v0x24ec0d0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x249d360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24e9710_0, v0x24ec3c0_0, v0x24ec500_0, v0x24ec460_0, v0x24eb9a0_0, v0x24eb8e0_0, v0x24ebb10_0, v0x24eba40_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x249d360;
T_6 ;
    %load/vec4 v0x24ec170_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x24ec170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24ec170_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x24ec170_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x24ec170_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24ec170_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x24ec170_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24ec170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24ec170_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24ec170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x249d360;
T_7 ;
    %wait E_0x24b0410;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24ec170_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ec170_0, 4, 32;
    %load/vec4 v0x24ec2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x24ec170_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ec170_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24ec170_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ec170_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x24eb9a0_0;
    %load/vec4 v0x24eb9a0_0;
    %load/vec4 v0x24eb8e0_0;
    %xor;
    %load/vec4 v0x24eb9a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x24ec170_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ec170_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x24ec170_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ec170_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x24ebb10_0;
    %load/vec4 v0x24ebb10_0;
    %load/vec4 v0x24eba40_0;
    %xor;
    %load/vec4 v0x24ebb10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x24ec170_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ec170_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x24ec170_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ec170_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/2012_q2b/iter0/response2/top_module.sv";
