{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449485241153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449485241169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 12:47:20 2015 " "Processing started: Mon Dec 07 12:47:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449485241169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449485241169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449485241169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449485241916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_sim " "Found entity 1: mips_sim" {  } { { "mips_sim.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_sim.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449485242010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449485242010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16x1 " "Found entity 1: mux16x1" {  } { { "mux16x1.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mux16x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449485242010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449485242010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core_de0.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core_de0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core_de0 " "Found entity 1: mips_core_de0" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449485242025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449485242025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_ssd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_ssd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_ssd " "Found entity 1: binary_to_ssd" {  } { { "binary_to_ssd.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/binary_to_ssd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449485242025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449485242025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_sim_de0.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_sim_de0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_sim_de0 " "Found entity 1: mips_sim_de0" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_sim_de0.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449485242041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449485242041 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_sim_de0 " "Elaborating entity \"mips_sim_de0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449485242088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_sim mips_sim:start_sim " "Elaborating entity \"mips_sim\" for hierarchy \"mips_sim:start_sim\"" {  } { { "mips_sim_de0.v" "start_sim" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_sim_de0.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449485242103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16x1 mips_sim:start_sim\|mux16x1:sel_in " "Elaborating entity \"mux16x1\" for hierarchy \"mips_sim:start_sim\|mux16x1:sel_in\"" {  } { { "mips_sim.v" "sel_in" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_sim.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449485242103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_core_de0 mips_sim:start_sim\|mips_core_de0:run " "Elaborating entity \"mips_core_de0\" for hierarchy \"mips_sim:start_sim\|mips_core_de0:run\"" {  } { { "mips_sim.v" "run" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_sim.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449485242103 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt mips_core_de0.v(7) " "Verilog HDL or VHDL warning at mips_core_de0.v(7): object \"shamt\" assigned a value but never read" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct mips_core_de0.v(65) " "Verilog HDL Always Construct warning at mips_core_de0.v(65): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs mips_core_de0.v(67) " "Verilog HDL Always Construct warning at mips_core_de0.v(67): variable \"rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt mips_core_de0.v(67) " "Verilog HDL Always Construct warning at mips_core_de0.v(67): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd mips_core_de0.v(68) " "Verilog HDL Always Construct warning at mips_core_de0.v(68): variable \"rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct mips_core_de0.v(70) " "Verilog HDL Always Construct warning at mips_core_de0.v(70): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs mips_core_de0.v(72) " "Verilog HDL Always Construct warning at mips_core_de0.v(72): variable \"rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt mips_core_de0.v(72) " "Verilog HDL Always Construct warning at mips_core_de0.v(72): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd mips_core_de0.v(73) " "Verilog HDL Always Construct warning at mips_core_de0.v(73): variable \"rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct mips_core_de0.v(75) " "Verilog HDL Always Construct warning at mips_core_de0.v(75): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs mips_core_de0.v(77) " "Verilog HDL Always Construct warning at mips_core_de0.v(77): variable \"rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt mips_core_de0.v(77) " "Verilog HDL Always Construct warning at mips_core_de0.v(77): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd mips_core_de0.v(78) " "Verilog HDL Always Construct warning at mips_core_de0.v(78): variable \"rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct mips_core_de0.v(80) " "Verilog HDL Always Construct warning at mips_core_de0.v(80): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs mips_core_de0.v(82) " "Verilog HDL Always Construct warning at mips_core_de0.v(82): variable \"rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt mips_core_de0.v(82) " "Verilog HDL Always Construct warning at mips_core_de0.v(82): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd mips_core_de0.v(83) " "Verilog HDL Always Construct warning at mips_core_de0.v(83): variable \"rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct mips_core_de0.v(85) " "Verilog HDL Always Construct warning at mips_core_de0.v(85): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs mips_core_de0.v(87) " "Verilog HDL Always Construct warning at mips_core_de0.v(87): variable \"rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt mips_core_de0.v(87) " "Verilog HDL Always Construct warning at mips_core_de0.v(87): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd mips_core_de0.v(88) " "Verilog HDL Always Construct warning at mips_core_de0.v(88): variable \"rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct mips_core_de0.v(90) " "Verilog HDL Always Construct warning at mips_core_de0.v(90): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs mips_core_de0.v(92) " "Verilog HDL Always Construct warning at mips_core_de0.v(92): variable \"rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt mips_core_de0.v(92) " "Verilog HDL Always Construct warning at mips_core_de0.v(92): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd mips_core_de0.v(93) " "Verilog HDL Always Construct warning at mips_core_de0.v(93): variable \"rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct mips_core_de0.v(95) " "Verilog HDL Always Construct warning at mips_core_de0.v(95): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs mips_core_de0.v(97) " "Verilog HDL Always Construct warning at mips_core_de0.v(97): variable \"rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt mips_core_de0.v(97) " "Verilog HDL Always Construct warning at mips_core_de0.v(97): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd mips_core_de0.v(98) " "Verilog HDL Always Construct warning at mips_core_de0.v(98): variable \"rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct mips_core_de0.v(100) " "Verilog HDL Always Construct warning at mips_core_de0.v(100): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs mips_core_de0.v(102) " "Verilog HDL Always Construct warning at mips_core_de0.v(102): variable \"rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt mips_core_de0.v(102) " "Verilog HDL Always Construct warning at mips_core_de0.v(102): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd mips_core_de0.v(103) " "Verilog HDL Always Construct warning at mips_core_de0.v(103): variable \"rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs mips_core_de0.v(110) " "Verilog HDL Always Construct warning at mips_core_de0.v(110): variable \"rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imme32 mips_core_de0.v(110) " "Verilog HDL Always Construct warning at mips_core_de0.v(110): variable \"imme32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt mips_core_de0.v(111) " "Verilog HDL Always Construct warning at mips_core_de0.v(111): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs mips_core_de0.v(115) " "Verilog HDL Always Construct warning at mips_core_de0.v(115): variable \"rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imme32 mips_core_de0.v(115) " "Verilog HDL Always Construct warning at mips_core_de0.v(115): variable \"imme32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt mips_core_de0.v(116) " "Verilog HDL Always Construct warning at mips_core_de0.v(116): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs mips_core_de0.v(120) " "Verilog HDL Always Construct warning at mips_core_de0.v(120): variable \"rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imme32 mips_core_de0.v(120) " "Verilog HDL Always Construct warning at mips_core_de0.v(120): variable \"imme32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt mips_core_de0.v(121) " "Verilog HDL Always Construct warning at mips_core_de0.v(121): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs mips_core_de0.v(125) " "Verilog HDL Always Construct warning at mips_core_de0.v(125): variable \"rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imme32 mips_core_de0.v(125) " "Verilog HDL Always Construct warning at mips_core_de0.v(125): variable \"imme32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt mips_core_de0.v(126) " "Verilog HDL Always Construct warning at mips_core_de0.v(126): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs mips_core_de0.v(130) " "Verilog HDL Always Construct warning at mips_core_de0.v(130): variable \"rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imme32 mips_core_de0.v(130) " "Verilog HDL Always Construct warning at mips_core_de0.v(130): variable \"imme32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt mips_core_de0.v(131) " "Verilog HDL Always Construct warning at mips_core_de0.v(131): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imme32 mips_core_de0.v(135) " "Verilog HDL Always Construct warning at mips_core_de0.v(135): variable \"imme32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt mips_core_de0.v(136) " "Verilog HDL Always Construct warning at mips_core_de0.v(136): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result mips_core_de0.v(62) " "Verilog HDL Always Construct warning at mips_core_de0.v(62): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] mips_core_de0.v(108) " "Inferred latch for \"result\[0\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] mips_core_de0.v(108) " "Inferred latch for \"result\[1\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] mips_core_de0.v(108) " "Inferred latch for \"result\[2\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] mips_core_de0.v(108) " "Inferred latch for \"result\[3\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] mips_core_de0.v(108) " "Inferred latch for \"result\[4\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] mips_core_de0.v(108) " "Inferred latch for \"result\[5\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] mips_core_de0.v(108) " "Inferred latch for \"result\[6\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] mips_core_de0.v(108) " "Inferred latch for \"result\[7\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] mips_core_de0.v(108) " "Inferred latch for \"result\[8\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] mips_core_de0.v(108) " "Inferred latch for \"result\[9\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] mips_core_de0.v(108) " "Inferred latch for \"result\[10\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] mips_core_de0.v(108) " "Inferred latch for \"result\[11\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] mips_core_de0.v(108) " "Inferred latch for \"result\[12\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] mips_core_de0.v(108) " "Inferred latch for \"result\[13\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] mips_core_de0.v(108) " "Inferred latch for \"result\[14\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] mips_core_de0.v(108) " "Inferred latch for \"result\[15\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] mips_core_de0.v(108) " "Inferred latch for \"result\[16\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] mips_core_de0.v(108) " "Inferred latch for \"result\[17\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] mips_core_de0.v(108) " "Inferred latch for \"result\[18\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] mips_core_de0.v(108) " "Inferred latch for \"result\[19\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] mips_core_de0.v(108) " "Inferred latch for \"result\[20\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] mips_core_de0.v(108) " "Inferred latch for \"result\[21\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] mips_core_de0.v(108) " "Inferred latch for \"result\[22\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] mips_core_de0.v(108) " "Inferred latch for \"result\[23\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] mips_core_de0.v(108) " "Inferred latch for \"result\[24\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] mips_core_de0.v(108) " "Inferred latch for \"result\[25\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] mips_core_de0.v(108) " "Inferred latch for \"result\[26\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] mips_core_de0.v(108) " "Inferred latch for \"result\[27\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] mips_core_de0.v(108) " "Inferred latch for \"result\[28\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] mips_core_de0.v(108) " "Inferred latch for \"result\[29\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] mips_core_de0.v(108) " "Inferred latch for \"result\[30\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] mips_core_de0.v(108) " "Inferred latch for \"result\[31\]\" at mips_core_de0.v(108)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449485242119 "|mips_sim_de0|mips_sim:start_sim|mips_core_de0:run"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_ssd mips_sim:start_sim\|binary_to_ssd:a " "Elaborating entity \"binary_to_ssd\" for hierarchy \"mips_sim:start_sim\|binary_to_ssd:a\"" {  } { { "mips_sim.v" "a" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_sim.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449485242119 ""}
{ "Error" "EINFER_CANT_SYNTHESIZE_INITIALIZED_RAM" "mips_sim:start_sim\|mips_core_de0:run\|registers " "Cannot synthesize initialized RAM logic \"mips_sim:start_sim\|mips_core_de0:run\|registers\"" {  } { { "mips_core_de0.v" "registers" { Text "C:/Users/OnurSezer/Desktop/P3_2/mips_core_de0.v" 4 -1 0 } }  } 0 276000 "Cannot synthesize initialized RAM logic \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449485243190 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 51 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449485243335 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 07 12:47:23 2015 " "Processing ended: Mon Dec 07 12:47:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449485243335 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449485243335 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449485243335 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449485243335 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 51 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 51 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449485243991 ""}
