// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "11/03/2025 21:17:10"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	MAX10_CLK1_50,
	KEY,
	SW,
	GPIO,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX4,
	HEX5);
input 	MAX10_CLK1_50;
input 	[1:0] KEY;
input 	[9:0] SW;
output 	[35:0] GPIO;
output 	[9:0] LEDR;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX4;
output 	[7:0] HEX5;

// Design Ports Information
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[0]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[1]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[2]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[3]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[4]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[6]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[7]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[8]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[9]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[10]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[11]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[12]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[13]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[14]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[15]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[16]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[17]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[18]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[19]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[20]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[21]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[22]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[23]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[24]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[25]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[26]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[27]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[28]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[29]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[30]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[31]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[32]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[34]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[35]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[33]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \GPIO[0]~input_o ;
wire \GPIO[1]~input_o ;
wire \GPIO[2]~input_o ;
wire \GPIO[3]~input_o ;
wire \GPIO[4]~input_o ;
wire \GPIO[5]~input_o ;
wire \GPIO[6]~input_o ;
wire \GPIO[7]~input_o ;
wire \GPIO[8]~input_o ;
wire \GPIO[9]~input_o ;
wire \GPIO[10]~input_o ;
wire \GPIO[11]~input_o ;
wire \GPIO[12]~input_o ;
wire \GPIO[13]~input_o ;
wire \GPIO[14]~input_o ;
wire \GPIO[15]~input_o ;
wire \GPIO[16]~input_o ;
wire \GPIO[17]~input_o ;
wire \GPIO[18]~input_o ;
wire \GPIO[19]~input_o ;
wire \GPIO[20]~input_o ;
wire \GPIO[21]~input_o ;
wire \GPIO[22]~input_o ;
wire \GPIO[23]~input_o ;
wire \GPIO[24]~input_o ;
wire \GPIO[25]~input_o ;
wire \GPIO[26]~input_o ;
wire \GPIO[27]~input_o ;
wire \GPIO[28]~input_o ;
wire \GPIO[29]~input_o ;
wire \GPIO[30]~input_o ;
wire \GPIO[31]~input_o ;
wire \GPIO[32]~input_o ;
wire \GPIO[34]~input_o ;
wire \GPIO[35]~input_o ;
wire \GPIO[33]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \GPIO[0]~output_o ;
wire \GPIO[1]~output_o ;
wire \GPIO[2]~output_o ;
wire \GPIO[3]~output_o ;
wire \GPIO[4]~output_o ;
wire \GPIO[5]~output_o ;
wire \GPIO[6]~output_o ;
wire \GPIO[7]~output_o ;
wire \GPIO[8]~output_o ;
wire \GPIO[9]~output_o ;
wire \GPIO[10]~output_o ;
wire \GPIO[11]~output_o ;
wire \GPIO[12]~output_o ;
wire \GPIO[13]~output_o ;
wire \GPIO[14]~output_o ;
wire \GPIO[15]~output_o ;
wire \GPIO[16]~output_o ;
wire \GPIO[17]~output_o ;
wire \GPIO[18]~output_o ;
wire \GPIO[19]~output_o ;
wire \GPIO[20]~output_o ;
wire \GPIO[21]~output_o ;
wire \GPIO[22]~output_o ;
wire \GPIO[23]~output_o ;
wire \GPIO[24]~output_o ;
wire \GPIO[25]~output_o ;
wire \GPIO[26]~output_o ;
wire \GPIO[27]~output_o ;
wire \GPIO[28]~output_o ;
wire \GPIO[29]~output_o ;
wire \GPIO[30]~output_o ;
wire \GPIO[31]~output_o ;
wire \GPIO[32]~output_o ;
wire \GPIO[34]~output_o ;
wire \GPIO[35]~output_o ;
wire \GPIO[33]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX0[7]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[7]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[7]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[7]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[7]~output_o ;
wire \MAX10_CLK1_50~input_o ;
wire \MAX10_CLK1_50~inputclkctrl_outclk ;
wire \uart_dbg|UART_TX|bit_index[0]~4_combout ;
wire \SW[9]~input_o ;
wire \db_clock|sw_sync~q ;
wire \db_clock|count[0]~20_combout ;
wire \db_clock|count[13]~54_combout ;
wire \db_clock|count[0]~21 ;
wire \db_clock|count[1]~22_combout ;
wire \db_clock|count[1]~23 ;
wire \db_clock|count[2]~24_combout ;
wire \db_clock|count[2]~25 ;
wire \db_clock|count[3]~26_combout ;
wire \db_clock|count[3]~27 ;
wire \db_clock|count[4]~28_combout ;
wire \db_clock|count[4]~29 ;
wire \db_clock|count[5]~30_combout ;
wire \db_clock|count[5]~31 ;
wire \db_clock|count[6]~32_combout ;
wire \db_clock|count[6]~33 ;
wire \db_clock|count[7]~34_combout ;
wire \db_clock|count[7]~35 ;
wire \db_clock|count[8]~36_combout ;
wire \db_clock|count[8]~feeder_combout ;
wire \db_clock|count[8]~37 ;
wire \db_clock|count[9]~38_combout ;
wire \db_clock|count[9]~feeder_combout ;
wire \db_clock|count[9]~39 ;
wire \db_clock|count[10]~40_combout ;
wire \db_clock|count[10]~41 ;
wire \db_clock|count[11]~42_combout ;
wire \db_clock|count[11]~43 ;
wire \db_clock|count[12]~44_combout ;
wire \db_clock|count[12]~45 ;
wire \db_clock|count[13]~46_combout ;
wire \db_clock|count[13]~47 ;
wire \db_clock|count[14]~48_combout ;
wire \db_clock|count[14]~49 ;
wire \db_clock|count[15]~50_combout ;
wire \db_clock|Equal0~5_combout ;
wire \db_clock|count[15]~51 ;
wire \db_clock|count[16]~52_combout ;
wire \db_clock|count[16]~53 ;
wire \db_clock|count[17]~55_combout ;
wire \db_clock|count[17]~56 ;
wire \db_clock|count[18]~57_combout ;
wire \db_clock|count[18]~58 ;
wire \db_clock|count[19]~59_combout ;
wire \db_clock|Equal0~0_combout ;
wire \db_clock|Equal0~4_combout ;
wire \db_clock|Equal0~1_combout ;
wire \db_clock|Equal0~2_combout ;
wire \db_clock|Equal0~3_combout ;
wire \db_clock|Equal0~6_combout ;
wire \db_clock|sw_stable~0_combout ;
wire \db_clock|sw_stable~q ;
wire \db_clock|sw_prev~feeder_combout ;
wire \db_clock|sw_prev~q ;
wire \db_clock|step_pulse~0_combout ;
wire \db_clock|step_pulse~q ;
wire \uart_dbg|prev_step~q ;
wire \uart_dbg|trigger_send~0_combout ;
wire \uart_dbg|trigger_send~q ;
wire \uart_dbg|idle_counter[0]~16_combout ;
wire \uart_dbg|idle_counter[0]~17 ;
wire \uart_dbg|idle_counter[1]~18_combout ;
wire \uart_dbg|idle_counter[1]~19 ;
wire \uart_dbg|idle_counter[2]~20_combout ;
wire \uart_dbg|idle_counter[2]~21 ;
wire \uart_dbg|idle_counter[3]~22_combout ;
wire \uart_dbg|idle_counter[3]~23 ;
wire \uart_dbg|idle_counter[4]~24_combout ;
wire \uart_dbg|idle_counter[4]~25 ;
wire \uart_dbg|idle_counter[5]~26_combout ;
wire \uart_dbg|idle_counter[5]~27 ;
wire \uart_dbg|idle_counter[6]~28_combout ;
wire \uart_dbg|idle_counter[6]~29 ;
wire \uart_dbg|idle_counter[7]~30_combout ;
wire \uart_dbg|idle_counter[7]~31 ;
wire \uart_dbg|idle_counter[8]~32_combout ;
wire \uart_dbg|idle_counter[8]~33 ;
wire \uart_dbg|idle_counter[9]~34_combout ;
wire \uart_dbg|idle_counter[9]~35 ;
wire \uart_dbg|idle_counter[10]~36_combout ;
wire \uart_dbg|idle_counter[10]~37 ;
wire \uart_dbg|idle_counter[11]~38_combout ;
wire \uart_dbg|idle_counter[11]~39 ;
wire \uart_dbg|idle_counter[12]~40_combout ;
wire \uart_dbg|idle_counter[12]~41 ;
wire \uart_dbg|idle_counter[13]~42_combout ;
wire \uart_dbg|idle_counter[13]~43 ;
wire \uart_dbg|idle_counter[14]~44_combout ;
wire \uart_dbg|LessThan3~0_combout ;
wire \uart_dbg|idle_counter[14]~45 ;
wire \uart_dbg|idle_counter[15]~46_combout ;
wire \uart_dbg|LessThan3~1_combout ;
wire \uart_dbg|LessThan3~2_combout ;
wire \uart_dbg|LessThan3~3_combout ;
wire \uart_dbg|LessThan3~4_combout ;
wire \uart_dbg|Selector9~4_combout ;
wire \uart_dbg|index[0]~7_combout ;
wire \uart_dbg|Selector8~0_combout ;
wire \uart_dbg|state.001~q ;
wire \uart_dbg|Selector0~0_combout ;
wire \uart_dbg|index[2]~12 ;
wire \uart_dbg|index[3]~13_combout ;
wire \uart_dbg|index[3]~14 ;
wire \uart_dbg|index[4]~15_combout ;
wire \db_clock|step_pulse~clkctrl_outclk ;
wire \ProgCounter|Counter[0]~2_combout ;
wire \SW[8]~input_o ;
wire \db_reset|sw_sync~feeder_combout ;
wire \db_reset|sw_sync~q ;
wire \db_reset|count[0]~20_combout ;
wire \db_reset|count[12]~54_combout ;
wire \db_reset|count[0]~21 ;
wire \db_reset|count[1]~22_combout ;
wire \db_reset|count[1]~23 ;
wire \db_reset|count[2]~24_combout ;
wire \db_reset|count[2]~25 ;
wire \db_reset|count[3]~26_combout ;
wire \db_reset|count[3]~27 ;
wire \db_reset|count[4]~28_combout ;
wire \db_reset|count[4]~29 ;
wire \db_reset|count[5]~30_combout ;
wire \db_reset|count[5]~31 ;
wire \db_reset|count[6]~32_combout ;
wire \db_reset|count[6]~33 ;
wire \db_reset|count[7]~34_combout ;
wire \db_reset|count[7]~35 ;
wire \db_reset|count[8]~36_combout ;
wire \db_reset|count[8]~37 ;
wire \db_reset|count[9]~38_combout ;
wire \db_reset|count[9]~39 ;
wire \db_reset|count[10]~40_combout ;
wire \db_reset|count[10]~41 ;
wire \db_reset|count[11]~42_combout ;
wire \db_reset|count[11]~43 ;
wire \db_reset|count[12]~44_combout ;
wire \db_reset|count[12]~45 ;
wire \db_reset|count[13]~46_combout ;
wire \db_reset|count[13]~47 ;
wire \db_reset|count[14]~48_combout ;
wire \db_reset|count[14]~49 ;
wire \db_reset|count[15]~50_combout ;
wire \db_reset|count[15]~51 ;
wire \db_reset|count[16]~52_combout ;
wire \db_reset|count[16]~53 ;
wire \db_reset|count[17]~55_combout ;
wire \db_reset|count[17]~56 ;
wire \db_reset|count[18]~57_combout ;
wire \db_reset|count[18]~58 ;
wire \db_reset|count[19]~59_combout ;
wire \db_reset|Equal0~0_combout ;
wire \db_reset|Equal0~5_combout ;
wire \db_reset|Equal0~4_combout ;
wire \db_reset|Equal0~1_combout ;
wire \db_reset|Equal0~2_combout ;
wire \db_reset|Equal0~3_combout ;
wire \db_reset|Equal0~6_combout ;
wire \db_reset|reset_clean~0_combout ;
wire \db_reset|reset_clean~feeder_combout ;
wire \db_reset|reset_clean~q ;
wire \Controller|state.PHASE_2~q ;
wire \Controller|state.PHASE_3~q ;
wire \Controller|state.PHASE_4~q ;
wire \Controller|state.IDLE~feeder_combout ;
wire \Controller|state.IDLE~q ;
wire \Controller|next_state~2_combout ;
wire \Controller|state.PHASE_1~q ;
wire \ProgCounter|Counter[1]~1_combout ;
wire \ProgCounter|Counter[2]~0_combout ;
wire \Controller|EnableALU~0_combout ;
wire \Controller|Selector1~0_combout ;
wire \SW[2]~input_o ;
wire \Controller|LatchB~0_combout ;
wire \AccA|IB_BUS[2]~11_combout ;
wire \AccA|IB_BUS[2]~15_combout ;
wire \Controller|LatchB~1_combout ;
wire \Controller|Decoder0~0_combout ;
wire \ALU|Add0~1_combout ;
wire \SW[1]~input_o ;
wire \AccA|IB_BUS[1]~9_combout ;
wire \AccA|IB_BUS[1]~14_combout ;
wire \Controller|Selector1~1_combout ;
wire \AccA|IB_BUS[0]~6_combout ;
wire \ALU|Add0~2_combout ;
wire \Controller|LatchA~0_combout ;
wire \ALU|Add0~5_cout ;
wire \ALU|Add0~6_combout ;
wire \SW[0]~input_o ;
wire \AccA|IB_BUS[0]~7_combout ;
wire \AccA|IB_BUS[0]~13_combout ;
wire \AccA|IB_BUS[0]~8_combout ;
wire \ALU|Add0~3_combout ;
wire \ALU|Add0~7 ;
wire \ALU|Add0~8_combout ;
wire \AccA|IB_BUS[1]~10_combout ;
wire \ALU|Add0~9 ;
wire \ALU|Add0~10_combout ;
wire \AccA|IB_BUS[2]~12_combout ;
wire \SW[3]~input_o ;
wire \InstrReg|IB_BUS[3]~2_combout ;
wire \InstrReg|IB_BUS[3]~4_combout ;
wire \ALU|Add0~0_combout ;
wire \ALU|Add0~11 ;
wire \ALU|Add0~12_combout ;
wire \InstrReg|IB_BUS[3]~3_combout ;
wire \uart_dbg|nibble_to_ascii~7_combout ;
wire \uart_dbg|buffer[2][6]~4_combout ;
wire \uart_dbg|buffer[2][6]~q ;
wire \uart_dbg|nibble_to_ascii~6_combout ;
wire \uart_dbg|buffer[10][6]~3_combout ;
wire \uart_dbg|buffer[10][6]~q ;
wire \uart_dbg|Mux1~0_combout ;
wire \uart_dbg|nibble_to_ascii~8_combout ;
wire \uart_dbg|buffer[6][6]~5_combout ;
wire \uart_dbg|buffer[6][6]~q ;
wire \uart_dbg|Mux1~1_combout ;
wire \uart_dbg|Mux1~2_combout ;
wire \uart_dbg|nibble_to_ascii~13_combout ;
wire \uart_dbg|buffer[6][2]~q ;
wire \uart_dbg|nibble_to_ascii~14_combout ;
wire \uart_dbg|buffer[2][2]~q ;
wire \uart_dbg|Mux5~2_combout ;
wire \uart_dbg|Mux6~2_combout ;
wire \uart_dbg|nibble_to_ascii~12_combout ;
wire \uart_dbg|buffer[10][2]~q ;
wire \uart_dbg|Mux5~1_combout ;
wire \uart_dbg|Mux7~0_combout ;
wire \uart_dbg|Mux5~0_combout ;
wire \uart_dbg|Mux5~3_combout ;
wire \uart_dbg|Equal0~2_combout ;
wire \uart_dbg|Mux3~3_combout ;
wire \uart_dbg|buffer[10][4]~q ;
wire \uart_dbg|Mux3~0_combout ;
wire \uart_dbg|buffer[6][4]~q ;
wire \uart_dbg|buffer[2][4]~q ;
wire \uart_dbg|Mux3~1_combout ;
wire \uart_dbg|Mux3~2_combout ;
wire \uart_dbg|Mux3~4_combout ;
wire \uart_dbg|Mux2~2_combout ;
wire \uart_dbg|Mux2~3_combout ;
wire \uart_dbg|Mux7~2_combout ;
wire \uart_dbg|nibble_to_ascii~9_combout ;
wire \uart_dbg|buffer[10][0]~q ;
wire \ALU|Add0~13 ;
wire \ALU|Add0~14_combout ;
wire \uart_dbg|buffer[14][0]~q ;
wire \uart_dbg|nibble_to_ascii~11_combout ;
wire \uart_dbg|buffer[2][0]~q ;
wire \uart_dbg|nibble_to_ascii~10_combout ;
wire \uart_dbg|buffer[6][0]~q ;
wire \uart_dbg|Mux7~3_combout ;
wire \uart_dbg|Mux7~4_combout ;
wire \uart_dbg|Mux4~1_combout ;
wire \uart_dbg|Mux7~1_combout ;
wire \uart_dbg|Mux7~5_combout ;
wire \uart_dbg|Equal0~1_combout ;
wire \uart_dbg|Selector0~1_combout ;
wire \uart_dbg|index[0]~17_combout ;
wire \uart_dbg|index[0]~8 ;
wire \uart_dbg|index[1]~9_combout ;
wire \uart_dbg|index[1]~10 ;
wire \uart_dbg|index[2]~11_combout ;
wire \uart_dbg|Mux6~3_combout ;
wire \uart_dbg|nibble_to_ascii~2_combout ;
wire \uart_dbg|buffer[10][1]~q ;
wire \uart_dbg|nibble_to_ascii~0_combout ;
wire \uart_dbg|buffer[6][1]~feeder_combout ;
wire \uart_dbg|buffer[6][1]~q ;
wire \uart_dbg|nibble_to_ascii~1_combout ;
wire \uart_dbg|buffer[2][1]~q ;
wire \uart_dbg|Mux6~0_combout ;
wire \uart_dbg|Mux6~1_combout ;
wire \uart_dbg|Mux6~4_combout ;
wire \uart_dbg|Mux4~3_combout ;
wire \uart_dbg|nibble_to_ascii~4_combout ;
wire \uart_dbg|buffer[2][3]~q ;
wire \uart_dbg|nibble_to_ascii~3_combout ;
wire \uart_dbg|buffer[10][3]~q ;
wire \uart_dbg|Mux4~0_combout ;
wire \uart_dbg|nibble_to_ascii~5_combout ;
wire \uart_dbg|buffer[6][3]~q ;
wire \uart_dbg|Mux4~2_combout ;
wire \uart_dbg|Mux4~4_combout ;
wire \uart_dbg|Equal0~0_combout ;
wire \uart_dbg|Selector9~2_combout ;
wire \uart_dbg|state.000~0_combout ;
wire \uart_dbg|state.000~q ;
wire \uart_dbg|Selector9~3_combout ;
wire \uart_dbg|Selector9~5_combout ;
wire \uart_dbg|state.010~q ;
wire \uart_dbg|Selector0~2_combout ;
wire \uart_dbg|tx_start~q ;
wire \uart_dbg|UART_TX|bit_index[2]~6_combout ;
wire \uart_dbg|UART_TX|bit_index[0]~5 ;
wire \uart_dbg|UART_TX|bit_index[1]~7_combout ;
wire \uart_dbg|UART_TX|bit_index[1]~8 ;
wire \uart_dbg|UART_TX|bit_index[2]~9_combout ;
wire \uart_dbg|UART_TX|bit_index[2]~10 ;
wire \uart_dbg|UART_TX|bit_index[3]~11_combout ;
wire \uart_dbg|UART_TX|tx~0_combout ;
wire \uart_dbg|UART_TX|tx_busy~0_combout ;
wire \uart_dbg|UART_TX|tx_busy~q ;
wire \uart_dbg|UART_TX|baud_cnt[0]~16_combout ;
wire \uart_dbg|UART_TX|baud_cnt[12]~36_combout ;
wire \uart_dbg|UART_TX|baud_cnt[0]~17 ;
wire \uart_dbg|UART_TX|baud_cnt[1]~18_combout ;
wire \uart_dbg|UART_TX|baud_cnt[1]~19 ;
wire \uart_dbg|UART_TX|baud_cnt[2]~20_combout ;
wire \uart_dbg|UART_TX|baud_cnt[2]~21 ;
wire \uart_dbg|UART_TX|baud_cnt[3]~22_combout ;
wire \uart_dbg|UART_TX|baud_cnt[3]~23 ;
wire \uart_dbg|UART_TX|baud_cnt[4]~24_combout ;
wire \uart_dbg|UART_TX|baud_cnt[4]~25 ;
wire \uart_dbg|UART_TX|baud_cnt[5]~26_combout ;
wire \uart_dbg|UART_TX|baud_cnt[5]~27 ;
wire \uart_dbg|UART_TX|baud_cnt[6]~28_combout ;
wire \uart_dbg|UART_TX|baud_cnt[6]~29 ;
wire \uart_dbg|UART_TX|baud_cnt[7]~30_combout ;
wire \uart_dbg|UART_TX|baud_cnt[7]~31 ;
wire \uart_dbg|UART_TX|baud_cnt[8]~32_combout ;
wire \uart_dbg|UART_TX|LessThan0~2_combout ;
wire \uart_dbg|UART_TX|LessThan0~3_combout ;
wire \uart_dbg|UART_TX|baud_cnt[8]~33 ;
wire \uart_dbg|UART_TX|baud_cnt[9]~34_combout ;
wire \uart_dbg|UART_TX|baud_cnt[9]~35 ;
wire \uart_dbg|UART_TX|baud_cnt[10]~37_combout ;
wire \uart_dbg|UART_TX|baud_cnt[10]~38 ;
wire \uart_dbg|UART_TX|baud_cnt[11]~39_combout ;
wire \uart_dbg|UART_TX|baud_cnt[11]~40 ;
wire \uart_dbg|UART_TX|baud_cnt[12]~41_combout ;
wire \uart_dbg|UART_TX|baud_cnt[12]~42 ;
wire \uart_dbg|UART_TX|baud_cnt[13]~43_combout ;
wire \uart_dbg|UART_TX|baud_cnt[13]~44 ;
wire \uart_dbg|UART_TX|baud_cnt[14]~45_combout ;
wire \uart_dbg|UART_TX|LessThan0~0_combout ;
wire \uart_dbg|UART_TX|baud_cnt[14]~46 ;
wire \uart_dbg|UART_TX|baud_cnt[15]~47_combout ;
wire \uart_dbg|UART_TX|LessThan0~1_combout ;
wire \uart_dbg|UART_TX|LessThan0~4_combout ;
wire \uart_dbg|UART_TX|baud_tick~0_combout ;
wire \uart_dbg|UART_TX|baud_tick~q ;
wire \uart_dbg|UART_TX|tx~1_combout ;
wire \uart_dbg|UART_TX|tx_shift[8]~17_combout ;
wire \uart_dbg|UART_TX|tx_shift~1_combout ;
wire \uart_dbg|UART_TX|tx_shift~8_combout ;
wire \uart_dbg|UART_TX|tx_shift~7_combout ;
wire \uart_dbg|UART_TX|tx_shift~6_combout ;
wire \uart_dbg|UART_TX|tx_shift~5_combout ;
wire \uart_dbg|UART_TX|tx_shift~4_combout ;
wire \uart_dbg|UART_TX|tx_shift~3_combout ;
wire \uart_dbg|UART_TX|tx_shift~2_combout ;
wire \uart_dbg|UART_TX|tx_shift~0_combout ;
wire \uart_dbg|UART_TX|tx~2_combout ;
wire \uart_dbg|UART_TX|tx~q ;
wire \OutReg|rOut[0]~feeder_combout ;
wire \OutReg|rOut[1]~feeder_combout ;
wire \SEG0|WideOr6~0_combout ;
wire \SEG0|WideOr5~0_combout ;
wire \SEG0|WideOr4~0_combout ;
wire \SEG0|WideOr3~0_combout ;
wire \SEG0|WideOr2~0_combout ;
wire \SEG0|WideOr1~0_combout ;
wire \SEG0|WideOr0~0_combout ;
wire \SEG1|WideOr6~0_combout ;
wire \SEG1|WideOr5~0_combout ;
wire \SEG1|WideOr4~0_combout ;
wire \SEG1|WideOr3~0_combout ;
wire \SEG1|WideOr2~0_combout ;
wire \SEG1|WideOr1~0_combout ;
wire \SEG1|WideOr0~0_combout ;
wire \SEG2|WideOr6~0_combout ;
wire \SEG2|WideOr5~0_combout ;
wire \SEG2|WideOr4~0_combout ;
wire \SEG2|WideOr3~0_combout ;
wire \SEG2|WideOr2~0_combout ;
wire \SEG2|WideOr1~0_combout ;
wire \SEG2|WideOr0~0_combout ;
wire \SEG4|WideOr6~0_combout ;
wire \SEG4|WideOr5~0_combout ;
wire \SEG4|WideOr4~0_combout ;
wire \SEG4|WideOr3~0_combout ;
wire \SEG4|WideOr2~0_combout ;
wire \SEG4|WideOr1~0_combout ;
wire \SEG4|WideOr0~0_combout ;
wire \SEG5|WideOr6~0_combout ;
wire \SEG5|WideOr5~0_combout ;
wire \SEG5|WideOr4~0_combout ;
wire \SEG5|WideOr3~0_combout ;
wire \SEG5|WideOr2~0_combout ;
wire \SEG5|WideOr1~0_combout ;
wire \SEG5|WideOr0~0_combout ;
wire [19:0] \db_reset|count ;
wire [15:0] \uart_dbg|UART_TX|baud_cnt ;
wire [3:0] \InstrReg|regInstr ;
wire [19:0] \db_clock|count ;
wire [3:0] \uart_dbg|UART_TX|bit_index ;
wire [5:0] \uart_dbg|index ;
wire [3:0] \OutReg|rOut ;
wire [15:0] \uart_dbg|idle_counter ;
wire [3:0] \AccB|regB ;
wire [3:0] \AccA|regA ;
wire [3:0] \ProgCounter|Counter ;
wire [9:0] \uart_dbg|UART_TX|tx_shift ;
wire [7:0] \uart_dbg|tx_data ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y42_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \GPIO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \GPIO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \GPIO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \GPIO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \GPIO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \GPIO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \GPIO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \GPIO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \GPIO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \GPIO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
fiftyfivenm_io_obuf \GPIO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[10]~output .bus_hold = "false";
defparam \GPIO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \GPIO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[11]~output .bus_hold = "false";
defparam \GPIO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \GPIO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[12]~output .bus_hold = "false";
defparam \GPIO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \GPIO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[13]~output .bus_hold = "false";
defparam \GPIO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \GPIO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[14]~output .bus_hold = "false";
defparam \GPIO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \GPIO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[15]~output .bus_hold = "false";
defparam \GPIO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \GPIO[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[16]~output .bus_hold = "false";
defparam \GPIO[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \GPIO[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[17]~output .bus_hold = "false";
defparam \GPIO[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
fiftyfivenm_io_obuf \GPIO[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[18]~output .bus_hold = "false";
defparam \GPIO[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \GPIO[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[19]~output .bus_hold = "false";
defparam \GPIO[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
fiftyfivenm_io_obuf \GPIO[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[20]~output .bus_hold = "false";
defparam \GPIO[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \GPIO[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[21]~output .bus_hold = "false";
defparam \GPIO[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
fiftyfivenm_io_obuf \GPIO[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[22]~output .bus_hold = "false";
defparam \GPIO[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
fiftyfivenm_io_obuf \GPIO[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[23]~output .bus_hold = "false";
defparam \GPIO[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
fiftyfivenm_io_obuf \GPIO[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[24]~output .bus_hold = "false";
defparam \GPIO[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \GPIO[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[25]~output .bus_hold = "false";
defparam \GPIO[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \GPIO[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[26]~output .bus_hold = "false";
defparam \GPIO[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N30
fiftyfivenm_io_obuf \GPIO[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[27]~output .bus_hold = "false";
defparam \GPIO[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \GPIO[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[28]~output .bus_hold = "false";
defparam \GPIO[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
fiftyfivenm_io_obuf \GPIO[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[29]~output .bus_hold = "false";
defparam \GPIO[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \GPIO[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[30]~output .bus_hold = "false";
defparam \GPIO[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \GPIO[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[31]~output .bus_hold = "false";
defparam \GPIO[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \GPIO[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[32]~output .bus_hold = "false";
defparam \GPIO[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \GPIO[34]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[34]~output .bus_hold = "false";
defparam \GPIO[34]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
fiftyfivenm_io_obuf \GPIO[35]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[35]~output .bus_hold = "false";
defparam \GPIO[35]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \GPIO[33]~output (
	.i(\uart_dbg|UART_TX|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[33]~output .bus_hold = "false";
defparam \GPIO[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\OutReg|rOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\OutReg|rOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\OutReg|rOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\OutReg|rOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\ALU|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\SEG0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\SEG0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\SEG0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\SEG0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\SEG0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\SEG0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\SEG0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\SEG1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\SEG1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\SEG1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\SEG1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\SEG1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\SEG1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\SEG1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\SEG2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\SEG2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\SEG2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\SEG2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\SEG2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\SEG2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\SEG2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(\SEG4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(\SEG4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(\SEG4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(\SEG4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(\SEG4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(\SEG4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(!\SEG4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(\SEG5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(\SEG5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(\SEG5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(\SEG5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(\SEG5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(\SEG5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(!\SEG5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \MAX10_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N10
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|bit_index[0]~4 (
// Equation(s):
// \uart_dbg|UART_TX|bit_index[0]~4_combout  = (\uart_dbg|UART_TX|bit_index [0] & (\uart_dbg|UART_TX|baud_tick~q  $ (VCC))) # (!\uart_dbg|UART_TX|bit_index [0] & (\uart_dbg|UART_TX|baud_tick~q  & VCC))
// \uart_dbg|UART_TX|bit_index[0]~5  = CARRY((\uart_dbg|UART_TX|bit_index [0] & \uart_dbg|UART_TX|baud_tick~q ))

	.dataa(\uart_dbg|UART_TX|bit_index [0]),
	.datab(\uart_dbg|UART_TX|baud_tick~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|bit_index[0]~4_combout ),
	.cout(\uart_dbg|UART_TX|bit_index[0]~5 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|bit_index[0]~4 .lut_mask = 16'h6688;
defparam \uart_dbg|UART_TX|bit_index[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y21_N1
dffeas \db_clock|sw_sync (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|sw_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|sw_sync .is_wysiwyg = "true";
defparam \db_clock|sw_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N12
fiftyfivenm_lcell_comb \db_clock|count[0]~20 (
// Equation(s):
// \db_clock|count[0]~20_combout  = \db_clock|count [0] $ (VCC)
// \db_clock|count[0]~21  = CARRY(\db_clock|count [0])

	.dataa(\db_clock|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\db_clock|count[0]~20_combout ),
	.cout(\db_clock|count[0]~21 ));
// synopsys translate_off
defparam \db_clock|count[0]~20 .lut_mask = 16'h55AA;
defparam \db_clock|count[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N0
fiftyfivenm_lcell_comb \db_clock|count[13]~54 (
// Equation(s):
// \db_clock|count[13]~54_combout  = (\db_clock|sw_stable~q  $ (!\db_clock|sw_sync~q )) # (!\db_clock|Equal0~6_combout )

	.dataa(\db_clock|sw_stable~q ),
	.datab(gnd),
	.datac(\db_clock|sw_sync~q ),
	.datad(\db_clock|Equal0~6_combout ),
	.cin(gnd),
	.combout(\db_clock|count[13]~54_combout ),
	.cout());
// synopsys translate_off
defparam \db_clock|count[13]~54 .lut_mask = 16'hA5FF;
defparam \db_clock|count[13]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N13
dffeas \db_clock|count[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[0] .is_wysiwyg = "true";
defparam \db_clock|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N14
fiftyfivenm_lcell_comb \db_clock|count[1]~22 (
// Equation(s):
// \db_clock|count[1]~22_combout  = (\db_clock|count [1] & (!\db_clock|count[0]~21 )) # (!\db_clock|count [1] & ((\db_clock|count[0]~21 ) # (GND)))
// \db_clock|count[1]~23  = CARRY((!\db_clock|count[0]~21 ) # (!\db_clock|count [1]))

	.dataa(\db_clock|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[0]~21 ),
	.combout(\db_clock|count[1]~22_combout ),
	.cout(\db_clock|count[1]~23 ));
// synopsys translate_off
defparam \db_clock|count[1]~22 .lut_mask = 16'h5A5F;
defparam \db_clock|count[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y22_N15
dffeas \db_clock|count[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[1] .is_wysiwyg = "true";
defparam \db_clock|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N16
fiftyfivenm_lcell_comb \db_clock|count[2]~24 (
// Equation(s):
// \db_clock|count[2]~24_combout  = (\db_clock|count [2] & (\db_clock|count[1]~23  $ (GND))) # (!\db_clock|count [2] & (!\db_clock|count[1]~23  & VCC))
// \db_clock|count[2]~25  = CARRY((\db_clock|count [2] & !\db_clock|count[1]~23 ))

	.dataa(gnd),
	.datab(\db_clock|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[1]~23 ),
	.combout(\db_clock|count[2]~24_combout ),
	.cout(\db_clock|count[2]~25 ));
// synopsys translate_off
defparam \db_clock|count[2]~24 .lut_mask = 16'hC30C;
defparam \db_clock|count[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y22_N17
dffeas \db_clock|count[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[2] .is_wysiwyg = "true";
defparam \db_clock|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N18
fiftyfivenm_lcell_comb \db_clock|count[3]~26 (
// Equation(s):
// \db_clock|count[3]~26_combout  = (\db_clock|count [3] & (!\db_clock|count[2]~25 )) # (!\db_clock|count [3] & ((\db_clock|count[2]~25 ) # (GND)))
// \db_clock|count[3]~27  = CARRY((!\db_clock|count[2]~25 ) # (!\db_clock|count [3]))

	.dataa(\db_clock|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[2]~25 ),
	.combout(\db_clock|count[3]~26_combout ),
	.cout(\db_clock|count[3]~27 ));
// synopsys translate_off
defparam \db_clock|count[3]~26 .lut_mask = 16'h5A5F;
defparam \db_clock|count[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y22_N19
dffeas \db_clock|count[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[3] .is_wysiwyg = "true";
defparam \db_clock|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N20
fiftyfivenm_lcell_comb \db_clock|count[4]~28 (
// Equation(s):
// \db_clock|count[4]~28_combout  = (\db_clock|count [4] & (\db_clock|count[3]~27  $ (GND))) # (!\db_clock|count [4] & (!\db_clock|count[3]~27  & VCC))
// \db_clock|count[4]~29  = CARRY((\db_clock|count [4] & !\db_clock|count[3]~27 ))

	.dataa(\db_clock|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[3]~27 ),
	.combout(\db_clock|count[4]~28_combout ),
	.cout(\db_clock|count[4]~29 ));
// synopsys translate_off
defparam \db_clock|count[4]~28 .lut_mask = 16'hA50A;
defparam \db_clock|count[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y22_N21
dffeas \db_clock|count[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[4] .is_wysiwyg = "true";
defparam \db_clock|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N22
fiftyfivenm_lcell_comb \db_clock|count[5]~30 (
// Equation(s):
// \db_clock|count[5]~30_combout  = (\db_clock|count [5] & (!\db_clock|count[4]~29 )) # (!\db_clock|count [5] & ((\db_clock|count[4]~29 ) # (GND)))
// \db_clock|count[5]~31  = CARRY((!\db_clock|count[4]~29 ) # (!\db_clock|count [5]))

	.dataa(gnd),
	.datab(\db_clock|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[4]~29 ),
	.combout(\db_clock|count[5]~30_combout ),
	.cout(\db_clock|count[5]~31 ));
// synopsys translate_off
defparam \db_clock|count[5]~30 .lut_mask = 16'h3C3F;
defparam \db_clock|count[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y22_N23
dffeas \db_clock|count[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[5] .is_wysiwyg = "true";
defparam \db_clock|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N24
fiftyfivenm_lcell_comb \db_clock|count[6]~32 (
// Equation(s):
// \db_clock|count[6]~32_combout  = (\db_clock|count [6] & (\db_clock|count[5]~31  $ (GND))) # (!\db_clock|count [6] & (!\db_clock|count[5]~31  & VCC))
// \db_clock|count[6]~33  = CARRY((\db_clock|count [6] & !\db_clock|count[5]~31 ))

	.dataa(gnd),
	.datab(\db_clock|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[5]~31 ),
	.combout(\db_clock|count[6]~32_combout ),
	.cout(\db_clock|count[6]~33 ));
// synopsys translate_off
defparam \db_clock|count[6]~32 .lut_mask = 16'hC30C;
defparam \db_clock|count[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y22_N25
dffeas \db_clock|count[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[6] .is_wysiwyg = "true";
defparam \db_clock|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N26
fiftyfivenm_lcell_comb \db_clock|count[7]~34 (
// Equation(s):
// \db_clock|count[7]~34_combout  = (\db_clock|count [7] & (!\db_clock|count[6]~33 )) # (!\db_clock|count [7] & ((\db_clock|count[6]~33 ) # (GND)))
// \db_clock|count[7]~35  = CARRY((!\db_clock|count[6]~33 ) # (!\db_clock|count [7]))

	.dataa(\db_clock|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[6]~33 ),
	.combout(\db_clock|count[7]~34_combout ),
	.cout(\db_clock|count[7]~35 ));
// synopsys translate_off
defparam \db_clock|count[7]~34 .lut_mask = 16'h5A5F;
defparam \db_clock|count[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y22_N27
dffeas \db_clock|count[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[7] .is_wysiwyg = "true";
defparam \db_clock|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N28
fiftyfivenm_lcell_comb \db_clock|count[8]~36 (
// Equation(s):
// \db_clock|count[8]~36_combout  = (\db_clock|count [8] & (\db_clock|count[7]~35  $ (GND))) # (!\db_clock|count [8] & (!\db_clock|count[7]~35  & VCC))
// \db_clock|count[8]~37  = CARRY((\db_clock|count [8] & !\db_clock|count[7]~35 ))

	.dataa(gnd),
	.datab(\db_clock|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[7]~35 ),
	.combout(\db_clock|count[8]~36_combout ),
	.cout(\db_clock|count[8]~37 ));
// synopsys translate_off
defparam \db_clock|count[8]~36 .lut_mask = 16'hC30C;
defparam \db_clock|count[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N24
fiftyfivenm_lcell_comb \db_clock|count[8]~feeder (
// Equation(s):
// \db_clock|count[8]~feeder_combout  = \db_clock|count[8]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\db_clock|count[8]~36_combout ),
	.cin(gnd),
	.combout(\db_clock|count[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \db_clock|count[8]~feeder .lut_mask = 16'hFF00;
defparam \db_clock|count[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N25
dffeas \db_clock|count[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[8] .is_wysiwyg = "true";
defparam \db_clock|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N30
fiftyfivenm_lcell_comb \db_clock|count[9]~38 (
// Equation(s):
// \db_clock|count[9]~38_combout  = (\db_clock|count [9] & (!\db_clock|count[8]~37 )) # (!\db_clock|count [9] & ((\db_clock|count[8]~37 ) # (GND)))
// \db_clock|count[9]~39  = CARRY((!\db_clock|count[8]~37 ) # (!\db_clock|count [9]))

	.dataa(gnd),
	.datab(\db_clock|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[8]~37 ),
	.combout(\db_clock|count[9]~38_combout ),
	.cout(\db_clock|count[9]~39 ));
// synopsys translate_off
defparam \db_clock|count[9]~38 .lut_mask = 16'h3C3F;
defparam \db_clock|count[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N22
fiftyfivenm_lcell_comb \db_clock|count[9]~feeder (
// Equation(s):
// \db_clock|count[9]~feeder_combout  = \db_clock|count[9]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\db_clock|count[9]~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\db_clock|count[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \db_clock|count[9]~feeder .lut_mask = 16'hF0F0;
defparam \db_clock|count[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N23
dffeas \db_clock|count[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[9] .is_wysiwyg = "true";
defparam \db_clock|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N0
fiftyfivenm_lcell_comb \db_clock|count[10]~40 (
// Equation(s):
// \db_clock|count[10]~40_combout  = (\db_clock|count [10] & (\db_clock|count[9]~39  $ (GND))) # (!\db_clock|count [10] & (!\db_clock|count[9]~39  & VCC))
// \db_clock|count[10]~41  = CARRY((\db_clock|count [10] & !\db_clock|count[9]~39 ))

	.dataa(gnd),
	.datab(\db_clock|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[9]~39 ),
	.combout(\db_clock|count[10]~40_combout ),
	.cout(\db_clock|count[10]~41 ));
// synopsys translate_off
defparam \db_clock|count[10]~40 .lut_mask = 16'hC30C;
defparam \db_clock|count[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N1
dffeas \db_clock|count[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[10] .is_wysiwyg = "true";
defparam \db_clock|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N2
fiftyfivenm_lcell_comb \db_clock|count[11]~42 (
// Equation(s):
// \db_clock|count[11]~42_combout  = (\db_clock|count [11] & (!\db_clock|count[10]~41 )) # (!\db_clock|count [11] & ((\db_clock|count[10]~41 ) # (GND)))
// \db_clock|count[11]~43  = CARRY((!\db_clock|count[10]~41 ) # (!\db_clock|count [11]))

	.dataa(gnd),
	.datab(\db_clock|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[10]~41 ),
	.combout(\db_clock|count[11]~42_combout ),
	.cout(\db_clock|count[11]~43 ));
// synopsys translate_off
defparam \db_clock|count[11]~42 .lut_mask = 16'h3C3F;
defparam \db_clock|count[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N3
dffeas \db_clock|count[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[11] .is_wysiwyg = "true";
defparam \db_clock|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N4
fiftyfivenm_lcell_comb \db_clock|count[12]~44 (
// Equation(s):
// \db_clock|count[12]~44_combout  = (\db_clock|count [12] & (\db_clock|count[11]~43  $ (GND))) # (!\db_clock|count [12] & (!\db_clock|count[11]~43  & VCC))
// \db_clock|count[12]~45  = CARRY((\db_clock|count [12] & !\db_clock|count[11]~43 ))

	.dataa(gnd),
	.datab(\db_clock|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[11]~43 ),
	.combout(\db_clock|count[12]~44_combout ),
	.cout(\db_clock|count[12]~45 ));
// synopsys translate_off
defparam \db_clock|count[12]~44 .lut_mask = 16'hC30C;
defparam \db_clock|count[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N5
dffeas \db_clock|count[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[12] .is_wysiwyg = "true";
defparam \db_clock|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N6
fiftyfivenm_lcell_comb \db_clock|count[13]~46 (
// Equation(s):
// \db_clock|count[13]~46_combout  = (\db_clock|count [13] & (!\db_clock|count[12]~45 )) # (!\db_clock|count [13] & ((\db_clock|count[12]~45 ) # (GND)))
// \db_clock|count[13]~47  = CARRY((!\db_clock|count[12]~45 ) # (!\db_clock|count [13]))

	.dataa(\db_clock|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[12]~45 ),
	.combout(\db_clock|count[13]~46_combout ),
	.cout(\db_clock|count[13]~47 ));
// synopsys translate_off
defparam \db_clock|count[13]~46 .lut_mask = 16'h5A5F;
defparam \db_clock|count[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N7
dffeas \db_clock|count[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[13] .is_wysiwyg = "true";
defparam \db_clock|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N8
fiftyfivenm_lcell_comb \db_clock|count[14]~48 (
// Equation(s):
// \db_clock|count[14]~48_combout  = (\db_clock|count [14] & (\db_clock|count[13]~47  $ (GND))) # (!\db_clock|count [14] & (!\db_clock|count[13]~47  & VCC))
// \db_clock|count[14]~49  = CARRY((\db_clock|count [14] & !\db_clock|count[13]~47 ))

	.dataa(gnd),
	.datab(\db_clock|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[13]~47 ),
	.combout(\db_clock|count[14]~48_combout ),
	.cout(\db_clock|count[14]~49 ));
// synopsys translate_off
defparam \db_clock|count[14]~48 .lut_mask = 16'hC30C;
defparam \db_clock|count[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N9
dffeas \db_clock|count[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[14]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[14] .is_wysiwyg = "true";
defparam \db_clock|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N10
fiftyfivenm_lcell_comb \db_clock|count[15]~50 (
// Equation(s):
// \db_clock|count[15]~50_combout  = (\db_clock|count [15] & (!\db_clock|count[14]~49 )) # (!\db_clock|count [15] & ((\db_clock|count[14]~49 ) # (GND)))
// \db_clock|count[15]~51  = CARRY((!\db_clock|count[14]~49 ) # (!\db_clock|count [15]))

	.dataa(\db_clock|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[14]~49 ),
	.combout(\db_clock|count[15]~50_combout ),
	.cout(\db_clock|count[15]~51 ));
// synopsys translate_off
defparam \db_clock|count[15]~50 .lut_mask = 16'h5A5F;
defparam \db_clock|count[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N11
dffeas \db_clock|count[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[15]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[15] .is_wysiwyg = "true";
defparam \db_clock|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N28
fiftyfivenm_lcell_comb \db_clock|Equal0~5 (
// Equation(s):
// \db_clock|Equal0~5_combout  = (\db_clock|count [15]) # ((\db_clock|count [12]) # ((\db_clock|count [13]) # (!\db_clock|count [14])))

	.dataa(\db_clock|count [15]),
	.datab(\db_clock|count [12]),
	.datac(\db_clock|count [14]),
	.datad(\db_clock|count [13]),
	.cin(gnd),
	.combout(\db_clock|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \db_clock|Equal0~5 .lut_mask = 16'hFFEF;
defparam \db_clock|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N12
fiftyfivenm_lcell_comb \db_clock|count[16]~52 (
// Equation(s):
// \db_clock|count[16]~52_combout  = (\db_clock|count [16] & (\db_clock|count[15]~51  $ (GND))) # (!\db_clock|count [16] & (!\db_clock|count[15]~51  & VCC))
// \db_clock|count[16]~53  = CARRY((\db_clock|count [16] & !\db_clock|count[15]~51 ))

	.dataa(\db_clock|count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[15]~51 ),
	.combout(\db_clock|count[16]~52_combout ),
	.cout(\db_clock|count[16]~53 ));
// synopsys translate_off
defparam \db_clock|count[16]~52 .lut_mask = 16'hA50A;
defparam \db_clock|count[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N13
dffeas \db_clock|count[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[16]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[16] .is_wysiwyg = "true";
defparam \db_clock|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N14
fiftyfivenm_lcell_comb \db_clock|count[17]~55 (
// Equation(s):
// \db_clock|count[17]~55_combout  = (\db_clock|count [17] & (!\db_clock|count[16]~53 )) # (!\db_clock|count [17] & ((\db_clock|count[16]~53 ) # (GND)))
// \db_clock|count[17]~56  = CARRY((!\db_clock|count[16]~53 ) # (!\db_clock|count [17]))

	.dataa(gnd),
	.datab(\db_clock|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[16]~53 ),
	.combout(\db_clock|count[17]~55_combout ),
	.cout(\db_clock|count[17]~56 ));
// synopsys translate_off
defparam \db_clock|count[17]~55 .lut_mask = 16'h3C3F;
defparam \db_clock|count[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N15
dffeas \db_clock|count[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[17]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[17] .is_wysiwyg = "true";
defparam \db_clock|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N16
fiftyfivenm_lcell_comb \db_clock|count[18]~57 (
// Equation(s):
// \db_clock|count[18]~57_combout  = (\db_clock|count [18] & (\db_clock|count[17]~56  $ (GND))) # (!\db_clock|count [18] & (!\db_clock|count[17]~56  & VCC))
// \db_clock|count[18]~58  = CARRY((\db_clock|count [18] & !\db_clock|count[17]~56 ))

	.dataa(gnd),
	.datab(\db_clock|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_clock|count[17]~56 ),
	.combout(\db_clock|count[18]~57_combout ),
	.cout(\db_clock|count[18]~58 ));
// synopsys translate_off
defparam \db_clock|count[18]~57 .lut_mask = 16'hC30C;
defparam \db_clock|count[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N17
dffeas \db_clock|count[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[18]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[18] .is_wysiwyg = "true";
defparam \db_clock|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N18
fiftyfivenm_lcell_comb \db_clock|count[19]~59 (
// Equation(s):
// \db_clock|count[19]~59_combout  = \db_clock|count[18]~58  $ (\db_clock|count [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\db_clock|count [19]),
	.cin(\db_clock|count[18]~58 ),
	.combout(\db_clock|count[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \db_clock|count[19]~59 .lut_mask = 16'h0FF0;
defparam \db_clock|count[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N19
dffeas \db_clock|count[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|count[19]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_clock|count[13]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|count[19] .is_wysiwyg = "true";
defparam \db_clock|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N20
fiftyfivenm_lcell_comb \db_clock|Equal0~0 (
// Equation(s):
// \db_clock|Equal0~0_combout  = (((!\db_clock|count [18]) # (!\db_clock|count [17])) # (!\db_clock|count [19])) # (!\db_clock|count [16])

	.dataa(\db_clock|count [16]),
	.datab(\db_clock|count [19]),
	.datac(\db_clock|count [17]),
	.datad(\db_clock|count [18]),
	.cin(gnd),
	.combout(\db_clock|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \db_clock|Equal0~0 .lut_mask = 16'h7FFF;
defparam \db_clock|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N26
fiftyfivenm_lcell_comb \db_clock|Equal0~4 (
// Equation(s):
// \db_clock|Equal0~4_combout  = (\db_clock|count [8]) # ((\db_clock|count [10]) # ((\db_clock|count [11]) # (!\db_clock|count [9])))

	.dataa(\db_clock|count [8]),
	.datab(\db_clock|count [10]),
	.datac(\db_clock|count [9]),
	.datad(\db_clock|count [11]),
	.cin(gnd),
	.combout(\db_clock|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \db_clock|Equal0~4 .lut_mask = 16'hFFEF;
defparam \db_clock|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N8
fiftyfivenm_lcell_comb \db_clock|Equal0~1 (
// Equation(s):
// \db_clock|Equal0~1_combout  = (\db_clock|count [0]) # ((\db_clock|count [3]) # ((\db_clock|count [1]) # (\db_clock|count [2])))

	.dataa(\db_clock|count [0]),
	.datab(\db_clock|count [3]),
	.datac(\db_clock|count [1]),
	.datad(\db_clock|count [2]),
	.cin(gnd),
	.combout(\db_clock|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \db_clock|Equal0~1 .lut_mask = 16'hFFFE;
defparam \db_clock|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N10
fiftyfivenm_lcell_comb \db_clock|Equal0~2 (
// Equation(s):
// \db_clock|Equal0~2_combout  = (\db_clock|count [5]) # (\db_clock|count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\db_clock|count [5]),
	.datad(\db_clock|count [4]),
	.cin(gnd),
	.combout(\db_clock|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \db_clock|Equal0~2 .lut_mask = 16'hFFF0;
defparam \db_clock|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N4
fiftyfivenm_lcell_comb \db_clock|Equal0~3 (
// Equation(s):
// \db_clock|Equal0~3_combout  = (\db_clock|count [7]) # (((\db_clock|Equal0~1_combout ) # (\db_clock|Equal0~2_combout )) # (!\db_clock|count [6]))

	.dataa(\db_clock|count [7]),
	.datab(\db_clock|count [6]),
	.datac(\db_clock|Equal0~1_combout ),
	.datad(\db_clock|Equal0~2_combout ),
	.cin(gnd),
	.combout(\db_clock|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \db_clock|Equal0~3 .lut_mask = 16'hFFFB;
defparam \db_clock|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N28
fiftyfivenm_lcell_comb \db_clock|Equal0~6 (
// Equation(s):
// \db_clock|Equal0~6_combout  = (\db_clock|Equal0~5_combout ) # ((\db_clock|Equal0~0_combout ) # ((\db_clock|Equal0~4_combout ) # (\db_clock|Equal0~3_combout )))

	.dataa(\db_clock|Equal0~5_combout ),
	.datab(\db_clock|Equal0~0_combout ),
	.datac(\db_clock|Equal0~4_combout ),
	.datad(\db_clock|Equal0~3_combout ),
	.cin(gnd),
	.combout(\db_clock|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \db_clock|Equal0~6 .lut_mask = 16'hFFFE;
defparam \db_clock|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N30
fiftyfivenm_lcell_comb \db_clock|sw_stable~0 (
// Equation(s):
// \db_clock|sw_stable~0_combout  = (\db_clock|Equal0~6_combout  & ((\db_clock|sw_stable~q ))) # (!\db_clock|Equal0~6_combout  & (\db_clock|sw_sync~q ))

	.dataa(gnd),
	.datab(\db_clock|sw_sync~q ),
	.datac(\db_clock|sw_stable~q ),
	.datad(\db_clock|Equal0~6_combout ),
	.cin(gnd),
	.combout(\db_clock|sw_stable~0_combout ),
	.cout());
// synopsys translate_off
defparam \db_clock|sw_stable~0 .lut_mask = 16'hF0CC;
defparam \db_clock|sw_stable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N31
dffeas \db_clock|sw_stable (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|sw_stable~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|sw_stable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|sw_stable .is_wysiwyg = "true";
defparam \db_clock|sw_stable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
fiftyfivenm_lcell_comb \db_clock|sw_prev~feeder (
// Equation(s):
// \db_clock|sw_prev~feeder_combout  = \db_clock|sw_stable~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\db_clock|sw_stable~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\db_clock|sw_prev~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \db_clock|sw_prev~feeder .lut_mask = 16'hF0F0;
defparam \db_clock|sw_prev~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N23
dffeas \db_clock|sw_prev (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|sw_prev~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|sw_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|sw_prev .is_wysiwyg = "true";
defparam \db_clock|sw_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N14
fiftyfivenm_lcell_comb \db_clock|step_pulse~0 (
// Equation(s):
// \db_clock|step_pulse~0_combout  = (\db_clock|sw_stable~q  & !\db_clock|sw_prev~q )

	.dataa(\db_clock|sw_stable~q ),
	.datab(gnd),
	.datac(\db_clock|sw_prev~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\db_clock|step_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \db_clock|step_pulse~0 .lut_mask = 16'h0A0A;
defparam \db_clock|step_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N15
dffeas \db_clock|step_pulse (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_clock|step_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_clock|step_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_clock|step_pulse .is_wysiwyg = "true";
defparam \db_clock|step_pulse .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y48_N31
dffeas \uart_dbg|prev_step (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\db_clock|step_pulse~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|prev_step~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|prev_step .is_wysiwyg = "true";
defparam \uart_dbg|prev_step .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N30
fiftyfivenm_lcell_comb \uart_dbg|trigger_send~0 (
// Equation(s):
// \uart_dbg|trigger_send~0_combout  = (\db_clock|step_pulse~q  & !\uart_dbg|prev_step~q )

	.dataa(\db_clock|step_pulse~q ),
	.datab(gnd),
	.datac(\uart_dbg|prev_step~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_dbg|trigger_send~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|trigger_send~0 .lut_mask = 16'h0A0A;
defparam \uart_dbg|trigger_send~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y48_N15
dffeas \uart_dbg|trigger_send (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_dbg|trigger_send~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|trigger_send~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|trigger_send .is_wysiwyg = "true";
defparam \uart_dbg|trigger_send .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N0
fiftyfivenm_lcell_comb \uart_dbg|idle_counter[0]~16 (
// Equation(s):
// \uart_dbg|idle_counter[0]~16_combout  = \uart_dbg|idle_counter [0] $ (VCC)
// \uart_dbg|idle_counter[0]~17  = CARRY(\uart_dbg|idle_counter [0])

	.dataa(gnd),
	.datab(\uart_dbg|idle_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_dbg|idle_counter[0]~16_combout ),
	.cout(\uart_dbg|idle_counter[0]~17 ));
// synopsys translate_off
defparam \uart_dbg|idle_counter[0]~16 .lut_mask = 16'h33CC;
defparam \uart_dbg|idle_counter[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N1
dffeas \uart_dbg|idle_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|idle_counter[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|LessThan3~4_combout ),
	.sload(gnd),
	.ena(\uart_dbg|state.010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|idle_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|idle_counter[0] .is_wysiwyg = "true";
defparam \uart_dbg|idle_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N2
fiftyfivenm_lcell_comb \uart_dbg|idle_counter[1]~18 (
// Equation(s):
// \uart_dbg|idle_counter[1]~18_combout  = (\uart_dbg|idle_counter [1] & (!\uart_dbg|idle_counter[0]~17 )) # (!\uart_dbg|idle_counter [1] & ((\uart_dbg|idle_counter[0]~17 ) # (GND)))
// \uart_dbg|idle_counter[1]~19  = CARRY((!\uart_dbg|idle_counter[0]~17 ) # (!\uart_dbg|idle_counter [1]))

	.dataa(gnd),
	.datab(\uart_dbg|idle_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|idle_counter[0]~17 ),
	.combout(\uart_dbg|idle_counter[1]~18_combout ),
	.cout(\uart_dbg|idle_counter[1]~19 ));
// synopsys translate_off
defparam \uart_dbg|idle_counter[1]~18 .lut_mask = 16'h3C3F;
defparam \uart_dbg|idle_counter[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y48_N3
dffeas \uart_dbg|idle_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|idle_counter[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|LessThan3~4_combout ),
	.sload(gnd),
	.ena(\uart_dbg|state.010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|idle_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|idle_counter[1] .is_wysiwyg = "true";
defparam \uart_dbg|idle_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N4
fiftyfivenm_lcell_comb \uart_dbg|idle_counter[2]~20 (
// Equation(s):
// \uart_dbg|idle_counter[2]~20_combout  = (\uart_dbg|idle_counter [2] & (\uart_dbg|idle_counter[1]~19  $ (GND))) # (!\uart_dbg|idle_counter [2] & (!\uart_dbg|idle_counter[1]~19  & VCC))
// \uart_dbg|idle_counter[2]~21  = CARRY((\uart_dbg|idle_counter [2] & !\uart_dbg|idle_counter[1]~19 ))

	.dataa(gnd),
	.datab(\uart_dbg|idle_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|idle_counter[1]~19 ),
	.combout(\uart_dbg|idle_counter[2]~20_combout ),
	.cout(\uart_dbg|idle_counter[2]~21 ));
// synopsys translate_off
defparam \uart_dbg|idle_counter[2]~20 .lut_mask = 16'hC30C;
defparam \uart_dbg|idle_counter[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y48_N5
dffeas \uart_dbg|idle_counter[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|idle_counter[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|LessThan3~4_combout ),
	.sload(gnd),
	.ena(\uart_dbg|state.010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|idle_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|idle_counter[2] .is_wysiwyg = "true";
defparam \uart_dbg|idle_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N6
fiftyfivenm_lcell_comb \uart_dbg|idle_counter[3]~22 (
// Equation(s):
// \uart_dbg|idle_counter[3]~22_combout  = (\uart_dbg|idle_counter [3] & (!\uart_dbg|idle_counter[2]~21 )) # (!\uart_dbg|idle_counter [3] & ((\uart_dbg|idle_counter[2]~21 ) # (GND)))
// \uart_dbg|idle_counter[3]~23  = CARRY((!\uart_dbg|idle_counter[2]~21 ) # (!\uart_dbg|idle_counter [3]))

	.dataa(\uart_dbg|idle_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|idle_counter[2]~21 ),
	.combout(\uart_dbg|idle_counter[3]~22_combout ),
	.cout(\uart_dbg|idle_counter[3]~23 ));
// synopsys translate_off
defparam \uart_dbg|idle_counter[3]~22 .lut_mask = 16'h5A5F;
defparam \uart_dbg|idle_counter[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y48_N7
dffeas \uart_dbg|idle_counter[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|idle_counter[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|LessThan3~4_combout ),
	.sload(gnd),
	.ena(\uart_dbg|state.010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|idle_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|idle_counter[3] .is_wysiwyg = "true";
defparam \uart_dbg|idle_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N8
fiftyfivenm_lcell_comb \uart_dbg|idle_counter[4]~24 (
// Equation(s):
// \uart_dbg|idle_counter[4]~24_combout  = (\uart_dbg|idle_counter [4] & (\uart_dbg|idle_counter[3]~23  $ (GND))) # (!\uart_dbg|idle_counter [4] & (!\uart_dbg|idle_counter[3]~23  & VCC))
// \uart_dbg|idle_counter[4]~25  = CARRY((\uart_dbg|idle_counter [4] & !\uart_dbg|idle_counter[3]~23 ))

	.dataa(gnd),
	.datab(\uart_dbg|idle_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|idle_counter[3]~23 ),
	.combout(\uart_dbg|idle_counter[4]~24_combout ),
	.cout(\uart_dbg|idle_counter[4]~25 ));
// synopsys translate_off
defparam \uart_dbg|idle_counter[4]~24 .lut_mask = 16'hC30C;
defparam \uart_dbg|idle_counter[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y48_N9
dffeas \uart_dbg|idle_counter[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|idle_counter[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|LessThan3~4_combout ),
	.sload(gnd),
	.ena(\uart_dbg|state.010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|idle_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|idle_counter[4] .is_wysiwyg = "true";
defparam \uart_dbg|idle_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N10
fiftyfivenm_lcell_comb \uart_dbg|idle_counter[5]~26 (
// Equation(s):
// \uart_dbg|idle_counter[5]~26_combout  = (\uart_dbg|idle_counter [5] & (!\uart_dbg|idle_counter[4]~25 )) # (!\uart_dbg|idle_counter [5] & ((\uart_dbg|idle_counter[4]~25 ) # (GND)))
// \uart_dbg|idle_counter[5]~27  = CARRY((!\uart_dbg|idle_counter[4]~25 ) # (!\uart_dbg|idle_counter [5]))

	.dataa(\uart_dbg|idle_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|idle_counter[4]~25 ),
	.combout(\uart_dbg|idle_counter[5]~26_combout ),
	.cout(\uart_dbg|idle_counter[5]~27 ));
// synopsys translate_off
defparam \uart_dbg|idle_counter[5]~26 .lut_mask = 16'h5A5F;
defparam \uart_dbg|idle_counter[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y48_N11
dffeas \uart_dbg|idle_counter[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|idle_counter[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|LessThan3~4_combout ),
	.sload(gnd),
	.ena(\uart_dbg|state.010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|idle_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|idle_counter[5] .is_wysiwyg = "true";
defparam \uart_dbg|idle_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N12
fiftyfivenm_lcell_comb \uart_dbg|idle_counter[6]~28 (
// Equation(s):
// \uart_dbg|idle_counter[6]~28_combout  = (\uart_dbg|idle_counter [6] & (\uart_dbg|idle_counter[5]~27  $ (GND))) # (!\uart_dbg|idle_counter [6] & (!\uart_dbg|idle_counter[5]~27  & VCC))
// \uart_dbg|idle_counter[6]~29  = CARRY((\uart_dbg|idle_counter [6] & !\uart_dbg|idle_counter[5]~27 ))

	.dataa(\uart_dbg|idle_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|idle_counter[5]~27 ),
	.combout(\uart_dbg|idle_counter[6]~28_combout ),
	.cout(\uart_dbg|idle_counter[6]~29 ));
// synopsys translate_off
defparam \uart_dbg|idle_counter[6]~28 .lut_mask = 16'hA50A;
defparam \uart_dbg|idle_counter[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y48_N13
dffeas \uart_dbg|idle_counter[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|idle_counter[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|LessThan3~4_combout ),
	.sload(gnd),
	.ena(\uart_dbg|state.010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|idle_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|idle_counter[6] .is_wysiwyg = "true";
defparam \uart_dbg|idle_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N14
fiftyfivenm_lcell_comb \uart_dbg|idle_counter[7]~30 (
// Equation(s):
// \uart_dbg|idle_counter[7]~30_combout  = (\uart_dbg|idle_counter [7] & (!\uart_dbg|idle_counter[6]~29 )) # (!\uart_dbg|idle_counter [7] & ((\uart_dbg|idle_counter[6]~29 ) # (GND)))
// \uart_dbg|idle_counter[7]~31  = CARRY((!\uart_dbg|idle_counter[6]~29 ) # (!\uart_dbg|idle_counter [7]))

	.dataa(gnd),
	.datab(\uart_dbg|idle_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|idle_counter[6]~29 ),
	.combout(\uart_dbg|idle_counter[7]~30_combout ),
	.cout(\uart_dbg|idle_counter[7]~31 ));
// synopsys translate_off
defparam \uart_dbg|idle_counter[7]~30 .lut_mask = 16'h3C3F;
defparam \uart_dbg|idle_counter[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y48_N15
dffeas \uart_dbg|idle_counter[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|idle_counter[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|LessThan3~4_combout ),
	.sload(gnd),
	.ena(\uart_dbg|state.010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|idle_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|idle_counter[7] .is_wysiwyg = "true";
defparam \uart_dbg|idle_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N16
fiftyfivenm_lcell_comb \uart_dbg|idle_counter[8]~32 (
// Equation(s):
// \uart_dbg|idle_counter[8]~32_combout  = (\uart_dbg|idle_counter [8] & (\uart_dbg|idle_counter[7]~31  $ (GND))) # (!\uart_dbg|idle_counter [8] & (!\uart_dbg|idle_counter[7]~31  & VCC))
// \uart_dbg|idle_counter[8]~33  = CARRY((\uart_dbg|idle_counter [8] & !\uart_dbg|idle_counter[7]~31 ))

	.dataa(gnd),
	.datab(\uart_dbg|idle_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|idle_counter[7]~31 ),
	.combout(\uart_dbg|idle_counter[8]~32_combout ),
	.cout(\uart_dbg|idle_counter[8]~33 ));
// synopsys translate_off
defparam \uart_dbg|idle_counter[8]~32 .lut_mask = 16'hC30C;
defparam \uart_dbg|idle_counter[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y48_N17
dffeas \uart_dbg|idle_counter[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|idle_counter[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|LessThan3~4_combout ),
	.sload(gnd),
	.ena(\uart_dbg|state.010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|idle_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|idle_counter[8] .is_wysiwyg = "true";
defparam \uart_dbg|idle_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N18
fiftyfivenm_lcell_comb \uart_dbg|idle_counter[9]~34 (
// Equation(s):
// \uart_dbg|idle_counter[9]~34_combout  = (\uart_dbg|idle_counter [9] & (!\uart_dbg|idle_counter[8]~33 )) # (!\uart_dbg|idle_counter [9] & ((\uart_dbg|idle_counter[8]~33 ) # (GND)))
// \uart_dbg|idle_counter[9]~35  = CARRY((!\uart_dbg|idle_counter[8]~33 ) # (!\uart_dbg|idle_counter [9]))

	.dataa(gnd),
	.datab(\uart_dbg|idle_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|idle_counter[8]~33 ),
	.combout(\uart_dbg|idle_counter[9]~34_combout ),
	.cout(\uart_dbg|idle_counter[9]~35 ));
// synopsys translate_off
defparam \uart_dbg|idle_counter[9]~34 .lut_mask = 16'h3C3F;
defparam \uart_dbg|idle_counter[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y48_N19
dffeas \uart_dbg|idle_counter[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|idle_counter[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|LessThan3~4_combout ),
	.sload(gnd),
	.ena(\uart_dbg|state.010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|idle_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|idle_counter[9] .is_wysiwyg = "true";
defparam \uart_dbg|idle_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N20
fiftyfivenm_lcell_comb \uart_dbg|idle_counter[10]~36 (
// Equation(s):
// \uart_dbg|idle_counter[10]~36_combout  = (\uart_dbg|idle_counter [10] & (\uart_dbg|idle_counter[9]~35  $ (GND))) # (!\uart_dbg|idle_counter [10] & (!\uart_dbg|idle_counter[9]~35  & VCC))
// \uart_dbg|idle_counter[10]~37  = CARRY((\uart_dbg|idle_counter [10] & !\uart_dbg|idle_counter[9]~35 ))

	.dataa(gnd),
	.datab(\uart_dbg|idle_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|idle_counter[9]~35 ),
	.combout(\uart_dbg|idle_counter[10]~36_combout ),
	.cout(\uart_dbg|idle_counter[10]~37 ));
// synopsys translate_off
defparam \uart_dbg|idle_counter[10]~36 .lut_mask = 16'hC30C;
defparam \uart_dbg|idle_counter[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y48_N21
dffeas \uart_dbg|idle_counter[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|idle_counter[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|LessThan3~4_combout ),
	.sload(gnd),
	.ena(\uart_dbg|state.010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|idle_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|idle_counter[10] .is_wysiwyg = "true";
defparam \uart_dbg|idle_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N22
fiftyfivenm_lcell_comb \uart_dbg|idle_counter[11]~38 (
// Equation(s):
// \uart_dbg|idle_counter[11]~38_combout  = (\uart_dbg|idle_counter [11] & (!\uart_dbg|idle_counter[10]~37 )) # (!\uart_dbg|idle_counter [11] & ((\uart_dbg|idle_counter[10]~37 ) # (GND)))
// \uart_dbg|idle_counter[11]~39  = CARRY((!\uart_dbg|idle_counter[10]~37 ) # (!\uart_dbg|idle_counter [11]))

	.dataa(\uart_dbg|idle_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|idle_counter[10]~37 ),
	.combout(\uart_dbg|idle_counter[11]~38_combout ),
	.cout(\uart_dbg|idle_counter[11]~39 ));
// synopsys translate_off
defparam \uart_dbg|idle_counter[11]~38 .lut_mask = 16'h5A5F;
defparam \uart_dbg|idle_counter[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y48_N23
dffeas \uart_dbg|idle_counter[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|idle_counter[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|LessThan3~4_combout ),
	.sload(gnd),
	.ena(\uart_dbg|state.010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|idle_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|idle_counter[11] .is_wysiwyg = "true";
defparam \uart_dbg|idle_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N24
fiftyfivenm_lcell_comb \uart_dbg|idle_counter[12]~40 (
// Equation(s):
// \uart_dbg|idle_counter[12]~40_combout  = (\uart_dbg|idle_counter [12] & (\uart_dbg|idle_counter[11]~39  $ (GND))) # (!\uart_dbg|idle_counter [12] & (!\uart_dbg|idle_counter[11]~39  & VCC))
// \uart_dbg|idle_counter[12]~41  = CARRY((\uart_dbg|idle_counter [12] & !\uart_dbg|idle_counter[11]~39 ))

	.dataa(gnd),
	.datab(\uart_dbg|idle_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|idle_counter[11]~39 ),
	.combout(\uart_dbg|idle_counter[12]~40_combout ),
	.cout(\uart_dbg|idle_counter[12]~41 ));
// synopsys translate_off
defparam \uart_dbg|idle_counter[12]~40 .lut_mask = 16'hC30C;
defparam \uart_dbg|idle_counter[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y48_N25
dffeas \uart_dbg|idle_counter[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|idle_counter[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|LessThan3~4_combout ),
	.sload(gnd),
	.ena(\uart_dbg|state.010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|idle_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|idle_counter[12] .is_wysiwyg = "true";
defparam \uart_dbg|idle_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N26
fiftyfivenm_lcell_comb \uart_dbg|idle_counter[13]~42 (
// Equation(s):
// \uart_dbg|idle_counter[13]~42_combout  = (\uart_dbg|idle_counter [13] & (!\uart_dbg|idle_counter[12]~41 )) # (!\uart_dbg|idle_counter [13] & ((\uart_dbg|idle_counter[12]~41 ) # (GND)))
// \uart_dbg|idle_counter[13]~43  = CARRY((!\uart_dbg|idle_counter[12]~41 ) # (!\uart_dbg|idle_counter [13]))

	.dataa(\uart_dbg|idle_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|idle_counter[12]~41 ),
	.combout(\uart_dbg|idle_counter[13]~42_combout ),
	.cout(\uart_dbg|idle_counter[13]~43 ));
// synopsys translate_off
defparam \uart_dbg|idle_counter[13]~42 .lut_mask = 16'h5A5F;
defparam \uart_dbg|idle_counter[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y48_N27
dffeas \uart_dbg|idle_counter[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|idle_counter[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|LessThan3~4_combout ),
	.sload(gnd),
	.ena(\uart_dbg|state.010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|idle_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|idle_counter[13] .is_wysiwyg = "true";
defparam \uart_dbg|idle_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N28
fiftyfivenm_lcell_comb \uart_dbg|idle_counter[14]~44 (
// Equation(s):
// \uart_dbg|idle_counter[14]~44_combout  = (\uart_dbg|idle_counter [14] & (\uart_dbg|idle_counter[13]~43  $ (GND))) # (!\uart_dbg|idle_counter [14] & (!\uart_dbg|idle_counter[13]~43  & VCC))
// \uart_dbg|idle_counter[14]~45  = CARRY((\uart_dbg|idle_counter [14] & !\uart_dbg|idle_counter[13]~43 ))

	.dataa(gnd),
	.datab(\uart_dbg|idle_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|idle_counter[13]~43 ),
	.combout(\uart_dbg|idle_counter[14]~44_combout ),
	.cout(\uart_dbg|idle_counter[14]~45 ));
// synopsys translate_off
defparam \uart_dbg|idle_counter[14]~44 .lut_mask = 16'hC30C;
defparam \uart_dbg|idle_counter[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y48_N29
dffeas \uart_dbg|idle_counter[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|idle_counter[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|LessThan3~4_combout ),
	.sload(gnd),
	.ena(\uart_dbg|state.010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|idle_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|idle_counter[14] .is_wysiwyg = "true";
defparam \uart_dbg|idle_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N22
fiftyfivenm_lcell_comb \uart_dbg|LessThan3~0 (
// Equation(s):
// \uart_dbg|LessThan3~0_combout  = (\uart_dbg|idle_counter [12]) # ((\uart_dbg|idle_counter [13]) # ((\uart_dbg|idle_counter [14]) # (\uart_dbg|idle_counter [11])))

	.dataa(\uart_dbg|idle_counter [12]),
	.datab(\uart_dbg|idle_counter [13]),
	.datac(\uart_dbg|idle_counter [14]),
	.datad(\uart_dbg|idle_counter [11]),
	.cin(gnd),
	.combout(\uart_dbg|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|LessThan3~0 .lut_mask = 16'hFFFE;
defparam \uart_dbg|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N30
fiftyfivenm_lcell_comb \uart_dbg|idle_counter[15]~46 (
// Equation(s):
// \uart_dbg|idle_counter[15]~46_combout  = \uart_dbg|idle_counter [15] $ (\uart_dbg|idle_counter[14]~45 )

	.dataa(\uart_dbg|idle_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_dbg|idle_counter[14]~45 ),
	.combout(\uart_dbg|idle_counter[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|idle_counter[15]~46 .lut_mask = 16'h5A5A;
defparam \uart_dbg|idle_counter[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y48_N31
dffeas \uart_dbg|idle_counter[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|idle_counter[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|LessThan3~4_combout ),
	.sload(gnd),
	.ena(\uart_dbg|state.010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|idle_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|idle_counter[15] .is_wysiwyg = "true";
defparam \uart_dbg|idle_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N8
fiftyfivenm_lcell_comb \uart_dbg|LessThan3~1 (
// Equation(s):
// \uart_dbg|LessThan3~1_combout  = (\uart_dbg|idle_counter [9] & (\uart_dbg|idle_counter [6] & (\uart_dbg|idle_counter [7] & \uart_dbg|idle_counter [8])))

	.dataa(\uart_dbg|idle_counter [9]),
	.datab(\uart_dbg|idle_counter [6]),
	.datac(\uart_dbg|idle_counter [7]),
	.datad(\uart_dbg|idle_counter [8]),
	.cin(gnd),
	.combout(\uart_dbg|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|LessThan3~1 .lut_mask = 16'h8000;
defparam \uart_dbg|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N18
fiftyfivenm_lcell_comb \uart_dbg|LessThan3~2 (
// Equation(s):
// \uart_dbg|LessThan3~2_combout  = (\uart_dbg|idle_counter [0]) # ((\uart_dbg|idle_counter [1]) # ((\uart_dbg|idle_counter [3]) # (\uart_dbg|idle_counter [2])))

	.dataa(\uart_dbg|idle_counter [0]),
	.datab(\uart_dbg|idle_counter [1]),
	.datac(\uart_dbg|idle_counter [3]),
	.datad(\uart_dbg|idle_counter [2]),
	.cin(gnd),
	.combout(\uart_dbg|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|LessThan3~2 .lut_mask = 16'hFFFE;
defparam \uart_dbg|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N20
fiftyfivenm_lcell_comb \uart_dbg|LessThan3~3 (
// Equation(s):
// \uart_dbg|LessThan3~3_combout  = (\uart_dbg|LessThan3~1_combout  & ((\uart_dbg|idle_counter [5]) # ((\uart_dbg|idle_counter [4] & \uart_dbg|LessThan3~2_combout ))))

	.dataa(\uart_dbg|idle_counter [5]),
	.datab(\uart_dbg|idle_counter [4]),
	.datac(\uart_dbg|LessThan3~1_combout ),
	.datad(\uart_dbg|LessThan3~2_combout ),
	.cin(gnd),
	.combout(\uart_dbg|LessThan3~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|LessThan3~3 .lut_mask = 16'hE0A0;
defparam \uart_dbg|LessThan3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N2
fiftyfivenm_lcell_comb \uart_dbg|LessThan3~4 (
// Equation(s):
// \uart_dbg|LessThan3~4_combout  = (\uart_dbg|LessThan3~0_combout ) # ((\uart_dbg|idle_counter [15]) # ((\uart_dbg|idle_counter [10] & \uart_dbg|LessThan3~3_combout )))

	.dataa(\uart_dbg|LessThan3~0_combout ),
	.datab(\uart_dbg|idle_counter [15]),
	.datac(\uart_dbg|idle_counter [10]),
	.datad(\uart_dbg|LessThan3~3_combout ),
	.cin(gnd),
	.combout(\uart_dbg|LessThan3~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|LessThan3~4 .lut_mask = 16'hFEEE;
defparam \uart_dbg|LessThan3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N12
fiftyfivenm_lcell_comb \uart_dbg|Selector9~4 (
// Equation(s):
// \uart_dbg|Selector9~4_combout  = (\uart_dbg|state.010~q  & \uart_dbg|LessThan3~4_combout )

	.dataa(gnd),
	.datab(\uart_dbg|state.010~q ),
	.datac(gnd),
	.datad(\uart_dbg|LessThan3~4_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Selector9~4 .lut_mask = 16'hCC00;
defparam \uart_dbg|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N2
fiftyfivenm_lcell_comb \uart_dbg|index[0]~7 (
// Equation(s):
// \uart_dbg|index[0]~7_combout  = \uart_dbg|index [0] $ (VCC)
// \uart_dbg|index[0]~8  = CARRY(\uart_dbg|index [0])

	.dataa(\uart_dbg|index [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_dbg|index[0]~7_combout ),
	.cout(\uart_dbg|index[0]~8 ));
// synopsys translate_off
defparam \uart_dbg|index[0]~7 .lut_mask = 16'h55AA;
defparam \uart_dbg|index[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N6
fiftyfivenm_lcell_comb \uart_dbg|Selector8~0 (
// Equation(s):
// \uart_dbg|Selector8~0_combout  = (\uart_dbg|Selector9~4_combout  & (\uart_dbg|state.001~q  & (\uart_dbg|Selector9~3_combout  $ (!\uart_dbg|Selector9~2_combout )))) # (!\uart_dbg|Selector9~4_combout  & ((\uart_dbg|Selector9~3_combout  & 
// ((\uart_dbg|state.001~q ) # (\uart_dbg|Selector9~2_combout ))) # (!\uart_dbg|Selector9~3_combout  & (\uart_dbg|state.001~q  & \uart_dbg|Selector9~2_combout ))))

	.dataa(\uart_dbg|Selector9~4_combout ),
	.datab(\uart_dbg|Selector9~3_combout ),
	.datac(\uart_dbg|state.001~q ),
	.datad(\uart_dbg|Selector9~2_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Selector8~0 .lut_mask = 16'hD460;
defparam \uart_dbg|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y48_N7
dffeas \uart_dbg|state.001 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|state.001 .is_wysiwyg = "true";
defparam \uart_dbg|state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N4
fiftyfivenm_lcell_comb \uart_dbg|Selector0~0 (
// Equation(s):
// \uart_dbg|Selector0~0_combout  = (!\uart_dbg|UART_TX|tx_busy~q  & \uart_dbg|state.001~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_dbg|UART_TX|tx_busy~q ),
	.datad(\uart_dbg|state.001~q ),
	.cin(gnd),
	.combout(\uart_dbg|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Selector0~0 .lut_mask = 16'h0F00;
defparam \uart_dbg|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N6
fiftyfivenm_lcell_comb \uart_dbg|index[2]~11 (
// Equation(s):
// \uart_dbg|index[2]~11_combout  = (\uart_dbg|index [2] & (\uart_dbg|index[1]~10  $ (GND))) # (!\uart_dbg|index [2] & (!\uart_dbg|index[1]~10  & VCC))
// \uart_dbg|index[2]~12  = CARRY((\uart_dbg|index [2] & !\uart_dbg|index[1]~10 ))

	.dataa(gnd),
	.datab(\uart_dbg|index [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|index[1]~10 ),
	.combout(\uart_dbg|index[2]~11_combout ),
	.cout(\uart_dbg|index[2]~12 ));
// synopsys translate_off
defparam \uart_dbg|index[2]~11 .lut_mask = 16'hC30C;
defparam \uart_dbg|index[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N8
fiftyfivenm_lcell_comb \uart_dbg|index[3]~13 (
// Equation(s):
// \uart_dbg|index[3]~13_combout  = (\uart_dbg|index [3] & (!\uart_dbg|index[2]~12 )) # (!\uart_dbg|index [3] & ((\uart_dbg|index[2]~12 ) # (GND)))
// \uart_dbg|index[3]~14  = CARRY((!\uart_dbg|index[2]~12 ) # (!\uart_dbg|index [3]))

	.dataa(\uart_dbg|index [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|index[2]~12 ),
	.combout(\uart_dbg|index[3]~13_combout ),
	.cout(\uart_dbg|index[3]~14 ));
// synopsys translate_off
defparam \uart_dbg|index[3]~13 .lut_mask = 16'h5A5F;
defparam \uart_dbg|index[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y48_N9
dffeas \uart_dbg|index[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|index[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uart_dbg|state.001~q ),
	.sload(gnd),
	.ena(\uart_dbg|index[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|index[3] .is_wysiwyg = "true";
defparam \uart_dbg|index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N10
fiftyfivenm_lcell_comb \uart_dbg|index[4]~15 (
// Equation(s):
// \uart_dbg|index[4]~15_combout  = \uart_dbg|index [4] $ (!\uart_dbg|index[3]~14 )

	.dataa(gnd),
	.datab(\uart_dbg|index [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_dbg|index[3]~14 ),
	.combout(\uart_dbg|index[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|index[4]~15 .lut_mask = 16'hC3C3;
defparam \uart_dbg|index[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y48_N11
dffeas \uart_dbg|index[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|index[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uart_dbg|state.001~q ),
	.sload(gnd),
	.ena(\uart_dbg|index[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|index[4] .is_wysiwyg = "true";
defparam \uart_dbg|index[4] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \db_clock|step_pulse~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\db_clock|step_pulse~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\db_clock|step_pulse~clkctrl_outclk ));
// synopsys translate_off
defparam \db_clock|step_pulse~clkctrl .clock_type = "global clock";
defparam \db_clock|step_pulse~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N26
fiftyfivenm_lcell_comb \ProgCounter|Counter[0]~2 (
// Equation(s):
// \ProgCounter|Counter[0]~2_combout  = !\ProgCounter|Counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ProgCounter|Counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ProgCounter|Counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgCounter|Counter[0]~2 .lut_mask = 16'h0F0F;
defparam \ProgCounter|Counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N30
fiftyfivenm_lcell_comb \db_reset|sw_sync~feeder (
// Equation(s):
// \db_reset|sw_sync~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[8]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\db_reset|sw_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \db_reset|sw_sync~feeder .lut_mask = 16'hF0F0;
defparam \db_reset|sw_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y52_N31
dffeas \db_reset|sw_sync (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|sw_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|sw_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|sw_sync .is_wysiwyg = "true";
defparam \db_reset|sw_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N12
fiftyfivenm_lcell_comb \db_reset|count[0]~20 (
// Equation(s):
// \db_reset|count[0]~20_combout  = \db_reset|count [0] $ (VCC)
// \db_reset|count[0]~21  = CARRY(\db_reset|count [0])

	.dataa(\db_reset|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\db_reset|count[0]~20_combout ),
	.cout(\db_reset|count[0]~21 ));
// synopsys translate_off
defparam \db_reset|count[0]~20 .lut_mask = 16'h55AA;
defparam \db_reset|count[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N6
fiftyfivenm_lcell_comb \db_reset|count[12]~54 (
// Equation(s):
// \db_reset|count[12]~54_combout  = (\db_reset|sw_sync~q  $ (!\db_reset|reset_clean~q )) # (!\db_reset|Equal0~6_combout )

	.dataa(\db_reset|sw_sync~q ),
	.datab(gnd),
	.datac(\db_reset|reset_clean~q ),
	.datad(\db_reset|Equal0~6_combout ),
	.cin(gnd),
	.combout(\db_reset|count[12]~54_combout ),
	.cout());
// synopsys translate_off
defparam \db_reset|count[12]~54 .lut_mask = 16'hA5FF;
defparam \db_reset|count[12]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N13
dffeas \db_reset|count[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[0] .is_wysiwyg = "true";
defparam \db_reset|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N14
fiftyfivenm_lcell_comb \db_reset|count[1]~22 (
// Equation(s):
// \db_reset|count[1]~22_combout  = (\db_reset|count [1] & (!\db_reset|count[0]~21 )) # (!\db_reset|count [1] & ((\db_reset|count[0]~21 ) # (GND)))
// \db_reset|count[1]~23  = CARRY((!\db_reset|count[0]~21 ) # (!\db_reset|count [1]))

	.dataa(\db_reset|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[0]~21 ),
	.combout(\db_reset|count[1]~22_combout ),
	.cout(\db_reset|count[1]~23 ));
// synopsys translate_off
defparam \db_reset|count[1]~22 .lut_mask = 16'h5A5F;
defparam \db_reset|count[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y53_N15
dffeas \db_reset|count[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[1] .is_wysiwyg = "true";
defparam \db_reset|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N16
fiftyfivenm_lcell_comb \db_reset|count[2]~24 (
// Equation(s):
// \db_reset|count[2]~24_combout  = (\db_reset|count [2] & (\db_reset|count[1]~23  $ (GND))) # (!\db_reset|count [2] & (!\db_reset|count[1]~23  & VCC))
// \db_reset|count[2]~25  = CARRY((\db_reset|count [2] & !\db_reset|count[1]~23 ))

	.dataa(gnd),
	.datab(\db_reset|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[1]~23 ),
	.combout(\db_reset|count[2]~24_combout ),
	.cout(\db_reset|count[2]~25 ));
// synopsys translate_off
defparam \db_reset|count[2]~24 .lut_mask = 16'hC30C;
defparam \db_reset|count[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y53_N17
dffeas \db_reset|count[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[2] .is_wysiwyg = "true";
defparam \db_reset|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N18
fiftyfivenm_lcell_comb \db_reset|count[3]~26 (
// Equation(s):
// \db_reset|count[3]~26_combout  = (\db_reset|count [3] & (!\db_reset|count[2]~25 )) # (!\db_reset|count [3] & ((\db_reset|count[2]~25 ) # (GND)))
// \db_reset|count[3]~27  = CARRY((!\db_reset|count[2]~25 ) # (!\db_reset|count [3]))

	.dataa(gnd),
	.datab(\db_reset|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[2]~25 ),
	.combout(\db_reset|count[3]~26_combout ),
	.cout(\db_reset|count[3]~27 ));
// synopsys translate_off
defparam \db_reset|count[3]~26 .lut_mask = 16'h3C3F;
defparam \db_reset|count[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y53_N19
dffeas \db_reset|count[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[3] .is_wysiwyg = "true";
defparam \db_reset|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N20
fiftyfivenm_lcell_comb \db_reset|count[4]~28 (
// Equation(s):
// \db_reset|count[4]~28_combout  = (\db_reset|count [4] & (\db_reset|count[3]~27  $ (GND))) # (!\db_reset|count [4] & (!\db_reset|count[3]~27  & VCC))
// \db_reset|count[4]~29  = CARRY((\db_reset|count [4] & !\db_reset|count[3]~27 ))

	.dataa(\db_reset|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[3]~27 ),
	.combout(\db_reset|count[4]~28_combout ),
	.cout(\db_reset|count[4]~29 ));
// synopsys translate_off
defparam \db_reset|count[4]~28 .lut_mask = 16'hA50A;
defparam \db_reset|count[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y53_N21
dffeas \db_reset|count[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[4] .is_wysiwyg = "true";
defparam \db_reset|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N22
fiftyfivenm_lcell_comb \db_reset|count[5]~30 (
// Equation(s):
// \db_reset|count[5]~30_combout  = (\db_reset|count [5] & (!\db_reset|count[4]~29 )) # (!\db_reset|count [5] & ((\db_reset|count[4]~29 ) # (GND)))
// \db_reset|count[5]~31  = CARRY((!\db_reset|count[4]~29 ) # (!\db_reset|count [5]))

	.dataa(gnd),
	.datab(\db_reset|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[4]~29 ),
	.combout(\db_reset|count[5]~30_combout ),
	.cout(\db_reset|count[5]~31 ));
// synopsys translate_off
defparam \db_reset|count[5]~30 .lut_mask = 16'h3C3F;
defparam \db_reset|count[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y53_N23
dffeas \db_reset|count[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[5] .is_wysiwyg = "true";
defparam \db_reset|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N24
fiftyfivenm_lcell_comb \db_reset|count[6]~32 (
// Equation(s):
// \db_reset|count[6]~32_combout  = (\db_reset|count [6] & (\db_reset|count[5]~31  $ (GND))) # (!\db_reset|count [6] & (!\db_reset|count[5]~31  & VCC))
// \db_reset|count[6]~33  = CARRY((\db_reset|count [6] & !\db_reset|count[5]~31 ))

	.dataa(\db_reset|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[5]~31 ),
	.combout(\db_reset|count[6]~32_combout ),
	.cout(\db_reset|count[6]~33 ));
// synopsys translate_off
defparam \db_reset|count[6]~32 .lut_mask = 16'hA50A;
defparam \db_reset|count[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y53_N25
dffeas \db_reset|count[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[6] .is_wysiwyg = "true";
defparam \db_reset|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N26
fiftyfivenm_lcell_comb \db_reset|count[7]~34 (
// Equation(s):
// \db_reset|count[7]~34_combout  = (\db_reset|count [7] & (!\db_reset|count[6]~33 )) # (!\db_reset|count [7] & ((\db_reset|count[6]~33 ) # (GND)))
// \db_reset|count[7]~35  = CARRY((!\db_reset|count[6]~33 ) # (!\db_reset|count [7]))

	.dataa(gnd),
	.datab(\db_reset|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[6]~33 ),
	.combout(\db_reset|count[7]~34_combout ),
	.cout(\db_reset|count[7]~35 ));
// synopsys translate_off
defparam \db_reset|count[7]~34 .lut_mask = 16'h3C3F;
defparam \db_reset|count[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y53_N27
dffeas \db_reset|count[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[7] .is_wysiwyg = "true";
defparam \db_reset|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N28
fiftyfivenm_lcell_comb \db_reset|count[8]~36 (
// Equation(s):
// \db_reset|count[8]~36_combout  = (\db_reset|count [8] & (\db_reset|count[7]~35  $ (GND))) # (!\db_reset|count [8] & (!\db_reset|count[7]~35  & VCC))
// \db_reset|count[8]~37  = CARRY((\db_reset|count [8] & !\db_reset|count[7]~35 ))

	.dataa(\db_reset|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[7]~35 ),
	.combout(\db_reset|count[8]~36_combout ),
	.cout(\db_reset|count[8]~37 ));
// synopsys translate_off
defparam \db_reset|count[8]~36 .lut_mask = 16'hA50A;
defparam \db_reset|count[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y52_N13
dffeas \db_reset|count[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\db_reset|count[8]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[8] .is_wysiwyg = "true";
defparam \db_reset|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N30
fiftyfivenm_lcell_comb \db_reset|count[9]~38 (
// Equation(s):
// \db_reset|count[9]~38_combout  = (\db_reset|count [9] & (!\db_reset|count[8]~37 )) # (!\db_reset|count [9] & ((\db_reset|count[8]~37 ) # (GND)))
// \db_reset|count[9]~39  = CARRY((!\db_reset|count[8]~37 ) # (!\db_reset|count [9]))

	.dataa(\db_reset|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[8]~37 ),
	.combout(\db_reset|count[9]~38_combout ),
	.cout(\db_reset|count[9]~39 ));
// synopsys translate_off
defparam \db_reset|count[9]~38 .lut_mask = 16'h5A5F;
defparam \db_reset|count[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y52_N11
dffeas \db_reset|count[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\db_reset|count[9]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[9] .is_wysiwyg = "true";
defparam \db_reset|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N0
fiftyfivenm_lcell_comb \db_reset|count[10]~40 (
// Equation(s):
// \db_reset|count[10]~40_combout  = (\db_reset|count [10] & (\db_reset|count[9]~39  $ (GND))) # (!\db_reset|count [10] & (!\db_reset|count[9]~39  & VCC))
// \db_reset|count[10]~41  = CARRY((\db_reset|count [10] & !\db_reset|count[9]~39 ))

	.dataa(gnd),
	.datab(\db_reset|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[9]~39 ),
	.combout(\db_reset|count[10]~40_combout ),
	.cout(\db_reset|count[10]~41 ));
// synopsys translate_off
defparam \db_reset|count[10]~40 .lut_mask = 16'hC30C;
defparam \db_reset|count[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N1
dffeas \db_reset|count[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[10] .is_wysiwyg = "true";
defparam \db_reset|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N2
fiftyfivenm_lcell_comb \db_reset|count[11]~42 (
// Equation(s):
// \db_reset|count[11]~42_combout  = (\db_reset|count [11] & (!\db_reset|count[10]~41 )) # (!\db_reset|count [11] & ((\db_reset|count[10]~41 ) # (GND)))
// \db_reset|count[11]~43  = CARRY((!\db_reset|count[10]~41 ) # (!\db_reset|count [11]))

	.dataa(gnd),
	.datab(\db_reset|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[10]~41 ),
	.combout(\db_reset|count[11]~42_combout ),
	.cout(\db_reset|count[11]~43 ));
// synopsys translate_off
defparam \db_reset|count[11]~42 .lut_mask = 16'h3C3F;
defparam \db_reset|count[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N3
dffeas \db_reset|count[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[11] .is_wysiwyg = "true";
defparam \db_reset|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N4
fiftyfivenm_lcell_comb \db_reset|count[12]~44 (
// Equation(s):
// \db_reset|count[12]~44_combout  = (\db_reset|count [12] & (\db_reset|count[11]~43  $ (GND))) # (!\db_reset|count [12] & (!\db_reset|count[11]~43  & VCC))
// \db_reset|count[12]~45  = CARRY((\db_reset|count [12] & !\db_reset|count[11]~43 ))

	.dataa(gnd),
	.datab(\db_reset|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[11]~43 ),
	.combout(\db_reset|count[12]~44_combout ),
	.cout(\db_reset|count[12]~45 ));
// synopsys translate_off
defparam \db_reset|count[12]~44 .lut_mask = 16'hC30C;
defparam \db_reset|count[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N5
dffeas \db_reset|count[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[12] .is_wysiwyg = "true";
defparam \db_reset|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N6
fiftyfivenm_lcell_comb \db_reset|count[13]~46 (
// Equation(s):
// \db_reset|count[13]~46_combout  = (\db_reset|count [13] & (!\db_reset|count[12]~45 )) # (!\db_reset|count [13] & ((\db_reset|count[12]~45 ) # (GND)))
// \db_reset|count[13]~47  = CARRY((!\db_reset|count[12]~45 ) # (!\db_reset|count [13]))

	.dataa(\db_reset|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[12]~45 ),
	.combout(\db_reset|count[13]~46_combout ),
	.cout(\db_reset|count[13]~47 ));
// synopsys translate_off
defparam \db_reset|count[13]~46 .lut_mask = 16'h5A5F;
defparam \db_reset|count[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N7
dffeas \db_reset|count[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[13] .is_wysiwyg = "true";
defparam \db_reset|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N8
fiftyfivenm_lcell_comb \db_reset|count[14]~48 (
// Equation(s):
// \db_reset|count[14]~48_combout  = (\db_reset|count [14] & (\db_reset|count[13]~47  $ (GND))) # (!\db_reset|count [14] & (!\db_reset|count[13]~47  & VCC))
// \db_reset|count[14]~49  = CARRY((\db_reset|count [14] & !\db_reset|count[13]~47 ))

	.dataa(gnd),
	.datab(\db_reset|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[13]~47 ),
	.combout(\db_reset|count[14]~48_combout ),
	.cout(\db_reset|count[14]~49 ));
// synopsys translate_off
defparam \db_reset|count[14]~48 .lut_mask = 16'hC30C;
defparam \db_reset|count[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N9
dffeas \db_reset|count[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[14]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[14] .is_wysiwyg = "true";
defparam \db_reset|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N10
fiftyfivenm_lcell_comb \db_reset|count[15]~50 (
// Equation(s):
// \db_reset|count[15]~50_combout  = (\db_reset|count [15] & (!\db_reset|count[14]~49 )) # (!\db_reset|count [15] & ((\db_reset|count[14]~49 ) # (GND)))
// \db_reset|count[15]~51  = CARRY((!\db_reset|count[14]~49 ) # (!\db_reset|count [15]))

	.dataa(\db_reset|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[14]~49 ),
	.combout(\db_reset|count[15]~50_combout ),
	.cout(\db_reset|count[15]~51 ));
// synopsys translate_off
defparam \db_reset|count[15]~50 .lut_mask = 16'h5A5F;
defparam \db_reset|count[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N11
dffeas \db_reset|count[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[15]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[15] .is_wysiwyg = "true";
defparam \db_reset|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N12
fiftyfivenm_lcell_comb \db_reset|count[16]~52 (
// Equation(s):
// \db_reset|count[16]~52_combout  = (\db_reset|count [16] & (\db_reset|count[15]~51  $ (GND))) # (!\db_reset|count [16] & (!\db_reset|count[15]~51  & VCC))
// \db_reset|count[16]~53  = CARRY((\db_reset|count [16] & !\db_reset|count[15]~51 ))

	.dataa(\db_reset|count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[15]~51 ),
	.combout(\db_reset|count[16]~52_combout ),
	.cout(\db_reset|count[16]~53 ));
// synopsys translate_off
defparam \db_reset|count[16]~52 .lut_mask = 16'hA50A;
defparam \db_reset|count[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N13
dffeas \db_reset|count[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[16]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[16] .is_wysiwyg = "true";
defparam \db_reset|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N14
fiftyfivenm_lcell_comb \db_reset|count[17]~55 (
// Equation(s):
// \db_reset|count[17]~55_combout  = (\db_reset|count [17] & (!\db_reset|count[16]~53 )) # (!\db_reset|count [17] & ((\db_reset|count[16]~53 ) # (GND)))
// \db_reset|count[17]~56  = CARRY((!\db_reset|count[16]~53 ) # (!\db_reset|count [17]))

	.dataa(gnd),
	.datab(\db_reset|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[16]~53 ),
	.combout(\db_reset|count[17]~55_combout ),
	.cout(\db_reset|count[17]~56 ));
// synopsys translate_off
defparam \db_reset|count[17]~55 .lut_mask = 16'h3C3F;
defparam \db_reset|count[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N15
dffeas \db_reset|count[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[17]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[17] .is_wysiwyg = "true";
defparam \db_reset|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N16
fiftyfivenm_lcell_comb \db_reset|count[18]~57 (
// Equation(s):
// \db_reset|count[18]~57_combout  = (\db_reset|count [18] & (\db_reset|count[17]~56  $ (GND))) # (!\db_reset|count [18] & (!\db_reset|count[17]~56  & VCC))
// \db_reset|count[18]~58  = CARRY((\db_reset|count [18] & !\db_reset|count[17]~56 ))

	.dataa(gnd),
	.datab(\db_reset|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db_reset|count[17]~56 ),
	.combout(\db_reset|count[18]~57_combout ),
	.cout(\db_reset|count[18]~58 ));
// synopsys translate_off
defparam \db_reset|count[18]~57 .lut_mask = 16'hC30C;
defparam \db_reset|count[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N17
dffeas \db_reset|count[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[18]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[18] .is_wysiwyg = "true";
defparam \db_reset|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N18
fiftyfivenm_lcell_comb \db_reset|count[19]~59 (
// Equation(s):
// \db_reset|count[19]~59_combout  = \db_reset|count[18]~58  $ (\db_reset|count [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\db_reset|count [19]),
	.cin(\db_reset|count[18]~58 ),
	.combout(\db_reset|count[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \db_reset|count[19]~59 .lut_mask = 16'h0FF0;
defparam \db_reset|count[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N19
dffeas \db_reset|count[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|count[19]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_reset|count[12]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|count[19] .is_wysiwyg = "true";
defparam \db_reset|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N20
fiftyfivenm_lcell_comb \db_reset|Equal0~0 (
// Equation(s):
// \db_reset|Equal0~0_combout  = (((!\db_reset|count [18]) # (!\db_reset|count [17])) # (!\db_reset|count [19])) # (!\db_reset|count [16])

	.dataa(\db_reset|count [16]),
	.datab(\db_reset|count [19]),
	.datac(\db_reset|count [17]),
	.datad(\db_reset|count [18]),
	.cin(gnd),
	.combout(\db_reset|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \db_reset|Equal0~0 .lut_mask = 16'h7FFF;
defparam \db_reset|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N22
fiftyfivenm_lcell_comb \db_reset|Equal0~5 (
// Equation(s):
// \db_reset|Equal0~5_combout  = (\db_reset|count [13]) # ((\db_reset|count [12]) # ((\db_reset|count [15]) # (!\db_reset|count [14])))

	.dataa(\db_reset|count [13]),
	.datab(\db_reset|count [12]),
	.datac(\db_reset|count [14]),
	.datad(\db_reset|count [15]),
	.cin(gnd),
	.combout(\db_reset|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \db_reset|Equal0~5 .lut_mask = 16'hFFEF;
defparam \db_reset|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N8
fiftyfivenm_lcell_comb \db_reset|Equal0~4 (
// Equation(s):
// \db_reset|Equal0~4_combout  = ((\db_reset|count [8]) # ((\db_reset|count [10]) # (\db_reset|count [11]))) # (!\db_reset|count [9])

	.dataa(\db_reset|count [9]),
	.datab(\db_reset|count [8]),
	.datac(\db_reset|count [10]),
	.datad(\db_reset|count [11]),
	.cin(gnd),
	.combout(\db_reset|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \db_reset|Equal0~4 .lut_mask = 16'hFFFD;
defparam \db_reset|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N8
fiftyfivenm_lcell_comb \db_reset|Equal0~1 (
// Equation(s):
// \db_reset|Equal0~1_combout  = (\db_reset|count [1]) # (\db_reset|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\db_reset|count [1]),
	.datad(\db_reset|count [0]),
	.cin(gnd),
	.combout(\db_reset|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \db_reset|Equal0~1 .lut_mask = 16'hFFF0;
defparam \db_reset|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N10
fiftyfivenm_lcell_comb \db_reset|Equal0~2 (
// Equation(s):
// \db_reset|Equal0~2_combout  = (\db_reset|count [5]) # ((\db_reset|count [4]) # ((\db_reset|count [7]) # (!\db_reset|count [6])))

	.dataa(\db_reset|count [5]),
	.datab(\db_reset|count [4]),
	.datac(\db_reset|count [7]),
	.datad(\db_reset|count [6]),
	.cin(gnd),
	.combout(\db_reset|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \db_reset|Equal0~2 .lut_mask = 16'hFEFF;
defparam \db_reset|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N0
fiftyfivenm_lcell_comb \db_reset|Equal0~3 (
// Equation(s):
// \db_reset|Equal0~3_combout  = (\db_reset|count [3]) # ((\db_reset|count [2]) # ((\db_reset|Equal0~1_combout ) # (\db_reset|Equal0~2_combout )))

	.dataa(\db_reset|count [3]),
	.datab(\db_reset|count [2]),
	.datac(\db_reset|Equal0~1_combout ),
	.datad(\db_reset|Equal0~2_combout ),
	.cin(gnd),
	.combout(\db_reset|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \db_reset|Equal0~3 .lut_mask = 16'hFFFE;
defparam \db_reset|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N18
fiftyfivenm_lcell_comb \db_reset|Equal0~6 (
// Equation(s):
// \db_reset|Equal0~6_combout  = (\db_reset|Equal0~0_combout ) # ((\db_reset|Equal0~5_combout ) # ((\db_reset|Equal0~4_combout ) # (\db_reset|Equal0~3_combout )))

	.dataa(\db_reset|Equal0~0_combout ),
	.datab(\db_reset|Equal0~5_combout ),
	.datac(\db_reset|Equal0~4_combout ),
	.datad(\db_reset|Equal0~3_combout ),
	.cin(gnd),
	.combout(\db_reset|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \db_reset|Equal0~6 .lut_mask = 16'hFFFE;
defparam \db_reset|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N28
fiftyfivenm_lcell_comb \db_reset|reset_clean~0 (
// Equation(s):
// \db_reset|reset_clean~0_combout  = (\db_reset|Equal0~6_combout  & ((\db_reset|reset_clean~q ))) # (!\db_reset|Equal0~6_combout  & (\db_reset|sw_sync~q ))

	.dataa(\db_reset|sw_sync~q ),
	.datab(gnd),
	.datac(\db_reset|reset_clean~q ),
	.datad(\db_reset|Equal0~6_combout ),
	.cin(gnd),
	.combout(\db_reset|reset_clean~0_combout ),
	.cout());
// synopsys translate_off
defparam \db_reset|reset_clean~0 .lut_mask = 16'hF0AA;
defparam \db_reset|reset_clean~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N4
fiftyfivenm_lcell_comb \db_reset|reset_clean~feeder (
// Equation(s):
// \db_reset|reset_clean~feeder_combout  = \db_reset|reset_clean~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\db_reset|reset_clean~0_combout ),
	.cin(gnd),
	.combout(\db_reset|reset_clean~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \db_reset|reset_clean~feeder .lut_mask = 16'hFF00;
defparam \db_reset|reset_clean~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y52_N5
dffeas \db_reset|reset_clean (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\db_reset|reset_clean~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_reset|reset_clean~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_reset|reset_clean .is_wysiwyg = "true";
defparam \db_reset|reset_clean .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N23
dffeas \Controller|state.PHASE_2 (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|state.PHASE_1~q ),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|state.PHASE_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|state.PHASE_2 .is_wysiwyg = "true";
defparam \Controller|state.PHASE_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y50_N1
dffeas \Controller|state.PHASE_3 (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|state.PHASE_2~q ),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|state.PHASE_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|state.PHASE_3 .is_wysiwyg = "true";
defparam \Controller|state.PHASE_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N29
dffeas \Controller|state.PHASE_4 (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|state.PHASE_3~q ),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|state.PHASE_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|state.PHASE_4 .is_wysiwyg = "true";
defparam \Controller|state.PHASE_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N28
fiftyfivenm_lcell_comb \Controller|state.IDLE~feeder (
// Equation(s):
// \Controller|state.IDLE~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|state.IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|state.IDLE~feeder .lut_mask = 16'hFFFF;
defparam \Controller|state.IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N29
dffeas \Controller|state.IDLE (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(\Controller|state.IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|state.IDLE .is_wysiwyg = "true";
defparam \Controller|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N24
fiftyfivenm_lcell_comb \Controller|next_state~2 (
// Equation(s):
// \Controller|next_state~2_combout  = (\Controller|state.PHASE_4~q ) # (!\Controller|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|state.PHASE_4~q ),
	.datad(\Controller|state.IDLE~q ),
	.cin(gnd),
	.combout(\Controller|next_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|next_state~2 .lut_mask = 16'hF0FF;
defparam \Controller|next_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N25
dffeas \Controller|state.PHASE_1 (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(\Controller|next_state~2_combout ),
	.asdata(vcc),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|state.PHASE_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|state.PHASE_1 .is_wysiwyg = "true";
defparam \Controller|state.PHASE_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N27
dffeas \ProgCounter|Counter[0] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(\ProgCounter|Counter[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|state.PHASE_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgCounter|Counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgCounter|Counter[0] .is_wysiwyg = "true";
defparam \ProgCounter|Counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N3
dffeas \InstrReg|regInstr[0] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgCounter|Counter [0]),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|state.PHASE_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstrReg|regInstr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \InstrReg|regInstr[0] .is_wysiwyg = "true";
defparam \InstrReg|regInstr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N8
fiftyfivenm_lcell_comb \ProgCounter|Counter[1]~1 (
// Equation(s):
// \ProgCounter|Counter[1]~1_combout  = \ProgCounter|Counter [1] $ (((\ProgCounter|Counter [0] & \Controller|state.PHASE_1~q )))

	.dataa(\ProgCounter|Counter [0]),
	.datab(gnd),
	.datac(\ProgCounter|Counter [1]),
	.datad(\Controller|state.PHASE_1~q ),
	.cin(gnd),
	.combout(\ProgCounter|Counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgCounter|Counter[1]~1 .lut_mask = 16'h5AF0;
defparam \ProgCounter|Counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N9
dffeas \ProgCounter|Counter[1] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(\ProgCounter|Counter[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgCounter|Counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgCounter|Counter[1] .is_wysiwyg = "true";
defparam \ProgCounter|Counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N30
fiftyfivenm_lcell_comb \ProgCounter|Counter[2]~0 (
// Equation(s):
// \ProgCounter|Counter[2]~0_combout  = \ProgCounter|Counter [2] $ (((\ProgCounter|Counter [0] & (\Controller|state.PHASE_1~q  & \ProgCounter|Counter [1]))))

	.dataa(\ProgCounter|Counter [0]),
	.datab(\Controller|state.PHASE_1~q ),
	.datac(\ProgCounter|Counter [2]),
	.datad(\ProgCounter|Counter [1]),
	.cin(gnd),
	.combout(\ProgCounter|Counter[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgCounter|Counter[2]~0 .lut_mask = 16'h78F0;
defparam \ProgCounter|Counter[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N31
dffeas \ProgCounter|Counter[2] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(\ProgCounter|Counter[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgCounter|Counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgCounter|Counter[2] .is_wysiwyg = "true";
defparam \ProgCounter|Counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N15
dffeas \InstrReg|regInstr[2] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgCounter|Counter [2]),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|state.PHASE_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstrReg|regInstr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \InstrReg|regInstr[2] .is_wysiwyg = "true";
defparam \InstrReg|regInstr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N7
dffeas \InstrReg|regInstr[1] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgCounter|Counter [1]),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|state.PHASE_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstrReg|regInstr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \InstrReg|regInstr[1] .is_wysiwyg = "true";
defparam \InstrReg|regInstr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N14
fiftyfivenm_lcell_comb \Controller|EnableALU~0 (
// Equation(s):
// \Controller|EnableALU~0_combout  = (\Controller|state.PHASE_3~q  & ((\InstrReg|regInstr [0] & (!\InstrReg|regInstr [2] & \InstrReg|regInstr [1])) # (!\InstrReg|regInstr [0] & (\InstrReg|regInstr [2] & !\InstrReg|regInstr [1]))))

	.dataa(\InstrReg|regInstr [0]),
	.datab(\Controller|state.PHASE_3~q ),
	.datac(\InstrReg|regInstr [2]),
	.datad(\InstrReg|regInstr [1]),
	.cin(gnd),
	.combout(\Controller|EnableALU~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|EnableALU~0 .lut_mask = 16'h0840;
defparam \Controller|EnableALU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N28
fiftyfivenm_lcell_comb \Controller|Selector1~0 (
// Equation(s):
// \Controller|Selector1~0_combout  = (!\InstrReg|regInstr [2] & (\InstrReg|regInstr [1] & ((\Controller|state.PHASE_3~q ) # (\Controller|state.PHASE_4~q ))))

	.dataa(\InstrReg|regInstr [2]),
	.datab(\Controller|state.PHASE_3~q ),
	.datac(\Controller|state.PHASE_4~q ),
	.datad(\InstrReg|regInstr [1]),
	.cin(gnd),
	.combout(\Controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Selector1~0 .lut_mask = 16'h5400;
defparam \Controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N18
fiftyfivenm_lcell_comb \Controller|LatchB~0 (
// Equation(s):
// \Controller|LatchB~0_combout  = (!\InstrReg|regInstr [2] & (!\InstrReg|regInstr [1] & \Controller|state.PHASE_3~q ))

	.dataa(gnd),
	.datab(\InstrReg|regInstr [2]),
	.datac(\InstrReg|regInstr [1]),
	.datad(\Controller|state.PHASE_3~q ),
	.cin(gnd),
	.combout(\Controller|LatchB~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|LatchB~0 .lut_mask = 16'h0300;
defparam \Controller|LatchB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N10
fiftyfivenm_lcell_comb \AccA|IB_BUS[2]~11 (
// Equation(s):
// \AccA|IB_BUS[2]~11_combout  = (\SW[2]~input_o  & (((\InstrReg|regInstr [2])) # (!\Controller|state.PHASE_2~q ))) # (!\SW[2]~input_o  & (!\Controller|LatchB~0_combout  & ((\InstrReg|regInstr [2]) # (!\Controller|state.PHASE_2~q ))))

	.dataa(\SW[2]~input_o ),
	.datab(\Controller|state.PHASE_2~q ),
	.datac(\InstrReg|regInstr [2]),
	.datad(\Controller|LatchB~0_combout ),
	.cin(gnd),
	.combout(\AccA|IB_BUS[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \AccA|IB_BUS[2]~11 .lut_mask = 16'hA2F3;
defparam \AccA|IB_BUS[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N4
fiftyfivenm_lcell_comb \AccA|IB_BUS[2]~15 (
// Equation(s):
// \AccA|IB_BUS[2]~15_combout  = (\AccA|IB_BUS[2]~11_combout  & ((\AccA|regA [2]) # ((\InstrReg|regInstr [0]) # (!\Controller|Selector1~0_combout ))))

	.dataa(\AccA|regA [2]),
	.datab(\Controller|Selector1~0_combout ),
	.datac(\InstrReg|regInstr [0]),
	.datad(\AccA|IB_BUS[2]~11_combout ),
	.cin(gnd),
	.combout(\AccA|IB_BUS[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \AccA|IB_BUS[2]~15 .lut_mask = 16'hFB00;
defparam \AccA|IB_BUS[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N2
fiftyfivenm_lcell_comb \Controller|LatchB~1 (
// Equation(s):
// \Controller|LatchB~1_combout  = (\InstrReg|regInstr [0] & (!\InstrReg|regInstr [2] & (!\InstrReg|regInstr [1] & \Controller|state.PHASE_3~q )))

	.dataa(\InstrReg|regInstr [0]),
	.datab(\InstrReg|regInstr [2]),
	.datac(\InstrReg|regInstr [1]),
	.datad(\Controller|state.PHASE_3~q ),
	.cin(gnd),
	.combout(\Controller|LatchB~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|LatchB~1 .lut_mask = 16'h0200;
defparam \Controller|LatchB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N31
dffeas \AccB|regB[2] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AccA|IB_BUS[2]~12_combout ),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|LatchB~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AccB|regB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AccB|regB[2] .is_wysiwyg = "true";
defparam \AccB|regB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N6
fiftyfivenm_lcell_comb \Controller|Decoder0~0 (
// Equation(s):
// \Controller|Decoder0~0_combout  = (\InstrReg|regInstr [2] & (!\InstrReg|regInstr [1] & !\InstrReg|regInstr [0]))

	.dataa(\InstrReg|regInstr [2]),
	.datab(\InstrReg|regInstr [1]),
	.datac(gnd),
	.datad(\InstrReg|regInstr [0]),
	.cin(gnd),
	.combout(\Controller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Decoder0~0 .lut_mask = 16'h0022;
defparam \Controller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N30
fiftyfivenm_lcell_comb \ALU|Add0~1 (
// Equation(s):
// \ALU|Add0~1_combout  = \AccB|regB [2] $ (((\Controller|state.PHASE_3~q  & \Controller|Decoder0~0_combout )))

	.dataa(gnd),
	.datab(\Controller|state.PHASE_3~q ),
	.datac(\AccB|regB [2]),
	.datad(\Controller|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~1 .lut_mask = 16'h3CF0;
defparam \ALU|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N6
fiftyfivenm_lcell_comb \AccA|IB_BUS[1]~9 (
// Equation(s):
// \AccA|IB_BUS[1]~9_combout  = (\SW[1]~input_o  & (((\InstrReg|regInstr [1])) # (!\Controller|state.PHASE_2~q ))) # (!\SW[1]~input_o  & (!\Controller|LatchB~0_combout  & ((\InstrReg|regInstr [1]) # (!\Controller|state.PHASE_2~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\Controller|state.PHASE_2~q ),
	.datac(\InstrReg|regInstr [1]),
	.datad(\Controller|LatchB~0_combout ),
	.cin(gnd),
	.combout(\AccA|IB_BUS[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \AccA|IB_BUS[1]~9 .lut_mask = 16'hA2F3;
defparam \AccA|IB_BUS[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N24
fiftyfivenm_lcell_comb \AccA|IB_BUS[1]~14 (
// Equation(s):
// \AccA|IB_BUS[1]~14_combout  = (\AccA|IB_BUS[1]~9_combout  & ((\AccA|regA [1]) # ((\InstrReg|regInstr [0]) # (!\Controller|Selector1~0_combout ))))

	.dataa(\AccA|regA [1]),
	.datab(\Controller|Selector1~0_combout ),
	.datac(\InstrReg|regInstr [0]),
	.datad(\AccA|IB_BUS[1]~9_combout ),
	.cin(gnd),
	.combout(\AccA|IB_BUS[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \AccA|IB_BUS[1]~14 .lut_mask = 16'hFB00;
defparam \AccA|IB_BUS[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N22
fiftyfivenm_lcell_comb \Controller|Selector1~1 (
// Equation(s):
// \Controller|Selector1~1_combout  = (!\InstrReg|regInstr [0] & \Controller|Selector1~0_combout )

	.dataa(gnd),
	.datab(\InstrReg|regInstr [0]),
	.datac(gnd),
	.datad(\Controller|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Controller|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Selector1~1 .lut_mask = 16'h3300;
defparam \Controller|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N12
fiftyfivenm_lcell_comb \AccA|IB_BUS[0]~6 (
// Equation(s):
// \AccA|IB_BUS[0]~6_combout  = (\Controller|EnableALU~0_combout ) # ((\Controller|state.PHASE_2~q ) # ((\Controller|Selector1~1_combout ) # (\Controller|LatchB~0_combout )))

	.dataa(\Controller|EnableALU~0_combout ),
	.datab(\Controller|state.PHASE_2~q ),
	.datac(\Controller|Selector1~1_combout ),
	.datad(\Controller|LatchB~0_combout ),
	.cin(gnd),
	.combout(\AccA|IB_BUS[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \AccA|IB_BUS[0]~6 .lut_mask = 16'hFFFE;
defparam \AccA|IB_BUS[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N5
dffeas \AccB|regB[1] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AccA|IB_BUS[1]~10_combout ),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|LatchB~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AccB|regB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AccB|regB[1] .is_wysiwyg = "true";
defparam \AccB|regB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N4
fiftyfivenm_lcell_comb \ALU|Add0~2 (
// Equation(s):
// \ALU|Add0~2_combout  = \AccB|regB [1] $ (((\Controller|state.PHASE_3~q  & \Controller|Decoder0~0_combout )))

	.dataa(gnd),
	.datab(\Controller|state.PHASE_3~q ),
	.datac(\AccB|regB [1]),
	.datad(\Controller|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~2 .lut_mask = 16'h3CF0;
defparam \ALU|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N4
fiftyfivenm_lcell_comb \Controller|LatchA~0 (
// Equation(s):
// \Controller|LatchA~0_combout  = (\Controller|state.PHASE_3~q  & ((\InstrReg|regInstr [0] & (!\InstrReg|regInstr [2] & \InstrReg|regInstr [1])) # (!\InstrReg|regInstr [0] & ((!\InstrReg|regInstr [1])))))

	.dataa(\InstrReg|regInstr [2]),
	.datab(\InstrReg|regInstr [0]),
	.datac(\Controller|state.PHASE_3~q ),
	.datad(\InstrReg|regInstr [1]),
	.cin(gnd),
	.combout(\Controller|LatchA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|LatchA~0 .lut_mask = 16'h4030;
defparam \Controller|LatchA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N15
dffeas \AccA|regA[0] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(\AccA|IB_BUS[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|LatchA~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AccA|regA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AccA|regA[0] .is_wysiwyg = "true";
defparam \AccA|regA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N10
fiftyfivenm_lcell_comb \ALU|Add0~5 (
// Equation(s):
// \ALU|Add0~5_cout  = CARRY((\Controller|Decoder0~0_combout  & \Controller|state.PHASE_3~q ))

	.dataa(\Controller|Decoder0~0_combout ),
	.datab(\Controller|state.PHASE_3~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|Add0~5_cout ));
// synopsys translate_off
defparam \ALU|Add0~5 .lut_mask = 16'h0088;
defparam \ALU|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N12
fiftyfivenm_lcell_comb \ALU|Add0~6 (
// Equation(s):
// \ALU|Add0~6_combout  = (\ALU|Add0~3_combout  & ((\AccA|regA [0] & (\ALU|Add0~5_cout  & VCC)) # (!\AccA|regA [0] & (!\ALU|Add0~5_cout )))) # (!\ALU|Add0~3_combout  & ((\AccA|regA [0] & (!\ALU|Add0~5_cout )) # (!\AccA|regA [0] & ((\ALU|Add0~5_cout ) # 
// (GND)))))
// \ALU|Add0~7  = CARRY((\ALU|Add0~3_combout  & (!\AccA|regA [0] & !\ALU|Add0~5_cout )) # (!\ALU|Add0~3_combout  & ((!\ALU|Add0~5_cout ) # (!\AccA|regA [0]))))

	.dataa(\ALU|Add0~3_combout ),
	.datab(\AccA|regA [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~5_cout ),
	.combout(\ALU|Add0~6_combout ),
	.cout(\ALU|Add0~7 ));
// synopsys translate_off
defparam \ALU|Add0~6 .lut_mask = 16'h9617;
defparam \ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N2
fiftyfivenm_lcell_comb \AccA|IB_BUS[0]~7 (
// Equation(s):
// \AccA|IB_BUS[0]~7_combout  = (\SW[0]~input_o  & (((\InstrReg|regInstr [0])) # (!\Controller|state.PHASE_2~q ))) # (!\SW[0]~input_o  & (!\Controller|LatchB~0_combout  & ((\InstrReg|regInstr [0]) # (!\Controller|state.PHASE_2~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\Controller|state.PHASE_2~q ),
	.datac(\InstrReg|regInstr [0]),
	.datad(\Controller|LatchB~0_combout ),
	.cin(gnd),
	.combout(\AccA|IB_BUS[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \AccA|IB_BUS[0]~7 .lut_mask = 16'hA2F3;
defparam \AccA|IB_BUS[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N0
fiftyfivenm_lcell_comb \AccA|IB_BUS[0]~13 (
// Equation(s):
// \AccA|IB_BUS[0]~13_combout  = (\AccA|IB_BUS[0]~7_combout  & ((\AccA|regA [0]) # ((\InstrReg|regInstr [0]) # (!\Controller|Selector1~0_combout ))))

	.dataa(\AccA|regA [0]),
	.datab(\Controller|Selector1~0_combout ),
	.datac(\InstrReg|regInstr [0]),
	.datad(\AccA|IB_BUS[0]~7_combout ),
	.cin(gnd),
	.combout(\AccA|IB_BUS[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \AccA|IB_BUS[0]~13 .lut_mask = 16'hFB00;
defparam \AccA|IB_BUS[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N14
fiftyfivenm_lcell_comb \AccA|IB_BUS[0]~8 (
// Equation(s):
// \AccA|IB_BUS[0]~8_combout  = ((\AccA|IB_BUS[0]~13_combout  & ((\ALU|Add0~6_combout ) # (!\Controller|EnableALU~0_combout )))) # (!\AccA|IB_BUS[0]~6_combout )

	.dataa(\ALU|Add0~6_combout ),
	.datab(\Controller|EnableALU~0_combout ),
	.datac(\AccA|IB_BUS[0]~6_combout ),
	.datad(\AccA|IB_BUS[0]~13_combout ),
	.cin(gnd),
	.combout(\AccA|IB_BUS[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \AccA|IB_BUS[0]~8 .lut_mask = 16'hBF0F;
defparam \AccA|IB_BUS[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N9
dffeas \AccB|regB[0] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AccA|IB_BUS[0]~8_combout ),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|LatchB~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AccB|regB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AccB|regB[0] .is_wysiwyg = "true";
defparam \AccB|regB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N26
fiftyfivenm_lcell_comb \ALU|Add0~3 (
// Equation(s):
// \ALU|Add0~3_combout  = \AccB|regB [0] $ (((\Controller|state.PHASE_3~q  & \Controller|Decoder0~0_combout )))

	.dataa(\AccB|regB [0]),
	.datab(\Controller|state.PHASE_3~q ),
	.datac(gnd),
	.datad(\Controller|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~3 .lut_mask = 16'h66AA;
defparam \ALU|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N14
fiftyfivenm_lcell_comb \ALU|Add0~8 (
// Equation(s):
// \ALU|Add0~8_combout  = ((\AccA|regA [1] $ (\ALU|Add0~2_combout  $ (!\ALU|Add0~7 )))) # (GND)
// \ALU|Add0~9  = CARRY((\AccA|regA [1] & ((\ALU|Add0~2_combout ) # (!\ALU|Add0~7 ))) # (!\AccA|regA [1] & (\ALU|Add0~2_combout  & !\ALU|Add0~7 )))

	.dataa(\AccA|regA [1]),
	.datab(\ALU|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~7 ),
	.combout(\ALU|Add0~8_combout ),
	.cout(\ALU|Add0~9 ));
// synopsys translate_off
defparam \ALU|Add0~8 .lut_mask = 16'h698E;
defparam \ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N4
fiftyfivenm_lcell_comb \AccA|IB_BUS[1]~10 (
// Equation(s):
// \AccA|IB_BUS[1]~10_combout  = ((\AccA|IB_BUS[1]~14_combout  & ((\ALU|Add0~8_combout ) # (!\Controller|EnableALU~0_combout )))) # (!\AccA|IB_BUS[0]~6_combout )

	.dataa(\Controller|EnableALU~0_combout ),
	.datab(\AccA|IB_BUS[1]~14_combout ),
	.datac(\AccA|IB_BUS[0]~6_combout ),
	.datad(\ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\AccA|IB_BUS[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \AccA|IB_BUS[1]~10 .lut_mask = 16'hCF4F;
defparam \AccA|IB_BUS[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N5
dffeas \AccA|regA[1] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(\AccA|IB_BUS[1]~10_combout ),
	.asdata(vcc),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|LatchA~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AccA|regA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AccA|regA[1] .is_wysiwyg = "true";
defparam \AccA|regA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N16
fiftyfivenm_lcell_comb \ALU|Add0~10 (
// Equation(s):
// \ALU|Add0~10_combout  = (\ALU|Add0~1_combout  & ((\AccA|regA [2] & (\ALU|Add0~9  & VCC)) # (!\AccA|regA [2] & (!\ALU|Add0~9 )))) # (!\ALU|Add0~1_combout  & ((\AccA|regA [2] & (!\ALU|Add0~9 )) # (!\AccA|regA [2] & ((\ALU|Add0~9 ) # (GND)))))
// \ALU|Add0~11  = CARRY((\ALU|Add0~1_combout  & (!\AccA|regA [2] & !\ALU|Add0~9 )) # (!\ALU|Add0~1_combout  & ((!\ALU|Add0~9 ) # (!\AccA|regA [2]))))

	.dataa(\ALU|Add0~1_combout ),
	.datab(\AccA|regA [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~9 ),
	.combout(\ALU|Add0~10_combout ),
	.cout(\ALU|Add0~11 ));
// synopsys translate_off
defparam \ALU|Add0~10 .lut_mask = 16'h9617;
defparam \ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N10
fiftyfivenm_lcell_comb \AccA|IB_BUS[2]~12 (
// Equation(s):
// \AccA|IB_BUS[2]~12_combout  = ((\AccA|IB_BUS[2]~15_combout  & ((\ALU|Add0~10_combout ) # (!\Controller|EnableALU~0_combout )))) # (!\AccA|IB_BUS[0]~6_combout )

	.dataa(\Controller|EnableALU~0_combout ),
	.datab(\AccA|IB_BUS[2]~15_combout ),
	.datac(\ALU|Add0~10_combout ),
	.datad(\AccA|IB_BUS[0]~6_combout ),
	.cin(gnd),
	.combout(\AccA|IB_BUS[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \AccA|IB_BUS[2]~12 .lut_mask = 16'hC4FF;
defparam \AccA|IB_BUS[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N11
dffeas \AccA|regA[2] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(\AccA|IB_BUS[2]~12_combout ),
	.asdata(vcc),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|LatchA~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AccA|regA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AccA|regA[2] .is_wysiwyg = "true";
defparam \AccA|regA[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N20
fiftyfivenm_lcell_comb \InstrReg|IB_BUS[3]~2 (
// Equation(s):
// \InstrReg|IB_BUS[3]~2_combout  = (!\Controller|state.PHASE_2~q  & ((\SW[3]~input_o ) # (!\Controller|LatchB~0_combout )))

	.dataa(gnd),
	.datab(\Controller|state.PHASE_2~q ),
	.datac(\SW[3]~input_o ),
	.datad(\Controller|LatchB~0_combout ),
	.cin(gnd),
	.combout(\InstrReg|IB_BUS[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstrReg|IB_BUS[3]~2 .lut_mask = 16'h3033;
defparam \InstrReg|IB_BUS[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N16
fiftyfivenm_lcell_comb \InstrReg|IB_BUS[3]~4 (
// Equation(s):
// \InstrReg|IB_BUS[3]~4_combout  = (\InstrReg|IB_BUS[3]~2_combout  & ((\AccA|regA [3]) # ((\InstrReg|regInstr [0]) # (!\Controller|Selector1~0_combout ))))

	.dataa(\AccA|regA [3]),
	.datab(\Controller|Selector1~0_combout ),
	.datac(\InstrReg|regInstr [0]),
	.datad(\InstrReg|IB_BUS[3]~2_combout ),
	.cin(gnd),
	.combout(\InstrReg|IB_BUS[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \InstrReg|IB_BUS[3]~4 .lut_mask = 16'hFB00;
defparam \InstrReg|IB_BUS[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N7
dffeas \AccB|regB[3] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstrReg|IB_BUS[3]~3_combout ),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|LatchB~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AccB|regB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AccB|regB[3] .is_wysiwyg = "true";
defparam \AccB|regB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N8
fiftyfivenm_lcell_comb \ALU|Add0~0 (
// Equation(s):
// \ALU|Add0~0_combout  = \AccB|regB [3] $ (((\Controller|state.PHASE_3~q  & \Controller|Decoder0~0_combout )))

	.dataa(\AccB|regB [3]),
	.datab(\Controller|state.PHASE_3~q ),
	.datac(gnd),
	.datad(\Controller|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~0 .lut_mask = 16'h66AA;
defparam \ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N18
fiftyfivenm_lcell_comb \ALU|Add0~12 (
// Equation(s):
// \ALU|Add0~12_combout  = ((\AccA|regA [3] $ (\ALU|Add0~0_combout  $ (!\ALU|Add0~11 )))) # (GND)
// \ALU|Add0~13  = CARRY((\AccA|regA [3] & ((\ALU|Add0~0_combout ) # (!\ALU|Add0~11 ))) # (!\AccA|regA [3] & (\ALU|Add0~0_combout  & !\ALU|Add0~11 )))

	.dataa(\AccA|regA [3]),
	.datab(\ALU|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~11 ),
	.combout(\ALU|Add0~12_combout ),
	.cout(\ALU|Add0~13 ));
// synopsys translate_off
defparam \ALU|Add0~12 .lut_mask = 16'h698E;
defparam \ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N0
fiftyfivenm_lcell_comb \InstrReg|IB_BUS[3]~3 (
// Equation(s):
// \InstrReg|IB_BUS[3]~3_combout  = ((\InstrReg|IB_BUS[3]~4_combout  & ((\ALU|Add0~12_combout ) # (!\Controller|EnableALU~0_combout )))) # (!\AccA|IB_BUS[0]~6_combout )

	.dataa(\Controller|EnableALU~0_combout ),
	.datab(\InstrReg|IB_BUS[3]~4_combout ),
	.datac(\AccA|IB_BUS[0]~6_combout ),
	.datad(\ALU|Add0~12_combout ),
	.cin(gnd),
	.combout(\InstrReg|IB_BUS[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \InstrReg|IB_BUS[3]~3 .lut_mask = 16'hCF4F;
defparam \InstrReg|IB_BUS[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N1
dffeas \AccA|regA[3] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(\InstrReg|IB_BUS[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|LatchA~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AccA|regA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AccA|regA[3] .is_wysiwyg = "true";
defparam \AccA|regA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N18
fiftyfivenm_lcell_comb \uart_dbg|nibble_to_ascii~7 (
// Equation(s):
// \uart_dbg|nibble_to_ascii~7_combout  = ((!\AccA|regA [2] & !\AccA|regA [1])) # (!\AccA|regA [3])

	.dataa(gnd),
	.datab(\AccA|regA [2]),
	.datac(\AccA|regA [1]),
	.datad(\AccA|regA [3]),
	.cin(gnd),
	.combout(\uart_dbg|nibble_to_ascii~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|nibble_to_ascii~7 .lut_mask = 16'h03FF;
defparam \uart_dbg|nibble_to_ascii~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N22
fiftyfivenm_lcell_comb \uart_dbg|buffer[2][6]~4 (
// Equation(s):
// \uart_dbg|buffer[2][6]~4_combout  = !\uart_dbg|nibble_to_ascii~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_dbg|nibble_to_ascii~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_dbg|buffer[2][6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|buffer[2][6]~4 .lut_mask = 16'h0F0F;
defparam \uart_dbg|buffer[2][6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N23
dffeas \uart_dbg|buffer[2][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|buffer[2][6]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[2][6] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N2
fiftyfivenm_lcell_comb \uart_dbg|nibble_to_ascii~6 (
// Equation(s):
// \uart_dbg|nibble_to_ascii~6_combout  = ((!\AccA|IB_BUS[1]~10_combout  & !\AccA|IB_BUS[2]~12_combout )) # (!\InstrReg|IB_BUS[3]~3_combout )

	.dataa(gnd),
	.datab(\InstrReg|IB_BUS[3]~3_combout ),
	.datac(\AccA|IB_BUS[1]~10_combout ),
	.datad(\AccA|IB_BUS[2]~12_combout ),
	.cin(gnd),
	.combout(\uart_dbg|nibble_to_ascii~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|nibble_to_ascii~6 .lut_mask = 16'h333F;
defparam \uart_dbg|nibble_to_ascii~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N20
fiftyfivenm_lcell_comb \uart_dbg|buffer[10][6]~3 (
// Equation(s):
// \uart_dbg|buffer[10][6]~3_combout  = !\uart_dbg|nibble_to_ascii~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_dbg|nibble_to_ascii~6_combout ),
	.cin(gnd),
	.combout(\uart_dbg|buffer[10][6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|buffer[10][6]~3 .lut_mask = 16'h00FF;
defparam \uart_dbg|buffer[10][6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N21
dffeas \uart_dbg|buffer[10][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|buffer[10][6]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[10][6] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N4
fiftyfivenm_lcell_comb \uart_dbg|Mux1~0 (
// Equation(s):
// \uart_dbg|Mux1~0_combout  = (!\uart_dbg|index [2] & ((\uart_dbg|index [3] & ((\uart_dbg|buffer[10][6]~q ))) # (!\uart_dbg|index [3] & (\uart_dbg|buffer[2][6]~q ))))

	.dataa(\uart_dbg|index [3]),
	.datab(\uart_dbg|index [2]),
	.datac(\uart_dbg|buffer[2][6]~q ),
	.datad(\uart_dbg|buffer[10][6]~q ),
	.cin(gnd),
	.combout(\uart_dbg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux1~0 .lut_mask = 16'h3210;
defparam \uart_dbg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N20
fiftyfivenm_lcell_comb \uart_dbg|nibble_to_ascii~8 (
// Equation(s):
// \uart_dbg|nibble_to_ascii~8_combout  = ((!\AccB|regB [2] & !\AccB|regB [1])) # (!\AccB|regB [3])

	.dataa(gnd),
	.datab(\AccB|regB [2]),
	.datac(\AccB|regB [1]),
	.datad(\AccB|regB [3]),
	.cin(gnd),
	.combout(\uart_dbg|nibble_to_ascii~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|nibble_to_ascii~8 .lut_mask = 16'h03FF;
defparam \uart_dbg|nibble_to_ascii~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N6
fiftyfivenm_lcell_comb \uart_dbg|buffer[6][6]~5 (
// Equation(s):
// \uart_dbg|buffer[6][6]~5_combout  = !\uart_dbg|nibble_to_ascii~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_dbg|nibble_to_ascii~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_dbg|buffer[6][6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|buffer[6][6]~5 .lut_mask = 16'h0F0F;
defparam \uart_dbg|buffer[6][6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N7
dffeas \uart_dbg|buffer[6][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|buffer[6][6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[6][6] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N12
fiftyfivenm_lcell_comb \uart_dbg|Mux1~1 (
// Equation(s):
// \uart_dbg|Mux1~1_combout  = ((\uart_dbg|buffer[6][6]~q  & (\uart_dbg|index [2] & !\uart_dbg|index [3]))) # (!\uart_dbg|index [1])

	.dataa(\uart_dbg|buffer[6][6]~q ),
	.datab(\uart_dbg|index [1]),
	.datac(\uart_dbg|index [2]),
	.datad(\uart_dbg|index [3]),
	.cin(gnd),
	.combout(\uart_dbg|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux1~1 .lut_mask = 16'h33B3;
defparam \uart_dbg|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N14
fiftyfivenm_lcell_comb \uart_dbg|Mux1~2 (
// Equation(s):
// \uart_dbg|Mux1~2_combout  = (!\uart_dbg|index [0] & (!\uart_dbg|index [4] & ((\uart_dbg|Mux1~0_combout ) # (\uart_dbg|Mux1~1_combout ))))

	.dataa(\uart_dbg|index [0]),
	.datab(\uart_dbg|index [4]),
	.datac(\uart_dbg|Mux1~0_combout ),
	.datad(\uart_dbg|Mux1~1_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux1~2 .lut_mask = 16'h1110;
defparam \uart_dbg|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N6
fiftyfivenm_lcell_comb \uart_dbg|nibble_to_ascii~13 (
// Equation(s):
// \uart_dbg|nibble_to_ascii~13_combout  = (\AccB|regB [2] & ((\AccB|regB [0]) # ((\AccB|regB [1]) # (!\AccB|regB [3]))))

	.dataa(\AccB|regB [2]),
	.datab(\AccB|regB [0]),
	.datac(\AccB|regB [1]),
	.datad(\AccB|regB [3]),
	.cin(gnd),
	.combout(\uart_dbg|nibble_to_ascii~13_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|nibble_to_ascii~13 .lut_mask = 16'hA8AA;
defparam \uart_dbg|nibble_to_ascii~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N19
dffeas \uart_dbg|buffer[6][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_dbg|nibble_to_ascii~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[6][2] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N14
fiftyfivenm_lcell_comb \uart_dbg|nibble_to_ascii~14 (
// Equation(s):
// \uart_dbg|nibble_to_ascii~14_combout  = (\AccA|regA [2] & (((\AccA|regA [1]) # (\AccA|regA [0])) # (!\AccA|regA [3])))

	.dataa(\AccA|regA [3]),
	.datab(\AccA|regA [2]),
	.datac(\AccA|regA [1]),
	.datad(\AccA|regA [0]),
	.cin(gnd),
	.combout(\uart_dbg|nibble_to_ascii~14_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|nibble_to_ascii~14 .lut_mask = 16'hCCC4;
defparam \uart_dbg|nibble_to_ascii~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N27
dffeas \uart_dbg|buffer[2][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_dbg|nibble_to_ascii~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[2][2] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N26
fiftyfivenm_lcell_comb \uart_dbg|Mux5~2 (
// Equation(s):
// \uart_dbg|Mux5~2_combout  = (!\uart_dbg|index [3] & ((\uart_dbg|index [2] & (\uart_dbg|buffer[6][2]~q )) # (!\uart_dbg|index [2] & ((\uart_dbg|buffer[2][2]~q )))))

	.dataa(\uart_dbg|buffer[6][2]~q ),
	.datab(\uart_dbg|index [2]),
	.datac(\uart_dbg|buffer[2][2]~q ),
	.datad(\uart_dbg|index [3]),
	.cin(gnd),
	.combout(\uart_dbg|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux5~2 .lut_mask = 16'h00B8;
defparam \uart_dbg|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N0
fiftyfivenm_lcell_comb \uart_dbg|Mux6~2 (
// Equation(s):
// \uart_dbg|Mux6~2_combout  = (!\uart_dbg|index [0] & (\uart_dbg|index [1] & !\uart_dbg|index [4]))

	.dataa(\uart_dbg|index [0]),
	.datab(gnd),
	.datac(\uart_dbg|index [1]),
	.datad(\uart_dbg|index [4]),
	.cin(gnd),
	.combout(\uart_dbg|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux6~2 .lut_mask = 16'h0050;
defparam \uart_dbg|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N30
fiftyfivenm_lcell_comb \uart_dbg|nibble_to_ascii~12 (
// Equation(s):
// \uart_dbg|nibble_to_ascii~12_combout  = (\AccA|IB_BUS[2]~12_combout  & ((\AccA|IB_BUS[0]~8_combout ) # ((\AccA|IB_BUS[1]~10_combout ) # (!\InstrReg|IB_BUS[3]~3_combout ))))

	.dataa(\AccA|IB_BUS[2]~12_combout ),
	.datab(\AccA|IB_BUS[0]~8_combout ),
	.datac(\AccA|IB_BUS[1]~10_combout ),
	.datad(\InstrReg|IB_BUS[3]~3_combout ),
	.cin(gnd),
	.combout(\uart_dbg|nibble_to_ascii~12_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|nibble_to_ascii~12 .lut_mask = 16'hA8AA;
defparam \uart_dbg|nibble_to_ascii~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N31
dffeas \uart_dbg|buffer[10][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|nibble_to_ascii~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[10][2] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N8
fiftyfivenm_lcell_comb \uart_dbg|Mux5~1 (
// Equation(s):
// \uart_dbg|Mux5~1_combout  = (\uart_dbg|index [3] & (!\uart_dbg|index [2] & (\uart_dbg|buffer[10][2]~q  & \uart_dbg|Mux6~2_combout )))

	.dataa(\uart_dbg|index [3]),
	.datab(\uart_dbg|index [2]),
	.datac(\uart_dbg|buffer[10][2]~q ),
	.datad(\uart_dbg|Mux6~2_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux5~1 .lut_mask = 16'h2000;
defparam \uart_dbg|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N18
fiftyfivenm_lcell_comb \uart_dbg|Mux7~0 (
// Equation(s):
// \uart_dbg|Mux7~0_combout  = (\uart_dbg|index [0] & !\uart_dbg|index [4])

	.dataa(\uart_dbg|index [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_dbg|index [4]),
	.cin(gnd),
	.combout(\uart_dbg|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux7~0 .lut_mask = 16'h00AA;
defparam \uart_dbg|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N24
fiftyfivenm_lcell_comb \uart_dbg|Mux5~0 (
// Equation(s):
// \uart_dbg|Mux5~0_combout  = (\uart_dbg|Mux7~0_combout  & (((\uart_dbg|index [3] & \uart_dbg|index [2])) # (!\uart_dbg|index [1])))

	.dataa(\uart_dbg|index [3]),
	.datab(\uart_dbg|index [2]),
	.datac(\uart_dbg|index [1]),
	.datad(\uart_dbg|Mux7~0_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux5~0 .lut_mask = 16'h8F00;
defparam \uart_dbg|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N16
fiftyfivenm_lcell_comb \uart_dbg|Mux5~3 (
// Equation(s):
// \uart_dbg|Mux5~3_combout  = (\uart_dbg|Mux5~1_combout ) # ((\uart_dbg|Mux5~0_combout ) # ((\uart_dbg|Mux5~2_combout  & \uart_dbg|Mux6~2_combout )))

	.dataa(\uart_dbg|Mux5~2_combout ),
	.datab(\uart_dbg|Mux6~2_combout ),
	.datac(\uart_dbg|Mux5~1_combout ),
	.datad(\uart_dbg|Mux5~0_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux5~3 .lut_mask = 16'hFFF8;
defparam \uart_dbg|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N10
fiftyfivenm_lcell_comb \uart_dbg|Equal0~2 (
// Equation(s):
// \uart_dbg|Equal0~2_combout  = (\uart_dbg|Mux1~2_combout ) # (\uart_dbg|Mux5~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_dbg|Mux1~2_combout ),
	.datad(\uart_dbg|Mux5~3_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Equal0~2 .lut_mask = 16'hFFF0;
defparam \uart_dbg|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N10
fiftyfivenm_lcell_comb \uart_dbg|Mux3~3 (
// Equation(s):
// \uart_dbg|Mux3~3_combout  = (\uart_dbg|index [0]) # ((!\uart_dbg|index [2] & \uart_dbg|index [3]))

	.dataa(\uart_dbg|index [2]),
	.datab(gnd),
	.datac(\uart_dbg|index [3]),
	.datad(\uart_dbg|index [0]),
	.cin(gnd),
	.combout(\uart_dbg|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux3~3 .lut_mask = 16'hFF50;
defparam \uart_dbg|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N3
dffeas \uart_dbg|buffer[10][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|nibble_to_ascii~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[10][4] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N30
fiftyfivenm_lcell_comb \uart_dbg|Mux3~0 (
// Equation(s):
// \uart_dbg|Mux3~0_combout  = (!\uart_dbg|index [0] & (\uart_dbg|index [1] & !\uart_dbg|index [4]))

	.dataa(\uart_dbg|index [0]),
	.datab(\uart_dbg|index [1]),
	.datac(gnd),
	.datad(\uart_dbg|index [4]),
	.cin(gnd),
	.combout(\uart_dbg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux3~0 .lut_mask = 16'h0044;
defparam \uart_dbg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N21
dffeas \uart_dbg|buffer[6][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_dbg|nibble_to_ascii~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[6][4] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y48_N31
dffeas \uart_dbg|buffer[2][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_dbg|nibble_to_ascii~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[2][4] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N20
fiftyfivenm_lcell_comb \uart_dbg|Mux3~1 (
// Equation(s):
// \uart_dbg|Mux3~1_combout  = (\uart_dbg|index [3] & (\uart_dbg|index [2])) # (!\uart_dbg|index [3] & ((\uart_dbg|index [2] & (\uart_dbg|buffer[6][4]~q )) # (!\uart_dbg|index [2] & ((\uart_dbg|buffer[2][4]~q )))))

	.dataa(\uart_dbg|index [3]),
	.datab(\uart_dbg|index [2]),
	.datac(\uart_dbg|buffer[6][4]~q ),
	.datad(\uart_dbg|buffer[2][4]~q ),
	.cin(gnd),
	.combout(\uart_dbg|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux3~1 .lut_mask = 16'hD9C8;
defparam \uart_dbg|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N2
fiftyfivenm_lcell_comb \uart_dbg|Mux3~2 (
// Equation(s):
// \uart_dbg|Mux3~2_combout  = (\uart_dbg|Mux3~0_combout  & ((\uart_dbg|Mux3~1_combout ) # ((\uart_dbg|index [3] & \uart_dbg|buffer[10][4]~q ))))

	.dataa(\uart_dbg|index [3]),
	.datab(\uart_dbg|buffer[10][4]~q ),
	.datac(\uart_dbg|Mux3~0_combout ),
	.datad(\uart_dbg|Mux3~1_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux3~2 .lut_mask = 16'hF080;
defparam \uart_dbg|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N20
fiftyfivenm_lcell_comb \uart_dbg|Mux3~4 (
// Equation(s):
// \uart_dbg|Mux3~4_combout  = (\uart_dbg|Mux3~2_combout ) # ((\uart_dbg|Mux3~3_combout  & (!\uart_dbg|index [1] & !\uart_dbg|index [4])))

	.dataa(\uart_dbg|Mux3~3_combout ),
	.datab(\uart_dbg|index [1]),
	.datac(\uart_dbg|index [4]),
	.datad(\uart_dbg|Mux3~2_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux3~4 .lut_mask = 16'hFF02;
defparam \uart_dbg|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N28
fiftyfivenm_lcell_comb \uart_dbg|Mux2~2 (
// Equation(s):
// \uart_dbg|Mux2~2_combout  = ((!\uart_dbg|index [1]) # (!\uart_dbg|index [2])) # (!\uart_dbg|index [3])

	.dataa(\uart_dbg|index [3]),
	.datab(gnd),
	.datac(\uart_dbg|index [2]),
	.datad(\uart_dbg|index [1]),
	.cin(gnd),
	.combout(\uart_dbg|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux2~2 .lut_mask = 16'h5FFF;
defparam \uart_dbg|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N28
fiftyfivenm_lcell_comb \uart_dbg|Mux2~3 (
// Equation(s):
// \uart_dbg|Mux2~3_combout  = (\uart_dbg|Mux3~2_combout ) # ((\uart_dbg|index [0] & (!\uart_dbg|index [4] & \uart_dbg|Mux2~2_combout )))

	.dataa(\uart_dbg|index [0]),
	.datab(\uart_dbg|index [4]),
	.datac(\uart_dbg|Mux2~2_combout ),
	.datad(\uart_dbg|Mux3~2_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux2~3 .lut_mask = 16'hFF20;
defparam \uart_dbg|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N30
fiftyfivenm_lcell_comb \uart_dbg|Mux7~2 (
// Equation(s):
// \uart_dbg|Mux7~2_combout  = (\uart_dbg|index [0] & (\uart_dbg|index [2] & (!\uart_dbg|index [4] & \uart_dbg|index [3])))

	.dataa(\uart_dbg|index [0]),
	.datab(\uart_dbg|index [2]),
	.datac(\uart_dbg|index [4]),
	.datad(\uart_dbg|index [3]),
	.cin(gnd),
	.combout(\uart_dbg|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux7~2 .lut_mask = 16'h0800;
defparam \uart_dbg|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N28
fiftyfivenm_lcell_comb \uart_dbg|nibble_to_ascii~9 (
// Equation(s):
// \uart_dbg|nibble_to_ascii~9_combout  = \AccA|IB_BUS[0]~8_combout  $ (((\InstrReg|IB_BUS[3]~3_combout  & ((\AccA|IB_BUS[2]~12_combout ) # (\AccA|IB_BUS[1]~10_combout )))))

	.dataa(\AccA|IB_BUS[2]~12_combout ),
	.datab(\AccA|IB_BUS[0]~8_combout ),
	.datac(\AccA|IB_BUS[1]~10_combout ),
	.datad(\InstrReg|IB_BUS[3]~3_combout ),
	.cin(gnd),
	.combout(\uart_dbg|nibble_to_ascii~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|nibble_to_ascii~9 .lut_mask = 16'h36CC;
defparam \uart_dbg|nibble_to_ascii~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N29
dffeas \uart_dbg|buffer[10][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|nibble_to_ascii~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[10][0] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N20
fiftyfivenm_lcell_comb \ALU|Add0~14 (
// Equation(s):
// \ALU|Add0~14_combout  = \ALU|Add0~13  $ (((\Controller|state.PHASE_3~q  & \Controller|Decoder0~0_combout )))

	.dataa(gnd),
	.datab(\Controller|state.PHASE_3~q ),
	.datac(gnd),
	.datad(\Controller|Decoder0~0_combout ),
	.cin(\ALU|Add0~13 ),
	.combout(\ALU|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~14 .lut_mask = 16'h3CF0;
defparam \ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y50_N7
dffeas \uart_dbg|buffer[14][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ALU|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[14][0] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N20
fiftyfivenm_lcell_comb \uart_dbg|nibble_to_ascii~11 (
// Equation(s):
// \uart_dbg|nibble_to_ascii~11_combout  = \AccA|regA [0] $ (((\AccA|regA [3] & ((\AccA|regA [2]) # (\AccA|regA [1])))))

	.dataa(\AccA|regA [3]),
	.datab(\AccA|regA [2]),
	.datac(\AccA|regA [1]),
	.datad(\AccA|regA [0]),
	.cin(gnd),
	.combout(\uart_dbg|nibble_to_ascii~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|nibble_to_ascii~11 .lut_mask = 16'h57A8;
defparam \uart_dbg|nibble_to_ascii~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N25
dffeas \uart_dbg|buffer[2][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_dbg|nibble_to_ascii~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[2][0] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N22
fiftyfivenm_lcell_comb \uart_dbg|nibble_to_ascii~10 (
// Equation(s):
// \uart_dbg|nibble_to_ascii~10_combout  = \AccB|regB [0] $ (((\AccB|regB [3] & ((\AccB|regB [2]) # (\AccB|regB [1])))))

	.dataa(\AccB|regB [0]),
	.datab(\AccB|regB [2]),
	.datac(\AccB|regB [3]),
	.datad(\AccB|regB [1]),
	.cin(gnd),
	.combout(\uart_dbg|nibble_to_ascii~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|nibble_to_ascii~10 .lut_mask = 16'h5A6A;
defparam \uart_dbg|nibble_to_ascii~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N23
dffeas \uart_dbg|buffer[6][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_dbg|nibble_to_ascii~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[6][0] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N24
fiftyfivenm_lcell_comb \uart_dbg|Mux7~3 (
// Equation(s):
// \uart_dbg|Mux7~3_combout  = (\uart_dbg|index [2] & ((\uart_dbg|index [3]) # ((\uart_dbg|buffer[6][0]~q )))) # (!\uart_dbg|index [2] & (!\uart_dbg|index [3] & (\uart_dbg|buffer[2][0]~q )))

	.dataa(\uart_dbg|index [2]),
	.datab(\uart_dbg|index [3]),
	.datac(\uart_dbg|buffer[2][0]~q ),
	.datad(\uart_dbg|buffer[6][0]~q ),
	.cin(gnd),
	.combout(\uart_dbg|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux7~3 .lut_mask = 16'hBA98;
defparam \uart_dbg|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N6
fiftyfivenm_lcell_comb \uart_dbg|Mux7~4 (
// Equation(s):
// \uart_dbg|Mux7~4_combout  = (\uart_dbg|index [3] & ((\uart_dbg|Mux7~3_combout  & ((\uart_dbg|buffer[14][0]~q ))) # (!\uart_dbg|Mux7~3_combout  & (\uart_dbg|buffer[10][0]~q )))) # (!\uart_dbg|index [3] & (((\uart_dbg|Mux7~3_combout ))))

	.dataa(\uart_dbg|buffer[10][0]~q ),
	.datab(\uart_dbg|index [3]),
	.datac(\uart_dbg|buffer[14][0]~q ),
	.datad(\uart_dbg|Mux7~3_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux7~4 .lut_mask = 16'hF388;
defparam \uart_dbg|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N16
fiftyfivenm_lcell_comb \uart_dbg|Mux4~1 (
// Equation(s):
// \uart_dbg|Mux4~1_combout  = (!\uart_dbg|index [3] & \uart_dbg|index [2])

	.dataa(gnd),
	.datab(\uart_dbg|index [3]),
	.datac(\uart_dbg|index [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_dbg|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux4~1 .lut_mask = 16'h3030;
defparam \uart_dbg|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N28
fiftyfivenm_lcell_comb \uart_dbg|Mux7~1 (
// Equation(s):
// \uart_dbg|Mux7~1_combout  = (!\uart_dbg|index [4] & (!\uart_dbg|index [1] & ((\uart_dbg|index [0]) # (!\uart_dbg|Mux4~1_combout ))))

	.dataa(\uart_dbg|index [4]),
	.datab(\uart_dbg|index [1]),
	.datac(\uart_dbg|index [0]),
	.datad(\uart_dbg|Mux4~1_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux7~1 .lut_mask = 16'h1011;
defparam \uart_dbg|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N0
fiftyfivenm_lcell_comb \uart_dbg|Mux7~5 (
// Equation(s):
// \uart_dbg|Mux7~5_combout  = (\uart_dbg|Mux7~2_combout ) # ((\uart_dbg|Mux7~1_combout ) # ((\uart_dbg|Mux6~2_combout  & \uart_dbg|Mux7~4_combout )))

	.dataa(\uart_dbg|Mux7~2_combout ),
	.datab(\uart_dbg|Mux6~2_combout ),
	.datac(\uart_dbg|Mux7~4_combout ),
	.datad(\uart_dbg|Mux7~1_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux7~5 .lut_mask = 16'hFFEA;
defparam \uart_dbg|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N18
fiftyfivenm_lcell_comb \uart_dbg|Equal0~1 (
// Equation(s):
// \uart_dbg|Equal0~1_combout  = (\uart_dbg|Mux3~4_combout ) # ((\uart_dbg|Mux2~3_combout ) # (\uart_dbg|Mux7~5_combout ))

	.dataa(gnd),
	.datab(\uart_dbg|Mux3~4_combout ),
	.datac(\uart_dbg|Mux2~3_combout ),
	.datad(\uart_dbg|Mux7~5_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Equal0~1 .lut_mask = 16'hFFFC;
defparam \uart_dbg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N16
fiftyfivenm_lcell_comb \uart_dbg|Selector0~1 (
// Equation(s):
// \uart_dbg|Selector0~1_combout  = (\uart_dbg|Selector0~0_combout  & ((\uart_dbg|Equal0~2_combout ) # ((\uart_dbg|Equal0~0_combout ) # (\uart_dbg|Equal0~1_combout ))))

	.dataa(\uart_dbg|Selector0~0_combout ),
	.datab(\uart_dbg|Equal0~2_combout ),
	.datac(\uart_dbg|Equal0~0_combout ),
	.datad(\uart_dbg|Equal0~1_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Selector0~1 .lut_mask = 16'hAAA8;
defparam \uart_dbg|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N14
fiftyfivenm_lcell_comb \uart_dbg|index[0]~17 (
// Equation(s):
// \uart_dbg|index[0]~17_combout  = (\uart_dbg|Selector0~1_combout ) # ((\uart_dbg|trigger_send~q  & (!\uart_dbg|state.000~q  & !\uart_dbg|UART_TX|tx_busy~q )))

	.dataa(\uart_dbg|trigger_send~q ),
	.datab(\uart_dbg|state.000~q ),
	.datac(\uart_dbg|UART_TX|tx_busy~q ),
	.datad(\uart_dbg|Selector0~1_combout ),
	.cin(gnd),
	.combout(\uart_dbg|index[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|index[0]~17 .lut_mask = 16'hFF02;
defparam \uart_dbg|index[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y48_N3
dffeas \uart_dbg|index[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|index[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uart_dbg|state.001~q ),
	.sload(gnd),
	.ena(\uart_dbg|index[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|index[0] .is_wysiwyg = "true";
defparam \uart_dbg|index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N4
fiftyfivenm_lcell_comb \uart_dbg|index[1]~9 (
// Equation(s):
// \uart_dbg|index[1]~9_combout  = (\uart_dbg|index [1] & (!\uart_dbg|index[0]~8 )) # (!\uart_dbg|index [1] & ((\uart_dbg|index[0]~8 ) # (GND)))
// \uart_dbg|index[1]~10  = CARRY((!\uart_dbg|index[0]~8 ) # (!\uart_dbg|index [1]))

	.dataa(gnd),
	.datab(\uart_dbg|index [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|index[0]~8 ),
	.combout(\uart_dbg|index[1]~9_combout ),
	.cout(\uart_dbg|index[1]~10 ));
// synopsys translate_off
defparam \uart_dbg|index[1]~9 .lut_mask = 16'h3C3F;
defparam \uart_dbg|index[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y48_N5
dffeas \uart_dbg|index[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|index[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uart_dbg|state.001~q ),
	.sload(gnd),
	.ena(\uart_dbg|index[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|index[1] .is_wysiwyg = "true";
defparam \uart_dbg|index[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y48_N7
dffeas \uart_dbg|index[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|index[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uart_dbg|state.001~q ),
	.sload(gnd),
	.ena(\uart_dbg|index[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|index[2] .is_wysiwyg = "true";
defparam \uart_dbg|index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N26
fiftyfivenm_lcell_comb \uart_dbg|Mux6~3 (
// Equation(s):
// \uart_dbg|Mux6~3_combout  = (!\uart_dbg|index [0] & (\uart_dbg|index [4] $ (((\uart_dbg|index [2]) # (\uart_dbg|index [3])))))

	.dataa(\uart_dbg|index [2]),
	.datab(\uart_dbg|index [3]),
	.datac(\uart_dbg|index [4]),
	.datad(\uart_dbg|index [0]),
	.cin(gnd),
	.combout(\uart_dbg|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux6~3 .lut_mask = 16'h001E;
defparam \uart_dbg|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N8
fiftyfivenm_lcell_comb \uart_dbg|nibble_to_ascii~2 (
// Equation(s):
// \uart_dbg|nibble_to_ascii~2_combout  = (\AccA|IB_BUS[0]~8_combout  & (((\AccA|IB_BUS[1]~10_combout )))) # (!\AccA|IB_BUS[0]~8_combout  & ((\AccA|IB_BUS[1]~10_combout  & ((!\InstrReg|IB_BUS[3]~3_combout ))) # (!\AccA|IB_BUS[1]~10_combout  & 
// (\AccA|IB_BUS[2]~12_combout  & \InstrReg|IB_BUS[3]~3_combout ))))

	.dataa(\AccA|IB_BUS[2]~12_combout ),
	.datab(\AccA|IB_BUS[0]~8_combout ),
	.datac(\AccA|IB_BUS[1]~10_combout ),
	.datad(\InstrReg|IB_BUS[3]~3_combout ),
	.cin(gnd),
	.combout(\uart_dbg|nibble_to_ascii~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|nibble_to_ascii~2 .lut_mask = 16'hC2F0;
defparam \uart_dbg|nibble_to_ascii~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N9
dffeas \uart_dbg|buffer[10][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|nibble_to_ascii~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[10][1] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N22
fiftyfivenm_lcell_comb \uart_dbg|nibble_to_ascii~0 (
// Equation(s):
// \uart_dbg|nibble_to_ascii~0_combout  = (\AccB|regB [0] & (((\AccB|regB [1])))) # (!\AccB|regB [0] & ((\AccB|regB [1] & ((!\AccB|regB [3]))) # (!\AccB|regB [1] & (\AccB|regB [2] & \AccB|regB [3]))))

	.dataa(\AccB|regB [2]),
	.datab(\AccB|regB [0]),
	.datac(\AccB|regB [1]),
	.datad(\AccB|regB [3]),
	.cin(gnd),
	.combout(\uart_dbg|nibble_to_ascii~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|nibble_to_ascii~0 .lut_mask = 16'hC2F0;
defparam \uart_dbg|nibble_to_ascii~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N18
fiftyfivenm_lcell_comb \uart_dbg|buffer[6][1]~feeder (
// Equation(s):
// \uart_dbg|buffer[6][1]~feeder_combout  = \uart_dbg|nibble_to_ascii~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_dbg|nibble_to_ascii~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_dbg|buffer[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|buffer[6][1]~feeder .lut_mask = 16'hF0F0;
defparam \uart_dbg|buffer[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y49_N19
dffeas \uart_dbg|buffer[6][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|buffer[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[6][1] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N12
fiftyfivenm_lcell_comb \uart_dbg|nibble_to_ascii~1 (
// Equation(s):
// \uart_dbg|nibble_to_ascii~1_combout  = (\AccA|regA [3] & ((\AccA|regA [1] & ((\AccA|regA [0]))) # (!\AccA|regA [1] & (\AccA|regA [2] & !\AccA|regA [0])))) # (!\AccA|regA [3] & (((\AccA|regA [1]))))

	.dataa(\AccA|regA [3]),
	.datab(\AccA|regA [2]),
	.datac(\AccA|regA [1]),
	.datad(\AccA|regA [0]),
	.cin(gnd),
	.combout(\uart_dbg|nibble_to_ascii~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|nibble_to_ascii~1 .lut_mask = 16'hF058;
defparam \uart_dbg|nibble_to_ascii~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y49_N25
dffeas \uart_dbg|buffer[2][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_dbg|nibble_to_ascii~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[2][1] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N24
fiftyfivenm_lcell_comb \uart_dbg|Mux6~0 (
// Equation(s):
// \uart_dbg|Mux6~0_combout  = (!\uart_dbg|index [3] & ((\uart_dbg|index [2] & (\uart_dbg|buffer[6][1]~q )) # (!\uart_dbg|index [2] & ((\uart_dbg|buffer[2][1]~q )))))

	.dataa(\uart_dbg|index [2]),
	.datab(\uart_dbg|buffer[6][1]~q ),
	.datac(\uart_dbg|buffer[2][1]~q ),
	.datad(\uart_dbg|index [3]),
	.cin(gnd),
	.combout(\uart_dbg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux6~0 .lut_mask = 16'h00D8;
defparam \uart_dbg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N30
fiftyfivenm_lcell_comb \uart_dbg|Mux6~1 (
// Equation(s):
// \uart_dbg|Mux6~1_combout  = (\uart_dbg|Mux6~0_combout ) # ((\uart_dbg|index [3] & (\uart_dbg|buffer[10][1]~q  & !\uart_dbg|index [2])))

	.dataa(\uart_dbg|index [3]),
	.datab(\uart_dbg|buffer[10][1]~q ),
	.datac(\uart_dbg|index [2]),
	.datad(\uart_dbg|Mux6~0_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux6~1 .lut_mask = 16'hFF08;
defparam \uart_dbg|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N24
fiftyfivenm_lcell_comb \uart_dbg|Mux6~4 (
// Equation(s):
// \uart_dbg|Mux6~4_combout  = (\uart_dbg|Mux6~3_combout  & (((\uart_dbg|Mux6~2_combout  & \uart_dbg|Mux6~1_combout )) # (!\uart_dbg|index [1]))) # (!\uart_dbg|Mux6~3_combout  & (((\uart_dbg|Mux6~2_combout  & \uart_dbg|Mux6~1_combout ))))

	.dataa(\uart_dbg|Mux6~3_combout ),
	.datab(\uart_dbg|index [1]),
	.datac(\uart_dbg|Mux6~2_combout ),
	.datad(\uart_dbg|Mux6~1_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux6~4 .lut_mask = 16'hF222;
defparam \uart_dbg|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N16
fiftyfivenm_lcell_comb \uart_dbg|Mux4~3 (
// Equation(s):
// \uart_dbg|Mux4~3_combout  = (!\uart_dbg|index [2] & (!\uart_dbg|index [3] & (!\uart_dbg|index [1] & !\uart_dbg|index [0])))

	.dataa(\uart_dbg|index [2]),
	.datab(\uart_dbg|index [3]),
	.datac(\uart_dbg|index [1]),
	.datad(\uart_dbg|index [0]),
	.cin(gnd),
	.combout(\uart_dbg|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux4~3 .lut_mask = 16'h0001;
defparam \uart_dbg|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N22
fiftyfivenm_lcell_comb \uart_dbg|nibble_to_ascii~4 (
// Equation(s):
// \uart_dbg|nibble_to_ascii~4_combout  = (!\AccA|regA [1] & (!\AccA|regA [2] & \AccA|regA [3]))

	.dataa(\AccA|regA [1]),
	.datab(\AccA|regA [2]),
	.datac(gnd),
	.datad(\AccA|regA [3]),
	.cin(gnd),
	.combout(\uart_dbg|nibble_to_ascii~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|nibble_to_ascii~4 .lut_mask = 16'h1100;
defparam \uart_dbg|nibble_to_ascii~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N13
dffeas \uart_dbg|buffer[2][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_dbg|nibble_to_ascii~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[2][3] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N26
fiftyfivenm_lcell_comb \uart_dbg|nibble_to_ascii~3 (
// Equation(s):
// \uart_dbg|nibble_to_ascii~3_combout  = (\InstrReg|IB_BUS[3]~3_combout  & (!\AccA|IB_BUS[1]~10_combout  & !\AccA|IB_BUS[2]~12_combout ))

	.dataa(gnd),
	.datab(\InstrReg|IB_BUS[3]~3_combout ),
	.datac(\AccA|IB_BUS[1]~10_combout ),
	.datad(\AccA|IB_BUS[2]~12_combout ),
	.cin(gnd),
	.combout(\uart_dbg|nibble_to_ascii~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|nibble_to_ascii~3 .lut_mask = 16'h000C;
defparam \uart_dbg|nibble_to_ascii~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N27
dffeas \uart_dbg|buffer[10][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|nibble_to_ascii~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[10][3] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N12
fiftyfivenm_lcell_comb \uart_dbg|Mux4~0 (
// Equation(s):
// \uart_dbg|Mux4~0_combout  = (!\uart_dbg|index [2] & ((\uart_dbg|index [3] & ((\uart_dbg|buffer[10][3]~q ))) # (!\uart_dbg|index [3] & (\uart_dbg|buffer[2][3]~q ))))

	.dataa(\uart_dbg|index [2]),
	.datab(\uart_dbg|index [3]),
	.datac(\uart_dbg|buffer[2][3]~q ),
	.datad(\uart_dbg|buffer[10][3]~q ),
	.cin(gnd),
	.combout(\uart_dbg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux4~0 .lut_mask = 16'h5410;
defparam \uart_dbg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N0
fiftyfivenm_lcell_comb \uart_dbg|nibble_to_ascii~5 (
// Equation(s):
// \uart_dbg|nibble_to_ascii~5_combout  = (!\AccB|regB [2] & (\AccB|regB [3] & !\AccB|regB [1]))

	.dataa(\AccB|regB [2]),
	.datab(\AccB|regB [3]),
	.datac(gnd),
	.datad(\AccB|regB [1]),
	.cin(gnd),
	.combout(\uart_dbg|nibble_to_ascii~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|nibble_to_ascii~5 .lut_mask = 16'h0044;
defparam \uart_dbg|nibble_to_ascii~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N19
dffeas \uart_dbg|buffer[6][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_dbg|nibble_to_ascii~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_dbg|Selector9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|buffer[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|buffer[6][3] .is_wysiwyg = "true";
defparam \uart_dbg|buffer[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N18
fiftyfivenm_lcell_comb \uart_dbg|Mux4~2 (
// Equation(s):
// \uart_dbg|Mux4~2_combout  = (\uart_dbg|Mux6~2_combout  & ((\uart_dbg|Mux4~0_combout ) # ((\uart_dbg|Mux4~1_combout  & \uart_dbg|buffer[6][3]~q ))))

	.dataa(\uart_dbg|Mux4~0_combout ),
	.datab(\uart_dbg|Mux4~1_combout ),
	.datac(\uart_dbg|buffer[6][3]~q ),
	.datad(\uart_dbg|Mux6~2_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux4~2 .lut_mask = 16'hEA00;
defparam \uart_dbg|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N12
fiftyfivenm_lcell_comb \uart_dbg|Mux4~4 (
// Equation(s):
// \uart_dbg|Mux4~4_combout  = (\uart_dbg|Mux5~0_combout ) # ((\uart_dbg|Mux4~2_combout ) # ((\uart_dbg|Mux4~3_combout  & \uart_dbg|index [4])))

	.dataa(\uart_dbg|Mux4~3_combout ),
	.datab(\uart_dbg|Mux5~0_combout ),
	.datac(\uart_dbg|index [4]),
	.datad(\uart_dbg|Mux4~2_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Mux4~4 .lut_mask = 16'hFFEC;
defparam \uart_dbg|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N22
fiftyfivenm_lcell_comb \uart_dbg|Equal0~0 (
// Equation(s):
// \uart_dbg|Equal0~0_combout  = (\uart_dbg|Mux6~4_combout ) # (\uart_dbg|Mux4~4_combout )

	.dataa(gnd),
	.datab(\uart_dbg|Mux6~4_combout ),
	.datac(gnd),
	.datad(\uart_dbg|Mux4~4_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Equal0~0 .lut_mask = 16'hFFCC;
defparam \uart_dbg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N26
fiftyfivenm_lcell_comb \uart_dbg|Selector9~2 (
// Equation(s):
// \uart_dbg|Selector9~2_combout  = (\uart_dbg|Equal0~0_combout ) # (((\uart_dbg|Equal0~2_combout ) # (\uart_dbg|Equal0~1_combout )) # (!\uart_dbg|Selector0~0_combout ))

	.dataa(\uart_dbg|Equal0~0_combout ),
	.datab(\uart_dbg|Selector0~0_combout ),
	.datac(\uart_dbg|Equal0~2_combout ),
	.datad(\uart_dbg|Equal0~1_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Selector9~2 .lut_mask = 16'hFFFB;
defparam \uart_dbg|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N28
fiftyfivenm_lcell_comb \uart_dbg|state.000~0 (
// Equation(s):
// \uart_dbg|state.000~0_combout  = (\uart_dbg|Selector9~4_combout  & (\uart_dbg|state.000~q  & (\uart_dbg|Selector9~3_combout  $ (!\uart_dbg|Selector9~2_combout )))) # (!\uart_dbg|Selector9~4_combout  & ((\uart_dbg|state.000~q ) # 
// (\uart_dbg|Selector9~3_combout  $ (!\uart_dbg|Selector9~2_combout ))))

	.dataa(\uart_dbg|Selector9~4_combout ),
	.datab(\uart_dbg|Selector9~3_combout ),
	.datac(\uart_dbg|state.000~q ),
	.datad(\uart_dbg|Selector9~2_combout ),
	.cin(gnd),
	.combout(\uart_dbg|state.000~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|state.000~0 .lut_mask = 16'hD471;
defparam \uart_dbg|state.000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y48_N29
dffeas \uart_dbg|state.000 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|state.000~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|state.000 .is_wysiwyg = "true";
defparam \uart_dbg|state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N14
fiftyfivenm_lcell_comb \uart_dbg|Selector9~3 (
// Equation(s):
// \uart_dbg|Selector9~3_combout  = (!\uart_dbg|UART_TX|tx_busy~q  & (\uart_dbg|trigger_send~q  & !\uart_dbg|state.000~q ))

	.dataa(\uart_dbg|UART_TX|tx_busy~q ),
	.datab(gnd),
	.datac(\uart_dbg|trigger_send~q ),
	.datad(\uart_dbg|state.000~q ),
	.cin(gnd),
	.combout(\uart_dbg|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Selector9~3 .lut_mask = 16'h0050;
defparam \uart_dbg|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N0
fiftyfivenm_lcell_comb \uart_dbg|Selector9~5 (
// Equation(s):
// \uart_dbg|Selector9~5_combout  = (\uart_dbg|Selector9~3_combout  & (\uart_dbg|state.010~q  & (\uart_dbg|LessThan3~4_combout  $ (!\uart_dbg|Selector9~2_combout )))) # (!\uart_dbg|Selector9~3_combout  & (((!\uart_dbg|LessThan3~4_combout  & 
// \uart_dbg|state.010~q )) # (!\uart_dbg|Selector9~2_combout )))

	.dataa(\uart_dbg|Selector9~3_combout ),
	.datab(\uart_dbg|LessThan3~4_combout ),
	.datac(\uart_dbg|state.010~q ),
	.datad(\uart_dbg|Selector9~2_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Selector9~5 .lut_mask = 16'h9075;
defparam \uart_dbg|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y48_N1
dffeas \uart_dbg|state.010 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|Selector9~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|state.010 .is_wysiwyg = "true";
defparam \uart_dbg|state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N24
fiftyfivenm_lcell_comb \uart_dbg|Selector0~2 (
// Equation(s):
// \uart_dbg|Selector0~2_combout  = (\uart_dbg|Selector0~1_combout ) # ((\uart_dbg|state.010~q  & \uart_dbg|tx_start~q ))

	.dataa(gnd),
	.datab(\uart_dbg|state.010~q ),
	.datac(\uart_dbg|tx_start~q ),
	.datad(\uart_dbg|Selector0~1_combout ),
	.cin(gnd),
	.combout(\uart_dbg|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|Selector0~2 .lut_mask = 16'hFFC0;
defparam \uart_dbg|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y48_N25
dffeas \uart_dbg|tx_start (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|tx_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|tx_start .is_wysiwyg = "true";
defparam \uart_dbg|tx_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N28
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|bit_index[2]~6 (
// Equation(s):
// \uart_dbg|UART_TX|bit_index[2]~6_combout  = (\uart_dbg|UART_TX|tx_busy~q ) # (\uart_dbg|tx_start~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_dbg|UART_TX|tx_busy~q ),
	.datad(\uart_dbg|tx_start~q ),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|bit_index[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|bit_index[2]~6 .lut_mask = 16'hFFF0;
defparam \uart_dbg|UART_TX|bit_index[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N11
dffeas \uart_dbg|UART_TX|bit_index[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|bit_index[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uart_dbg|UART_TX|tx_busy~q ),
	.sload(gnd),
	.ena(\uart_dbg|UART_TX|bit_index[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|bit_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|bit_index[0] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|bit_index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N12
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|bit_index[1]~7 (
// Equation(s):
// \uart_dbg|UART_TX|bit_index[1]~7_combout  = (\uart_dbg|UART_TX|bit_index [1] & (!\uart_dbg|UART_TX|bit_index[0]~5 )) # (!\uart_dbg|UART_TX|bit_index [1] & ((\uart_dbg|UART_TX|bit_index[0]~5 ) # (GND)))
// \uart_dbg|UART_TX|bit_index[1]~8  = CARRY((!\uart_dbg|UART_TX|bit_index[0]~5 ) # (!\uart_dbg|UART_TX|bit_index [1]))

	.dataa(\uart_dbg|UART_TX|bit_index [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|UART_TX|bit_index[0]~5 ),
	.combout(\uart_dbg|UART_TX|bit_index[1]~7_combout ),
	.cout(\uart_dbg|UART_TX|bit_index[1]~8 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|bit_index[1]~7 .lut_mask = 16'h5A5F;
defparam \uart_dbg|UART_TX|bit_index[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N13
dffeas \uart_dbg|UART_TX|bit_index[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|bit_index[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uart_dbg|UART_TX|tx_busy~q ),
	.sload(gnd),
	.ena(\uart_dbg|UART_TX|bit_index[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|bit_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|bit_index[1] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|bit_index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N14
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|bit_index[2]~9 (
// Equation(s):
// \uart_dbg|UART_TX|bit_index[2]~9_combout  = (\uart_dbg|UART_TX|bit_index [2] & (\uart_dbg|UART_TX|bit_index[1]~8  $ (GND))) # (!\uart_dbg|UART_TX|bit_index [2] & (!\uart_dbg|UART_TX|bit_index[1]~8  & VCC))
// \uart_dbg|UART_TX|bit_index[2]~10  = CARRY((\uart_dbg|UART_TX|bit_index [2] & !\uart_dbg|UART_TX|bit_index[1]~8 ))

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|bit_index [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|UART_TX|bit_index[1]~8 ),
	.combout(\uart_dbg|UART_TX|bit_index[2]~9_combout ),
	.cout(\uart_dbg|UART_TX|bit_index[2]~10 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|bit_index[2]~9 .lut_mask = 16'hC30C;
defparam \uart_dbg|UART_TX|bit_index[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N15
dffeas \uart_dbg|UART_TX|bit_index[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|bit_index[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uart_dbg|UART_TX|tx_busy~q ),
	.sload(gnd),
	.ena(\uart_dbg|UART_TX|bit_index[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|bit_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|bit_index[2] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|bit_index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N16
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|bit_index[3]~11 (
// Equation(s):
// \uart_dbg|UART_TX|bit_index[3]~11_combout  = \uart_dbg|UART_TX|bit_index[2]~10  $ (\uart_dbg|UART_TX|bit_index [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_dbg|UART_TX|bit_index [3]),
	.cin(\uart_dbg|UART_TX|bit_index[2]~10 ),
	.combout(\uart_dbg|UART_TX|bit_index[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|bit_index[3]~11 .lut_mask = 16'h0FF0;
defparam \uart_dbg|UART_TX|bit_index[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y48_N17
dffeas \uart_dbg|UART_TX|bit_index[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|bit_index[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uart_dbg|UART_TX|tx_busy~q ),
	.sload(gnd),
	.ena(\uart_dbg|UART_TX|bit_index[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|bit_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|bit_index[3] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|bit_index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N8
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|tx~0 (
// Equation(s):
// \uart_dbg|UART_TX|tx~0_combout  = (\uart_dbg|UART_TX|bit_index [0] & (\uart_dbg|UART_TX|bit_index [3] & (!\uart_dbg|UART_TX|bit_index [2] & !\uart_dbg|UART_TX|bit_index [1])))

	.dataa(\uart_dbg|UART_TX|bit_index [0]),
	.datab(\uart_dbg|UART_TX|bit_index [3]),
	.datac(\uart_dbg|UART_TX|bit_index [2]),
	.datad(\uart_dbg|UART_TX|bit_index [1]),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx~0 .lut_mask = 16'h0008;
defparam \uart_dbg|UART_TX|tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|tx_busy~0 (
// Equation(s):
// \uart_dbg|UART_TX|tx_busy~0_combout  = (!\uart_dbg|UART_TX|tx~0_combout ) # (!\uart_dbg|UART_TX|baud_tick~q )

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|baud_tick~q ),
	.datac(gnd),
	.datad(\uart_dbg|UART_TX|tx~0_combout ),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|tx_busy~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_busy~0 .lut_mask = 16'h33FF;
defparam \uart_dbg|UART_TX|tx_busy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N17
dffeas \uart_dbg|UART_TX|tx_busy (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|tx_busy~0_combout ),
	.asdata(\uart_dbg|tx_start~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\uart_dbg|UART_TX|tx_busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|tx_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_busy .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|tx_busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_cnt[0]~16 (
// Equation(s):
// \uart_dbg|UART_TX|baud_cnt[0]~16_combout  = \uart_dbg|UART_TX|baud_cnt [0] $ (VCC)
// \uart_dbg|UART_TX|baud_cnt[0]~17  = CARRY(\uart_dbg|UART_TX|baud_cnt [0])

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|baud_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|baud_cnt[0]~16_combout ),
	.cout(\uart_dbg|UART_TX|baud_cnt[0]~17 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[0]~16 .lut_mask = 16'h33CC;
defparam \uart_dbg|UART_TX|baud_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N14
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_cnt[12]~36 (
// Equation(s):
// \uart_dbg|UART_TX|baud_cnt[12]~36_combout  = (!\uart_dbg|UART_TX|LessThan0~4_combout ) # (!\uart_dbg|UART_TX|tx_busy~q )

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|tx_busy~q ),
	.datac(gnd),
	.datad(\uart_dbg|UART_TX|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|baud_cnt[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[12]~36 .lut_mask = 16'h33FF;
defparam \uart_dbg|UART_TX|baud_cnt[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N1
dffeas \uart_dbg|UART_TX|baud_cnt[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|baud_cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|UART_TX|baud_cnt[12]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|baud_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[0] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|baud_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_cnt[1]~18 (
// Equation(s):
// \uart_dbg|UART_TX|baud_cnt[1]~18_combout  = (\uart_dbg|UART_TX|baud_cnt [1] & (!\uart_dbg|UART_TX|baud_cnt[0]~17 )) # (!\uart_dbg|UART_TX|baud_cnt [1] & ((\uart_dbg|UART_TX|baud_cnt[0]~17 ) # (GND)))
// \uart_dbg|UART_TX|baud_cnt[1]~19  = CARRY((!\uart_dbg|UART_TX|baud_cnt[0]~17 ) # (!\uart_dbg|UART_TX|baud_cnt [1]))

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|baud_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|UART_TX|baud_cnt[0]~17 ),
	.combout(\uart_dbg|UART_TX|baud_cnt[1]~18_combout ),
	.cout(\uart_dbg|UART_TX|baud_cnt[1]~19 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \uart_dbg|UART_TX|baud_cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y44_N3
dffeas \uart_dbg|UART_TX|baud_cnt[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|baud_cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|UART_TX|baud_cnt[12]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|baud_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[1] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|baud_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_cnt[2]~20 (
// Equation(s):
// \uart_dbg|UART_TX|baud_cnt[2]~20_combout  = (\uart_dbg|UART_TX|baud_cnt [2] & (\uart_dbg|UART_TX|baud_cnt[1]~19  $ (GND))) # (!\uart_dbg|UART_TX|baud_cnt [2] & (!\uart_dbg|UART_TX|baud_cnt[1]~19  & VCC))
// \uart_dbg|UART_TX|baud_cnt[2]~21  = CARRY((\uart_dbg|UART_TX|baud_cnt [2] & !\uart_dbg|UART_TX|baud_cnt[1]~19 ))

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|baud_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|UART_TX|baud_cnt[1]~19 ),
	.combout(\uart_dbg|UART_TX|baud_cnt[2]~20_combout ),
	.cout(\uart_dbg|UART_TX|baud_cnt[2]~21 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[2]~20 .lut_mask = 16'hC30C;
defparam \uart_dbg|UART_TX|baud_cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y44_N5
dffeas \uart_dbg|UART_TX|baud_cnt[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|baud_cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|UART_TX|baud_cnt[12]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|baud_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[2] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|baud_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N6
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_cnt[3]~22 (
// Equation(s):
// \uart_dbg|UART_TX|baud_cnt[3]~22_combout  = (\uart_dbg|UART_TX|baud_cnt [3] & (!\uart_dbg|UART_TX|baud_cnt[2]~21 )) # (!\uart_dbg|UART_TX|baud_cnt [3] & ((\uart_dbg|UART_TX|baud_cnt[2]~21 ) # (GND)))
// \uart_dbg|UART_TX|baud_cnt[3]~23  = CARRY((!\uart_dbg|UART_TX|baud_cnt[2]~21 ) # (!\uart_dbg|UART_TX|baud_cnt [3]))

	.dataa(\uart_dbg|UART_TX|baud_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|UART_TX|baud_cnt[2]~21 ),
	.combout(\uart_dbg|UART_TX|baud_cnt[3]~22_combout ),
	.cout(\uart_dbg|UART_TX|baud_cnt[3]~23 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \uart_dbg|UART_TX|baud_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y44_N7
dffeas \uart_dbg|UART_TX|baud_cnt[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|baud_cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|UART_TX|baud_cnt[12]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|baud_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[3] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|baud_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N8
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_cnt[4]~24 (
// Equation(s):
// \uart_dbg|UART_TX|baud_cnt[4]~24_combout  = (\uart_dbg|UART_TX|baud_cnt [4] & (\uart_dbg|UART_TX|baud_cnt[3]~23  $ (GND))) # (!\uart_dbg|UART_TX|baud_cnt [4] & (!\uart_dbg|UART_TX|baud_cnt[3]~23  & VCC))
// \uart_dbg|UART_TX|baud_cnt[4]~25  = CARRY((\uart_dbg|UART_TX|baud_cnt [4] & !\uart_dbg|UART_TX|baud_cnt[3]~23 ))

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|baud_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|UART_TX|baud_cnt[3]~23 ),
	.combout(\uart_dbg|UART_TX|baud_cnt[4]~24_combout ),
	.cout(\uart_dbg|UART_TX|baud_cnt[4]~25 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[4]~24 .lut_mask = 16'hC30C;
defparam \uart_dbg|UART_TX|baud_cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y44_N9
dffeas \uart_dbg|UART_TX|baud_cnt[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|baud_cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|UART_TX|baud_cnt[12]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|baud_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[4] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|baud_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N10
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_cnt[5]~26 (
// Equation(s):
// \uart_dbg|UART_TX|baud_cnt[5]~26_combout  = (\uart_dbg|UART_TX|baud_cnt [5] & (!\uart_dbg|UART_TX|baud_cnt[4]~25 )) # (!\uart_dbg|UART_TX|baud_cnt [5] & ((\uart_dbg|UART_TX|baud_cnt[4]~25 ) # (GND)))
// \uart_dbg|UART_TX|baud_cnt[5]~27  = CARRY((!\uart_dbg|UART_TX|baud_cnt[4]~25 ) # (!\uart_dbg|UART_TX|baud_cnt [5]))

	.dataa(\uart_dbg|UART_TX|baud_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|UART_TX|baud_cnt[4]~25 ),
	.combout(\uart_dbg|UART_TX|baud_cnt[5]~26_combout ),
	.cout(\uart_dbg|UART_TX|baud_cnt[5]~27 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \uart_dbg|UART_TX|baud_cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y44_N11
dffeas \uart_dbg|UART_TX|baud_cnt[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|baud_cnt[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|UART_TX|baud_cnt[12]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|baud_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[5] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|baud_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_cnt[6]~28 (
// Equation(s):
// \uart_dbg|UART_TX|baud_cnt[6]~28_combout  = (\uart_dbg|UART_TX|baud_cnt [6] & (\uart_dbg|UART_TX|baud_cnt[5]~27  $ (GND))) # (!\uart_dbg|UART_TX|baud_cnt [6] & (!\uart_dbg|UART_TX|baud_cnt[5]~27  & VCC))
// \uart_dbg|UART_TX|baud_cnt[6]~29  = CARRY((\uart_dbg|UART_TX|baud_cnt [6] & !\uart_dbg|UART_TX|baud_cnt[5]~27 ))

	.dataa(\uart_dbg|UART_TX|baud_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|UART_TX|baud_cnt[5]~27 ),
	.combout(\uart_dbg|UART_TX|baud_cnt[6]~28_combout ),
	.cout(\uart_dbg|UART_TX|baud_cnt[6]~29 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[6]~28 .lut_mask = 16'hA50A;
defparam \uart_dbg|UART_TX|baud_cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y44_N13
dffeas \uart_dbg|UART_TX|baud_cnt[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|baud_cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|UART_TX|baud_cnt[12]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|baud_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[6] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|baud_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N14
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_cnt[7]~30 (
// Equation(s):
// \uart_dbg|UART_TX|baud_cnt[7]~30_combout  = (\uart_dbg|UART_TX|baud_cnt [7] & (!\uart_dbg|UART_TX|baud_cnt[6]~29 )) # (!\uart_dbg|UART_TX|baud_cnt [7] & ((\uart_dbg|UART_TX|baud_cnt[6]~29 ) # (GND)))
// \uart_dbg|UART_TX|baud_cnt[7]~31  = CARRY((!\uart_dbg|UART_TX|baud_cnt[6]~29 ) # (!\uart_dbg|UART_TX|baud_cnt [7]))

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|baud_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|UART_TX|baud_cnt[6]~29 ),
	.combout(\uart_dbg|UART_TX|baud_cnt[7]~30_combout ),
	.cout(\uart_dbg|UART_TX|baud_cnt[7]~31 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[7]~30 .lut_mask = 16'h3C3F;
defparam \uart_dbg|UART_TX|baud_cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y44_N15
dffeas \uart_dbg|UART_TX|baud_cnt[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|baud_cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|UART_TX|baud_cnt[12]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|baud_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[7] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|baud_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_cnt[8]~32 (
// Equation(s):
// \uart_dbg|UART_TX|baud_cnt[8]~32_combout  = (\uart_dbg|UART_TX|baud_cnt [8] & (\uart_dbg|UART_TX|baud_cnt[7]~31  $ (GND))) # (!\uart_dbg|UART_TX|baud_cnt [8] & (!\uart_dbg|UART_TX|baud_cnt[7]~31  & VCC))
// \uart_dbg|UART_TX|baud_cnt[8]~33  = CARRY((\uart_dbg|UART_TX|baud_cnt [8] & !\uart_dbg|UART_TX|baud_cnt[7]~31 ))

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|baud_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|UART_TX|baud_cnt[7]~31 ),
	.combout(\uart_dbg|UART_TX|baud_cnt[8]~32_combout ),
	.cout(\uart_dbg|UART_TX|baud_cnt[8]~33 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[8]~32 .lut_mask = 16'hC30C;
defparam \uart_dbg|UART_TX|baud_cnt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y44_N17
dffeas \uart_dbg|UART_TX|baud_cnt[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|baud_cnt[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|UART_TX|baud_cnt[12]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|baud_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[8] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|baud_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N4
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|LessThan0~2 (
// Equation(s):
// \uart_dbg|UART_TX|LessThan0~2_combout  = (!\uart_dbg|UART_TX|baud_cnt [0] & (!\uart_dbg|UART_TX|baud_cnt [3] & (!\uart_dbg|UART_TX|baud_cnt [2] & !\uart_dbg|UART_TX|baud_cnt [1])))

	.dataa(\uart_dbg|UART_TX|baud_cnt [0]),
	.datab(\uart_dbg|UART_TX|baud_cnt [3]),
	.datac(\uart_dbg|UART_TX|baud_cnt [2]),
	.datad(\uart_dbg|UART_TX|baud_cnt [1]),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|LessThan0~2 .lut_mask = 16'h0001;
defparam \uart_dbg|UART_TX|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N18
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|LessThan0~3 (
// Equation(s):
// \uart_dbg|UART_TX|LessThan0~3_combout  = (!\uart_dbg|UART_TX|baud_cnt [6] & (((\uart_dbg|UART_TX|LessThan0~2_combout ) # (!\uart_dbg|UART_TX|baud_cnt [5])) # (!\uart_dbg|UART_TX|baud_cnt [4])))

	.dataa(\uart_dbg|UART_TX|baud_cnt [6]),
	.datab(\uart_dbg|UART_TX|baud_cnt [4]),
	.datac(\uart_dbg|UART_TX|LessThan0~2_combout ),
	.datad(\uart_dbg|UART_TX|baud_cnt [5]),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|LessThan0~3 .lut_mask = 16'h5155;
defparam \uart_dbg|UART_TX|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_cnt[9]~34 (
// Equation(s):
// \uart_dbg|UART_TX|baud_cnt[9]~34_combout  = (\uart_dbg|UART_TX|baud_cnt [9] & (!\uart_dbg|UART_TX|baud_cnt[8]~33 )) # (!\uart_dbg|UART_TX|baud_cnt [9] & ((\uart_dbg|UART_TX|baud_cnt[8]~33 ) # (GND)))
// \uart_dbg|UART_TX|baud_cnt[9]~35  = CARRY((!\uart_dbg|UART_TX|baud_cnt[8]~33 ) # (!\uart_dbg|UART_TX|baud_cnt [9]))

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|baud_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|UART_TX|baud_cnt[8]~33 ),
	.combout(\uart_dbg|UART_TX|baud_cnt[9]~34_combout ),
	.cout(\uart_dbg|UART_TX|baud_cnt[9]~35 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[9]~34 .lut_mask = 16'h3C3F;
defparam \uart_dbg|UART_TX|baud_cnt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y44_N19
dffeas \uart_dbg|UART_TX|baud_cnt[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|baud_cnt[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|UART_TX|baud_cnt[12]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|baud_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[9] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|baud_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_cnt[10]~37 (
// Equation(s):
// \uart_dbg|UART_TX|baud_cnt[10]~37_combout  = (\uart_dbg|UART_TX|baud_cnt [10] & (\uart_dbg|UART_TX|baud_cnt[9]~35  $ (GND))) # (!\uart_dbg|UART_TX|baud_cnt [10] & (!\uart_dbg|UART_TX|baud_cnt[9]~35  & VCC))
// \uart_dbg|UART_TX|baud_cnt[10]~38  = CARRY((\uart_dbg|UART_TX|baud_cnt [10] & !\uart_dbg|UART_TX|baud_cnt[9]~35 ))

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|baud_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|UART_TX|baud_cnt[9]~35 ),
	.combout(\uart_dbg|UART_TX|baud_cnt[10]~37_combout ),
	.cout(\uart_dbg|UART_TX|baud_cnt[10]~38 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[10]~37 .lut_mask = 16'hC30C;
defparam \uart_dbg|UART_TX|baud_cnt[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y44_N21
dffeas \uart_dbg|UART_TX|baud_cnt[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|baud_cnt[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|UART_TX|baud_cnt[12]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|baud_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[10] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|baud_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_cnt[11]~39 (
// Equation(s):
// \uart_dbg|UART_TX|baud_cnt[11]~39_combout  = (\uart_dbg|UART_TX|baud_cnt [11] & (!\uart_dbg|UART_TX|baud_cnt[10]~38 )) # (!\uart_dbg|UART_TX|baud_cnt [11] & ((\uart_dbg|UART_TX|baud_cnt[10]~38 ) # (GND)))
// \uart_dbg|UART_TX|baud_cnt[11]~40  = CARRY((!\uart_dbg|UART_TX|baud_cnt[10]~38 ) # (!\uart_dbg|UART_TX|baud_cnt [11]))

	.dataa(\uart_dbg|UART_TX|baud_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|UART_TX|baud_cnt[10]~38 ),
	.combout(\uart_dbg|UART_TX|baud_cnt[11]~39_combout ),
	.cout(\uart_dbg|UART_TX|baud_cnt[11]~40 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[11]~39 .lut_mask = 16'h5A5F;
defparam \uart_dbg|UART_TX|baud_cnt[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y44_N23
dffeas \uart_dbg|UART_TX|baud_cnt[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|baud_cnt[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|UART_TX|baud_cnt[12]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|baud_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[11] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|baud_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_cnt[12]~41 (
// Equation(s):
// \uart_dbg|UART_TX|baud_cnt[12]~41_combout  = (\uart_dbg|UART_TX|baud_cnt [12] & (\uart_dbg|UART_TX|baud_cnt[11]~40  $ (GND))) # (!\uart_dbg|UART_TX|baud_cnt [12] & (!\uart_dbg|UART_TX|baud_cnt[11]~40  & VCC))
// \uart_dbg|UART_TX|baud_cnt[12]~42  = CARRY((\uart_dbg|UART_TX|baud_cnt [12] & !\uart_dbg|UART_TX|baud_cnt[11]~40 ))

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|baud_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|UART_TX|baud_cnt[11]~40 ),
	.combout(\uart_dbg|UART_TX|baud_cnt[12]~41_combout ),
	.cout(\uart_dbg|UART_TX|baud_cnt[12]~42 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[12]~41 .lut_mask = 16'hC30C;
defparam \uart_dbg|UART_TX|baud_cnt[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y44_N25
dffeas \uart_dbg|UART_TX|baud_cnt[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|baud_cnt[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|UART_TX|baud_cnt[12]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|baud_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[12] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|baud_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_cnt[13]~43 (
// Equation(s):
// \uart_dbg|UART_TX|baud_cnt[13]~43_combout  = (\uart_dbg|UART_TX|baud_cnt [13] & (!\uart_dbg|UART_TX|baud_cnt[12]~42 )) # (!\uart_dbg|UART_TX|baud_cnt [13] & ((\uart_dbg|UART_TX|baud_cnt[12]~42 ) # (GND)))
// \uart_dbg|UART_TX|baud_cnt[13]~44  = CARRY((!\uart_dbg|UART_TX|baud_cnt[12]~42 ) # (!\uart_dbg|UART_TX|baud_cnt [13]))

	.dataa(\uart_dbg|UART_TX|baud_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|UART_TX|baud_cnt[12]~42 ),
	.combout(\uart_dbg|UART_TX|baud_cnt[13]~43_combout ),
	.cout(\uart_dbg|UART_TX|baud_cnt[13]~44 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[13]~43 .lut_mask = 16'h5A5F;
defparam \uart_dbg|UART_TX|baud_cnt[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y44_N27
dffeas \uart_dbg|UART_TX|baud_cnt[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|baud_cnt[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|UART_TX|baud_cnt[12]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|baud_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[13] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|baud_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_cnt[14]~45 (
// Equation(s):
// \uart_dbg|UART_TX|baud_cnt[14]~45_combout  = (\uart_dbg|UART_TX|baud_cnt [14] & (\uart_dbg|UART_TX|baud_cnt[13]~44  $ (GND))) # (!\uart_dbg|UART_TX|baud_cnt [14] & (!\uart_dbg|UART_TX|baud_cnt[13]~44  & VCC))
// \uart_dbg|UART_TX|baud_cnt[14]~46  = CARRY((\uart_dbg|UART_TX|baud_cnt [14] & !\uart_dbg|UART_TX|baud_cnt[13]~44 ))

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|baud_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_dbg|UART_TX|baud_cnt[13]~44 ),
	.combout(\uart_dbg|UART_TX|baud_cnt[14]~45_combout ),
	.cout(\uart_dbg|UART_TX|baud_cnt[14]~46 ));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[14]~45 .lut_mask = 16'hC30C;
defparam \uart_dbg|UART_TX|baud_cnt[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y44_N29
dffeas \uart_dbg|UART_TX|baud_cnt[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|baud_cnt[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|UART_TX|baud_cnt[12]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|baud_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[14] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|baud_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N8
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|LessThan0~0 (
// Equation(s):
// \uart_dbg|UART_TX|LessThan0~0_combout  = (!\uart_dbg|UART_TX|baud_cnt [12] & (!\uart_dbg|UART_TX|baud_cnt [10] & (!\uart_dbg|UART_TX|baud_cnt [11] & !\uart_dbg|UART_TX|baud_cnt [9])))

	.dataa(\uart_dbg|UART_TX|baud_cnt [12]),
	.datab(\uart_dbg|UART_TX|baud_cnt [10]),
	.datac(\uart_dbg|UART_TX|baud_cnt [11]),
	.datad(\uart_dbg|UART_TX|baud_cnt [9]),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|LessThan0~0 .lut_mask = 16'h0001;
defparam \uart_dbg|UART_TX|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_cnt[15]~47 (
// Equation(s):
// \uart_dbg|UART_TX|baud_cnt[15]~47_combout  = \uart_dbg|UART_TX|baud_cnt [15] $ (\uart_dbg|UART_TX|baud_cnt[14]~46 )

	.dataa(\uart_dbg|UART_TX|baud_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_dbg|UART_TX|baud_cnt[14]~46 ),
	.combout(\uart_dbg|UART_TX|baud_cnt[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[15]~47 .lut_mask = 16'h5A5A;
defparam \uart_dbg|UART_TX|baud_cnt[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y44_N31
dffeas \uart_dbg|UART_TX|baud_cnt[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|baud_cnt[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_dbg|UART_TX|baud_cnt[12]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|baud_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_cnt[15] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|baud_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|LessThan0~1 (
// Equation(s):
// \uart_dbg|UART_TX|LessThan0~1_combout  = (!\uart_dbg|UART_TX|baud_cnt [13] & (!\uart_dbg|UART_TX|baud_cnt [14] & (\uart_dbg|UART_TX|LessThan0~0_combout  & !\uart_dbg|UART_TX|baud_cnt [15])))

	.dataa(\uart_dbg|UART_TX|baud_cnt [13]),
	.datab(\uart_dbg|UART_TX|baud_cnt [14]),
	.datac(\uart_dbg|UART_TX|LessThan0~0_combout ),
	.datad(\uart_dbg|UART_TX|baud_cnt [15]),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|LessThan0~1 .lut_mask = 16'h0010;
defparam \uart_dbg|UART_TX|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|LessThan0~4 (
// Equation(s):
// \uart_dbg|UART_TX|LessThan0~4_combout  = (\uart_dbg|UART_TX|LessThan0~1_combout  & (((\uart_dbg|UART_TX|LessThan0~3_combout ) # (!\uart_dbg|UART_TX|baud_cnt [7])) # (!\uart_dbg|UART_TX|baud_cnt [8])))

	.dataa(\uart_dbg|UART_TX|baud_cnt [8]),
	.datab(\uart_dbg|UART_TX|LessThan0~3_combout ),
	.datac(\uart_dbg|UART_TX|LessThan0~1_combout ),
	.datad(\uart_dbg|UART_TX|baud_cnt [7]),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|LessThan0~4 .lut_mask = 16'hD0F0;
defparam \uart_dbg|UART_TX|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N12
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|baud_tick~0 (
// Equation(s):
// \uart_dbg|UART_TX|baud_tick~0_combout  = (\uart_dbg|UART_TX|tx_busy~q  & !\uart_dbg|UART_TX|LessThan0~4_combout )

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|tx_busy~q ),
	.datac(gnd),
	.datad(\uart_dbg|UART_TX|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|baud_tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_tick~0 .lut_mask = 16'h00CC;
defparam \uart_dbg|UART_TX|baud_tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N13
dffeas \uart_dbg|UART_TX|baud_tick (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|baud_tick~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|baud_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|baud_tick .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|baud_tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N22
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|tx~1 (
// Equation(s):
// \uart_dbg|UART_TX|tx~1_combout  = (\uart_dbg|UART_TX|baud_tick~q  & \uart_dbg|UART_TX|tx_busy~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_dbg|UART_TX|baud_tick~q ),
	.datad(\uart_dbg|UART_TX|tx_busy~q ),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|tx~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx~1 .lut_mask = 16'hF000;
defparam \uart_dbg|UART_TX|tx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N18
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|tx_shift[8]~17 (
// Equation(s):
// \uart_dbg|UART_TX|tx_shift[8]~17_combout  = !\uart_dbg|UART_TX|tx_busy~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_dbg|UART_TX|tx_busy~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|tx_shift[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift[8]~17 .lut_mask = 16'h0F0F;
defparam \uart_dbg|UART_TX|tx_shift[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N0
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|tx_shift~1 (
// Equation(s):
// \uart_dbg|UART_TX|tx_shift~1_combout  = (\uart_dbg|UART_TX|tx_busy~q  & (\uart_dbg|UART_TX|baud_tick~q )) # (!\uart_dbg|UART_TX|tx_busy~q  & ((\uart_dbg|tx_start~q )))

	.dataa(\uart_dbg|UART_TX|tx_busy~q ),
	.datab(gnd),
	.datac(\uart_dbg|UART_TX|baud_tick~q ),
	.datad(\uart_dbg|tx_start~q ),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|tx_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift~1 .lut_mask = 16'hF5A0;
defparam \uart_dbg|UART_TX|tx_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N19
dffeas \uart_dbg|UART_TX|tx_shift[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|tx_shift[8]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|UART_TX|tx_shift~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|tx_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift[8] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|tx_shift[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y48_N15
dffeas \uart_dbg|tx_data[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|tx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|tx_data[6] .is_wysiwyg = "true";
defparam \uart_dbg|tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N20
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|tx_shift~8 (
// Equation(s):
// \uart_dbg|UART_TX|tx_shift~8_combout  = (\uart_dbg|UART_TX|tx_busy~q  & (\uart_dbg|UART_TX|tx_shift [8])) # (!\uart_dbg|UART_TX|tx_busy~q  & ((!\uart_dbg|tx_data [6])))

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|tx_shift [8]),
	.datac(\uart_dbg|UART_TX|tx_busy~q ),
	.datad(\uart_dbg|tx_data [6]),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|tx_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift~8 .lut_mask = 16'hC0CF;
defparam \uart_dbg|UART_TX|tx_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N21
dffeas \uart_dbg|UART_TX|tx_shift[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|tx_shift~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|UART_TX|tx_shift~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|tx_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift[7] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|tx_shift[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y48_N29
dffeas \uart_dbg|tx_data[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|tx_data[5] .is_wysiwyg = "true";
defparam \uart_dbg|tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N26
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|tx_shift~7 (
// Equation(s):
// \uart_dbg|UART_TX|tx_shift~7_combout  = (\uart_dbg|UART_TX|tx_busy~q  & (\uart_dbg|UART_TX|tx_shift [7])) # (!\uart_dbg|UART_TX|tx_busy~q  & ((!\uart_dbg|tx_data [5])))

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|tx_shift [7]),
	.datac(\uart_dbg|UART_TX|tx_busy~q ),
	.datad(\uart_dbg|tx_data [5]),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|tx_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift~7 .lut_mask = 16'hC0CF;
defparam \uart_dbg|UART_TX|tx_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N27
dffeas \uart_dbg|UART_TX|tx_shift[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|tx_shift~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|UART_TX|tx_shift~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|tx_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift[6] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|tx_shift[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y48_N21
dffeas \uart_dbg|tx_data[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|tx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|tx_data[4] .is_wysiwyg = "true";
defparam \uart_dbg|tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N24
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|tx_shift~6 (
// Equation(s):
// \uart_dbg|UART_TX|tx_shift~6_combout  = (\uart_dbg|UART_TX|tx_busy~q  & (\uart_dbg|UART_TX|tx_shift [6])) # (!\uart_dbg|UART_TX|tx_busy~q  & ((!\uart_dbg|tx_data [4])))

	.dataa(\uart_dbg|UART_TX|tx_shift [6]),
	.datab(gnd),
	.datac(\uart_dbg|UART_TX|tx_busy~q ),
	.datad(\uart_dbg|tx_data [4]),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|tx_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift~6 .lut_mask = 16'hA0AF;
defparam \uart_dbg|UART_TX|tx_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N25
dffeas \uart_dbg|UART_TX|tx_shift[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|tx_shift~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|UART_TX|tx_shift~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|tx_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift[5] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|tx_shift[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y48_N13
dffeas \uart_dbg|tx_data[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|Mux4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|tx_data[3] .is_wysiwyg = "true";
defparam \uart_dbg|tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N30
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|tx_shift~5 (
// Equation(s):
// \uart_dbg|UART_TX|tx_shift~5_combout  = (\uart_dbg|UART_TX|tx_busy~q  & (\uart_dbg|UART_TX|tx_shift [5])) # (!\uart_dbg|UART_TX|tx_busy~q  & ((!\uart_dbg|tx_data [3])))

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|tx_shift [5]),
	.datac(\uart_dbg|UART_TX|tx_busy~q ),
	.datad(\uart_dbg|tx_data [3]),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|tx_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift~5 .lut_mask = 16'hC0CF;
defparam \uart_dbg|UART_TX|tx_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N31
dffeas \uart_dbg|UART_TX|tx_shift[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|tx_shift~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|UART_TX|tx_shift~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|tx_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift[4] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|tx_shift[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y48_N17
dffeas \uart_dbg|tx_data[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|tx_data[2] .is_wysiwyg = "true";
defparam \uart_dbg|tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N4
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|tx_shift~4 (
// Equation(s):
// \uart_dbg|UART_TX|tx_shift~4_combout  = (\uart_dbg|UART_TX|tx_busy~q  & (\uart_dbg|UART_TX|tx_shift [4])) # (!\uart_dbg|UART_TX|tx_busy~q  & ((!\uart_dbg|tx_data [2])))

	.dataa(\uart_dbg|UART_TX|tx_shift [4]),
	.datab(gnd),
	.datac(\uart_dbg|UART_TX|tx_busy~q ),
	.datad(\uart_dbg|tx_data [2]),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|tx_shift~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift~4 .lut_mask = 16'hA0AF;
defparam \uart_dbg|UART_TX|tx_shift~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N5
dffeas \uart_dbg|UART_TX|tx_shift[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|tx_shift~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|UART_TX|tx_shift~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|tx_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift[3] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|tx_shift[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y48_N25
dffeas \uart_dbg|tx_data[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|tx_data[1] .is_wysiwyg = "true";
defparam \uart_dbg|tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N6
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|tx_shift~3 (
// Equation(s):
// \uart_dbg|UART_TX|tx_shift~3_combout  = (\uart_dbg|UART_TX|tx_busy~q  & (\uart_dbg|UART_TX|tx_shift [3])) # (!\uart_dbg|UART_TX|tx_busy~q  & ((!\uart_dbg|tx_data [1])))

	.dataa(gnd),
	.datab(\uart_dbg|UART_TX|tx_shift [3]),
	.datac(\uart_dbg|UART_TX|tx_busy~q ),
	.datad(\uart_dbg|tx_data [1]),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|tx_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift~3 .lut_mask = 16'hC0CF;
defparam \uart_dbg|UART_TX|tx_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N7
dffeas \uart_dbg|UART_TX|tx_shift[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|tx_shift~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|UART_TX|tx_shift~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|tx_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift[2] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|tx_shift[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y48_N1
dffeas \uart_dbg|tx_data[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|Mux7~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|tx_data[0] .is_wysiwyg = "true";
defparam \uart_dbg|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N2
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|tx_shift~2 (
// Equation(s):
// \uart_dbg|UART_TX|tx_shift~2_combout  = (\uart_dbg|UART_TX|tx_busy~q  & (\uart_dbg|UART_TX|tx_shift [2])) # (!\uart_dbg|UART_TX|tx_busy~q  & ((!\uart_dbg|tx_data [0])))

	.dataa(\uart_dbg|UART_TX|tx_shift [2]),
	.datab(gnd),
	.datac(\uart_dbg|UART_TX|tx_busy~q ),
	.datad(\uart_dbg|tx_data [0]),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|tx_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift~2 .lut_mask = 16'hA0AF;
defparam \uart_dbg|UART_TX|tx_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N3
dffeas \uart_dbg|UART_TX|tx_shift[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|tx_shift~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|UART_TX|tx_shift~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|tx_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift[1] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|tx_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N22
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|tx_shift~0 (
// Equation(s):
// \uart_dbg|UART_TX|tx_shift~0_combout  = (\uart_dbg|UART_TX|tx_shift [1]) # (!\uart_dbg|UART_TX|tx_busy~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_dbg|UART_TX|tx_busy~q ),
	.datad(\uart_dbg|UART_TX|tx_shift [1]),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|tx_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift~0 .lut_mask = 16'hFF0F;
defparam \uart_dbg|UART_TX|tx_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N23
dffeas \uart_dbg|UART_TX|tx_shift[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|tx_shift~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_dbg|UART_TX|tx_shift~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|tx_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx_shift[0] .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|tx_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
fiftyfivenm_lcell_comb \uart_dbg|UART_TX|tx~2 (
// Equation(s):
// \uart_dbg|UART_TX|tx~2_combout  = (\uart_dbg|UART_TX|tx~1_combout  & (((\uart_dbg|UART_TX|tx~0_combout )) # (!\uart_dbg|UART_TX|tx_shift [0]))) # (!\uart_dbg|UART_TX|tx~1_combout  & (((\uart_dbg|UART_TX|tx~q ))))

	.dataa(\uart_dbg|UART_TX|tx~1_combout ),
	.datab(\uart_dbg|UART_TX|tx_shift [0]),
	.datac(\uart_dbg|UART_TX|tx~q ),
	.datad(\uart_dbg|UART_TX|tx~0_combout ),
	.cin(gnd),
	.combout(\uart_dbg|UART_TX|tx~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx~2 .lut_mask = 16'hFA72;
defparam \uart_dbg|UART_TX|tx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N7
dffeas \uart_dbg|UART_TX|tx (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_dbg|UART_TX|tx~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_dbg|UART_TX|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_dbg|UART_TX|tx .is_wysiwyg = "true";
defparam \uart_dbg|UART_TX|tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N0
fiftyfivenm_lcell_comb \OutReg|rOut[0]~feeder (
// Equation(s):
// \OutReg|rOut[0]~feeder_combout  = \AccA|IB_BUS[0]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AccA|IB_BUS[0]~8_combout ),
	.cin(gnd),
	.combout(\OutReg|rOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OutReg|rOut[0]~feeder .lut_mask = 16'hFF00;
defparam \OutReg|rOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N1
dffeas \OutReg|rOut[0] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(\OutReg|rOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OutReg|rOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OutReg|rOut[0] .is_wysiwyg = "true";
defparam \OutReg|rOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N26
fiftyfivenm_lcell_comb \OutReg|rOut[1]~feeder (
// Equation(s):
// \OutReg|rOut[1]~feeder_combout  = \AccA|IB_BUS[1]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\AccA|IB_BUS[1]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\OutReg|rOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OutReg|rOut[1]~feeder .lut_mask = 16'hF0F0;
defparam \OutReg|rOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N27
dffeas \OutReg|rOut[1] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(\OutReg|rOut[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OutReg|rOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OutReg|rOut[1] .is_wysiwyg = "true";
defparam \OutReg|rOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y50_N29
dffeas \OutReg|rOut[2] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AccA|IB_BUS[2]~12_combout ),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OutReg|rOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OutReg|rOut[2] .is_wysiwyg = "true";
defparam \OutReg|rOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y50_N31
dffeas \OutReg|rOut[3] (
	.clk(\db_clock|step_pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InstrReg|IB_BUS[3]~3_combout ),
	.clrn(!\db_reset|reset_clean~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OutReg|rOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OutReg|rOut[3] .is_wysiwyg = "true";
defparam \OutReg|rOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N8
fiftyfivenm_lcell_comb \SEG0|WideOr6~0 (
// Equation(s):
// \SEG0|WideOr6~0_combout  = (\AccA|IB_BUS[2]~12_combout  & (!\AccA|IB_BUS[1]~10_combout  & (\InstrReg|IB_BUS[3]~3_combout  $ (!\AccA|IB_BUS[0]~8_combout )))) # (!\AccA|IB_BUS[2]~12_combout  & (\AccA|IB_BUS[0]~8_combout  & (\AccA|IB_BUS[1]~10_combout  $ 
// (!\InstrReg|IB_BUS[3]~3_combout ))))

	.dataa(\AccA|IB_BUS[2]~12_combout ),
	.datab(\AccA|IB_BUS[1]~10_combout ),
	.datac(\InstrReg|IB_BUS[3]~3_combout ),
	.datad(\AccA|IB_BUS[0]~8_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr6~0 .lut_mask = 16'h6102;
defparam \SEG0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N6
fiftyfivenm_lcell_comb \SEG0|WideOr5~0 (
// Equation(s):
// \SEG0|WideOr5~0_combout  = (\AccA|IB_BUS[1]~10_combout  & ((\AccA|IB_BUS[0]~8_combout  & ((\InstrReg|IB_BUS[3]~3_combout ))) # (!\AccA|IB_BUS[0]~8_combout  & (\AccA|IB_BUS[2]~12_combout )))) # (!\AccA|IB_BUS[1]~10_combout  & (\AccA|IB_BUS[2]~12_combout  & 
// (\InstrReg|IB_BUS[3]~3_combout  $ (\AccA|IB_BUS[0]~8_combout ))))

	.dataa(\AccA|IB_BUS[2]~12_combout ),
	.datab(\AccA|IB_BUS[1]~10_combout ),
	.datac(\InstrReg|IB_BUS[3]~3_combout ),
	.datad(\AccA|IB_BUS[0]~8_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \SEG0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N4
fiftyfivenm_lcell_comb \SEG0|WideOr4~0 (
// Equation(s):
// \SEG0|WideOr4~0_combout  = (\AccA|IB_BUS[2]~12_combout  & (\InstrReg|IB_BUS[3]~3_combout  & ((\AccA|IB_BUS[1]~10_combout ) # (!\AccA|IB_BUS[0]~8_combout )))) # (!\AccA|IB_BUS[2]~12_combout  & (\AccA|IB_BUS[1]~10_combout  & (!\InstrReg|IB_BUS[3]~3_combout  
// & !\AccA|IB_BUS[0]~8_combout )))

	.dataa(\AccA|IB_BUS[2]~12_combout ),
	.datab(\AccA|IB_BUS[1]~10_combout ),
	.datac(\InstrReg|IB_BUS[3]~3_combout ),
	.datad(\AccA|IB_BUS[0]~8_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr4~0 .lut_mask = 16'h80A4;
defparam \SEG0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N2
fiftyfivenm_lcell_comb \SEG0|WideOr3~0 (
// Equation(s):
// \SEG0|WideOr3~0_combout  = (\AccA|IB_BUS[1]~10_combout  & ((\AccA|IB_BUS[2]~12_combout  & ((\AccA|IB_BUS[0]~8_combout ))) # (!\AccA|IB_BUS[2]~12_combout  & (\InstrReg|IB_BUS[3]~3_combout  & !\AccA|IB_BUS[0]~8_combout )))) # (!\AccA|IB_BUS[1]~10_combout  & 
// (!\InstrReg|IB_BUS[3]~3_combout  & (\AccA|IB_BUS[2]~12_combout  $ (\AccA|IB_BUS[0]~8_combout ))))

	.dataa(\AccA|IB_BUS[2]~12_combout ),
	.datab(\AccA|IB_BUS[1]~10_combout ),
	.datac(\InstrReg|IB_BUS[3]~3_combout ),
	.datad(\AccA|IB_BUS[0]~8_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr3~0 .lut_mask = 16'h8942;
defparam \SEG0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N20
fiftyfivenm_lcell_comb \SEG0|WideOr2~0 (
// Equation(s):
// \SEG0|WideOr2~0_combout  = (\AccA|IB_BUS[1]~10_combout  & (((!\InstrReg|IB_BUS[3]~3_combout  & \AccA|IB_BUS[0]~8_combout )))) # (!\AccA|IB_BUS[1]~10_combout  & ((\AccA|IB_BUS[2]~12_combout  & (!\InstrReg|IB_BUS[3]~3_combout )) # 
// (!\AccA|IB_BUS[2]~12_combout  & ((\AccA|IB_BUS[0]~8_combout )))))

	.dataa(\AccA|IB_BUS[2]~12_combout ),
	.datab(\AccA|IB_BUS[1]~10_combout ),
	.datac(\InstrReg|IB_BUS[3]~3_combout ),
	.datad(\AccA|IB_BUS[0]~8_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr2~0 .lut_mask = 16'h1F02;
defparam \SEG0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N18
fiftyfivenm_lcell_comb \SEG0|WideOr1~0 (
// Equation(s):
// \SEG0|WideOr1~0_combout  = (\AccA|IB_BUS[2]~12_combout  & (\AccA|IB_BUS[0]~8_combout  & (\AccA|IB_BUS[1]~10_combout  $ (\InstrReg|IB_BUS[3]~3_combout )))) # (!\AccA|IB_BUS[2]~12_combout  & (!\InstrReg|IB_BUS[3]~3_combout  & ((\AccA|IB_BUS[1]~10_combout ) 
// # (\AccA|IB_BUS[0]~8_combout ))))

	.dataa(\AccA|IB_BUS[2]~12_combout ),
	.datab(\AccA|IB_BUS[1]~10_combout ),
	.datac(\InstrReg|IB_BUS[3]~3_combout ),
	.datad(\AccA|IB_BUS[0]~8_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr1~0 .lut_mask = 16'h2D04;
defparam \SEG0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N12
fiftyfivenm_lcell_comb \SEG0|WideOr0~0 (
// Equation(s):
// \SEG0|WideOr0~0_combout  = (\AccA|IB_BUS[0]~8_combout  & ((\InstrReg|IB_BUS[3]~3_combout ) # (\AccA|IB_BUS[2]~12_combout  $ (\AccA|IB_BUS[1]~10_combout )))) # (!\AccA|IB_BUS[0]~8_combout  & ((\AccA|IB_BUS[1]~10_combout ) # (\AccA|IB_BUS[2]~12_combout  $ 
// (\InstrReg|IB_BUS[3]~3_combout ))))

	.dataa(\AccA|IB_BUS[2]~12_combout ),
	.datab(\AccA|IB_BUS[1]~10_combout ),
	.datac(\InstrReg|IB_BUS[3]~3_combout ),
	.datad(\AccA|IB_BUS[0]~8_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \SEG0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N4
fiftyfivenm_lcell_comb \SEG1|WideOr6~0 (
// Equation(s):
// \SEG1|WideOr6~0_combout  = (\AccA|regA [3] & (\AccA|regA [0] & (\AccA|regA [1] $ (\AccA|regA [2])))) # (!\AccA|regA [3] & (!\AccA|regA [1] & (\AccA|regA [0] $ (\AccA|regA [2]))))

	.dataa(\AccA|regA [3]),
	.datab(\AccA|regA [0]),
	.datac(\AccA|regA [1]),
	.datad(\AccA|regA [2]),
	.cin(gnd),
	.combout(\SEG1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr6~0 .lut_mask = 16'h0984;
defparam \SEG1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N26
fiftyfivenm_lcell_comb \SEG1|WideOr5~0 (
// Equation(s):
// \SEG1|WideOr5~0_combout  = (\AccA|regA [3] & ((\AccA|regA [0] & (\AccA|regA [1])) # (!\AccA|regA [0] & ((\AccA|regA [2]))))) # (!\AccA|regA [3] & (\AccA|regA [2] & (\AccA|regA [0] $ (\AccA|regA [1]))))

	.dataa(\AccA|regA [3]),
	.datab(\AccA|regA [0]),
	.datac(\AccA|regA [1]),
	.datad(\AccA|regA [2]),
	.cin(gnd),
	.combout(\SEG1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr5~0 .lut_mask = 16'hB680;
defparam \SEG1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N8
fiftyfivenm_lcell_comb \SEG1|WideOr4~0 (
// Equation(s):
// \SEG1|WideOr4~0_combout  = (\AccA|regA [3] & (\AccA|regA [2] & ((\AccA|regA [1]) # (!\AccA|regA [0])))) # (!\AccA|regA [3] & (!\AccA|regA [0] & (\AccA|regA [1] & !\AccA|regA [2])))

	.dataa(\AccA|regA [3]),
	.datab(\AccA|regA [0]),
	.datac(\AccA|regA [1]),
	.datad(\AccA|regA [2]),
	.cin(gnd),
	.combout(\SEG1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr4~0 .lut_mask = 16'hA210;
defparam \SEG1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N8
fiftyfivenm_lcell_comb \SEG1|WideOr3~0 (
// Equation(s):
// \SEG1|WideOr3~0_combout  = (\AccA|regA [1] & ((\AccA|regA [0] & ((\AccA|regA [2]))) # (!\AccA|regA [0] & (\AccA|regA [3] & !\AccA|regA [2])))) # (!\AccA|regA [1] & (!\AccA|regA [3] & (\AccA|regA [0] $ (\AccA|regA [2]))))

	.dataa(\AccA|regA [3]),
	.datab(\AccA|regA [1]),
	.datac(\AccA|regA [0]),
	.datad(\AccA|regA [2]),
	.cin(gnd),
	.combout(\SEG1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr3~0 .lut_mask = 16'hC118;
defparam \SEG1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N10
fiftyfivenm_lcell_comb \SEG1|WideOr2~0 (
// Equation(s):
// \SEG1|WideOr2~0_combout  = (\AccA|regA [1] & (!\AccA|regA [3] & (\AccA|regA [0]))) # (!\AccA|regA [1] & ((\AccA|regA [2] & (!\AccA|regA [3])) # (!\AccA|regA [2] & ((\AccA|regA [0])))))

	.dataa(\AccA|regA [3]),
	.datab(\AccA|regA [0]),
	.datac(\AccA|regA [1]),
	.datad(\AccA|regA [2]),
	.cin(gnd),
	.combout(\SEG1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr2~0 .lut_mask = 16'h454C;
defparam \SEG1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N24
fiftyfivenm_lcell_comb \SEG1|WideOr1~0 (
// Equation(s):
// \SEG1|WideOr1~0_combout  = (\AccA|regA [0] & (\AccA|regA [3] $ (((\AccA|regA [1]) # (!\AccA|regA [2]))))) # (!\AccA|regA [0] & (!\AccA|regA [3] & (\AccA|regA [1] & !\AccA|regA [2])))

	.dataa(\AccA|regA [3]),
	.datab(\AccA|regA [0]),
	.datac(\AccA|regA [1]),
	.datad(\AccA|regA [2]),
	.cin(gnd),
	.combout(\SEG1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr1~0 .lut_mask = 16'h4854;
defparam \SEG1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N22
fiftyfivenm_lcell_comb \SEG1|WideOr0~0 (
// Equation(s):
// \SEG1|WideOr0~0_combout  = (\AccA|regA [0] & ((\AccA|regA [3]) # (\AccA|regA [1] $ (\AccA|regA [2])))) # (!\AccA|regA [0] & ((\AccA|regA [1]) # (\AccA|regA [3] $ (\AccA|regA [2]))))

	.dataa(\AccA|regA [3]),
	.datab(\AccA|regA [0]),
	.datac(\AccA|regA [1]),
	.datad(\AccA|regA [2]),
	.cin(gnd),
	.combout(\SEG1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr0~0 .lut_mask = 16'hBDFA;
defparam \SEG1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N8
fiftyfivenm_lcell_comb \SEG2|WideOr6~0 (
// Equation(s):
// \SEG2|WideOr6~0_combout  = (\AccB|regB [2] & (!\AccB|regB [1] & (\AccB|regB [0] $ (!\AccB|regB [3])))) # (!\AccB|regB [2] & (\AccB|regB [0] & (\AccB|regB [1] $ (!\AccB|regB [3]))))

	.dataa(\AccB|regB [2]),
	.datab(\AccB|regB [0]),
	.datac(\AccB|regB [1]),
	.datad(\AccB|regB [3]),
	.cin(gnd),
	.combout(\SEG2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr6~0 .lut_mask = 16'h4806;
defparam \SEG2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N2
fiftyfivenm_lcell_comb \SEG2|WideOr5~0 (
// Equation(s):
// \SEG2|WideOr5~0_combout  = (\AccB|regB [1] & ((\AccB|regB [0] & ((\AccB|regB [3]))) # (!\AccB|regB [0] & (\AccB|regB [2])))) # (!\AccB|regB [1] & (\AccB|regB [2] & (\AccB|regB [0] $ (\AccB|regB [3]))))

	.dataa(\AccB|regB [2]),
	.datab(\AccB|regB [0]),
	.datac(\AccB|regB [1]),
	.datad(\AccB|regB [3]),
	.cin(gnd),
	.combout(\SEG2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr5~0 .lut_mask = 16'hE228;
defparam \SEG2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N0
fiftyfivenm_lcell_comb \SEG2|WideOr4~0 (
// Equation(s):
// \SEG2|WideOr4~0_combout  = (\AccB|regB [2] & (\AccB|regB [3] & ((\AccB|regB [1]) # (!\AccB|regB [0])))) # (!\AccB|regB [2] & (!\AccB|regB [0] & (\AccB|regB [1] & !\AccB|regB [3])))

	.dataa(\AccB|regB [2]),
	.datab(\AccB|regB [0]),
	.datac(\AccB|regB [1]),
	.datad(\AccB|regB [3]),
	.cin(gnd),
	.combout(\SEG2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr4~0 .lut_mask = 16'hA210;
defparam \SEG2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N14
fiftyfivenm_lcell_comb \SEG2|WideOr3~0 (
// Equation(s):
// \SEG2|WideOr3~0_combout  = (\AccB|regB [1] & ((\AccB|regB [2] & (\AccB|regB [0])) # (!\AccB|regB [2] & (!\AccB|regB [0] & \AccB|regB [3])))) # (!\AccB|regB [1] & (!\AccB|regB [3] & (\AccB|regB [2] $ (\AccB|regB [0]))))

	.dataa(\AccB|regB [2]),
	.datab(\AccB|regB [0]),
	.datac(\AccB|regB [1]),
	.datad(\AccB|regB [3]),
	.cin(gnd),
	.combout(\SEG2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr3~0 .lut_mask = 16'h9086;
defparam \SEG2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N12
fiftyfivenm_lcell_comb \SEG2|WideOr2~0 (
// Equation(s):
// \SEG2|WideOr2~0_combout  = (\AccB|regB [1] & (((\AccB|regB [0] & !\AccB|regB [3])))) # (!\AccB|regB [1] & ((\AccB|regB [2] & ((!\AccB|regB [3]))) # (!\AccB|regB [2] & (\AccB|regB [0]))))

	.dataa(\AccB|regB [2]),
	.datab(\AccB|regB [0]),
	.datac(\AccB|regB [1]),
	.datad(\AccB|regB [3]),
	.cin(gnd),
	.combout(\SEG2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr2~0 .lut_mask = 16'h04CE;
defparam \SEG2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N10
fiftyfivenm_lcell_comb \SEG2|WideOr1~0 (
// Equation(s):
// \SEG2|WideOr1~0_combout  = (\AccB|regB [2] & (\AccB|regB [0] & (\AccB|regB [1] $ (\AccB|regB [3])))) # (!\AccB|regB [2] & (!\AccB|regB [3] & ((\AccB|regB [0]) # (\AccB|regB [1]))))

	.dataa(\AccB|regB [2]),
	.datab(\AccB|regB [0]),
	.datac(\AccB|regB [1]),
	.datad(\AccB|regB [3]),
	.cin(gnd),
	.combout(\SEG2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr1~0 .lut_mask = 16'h08D4;
defparam \SEG2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N4
fiftyfivenm_lcell_comb \SEG2|WideOr0~0 (
// Equation(s):
// \SEG2|WideOr0~0_combout  = (\AccB|regB [0] & ((\AccB|regB [3]) # (\AccB|regB [2] $ (\AccB|regB [1])))) # (!\AccB|regB [0] & ((\AccB|regB [1]) # (\AccB|regB [2] $ (\AccB|regB [3]))))

	.dataa(\AccB|regB [2]),
	.datab(\AccB|regB [0]),
	.datac(\AccB|regB [1]),
	.datad(\AccB|regB [3]),
	.cin(gnd),
	.combout(\SEG2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \SEG2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N24
fiftyfivenm_lcell_comb \SEG4|WideOr6~0 (
// Equation(s):
// \SEG4|WideOr6~0_combout  = (\SW[2]~input_o  & (!\SW[1]~input_o  & (\SW[0]~input_o  $ (!\SW[3]~input_o )))) # (!\SW[2]~input_o  & (\SW[0]~input_o  & (\SW[1]~input_o  $ (!\SW[3]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr6~0 .lut_mask = 16'h4814;
defparam \SEG4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N10
fiftyfivenm_lcell_comb \SEG4|WideOr5~0 (
// Equation(s):
// \SEG4|WideOr5~0_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o  & ((\SW[3]~input_o ))) # (!\SW[0]~input_o  & (\SW[2]~input_o )))) # (!\SW[1]~input_o  & (\SW[2]~input_o  & (\SW[0]~input_o  $ (\SW[3]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr5~0 .lut_mask = 16'hB860;
defparam \SEG4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N12
fiftyfivenm_lcell_comb \SEG4|WideOr4~0 (
// Equation(s):
// \SEG4|WideOr4~0_combout  = (\SW[2]~input_o  & (\SW[3]~input_o  & ((\SW[1]~input_o ) # (!\SW[0]~input_o )))) # (!\SW[2]~input_o  & (\SW[1]~input_o  & (!\SW[0]~input_o  & !\SW[3]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr4~0 .lut_mask = 16'hB002;
defparam \SEG4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N22
fiftyfivenm_lcell_comb \SEG4|WideOr3~0 (
// Equation(s):
// \SEG4|WideOr3~0_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o  & (\SW[2]~input_o )) # (!\SW[0]~input_o  & (!\SW[2]~input_o  & \SW[3]~input_o )))) # (!\SW[1]~input_o  & (!\SW[3]~input_o  & (\SW[0]~input_o  $ (\SW[2]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr3~0 .lut_mask = 16'h8294;
defparam \SEG4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N0
fiftyfivenm_lcell_comb \SEG4|WideOr2~0 (
// Equation(s):
// \SEG4|WideOr2~0_combout  = (\SW[1]~input_o  & (\SW[0]~input_o  & ((!\SW[3]~input_o )))) # (!\SW[1]~input_o  & ((\SW[2]~input_o  & ((!\SW[3]~input_o ))) # (!\SW[2]~input_o  & (\SW[0]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr2~0 .lut_mask = 16'h04DC;
defparam \SEG4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N18
fiftyfivenm_lcell_comb \SEG4|WideOr1~0 (
// Equation(s):
// \SEG4|WideOr1~0_combout  = (\SW[1]~input_o  & (!\SW[3]~input_o  & ((\SW[0]~input_o ) # (!\SW[2]~input_o )))) # (!\SW[1]~input_o  & (\SW[0]~input_o  & (\SW[2]~input_o  $ (!\SW[3]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr1~0 .lut_mask = 16'h408E;
defparam \SEG4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N8
fiftyfivenm_lcell_comb \SEG4|WideOr0~0 (
// Equation(s):
// \SEG4|WideOr0~0_combout  = (\SW[0]~input_o  & ((\SW[3]~input_o ) # (\SW[1]~input_o  $ (\SW[2]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o ) # (\SW[2]~input_o  $ (\SW[3]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|WideOr0~0 .lut_mask = 16'hEF7A;
defparam \SEG4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N22
fiftyfivenm_lcell_comb \SEG5|WideOr6~0 (
// Equation(s):
// \SEG5|WideOr6~0_combout  = (\OutReg|rOut [3] & (\OutReg|rOut [0] & (\OutReg|rOut [2] $ (\OutReg|rOut [1])))) # (!\OutReg|rOut [3] & (!\OutReg|rOut [1] & (\OutReg|rOut [2] $ (\OutReg|rOut [0]))))

	.dataa(\OutReg|rOut [3]),
	.datab(\OutReg|rOut [2]),
	.datac(\OutReg|rOut [1]),
	.datad(\OutReg|rOut [0]),
	.cin(gnd),
	.combout(\SEG5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG5|WideOr6~0 .lut_mask = 16'h2904;
defparam \SEG5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N16
fiftyfivenm_lcell_comb \SEG5|WideOr5~0 (
// Equation(s):
// \SEG5|WideOr5~0_combout  = (\OutReg|rOut [3] & ((\OutReg|rOut [0] & ((\OutReg|rOut [1]))) # (!\OutReg|rOut [0] & (\OutReg|rOut [2])))) # (!\OutReg|rOut [3] & (\OutReg|rOut [2] & (\OutReg|rOut [1] $ (\OutReg|rOut [0]))))

	.dataa(\OutReg|rOut [3]),
	.datab(\OutReg|rOut [2]),
	.datac(\OutReg|rOut [1]),
	.datad(\OutReg|rOut [0]),
	.cin(gnd),
	.combout(\SEG5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG5|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \SEG5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N10
fiftyfivenm_lcell_comb \SEG5|WideOr4~0 (
// Equation(s):
// \SEG5|WideOr4~0_combout  = (\OutReg|rOut [3] & (\OutReg|rOut [2] & ((\OutReg|rOut [1]) # (!\OutReg|rOut [0])))) # (!\OutReg|rOut [3] & (!\OutReg|rOut [2] & (\OutReg|rOut [1] & !\OutReg|rOut [0])))

	.dataa(\OutReg|rOut [3]),
	.datab(\OutReg|rOut [2]),
	.datac(\OutReg|rOut [1]),
	.datad(\OutReg|rOut [0]),
	.cin(gnd),
	.combout(\SEG5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG5|WideOr4~0 .lut_mask = 16'h8098;
defparam \SEG5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N24
fiftyfivenm_lcell_comb \SEG5|WideOr3~0 (
// Equation(s):
// \SEG5|WideOr3~0_combout  = (\OutReg|rOut [1] & ((\OutReg|rOut [2] & ((\OutReg|rOut [0]))) # (!\OutReg|rOut [2] & (\OutReg|rOut [3] & !\OutReg|rOut [0])))) # (!\OutReg|rOut [1] & (!\OutReg|rOut [3] & (\OutReg|rOut [2] $ (\OutReg|rOut [0]))))

	.dataa(\OutReg|rOut [3]),
	.datab(\OutReg|rOut [2]),
	.datac(\OutReg|rOut [1]),
	.datad(\OutReg|rOut [0]),
	.cin(gnd),
	.combout(\SEG5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG5|WideOr3~0 .lut_mask = 16'hC124;
defparam \SEG5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N14
fiftyfivenm_lcell_comb \SEG5|WideOr2~0 (
// Equation(s):
// \SEG5|WideOr2~0_combout  = (\OutReg|rOut [1] & (!\OutReg|rOut [3] & ((\OutReg|rOut [0])))) # (!\OutReg|rOut [1] & ((\OutReg|rOut [2] & (!\OutReg|rOut [3])) # (!\OutReg|rOut [2] & ((\OutReg|rOut [0])))))

	.dataa(\OutReg|rOut [3]),
	.datab(\OutReg|rOut [2]),
	.datac(\OutReg|rOut [1]),
	.datad(\OutReg|rOut [0]),
	.cin(gnd),
	.combout(\SEG5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG5|WideOr2~0 .lut_mask = 16'h5704;
defparam \SEG5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N28
fiftyfivenm_lcell_comb \SEG5|WideOr1~0 (
// Equation(s):
// \SEG5|WideOr1~0_combout  = (\OutReg|rOut [1] & (!\OutReg|rOut [3] & ((\OutReg|rOut [0]) # (!\OutReg|rOut [2])))) # (!\OutReg|rOut [1] & (\OutReg|rOut [0] & (\OutReg|rOut [3] $ (!\OutReg|rOut [2]))))

	.dataa(\OutReg|rOut [3]),
	.datab(\OutReg|rOut [1]),
	.datac(\OutReg|rOut [2]),
	.datad(\OutReg|rOut [0]),
	.cin(gnd),
	.combout(\SEG5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG5|WideOr1~0 .lut_mask = 16'h6504;
defparam \SEG5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N30
fiftyfivenm_lcell_comb \SEG5|WideOr0~0 (
// Equation(s):
// \SEG5|WideOr0~0_combout  = (\OutReg|rOut [0] & ((\OutReg|rOut [3]) # (\OutReg|rOut [1] $ (\OutReg|rOut [2])))) # (!\OutReg|rOut [0] & ((\OutReg|rOut [1]) # (\OutReg|rOut [2] $ (\OutReg|rOut [3]))))

	.dataa(\OutReg|rOut [1]),
	.datab(\OutReg|rOut [2]),
	.datac(\OutReg|rOut [3]),
	.datad(\OutReg|rOut [0]),
	.cin(gnd),
	.combout(\SEG5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG5|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \SEG5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
fiftyfivenm_io_ibuf \GPIO[0]~input (
	.i(GPIO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[0]~input_o ));
// synopsys translate_off
defparam \GPIO[0]~input .bus_hold = "false";
defparam \GPIO[0]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N29
fiftyfivenm_io_ibuf \GPIO[1]~input (
	.i(GPIO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[1]~input_o ));
// synopsys translate_off
defparam \GPIO[1]~input .bus_hold = "false";
defparam \GPIO[1]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N29
fiftyfivenm_io_ibuf \GPIO[2]~input (
	.i(GPIO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[2]~input_o ));
// synopsys translate_off
defparam \GPIO[2]~input .bus_hold = "false";
defparam \GPIO[2]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
fiftyfivenm_io_ibuf \GPIO[3]~input (
	.i(GPIO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[3]~input_o ));
// synopsys translate_off
defparam \GPIO[3]~input .bus_hold = "false";
defparam \GPIO[3]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
fiftyfivenm_io_ibuf \GPIO[4]~input (
	.i(GPIO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[4]~input_o ));
// synopsys translate_off
defparam \GPIO[4]~input .bus_hold = "false";
defparam \GPIO[4]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \GPIO[5]~input (
	.i(GPIO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[5]~input_o ));
// synopsys translate_off
defparam \GPIO[5]~input .bus_hold = "false";
defparam \GPIO[5]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
fiftyfivenm_io_ibuf \GPIO[6]~input (
	.i(GPIO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[6]~input_o ));
// synopsys translate_off
defparam \GPIO[6]~input .bus_hold = "false";
defparam \GPIO[6]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \GPIO[7]~input (
	.i(GPIO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[7]~input_o ));
// synopsys translate_off
defparam \GPIO[7]~input .bus_hold = "false";
defparam \GPIO[7]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
fiftyfivenm_io_ibuf \GPIO[8]~input (
	.i(GPIO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[8]~input_o ));
// synopsys translate_off
defparam \GPIO[8]~input .bus_hold = "false";
defparam \GPIO[8]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
fiftyfivenm_io_ibuf \GPIO[9]~input (
	.i(GPIO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[9]~input_o ));
// synopsys translate_off
defparam \GPIO[9]~input .bus_hold = "false";
defparam \GPIO[9]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
fiftyfivenm_io_ibuf \GPIO[10]~input (
	.i(GPIO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[10]~input_o ));
// synopsys translate_off
defparam \GPIO[10]~input .bus_hold = "false";
defparam \GPIO[10]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N29
fiftyfivenm_io_ibuf \GPIO[11]~input (
	.i(GPIO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[11]~input_o ));
// synopsys translate_off
defparam \GPIO[11]~input .bus_hold = "false";
defparam \GPIO[11]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N22
fiftyfivenm_io_ibuf \GPIO[12]~input (
	.i(GPIO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[12]~input_o ));
// synopsys translate_off
defparam \GPIO[12]~input .bus_hold = "false";
defparam \GPIO[12]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
fiftyfivenm_io_ibuf \GPIO[13]~input (
	.i(GPIO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[13]~input_o ));
// synopsys translate_off
defparam \GPIO[13]~input .bus_hold = "false";
defparam \GPIO[13]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
fiftyfivenm_io_ibuf \GPIO[14]~input (
	.i(GPIO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[14]~input_o ));
// synopsys translate_off
defparam \GPIO[14]~input .bus_hold = "false";
defparam \GPIO[14]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
fiftyfivenm_io_ibuf \GPIO[15]~input (
	.i(GPIO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[15]~input_o ));
// synopsys translate_off
defparam \GPIO[15]~input .bus_hold = "false";
defparam \GPIO[15]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
fiftyfivenm_io_ibuf \GPIO[16]~input (
	.i(GPIO[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[16]~input_o ));
// synopsys translate_off
defparam \GPIO[16]~input .bus_hold = "false";
defparam \GPIO[16]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
fiftyfivenm_io_ibuf \GPIO[17]~input (
	.i(GPIO[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[17]~input_o ));
// synopsys translate_off
defparam \GPIO[17]~input .bus_hold = "false";
defparam \GPIO[17]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
fiftyfivenm_io_ibuf \GPIO[18]~input (
	.i(GPIO[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[18]~input_o ));
// synopsys translate_off
defparam \GPIO[18]~input .bus_hold = "false";
defparam \GPIO[18]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
fiftyfivenm_io_ibuf \GPIO[19]~input (
	.i(GPIO[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[19]~input_o ));
// synopsys translate_off
defparam \GPIO[19]~input .bus_hold = "false";
defparam \GPIO[19]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
fiftyfivenm_io_ibuf \GPIO[20]~input (
	.i(GPIO[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[20]~input_o ));
// synopsys translate_off
defparam \GPIO[20]~input .bus_hold = "false";
defparam \GPIO[20]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
fiftyfivenm_io_ibuf \GPIO[21]~input (
	.i(GPIO[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[21]~input_o ));
// synopsys translate_off
defparam \GPIO[21]~input .bus_hold = "false";
defparam \GPIO[21]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
fiftyfivenm_io_ibuf \GPIO[22]~input (
	.i(GPIO[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[22]~input_o ));
// synopsys translate_off
defparam \GPIO[22]~input .bus_hold = "false";
defparam \GPIO[22]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
fiftyfivenm_io_ibuf \GPIO[23]~input (
	.i(GPIO[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[23]~input_o ));
// synopsys translate_off
defparam \GPIO[23]~input .bus_hold = "false";
defparam \GPIO[23]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N15
fiftyfivenm_io_ibuf \GPIO[24]~input (
	.i(GPIO[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[24]~input_o ));
// synopsys translate_off
defparam \GPIO[24]~input .bus_hold = "false";
defparam \GPIO[24]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
fiftyfivenm_io_ibuf \GPIO[25]~input (
	.i(GPIO[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[25]~input_o ));
// synopsys translate_off
defparam \GPIO[25]~input .bus_hold = "false";
defparam \GPIO[25]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
fiftyfivenm_io_ibuf \GPIO[26]~input (
	.i(GPIO[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[26]~input_o ));
// synopsys translate_off
defparam \GPIO[26]~input .bus_hold = "false";
defparam \GPIO[26]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N29
fiftyfivenm_io_ibuf \GPIO[27]~input (
	.i(GPIO[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[27]~input_o ));
// synopsys translate_off
defparam \GPIO[27]~input .bus_hold = "false";
defparam \GPIO[27]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
fiftyfivenm_io_ibuf \GPIO[28]~input (
	.i(GPIO[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[28]~input_o ));
// synopsys translate_off
defparam \GPIO[28]~input .bus_hold = "false";
defparam \GPIO[28]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
fiftyfivenm_io_ibuf \GPIO[29]~input (
	.i(GPIO[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[29]~input_o ));
// synopsys translate_off
defparam \GPIO[29]~input .bus_hold = "false";
defparam \GPIO[29]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
fiftyfivenm_io_ibuf \GPIO[30]~input (
	.i(GPIO[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[30]~input_o ));
// synopsys translate_off
defparam \GPIO[30]~input .bus_hold = "false";
defparam \GPIO[30]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N15
fiftyfivenm_io_ibuf \GPIO[31]~input (
	.i(GPIO[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[31]~input_o ));
// synopsys translate_off
defparam \GPIO[31]~input .bus_hold = "false";
defparam \GPIO[31]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N8
fiftyfivenm_io_ibuf \GPIO[32]~input (
	.i(GPIO[32]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[32]~input_o ));
// synopsys translate_off
defparam \GPIO[32]~input .bus_hold = "false";
defparam \GPIO[32]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
fiftyfivenm_io_ibuf \GPIO[34]~input (
	.i(GPIO[34]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[34]~input_o ));
// synopsys translate_off
defparam \GPIO[34]~input .bus_hold = "false";
defparam \GPIO[34]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
fiftyfivenm_io_ibuf \GPIO[35]~input (
	.i(GPIO[35]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[35]~input_o ));
// synopsys translate_off
defparam \GPIO[35]~input .bus_hold = "false";
defparam \GPIO[35]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N22
fiftyfivenm_io_ibuf \GPIO[33]~input (
	.i(GPIO[33]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[33]~input_o ));
// synopsys translate_off
defparam \GPIO[33]~input .bus_hold = "false";
defparam \GPIO[33]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[7] = \HEX0[7]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[7] = \HEX1[7]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[7] = \HEX2[7]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[7] = \HEX4[7]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[7] = \HEX5[7]~output_o ;

assign GPIO[0] = \GPIO[0]~output_o ;

assign GPIO[1] = \GPIO[1]~output_o ;

assign GPIO[2] = \GPIO[2]~output_o ;

assign GPIO[3] = \GPIO[3]~output_o ;

assign GPIO[4] = \GPIO[4]~output_o ;

assign GPIO[5] = \GPIO[5]~output_o ;

assign GPIO[6] = \GPIO[6]~output_o ;

assign GPIO[7] = \GPIO[7]~output_o ;

assign GPIO[8] = \GPIO[8]~output_o ;

assign GPIO[9] = \GPIO[9]~output_o ;

assign GPIO[10] = \GPIO[10]~output_o ;

assign GPIO[11] = \GPIO[11]~output_o ;

assign GPIO[12] = \GPIO[12]~output_o ;

assign GPIO[13] = \GPIO[13]~output_o ;

assign GPIO[14] = \GPIO[14]~output_o ;

assign GPIO[15] = \GPIO[15]~output_o ;

assign GPIO[16] = \GPIO[16]~output_o ;

assign GPIO[17] = \GPIO[17]~output_o ;

assign GPIO[18] = \GPIO[18]~output_o ;

assign GPIO[19] = \GPIO[19]~output_o ;

assign GPIO[20] = \GPIO[20]~output_o ;

assign GPIO[21] = \GPIO[21]~output_o ;

assign GPIO[22] = \GPIO[22]~output_o ;

assign GPIO[23] = \GPIO[23]~output_o ;

assign GPIO[24] = \GPIO[24]~output_o ;

assign GPIO[25] = \GPIO[25]~output_o ;

assign GPIO[26] = \GPIO[26]~output_o ;

assign GPIO[27] = \GPIO[27]~output_o ;

assign GPIO[28] = \GPIO[28]~output_o ;

assign GPIO[29] = \GPIO[29]~output_o ;

assign GPIO[30] = \GPIO[30]~output_o ;

assign GPIO[31] = \GPIO[31]~output_o ;

assign GPIO[32] = \GPIO[32]~output_o ;

assign GPIO[34] = \GPIO[34]~output_o ;

assign GPIO[35] = \GPIO[35]~output_o ;

assign GPIO[33] = \GPIO[33]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
