module system_clk_wiz_0_0(clk_out1, resetn, locked, clk_in1) 
; 
  output clk_out1; 
  input resetn; 
  output locked; 
  input clk_in1; 
endmodule 