Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Aug 17 19:17:31 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.543        0.000                      0                21191        0.040        0.000                      0                21191        3.500        0.000                       0                  8335  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
OSC_12MHZ               {0.000 41.666}       83.333          12.000          
  clk_125MHZ_LCLK_MMCM  {0.000 4.000}        8.000           125.001         
  clkfbout_LCLK_MMCM    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
OSC_12MHZ                                                                                                                                                                16.667        0.000                       0                     1  
  clk_125MHZ_LCLK_MMCM        0.543        0.000                      0                21173        0.040        0.000                      0                21173        3.500        0.000                       0                  8332  
  clkfbout_LCLK_MMCM                                                                                                                                                     16.667        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_125MHZ_LCLK_MMCM  clk_125MHZ_LCLK_MMCM        3.347        0.000                      0                   18        1.021        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  OSC_12MHZ
  To Clock:  OSC_12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OSC_12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { OSC_12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125MHZ_LCLK_MMCM
  To Clock:  clk_125MHZ_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 xdom_trig_bundle_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[3].WFM_ACQ/i_xdom_wvb_trig_bundle_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 0.379ns (5.353%)  route 6.701ns (94.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.364     5.401    lclk
    SLICE_X13Y19         FDRE                                         r  xdom_trig_bundle_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.379     5.780 r  xdom_trig_bundle_reg_reg[13]/Q
                         net (fo=14, routed)          6.701    12.481    waveform_acq_gen[3].WFM_ACQ/i_xdom_wvb_trig_bundle_reg[19]_0[13]
    SLICE_X57Y38         FDRE                                         r  waveform_acq_gen[3].WFM_ACQ/i_xdom_wvb_trig_bundle_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.263    13.098    waveform_acq_gen[3].WFM_ACQ/clk_125MHZ
    SLICE_X57Y38         FDRE                                         r  waveform_acq_gen[3].WFM_ACQ/i_xdom_wvb_trig_bundle_reg[13]/C
                         clock pessimism              0.209    13.307    
                         clock uncertainty           -0.236    13.071    
    SLICE_X57Y38         FDRE (Setup_fdre_C_D)       -0.047    13.024    waveform_acq_gen[3].WFM_ACQ/i_xdom_wvb_trig_bundle_reg[13]
  -------------------------------------------------------------------
                         required time                         13.024    
                         arrival time                         -12.481    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 xdom_trig_bundle_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[3].WFM_ACQ/i_xdom_wvb_trig_bundle_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 0.379ns (5.434%)  route 6.596ns (94.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.364     5.401    lclk
    SLICE_X13Y19         FDRE                                         r  xdom_trig_bundle_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.379     5.780 r  xdom_trig_bundle_reg_reg[14]/Q
                         net (fo=14, routed)          6.596    12.376    waveform_acq_gen[3].WFM_ACQ/i_xdom_wvb_trig_bundle_reg[19]_0[14]
    SLICE_X57Y38         FDRE                                         r  waveform_acq_gen[3].WFM_ACQ/i_xdom_wvb_trig_bundle_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.263    13.098    waveform_acq_gen[3].WFM_ACQ/clk_125MHZ
    SLICE_X57Y38         FDRE                                         r  waveform_acq_gen[3].WFM_ACQ/i_xdom_wvb_trig_bundle_reg[14]/C
                         clock pessimism              0.209    13.307    
                         clock uncertainty           -0.236    13.071    
    SLICE_X57Y38         FDRE (Setup_fdre_C_D)       -0.059    13.012    waveform_acq_gen[3].WFM_ACQ/i_xdom_wvb_trig_bundle_reg[14]
  -------------------------------------------------------------------
                         required time                         13.012    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 xdom_trig_bundle_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[6].WFM_ACQ/i_xdom_wvb_trig_bundle_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 0.348ns (5.164%)  route 6.390ns (94.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 13.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.366     5.403    lclk
    SLICE_X37Y36         FDRE                                         r  xdom_trig_bundle_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.348     5.751 r  xdom_trig_bundle_reg_reg[9]/Q
                         net (fo=14, routed)          6.390    12.142    waveform_acq_gen[6].WFM_ACQ/i_xdom_wvb_trig_bundle_reg[19]_0[9]
    SLICE_X10Y59         FDRE                                         r  waveform_acq_gen[6].WFM_ACQ/i_xdom_wvb_trig_bundle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.245    13.080    waveform_acq_gen[6].WFM_ACQ/clk_125MHZ
    SLICE_X10Y59         FDRE                                         r  waveform_acq_gen[6].WFM_ACQ/i_xdom_wvb_trig_bundle_reg[9]/C
                         clock pessimism              0.202    13.282    
                         clock uncertainty           -0.236    13.046    
    SLICE_X10Y59         FDRE (Setup_fdre_C_D)       -0.146    12.900    waveform_acq_gen[6].WFM_ACQ/i_xdom_wvb_trig_bundle_reg[9]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 WVB_READER/chan_index_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WVB_READER/wvb_data_mux_out_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 1.719ns (25.991%)  route 4.895ns (74.009%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 13.070 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.371     5.408    WVB_READER/clk_125MHZ
    SLICE_X38Y48         FDRE                                         r  WVB_READER/chan_index_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.433     5.841 r  WVB_READER/chan_index_reg[4]_rep/Q
                         net (fo=17, routed)          0.866     6.707    WVB_READER/chan_index_reg[4]_rep_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.105     6.812 r  WVB_READER/wvb_data_mux_out_reg[21]_i_26/O
                         net (fo=1, routed)           0.000     6.812    WVB_READER/wvb_data_mux_out_reg[21]_i_26_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.144 r  WVB_READER/wvb_data_mux_out_reg_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.144    WVB_READER/wvb_data_mux_out_reg_reg[21]_i_8_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.324 r  WVB_READER/wvb_data_mux_out_reg_reg[21]_i_5/O[0]
                         net (fo=162, routed)         1.221     8.545    WVB_READER/WVB_DATA_MUX/out0[7]
    SLICE_X36Y78         LUT5 (Prop_lut5_I1_O)        0.249     8.794 r  WVB_READER/wvb_data_mux_out_reg[1]_i_34/O
                         net (fo=3, routed)           1.042     9.836    WVB_READER/wvb_data_mux_out_reg[1]_i_34_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I1_O)        0.105     9.941 r  WVB_READER/wvb_data_mux_out_reg[1]_i_12/O
                         net (fo=2, routed)           0.719    10.660    WVB_READER/wvb_data_mux_out_reg[1]_i_12_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.105    10.765 r  WVB_READER/wvb_data_mux_out_reg[1]_i_4/O
                         net (fo=2, routed)           0.474    11.239    WVB_READER/wvb_data_mux_out_reg[1]_i_4_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I5_O)        0.105    11.344 r  WVB_READER/wvb_data_mux_out_reg[3]_i_2/O
                         net (fo=1, routed)           0.573    11.917    WVB_READER/wvb_data_mux_out_reg[3]_i_2_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.105    12.022 r  WVB_READER/wvb_data_mux_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.022    WVB_READER/wvb_data_mux_out[3]
    SLICE_X37Y67         FDRE                                         r  WVB_READER/wvb_data_mux_out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.235    13.070    WVB_READER/clk_125MHZ
    SLICE_X37Y67         FDRE                                         r  WVB_READER/wvb_data_mux_out_reg_reg[3]/C
                         clock pessimism              0.202    13.272    
                         clock uncertainty           -0.236    13.036    
    SLICE_X37Y67         FDRE (Setup_fdre_C_D)        0.030    13.066    WVB_READER/wvb_data_mux_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                         -12.022    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 1.750ns (26.404%)  route 4.878ns (73.596%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns = ( 13.160 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.376     5.413    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X13Y47         FDRE                                         r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.379     5.792 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[4]/Q
                         net (fo=9, routed)           0.944     6.736    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/hdr_data_in[64]
    SLICE_X15Y44         LUT6 (Prop_lut6_I2_O)        0.105     6.841 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_3__5/O
                         net (fo=1, routed)           0.000     6.841    waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.298 f  waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=5, routed)           1.127     8.424    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/CO[0]
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.125     8.549 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_3__5/O
                         net (fo=1, routed)           0.359     8.908    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_3__5_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.264     9.172 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__5/O
                         net (fo=9, routed)           0.370     9.543    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq
    SLICE_X10Y48         LUT4 (Prop_lut4_I0_O)        0.105     9.648 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__5/O
                         net (fo=4, routed)           0.685    10.333    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.105    10.438 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          0.802    11.240    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.105    11.345 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.120    11.465    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_i_reg_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I1_O)        0.105    11.570 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.471    12.041    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X4Y33          FDRE                                         r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.325    13.160    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X4Y33          FDRE                                         r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.269    13.429    
                         clock uncertainty           -0.236    13.193    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)       -0.081    13.112    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.112    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 1.750ns (26.435%)  route 4.870ns (73.566%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns = ( 13.160 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.376     5.413    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X13Y47         FDRE                                         r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.379     5.792 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[4]/Q
                         net (fo=9, routed)           0.944     6.736    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/hdr_data_in[64]
    SLICE_X15Y44         LUT6 (Prop_lut6_I2_O)        0.105     6.841 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_3__5/O
                         net (fo=1, routed)           0.000     6.841    waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.298 f  waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=5, routed)           1.127     8.424    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/CO[0]
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.125     8.549 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_3__5/O
                         net (fo=1, routed)           0.359     8.908    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_3__5_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.264     9.172 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__5/O
                         net (fo=9, routed)           0.370     9.543    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq
    SLICE_X10Y48         LUT4 (Prop_lut4_I0_O)        0.105     9.648 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__5/O
                         net (fo=4, routed)           0.685    10.333    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.105    10.438 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          0.802    11.240    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.105    11.345 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.120    11.465    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_i_reg_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I1_O)        0.105    11.570 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.463    12.033    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X4Y33          FDRE                                         r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.325    13.160    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X4Y33          FDRE                                         r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.269    13.429    
                         clock uncertainty           -0.236    13.193    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)       -0.081    13.112    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.112    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 WVB_READER/chan_index_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WVB_READER/hdr_data_mux_out_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 1.506ns (22.811%)  route 5.096ns (77.189%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 13.085 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.352     5.390    WVB_READER/clk_125MHZ
    SLICE_X40Y51         FDRE                                         r  WVB_READER/chan_index_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.379     5.769 r  WVB_READER/chan_index_reg[3]_rep/Q
                         net (fo=18, routed)          1.327     7.096    WVB_READER/HDR_DATA_MUX/hdr_data_mux_out_reg[0]_i_2_1
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.105     7.201 r  WVB_READER/HDR_DATA_MUX/hdr_data_mux_out_reg[67]_i_13/O
                         net (fo=156, routed)         0.938     8.139    WVB_READER/HDR_DATA_MUX/out0[9]
    SLICE_X32Y27         LUT4 (Prop_lut4_I1_O)        0.105     8.244 r  WVB_READER/HDR_DATA_MUX/hdr_data_mux_out_reg[35]_i_20/O
                         net (fo=1, routed)           0.960     9.204    WVB_READER/HDR_DATA_MUX/hdr_data_mux_out_reg[35]_i_20_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.105     9.309 r  WVB_READER/HDR_DATA_MUX/hdr_data_mux_out_reg[35]_i_14/O
                         net (fo=1, routed)           0.000     9.309    WVB_READER/HDR_DATA_MUX/hdr_data_mux_out_reg[35]_i_14_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I0_O)      0.178     9.487 r  WVB_READER/HDR_DATA_MUX/hdr_data_mux_out_reg_reg[35]_i_7/O
                         net (fo=2, routed)           0.797    10.284    WVB_READER/HDR_DATA_MUX/hdr_data_mux_out_reg_reg[35]_i_7_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I5_O)        0.252    10.536 r  WVB_READER/HDR_DATA_MUX/hdr_data_mux_out_reg[67]_i_5/O
                         net (fo=1, routed)           0.682    11.218    WVB_READER/HDR_DATA_MUX/hdr_data_mux_out_reg[67]_i_5_n_0
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.115    11.333 r  WVB_READER/HDR_DATA_MUX/hdr_data_mux_out_reg[67]_i_2/O
                         net (fo=2, routed)           0.391    11.725    WVB_READER/HDR_DATA_MUX_n_86
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.267    11.992 r  WVB_READER/hdr_data_mux_out_reg[51]_i_1/O
                         net (fo=1, routed)           0.000    11.992    WVB_READER/hdr_data_mux_out_reg[51]_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  WVB_READER/hdr_data_mux_out_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.250    13.085    WVB_READER/clk_125MHZ
    SLICE_X36Y20         FDRE                                         r  WVB_READER/hdr_data_mux_out_reg_reg[51]/C
                         clock pessimism              0.202    13.287    
                         clock uncertainty           -0.236    13.051    
    SLICE_X36Y20         FDRE (Setup_fdre_C_D)        0.033    13.084    WVB_READER/hdr_data_mux_out_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 WVB_READER/chan_index_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WVB_READER/wvb_data_mux_out_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 1.740ns (26.528%)  route 4.819ns (73.472%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 13.069 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.371     5.408    WVB_READER/clk_125MHZ
    SLICE_X38Y48         FDRE                                         r  WVB_READER/chan_index_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.433     5.841 r  WVB_READER/chan_index_reg[4]_rep/Q
                         net (fo=17, routed)          0.866     6.707    WVB_READER/chan_index_reg[4]_rep_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.105     6.812 r  WVB_READER/wvb_data_mux_out_reg[21]_i_26/O
                         net (fo=1, routed)           0.000     6.812    WVB_READER/wvb_data_mux_out_reg[21]_i_26_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.144 r  WVB_READER/wvb_data_mux_out_reg_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.144    WVB_READER/wvb_data_mux_out_reg_reg[21]_i_8_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.324 r  WVB_READER/wvb_data_mux_out_reg_reg[21]_i_5/O[0]
                         net (fo=162, routed)         1.272     8.596    WVB_READER/WVB_DATA_MUX/out0[7]
    SLICE_X33Y77         LUT5 (Prop_lut5_I1_O)        0.249     8.845 r  WVB_READER/wvb_data_mux_out_reg[21]_i_42/O
                         net (fo=2, routed)           0.732     9.576    WVB_READER/wvb_data_mux_out_reg[21]_i_42_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.105     9.681 r  WVB_READER/wvb_data_mux_out_reg[21]_i_12/O
                         net (fo=3, routed)           0.546    10.227    WVB_READER/wvb_data_mux_out_reg[21]_i_12_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.105    10.332 r  WVB_READER/wvb_data_mux_out_reg[21]_i_3/O
                         net (fo=2, routed)           0.909    11.240    WVB_READER/wvb_data_mux_out_reg[21]_i_3_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.105    11.345 r  WVB_READER/wvb_data_mux_out_reg[19]_i_2/O
                         net (fo=1, routed)           0.496    11.841    WVB_READER/wvb_data_mux_out_reg[19]_i_2_n_0
    SLICE_X36Y68         LUT2 (Prop_lut2_I0_O)        0.126    11.967 r  WVB_READER/wvb_data_mux_out_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    11.967    WVB_READER/wvb_data_mux_out[19]
    SLICE_X36Y68         FDRE                                         r  WVB_READER/wvb_data_mux_out_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.234    13.069    WVB_READER/clk_125MHZ
    SLICE_X36Y68         FDRE                                         r  WVB_READER/wvb_data_mux_out_reg_reg[19]/C
                         clock pessimism              0.202    13.271    
                         clock uncertainty           -0.236    13.035    
    SLICE_X36Y68         FDRE (Setup_fdre_C_D)        0.069    13.104    WVB_READER/wvb_data_mux_out_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                         -11.967    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 WVB_READER/chan_index_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WVB_READER/wvb_data_mux_out_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.675ns (25.641%)  route 4.857ns (74.359%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 13.064 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.352     5.390    WVB_READER/clk_125MHZ
    SLICE_X40Y51         FDRE                                         r  WVB_READER/chan_index_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.379     5.769 r  WVB_READER/chan_index_reg[3]_rep/Q
                         net (fo=18, routed)          0.959     6.727    WVB_READER/chan_index_reg[3]_rep_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I2_O)        0.105     6.832 r  WVB_READER/wvb_data_mux_out_reg[21]_i_26/O
                         net (fo=1, routed)           0.000     6.832    WVB_READER/wvb_data_mux_out_reg[21]_i_26_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.164 r  WVB_READER/wvb_data_mux_out_reg_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.164    WVB_READER/wvb_data_mux_out_reg_reg[21]_i_8_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.344 r  WVB_READER/wvb_data_mux_out_reg_reg[21]_i_5/O[0]
                         net (fo=162, routed)         1.255     8.599    WVB_READER/WVB_DATA_MUX/out0[7]
    SLICE_X36Y78         LUT5 (Prop_lut5_I1_O)        0.249     8.848 r  WVB_READER/wvb_data_mux_out_reg[20]_i_25/O
                         net (fo=2, routed)           0.755     9.603    WVB_READER/wvb_data_mux_out_reg[20]_i_25_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.105     9.708 r  WVB_READER/wvb_data_mux_out_reg[20]_i_7/O
                         net (fo=2, routed)           0.520    10.228    WVB_READER/wvb_data_mux_out_reg[20]_i_7_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.105    10.333 r  WVB_READER/wvb_data_mux_out_reg[12]_i_3/O
                         net (fo=4, routed)           0.823    11.156    WVB_READER/wvb_data_mux_out_reg[12]_i_3_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I1_O)        0.105    11.261 r  WVB_READER/wvb_data_mux_out_reg[6]_i_2/O
                         net (fo=1, routed)           0.546    11.807    WVB_READER/wvb_data_mux_out_reg[6]_i_2_n_0
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.115    11.922 r  WVB_READER/wvb_data_mux_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.922    WVB_READER/wvb_data_mux_out[6]
    SLICE_X34Y70         FDRE                                         r  WVB_READER/wvb_data_mux_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.229    13.064    WVB_READER/clk_125MHZ
    SLICE_X34Y70         FDRE                                         r  WVB_READER/wvb_data_mux_out_reg_reg[6]/C
                         clock pessimism              0.208    13.272    
                         clock uncertainty           -0.236    13.036    
    SLICE_X34Y70         FDRE (Setup_fdre_C_D)        0.106    13.142    WVB_READER/wvb_data_mux_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.142    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 WVB_READER/chan_index_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WVB_READER/wvb_data_mux_out_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.827ns (28.340%)  route 4.620ns (71.660%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 13.071 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.371     5.408    WVB_READER/clk_125MHZ
    SLICE_X38Y48         FDRE                                         r  WVB_READER/chan_index_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.433     5.841 r  WVB_READER/chan_index_reg[4]_rep/Q
                         net (fo=17, routed)          0.866     6.707    WVB_READER/chan_index_reg[4]_rep_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.105     6.812 r  WVB_READER/wvb_data_mux_out_reg[21]_i_26/O
                         net (fo=1, routed)           0.000     6.812    WVB_READER/wvb_data_mux_out_reg[21]_i_26_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.144 r  WVB_READER/wvb_data_mux_out_reg_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.144    WVB_READER/wvb_data_mux_out_reg_reg[21]_i_8_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.409 f  WVB_READER/wvb_data_mux_out_reg_reg[21]_i_5/O[1]
                         net (fo=162, routed)         1.063     8.472    WVB_READER/WVB_DATA_MUX/out0[8]
    SLICE_X49Y68         LUT4 (Prop_lut4_I3_O)        0.250     8.722 r  WVB_READER/wvb_data_mux_out_reg[1]_i_21/O
                         net (fo=2, routed)           1.013     9.735    WVB_READER/wvb_data_mux_out_reg[1]_i_21_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I0_O)        0.105     9.840 r  WVB_READER/wvb_data_mux_out_reg[1]_i_8/O
                         net (fo=2, routed)           0.526    10.366    WVB_READER/wvb_data_mux_out_reg[1]_i_8_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.105    10.471 r  WVB_READER/wvb_data_mux_out_reg[15]_i_3/O
                         net (fo=4, routed)           0.513    10.984    WVB_READER/wvb_data_mux_out_reg[15]_i_3_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.105    11.089 r  WVB_READER/wvb_data_mux_out_reg[9]_i_2/O
                         net (fo=1, routed)           0.639    11.728    WVB_READER/wvb_data_mux_out_reg[9]_i_2_n_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I0_O)        0.127    11.855 r  WVB_READER/wvb_data_mux_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    11.855    WVB_READER/wvb_data_mux_out[9]
    SLICE_X37Y66         FDRE                                         r  WVB_READER/wvb_data_mux_out_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.236    13.071    WVB_READER/clk_125MHZ
    SLICE_X37Y66         FDRE                                         r  WVB_READER/wvb_data_mux_out_reg_reg[9]/C
                         clock pessimism              0.202    13.273    
                         clock uncertainty           -0.236    13.037    
    SLICE_X37Y66         FDRE (Setup_fdre_C_D)        0.069    13.106    WVB_READER/wvb_data_mux_out_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         13.106    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  1.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_const_cnt_max_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.251ns (61.538%)  route 0.157ns (38.462%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.559     1.790    waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X36Y56         FDRE                                         r  waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     1.931 f  waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[10]/Q
                         net (fo=2, routed)           0.157     2.088    waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_const_conf[10]
    SLICE_X35Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.133 r  waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_const_cnt_max[11]_i_2/O
                         net (fo=1, routed)           0.000     2.133    waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_const_cnt_max[11]_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.198 r  waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_const_cnt_max_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.198    waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_const_cnt_max0[10]
    SLICE_X35Y55         FDRE                                         r  waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_const_cnt_max_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.826     2.336    waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X35Y55         FDRE                                         r  waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_const_cnt_max_reg[10]/C
                         clock pessimism             -0.283     2.053    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.105     2.158    waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_const_cnt_max_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.555     1.786    waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X8Y24          FDRE                                         r  waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.950 r  waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[39]/Q
                         net (fo=1, routed)           0.103     2.053    waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.864     2.374    waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.842    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[3])
                                                      0.155     1.997    waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.555     1.786    waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X8Y24          FDRE                                         r  waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.950 r  waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[41]/Q
                         net (fo=1, routed)           0.103     2.053    waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.864     2.374    waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.842    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.155     1.997    waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.567     1.798    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X8Y40          FDRE                                         r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     1.962 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[12]/Q
                         net (fo=1, routed)           0.103     2.065    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X0Y16         RAMB18E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.875     2.385    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y16         RAMB18E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.853    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     2.008    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.567     1.798    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X8Y42          FDRE                                         r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164     1.962 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[23]/Q
                         net (fo=1, routed)           0.103     2.065    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[23]
    RAMB18_X0Y16         RAMB18E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.875     2.385    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y16         RAMB18E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.853    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     2.008    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.567     1.798    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X8Y40          FDRE                                         r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     1.962 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[1]/Q
                         net (fo=1, routed)           0.103     2.066    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X0Y16         RAMB18E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.875     2.385    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y16         RAMB18E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.853    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     2.008    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.569     1.800    waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X8Y49          FDRE                                         r  waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.964 r  waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[39]/Q
                         net (fo=1, routed)           0.103     2.067    waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y9          RAMB36E1                                     r  waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.876     2.386    waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.854    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[3])
                                                      0.155     2.009    waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_start_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.568     1.799    waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X56Y11         FDRE                                         r  waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_start_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.164     1.963 r  waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_start_addr_reg[7]/Q
                         net (fo=1, routed)           0.104     2.068    waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[19]
    RAMB36_X2Y2          RAMB36E1                                     r  waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.875     2.385    waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y2          RAMB36E1                                     r  waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.531     1.854    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.155     2.009    waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.567     1.798    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X8Y41          FDRE                                         r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164     1.962 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[14]/Q
                         net (fo=1, routed)           0.104     2.067    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X0Y16         RAMB18E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.875     2.385    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y16         RAMB18E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.853    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     2.008    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.567     1.798    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X8Y42          FDRE                                         r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164     1.962 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[16]/Q
                         net (fo=1, routed)           0.104     2.067    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[16]
    RAMB18_X0Y16         RAMB18E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.875     2.385    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y16         RAMB18E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.853    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.155     2.008    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125MHZ_LCLK_MMCM
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y27     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y27     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y8      waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y8      waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X2Y30     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X2Y30     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y13     waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y13     waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y7      waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y7      waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y70     WVB_READER/wvb_data_reg_reg[171]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y73     WVB_READER/wvb_data_reg_reg[176]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X47Y79     WVB_READER/wvb_data_reg_reg[180]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y79     WVB_READER/wvb_data_reg_reg[182]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X47Y79     WVB_READER/wvb_data_reg_reg[184]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y73     WVB_READER/wvb_data_reg_reg[211]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y79     WVB_READER/wvb_data_reg_reg[212]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y75     waveform_acq_gen[5].WFM_ACQ/MDOM_TRIG/adc_stream_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X57Y75     waveform_acq_gen[5].WFM_ACQ/MDOM_TRIG/adc_stream_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X56Y75     waveform_acq_gen[5].WFM_ACQ/MDOM_TRIG/adc_stream_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y14     WVB_READER/FSM_sequential_fsm_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y14     WVB_READER/FSM_sequential_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y14     WVB_READER/FSM_sequential_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y77     WVB_READER/wvb_data_reg_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y73     WVB_READER/wvb_data_reg_reg[170]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y73     WVB_READER/wvb_data_reg_reg[172]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y73     WVB_READER/wvb_data_reg_reg[173]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y73     WVB_READER/wvb_data_reg_reg[174]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y73     WVB_READER/wvb_data_reg_reg[176]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y75     WVB_READER/wvb_data_reg_reg[178]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125MHZ_LCLK_MMCM
  To Clock:  clk_125MHZ_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.799ns (19.564%)  route 3.285ns (80.436%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.371     5.408    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X32Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.379     5.787 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           1.117     6.904    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.105     7.009 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.352    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X33Y1          LUT5 (Prop_lut5_I4_O)        0.105     7.457 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.626     8.083    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.105     8.188 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.648     8.835    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/p_0_in
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.105     8.940 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.552     9.492    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X14Y8          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.263    13.098    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X14Y8          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/C
                         clock pessimism              0.269    13.367    
                         clock uncertainty           -0.236    13.131    
    SLICE_X14Y8          FDPE (Recov_fdpe_C_PRE)     -0.292    12.839    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.799ns (19.564%)  route 3.285ns (80.436%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.371     5.408    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X32Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.379     5.787 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           1.117     6.904    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.105     7.009 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.352    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X33Y1          LUT5 (Prop_lut5_I4_O)        0.105     7.457 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.626     8.083    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.105     8.188 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.648     8.835    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/p_0_in
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.105     8.940 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.552     9.492    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X14Y8          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.263    13.098    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X14Y8          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]/C
                         clock pessimism              0.269    13.367    
                         clock uncertainty           -0.236    13.131    
    SLICE_X14Y8          FDPE (Recov_fdpe_C_PRE)     -0.292    12.839    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.799ns (19.564%)  route 3.285ns (80.436%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.371     5.408    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X32Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.379     5.787 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           1.117     6.904    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.105     7.009 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.352    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X33Y1          LUT5 (Prop_lut5_I4_O)        0.105     7.457 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.626     8.083    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.105     8.188 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.648     8.835    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/p_0_in
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.105     8.940 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.552     9.492    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X14Y8          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.263    13.098    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X14Y8          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9]/C
                         clock pessimism              0.269    13.367    
                         clock uncertainty           -0.236    13.131    
    SLICE_X14Y8          FDPE (Recov_fdpe_C_PRE)     -0.292    12.839    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.799ns (19.716%)  route 3.254ns (80.285%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 13.096 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.371     5.408    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X32Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.379     5.787 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           1.117     6.904    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.105     7.009 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.352    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X33Y1          LUT5 (Prop_lut5_I4_O)        0.105     7.457 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.626     8.083    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.105     8.188 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.648     8.835    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/p_0_in
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.105     8.940 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.520     9.461    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X28Y6          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.261    13.096    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X28Y6          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/C
                         clock pessimism              0.269    13.365    
                         clock uncertainty           -0.236    13.129    
    SLICE_X28Y6          FDPE (Recov_fdpe_C_PRE)     -0.292    12.837    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.799ns (19.716%)  route 3.254ns (80.285%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 13.096 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.371     5.408    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X32Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.379     5.787 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           1.117     6.904    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.105     7.009 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.352    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X33Y1          LUT5 (Prop_lut5_I4_O)        0.105     7.457 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.626     8.083    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.105     8.188 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.648     8.835    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/p_0_in
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.105     8.940 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.520     9.461    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X28Y6          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.261    13.096    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X28Y6          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/C
                         clock pessimism              0.269    13.365    
                         clock uncertainty           -0.236    13.129    
    SLICE_X28Y6          FDPE (Recov_fdpe_C_PRE)     -0.292    12.837    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.799ns (19.716%)  route 3.254ns (80.285%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 13.096 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.371     5.408    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X32Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.379     5.787 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           1.117     6.904    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.105     7.009 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.352    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X33Y1          LUT5 (Prop_lut5_I4_O)        0.105     7.457 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.626     8.083    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.105     8.188 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.648     8.835    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/p_0_in
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.105     8.940 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.520     9.461    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X28Y6          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.261    13.096    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X28Y6          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]/C
                         clock pessimism              0.269    13.365    
                         clock uncertainty           -0.236    13.129    
    SLICE_X28Y6          FDPE (Recov_fdpe_C_PRE)     -0.292    12.837    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[6]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.799ns (19.716%)  route 3.254ns (80.285%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 13.096 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.371     5.408    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X32Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.379     5.787 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           1.117     6.904    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.105     7.009 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.352    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X33Y1          LUT5 (Prop_lut5_I4_O)        0.105     7.457 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.626     8.083    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.105     8.188 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.648     8.835    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/p_0_in
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.105     8.940 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.520     9.461    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X28Y6          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.261    13.096    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X28Y6          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[6]/C
                         clock pessimism              0.269    13.365    
                         clock uncertainty           -0.236    13.129    
    SLICE_X28Y6          FDPE (Recov_fdpe_C_PRE)     -0.292    12.837    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.799ns (19.734%)  route 3.250ns (80.266%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 13.096 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.371     5.408    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X32Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.379     5.787 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           1.117     6.904    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.105     7.009 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.352    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X33Y1          LUT5 (Prop_lut5_I4_O)        0.105     7.457 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.626     8.083    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.105     8.188 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.648     8.835    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/p_0_in
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.105     8.940 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.517     9.457    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X29Y6          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.261    13.096    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X29Y6          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/C
                         clock pessimism              0.269    13.365    
                         clock uncertainty           -0.236    13.129    
    SLICE_X29Y6          FDPE (Recov_fdpe_C_PRE)     -0.292    12.837    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.799ns (19.734%)  route 3.250ns (80.266%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 13.096 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.371     5.408    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X32Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.379     5.787 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           1.117     6.904    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.105     7.009 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.352    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X33Y1          LUT5 (Prop_lut5_I4_O)        0.105     7.457 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.626     8.083    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.105     8.188 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.648     8.835    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/p_0_in
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.105     8.940 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.517     9.457    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X29Y6          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.261    13.096    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X29Y6          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/C
                         clock pessimism              0.269    13.365    
                         clock uncertainty           -0.236    13.129    
    SLICE_X29Y6          FDPE (Recov_fdpe_C_PRE)     -0.292    12.837    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.799ns (19.734%)  route 3.250ns (80.266%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 13.096 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.371     5.408    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X32Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.379     5.787 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           1.117     6.904    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.105     7.009 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.352    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X33Y1          LUT5 (Prop_lut5_I4_O)        0.105     7.457 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.626     8.083    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.105     8.188 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.648     8.835    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/p_0_in
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.105     8.940 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.517     9.457    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X29Y6          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        1.261    13.096    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X29Y6          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/C
                         clock pessimism              0.269    13.365    
                         clock uncertainty           -0.236    13.129    
    SLICE_X29Y6          FDPE (Recov_fdpe_C_PRE)     -0.292    12.837    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  3.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.407%)  route 0.772ns (80.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.568     1.799    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X15Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.940 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/Q
                         net (fo=88, routed)          0.575     2.516    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]_0[4]
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.045     2.561 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.197     2.758    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X28Y7          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.834     2.343    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X28Y7          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/C
                         clock pessimism             -0.512     1.831    
    SLICE_X28Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     1.736    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.407%)  route 0.772ns (80.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.568     1.799    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X15Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.940 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/Q
                         net (fo=88, routed)          0.575     2.516    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]_0[4]
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.045     2.561 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.197     2.758    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X28Y7          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.834     2.343    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X28Y7          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/C
                         clock pessimism             -0.512     1.831    
    SLICE_X28Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     1.736    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.407%)  route 0.772ns (80.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.568     1.799    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X15Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.940 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/Q
                         net (fo=88, routed)          0.575     2.516    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]_0[4]
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.045     2.561 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.197     2.758    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X28Y7          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.834     2.343    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X28Y7          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/C
                         clock pessimism             -0.512     1.831    
    SLICE_X28Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     1.736    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.407%)  route 0.772ns (80.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.568     1.799    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X15Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.940 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/Q
                         net (fo=88, routed)          0.575     2.516    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]_0[4]
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.045     2.561 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.197     2.758    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X28Y7          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.834     2.343    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X28Y7          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/C
                         clock pessimism             -0.512     1.831    
    SLICE_X28Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     1.736    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.407%)  route 0.772ns (80.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.568     1.799    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X15Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.940 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/Q
                         net (fo=88, routed)          0.575     2.516    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]_0[4]
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.045     2.561 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.197     2.758    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X28Y7          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.834     2.343    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X28Y7          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/C
                         clock pessimism             -0.512     1.831    
    SLICE_X28Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     1.736    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.407%)  route 0.772ns (80.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.568     1.799    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X15Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.940 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/Q
                         net (fo=88, routed)          0.575     2.516    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]_0[4]
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.045     2.561 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.197     2.758    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X28Y7          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.834     2.343    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X28Y7          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]/C
                         clock pessimism             -0.512     1.831    
    SLICE_X28Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     1.736    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.231ns (22.692%)  route 0.787ns (77.308%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.565     1.796    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X32Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141     1.937 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           0.097     2.035    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[16]
    SLICE_X33Y4          LUT5 (Prop_lut5_I2_O)        0.045     2.080 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5/O
                         net (fo=1, routed)           0.134     2.213    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I2_O)        0.045     2.258 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.556     2.814    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X15Y7          FDCE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.837     2.346    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_125MHZ
    SLICE_X15Y7          FDCE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism             -0.512     1.834    
    SLICE_X15Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.742    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.231ns (22.692%)  route 0.787ns (77.308%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.565     1.796    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X32Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141     1.937 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           0.097     2.035    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[16]
    SLICE_X33Y4          LUT5 (Prop_lut5_I2_O)        0.045     2.080 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5/O
                         net (fo=1, routed)           0.134     2.213    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I2_O)        0.045     2.258 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.556     2.814    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X15Y7          FDCE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.837     2.346    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_125MHZ
    SLICE_X15Y7          FDCE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism             -0.512     1.834    
    SLICE_X15Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.742    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.186ns (18.343%)  route 0.828ns (81.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.568     1.799    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X15Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.940 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/Q
                         net (fo=88, routed)          0.575     2.516    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]_0[4]
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.045     2.561 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.253     2.813    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X29Y6          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.835     2.344    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X29Y6          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/C
                         clock pessimism             -0.512     1.832    
    SLICE_X29Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     1.737    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.186ns (18.343%)  route 0.828ns (81.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.568     1.799    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X15Y4          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.940 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[4]/Q
                         net (fo=88, routed)          0.575     2.516    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]_0[4]
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.045     2.561 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.253     2.813    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X29Y6          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=8330, routed)        0.835     2.344    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X29Y6          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/C
                         clock pessimism             -0.512     1.832    
    SLICE_X29Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     1.737    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.076    





