

================================================================
== Vitis HLS Report for 'fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263'
================================================================
* Date:           Thu Jan 27 12:47:06 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.612 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  72.000 ns|  72.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_3267_1_VITIS_LOOP_3268_2  |       16|       16|         2|          1|          1|    16|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       81|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       40|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      153|    -|
|Register             |        -|     -|       17|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       17|      274|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_42_27_1_1_U972  |mux_42_27_1_1  |        0|   0|  0|  20|    0|
    |mux_42_27_1_1_U973  |mux_42_27_1_1  |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  40|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln3267_2_fu_290_p2            |         +|   0|  0|  10|           3|           1|
    |add_ln3267_fu_264_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln3268_fu_320_p2              |         +|   0|  0|  10|           3|           1|
    |ap_condition_227                  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n             |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |io_acc_block_signal_op68          |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op70          |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op72          |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op74          |       and|   0|  0|   2|           1|           1|
    |icmp_ln3267_fu_258_p2             |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln3268_fu_276_p2             |      icmp|   0|  0|   9|           3|           4|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln3267_2_fu_296_p3         |    select|   0|  0|   3|           1|           3|
    |select_ln3267_fu_282_p3           |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  81|          35|          33|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load               |   9|          2|    3|          6|
    |fftInStrm_V_M_imag_V_0_blk_n          |   9|          2|    1|          2|
    |fftInStrm_V_M_imag_V_1_blk_n          |   9|          2|    1|          2|
    |fftInStrm_V_M_imag_V_2_blk_n          |   9|          2|    1|          2|
    |fftInStrm_V_M_imag_V_3_blk_n          |   9|          2|    1|          2|
    |fftInStrm_V_M_real_V_0_blk_n          |   9|          2|    1|          2|
    |fftInStrm_V_M_real_V_1_blk_n          |   9|          2|    1|          2|
    |fftInStrm_V_M_real_V_2_blk_n          |   9|          2|    1|          2|
    |fftInStrm_V_M_real_V_3_blk_n          |   9|          2|    1|          2|
    |i_fu_88                               |   9|          2|    3|          6|
    |indvar_flatten_fu_92                  |   9|          2|    5|         10|
    |j_fu_84                               |   9|          2|    3|          6|
    |real_start                            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 153|         34|   33|         66|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_88                  |  3|   0|    3|          0|
    |indvar_flatten_fu_92     |  5|   0|    5|          0|
    |j_fu_84                  |  3|   0|    3|          0|
    |start_once_reg           |  1|   0|    1|          0|
    |trunc_ln3270_reg_399     |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   17|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-----------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263|  return value|
|start_full_n                       |   in|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263|  return value|
|ap_continue                        |   in|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263|  return value|
|start_out                          |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263|  return value|
|start_write                        |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263|  return value|
|ap_ext_blocking_n                  |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263|  return value|
|ap_str_blocking_n                  |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263|  return value|
|ap_int_blocking_n                  |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263|  return value|
|fftInStrm_V_M_real_V_2_din         |  out|   27|     ap_fifo|                                 fftInStrm_V_M_real_V_2|       pointer|
|fftInStrm_V_M_real_V_2_full_n      |   in|    1|     ap_fifo|                                 fftInStrm_V_M_real_V_2|       pointer|
|fftInStrm_V_M_real_V_2_write       |  out|    1|     ap_fifo|                                 fftInStrm_V_M_real_V_2|       pointer|
|fftInStrm_V_M_imag_V_2_din         |  out|   27|     ap_fifo|                                 fftInStrm_V_M_imag_V_2|       pointer|
|fftInStrm_V_M_imag_V_2_full_n      |   in|    1|     ap_fifo|                                 fftInStrm_V_M_imag_V_2|       pointer|
|fftInStrm_V_M_imag_V_2_write       |  out|    1|     ap_fifo|                                 fftInStrm_V_M_imag_V_2|       pointer|
|fftInStrm_V_M_real_V_1_din         |  out|   27|     ap_fifo|                                 fftInStrm_V_M_real_V_1|       pointer|
|fftInStrm_V_M_real_V_1_full_n      |   in|    1|     ap_fifo|                                 fftInStrm_V_M_real_V_1|       pointer|
|fftInStrm_V_M_real_V_1_write       |  out|    1|     ap_fifo|                                 fftInStrm_V_M_real_V_1|       pointer|
|fftInStrm_V_M_imag_V_1_din         |  out|   27|     ap_fifo|                                 fftInStrm_V_M_imag_V_1|       pointer|
|fftInStrm_V_M_imag_V_1_full_n      |   in|    1|     ap_fifo|                                 fftInStrm_V_M_imag_V_1|       pointer|
|fftInStrm_V_M_imag_V_1_write       |  out|    1|     ap_fifo|                                 fftInStrm_V_M_imag_V_1|       pointer|
|fftInStrm_V_M_real_V_0_din         |  out|   27|     ap_fifo|                                 fftInStrm_V_M_real_V_0|       pointer|
|fftInStrm_V_M_real_V_0_full_n      |   in|    1|     ap_fifo|                                 fftInStrm_V_M_real_V_0|       pointer|
|fftInStrm_V_M_real_V_0_write       |  out|    1|     ap_fifo|                                 fftInStrm_V_M_real_V_0|       pointer|
|fftInStrm_V_M_imag_V_0_din         |  out|   27|     ap_fifo|                                 fftInStrm_V_M_imag_V_0|       pointer|
|fftInStrm_V_M_imag_V_0_full_n      |   in|    1|     ap_fifo|                                 fftInStrm_V_M_imag_V_0|       pointer|
|fftInStrm_V_M_imag_V_0_write       |  out|    1|     ap_fifo|                                 fftInStrm_V_M_imag_V_0|       pointer|
|fftInStrm_V_M_real_V_3_din         |  out|   27|     ap_fifo|                                 fftInStrm_V_M_real_V_3|       pointer|
|fftInStrm_V_M_real_V_3_full_n      |   in|    1|     ap_fifo|                                 fftInStrm_V_M_real_V_3|       pointer|
|fftInStrm_V_M_real_V_3_write       |  out|    1|     ap_fifo|                                 fftInStrm_V_M_real_V_3|       pointer|
|fftInStrm_V_M_imag_V_3_din         |  out|   27|     ap_fifo|                                 fftInStrm_V_M_imag_V_3|       pointer|
|fftInStrm_V_M_imag_V_3_full_n      |   in|    1|     ap_fifo|                                 fftInStrm_V_M_imag_V_3|       pointer|
|fftInStrm_V_M_imag_V_3_write       |  out|    1|     ap_fifo|                                 fftInStrm_V_M_imag_V_3|       pointer|
|p_inDataArray_M_real_V_0_address0  |  out|    2|   ap_memory|                               p_inDataArray_M_real_V_0|         array|
|p_inDataArray_M_real_V_0_ce0       |  out|    1|   ap_memory|                               p_inDataArray_M_real_V_0|         array|
|p_inDataArray_M_real_V_0_q0        |   in|   27|   ap_memory|                               p_inDataArray_M_real_V_0|         array|
|p_inDataArray_M_real_V_1_address0  |  out|    2|   ap_memory|                               p_inDataArray_M_real_V_1|         array|
|p_inDataArray_M_real_V_1_ce0       |  out|    1|   ap_memory|                               p_inDataArray_M_real_V_1|         array|
|p_inDataArray_M_real_V_1_q0        |   in|   27|   ap_memory|                               p_inDataArray_M_real_V_1|         array|
|p_inDataArray_M_real_V_2_address0  |  out|    2|   ap_memory|                               p_inDataArray_M_real_V_2|         array|
|p_inDataArray_M_real_V_2_ce0       |  out|    1|   ap_memory|                               p_inDataArray_M_real_V_2|         array|
|p_inDataArray_M_real_V_2_q0        |   in|   27|   ap_memory|                               p_inDataArray_M_real_V_2|         array|
|p_inDataArray_M_real_V_3_address0  |  out|    2|   ap_memory|                               p_inDataArray_M_real_V_3|         array|
|p_inDataArray_M_real_V_3_ce0       |  out|    1|   ap_memory|                               p_inDataArray_M_real_V_3|         array|
|p_inDataArray_M_real_V_3_q0        |   in|   27|   ap_memory|                               p_inDataArray_M_real_V_3|         array|
|p_inDataArray_M_imag_V_0_address0  |  out|    2|   ap_memory|                               p_inDataArray_M_imag_V_0|         array|
|p_inDataArray_M_imag_V_0_ce0       |  out|    1|   ap_memory|                               p_inDataArray_M_imag_V_0|         array|
|p_inDataArray_M_imag_V_0_q0        |   in|   27|   ap_memory|                               p_inDataArray_M_imag_V_0|         array|
|p_inDataArray_M_imag_V_1_address0  |  out|    2|   ap_memory|                               p_inDataArray_M_imag_V_1|         array|
|p_inDataArray_M_imag_V_1_ce0       |  out|    1|   ap_memory|                               p_inDataArray_M_imag_V_1|         array|
|p_inDataArray_M_imag_V_1_q0        |   in|   27|   ap_memory|                               p_inDataArray_M_imag_V_1|         array|
|p_inDataArray_M_imag_V_2_address0  |  out|    2|   ap_memory|                               p_inDataArray_M_imag_V_2|         array|
|p_inDataArray_M_imag_V_2_ce0       |  out|    1|   ap_memory|                               p_inDataArray_M_imag_V_2|         array|
|p_inDataArray_M_imag_V_2_q0        |   in|   27|   ap_memory|                               p_inDataArray_M_imag_V_2|         array|
|p_inDataArray_M_imag_V_3_address0  |  out|    2|   ap_memory|                               p_inDataArray_M_imag_V_3|         array|
|p_inDataArray_M_imag_V_3_ce0       |  out|    1|   ap_memory|                               p_inDataArray_M_imag_V_3|         array|
|p_inDataArray_M_imag_V_3_q0        |   in|   27|   ap_memory|                               p_inDataArray_M_imag_V_3|         array|
+-----------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

