// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=192, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception1835[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1875[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 192, 1, 1
.minnctapersm 4
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<299>;
	.reg .b16 	%rs<217>;
	.reg .b32 	%r<3000>;
	.reg .f32 	%f<790>;
	.reg .b64 	%rd<275>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r248, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd12, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r257, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p4, %r257, 13919;
	@%p4 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd13, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r249, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	mul.lo.s32 	%r2, %r1, 192;
	mov.u32 	%r258, %tid.x;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r259, %r2, %r258;
	add.s32 	%r260, %r259, %r5;
	mul.wide.u32 	%rd20, %r260, 4;
	add.s64 	%rd6, %rd13, %rd20;
	mov.u32 	%r261, 1;
	st.global.u32 	[%rd6], %r261;
	setp.gt.u32 	%p5, %r249, 1023;
	@%p5 bra 	$L__BB0_6;
// %bb.3:                               // %L120
	ld.param.u32 	%r250, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p6, %r250, %r249;
	setp.gt.s32 	%p7, %r250, 2047;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r251, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r250, %r249;
	mad.lo.s32 	%r262, %r6, -1431655765, 715827872;
	shf.r.wrap.b32 	%r263, %r262, %r262, 4;
	setp.gt.u32 	%p9, %r263, 89478484;
	setp.gt.u32 	%p10, %r251, 1023;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_6;
// %bb.5:                               // %L138
	ld.param.u32 	%r252, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p12, %r252, %r251;
	setp.lt.s32 	%p13, %r252, 2048;
	and.pred  	%p14, %p12, %p13;
	@%p14 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r264, %r252, %r251;
	mul.hi.s32 	%r265, %r6, 715827883;
	shr.u32 	%r266, %r265, 31;
	add.s32 	%r267, %r265, %r266;
	setp.eq.s32 	%p15, %r264, %r267;
	@%p15 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L258
	ld.param.u32 	%r253, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p16, %r253, 0;
	@%p16 bra 	$L__BB0_13;
// %bb.9:                               // %L260
	ld.param.u32 	%r254, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p17, %r254, %r253;
	setp.gt.s32 	%p18, %r254, 2048;
	or.pred  	%p19, %p17, %p18;
	@%p19 bra 	$L__BB0_13;
// %bb.10:                              // %L270
	ld.param.u32 	%r255, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r254, %r253;
	and.b32  	%r268, %r7, 31;
	setp.ne.s32 	%p20, %r268, 0;
	setp.lt.s32 	%p21, %r255, 0;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	$L__BB0_13;
// %bb.11:                              // %L276
	ld.param.u32 	%r256, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p23, %r256, %r255;
	setp.gt.s32 	%p24, %r256, 4096;
	or.pred  	%p25, %p23, %p24;
	@%p25 bra 	$L__BB0_13;
// %bb.12:                              // %L286
	sub.s32 	%r269, %r256, %r255;
	and.b32  	%r270, %r269, 31;
	setp.eq.s32 	%p26, %r270, 0;
	setp.eq.s32 	%p27, %r269, %r7;
	and.pred  	%p28, %p26, %p27;
	@%p28 bra 	$L__BB0_170;
	bra.uni 	$L__BB0_13;
$L__BB0_170:                            // %pass162
	and.b32  	%r135, %r258, 3;
	shr.u32 	%r136, %r258, 2;
	mul.lo.s32 	%r271, %r135, %r136;
	and.b32  	%r272, %r271, 7;
	cvt.rn.f32.s32 	%f205, %r272;
	mov.f32 	%f206, 0f40800000;
	div.approx.f32 	%f169, %f205, %f206;
	abs.f32 	%f788, %f169;
	setp.lt.f32 	%p29, %f788, 0f40000000;
	setp.gtu.f32 	%p298, %f788, 0f4B800000;
	mov.f32 	%f784, %f788;
	@%p29 bra 	$L__BB0_182;
// %bb.171:
	@%p298 bra 	$L__BB0_178;
	bra.uni 	$L__BB0_172;
$L__BB0_178:
	mov.b32 	%r138, %f788;
	and.b32  	%r273, %r138, 8388607;
	or.b32  	%r2995, %r273, 1065353216;
	mov.b32 	%f783, %r2995;
	add.s32 	%r274, %r138, -1073741824;
	and.b32  	%r2996, %r274, -8388608;
	setp.eq.s32 	%p36, %r2996, 0;
	@%p36 bra 	$L__BB0_181;
// %bb.179:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f216, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f215,%f216;
	// end inline asm
$L__BB0_180:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r275, %r2996, 192937984;
	add.s32 	%r276, %r2995, %r275;
	mov.b32 	%f217, %r276;
	mul.f32 	%f218, %f215, %f217;
	sub.f32 	%f219, %f217, %f218;
	fma.rn.f32 	%f220, %f219, %f215, %f218;
	sub.f32 	%f221, %f217, %f220;
	fma.rz.f32 	%f222, %f221, %f215, %f220;
	cvt.rzi.f32.f32 	%f223, %f222;
	sub.f32 	%f783, %f217, %f223;
	sub.s32 	%r2996, %r2996, %r275;
	mov.b32 	%r2995, %f783;
	setp.ne.s32 	%p37, %r2996, 0;
	setp.ne.s32 	%p38, %r2995, 0;
	and.pred  	%p39, %p37, %p38;
	@%p39 bra 	$L__BB0_180;
$L__BB0_181:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p40, %r138, 2139095039;
	selp.f32 	%f224, 0f7FFFFFFF, 0f4B800000, %p40;
	mul.f32 	%f225, %f783, 0f34000000;
	mul.f32 	%f784, %f224, %f225;
	bra.uni 	$L__BB0_182;
$L__BB0_172:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f207, 0f40000000;
	div.approx.f32 	%f208, %f788, %f207;
	cvt.rzi.f32.f32 	%f782, %f208;
	fma.rn.f32 	%f172, %f782, 0fC0000000, %f788;
	mov.b32 	%r137, %f172;
	setp.lt.u32 	%p31, %r137, 1073741824;
	@%p31 bra 	$L__BB0_177;
// %bb.173:
	setp.lt.u32 	%p32, %r137, -2147483647;
	@%p32 bra 	$L__BB0_175;
// %bb.174:
	add.f32 	%f213, %f782, 0fBF800000;
	setp.lt.f32 	%p35, %f172, 0fC0000000;
	add.f32 	%f214, %f213, 0fBF800000;
	selp.f32 	%f782, %f214, %f213, %p35;
	bra.uni 	$L__BB0_177;
$L__BB0_175:
	add.f32 	%f782, %f782, 0f3F800000;
	setp.ltu.f32 	%p33, %f172, 0f40800000;
	@%p33 bra 	$L__BB0_177;
// %bb.176:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f209, %f782, 0f3F800000;
	fma.rn.f32 	%f211, %f207, 0fC0400000, %f172;
	setp.ge.f32 	%p34, %f211, 0f00000000;
	add.f32 	%f212, %f209, 0f3F800000;
	selp.f32 	%f782, %f212, %f209, %p34;
$L__BB0_177:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f784, %f782, 0fC0000000, %f788;
$L__BB0_182:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f226, %f784;
	setp.gtu.f32 	%p41, %f226, 0f7F800000;
	mov.b32 	%r277, %f169;
	and.b32  	%r145, %r277, -2147483648;
	@%p41 bra 	$L__BB0_184;
// %bb.183:
	mov.b32 	%r278, %f784;
	or.b32  	%r279, %r145, %r278;
	mov.b32 	%f784, %r279;
$L__BB0_184:                            // %__nv_fmodf.exit
	shl.b32 	%r148, %r258, 1;
	and.b32  	%r149, %r148, 2;
	mul.lo.s32 	%r294, %r149, %r136;
	cvt.rn.f32.s32 	%f259, %r294;
	mov.f32 	%f260, 0f41400000;
	div.approx.f32 	%f186, %f259, %f260;
	abs.f32 	%f734, %f186;
	setp.lt.f32 	%p49, %f734, 0f40000000;
	@%p49 bra 	$L__BB0_25;
// %bb.14:
	setp.gtu.f32 	%p50, %f734, 0f4B800000;
	@%p50 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r9, %f734;
	and.b32  	%r295, %r9, 8388607;
	or.b32  	%r2954, %r295, 1065353216;
	mov.b32 	%f733, %r2954;
	add.s32 	%r296, %r9, -1073741824;
	and.b32  	%r2955, %r296, -8388608;
	setp.eq.s32 	%p56, %r2955, 0;
	@%p56 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i1990.preheader
	mov.f32 	%f270, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f269,%f270;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i1990
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r297, %r2955, 192937984;
	add.s32 	%r298, %r2954, %r297;
	mov.b32 	%f271, %r298;
	mul.f32 	%f272, %f269, %f271;
	sub.f32 	%f273, %f271, %f272;
	fma.rn.f32 	%f274, %f273, %f269, %f272;
	sub.f32 	%f275, %f271, %f274;
	fma.rz.f32 	%f276, %f275, %f269, %f274;
	cvt.rzi.f32.f32 	%f277, %f276;
	sub.f32 	%f733, %f271, %f277;
	sub.s32 	%r2955, %r2955, %r297;
	mov.b32 	%r2954, %f733;
	setp.ne.s32 	%p57, %r2955, 0;
	setp.ne.s32 	%p58, %r2954, 0;
	and.pred  	%p59, %p57, %p58;
	@%p59 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i1992
	setp.gt.u32 	%p60, %r9, 2139095039;
	selp.f32 	%f278, 0f7FFFFFFF, 0f4B800000, %p60;
	mul.f32 	%f279, %f733, 0f34000000;
	mul.f32 	%f734, %f278, %f279;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i1969
	mov.f32 	%f261, 0f40000000;
	div.approx.f32 	%f262, %f734, %f261;
	cvt.rzi.f32.f32 	%f732, %f262;
	fma.rn.f32 	%f2, %f732, 0fC0000000, %f734;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p51, %r8, 1073741824;
	@%p51 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p52, %r8, -2147483647;
	@%p52 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f267, %f732, 0fBF800000;
	setp.lt.f32 	%p55, %f2, 0fC0000000;
	add.f32 	%f268, %f267, 0fBF800000;
	selp.f32 	%f732, %f268, %f267, %p55;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p53, %f2, 0f40800000;
	@%p53 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i1973
	add.f32 	%f263, %f732, 0f3F800000;
	fma.rn.f32 	%f265, %f261, 0fC0400000, %f2;
	setp.ge.f32 	%p54, %f265, 0f00000000;
	add.f32 	%f266, %f263, 0f3F800000;
	selp.f32 	%f732, %f266, %f263, %p54;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i1976
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i1995
	or.b32  	%r150, %r149, 1;
	abs.f32 	%f280, %f734;
	setp.gtu.f32 	%p61, %f280, 0f7F800000;
	@%p61 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r299, %f186;
	and.b32  	%r300, %r299, -2147483648;
	mov.b32 	%r301, %f734;
	or.b32  	%r302, %r300, %r301;
	mov.b32 	%f734, %r302;
$L__BB0_27:                             // %__nv_fmodf.exit1996
	mov.f32 	%f250, 0f00000000;
	setp.eq.s32 	%p69, %r150, 3;
	mov.f32 	%f37, %f250;
	mov.f32 	%f38, %f250;
	@%p69 bra 	$L__BB0_43;
// %bb.28:                              // %L525
	mul.lo.s32 	%r311, %r150, %r136;
	mul.hi.u32 	%r312, %r311, -1431655765;
	shr.u32 	%r313, %r312, 4;
	mul.lo.s32 	%r314, %r313, 24;
	sub.s32 	%r315, %r311, %r314;
	cvt.rn.f32.s32 	%f311, %r315;
	div.approx.f32 	%f18, %f311, %f260;
	abs.f32 	%f738, %f18;
	setp.lt.f32 	%p70, %f738, 0f40000000;
	@%p70 bra 	$L__BB0_40;
// %bb.29:
	setp.gtu.f32 	%p71, %f738, 0f4B800000;
	@%p71 bra 	$L__BB0_36;
	bra.uni 	$L__BB0_30;
$L__BB0_36:
	mov.b32 	%r17, %f738;
	and.b32  	%r316, %r17, 8388607;
	or.b32  	%r2956, %r316, 1065353216;
	mov.b32 	%f737, %r2956;
	add.s32 	%r317, %r17, -1073741824;
	and.b32  	%r2957, %r317, -8388608;
	setp.eq.s32 	%p77, %r2957, 0;
	@%p77 bra 	$L__BB0_39;
// %bb.37:                              // %__nv_fmaf_rn.exit4.i.i.i2021.preheader
	mov.f32 	%f322, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f321,%f322;
	// end inline asm
$L__BB0_38:                             // %__nv_fmaf_rn.exit4.i.i.i2021
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r318, %r2957, 192937984;
	add.s32 	%r319, %r2956, %r318;
	mov.b32 	%f323, %r319;
	mul.f32 	%f324, %f321, %f323;
	sub.f32 	%f325, %f323, %f324;
	fma.rn.f32 	%f326, %f325, %f321, %f324;
	sub.f32 	%f327, %f323, %f326;
	fma.rz.f32 	%f328, %f327, %f321, %f326;
	cvt.rzi.f32.f32 	%f329, %f328;
	sub.f32 	%f737, %f323, %f329;
	sub.s32 	%r2957, %r2957, %r318;
	mov.b32 	%r2956, %f737;
	setp.ne.s32 	%p78, %r2957, 0;
	setp.ne.s32 	%p79, %r2956, 0;
	and.pred  	%p80, %p78, %p79;
	@%p80 bra 	$L__BB0_38;
$L__BB0_39:                             // %__internal_fmodf_slowpath_mod.exit.i.i2023
	setp.gt.u32 	%p81, %r17, 2139095039;
	selp.f32 	%f330, 0f7FFFFFFF, 0f4B800000, %p81;
	mul.f32 	%f331, %f737, 0f34000000;
	mul.f32 	%f738, %f330, %f331;
	bra.uni 	$L__BB0_40;
$L__BB0_30:                             // %__nv_fast_fdividef.exit.i.i.i2000
	mov.f32 	%f313, 0f40000000;
	div.approx.f32 	%f314, %f738, %f313;
	cvt.rzi.f32.f32 	%f736, %f314;
	fma.rn.f32 	%f21, %f736, 0fC0000000, %f738;
	mov.b32 	%r16, %f21;
	setp.lt.u32 	%p72, %r16, 1073741824;
	@%p72 bra 	$L__BB0_35;
// %bb.31:
	setp.lt.u32 	%p73, %r16, -2147483647;
	@%p73 bra 	$L__BB0_33;
// %bb.32:
	add.f32 	%f319, %f736, 0fBF800000;
	setp.lt.f32 	%p76, %f21, 0fC0000000;
	add.f32 	%f320, %f319, 0fBF800000;
	selp.f32 	%f736, %f320, %f319, %p76;
	bra.uni 	$L__BB0_35;
$L__BB0_33:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p74, %f21, 0f40800000;
	@%p74 bra 	$L__BB0_35;
// %bb.34:                              // %__nv_fmaf_rn.exit.i.i.i2004
	add.f32 	%f315, %f736, 0f3F800000;
	fma.rn.f32 	%f317, %f313, 0fC0400000, %f21;
	setp.ge.f32 	%p75, %f317, 0f00000000;
	add.f32 	%f318, %f315, 0f3F800000;
	selp.f32 	%f736, %f318, %f315, %p75;
$L__BB0_35:                             // %__internal_fmodf_fastpath_quot.exit.i.i2007
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_40:                             // %__internal_fmodf_kernel.exit.i2026
	abs.f32 	%f332, %f738;
	setp.gtu.f32 	%p82, %f332, 0f7F800000;
	@%p82 bra 	$L__BB0_42;
// %bb.41:
	mov.b32 	%r320, %f18;
	and.b32  	%r321, %r320, -2147483648;
	mov.b32 	%r322, %f738;
	or.b32  	%r323, %r321, %r322;
	mov.b32 	%f738, %r323;
$L__BB0_42:                             // %__nv_fmodf.exit2027
	add.f32 	%f333, %f738, %f738;
	mov.b32 	%r324, %f333;
	and.b32  	%r325, %r324, -2147483648;
	or.b32  	%r326, %r325, 1056964608;
	mov.b32 	%f334, %r326;
	add.f32 	%f335, %f333, %f334;
	cvt.rzi.f32.f32 	%f336, %f335;
	abs.f32 	%f337, %f333;
	setp.gt.f32 	%p83, %f337, 0f4B000000;
	selp.f32 	%f338, %f333, %f336, %p83;
	cvt.rzi.f32.f32 	%f339, %f333;
	setp.lt.f32 	%p84, %f337, 0f3F000000;
	selp.f32 	%f340, %f339, %f338, %p84;
	cvt.rzi.s32.f32 	%r327, %f340;
	fma.rn.f32 	%f341, %f340, 0fBF000000, %f738;
	mul.f32 	%f342, %f341, %f341;
	fma.rn.f32 	%f343, %f342, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f344, %f342, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f345, %f343, %f342, 0fC0A55DF6;
	fma.rn.f32 	%f346, %f344, %f342, 0f4081E0CF;
	fma.rn.f32 	%f347, %f342, %f341, 0f00000000;
	fma.rn.f32 	%f348, %f346, %f342, 0fC09DE9E6;
	fma.rn.f32 	%f349, %f345, %f347, 0f00000000;
	fma.rn.f32 	%f350, %f348, %f342, 0f3F800000;
	fma.rn.f32 	%f351, %f341, 0f40490FDB, %f349;
	and.b32  	%r328, %r327, 1;
	setp.eq.b32 	%p85, %r328, 1;
	selp.f32 	%f352, %f350, %f351, %p85;
	selp.f32 	%f353, %f351, %f350, %p85;
	and.b32  	%r329, %r327, 2;
	setp.eq.s32 	%p86, %r329, 0;
	neg.f32 	%f354, %f352;
	selp.f32 	%f355, %f352, %f354, %p86;
	add.s32 	%r330, %r327, 1;
	and.b32  	%r331, %r330, 2;
	setp.eq.s32 	%p87, %r331, 0;
	mov.f32 	%f356, 0f00000000;
	sub.f32 	%f357, %f356, %f353;
	selp.f32 	%f358, %f353, %f357, %p87;
	cvt.rzi.f32.f32 	%f359, %f738;
	setp.eq.f32 	%p88, %f359, %f738;
	mul.f32 	%f360, %f738, 0f00000000;
	selp.f32 	%f38, %f360, %f355, %p88;
	abs.f32 	%f361, %f738;
	setp.gt.f32 	%p89, %f361, 0f4B800000;
	add.f32 	%f362, %f38, 0f3F800000;
	selp.f32 	%f37, %f362, %f358, %p89;
$L__BB0_43:                             // %L559
	and.b32  	%r26, %r136, 3;
	setp.eq.s32 	%p90, %r26, 3;
	mov.f32 	%f731, 0f3FC00000;
	mov.f32 	%f746, %f250;
	mov.f32 	%f755, %f250;
	@%p90 bra 	$L__BB0_59;
// %bb.44:                              // %L597
	mul.lo.s32 	%r338, %r149, %r26;
	cvt.u16.u32 	%rs9, %r338;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 9;
	mul.lo.s16 	%rs12, %rs11, 3;
	sub.s16 	%rs13, %rs9, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f364, %rs14;
	div.approx.f32 	%f39, %f364, %f731;
	abs.f32 	%f744, %f39;
	setp.lt.f32 	%p91, %f744, 0f40000000;
	@%p91 bra 	$L__BB0_56;
// %bb.45:
	setp.gtu.f32 	%p92, %f744, 0f4B800000;
	@%p92 bra 	$L__BB0_52;
	bra.uni 	$L__BB0_46;
$L__BB0_52:
	mov.b32 	%r28, %f744;
	and.b32  	%r339, %r28, 8388607;
	or.b32  	%r2958, %r339, 1065353216;
	mov.b32 	%f743, %r2958;
	add.s32 	%r340, %r28, -1073741824;
	and.b32  	%r2959, %r340, -8388608;
	setp.eq.s32 	%p98, %r2959, 0;
	@%p98 bra 	$L__BB0_55;
// %bb.53:                              // %__nv_fmaf_rn.exit4.i.i.i2052.preheader
	mov.f32 	%f375, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f374,%f375;
	// end inline asm
$L__BB0_54:                             // %__nv_fmaf_rn.exit4.i.i.i2052
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r341, %r2959, 192937984;
	add.s32 	%r342, %r2958, %r341;
	mov.b32 	%f376, %r342;
	mul.f32 	%f377, %f374, %f376;
	sub.f32 	%f378, %f376, %f377;
	fma.rn.f32 	%f379, %f378, %f374, %f377;
	sub.f32 	%f380, %f376, %f379;
	fma.rz.f32 	%f381, %f380, %f374, %f379;
	cvt.rzi.f32.f32 	%f382, %f381;
	sub.f32 	%f743, %f376, %f382;
	sub.s32 	%r2959, %r2959, %r341;
	mov.b32 	%r2958, %f743;
	setp.ne.s32 	%p99, %r2959, 0;
	setp.ne.s32 	%p100, %r2958, 0;
	and.pred  	%p101, %p99, %p100;
	@%p101 bra 	$L__BB0_54;
$L__BB0_55:                             // %__internal_fmodf_slowpath_mod.exit.i.i2054
	setp.gt.u32 	%p102, %r28, 2139095039;
	selp.f32 	%f383, 0f7FFFFFFF, 0f4B800000, %p102;
	mul.f32 	%f384, %f743, 0f34000000;
	mul.f32 	%f744, %f383, %f384;
	bra.uni 	$L__BB0_56;
$L__BB0_46:                             // %__nv_fast_fdividef.exit.i.i.i2031
	mov.f32 	%f366, 0f40000000;
	div.approx.f32 	%f367, %f744, %f366;
	cvt.rzi.f32.f32 	%f742, %f367;
	fma.rn.f32 	%f42, %f742, 0fC0000000, %f744;
	mov.b32 	%r27, %f42;
	setp.lt.u32 	%p93, %r27, 1073741824;
	@%p93 bra 	$L__BB0_51;
// %bb.47:
	setp.lt.u32 	%p94, %r27, -2147483647;
	@%p94 bra 	$L__BB0_49;
// %bb.48:
	add.f32 	%f372, %f742, 0fBF800000;
	setp.lt.f32 	%p97, %f42, 0fC0000000;
	add.f32 	%f373, %f372, 0fBF800000;
	selp.f32 	%f742, %f373, %f372, %p97;
	bra.uni 	$L__BB0_51;
$L__BB0_49:
	add.f32 	%f742, %f742, 0f3F800000;
	setp.ltu.f32 	%p95, %f42, 0f40800000;
	@%p95 bra 	$L__BB0_51;
// %bb.50:                              // %__nv_fmaf_rn.exit.i.i.i2035
	add.f32 	%f368, %f742, 0f3F800000;
	fma.rn.f32 	%f370, %f366, 0fC0400000, %f42;
	setp.ge.f32 	%p96, %f370, 0f00000000;
	add.f32 	%f371, %f368, 0f3F800000;
	selp.f32 	%f742, %f371, %f368, %p96;
$L__BB0_51:                             // %__internal_fmodf_fastpath_quot.exit.i.i2038
	fma.rn.f32 	%f744, %f742, 0fC0000000, %f744;
$L__BB0_56:                             // %__internal_fmodf_kernel.exit.i2057
	abs.f32 	%f385, %f744;
	setp.gtu.f32 	%p103, %f385, 0f7F800000;
	@%p103 bra 	$L__BB0_58;
// %bb.57:
	mov.b32 	%r343, %f39;
	and.b32  	%r344, %r343, -2147483648;
	mov.b32 	%r345, %f744;
	or.b32  	%r346, %r344, %r345;
	mov.b32 	%f744, %r346;
$L__BB0_58:                             // %__nv_fmodf.exit2058
	add.f32 	%f386, %f744, %f744;
	mov.b32 	%r347, %f386;
	and.b32  	%r348, %r347, -2147483648;
	or.b32  	%r349, %r348, 1056964608;
	mov.b32 	%f387, %r349;
	add.f32 	%f388, %f386, %f387;
	cvt.rzi.f32.f32 	%f389, %f388;
	abs.f32 	%f390, %f386;
	setp.gt.f32 	%p104, %f390, 0f4B000000;
	selp.f32 	%f391, %f386, %f389, %p104;
	cvt.rzi.f32.f32 	%f392, %f386;
	setp.lt.f32 	%p105, %f390, 0f3F000000;
	selp.f32 	%f393, %f392, %f391, %p105;
	cvt.rzi.s32.f32 	%r350, %f393;
	fma.rn.f32 	%f394, %f393, 0fBF000000, %f744;
	mul.f32 	%f395, %f394, %f394;
	fma.rn.f32 	%f396, %f395, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f397, %f395, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f398, %f396, %f395, 0fC0A55DF6;
	fma.rn.f32 	%f399, %f397, %f395, 0f4081E0CF;
	fma.rn.f32 	%f400, %f395, %f394, 0f00000000;
	fma.rn.f32 	%f401, %f399, %f395, 0fC09DE9E6;
	fma.rn.f32 	%f402, %f398, %f400, 0f00000000;
	fma.rn.f32 	%f403, %f401, %f395, 0f3F800000;
	fma.rn.f32 	%f404, %f394, 0f40490FDB, %f402;
	and.b32  	%r351, %r350, 1;
	setp.eq.b32 	%p106, %r351, 1;
	selp.f32 	%f405, %f403, %f404, %p106;
	selp.f32 	%f406, %f404, %f403, %p106;
	and.b32  	%r352, %r350, 2;
	setp.eq.s32 	%p107, %r352, 0;
	neg.f32 	%f407, %f405;
	selp.f32 	%f408, %f405, %f407, %p107;
	add.s32 	%r353, %r350, 1;
	and.b32  	%r354, %r353, 2;
	setp.eq.s32 	%p108, %r354, 0;
	mov.f32 	%f409, 0f00000000;
	sub.f32 	%f410, %f409, %f406;
	selp.f32 	%f411, %f406, %f410, %p108;
	cvt.rzi.f32.f32 	%f412, %f744;
	setp.eq.f32 	%p109, %f412, %f744;
	mul.f32 	%f413, %f744, 0f00000000;
	selp.f32 	%f755, %f413, %f408, %p109;
	abs.f32 	%f414, %f744;
	setp.gt.f32 	%p110, %f414, 0f4B800000;
	add.f32 	%f415, %f755, 0f3F800000;
	selp.f32 	%f746, %f415, %f411, %p110;
$L__BB0_59:                             // %L631
	or.pred  	%p113, %p69, %p90;
	mov.f32 	%f752, %f250;
	mov.f32 	%f757, %f250;
	@%p113 bra 	$L__BB0_75;
// %bb.60:                              // %L639
	mul.lo.s32 	%r355, %r150, %r26;
	mul.hi.u32 	%r356, %r355, -1431655765;
	shr.u32 	%r357, %r356, 1;
	mul.lo.s32 	%r358, %r357, 3;
	sub.s32 	%r359, %r355, %r358;
	cvt.rn.f32.s32 	%f417, %r359;
	div.approx.f32 	%f60, %f417, %f731;
	abs.f32 	%f750, %f60;
	setp.lt.f32 	%p114, %f750, 0f40000000;
	@%p114 bra 	$L__BB0_72;
// %bb.61:
	setp.gtu.f32 	%p115, %f750, 0f4B800000;
	@%p115 bra 	$L__BB0_68;
	bra.uni 	$L__BB0_62;
$L__BB0_68:
	mov.b32 	%r36, %f750;
	and.b32  	%r360, %r36, 8388607;
	or.b32  	%r2960, %r360, 1065353216;
	mov.b32 	%f749, %r2960;
	add.s32 	%r361, %r36, -1073741824;
	and.b32  	%r2961, %r361, -8388608;
	setp.eq.s32 	%p121, %r2961, 0;
	@%p121 bra 	$L__BB0_71;
// %bb.69:                              // %__nv_fmaf_rn.exit4.i.i.i2083.preheader
	mov.f32 	%f428, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f427,%f428;
	// end inline asm
$L__BB0_70:                             // %__nv_fmaf_rn.exit4.i.i.i2083
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r362, %r2961, 192937984;
	add.s32 	%r363, %r2960, %r362;
	mov.b32 	%f429, %r363;
	mul.f32 	%f430, %f427, %f429;
	sub.f32 	%f431, %f429, %f430;
	fma.rn.f32 	%f432, %f431, %f427, %f430;
	sub.f32 	%f433, %f429, %f432;
	fma.rz.f32 	%f434, %f433, %f427, %f432;
	cvt.rzi.f32.f32 	%f435, %f434;
	sub.f32 	%f749, %f429, %f435;
	sub.s32 	%r2961, %r2961, %r362;
	mov.b32 	%r2960, %f749;
	setp.ne.s32 	%p122, %r2961, 0;
	setp.ne.s32 	%p123, %r2960, 0;
	and.pred  	%p124, %p122, %p123;
	@%p124 bra 	$L__BB0_70;
$L__BB0_71:                             // %__internal_fmodf_slowpath_mod.exit.i.i2085
	setp.gt.u32 	%p125, %r36, 2139095039;
	selp.f32 	%f436, 0f7FFFFFFF, 0f4B800000, %p125;
	mul.f32 	%f437, %f749, 0f34000000;
	mul.f32 	%f750, %f436, %f437;
	bra.uni 	$L__BB0_72;
$L__BB0_62:                             // %__nv_fast_fdividef.exit.i.i.i2062
	mov.f32 	%f419, 0f40000000;
	div.approx.f32 	%f420, %f750, %f419;
	cvt.rzi.f32.f32 	%f748, %f420;
	fma.rn.f32 	%f63, %f748, 0fC0000000, %f750;
	mov.b32 	%r35, %f63;
	setp.lt.u32 	%p116, %r35, 1073741824;
	@%p116 bra 	$L__BB0_67;
// %bb.63:
	setp.lt.u32 	%p117, %r35, -2147483647;
	@%p117 bra 	$L__BB0_65;
// %bb.64:
	add.f32 	%f425, %f748, 0fBF800000;
	setp.lt.f32 	%p120, %f63, 0fC0000000;
	add.f32 	%f426, %f425, 0fBF800000;
	selp.f32 	%f748, %f426, %f425, %p120;
	bra.uni 	$L__BB0_67;
$L__BB0_65:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p118, %f63, 0f40800000;
	@%p118 bra 	$L__BB0_67;
// %bb.66:                              // %__nv_fmaf_rn.exit.i.i.i2066
	add.f32 	%f421, %f748, 0f3F800000;
	fma.rn.f32 	%f423, %f419, 0fC0400000, %f63;
	setp.ge.f32 	%p119, %f423, 0f00000000;
	add.f32 	%f424, %f421, 0f3F800000;
	selp.f32 	%f748, %f424, %f421, %p119;
$L__BB0_67:                             // %__internal_fmodf_fastpath_quot.exit.i.i2069
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_72:                             // %__internal_fmodf_kernel.exit.i2088
	abs.f32 	%f438, %f750;
	setp.gtu.f32 	%p126, %f438, 0f7F800000;
	@%p126 bra 	$L__BB0_74;
// %bb.73:
	mov.b32 	%r364, %f60;
	and.b32  	%r365, %r364, -2147483648;
	mov.b32 	%r366, %f750;
	or.b32  	%r367, %r365, %r366;
	mov.b32 	%f750, %r367;
$L__BB0_74:                             // %__nv_fmodf.exit2089
	add.f32 	%f439, %f750, %f750;
	mov.b32 	%r368, %f439;
	and.b32  	%r369, %r368, -2147483648;
	or.b32  	%r370, %r369, 1056964608;
	mov.b32 	%f440, %r370;
	add.f32 	%f441, %f439, %f440;
	cvt.rzi.f32.f32 	%f442, %f441;
	abs.f32 	%f443, %f439;
	setp.gt.f32 	%p127, %f443, 0f4B000000;
	selp.f32 	%f444, %f439, %f442, %p127;
	cvt.rzi.f32.f32 	%f445, %f439;
	setp.lt.f32 	%p128, %f443, 0f3F000000;
	selp.f32 	%f446, %f445, %f444, %p128;
	cvt.rzi.s32.f32 	%r371, %f446;
	fma.rn.f32 	%f447, %f446, 0fBF000000, %f750;
	mul.f32 	%f448, %f447, %f447;
	fma.rn.f32 	%f449, %f448, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f450, %f448, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f451, %f449, %f448, 0fC0A55DF6;
	fma.rn.f32 	%f452, %f450, %f448, 0f4081E0CF;
	fma.rn.f32 	%f453, %f448, %f447, 0f00000000;
	fma.rn.f32 	%f454, %f452, %f448, 0fC09DE9E6;
	fma.rn.f32 	%f455, %f451, %f453, 0f00000000;
	fma.rn.f32 	%f456, %f454, %f448, 0f3F800000;
	fma.rn.f32 	%f457, %f447, 0f40490FDB, %f455;
	and.b32  	%r372, %r371, 1;
	setp.eq.b32 	%p129, %r372, 1;
	selp.f32 	%f458, %f456, %f457, %p129;
	selp.f32 	%f459, %f457, %f456, %p129;
	and.b32  	%r373, %r371, 2;
	setp.eq.s32 	%p130, %r373, 0;
	neg.f32 	%f460, %f458;
	selp.f32 	%f461, %f458, %f460, %p130;
	add.s32 	%r374, %r371, 1;
	and.b32  	%r375, %r374, 2;
	setp.eq.s32 	%p131, %r375, 0;
	mov.f32 	%f462, 0f00000000;
	sub.f32 	%f463, %f462, %f459;
	selp.f32 	%f464, %f459, %f463, %p131;
	cvt.rzi.f32.f32 	%f465, %f750;
	setp.eq.f32 	%p132, %f465, %f750;
	mul.f32 	%f466, %f750, 0f00000000;
	selp.f32 	%f757, %f466, %f461, %p132;
	abs.f32 	%f467, %f750;
	setp.gt.f32 	%p133, %f467, 0f4B800000;
	add.f32 	%f468, %f757, 0f3F800000;
	selp.f32 	%f752, %f468, %f464, %p133;
$L__BB0_75:                             // %L673
	and.b32  	%r43, %r258, 2;
	setp.eq.s32 	%p134, %r43, 0;
	mov.f32 	%f83, %f746;
	mov.f32 	%f85, %f752;
	@%p134 bra 	$L__BB0_77;
// %bb.76:                              // %L682
	neg.f32 	%f85, %f757;
	neg.f32 	%f83, %f755;
	mov.f32 	%f755, %f746;
	mov.f32 	%f757, %f752;
$L__BB0_77:                             // %L684
	@%p29 bra 	$L__BB0_192;
// %bb.78:
	@%p298 bra 	$L__BB0_188;
	bra.uni 	$L__BB0_79;
$L__BB0_188:
	mov.b32 	%r152, %f788;
	and.b32  	%r382, %r152, 8388607;
	or.b32  	%r2997, %r382, 1065353216;
	mov.b32 	%f787, %r2997;
	add.s32 	%r383, %r152, -1073741824;
	and.b32  	%r2998, %r383, -8388608;
	setp.eq.s32 	%p142, %r2998, 0;
	@%p142 bra 	$L__BB0_191;
// %bb.189:                             // %__nv_fmaf_rn.exit4.i.i.i2114.preheader
	mov.f32 	%f478, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f477,%f478;
	// end inline asm
$L__BB0_190:                            // %__nv_fmaf_rn.exit4.i.i.i2114
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r384, %r2998, 192937984;
	add.s32 	%r385, %r2997, %r384;
	mov.b32 	%f479, %r385;
	mul.f32 	%f480, %f477, %f479;
	sub.f32 	%f481, %f479, %f480;
	fma.rn.f32 	%f482, %f481, %f477, %f480;
	sub.f32 	%f483, %f479, %f482;
	fma.rz.f32 	%f484, %f483, %f477, %f482;
	cvt.rzi.f32.f32 	%f485, %f484;
	sub.f32 	%f787, %f479, %f485;
	sub.s32 	%r2998, %r2998, %r384;
	mov.b32 	%r2997, %f787;
	setp.ne.s32 	%p143, %r2998, 0;
	setp.ne.s32 	%p144, %r2997, 0;
	and.pred  	%p145, %p143, %p144;
	@%p145 bra 	$L__BB0_190;
$L__BB0_191:                            // %__internal_fmodf_slowpath_mod.exit.i.i2116
	setp.gt.u32 	%p146, %r152, 2139095039;
	selp.f32 	%f486, 0f7FFFFFFF, 0f4B800000, %p146;
	mul.f32 	%f487, %f787, 0f34000000;
	mul.f32 	%f788, %f486, %f487;
	bra.uni 	$L__BB0_192;
$L__BB0_79:                             // %__nv_fast_fdividef.exit.i.i.i2093
	mov.f32 	%f469, 0f40000000;
	div.approx.f32 	%f470, %f788, %f469;
	cvt.rzi.f32.f32 	%f786, %f470;
	fma.rn.f32 	%f189, %f786, 0fC0000000, %f788;
	mov.b32 	%r151, %f189;
	setp.lt.u32 	%p137, %r151, 1073741824;
	@%p137 bra 	$L__BB0_187;
// %bb.80:
	setp.lt.u32 	%p138, %r151, -2147483647;
	@%p138 bra 	$L__BB0_185;
// %bb.81:
	add.f32 	%f475, %f786, 0fBF800000;
	setp.lt.f32 	%p141, %f189, 0fC0000000;
	add.f32 	%f476, %f475, 0fBF800000;
	selp.f32 	%f786, %f476, %f475, %p141;
	bra.uni 	$L__BB0_187;
$L__BB0_185:
	add.f32 	%f786, %f786, 0f3F800000;
	setp.ltu.f32 	%p139, %f189, 0f40800000;
	@%p139 bra 	$L__BB0_187;
// %bb.186:                             // %__nv_fmaf_rn.exit.i.i.i2097
	add.f32 	%f471, %f786, 0f3F800000;
	fma.rn.f32 	%f473, %f469, 0fC0400000, %f189;
	setp.ge.f32 	%p140, %f473, 0f00000000;
	add.f32 	%f474, %f471, 0f3F800000;
	selp.f32 	%f786, %f474, %f471, %p140;
$L__BB0_187:                            // %__internal_fmodf_fastpath_quot.exit.i.i2100
	fma.rn.f32 	%f788, %f786, 0fC0000000, %f788;
$L__BB0_192:                            // %__internal_fmodf_kernel.exit.i2119
	abs.f32 	%f488, %f788;
	setp.gtu.f32 	%p147, %f488, 0f7F800000;
	@%p147 bra 	$L__BB0_194;
// %bb.193:
	mov.b32 	%r386, %f788;
	or.b32  	%r387, %r145, %r386;
	mov.b32 	%f788, %r387;
$L__BB0_194:                            // %__nv_fmodf.exit2120
	mov.f32 	%f512, 0f00000000;
	mov.f32 	%f521, 0f41000000;
	div.approx.f32 	%f203, %f512, %f521;
	abs.f32 	%f760, %f203;
	setp.lt.f32 	%p155, %f760, 0f40000000;
	@%p155 bra 	$L__BB0_93;
// %bb.82:
	setp.gtu.f32 	%p156, %f760, 0f4B800000;
	@%p156 bra 	$L__BB0_89;
	bra.uni 	$L__BB0_83;
$L__BB0_89:
	mov.b32 	%r47, %f760;
	and.b32  	%r402, %r47, 8388607;
	or.b32  	%r2962, %r402, 1065353216;
	mov.b32 	%f759, %r2962;
	add.s32 	%r403, %r47, -1073741824;
	and.b32  	%r2963, %r403, -8388608;
	setp.eq.s32 	%p162, %r2963, 0;
	@%p162 bra 	$L__BB0_92;
// %bb.90:                              // %__nv_fmaf_rn.exit4.i.i.i2145.preheader
	mov.f32 	%f531, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f530,%f531;
	// end inline asm
$L__BB0_91:                             // %__nv_fmaf_rn.exit4.i.i.i2145
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r404, %r2963, 192937984;
	add.s32 	%r405, %r2962, %r404;
	mov.b32 	%f532, %r405;
	mul.f32 	%f533, %f530, %f532;
	sub.f32 	%f534, %f532, %f533;
	fma.rn.f32 	%f535, %f534, %f530, %f533;
	sub.f32 	%f536, %f532, %f535;
	fma.rz.f32 	%f537, %f536, %f530, %f535;
	cvt.rzi.f32.f32 	%f538, %f537;
	sub.f32 	%f759, %f532, %f538;
	sub.s32 	%r2963, %r2963, %r404;
	mov.b32 	%r2962, %f759;
	setp.ne.s32 	%p163, %r2963, 0;
	setp.ne.s32 	%p164, %r2962, 0;
	and.pred  	%p165, %p163, %p164;
	@%p165 bra 	$L__BB0_91;
$L__BB0_92:                             // %__internal_fmodf_slowpath_mod.exit.i.i2147
	setp.gt.u32 	%p166, %r47, 2139095039;
	selp.f32 	%f539, 0f7FFFFFFF, 0f4B800000, %p166;
	mul.f32 	%f540, %f759, 0f34000000;
	mul.f32 	%f760, %f539, %f540;
	bra.uni 	$L__BB0_93;
$L__BB0_83:                             // %__nv_fast_fdividef.exit.i.i.i2124
	mov.f32 	%f522, 0f40000000;
	div.approx.f32 	%f523, %f760, %f522;
	cvt.rzi.f32.f32 	%f758, %f523;
	fma.rn.f32 	%f88, %f758, 0fC0000000, %f760;
	mov.b32 	%r46, %f88;
	setp.lt.u32 	%p157, %r46, 1073741824;
	@%p157 bra 	$L__BB0_88;
// %bb.84:
	setp.lt.u32 	%p158, %r46, -2147483647;
	@%p158 bra 	$L__BB0_86;
// %bb.85:
	add.f32 	%f528, %f758, 0fBF800000;
	setp.lt.f32 	%p161, %f88, 0fC0000000;
	add.f32 	%f529, %f528, 0fBF800000;
	selp.f32 	%f758, %f529, %f528, %p161;
	bra.uni 	$L__BB0_88;
$L__BB0_86:
	add.f32 	%f758, %f758, 0f3F800000;
	setp.ltu.f32 	%p159, %f88, 0f40800000;
	@%p159 bra 	$L__BB0_88;
// %bb.87:                              // %__nv_fmaf_rn.exit.i.i.i2128
	add.f32 	%f524, %f758, 0f3F800000;
	fma.rn.f32 	%f526, %f522, 0fC0400000, %f88;
	setp.ge.f32 	%p160, %f526, 0f00000000;
	add.f32 	%f527, %f524, 0f3F800000;
	selp.f32 	%f758, %f527, %f524, %p160;
$L__BB0_88:                             // %__internal_fmodf_fastpath_quot.exit.i.i2131
	fma.rn.f32 	%f760, %f758, 0fC0000000, %f760;
$L__BB0_93:                             // %__internal_fmodf_kernel.exit.i2150
	abs.f32 	%f541, %f760;
	setp.gtu.f32 	%p167, %f541, 0f7F800000;
	@%p167 bra 	$L__BB0_95;
// %bb.94:
	mov.b32 	%r406, %f203;
	and.b32  	%r407, %r406, -2147483648;
	mov.b32 	%r408, %f760;
	or.b32  	%r409, %r407, %r408;
	mov.b32 	%f760, %r409;
$L__BB0_95:                             // %__nv_fmodf.exit2151
	cvt.rn.f32.s32 	%f572, %r136;
	div.approx.f32 	%f104, %f572, %f521;
	abs.f32 	%f764, %f104;
	setp.lt.f32 	%p175, %f764, 0f40000000;
	@%p175 bra 	$L__BB0_107;
// %bb.96:
	setp.gtu.f32 	%p176, %f764, 0f4B800000;
	@%p176 bra 	$L__BB0_103;
	bra.uni 	$L__BB0_97;
$L__BB0_103:
	mov.b32 	%r55, %f764;
	and.b32  	%r418, %r55, 8388607;
	or.b32  	%r2964, %r418, 1065353216;
	mov.b32 	%f763, %r2964;
	add.s32 	%r419, %r55, -1073741824;
	and.b32  	%r2965, %r419, -8388608;
	setp.eq.s32 	%p182, %r2965, 0;
	@%p182 bra 	$L__BB0_106;
// %bb.104:                             // %__nv_fmaf_rn.exit4.i.i.i2176.preheader
	mov.f32 	%f583, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f582,%f583;
	// end inline asm
$L__BB0_105:                            // %__nv_fmaf_rn.exit4.i.i.i2176
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r420, %r2965, 192937984;
	add.s32 	%r421, %r2964, %r420;
	mov.b32 	%f584, %r421;
	mul.f32 	%f585, %f582, %f584;
	sub.f32 	%f586, %f584, %f585;
	fma.rn.f32 	%f587, %f586, %f582, %f585;
	sub.f32 	%f588, %f584, %f587;
	fma.rz.f32 	%f589, %f588, %f582, %f587;
	cvt.rzi.f32.f32 	%f590, %f589;
	sub.f32 	%f763, %f584, %f590;
	sub.s32 	%r2965, %r2965, %r420;
	mov.b32 	%r2964, %f763;
	setp.ne.s32 	%p183, %r2965, 0;
	setp.ne.s32 	%p184, %r2964, 0;
	and.pred  	%p185, %p183, %p184;
	@%p185 bra 	$L__BB0_105;
$L__BB0_106:                            // %__internal_fmodf_slowpath_mod.exit.i.i2178
	setp.gt.u32 	%p186, %r55, 2139095039;
	selp.f32 	%f591, 0f7FFFFFFF, 0f4B800000, %p186;
	mul.f32 	%f592, %f763, 0f34000000;
	mul.f32 	%f764, %f591, %f592;
	bra.uni 	$L__BB0_107;
$L__BB0_97:                             // %__nv_fast_fdividef.exit.i.i.i2155
	mov.f32 	%f574, 0f40000000;
	div.approx.f32 	%f575, %f764, %f574;
	cvt.rzi.f32.f32 	%f762, %f575;
	fma.rn.f32 	%f107, %f762, 0fC0000000, %f764;
	mov.b32 	%r54, %f107;
	setp.lt.u32 	%p177, %r54, 1073741824;
	@%p177 bra 	$L__BB0_102;
// %bb.98:
	setp.lt.u32 	%p178, %r54, -2147483647;
	@%p178 bra 	$L__BB0_100;
// %bb.99:
	add.f32 	%f580, %f762, 0fBF800000;
	setp.lt.f32 	%p181, %f107, 0fC0000000;
	add.f32 	%f581, %f580, 0fBF800000;
	selp.f32 	%f762, %f581, %f580, %p181;
	bra.uni 	$L__BB0_102;
$L__BB0_100:
	add.f32 	%f762, %f762, 0f3F800000;
	setp.ltu.f32 	%p179, %f107, 0f40800000;
	@%p179 bra 	$L__BB0_102;
// %bb.101:                             // %__nv_fmaf_rn.exit.i.i.i2159
	add.f32 	%f576, %f762, 0f3F800000;
	fma.rn.f32 	%f578, %f574, 0fC0400000, %f107;
	setp.ge.f32 	%p180, %f578, 0f00000000;
	add.f32 	%f579, %f576, 0f3F800000;
	selp.f32 	%f762, %f579, %f576, %p180;
$L__BB0_102:                            // %__internal_fmodf_fastpath_quot.exit.i.i2162
	fma.rn.f32 	%f764, %f762, 0fC0000000, %f764;
$L__BB0_107:                            // %__internal_fmodf_kernel.exit.i2181
	abs.f32 	%f593, %f764;
	setp.gtu.f32 	%p187, %f593, 0f7F800000;
	@%p187 bra 	$L__BB0_109;
// %bb.108:
	mov.b32 	%r422, %f104;
	and.b32  	%r423, %r422, -2147483648;
	mov.b32 	%r424, %f764;
	or.b32  	%r425, %r423, %r424;
	mov.b32 	%f764, %r425;
$L__BB0_109:                            // %__nv_fmodf.exit2182
	and.b32  	%r65, %r258, 1;
	shr.u32 	%r66, %r258, 4;
	setp.ne.s32 	%p195, %r65, %r66;
	mov.f32 	%f770, %f512;
	mov.f32 	%f779, %f512;
	@%p195 bra 	$L__BB0_125;
// %bb.110:                             // %L889
	mov.f32 	%f626, 0f3F800000;
	mov.f32 	%f627, 0f00000000;
	div.approx.f32 	%f121, %f627, %f626;
	abs.f32 	%f768, %f121;
	setp.lt.f32 	%p196, %f768, 0f40000000;
	@%p196 bra 	$L__BB0_122;
// %bb.111:
	setp.gtu.f32 	%p197, %f768, 0f4B800000;
	@%p197 bra 	$L__BB0_118;
	bra.uni 	$L__BB0_112;
$L__BB0_118:
	mov.b32 	%r68, %f768;
	and.b32  	%r440, %r68, 8388607;
	or.b32  	%r2966, %r440, 1065353216;
	mov.b32 	%f767, %r2966;
	add.s32 	%r441, %r68, -1073741824;
	and.b32  	%r2967, %r441, -8388608;
	setp.eq.s32 	%p203, %r2967, 0;
	@%p203 bra 	$L__BB0_121;
// %bb.119:                             // %__nv_fmaf_rn.exit4.i.i.i2207.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f636,%f626;
	// end inline asm
$L__BB0_120:                            // %__nv_fmaf_rn.exit4.i.i.i2207
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r442, %r2967, 192937984;
	add.s32 	%r443, %r2966, %r442;
	mov.b32 	%f638, %r443;
	mul.f32 	%f639, %f636, %f638;
	sub.f32 	%f640, %f638, %f639;
	fma.rn.f32 	%f641, %f640, %f636, %f639;
	sub.f32 	%f642, %f638, %f641;
	fma.rz.f32 	%f643, %f642, %f636, %f641;
	cvt.rzi.f32.f32 	%f644, %f643;
	sub.f32 	%f767, %f638, %f644;
	sub.s32 	%r2967, %r2967, %r442;
	mov.b32 	%r2966, %f767;
	setp.ne.s32 	%p204, %r2967, 0;
	setp.ne.s32 	%p205, %r2966, 0;
	and.pred  	%p206, %p204, %p205;
	@%p206 bra 	$L__BB0_120;
$L__BB0_121:                            // %__internal_fmodf_slowpath_mod.exit.i.i2209
	setp.gt.u32 	%p207, %r68, 2139095039;
	selp.f32 	%f645, 0f7FFFFFFF, 0f4B800000, %p207;
	mul.f32 	%f646, %f767, 0f34000000;
	mul.f32 	%f768, %f645, %f646;
	bra.uni 	$L__BB0_122;
$L__BB0_112:                            // %__nv_fast_fdividef.exit.i.i.i2186
	mov.f32 	%f628, 0f40000000;
	div.approx.f32 	%f629, %f768, %f628;
	cvt.rzi.f32.f32 	%f766, %f629;
	fma.rn.f32 	%f124, %f766, 0fC0000000, %f768;
	mov.b32 	%r67, %f124;
	setp.lt.u32 	%p198, %r67, 1073741824;
	@%p198 bra 	$L__BB0_117;
// %bb.113:
	setp.lt.u32 	%p199, %r67, -2147483647;
	@%p199 bra 	$L__BB0_115;
// %bb.114:
	add.f32 	%f634, %f766, 0fBF800000;
	setp.lt.f32 	%p202, %f124, 0fC0000000;
	add.f32 	%f635, %f634, 0fBF800000;
	selp.f32 	%f766, %f635, %f634, %p202;
	bra.uni 	$L__BB0_117;
$L__BB0_115:
	add.f32 	%f766, %f766, 0f3F800000;
	setp.ltu.f32 	%p200, %f124, 0f40800000;
	@%p200 bra 	$L__BB0_117;
// %bb.116:                             // %__nv_fmaf_rn.exit.i.i.i2190
	add.f32 	%f630, %f766, 0f3F800000;
	fma.rn.f32 	%f632, %f628, 0fC0400000, %f124;
	setp.ge.f32 	%p201, %f632, 0f00000000;
	add.f32 	%f633, %f630, 0f3F800000;
	selp.f32 	%f766, %f633, %f630, %p201;
$L__BB0_117:                            // %__internal_fmodf_fastpath_quot.exit.i.i2193
	fma.rn.f32 	%f768, %f766, 0fC0000000, %f768;
$L__BB0_122:                            // %__internal_fmodf_kernel.exit.i2212
	abs.f32 	%f647, %f768;
	setp.gtu.f32 	%p208, %f647, 0f7F800000;
	@%p208 bra 	$L__BB0_124;
// %bb.123:
	mov.b32 	%r444, %f121;
	and.b32  	%r445, %r444, -2147483648;
	mov.b32 	%r446, %f768;
	or.b32  	%r447, %r445, %r446;
	mov.b32 	%f768, %r447;
$L__BB0_124:                            // %__nv_fmodf.exit2213
	add.f32 	%f648, %f768, %f768;
	mov.b32 	%r448, %f648;
	and.b32  	%r449, %r448, -2147483648;
	or.b32  	%r450, %r449, 1056964608;
	mov.b32 	%f649, %r450;
	add.f32 	%f650, %f648, %f649;
	cvt.rzi.f32.f32 	%f651, %f650;
	abs.f32 	%f652, %f648;
	setp.gt.f32 	%p209, %f652, 0f4B000000;
	selp.f32 	%f653, %f648, %f651, %p209;
	cvt.rzi.f32.f32 	%f654, %f648;
	setp.lt.f32 	%p210, %f652, 0f3F000000;
	selp.f32 	%f655, %f654, %f653, %p210;
	cvt.rzi.s32.f32 	%r451, %f655;
	fma.rn.f32 	%f656, %f655, 0fBF000000, %f768;
	mul.f32 	%f657, %f656, %f656;
	fma.rn.f32 	%f658, %f657, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f659, %f657, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f660, %f658, %f657, 0fC0A55DF6;
	fma.rn.f32 	%f661, %f659, %f657, 0f4081E0CF;
	fma.rn.f32 	%f662, %f657, %f656, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f657, 0fC09DE9E6;
	fma.rn.f32 	%f664, %f660, %f662, 0f00000000;
	fma.rn.f32 	%f665, %f663, %f657, 0f3F800000;
	fma.rn.f32 	%f666, %f656, 0f40490FDB, %f664;
	and.b32  	%r452, %r451, 1;
	setp.eq.b32 	%p211, %r452, 1;
	selp.f32 	%f667, %f665, %f666, %p211;
	selp.f32 	%f668, %f666, %f665, %p211;
	and.b32  	%r453, %r451, 2;
	setp.eq.s32 	%p212, %r453, 0;
	neg.f32 	%f669, %f667;
	selp.f32 	%f670, %f667, %f669, %p212;
	add.s32 	%r454, %r451, 1;
	and.b32  	%r455, %r454, 2;
	setp.eq.s32 	%p213, %r455, 0;
	sub.f32 	%f672, %f627, %f668;
	selp.f32 	%f673, %f668, %f672, %p213;
	cvt.rzi.f32.f32 	%f674, %f768;
	setp.eq.f32 	%p214, %f674, %f768;
	mul.f32 	%f675, %f768, 0f00000000;
	selp.f32 	%f779, %f675, %f670, %p214;
	abs.f32 	%f676, %f768;
	setp.gt.f32 	%p215, %f676, 0f4B800000;
	add.f32 	%f677, %f779, 0f3F800000;
	selp.f32 	%f770, %f677, %f673, %p215;
$L__BB0_125:                            // %L928
	and.b32  	%r64, %r136, 1;
	mov.f32 	%f776, %f512;
	mov.f32 	%f781, %f512;
	@%p195 bra 	$L__BB0_141;
// %bb.126:                             // %L931
	cvt.rn.f32.s32 	%f679, %r64;
	mov.f32 	%f680, 0f3F800000;
	div.approx.f32 	%f142, %f679, %f680;
	abs.f32 	%f774, %f142;
	setp.lt.f32 	%p217, %f774, 0f40000000;
	@%p217 bra 	$L__BB0_138;
// %bb.127:
	setp.gtu.f32 	%p218, %f774, 0f4B800000;
	@%p218 bra 	$L__BB0_134;
	bra.uni 	$L__BB0_128;
$L__BB0_134:
	mov.b32 	%r76, %f774;
	and.b32  	%r456, %r76, 8388607;
	or.b32  	%r2968, %r456, 1065353216;
	mov.b32 	%f773, %r2968;
	add.s32 	%r457, %r76, -1073741824;
	and.b32  	%r2969, %r457, -8388608;
	setp.eq.s32 	%p224, %r2969, 0;
	@%p224 bra 	$L__BB0_137;
// %bb.135:                             // %__nv_fmaf_rn.exit4.i.i.i2238.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f689,%f680;
	// end inline asm
$L__BB0_136:                            // %__nv_fmaf_rn.exit4.i.i.i2238
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r458, %r2969, 192937984;
	add.s32 	%r459, %r2968, %r458;
	mov.b32 	%f691, %r459;
	mul.f32 	%f692, %f689, %f691;
	sub.f32 	%f693, %f691, %f692;
	fma.rn.f32 	%f694, %f693, %f689, %f692;
	sub.f32 	%f695, %f691, %f694;
	fma.rz.f32 	%f696, %f695, %f689, %f694;
	cvt.rzi.f32.f32 	%f697, %f696;
	sub.f32 	%f773, %f691, %f697;
	sub.s32 	%r2969, %r2969, %r458;
	mov.b32 	%r2968, %f773;
	setp.ne.s32 	%p225, %r2969, 0;
	setp.ne.s32 	%p226, %r2968, 0;
	and.pred  	%p227, %p225, %p226;
	@%p227 bra 	$L__BB0_136;
$L__BB0_137:                            // %__internal_fmodf_slowpath_mod.exit.i.i2240
	setp.gt.u32 	%p228, %r76, 2139095039;
	selp.f32 	%f698, 0f7FFFFFFF, 0f4B800000, %p228;
	mul.f32 	%f699, %f773, 0f34000000;
	mul.f32 	%f774, %f698, %f699;
	bra.uni 	$L__BB0_138;
$L__BB0_128:                            // %__nv_fast_fdividef.exit.i.i.i2217
	mov.f32 	%f681, 0f40000000;
	div.approx.f32 	%f682, %f774, %f681;
	cvt.rzi.f32.f32 	%f772, %f682;
	fma.rn.f32 	%f145, %f772, 0fC0000000, %f774;
	mov.b32 	%r75, %f145;
	setp.lt.u32 	%p219, %r75, 1073741824;
	@%p219 bra 	$L__BB0_133;
// %bb.129:
	setp.lt.u32 	%p220, %r75, -2147483647;
	@%p220 bra 	$L__BB0_131;
// %bb.130:
	add.f32 	%f687, %f772, 0fBF800000;
	setp.lt.f32 	%p223, %f145, 0fC0000000;
	add.f32 	%f688, %f687, 0fBF800000;
	selp.f32 	%f772, %f688, %f687, %p223;
	bra.uni 	$L__BB0_133;
$L__BB0_131:
	add.f32 	%f772, %f772, 0f3F800000;
	setp.ltu.f32 	%p221, %f145, 0f40800000;
	@%p221 bra 	$L__BB0_133;
// %bb.132:                             // %__nv_fmaf_rn.exit.i.i.i2221
	add.f32 	%f683, %f772, 0f3F800000;
	fma.rn.f32 	%f685, %f681, 0fC0400000, %f145;
	setp.ge.f32 	%p222, %f685, 0f00000000;
	add.f32 	%f686, %f683, 0f3F800000;
	selp.f32 	%f772, %f686, %f683, %p222;
$L__BB0_133:                            // %__internal_fmodf_fastpath_quot.exit.i.i2224
	fma.rn.f32 	%f774, %f772, 0fC0000000, %f774;
$L__BB0_138:                            // %__internal_fmodf_kernel.exit.i2243
	abs.f32 	%f700, %f774;
	setp.gtu.f32 	%p229, %f700, 0f7F800000;
	@%p229 bra 	$L__BB0_140;
// %bb.139:
	mov.b32 	%r460, %f142;
	and.b32  	%r461, %r460, -2147483648;
	mov.b32 	%r462, %f774;
	or.b32  	%r463, %r461, %r462;
	mov.b32 	%f774, %r463;
$L__BB0_140:                            // %__nv_fmodf.exit2244
	add.f32 	%f701, %f774, %f774;
	mov.b32 	%r464, %f701;
	and.b32  	%r465, %r464, -2147483648;
	or.b32  	%r466, %r465, 1056964608;
	mov.b32 	%f702, %r466;
	add.f32 	%f703, %f701, %f702;
	cvt.rzi.f32.f32 	%f704, %f703;
	abs.f32 	%f705, %f701;
	setp.gt.f32 	%p230, %f705, 0f4B000000;
	selp.f32 	%f706, %f701, %f704, %p230;
	cvt.rzi.f32.f32 	%f707, %f701;
	setp.lt.f32 	%p231, %f705, 0f3F000000;
	selp.f32 	%f708, %f707, %f706, %p231;
	cvt.rzi.s32.f32 	%r467, %f708;
	fma.rn.f32 	%f709, %f708, 0fBF000000, %f774;
	mul.f32 	%f710, %f709, %f709;
	fma.rn.f32 	%f711, %f710, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f712, %f710, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f713, %f711, %f710, 0fC0A55DF6;
	fma.rn.f32 	%f714, %f712, %f710, 0f4081E0CF;
	fma.rn.f32 	%f715, %f710, %f709, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f710, 0fC09DE9E6;
	fma.rn.f32 	%f717, %f713, %f715, 0f00000000;
	fma.rn.f32 	%f718, %f716, %f710, 0f3F800000;
	fma.rn.f32 	%f719, %f709, 0f40490FDB, %f717;
	and.b32  	%r468, %r467, 1;
	setp.eq.b32 	%p232, %r468, 1;
	selp.f32 	%f720, %f718, %f719, %p232;
	selp.f32 	%f721, %f719, %f718, %p232;
	and.b32  	%r469, %r467, 2;
	setp.eq.s32 	%p233, %r469, 0;
	neg.f32 	%f722, %f720;
	selp.f32 	%f723, %f720, %f722, %p233;
	add.s32 	%r470, %r467, 1;
	and.b32  	%r471, %r470, 2;
	setp.eq.s32 	%p234, %r471, 0;
	mov.f32 	%f724, 0f00000000;
	sub.f32 	%f725, %f724, %f721;
	selp.f32 	%f726, %f721, %f725, %p234;
	cvt.rzi.f32.f32 	%f727, %f774;
	setp.eq.f32 	%p235, %f727, %f774;
	mul.f32 	%f728, %f774, 0f00000000;
	selp.f32 	%f781, %f728, %f723, %p235;
	abs.f32 	%f729, %f774;
	setp.gt.f32 	%p236, %f729, 0f4B800000;
	add.f32 	%f730, %f781, 0f3F800000;
	selp.f32 	%f776, %f730, %f726, %p236;
$L__BB0_141:                            // %L965
	mov.f32 	%f165, %f770;
	mov.f32 	%f167, %f776;
	@%p134 bra 	$L__BB0_143;
// %bb.142:                             // %L974
	neg.f32 	%f167, %f781;
	neg.f32 	%f165, %f779;
	mov.f32 	%f779, %f770;
	mov.f32 	%f781, %f776;
$L__BB0_143:                            // %L976
	setp.gt.u32 	%p238, %r258, 15;
	mov.u32 	%r161, 999999999;
	@%p238 bra 	$L__BB0_196;
// %bb.144:                             // %L1006
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	mad.lo.s32 	%r479, %r258, 6, %r4;
	cvt.u16.u32 	%rs15, %r479;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 14;
	mul.lo.s16 	%rs19, %rs18, 96;
	sub.s16 	%rs20, %rs15, %rs19;
	cvt.u32.u16 	%r480, %rs20;
	and.b32  	%r481, %r480, 255;
	mul.wide.u32 	%rd21, %r481, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u32 	%r482, [%rd22];
	shl.b32 	%r483, %r482, 16;
	cvt.s32.s16 	%r85, %r482;
	shr.s32 	%r86, %r482, 16;
	or.b32  	%r484, %r483, 65535;
	setp.lt.u32 	%p239, %r484, 589823;
	setp.lt.u32 	%p240, %r482, 786432;
	and.pred  	%p241, %p239, %p240;
	@%p241 bra 	$L__BB0_195;
	bra.uni 	$L__BB0_145;
$L__BB0_195:                            // %L1246
	mul.lo.s32 	%r488, %r86, 290;
	mad.lo.s32 	%r161, %r85, 33, %r488;
$L__BB0_196:                            // %pass543
	add.f32 	%f227, %f784, %f784;
	mov.b32 	%r286, %f227;
	add.f32 	%f489, %f788, %f788;
	and.b32  	%r287, %r286, -2147483648;
	add.f32 	%f282, %f734, %f734;
	mov.b32 	%r394, %f489;
	or.b32  	%r288, %r287, 1056964608;
	mov.b32 	%r303, %f282;
	and.b32  	%r395, %r394, -2147483648;
	add.f32 	%f542, %f760, %f760;
	add.f32 	%f595, %f764, %f764;
	mov.b32 	%f228, %r288;
	and.b32  	%r304, %r303, -2147483648;
	or.b32  	%r396, %r395, 1056964608;
	mov.b32 	%r410, %f542;
	mov.b32 	%r432, %f595;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	or.b32  	%r305, %r304, 1056964608;
	mov.b32 	%f490, %r396;
	and.b32  	%r411, %r410, -2147483648;
	and.b32  	%r433, %r432, -2147483648;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p42, %f231, 0f4B000000;
	mov.b32 	%f283, %r305;
	add.f32 	%f491, %f489, %f490;
	abs.f32 	%f493, %f489;
	or.b32  	%r412, %r411, 1056964608;
	or.b32  	%r434, %r433, 1056964608;
	selp.f32 	%f232, %f227, %f230, %p42;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p43, %f231, 0f3F000000;
	add.f32 	%f284, %f282, %f283;
	abs.f32 	%f286, %f282;
	cvt.rzi.f32.f32 	%f492, %f491;
	setp.gt.f32 	%p148, %f493, 0f4B000000;
	mov.b32 	%f543, %r412;
	mov.b32 	%f596, %r434;
	selp.f32 	%f234, %f233, %f232, %p43;
	cvt.rzi.f32.f32 	%f285, %f284;
	setp.gt.f32 	%p62, %f286, 0f4B000000;
	selp.f32 	%f494, %f489, %f492, %p148;
	cvt.rzi.f32.f32 	%f495, %f489;
	setp.lt.f32 	%p149, %f493, 0f3F000000;
	add.f32 	%f544, %f542, %f543;
	abs.f32 	%f546, %f542;
	add.f32 	%f597, %f595, %f596;
	abs.f32 	%f599, %f595;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f784;
	selp.f32 	%f287, %f282, %f285, %p62;
	cvt.rzi.f32.f32 	%f288, %f282;
	setp.lt.f32 	%p63, %f286, 0f3F000000;
	selp.f32 	%f496, %f495, %f494, %p149;
	cvt.rzi.f32.f32 	%f545, %f544;
	setp.gt.f32 	%p168, %f546, 0f4B000000;
	cvt.rzi.f32.f32 	%f598, %f597;
	setp.gt.f32 	%p188, %f599, 0f4B000000;
	mul.f32 	%f236, %f235, %f235;
	selp.f32 	%f289, %f288, %f287, %p63;
	fma.rn.f32 	%f497, %f496, 0fBF000000, %f788;
	selp.f32 	%f547, %f542, %f545, %p168;
	cvt.rzi.f32.f32 	%f548, %f542;
	setp.lt.f32 	%p169, %f546, 0f3F000000;
	selp.f32 	%f600, %f595, %f598, %p188;
	cvt.rzi.f32.f32 	%f601, %f595;
	setp.lt.f32 	%p189, %f599, 0f3F000000;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f290, %f289, 0fBF000000, %f734;
	mul.f32 	%f498, %f497, %f497;
	selp.f32 	%f549, %f548, %f547, %p169;
	selp.f32 	%f602, %f601, %f600, %p189;
	cvt.rzi.s32.f32 	%r289, %f234;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	mul.f32 	%f291, %f290, %f290;
	fma.rn.f32 	%f499, %f498, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f500, %f498, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f550, %f549, 0fBF000000, %f760;
	fma.rn.f32 	%f603, %f602, 0fBF000000, %f764;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r290, %r289, 1;
	fma.rn.f32 	%f292, %f291, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f293, %f291, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r397, %f496;
	fma.rn.f32 	%f501, %f499, %f498, 0fC0A55DF6;
	fma.rn.f32 	%f502, %f500, %f498, 0f4081E0CF;
	fma.rn.f32 	%f503, %f498, %f497, 0f00000000;
	mul.f32 	%f551, %f550, %f550;
	mul.f32 	%f604, %f603, %f603;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p44, %r290, 1;
	cvt.rzi.s32.f32 	%r306, %f289;
	fma.rn.f32 	%f294, %f292, %f291, 0fC0A55DF6;
	fma.rn.f32 	%f295, %f293, %f291, 0f4081E0CF;
	fma.rn.f32 	%f296, %f291, %f290, 0f00000000;
	fma.rn.f32 	%f504, %f502, %f498, 0fC09DE9E6;
	fma.rn.f32 	%f505, %f501, %f503, 0f00000000;
	and.b32  	%r398, %r397, 1;
	fma.rn.f32 	%f552, %f551, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f553, %f551, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f604, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f606, %f604, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f246, %f244, %f245, %p44;
	and.b32  	%r291, %r289, 2;
	fma.rn.f32 	%f297, %f295, %f291, 0fC09DE9E6;
	fma.rn.f32 	%f298, %f294, %f296, 0f00000000;
	and.b32  	%r307, %r306, 1;
	fma.rn.f32 	%f506, %f504, %f498, 0f3F800000;
	fma.rn.f32 	%f507, %f497, 0f40490FDB, %f505;
	setp.eq.b32 	%p150, %r398, 1;
	cvt.rzi.s32.f32 	%r413, %f549;
	fma.rn.f32 	%f554, %f552, %f551, 0fC0A55DF6;
	fma.rn.f32 	%f555, %f553, %f551, 0f4081E0CF;
	fma.rn.f32 	%f556, %f551, %f550, 0f00000000;
	cvt.rzi.s32.f32 	%r435, %f602;
	fma.rn.f32 	%f607, %f605, %f604, 0fC0A55DF6;
	fma.rn.f32 	%f608, %f606, %f604, 0f4081E0CF;
	fma.rn.f32 	%f609, %f604, %f603, 0f00000000;
	setp.eq.s32 	%p45, %r291, 0;
	neg.f32 	%f248, %f246;
	add.s32 	%r292, %r289, 1;
	cvt.rzi.f32.f32 	%f253, %f784;
	fma.rn.f32 	%f299, %f297, %f291, 0f3F800000;
	fma.rn.f32 	%f300, %f290, 0f40490FDB, %f298;
	setp.eq.b32 	%p64, %r307, 1;
	selp.f32 	%f508, %f506, %f507, %p150;
	and.b32  	%r399, %r397, 2;
	fma.rn.f32 	%f557, %f555, %f551, 0fC09DE9E6;
	fma.rn.f32 	%f558, %f554, %f556, 0f00000000;
	and.b32  	%r414, %r413, 1;
	fma.rn.f32 	%f610, %f608, %f604, 0fC09DE9E6;
	fma.rn.f32 	%f611, %f607, %f609, 0f00000000;
	and.b32  	%r436, %r435, 1;
	selp.f32 	%f247, %f245, %f244, %p44;
	selp.f32 	%f249, %f246, %f248, %p45;
	and.b32  	%r293, %r292, 2;
	setp.eq.f32 	%p47, %f253, %f784;
	mul.f32 	%f254, %f784, 0f00000000;
	selp.f32 	%f301, %f299, %f300, %p64;
	and.b32  	%r308, %r306, 2;
	setp.eq.s32 	%p151, %r399, 0;
	neg.f32 	%f510, %f508;
	add.s32 	%r400, %r397, 1;
	cvt.rzi.f32.f32 	%f515, %f788;
	fma.rn.f32 	%f559, %f557, %f551, 0f3F800000;
	fma.rn.f32 	%f560, %f550, 0f40490FDB, %f558;
	setp.eq.b32 	%p170, %r414, 1;
	fma.rn.f32 	%f612, %f610, %f604, 0f3F800000;
	fma.rn.f32 	%f613, %f603, 0f40490FDB, %f611;
	setp.eq.b32 	%p190, %r436, 1;
	setp.eq.s32 	%p46, %r293, 0;
	sub.f32 	%f251, %f250, %f247;
	selp.f32 	%f255, %f254, %f249, %p47;
	abs.f32 	%f256, %f784;
	setp.eq.s32 	%p65, %r308, 0;
	neg.f32 	%f303, %f301;
	add.s32 	%r309, %r306, 1;
	cvt.rzi.f32.f32 	%f307, %f734;
	selp.f32 	%f509, %f507, %f506, %p150;
	selp.f32 	%f511, %f508, %f510, %p151;
	and.b32  	%r401, %r400, 2;
	setp.eq.f32 	%p153, %f515, %f788;
	mul.f32 	%f516, %f788, 0f00000000;
	selp.f32 	%f561, %f559, %f560, %p170;
	and.b32  	%r415, %r413, 2;
	selp.f32 	%f614, %f612, %f613, %p190;
	and.b32  	%r437, %r435, 2;
	selp.f32 	%f252, %f247, %f251, %p46;
	setp.gt.f32 	%p48, %f256, 0f4B800000;
	add.f32 	%f257, %f255, 0f3F800000;
	selp.f32 	%f302, %f300, %f299, %p64;
	selp.f32 	%f304, %f301, %f303, %p65;
	and.b32  	%r310, %r309, 2;
	setp.eq.f32 	%p67, %f307, %f734;
	mul.f32 	%f308, %f734, 0f00000000;
	setp.eq.s32 	%p152, %r401, 0;
	sub.f32 	%f513, %f512, %f509;
	selp.f32 	%f517, %f516, %f511, %p153;
	abs.f32 	%f518, %f788;
	setp.eq.s32 	%p171, %r415, 0;
	neg.f32 	%f563, %f561;
	add.s32 	%r416, %r413, 1;
	cvt.rzi.f32.f32 	%f568, %f760;
	setp.eq.s32 	%p191, %r437, 0;
	neg.f32 	%f616, %f614;
	add.s32 	%r438, %r435, 1;
	cvt.rzi.f32.f32 	%f620, %f764;
	selp.f32 	%f258, %f257, %f252, %p48;
	setp.eq.s32 	%p66, %r310, 0;
	sub.f32 	%f305, %f250, %f302;
	selp.f32 	%f16, %f308, %f304, %p67;
	abs.f32 	%f309, %f734;
	selp.f32 	%f514, %f509, %f513, %p152;
	setp.gt.f32 	%p154, %f518, 0f4B800000;
	add.f32 	%f519, %f517, 0f3F800000;
	selp.f32 	%f562, %f560, %f559, %p170;
	selp.f32 	%f564, %f561, %f563, %p171;
	and.b32  	%r417, %r416, 2;
	setp.eq.f32 	%p173, %f568, %f760;
	mul.f32 	%f569, %f760, 0f00000000;
	selp.f32 	%f615, %f613, %f612, %p190;
	selp.f32 	%f617, %f614, %f616, %p191;
	and.b32  	%r439, %r438, 2;
	setp.eq.f32 	%p193, %f620, %f764;
	mul.f32 	%f621, %f764, 0f00000000;
	mov.b32 	%r282, %f258;
	mov.b32 	%r285, %f255;
	selp.f32 	%f306, %f302, %f305, %p66;
	setp.gt.f32 	%p68, %f309, 0f4B800000;
	add.f32 	%f310, %f16, 0f3F800000;
	selp.f32 	%f520, %f519, %f514, %p154;
	setp.eq.s32 	%p172, %r417, 0;
	sub.f32 	%f566, %f512, %f562;
	selp.f32 	%f102, %f569, %f564, %p173;
	abs.f32 	%f570, %f760;
	setp.eq.s32 	%p192, %r439, 0;
	sub.f32 	%f618, %f512, %f615;
	selp.f32 	%f622, %f621, %f617, %p193;
	abs.f32 	%f623, %f764;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r281, %r285, -2147483648;
	selp.f32 	%f17, %f310, %f306, %p68;
	mov.b32 	%r390, %f520;
	mov.b32 	%r393, %f517;
	selp.f32 	%f567, %f562, %f566, %p172;
	setp.gt.f32 	%p174, %f570, 0f4B800000;
	add.f32 	%f571, %f102, 0f3F800000;
	selp.f32 	%f619, %f615, %f618, %p192;
	setp.gt.f32 	%p194, %f623, 0f4B800000;
	add.f32 	%f624, %f622, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r280, %r282, %r281;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r283, %r285, %r282;
	// end inline asm
	mov.b32 	%r333, %f17;
	mov.b32 	%r334, %f37;
	mov.b32 	%r336, %f16;
	mov.b32 	%r337, %f38;
	mov.b32 	%r377, %f83;
	mov.b32 	%r378, %f85;
	mov.b32 	%r380, %f755;
	mov.b32 	%r381, %f757;
	xor.b32  	%r389, %r393, -2147483648;
	selp.f32 	%f103, %f571, %f567, %p174;
	selp.f32 	%f625, %f624, %f619, %p194;
	// begin inline asm
	cvt.rn.f16x2.f32 %r332, %r334, %r333;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r335, %r337, %r336;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r376, %r378, %r377;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r379, %r381, %r380;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r388, %r390, %r389;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r391, %r393, %r390;
	// end inline asm
	mov.b32 	%r428, %f625;
	mov.b32 	%r427, %f103;
	mov.b32 	%r431, %f622;
	mov.b32 	%r430, %f102;
	// begin inline asm
	cvt.rn.f16x2.f32 %r426, %r428, %r427;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r429, %r431, %r430;
	// end inline asm
	mov.b32 	%r473, %f165;
	mov.b32 	%r474, %f167;
	// begin inline asm
	cvt.rn.f16x2.f32 %r472, %r474, %r473;
	// end inline asm
	mov.b32 	%r476, %f779;
	mov.b32 	%r477, %f781;
	// begin inline asm
	cvt.rn.f16x2.f32 %r475, %r477, %r476;
	// end inline asm
	shl.b32 	%r490, %r4, 1;
	and.b32  	%r491, %r490, 2;
	shr.u32 	%r162, %r258, 3;
	bfe.u32 	%r492, %r258, 3, 1;
	or.b32  	%r493, %r491, %r492;
	mul.lo.s32 	%r494, %r135, 24;
	and.b32  	%r495, %r162, 2;
	or.b32  	%r163, %r64, %r495;
	cvt.u16.u32 	%rs23, %r163;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 9;
	mul.lo.s16 	%rs26, %rs25, 3;
	sub.s16 	%rs27, %rs23, %rs26;
	cvt.u32.u16 	%r496, %rs27;
	and.b32  	%r497, %r496, 255;
	and.b16  	%rs28, %rs27, 255;
	mul.wide.u16 	%r498, %rs28, 8;
	add.s32 	%r499, %r494, %r2;
	or.b32  	%r500, %r499, %r493;
	add.s32 	%r501, %r500, %r498;
	mul.wide.u32 	%rd28, %r501, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.u32 	%r164, [%rd29];
	cvt.u64.u32 	%rd30, %r498;
	cvt.u64.u32 	%rd31, %r493;
	cvt.u64.u32 	%rd32, %r494;
	cvt.u64.u32 	%rd33, %r2;
	add.s64 	%rd34, %rd33, %rd32;
	add.s64 	%rd35, %rd34, %rd31;
	add.s64 	%rd36, %rd35, %rd30;
	shl.b64 	%rd37, %rd36, 2;
	add.s64 	%rd38, %rd2, %rd37;
	ld.global.u32 	%r165, [%rd38+16];
	ld.global.u32 	%r166, [%rd38+384];
	ld.global.u32 	%r167, [%rd38+400];
	shl.b32 	%r502, %r249, 16;
	shl.b32 	%r503, %r253, 5;
	add.s32 	%r168, %r503, %r502;
	shl.b32 	%r504, %r1, 5;
	shl.b32 	%r505, %r258, 2;
	shl.b32 	%r169, %r4, 2;
	and.b32  	%r506, %r505, 28;
	or.b32  	%r170, %r506, %r504;
	and.b32  	%r171, %r258, 4;
	shl.b32 	%r507, %r258, 4;
	and.b32  	%r508, %r148, 8;
	or.b32  	%r509, %r508, %r507;
	bfe.u32 	%r510, %r509, 3, 3;
	mul.lo.s32 	%r172, %r510, 260;
	cvt.u16.u32 	%rs29, %r258;
	and.b16  	%rs30, %rs29, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs29, %rs33;
	cvt.u32.u16 	%r511, %rs34;
	and.b32  	%r173, %r511, 255;
	add.s32 	%r512, %r4, 6;
	add.s32 	%r513, %r5, 192;
	and.b32  	%r514, %r513, 224;
	shr.u32 	%r515, %r512, 3;
	mad.lo.s32 	%r174, %r515, 260, %r514;
	add.s32 	%r516, %r4, 12;
	add.s32 	%r517, %r5, 128;
	and.b32  	%r518, %r517, 224;
	shr.u32 	%r519, %r516, 3;
	mad.lo.s32 	%r175, %r519, 260, %r518;
	add.s32 	%r520, %r4, 18;
	add.s32 	%r521, %r5, 64;
	and.b32  	%r522, %r521, 224;
	shr.u32 	%r523, %r520, 3;
	mad.lo.s32 	%r176, %r523, 260, %r522;
	or.b32  	%r177, %r5, 780;
	add.s32 	%r524, %r4, 30;
	shr.u32 	%r525, %r524, 3;
	mad.lo.s32 	%r178, %r525, 260, %r514;
	add.s32 	%r526, %r4, 36;
	shr.u32 	%r527, %r526, 3;
	mad.lo.s32 	%r179, %r527, 260, %r518;
	add.s32 	%r528, %r4, 42;
	shr.u32 	%r529, %r528, 3;
	mad.lo.s32 	%r180, %r529, 260, %r522;
	or.b32  	%r181, %r5, 1560;
	add.s32 	%r530, %r4, 54;
	shr.u32 	%r531, %r530, 3;
	mad.lo.s32 	%r182, %r531, 260, %r514;
	add.s32 	%r532, %r4, 60;
	bfe.u32 	%r533, %r532, 3, 3;
	mad.lo.s32 	%r183, %r533, 260, %r518;
	mul.lo.s32 	%r534, %r135, 870;
	shr.u32 	%r535, %r4, 1;
	cvt.u16.u32 	%rs35, %r535;
	and.b16  	%rs36, %rs35, 255;
	mul.lo.s16 	%rs37, %rs36, 171;
	shr.u16 	%rs38, %rs37, 9;
	mul.lo.s16 	%rs39, %rs38, 3;
	sub.s16 	%rs40, %rs35, %rs39;
	cvt.u32.u16 	%r536, %rs40;
	and.b32  	%r184, %r536, 255;
	mad.lo.s32 	%r537, %r493, 33, %r534;
	mad.lo.s32 	%r185, %r497, 290, %r537;
	add.s32 	%r186, %r185, 132;
	setp.lt.u32 	%p242, %r258, 4;
	setp.eq.s32 	%p243, %r136, 1;
	setp.eq.s32 	%p244, %r136, 4;
	setp.eq.s32 	%p245, %r136, 5;
	shr.u32 	%r538, %r4, 2;
	mul.lo.s32 	%r539, %r538, 98;
	and.b32  	%r540, %r4, 1;
	neg.s32 	%r541, %r540;
	and.b32  	%r542, %r541, 392;
	and.b32  	%r543, %r148, 6;
	bfe.s32 	%r544, %r4, 1, 1;
	and.b32  	%r545, %r544, 196;
	bfe.s32 	%r546, %r258, 3, 1;
	and.b32  	%r547, %r546, 1576;
	mad.lo.s32 	%r548, %r66, 784, %r539;
	add.s32 	%r549, %r548, %r543;
	or.b32  	%r550, %r549, %r64;
	add.s32 	%r551, %r550, %r542;
	add.s32 	%r552, %r551, %r545;
	add.s32 	%r187, %r552, %r547;
	add.s32 	%r188, %r187, 8;
	mul.lo.s32 	%r553, %r251, 786432;
	mad.lo.s32 	%r554, %r255, 192, %r553;
	and.b32  	%r555, %r258, 7;
	or.b32  	%r556, %r162, %r169;
	cvt.u16.u32 	%rs41, %r556;
	and.b16  	%rs42, %rs41, 255;
	mul.lo.s16 	%rs43, %rs42, 171;
	shr.u16 	%rs44, %rs43, 9;
	and.b16  	%rs45, %rs44, 24;
	add.s16 	%rs46, %rs41, %rs45;
	shl.b16 	%rs47, %rs46, 3;
	cvt.u32.u16 	%r557, %rs47;
	and.b32  	%r558, %r557, 248;
	or.b32  	%r559, %r2, %r555;
	cvt.s64.s32 	%rd7, %r554;
	add.s32 	%r560, %r185, %r184;
	mul.wide.u32 	%rd39, %r560, 4;
	mov.u64 	%rd40, shmem;
	add.s64 	%rd8, %rd40, %rd39;
	add.s32 	%r561, %r186, %r184;
	mul.wide.u32 	%rd41, %r561, 4;
	add.s64 	%rd9, %rd40, %rd41;
	cvt.u64.u32 	%rd42, %r185;
	cvt.u64.u16 	%rd43, %rs40;
	and.b64  	%rd44, %rd43, 255;
	add.s64 	%rd45, %rd42, %rd44;
	shl.b64 	%rd46, %rd45, 2;
	add.s64 	%rd10, %rd40, %rd46;
	cvt.u64.u32 	%rd47, %r186;
	add.s64 	%rd48, %rd47, %rd44;
	shl.b64 	%rd49, %rd48, 2;
	add.s64 	%rd11, %rd40, %rd49;
	or.pred  	%p246, %p242, %p243;
	and.b32  	%r562, %r258, 24;
	setp.eq.s32 	%p247, %r562, 8;
	or.pred  	%p248, %p246, %p247;
	or.pred  	%p249, %p248, %p244;
	setp.eq.s32 	%p250, %r562, 24;
	or.pred  	%p251, %p245, %p250;
	selp.b32 	%r189, 1145324612, -286331154, %p248;
	or.pred  	%p1, %p249, %p251;
	selp.b32 	%r190, 1145324612, -286331154, %p246;
	add.s32 	%r563, %r136, -1;
	setp.lt.u32 	%p252, %r563, 3;
	or.pred  	%p2, %p242, %p252;
	setp.eq.s32 	%p253, %r562, 16;
	or.pred  	%p3, %p253, %p250;
	selp.b32 	%r191, 1145324612, -286331154, %p253;
	add.s32 	%r192, %r559, %r558;
	add.s32 	%r193, %r192, 786432;
	mov.u32 	%r88, 0;
	mov.u16 	%rs2, 0;
	mov.u16 	%rs1, 29;
	selp.b32 	%r243, %r190, %r191, %p2;
	or.pred  	%p284, %p2, %p3;
	mov.u32 	%r110, %r88;
$L__BB0_197:                            // %L1929
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_163 Depth 2
                                        //     Child Loop BB0_167 Depth 2
	add.s32 	%r564, %r88, %r249;
	setp.lt.s32 	%p254, %r564, %r250;
	@%p254 bra 	$L__BB0_198;
	bra.uni 	$L__BB0_169;
$L__BB0_198:                            // %oksrem905
                                        //   in Loop: Header=BB0_197 Depth=1
	setp.eq.s32 	%p255, %r171, 0;
	mul.hi.u32 	%r661, %r88, -1431655765;
	shr.u32 	%r662, %r661, 5;
	mul.lo.s32 	%r194, %r662, 48;
	add.s32 	%r663, %r194, %r169;
	or.b32  	%r664, %r663, %r162;
	shr.s32 	%r665, %r663, 31;
	shr.u32 	%r666, %r665, 22;
	add.s32 	%r667, %r664, %r666;
	and.b32  	%r668, %r667, 64512;
	sub.s32 	%r669, %r664, %r668;
	shl.b32 	%r670, %r669, 16;
	or.b32  	%r671, %r670, %r170;
	add.s32 	%r672, %r168, %r671;
	shr.s32 	%r673, %r672, 31;
	shr.u32 	%r674, %r673, 6;
	add.s32 	%r675, %r672, %r674;
	shr.s32 	%r676, %r675, 26;
	setp.lt.s32 	%p256, %r672, 0;
	and.b32  	%r677, %r675, -67108864;
	setp.ne.s32 	%p257, %r677, %r672;
	and.pred  	%p258, %p256, %p257;
	selp.u32 	%r678, 1, 0, %p258;
	sub.s32 	%r679, %r678, %r676;
	shl.b32 	%r680, %r679, 26;
	add.s32 	%r681, %r680, %r672;
	mul.wide.s32 	%rd50, %r681, 4;
	add.s64 	%rd51, %rd3, %rd50;
	ld.global.v4.u32 	{%r682, %r683, %r684, %r685}, [%rd51];
	add.s32 	%r686, %r663, 24;
	or.b32  	%r687, %r686, %r162;
	shr.s32 	%r688, %r686, 31;
	shr.u32 	%r689, %r688, 22;
	add.s32 	%r690, %r687, %r689;
	and.b32  	%r691, %r690, 64512;
	sub.s32 	%r692, %r687, %r691;
	shl.b32 	%r693, %r692, 16;
	or.b32  	%r694, %r693, %r170;
	add.s32 	%r695, %r168, %r694;
	shr.s32 	%r696, %r695, 31;
	shr.u32 	%r697, %r696, 6;
	add.s32 	%r698, %r695, %r697;
	shr.s32 	%r699, %r698, 26;
	setp.lt.s32 	%p259, %r695, 0;
	and.b32  	%r700, %r698, -67108864;
	setp.ne.s32 	%p260, %r700, %r695;
	and.pred  	%p261, %p259, %p260;
	selp.u32 	%r701, 1, 0, %p261;
	sub.s32 	%r702, %r701, %r699;
	shl.b32 	%r703, %r702, 26;
	add.s32 	%r704, %r703, %r695;
	mul.wide.s32 	%rd52, %r704, 4;
	add.s64 	%rd53, %rd3, %rd52;
	ld.global.v4.u32 	{%r705, %r706, %r707, %r708}, [%rd53];
	selp.b32 	%r709, %r684, %r682, %p255;
	shfl.sync.bfly.b32	%r710, %r709, 4, 31, -1;
	selp.b32 	%r567, %r682, %r710, %p255;
	selp.b32 	%r572, %r710, %r684, %p255;
	selp.b32 	%r711, %r685, %r683, %p255;
	shfl.sync.bfly.b32	%r712, %r711, 4, 31, -1;
	selp.b32 	%r575, %r683, %r712, %p255;
	selp.b32 	%r580, %r712, %r685, %p255;
	selp.b32 	%r713, %r707, %r705, %p255;
	shfl.sync.bfly.b32	%r714, %r713, 4, 31, -1;
	selp.b32 	%r583, %r705, %r714, %p255;
	selp.b32 	%r588, %r714, %r707, %p255;
	selp.b32 	%r715, %r708, %r706, %p255;
	shfl.sync.bfly.b32	%r716, %r715, 4, 31, -1;
	selp.b32 	%r591, %r706, %r716, %p255;
	selp.b32 	%r596, %r716, %r708, %p255;
	shl.b32 	%r568, %r572, 4;
	mov.u32 	%r566, 252645135;
	// begin inline asm
	lop3.b32 %r598, %r566, %r567, %r568, 202;
	// end inline asm
	shr.u32 	%r571, %r567, 4;
	// begin inline asm
	lop3.b32 %r614, %r566, %r571, %r572, 202;
	// end inline asm
	shl.b32 	%r576, %r580, 4;
	// begin inline asm
	lop3.b32 %r606, %r566, %r575, %r576, 202;
	// end inline asm
	shr.u32 	%r579, %r575, 4;
	// begin inline asm
	lop3.b32 %r622, %r566, %r579, %r580, 202;
	// end inline asm
	shl.b32 	%r584, %r588, 4;
	// begin inline asm
	lop3.b32 %r599, %r566, %r583, %r584, 202;
	// end inline asm
	shr.u32 	%r587, %r583, 4;
	// begin inline asm
	lop3.b32 %r615, %r566, %r587, %r588, 202;
	// end inline asm
	shl.b32 	%r592, %r596, 4;
	// begin inline asm
	lop3.b32 %r607, %r566, %r591, %r592, 202;
	// end inline asm
	shr.u32 	%r595, %r591, 4;
	// begin inline asm
	lop3.b32 %r623, %r566, %r595, %r596, 202;
	// end inline asm
	mov.u32 	%r600, 25152;
	// begin inline asm
	prmt.b32 %r630, %r598, %r599, %r600;
	// end inline asm
	mov.u32 	%r604, 29521;
	// begin inline asm
	prmt.b32 %r646, %r598, %r599, %r604;
	// end inline asm
	// begin inline asm
	prmt.b32 %r638, %r606, %r607, %r600;
	// end inline asm
	// begin inline asm
	prmt.b32 %r654, %r606, %r607, %r604;
	// end inline asm
	// begin inline asm
	prmt.b32 %r631, %r614, %r615, %r600;
	// end inline asm
	// begin inline asm
	prmt.b32 %r647, %r614, %r615, %r604;
	// end inline asm
	// begin inline asm
	prmt.b32 %r639, %r622, %r623, %r600;
	// end inline asm
	// begin inline asm
	prmt.b32 %r655, %r622, %r623, %r604;
	// end inline asm
	mov.u32 	%r632, 21520;
	// begin inline asm
	prmt.b32 %r629, %r630, %r631, %r632;
	// end inline asm
	mov.u32 	%r636, 30258;
	// begin inline asm
	prmt.b32 %r633, %r630, %r631, %r636;
	// end inline asm
	// begin inline asm
	prmt.b32 %r637, %r638, %r639, %r632;
	// end inline asm
	// begin inline asm
	prmt.b32 %r641, %r638, %r639, %r636;
	// end inline asm
	// begin inline asm
	prmt.b32 %r645, %r646, %r647, %r632;
	// end inline asm
	// begin inline asm
	prmt.b32 %r649, %r646, %r647, %r636;
	// end inline asm
	// begin inline asm
	prmt.b32 %r653, %r654, %r655, %r632;
	// end inline asm
	// begin inline asm
	prmt.b32 %r657, %r654, %r655, %r636;
	// end inline asm
	mul.hi.s32 	%r717, %r664, 715827883;
	shr.u32 	%r718, %r717, 31;
	shr.s32 	%r719, %r717, 2;
	add.s32 	%r720, %r719, %r718;
	mul.lo.s32 	%r721, %r720, 24;
	sub.s32 	%r722, %r664, %r721;
	add.s32 	%r723, %r722, %r172;
	mul.wide.s32 	%rd54, %r723, 4;
	add.s64 	%rd56, %rd40, %rd54;
	st.shared.u32 	[%rd56], %r629;
	add.s32 	%r724, %r723, 128;
	mul.wide.u32 	%rd57, %r724, 4;
	add.s64 	%rd58, %rd40, %rd57;
	st.shared.u32 	[%rd58], %r637;
	add.s32 	%r725, %r723, 64;
	mul.wide.u32 	%rd59, %r725, 4;
	add.s64 	%rd60, %rd40, %rd59;
	st.shared.u32 	[%rd60], %r633;
	add.s32 	%r726, %r723, 192;
	mul.wide.u32 	%rd61, %r726, 4;
	add.s64 	%rd62, %rd40, %rd61;
	st.shared.u32 	[%rd62], %r641;
	add.s32 	%r727, %r723, 32;
	mul.wide.u32 	%rd63, %r727, 4;
	add.s64 	%rd64, %rd40, %rd63;
	st.shared.u32 	[%rd64], %r645;
	add.s32 	%r728, %r723, 160;
	mul.wide.u32 	%rd65, %r728, 4;
	add.s64 	%rd66, %rd40, %rd65;
	st.shared.u32 	[%rd66], %r653;
	add.s32 	%r729, %r723, 96;
	mul.wide.u32 	%rd67, %r729, 4;
	add.s64 	%rd68, %rd40, %rd67;
	st.shared.u32 	[%rd68], %r649;
	add.s32 	%r730, %r723, 224;
	mul.wide.u32 	%rd69, %r730, 4;
	add.s64 	%rd70, %rd40, %rd69;
	st.shared.u32 	[%rd70], %r657;
	bar.sync 	0;
	add.s32 	%r731, %r194, %r173;
	cvt.u16.u32 	%rs48, %r731;
	mul.hi.s16 	%rs49, %rs48, 10923;
	shr.u16 	%rs50, %rs49, 15;
	shr.s16 	%rs51, %rs49, 2;
	add.s16 	%rs52, %rs51, %rs50;
	mul.lo.s16 	%rs53, %rs52, 24;
	sub.s16 	%rs54, %rs48, %rs53;
	cvt.s32.s16 	%r195, %rs54;
	add.s32 	%r732, %r5, %r195;
	mul.wide.s32 	%rd71, %r732, 4;
	add.s64 	%rd72, %rd40, %rd71;
	ld.shared.u32 	%r196, [%rd72];
	add.s32 	%r733, %r174, %r195;
	mul.wide.s32 	%rd73, %r733, 4;
	add.s64 	%rd74, %rd40, %rd73;
	ld.shared.u32 	%r197, [%rd74];
	add.s32 	%r734, %r175, %r195;
	mul.wide.u32 	%rd75, %r734, 4;
	add.s64 	%rd76, %rd40, %rd75;
	ld.shared.u32 	%r198, [%rd76];
	add.s32 	%r735, %r176, %r195;
	mul.wide.u32 	%rd77, %r735, 4;
	add.s64 	%rd78, %rd40, %rd77;
	ld.shared.u32 	%r199, [%rd78];
	add.s32 	%r736, %r177, %r195;
	mul.wide.u32 	%rd79, %r736, 4;
	add.s64 	%rd80, %rd40, %rd79;
	ld.shared.u32 	%r200, [%rd80];
	add.s32 	%r737, %r178, %r195;
	mul.wide.u32 	%rd81, %r737, 4;
	add.s64 	%rd82, %rd40, %rd81;
	ld.shared.u32 	%r201, [%rd82];
	add.s32 	%r738, %r179, %r195;
	mul.wide.u32 	%rd83, %r738, 4;
	add.s64 	%rd84, %rd40, %rd83;
	ld.shared.u32 	%r202, [%rd84];
	add.s32 	%r739, %r180, %r195;
	mul.wide.u32 	%rd85, %r739, 4;
	add.s64 	%rd86, %rd40, %rd85;
	ld.shared.u32 	%r203, [%rd86];
	add.s32 	%r740, %r181, %r195;
	mul.wide.u32 	%rd87, %r740, 4;
	add.s64 	%rd88, %rd40, %rd87;
	ld.shared.u32 	%r204, [%rd88];
	add.s32 	%r741, %r182, %r195;
	mul.wide.u32 	%rd89, %r741, 4;
	add.s64 	%rd90, %rd40, %rd89;
	ld.shared.u32 	%r205, [%rd90];
	add.s32 	%r742, %r183, %r195;
	mul.wide.s32 	%rd91, %r742, 4;
	add.s64 	%rd92, %rd40, %rd91;
	ld.shared.u32 	%r206, [%rd92];
	bar.sync 	0;
	shfl.sync.idx.b32	%r207, %r161, 0, 31, -1;
	shfl.sync.idx.b32	%r208, %r161, 1, 31, -1;
	shfl.sync.idx.b32	%r209, %r161, 2, 31, -1;
	shfl.sync.idx.b32	%r210, %r161, 3, 31, -1;
	shfl.sync.idx.b32	%r211, %r161, 4, 31, -1;
	shfl.sync.idx.b32	%r212, %r161, 5, 31, -1;
	shfl.sync.idx.b32	%r213, %r161, 6, 31, -1;
	shfl.sync.idx.b32	%r214, %r161, 7, 31, -1;
	shfl.sync.idx.b32	%r215, %r161, 8, 31, -1;
	shfl.sync.idx.b32	%r216, %r161, 9, 31, -1;
	shfl.sync.idx.b32	%r217, %r161, 10, 31, -1;
	shfl.sync.idx.b32	%r218, %r161, 11, 31, -1;
	shfl.sync.idx.b32	%r219, %r161, 12, 31, -1;
	shfl.sync.idx.b32	%r220, %r161, 13, 31, -1;
	shfl.sync.idx.b32	%r221, %r161, 14, 31, -1;
	shfl.sync.idx.b32	%r222, %r161, 15, 31, -1;
	setp.eq.s32 	%p262, %r207, 999999999;
	@%p262 bra 	$L__BB0_146;
// %bb.199:                             // %oksrem2303
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r743, %r207, %r195;
	mul.wide.s32 	%rd93, %r743, 4;
	add.s64 	%rd95, %rd40, %rd93;
	st.shared.u32 	[%rd95], %r196;
	setp.eq.s32 	%p263, %r208, 999999999;
	@%p263 bra 	$L__BB0_147;
// %bb.200:                             // %oksrem2371
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r744, %r208, %r195;
	mul.wide.s32 	%rd96, %r744, 4;
	add.s64 	%rd98, %rd40, %rd96;
	st.shared.u32 	[%rd98], %r197;
	setp.eq.s32 	%p264, %r209, 999999999;
	@%p264 bra 	$L__BB0_148;
// %bb.201:                             // %oksrem2439
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r745, %r209, %r195;
	mul.wide.s32 	%rd99, %r745, 4;
	add.s64 	%rd101, %rd40, %rd99;
	st.shared.u32 	[%rd101], %r198;
	setp.eq.s32 	%p265, %r210, 999999999;
	@%p265 bra 	$L__BB0_149;
// %bb.202:                             // %oksrem2507
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r746, %r210, %r195;
	mul.wide.s32 	%rd102, %r746, 4;
	add.s64 	%rd104, %rd40, %rd102;
	st.shared.u32 	[%rd104], %r199;
	setp.eq.s32 	%p266, %r211, 999999999;
	@%p266 bra 	$L__BB0_150;
// %bb.203:                             // %oksrem2575
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r747, %r211, %r195;
	mul.wide.s32 	%rd105, %r747, 4;
	add.s64 	%rd107, %rd40, %rd105;
	st.shared.u32 	[%rd107], %r200;
	setp.eq.s32 	%p267, %r212, 999999999;
	@%p267 bra 	$L__BB0_151;
// %bb.204:                             // %oksrem2643
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r748, %r212, %r195;
	mul.wide.s32 	%rd108, %r748, 4;
	add.s64 	%rd110, %rd40, %rd108;
	st.shared.u32 	[%rd110], %r201;
	setp.eq.s32 	%p268, %r213, 999999999;
	@%p268 bra 	$L__BB0_152;
// %bb.205:                             // %oksrem2711
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r749, %r213, %r195;
	mul.wide.s32 	%rd111, %r749, 4;
	add.s64 	%rd113, %rd40, %rd111;
	st.shared.u32 	[%rd113], %r202;
	setp.eq.s32 	%p269, %r214, 999999999;
	@%p269 bra 	$L__BB0_153;
// %bb.206:                             // %oksrem2779
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r750, %r214, %r195;
	mul.wide.s32 	%rd114, %r750, 4;
	add.s64 	%rd116, %rd40, %rd114;
	st.shared.u32 	[%rd116], %r203;
	setp.eq.s32 	%p270, %r215, 999999999;
	@%p270 bra 	$L__BB0_154;
// %bb.207:                             // %oksrem2847
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r751, %r215, %r195;
	mul.wide.s32 	%rd117, %r751, 4;
	add.s64 	%rd119, %rd40, %rd117;
	st.shared.u32 	[%rd119], %r204;
	setp.eq.s32 	%p271, %r216, 999999999;
	@%p271 bra 	$L__BB0_155;
// %bb.208:                             // %oksrem2915
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r752, %r216, %r195;
	mul.wide.s32 	%rd120, %r752, 4;
	add.s64 	%rd122, %rd40, %rd120;
	st.shared.u32 	[%rd122], %r205;
	setp.eq.s32 	%p272, %r217, 999999999;
	@%p272 bra 	$L__BB0_156;
// %bb.209:                             // %oksrem2984
                                        //   in Loop: Header=BB0_197 Depth=1
	setp.gt.u32 	%p273, %r4, 3;
	selp.b32 	%r753, 0, %r206, %p273;
	add.s32 	%r754, %r217, %r195;
	mul.wide.s32 	%rd123, %r754, 4;
	add.s64 	%rd125, %rd40, %rd123;
	st.shared.u32 	[%rd125], %r753;
	setp.eq.s32 	%p274, %r218, 999999999;
	@%p274 bra 	$L__BB0_157;
// %bb.210:                             // %oksrem3052
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r755, %r218, %r195;
	mul.wide.s32 	%rd126, %r755, 4;
	add.s64 	%rd128, %rd40, %rd126;
	mov.u32 	%r756, 0;
	st.shared.u32 	[%rd128], %r756;
	setp.eq.s32 	%p275, %r219, 999999999;
	@%p275 bra 	$L__BB0_158;
// %bb.211:                             // %oksrem3119
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r757, %r219, %r195;
	mul.wide.s32 	%rd129, %r757, 4;
	add.s64 	%rd131, %rd40, %rd129;
	st.shared.u32 	[%rd131], %r756;
	setp.eq.s32 	%p276, %r220, 999999999;
	@%p276 bra 	$L__BB0_159;
// %bb.212:                             // %oksrem3186
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r759, %r220, %r195;
	mul.wide.s32 	%rd132, %r759, 4;
	add.s64 	%rd134, %rd40, %rd132;
	st.shared.u32 	[%rd134], %r756;
	setp.eq.s32 	%p277, %r221, 999999999;
	@%p277 bra 	$L__BB0_160;
// %bb.213:                             // %oksrem3253
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r761, %r221, %r195;
	mul.wide.s32 	%rd135, %r761, 4;
	add.s64 	%rd137, %rd40, %rd135;
	st.shared.u32 	[%rd137], %r756;
	setp.eq.s32 	%p278, %r222, 999999999;
	@%p278 bra 	$L__BB0_161;
// %bb.214:                             // %oksrem3320
                                        //   in Loop: Header=BB0_197 Depth=1
	setp.eq.s32 	%p279, %r163, 3;
	add.s32 	%r764, %r222, %r195;
	mul.wide.s32 	%rd138, %r764, 4;
	add.s64 	%rd140, %rd40, %rd138;
	st.shared.u32 	[%rd140], %r756;
	bar.sync 	0;
	mov.u32 	%r90, %r756;
	mov.u32 	%r91, %r756;
	mov.u32 	%r92, %r756;
	mov.u32 	%r93, %r756;
	mov.u32 	%r94, %r756;
	mov.u32 	%r95, %r756;
	mov.u32 	%r96, %r756;
	mov.u32 	%r97, %r756;
	mov.u32 	%r98, %r756;
	mov.u32 	%r99, %r756;
	mov.u32 	%r100, %r756;
	mov.u32 	%r101, %r756;
	mov.u32 	%r102, %r756;
	mov.u32 	%r103, %r756;
	mov.u32 	%r104, %r756;
	mov.u32 	%r105, %r756;
	@%p279 bra 	$L__BB0_162;
// %bb.215:                             // %oksrem3404
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r765, %r194, %r184;
	ld.shared.u32 	%r90, [%rd8];
	ld.shared.u32 	%r91, [%rd9];
	ld.shared.u32 	%r92, [%rd10+12];
	ld.shared.u32 	%r93, [%rd11+12];
	ld.shared.u32 	%r94, [%rd10+24];
	ld.shared.u32 	%r95, [%rd11+24];
	ld.shared.u32 	%r96, [%rd10+36];
	ld.shared.u32 	%r97, [%rd11+36];
	add.s32 	%r766, %r765, 12;
	mul.hi.u32 	%r767, %r766, -1431655765;
	shr.u32 	%r768, %r767, 4;
	mul.lo.s32 	%r769, %r768, 24;
	sub.s32 	%r770, %r766, %r769;
	add.s32 	%r771, %r185, %r770;
	mul.wide.u32 	%rd141, %r771, 4;
	add.s64 	%rd143, %rd40, %rd141;
	ld.shared.u32 	%r98, [%rd143];
	add.s32 	%r772, %r186, %r770;
	mul.wide.u32 	%rd144, %r772, 4;
	add.s64 	%rd145, %rd40, %rd144;
	ld.shared.u32 	%r99, [%rd145];
	cvt.u16.u32 	%rs55, %r765;
	add.s16 	%rs56, %rs55, 15;
	mul.hi.s16 	%rs57, %rs56, 10923;
	shr.u16 	%rs58, %rs57, 15;
	shr.s16 	%rs59, %rs57, 2;
	add.s16 	%rs60, %rs59, %rs58;
	mul.lo.s16 	%rs61, %rs60, 24;
	sub.s16 	%rs62, %rs56, %rs61;
	cvt.s32.s16 	%r773, %rs62;
	add.s32 	%r774, %r185, %r773;
	mul.wide.s32 	%rd146, %r774, 4;
	add.s64 	%rd147, %rd40, %rd146;
	ld.shared.u32 	%r100, [%rd147];
	add.s32 	%r775, %r186, %r773;
	mul.wide.u32 	%rd148, %r775, 4;
	add.s64 	%rd149, %rd40, %rd148;
	ld.shared.u32 	%r101, [%rd149];
	add.s16 	%rs63, %rs55, 18;
	mul.hi.s16 	%rs64, %rs63, 10923;
	shr.u16 	%rs65, %rs64, 15;
	shr.s16 	%rs66, %rs64, 2;
	add.s16 	%rs67, %rs66, %rs65;
	mul.lo.s16 	%rs68, %rs67, 24;
	sub.s16 	%rs69, %rs63, %rs68;
	cvt.s32.s16 	%r776, %rs69;
	add.s32 	%r777, %r185, %r776;
	mul.wide.s32 	%rd150, %r777, 4;
	add.s64 	%rd151, %rd40, %rd150;
	ld.shared.u32 	%r102, [%rd151];
	add.s32 	%r778, %r186, %r776;
	mul.wide.u32 	%rd152, %r778, 4;
	add.s64 	%rd153, %rd40, %rd152;
	ld.shared.u32 	%r103, [%rd153];
	add.s16 	%rs70, %rs55, 21;
	mul.hi.s16 	%rs71, %rs70, 10923;
	shr.u16 	%rs72, %rs71, 15;
	shr.s16 	%rs73, %rs71, 2;
	add.s16 	%rs74, %rs73, %rs72;
	mul.lo.s16 	%rs75, %rs74, 24;
	sub.s16 	%rs76, %rs70, %rs75;
	cvt.s32.s16 	%r779, %rs76;
	add.s32 	%r780, %r185, %r779;
	mul.wide.s32 	%rd154, %r780, 4;
	add.s64 	%rd155, %rd40, %rd154;
	ld.shared.u32 	%r104, [%rd155];
	add.s32 	%r781, %r186, %r779;
	mul.wide.u32 	%rd156, %r781, 4;
	add.s64 	%rd157, %rd40, %rd156;
	ld.shared.u32 	%r105, [%rd157];
$L__BB0_162:                            // %L10556
                                        //   in Loop: Header=BB0_197 Depth=1
	bar.sync 	0;
	mul.lo.s32 	%r783, %r110, 786432;
	add.s32 	%r109, %r192, %r783;
	add.s32 	%r2988, %r193, %r783;
	mov.u16 	%rs3, %rs2;
	mov.u32 	%r111, %r756;
$L__BB0_163:                            // %L10574
                                        //   Parent Loop BB0_197 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r2992, %r2988;
	setp.eq.s32 	%p280, %r111, 0;
	selp.b32 	%r1176, %r90, 0, %p280;
	setp.eq.s32 	%p281, %r111, 6;
	selp.b32 	%r1177, %r94, %r1176, %p281;
	setp.eq.s32 	%p282, %r111, 12;
	selp.b32 	%r1178, %r98, %r1177, %p282;
	setp.eq.s32 	%p283, %r111, 18;
	selp.b32 	%r1179, %r102, %r1178, %p283;
	selp.b32 	%r1180, %r91, 0, %p280;
	selp.b32 	%r1181, %r95, %r1180, %p281;
	selp.b32 	%r1182, %r99, %r1181, %p282;
	selp.b32 	%r1183, %r103, %r1182, %p283;
	selp.b32 	%r1184, %r92, 0, %p280;
	selp.b32 	%r1185, %r96, %r1184, %p281;
	selp.b32 	%r1186, %r100, %r1185, %p282;
	selp.b32 	%r1187, %r104, %r1186, %p283;
	selp.b32 	%r1188, %r93, 0, %p280;
	selp.b32 	%r1189, %r97, %r1188, %p281;
	selp.b32 	%r1190, %r101, %r1189, %p282;
	selp.b32 	%r1191, %r105, %r1190, %p283;
	mov.u16 	%rs114, 25600;
	// begin inline asm
	mov.b32 %r789, {%rs114, %rs114};
	// end inline asm
	mov.u16 	%rs116, 21504;
	// begin inline asm
	mov.b32 %r800, {%rs116, %rs116};
	// end inline asm
	xor.b32  	%r788, %r1179, -2004318072;
	mov.u32 	%r925, 983055;
	// begin inline asm
	lop3.b32 %r786, %r925, %r788, %r789, 202;
	// end inline asm
	mov.u16 	%rs120, 18432;
	// begin inline asm
	mov.b32 %r790, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r791, %r789, %r790;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r794, %r786, %r791;
	// end inline asm
	mov.u32 	%r936, 15728880;
	// begin inline asm
	lop3.b32 %r797, %r936, %r788, %r800, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r801, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r802, %r800, %r801;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r805, %r797, %r802;
	// end inline asm
	// begin inline asm
	mov.b32 %r835, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	mov.b32 %r846, {%rs116, %rs116};
	// end inline asm
	xor.b32  	%r834, %r1183, -2004318072;
	// begin inline asm
	lop3.b32 %r832, %r925, %r834, %r835, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r836, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r837, %r835, %r836;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r840, %r832, %r837;
	// end inline asm
	// begin inline asm
	lop3.b32 %r843, %r936, %r834, %r846, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r847, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r848, %r846, %r847;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r851, %r843, %r848;
	// end inline asm
	// begin inline asm
	mov.b32 %r881, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	mov.b32 %r892, {%rs116, %rs116};
	// end inline asm
	xor.b32  	%r880, %r1187, -2004318072;
	// begin inline asm
	lop3.b32 %r878, %r925, %r880, %r881, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r882, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r883, %r881, %r882;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r886, %r878, %r883;
	// end inline asm
	// begin inline asm
	lop3.b32 %r889, %r936, %r880, %r892, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r893, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r894, %r892, %r893;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r897, %r889, %r894;
	// end inline asm
	// begin inline asm
	mov.b32 %r927, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	mov.b32 %r938, {%rs116, %rs116};
	// end inline asm
	xor.b32  	%r926, %r1191, -2004318072;
	// begin inline asm
	lop3.b32 %r924, %r925, %r926, %r927, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r928, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r929, %r927, %r928;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r932, %r924, %r929;
	// end inline asm
	// begin inline asm
	lop3.b32 %r935, %r936, %r926, %r938, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r939, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r940, %r938, %r939;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r943, %r935, %r940;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r164;
    mov.b32 {%r2re, %r2im}, %r794;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r968, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r165;
    mov.b32 {%r2re, %r2im}, %r840;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r971, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r166;
    mov.b32 {%r2re, %r2im}, %r805;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r974, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r167;
    mov.b32 {%r2re, %r2im}, %r851;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r977, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r164;
    mov.b32 {%r2re, %r2im}, %r886;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r980, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r165;
    mov.b32 {%r2re, %r2im}, %r932;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r983, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r166;
    mov.b32 {%r2re, %r2im}, %r897;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r986, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r167;
    mov.b32 {%r2re, %r2im}, %r943;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r989, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r992, %r993}, {%r280, %r283}, {%r968}, {%r756, %r756};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r999, %r1000}, {%r280, %r283}, {%r971}, {%r756, %r756};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1006, %r1007}, {%r280, %r283}, {%r974}, {%r756, %r756};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1013, %r1014}, {%r280, %r283}, {%r977}, {%r756, %r756};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1020, %r1021}, {%r280, %r283}, {%r980}, {%r756, %r756};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1027, %r1028}, {%r280, %r283}, {%r983}, {%r756, %r756};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1034, %r1035}, {%r280, %r283}, {%r986}, {%r756, %r756};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1041, %r1042}, {%r280, %r283}, {%r989}, {%r756, %r756};
	// end inline asm
	@%p1 bra 	$L__BB0_216;
	bra.uni 	$L__BB0_164;
$L__BB0_216:                            // %pass4742
                                        //   in Loop: Header=BB0_163 Depth=2
	// begin inline asm
	neg.f16x2 %r1048, %r335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1050, %r1048, %r993;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1053, %r332, %r992, %r1050;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1057, %r335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1059, %r1057, %r1000;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1062, %r332, %r999, %r1059;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1066, %r335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1068, %r1066, %r1007;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1071, %r332, %r1006, %r1068;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1075, %r335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1077, %r1075, %r1014;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1080, %r332, %r1013, %r1077;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1084, %r335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1086, %r1084, %r1021;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1089, %r332, %r1020, %r1086;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1093, %r335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1095, %r1093, %r1028;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1098, %r332, %r1027, %r1095;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1102, %r335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1104, %r1102, %r1035;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1107, %r332, %r1034, %r1104;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1111, %r335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1113, %r1111, %r1042;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1116, %r332, %r1041, %r1113;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1120, %r335, %r992;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1123, %r332, %r993, %r1120;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1127, %r335, %r999;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1130, %r332, %r1000, %r1127;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1134, %r335, %r1006;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1137, %r332, %r1007, %r1134;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1141, %r335, %r1013;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1144, %r332, %r1014, %r1141;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1148, %r335, %r1020;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1151, %r332, %r1021, %r1148;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1155, %r335, %r1027;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1158, %r332, %r1028, %r1155;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1162, %r335, %r1034;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1165, %r332, %r1035, %r1162;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1169, %r335, %r1041;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1172, %r332, %r1042, %r1169;
	// end inline asm
	mov.u32 	%r1341, 0;
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1192, %r1193}, {%r376, %r379}, {%r1053, %r1123}, {%r1341, %r1341}, %r189, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1201, %r1202}, {%r376, %r379}, {%r1062, %r1130}, {%r1341, %r1341}, %r189, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1210, %r1211}, {%r376, %r379}, {%r1071, %r1137}, {%r1341, %r1341}, %r189, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1219, %r1220}, {%r376, %r379}, {%r1080, %r1144}, {%r1341, %r1341}, %r189, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1228, %r1229}, {%r376, %r379}, {%r1089, %r1151}, {%r1341, %r1341}, %r189, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1237, %r1238}, {%r376, %r379}, {%r1098, %r1158}, {%r1341, %r1341}, %r189, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1246, %r1247}, {%r376, %r379}, {%r1107, %r1165}, {%r1341, %r1341}, %r189, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1255, %r1256}, {%r376, %r379}, {%r1116, %r1172}, {%r1341, %r1341}, %r189, 0;
	// end inline asm
	bar.sync 	0;
	mul.hi.s16 	%rs125, %rs3, 10923;
	shr.u16 	%rs126, %rs125, 15;
	add.s16 	%rs127, %rs125, %rs126;
	mul.lo.s16 	%rs128, %rs127, 6;
	sub.s16 	%rs129, %rs3, %rs128;
	mul.wide.s16 	%r1374, %rs129, 16;
	add.s32 	%r1375, %r187, %r1374;
	mul.wide.s32 	%rd160, %r1375, 4;
	add.s64 	%rd162, %rd40, %rd160;
	ld.shared.u32 	%r1332, [%rd162];
	add.s32 	%r1376, %r188, %r1374;
	mul.wide.s32 	%rd163, %r1376, 4;
	add.s64 	%rd164, %rd40, %rd163;
	ld.shared.u32 	%r1339, [%rd164];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1328, %r1329}, {%r388, %r391}, {%r1332}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1335, %r1336}, {%r388, %r391}, {%r1339}, {%r1341, %r1341};
	// end inline asm
	@%p284 bra 	$L__BB0_165;
	bra.uni 	$L__BB0_217;
$L__BB0_165:                            // %pass5238
                                        //   in Loop: Header=BB0_163 Depth=2
	// begin inline asm
	neg.f16x2 %r1342, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1344, %r1342, %r1329;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1347, %r426, %r1328, %r1344;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1351, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1353, %r1351, %r1336;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1356, %r426, %r1335, %r1353;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1360, %r429, %r1328;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1363, %r426, %r1329, %r1360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1367, %r429, %r1335;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1370, %r426, %r1336, %r1367;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1396, %r1399}, {%r472, %r475}, {%r1347, %r1363}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1403, %r1407}, {%r472, %r475}, {%r1356, %r1370}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1395, %r1396, %r1396;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1398, %r1399, %r1399, %r1395;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1402, %r1403, %r1403, %r1398;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1406, %r1407, %r1407, %r1402;
	// end inline asm
	mov.u32 	%r1826, 626337109;
	// begin inline asm
	fma.rn.f16x2 %r1410, %r1826, %r1406, %r1341;
	// end inline asm
	add.s32 	%r1829, %r88, %r111;
	add.s32 	%r1830, %r1829, 1;
	mul.hi.u32 	%r1831, %r1830, -1431655765;
	shr.u32 	%r1832, %r1831, 2;
	mul.lo.s32 	%r1833, %r1832, 6;
	sub.s32 	%r1834, %r1830, %r1833;
	shl.b32 	%r1835, %r1834, 4;
	add.s32 	%r1836, %r187, %r1835;
	mul.wide.u32 	%rd167, %r1836, 4;
	add.s64 	%rd169, %rd40, %rd167;
	ld.shared.u32 	%r1418, [%rd169];
	add.s32 	%r1837, %r188, %r1835;
	mul.wide.u32 	%rd170, %r1837, 4;
	add.s64 	%rd171, %rd40, %rd170;
	ld.shared.u32 	%r1425, [%rd171];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1435, %r1432}, {%r388, %r391}, {%r1418}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1444, %r1441}, {%r388, %r391}, {%r1425}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1428, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1430, %r1428, %r1432;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1433, %r426, %r1435, %r1430;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1437, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1439, %r1437, %r1441;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1442, %r426, %r1444, %r1439;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1446, %r429, %r1435;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1449, %r426, %r1432, %r1446;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1453, %r429, %r1444;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1456, %r426, %r1441, %r1453;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1479, %r1482}, {%r472, %r475}, {%r1433, %r1449}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1486, %r1490}, {%r472, %r475}, {%r1442, %r1456}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1478, %r1479, %r1479;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1481, %r1482, %r1482, %r1478;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1485, %r1486, %r1486, %r1481;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1489, %r1490, %r1490, %r1485;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1493, %r1826, %r1489, %r1410;
	// end inline asm
	add.s32 	%r1838, %r1829, 2;
	mul.hi.u32 	%r1839, %r1838, -1431655765;
	shr.u32 	%r1840, %r1839, 2;
	mul.lo.s32 	%r1841, %r1840, 6;
	sub.s32 	%r1842, %r1838, %r1841;
	shl.b32 	%r1843, %r1842, 4;
	add.s32 	%r1844, %r187, %r1843;
	mul.wide.u32 	%rd172, %r1844, 4;
	add.s64 	%rd173, %rd40, %rd172;
	ld.shared.u32 	%r1501, [%rd173];
	add.s32 	%r1845, %r188, %r1843;
	mul.wide.u32 	%rd174, %r1845, 4;
	add.s64 	%rd175, %rd40, %rd174;
	ld.shared.u32 	%r1508, [%rd175];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1518, %r1515}, {%r388, %r391}, {%r1501}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1527, %r1524}, {%r388, %r391}, {%r1508}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1511, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1513, %r1511, %r1515;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1516, %r426, %r1518, %r1513;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1520, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1522, %r1520, %r1524;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1525, %r426, %r1527, %r1522;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1529, %r429, %r1518;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1532, %r426, %r1515, %r1529;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1536, %r429, %r1527;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1539, %r426, %r1524, %r1536;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1562, %r1565}, {%r472, %r475}, {%r1516, %r1532}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1569, %r1573}, {%r472, %r475}, {%r1525, %r1539}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1561, %r1562, %r1562;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1564, %r1565, %r1565, %r1561;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1568, %r1569, %r1569, %r1564;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1572, %r1573, %r1573, %r1568;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1576, %r1826, %r1572, %r1493;
	// end inline asm
	add.s32 	%r1846, %r1829, 3;
	mul.hi.u32 	%r1847, %r1846, -1431655765;
	shr.u32 	%r1848, %r1847, 2;
	mul.lo.s32 	%r1849, %r1848, 6;
	sub.s32 	%r1850, %r1846, %r1849;
	shl.b32 	%r1851, %r1850, 4;
	add.s32 	%r1852, %r187, %r1851;
	mul.wide.u32 	%rd176, %r1852, 4;
	add.s64 	%rd177, %rd40, %rd176;
	ld.shared.u32 	%r1584, [%rd177];
	add.s32 	%r1853, %r188, %r1851;
	mul.wide.u32 	%rd178, %r1853, 4;
	add.s64 	%rd179, %rd40, %rd178;
	ld.shared.u32 	%r1591, [%rd179];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1601, %r1598}, {%r388, %r391}, {%r1584}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1610, %r1607}, {%r388, %r391}, {%r1591}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1594, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1596, %r1594, %r1598;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1599, %r426, %r1601, %r1596;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1603, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1605, %r1603, %r1607;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1608, %r426, %r1610, %r1605;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1612, %r429, %r1601;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1615, %r426, %r1598, %r1612;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1619, %r429, %r1610;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1622, %r426, %r1607, %r1619;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1645, %r1648}, {%r472, %r475}, {%r1599, %r1615}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1652, %r1656}, {%r472, %r475}, {%r1608, %r1622}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1644, %r1645, %r1645;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1647, %r1648, %r1648, %r1644;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1651, %r1652, %r1652, %r1647;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1655, %r1656, %r1656, %r1651;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1659, %r1826, %r1655, %r1576;
	// end inline asm
	add.s32 	%r1854, %r1829, 4;
	mul.hi.u32 	%r1855, %r1854, -1431655765;
	shr.u32 	%r1856, %r1855, 2;
	mul.lo.s32 	%r1857, %r1856, 6;
	sub.s32 	%r1858, %r1854, %r1857;
	shl.b32 	%r1859, %r1858, 4;
	add.s32 	%r1860, %r187, %r1859;
	mul.wide.u32 	%rd180, %r1860, 4;
	add.s64 	%rd181, %rd40, %rd180;
	ld.shared.u32 	%r1667, [%rd181];
	add.s32 	%r1861, %r188, %r1859;
	mul.wide.u32 	%rd182, %r1861, 4;
	add.s64 	%rd183, %rd40, %rd182;
	ld.shared.u32 	%r1674, [%rd183];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1684, %r1681}, {%r388, %r391}, {%r1667}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1693, %r1690}, {%r388, %r391}, {%r1674}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1677, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1679, %r1677, %r1681;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1682, %r426, %r1684, %r1679;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1686, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1688, %r1686, %r1690;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1691, %r426, %r1693, %r1688;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1695, %r429, %r1684;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1698, %r426, %r1681, %r1695;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1702, %r429, %r1693;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1705, %r426, %r1690, %r1702;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1728, %r1731}, {%r472, %r475}, {%r1682, %r1698}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1735, %r1739}, {%r472, %r475}, {%r1691, %r1705}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1727, %r1728, %r1728;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1730, %r1731, %r1731, %r1727;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1734, %r1735, %r1735, %r1730;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1738, %r1739, %r1739, %r1734;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1742, %r1826, %r1738, %r1659;
	// end inline asm
	add.s32 	%r1862, %r1829, 5;
	mul.hi.u32 	%r1863, %r1862, -1431655765;
	shr.u32 	%r1864, %r1863, 2;
	mul.lo.s32 	%r1865, %r1864, 6;
	sub.s32 	%r1866, %r1862, %r1865;
	shl.b32 	%r1867, %r1866, 4;
	add.s32 	%r1868, %r187, %r1867;
	mul.wide.u32 	%rd184, %r1868, 4;
	add.s64 	%rd185, %rd40, %rd184;
	ld.shared.u32 	%r1750, [%rd185];
	add.s32 	%r1869, %r188, %r1867;
	mul.wide.u32 	%rd186, %r1869, 4;
	add.s64 	%rd187, %rd40, %rd186;
	ld.shared.u32 	%r1757, [%rd187];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1767, %r1764}, {%r388, %r391}, {%r1750}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1776, %r1773}, {%r388, %r391}, {%r1757}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1760, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1762, %r1760, %r1764;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1765, %r426, %r1767, %r1762;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1769, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1771, %r1769, %r1773;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1774, %r426, %r1776, %r1771;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1778, %r429, %r1767;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1781, %r426, %r1764, %r1778;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1785, %r429, %r1776;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1788, %r426, %r1773, %r1785;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1811, %r1814}, {%r472, %r475}, {%r1765, %r1781}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1818, %r1822}, {%r472, %r475}, {%r1774, %r1788}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1810, %r1811, %r1811;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1813, %r1814, %r1814, %r1810;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1817, %r1818, %r1818, %r1813;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1821, %r1822, %r1822, %r1817;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1825, %r1826, %r1821, %r1742;
	// end inline asm
	cvt.u64.u32 	%rd188, %r109;
	add.s64 	%rd189, %rd188, %rd7;
	mul.hi.s64 	%rd190, %rd189, 3074457345618258603;
	shr.u64 	%rd191, %rd190, 63;
	shr.s64 	%rd192, %rd190, 27;
	add.s64 	%rd193, %rd192, %rd191;
	setp.lt.s64 	%p285, %rd189, 0;
	mul.lo.s64 	%rd194, %rd193, 805306368;
	setp.ne.s64 	%p286, %rd194, %rd189;
	and.pred  	%p287, %p285, %p286;
	selp.s64 	%rd195, -1, 0, %p287;
	add.s64 	%rd196, %rd193, %rd195;
	mul.lo.s64 	%rd197, %rd196, -805306368;
	add.s64 	%rd198, %rd197, %rd189;
	shl.b64 	%rd199, %rd198, 2;
	add.s64 	%rd200, %rd4, %rd199;
	st.global.u32 	[%rd200], %r1825;
	add.s32 	%r110, %r110, 1;
	bar.sync 	0;
	add.s32 	%r111, %r111, 6;
	add.s32 	%r109, %r109, 786432;
	add.s16 	%rs3, %rs3, 6;
	setp.eq.s32 	%p288, %r111, 24;
	add.s32 	%r2988, %r2992, 786432;
	@%p288 bra 	$L__BB0_166;
	bra.uni 	$L__BB0_163;
$L__BB0_166:                            // %L16967.preheader
                                        //   in Loop: Header=BB0_197 Depth=1
	mov.u16 	%rs216, %rs1;
	mov.u32 	%r2994, %r1341;
$L__BB0_167:                            // %L16967
                                        //   Parent Loop BB0_197 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p289, %r2994, 0;
	selp.b32 	%r2897, %r90, 0, %p289;
	setp.eq.s32 	%p290, %r2994, 6;
	selp.b32 	%r2898, %r94, %r2897, %p290;
	setp.eq.s32 	%p291, %r2994, 12;
	selp.b32 	%r2899, %r98, %r2898, %p291;
	setp.eq.s32 	%p292, %r2994, 18;
	selp.b32 	%r2900, %r102, %r2899, %p292;
	selp.b32 	%r2901, %r91, 0, %p289;
	selp.b32 	%r2902, %r95, %r2901, %p290;
	selp.b32 	%r2903, %r99, %r2902, %p291;
	selp.b32 	%r2904, %r103, %r2903, %p292;
	selp.b32 	%r2905, %r92, 0, %p289;
	selp.b32 	%r2906, %r96, %r2905, %p290;
	selp.b32 	%r2907, %r100, %r2906, %p291;
	selp.b32 	%r2908, %r104, %r2907, %p292;
	selp.b32 	%r2909, %r93, 0, %p289;
	selp.b32 	%r2910, %r97, %r2909, %p290;
	selp.b32 	%r2911, %r101, %r2910, %p291;
	selp.b32 	%r2912, %r105, %r2911, %p292;
	// begin inline asm
	mov.b32 %r1898, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	mov.b32 %r1909, {%rs116, %rs116};
	// end inline asm
	shr.u32 	%r2913, %r2900, 8;
	xor.b32  	%r1908, %r2913, 8947848;
	// begin inline asm
	lop3.b32 %r1895, %r925, %r1908, %r1898, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1899, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1900, %r1898, %r1899;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1903, %r1895, %r1900;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1906, %r936, %r1908, %r1909, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1910, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1911, %r1909, %r1910;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1914, %r1906, %r1911;
	// end inline asm
	// begin inline asm
	mov.b32 %r1944, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	mov.b32 %r1955, {%rs116, %rs116};
	// end inline asm
	shr.u32 	%r2914, %r2904, 8;
	xor.b32  	%r1954, %r2914, 8947848;
	// begin inline asm
	lop3.b32 %r1941, %r925, %r1954, %r1944, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1945, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1946, %r1944, %r1945;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1949, %r1941, %r1946;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1952, %r936, %r1954, %r1955, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1956, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1957, %r1955, %r1956;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1960, %r1952, %r1957;
	// end inline asm
	// begin inline asm
	mov.b32 %r1990, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	mov.b32 %r2001, {%rs116, %rs116};
	// end inline asm
	shr.u32 	%r2915, %r2908, 8;
	xor.b32  	%r2000, %r2915, 8947848;
	// begin inline asm
	lop3.b32 %r1987, %r925, %r2000, %r1990, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1991, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1992, %r1990, %r1991;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1995, %r1987, %r1992;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1998, %r936, %r2000, %r2001, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2002, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2003, %r2001, %r2002;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2006, %r1998, %r2003;
	// end inline asm
	// begin inline asm
	mov.b32 %r2036, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	mov.b32 %r2047, {%rs116, %rs116};
	// end inline asm
	shr.u32 	%r2916, %r2912, 8;
	xor.b32  	%r2046, %r2916, 8947848;
	// begin inline asm
	lop3.b32 %r2033, %r925, %r2046, %r2036, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2037, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2038, %r2036, %r2037;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2041, %r2033, %r2038;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2044, %r936, %r2046, %r2047, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2048, {%rs120, %rs120};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2049, %r2047, %r2048;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2052, %r2044, %r2049;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r164;
    mov.b32 {%r2re, %r2im}, %r1903;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2055, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r165;
    mov.b32 {%r2re, %r2im}, %r1949;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2058, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r166;
    mov.b32 {%r2re, %r2im}, %r1914;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2061, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r167;
    mov.b32 {%r2re, %r2im}, %r1960;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2064, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r164;
    mov.b32 {%r2re, %r2im}, %r1995;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2067, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r165;
    mov.b32 {%r2re, %r2im}, %r2041;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2070, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r166;
    mov.b32 {%r2re, %r2im}, %r2006;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2073, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r167;
    mov.b32 {%r2re, %r2im}, %r2052;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2076, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2142, %r2139}, {%r280, %r283}, {%r2055}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2151, %r2148}, {%r280, %r283}, {%r2058}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2160, %r2157}, {%r280, %r283}, {%r2061}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2169, %r2166}, {%r280, %r283}, {%r2064}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2178, %r2175}, {%r280, %r283}, {%r2067}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2187, %r2184}, {%r280, %r283}, {%r2070}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2196, %r2193}, {%r280, %r283}, {%r2073}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2205, %r2202}, {%r280, %r283}, {%r2076}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2135, %r335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2137, %r2135, %r2139;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2140, %r332, %r2142, %r2137;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2144, %r335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2146, %r2144, %r2148;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2149, %r332, %r2151, %r2146;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2153, %r335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2155, %r2153, %r2157;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2158, %r332, %r2160, %r2155;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2162, %r335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2164, %r2162, %r2166;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2167, %r332, %r2169, %r2164;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2171, %r335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2173, %r2171, %r2175;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2176, %r332, %r2178, %r2173;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2180, %r335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2182, %r2180, %r2184;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2185, %r332, %r2187, %r2182;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2189, %r335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2191, %r2189, %r2193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2194, %r332, %r2196, %r2191;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2198, %r335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2200, %r2198, %r2202;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2203, %r332, %r2205, %r2200;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2207, %r335, %r2142;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2210, %r332, %r2139, %r2207;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2214, %r335, %r2151;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2217, %r332, %r2148, %r2214;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2221, %r335, %r2160;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2224, %r332, %r2157, %r2221;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2228, %r335, %r2169;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2231, %r332, %r2166, %r2228;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2235, %r335, %r2178;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2238, %r332, %r2175, %r2235;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2242, %r335, %r2187;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2245, %r332, %r2184, %r2242;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2249, %r335, %r2196;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2252, %r332, %r2193, %r2249;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2256, %r335, %r2205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2259, %r332, %r2202, %r2256;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2263, %r2264}, {%r376, %r379}, {%r2140, %r2210}, {%r1341, %r1341}, %r189, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2272, %r2273}, {%r376, %r379}, {%r2149, %r2217}, {%r1341, %r1341}, %r189, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2281, %r2282}, {%r376, %r379}, {%r2158, %r2224}, {%r1341, %r1341}, %r189, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2290, %r2291}, {%r376, %r379}, {%r2167, %r2231}, {%r1341, %r1341}, %r189, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2299, %r2300}, {%r376, %r379}, {%r2176, %r2238}, {%r1341, %r1341}, %r189, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2308, %r2309}, {%r376, %r379}, {%r2185, %r2245}, {%r1341, %r1341}, %r189, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2317, %r2318}, {%r376, %r379}, {%r2194, %r2252}, {%r1341, %r1341}, %r189, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2326, %r2327}, {%r376, %r379}, {%r2203, %r2259}, {%r1341, %r1341}, %r189, 0;
	// end inline asm
	bar.sync 	0;
	add.s16 	%rs178, %rs216, -5;
	mul.hi.s16 	%rs179, %rs178, 10923;
	shr.u16 	%rs180, %rs179, 15;
	add.s16 	%rs181, %rs179, %rs180;
	mul.lo.s16 	%rs182, %rs181, 6;
	sub.s16 	%rs183, %rs178, %rs182;
	mul.wide.s16 	%r2917, %rs183, 16;
	add.s32 	%r2918, %r187, %r2917;
	mul.wide.s32 	%rd201, %r2918, 4;
	add.s64 	%rd203, %rd40, %rd201;
	ld.shared.u32 	%r2403, [%rd203];
	add.s32 	%r2919, %r188, %r2917;
	mul.wide.s32 	%rd204, %r2919, 4;
	add.s64 	%rd205, %rd40, %rd204;
	ld.shared.u32 	%r2410, [%rd205];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2420, %r2417}, {%r388, %r391}, {%r2403}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2429, %r2426}, {%r388, %r391}, {%r2410}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2413, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2415, %r2413, %r2417;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2418, %r426, %r2420, %r2415;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2422, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2424, %r2422, %r2426;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2427, %r426, %r2429, %r2424;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2431, %r429, %r2420;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2434, %r426, %r2417, %r2431;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2438, %r429, %r2429;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2441, %r426, %r2426, %r2438;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2464, %r2467}, {%r472, %r475}, {%r2418, %r2434}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2471, %r2475}, {%r472, %r475}, {%r2427, %r2441}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2463, %r2464, %r2464;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2466, %r2467, %r2467, %r2463;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2470, %r2471, %r2471, %r2466;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2474, %r2475, %r2475, %r2470;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2478, %r1826, %r2474, %r1341;
	// end inline asm
	add.s16 	%rs184, %rs216, -4;
	mul.hi.s16 	%rs185, %rs184, 10923;
	shr.u16 	%rs186, %rs185, 15;
	add.s16 	%rs187, %rs185, %rs186;
	mul.lo.s16 	%rs188, %rs187, 6;
	sub.s16 	%rs189, %rs184, %rs188;
	mul.wide.s16 	%r2920, %rs189, 16;
	add.s32 	%r2921, %r187, %r2920;
	mul.wide.s32 	%rd206, %r2921, 4;
	add.s64 	%rd207, %rd40, %rd206;
	ld.shared.u32 	%r2486, [%rd207];
	add.s32 	%r2922, %r188, %r2920;
	mul.wide.s32 	%rd208, %r2922, 4;
	add.s64 	%rd209, %rd40, %rd208;
	ld.shared.u32 	%r2493, [%rd209];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2503, %r2500}, {%r388, %r391}, {%r2486}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2512, %r2509}, {%r388, %r391}, {%r2493}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2496, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2498, %r2496, %r2500;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2501, %r426, %r2503, %r2498;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2505, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2507, %r2505, %r2509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2510, %r426, %r2512, %r2507;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2514, %r429, %r2503;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2517, %r426, %r2500, %r2514;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2521, %r429, %r2512;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2524, %r426, %r2509, %r2521;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2547, %r2550}, {%r472, %r475}, {%r2501, %r2517}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2554, %r2558}, {%r472, %r475}, {%r2510, %r2524}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2546, %r2547, %r2547;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2549, %r2550, %r2550, %r2546;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2553, %r2554, %r2554, %r2549;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2557, %r2558, %r2558, %r2553;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2561, %r1826, %r2557, %r2478;
	// end inline asm
	add.s16 	%rs190, %rs216, -3;
	mul.hi.s16 	%rs191, %rs190, 10923;
	shr.u16 	%rs192, %rs191, 15;
	add.s16 	%rs193, %rs191, %rs192;
	mul.lo.s16 	%rs194, %rs193, 6;
	sub.s16 	%rs195, %rs190, %rs194;
	mul.wide.s16 	%r2923, %rs195, 16;
	add.s32 	%r2924, %r187, %r2923;
	mul.wide.s32 	%rd210, %r2924, 4;
	add.s64 	%rd211, %rd40, %rd210;
	ld.shared.u32 	%r2569, [%rd211];
	add.s32 	%r2925, %r188, %r2923;
	mul.wide.s32 	%rd212, %r2925, 4;
	add.s64 	%rd213, %rd40, %rd212;
	ld.shared.u32 	%r2576, [%rd213];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2586, %r2583}, {%r388, %r391}, {%r2569}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2595, %r2592}, {%r388, %r391}, {%r2576}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2579, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2581, %r2579, %r2583;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2584, %r426, %r2586, %r2581;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2588, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2590, %r2588, %r2592;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2593, %r426, %r2595, %r2590;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2597, %r429, %r2586;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2600, %r426, %r2583, %r2597;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2604, %r429, %r2595;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2607, %r426, %r2592, %r2604;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2630, %r2633}, {%r472, %r475}, {%r2584, %r2600}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2637, %r2641}, {%r472, %r475}, {%r2593, %r2607}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2629, %r2630, %r2630;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2632, %r2633, %r2633, %r2629;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2636, %r2637, %r2637, %r2632;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2640, %r2641, %r2641, %r2636;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2644, %r1826, %r2640, %r2561;
	// end inline asm
	add.s16 	%rs196, %rs216, -2;
	mul.hi.s16 	%rs197, %rs196, 10923;
	shr.u16 	%rs198, %rs197, 15;
	add.s16 	%rs199, %rs197, %rs198;
	mul.lo.s16 	%rs200, %rs199, 6;
	sub.s16 	%rs201, %rs196, %rs200;
	mul.wide.s16 	%r2926, %rs201, 16;
	add.s32 	%r2927, %r187, %r2926;
	mul.wide.s32 	%rd214, %r2927, 4;
	add.s64 	%rd215, %rd40, %rd214;
	ld.shared.u32 	%r2652, [%rd215];
	add.s32 	%r2928, %r188, %r2926;
	mul.wide.s32 	%rd216, %r2928, 4;
	add.s64 	%rd217, %rd40, %rd216;
	ld.shared.u32 	%r2659, [%rd217];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2669, %r2666}, {%r388, %r391}, {%r2652}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2678, %r2675}, {%r388, %r391}, {%r2659}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2662, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2664, %r2662, %r2666;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2667, %r426, %r2669, %r2664;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2671, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2673, %r2671, %r2675;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2676, %r426, %r2678, %r2673;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2680, %r429, %r2669;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2683, %r426, %r2666, %r2680;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2687, %r429, %r2678;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2690, %r426, %r2675, %r2687;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2713, %r2716}, {%r472, %r475}, {%r2667, %r2683}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2720, %r2724}, {%r472, %r475}, {%r2676, %r2690}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2712, %r2713, %r2713;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2715, %r2716, %r2716, %r2712;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2719, %r2720, %r2720, %r2715;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2723, %r2724, %r2724, %r2719;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2727, %r1826, %r2723, %r2644;
	// end inline asm
	add.s16 	%rs202, %rs216, -1;
	mul.hi.s16 	%rs203, %rs202, 10923;
	shr.u16 	%rs204, %rs203, 15;
	add.s16 	%rs205, %rs203, %rs204;
	mul.lo.s16 	%rs206, %rs205, 6;
	sub.s16 	%rs207, %rs202, %rs206;
	mul.wide.s16 	%r2929, %rs207, 16;
	add.s32 	%r2930, %r187, %r2929;
	mul.wide.s32 	%rd218, %r2930, 4;
	add.s64 	%rd219, %rd40, %rd218;
	ld.shared.u32 	%r2735, [%rd219];
	add.s32 	%r2931, %r188, %r2929;
	mul.wide.s32 	%rd220, %r2931, 4;
	add.s64 	%rd221, %rd40, %rd220;
	ld.shared.u32 	%r2742, [%rd221];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2752, %r2749}, {%r388, %r391}, {%r2735}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2761, %r2758}, {%r388, %r391}, {%r2742}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2745, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2747, %r2745, %r2749;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2750, %r426, %r2752, %r2747;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2754, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2756, %r2754, %r2758;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2759, %r426, %r2761, %r2756;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2763, %r429, %r2752;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2766, %r426, %r2749, %r2763;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2770, %r429, %r2761;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2773, %r426, %r2758, %r2770;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2796, %r2799}, {%r472, %r475}, {%r2750, %r2766}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2803, %r2807}, {%r472, %r475}, {%r2759, %r2773}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2795, %r2796, %r2796;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2798, %r2799, %r2799, %r2795;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2802, %r2803, %r2803, %r2798;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2806, %r2807, %r2807, %r2802;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2810, %r1826, %r2806, %r2727;
	// end inline asm
	mul.hi.s16 	%rs208, %rs216, 10923;
	shr.u16 	%rs209, %rs208, 15;
	add.s16 	%rs210, %rs208, %rs209;
	mul.lo.s16 	%rs211, %rs210, 6;
	sub.s16 	%rs212, %rs216, %rs211;
	mul.wide.s16 	%r2932, %rs212, 16;
	add.s32 	%r2933, %r187, %r2932;
	mul.wide.s32 	%rd222, %r2933, 4;
	add.s64 	%rd223, %rd40, %rd222;
	ld.shared.u32 	%r2818, [%rd223];
	add.s32 	%r2934, %r188, %r2932;
	mul.wide.s32 	%rd224, %r2934, 4;
	add.s64 	%rd225, %rd40, %rd224;
	ld.shared.u32 	%r2825, [%rd225];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2835, %r2832}, {%r388, %r391}, {%r2818}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2844, %r2841}, {%r388, %r391}, {%r2825}, {%r1341, %r1341};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2828, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2830, %r2828, %r2832;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2833, %r426, %r2835, %r2830;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2837, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2839, %r2837, %r2841;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2842, %r426, %r2844, %r2839;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2846, %r429, %r2835;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2849, %r426, %r2832, %r2846;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2853, %r429, %r2844;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2856, %r426, %r2841, %r2853;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2879, %r2882}, {%r472, %r475}, {%r2833, %r2849}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2886, %r2890}, {%r472, %r475}, {%r2842, %r2856}, {%r1341, %r1341}, %r243, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2878, %r2879, %r2879;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2881, %r2882, %r2882, %r2878;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2885, %r2886, %r2886, %r2881;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2889, %r2890, %r2890, %r2885;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2893, %r1826, %r2889, %r2810;
	// end inline asm
	cvt.u64.u32 	%rd226, %r2992;
	add.s64 	%rd227, %rd226, %rd7;
	mul.hi.s64 	%rd228, %rd227, 3074457345618258603;
	shr.u64 	%rd229, %rd228, 63;
	shr.s64 	%rd230, %rd228, 27;
	add.s64 	%rd231, %rd230, %rd229;
	setp.lt.s64 	%p293, %rd227, 0;
	mul.lo.s64 	%rd232, %rd231, 805306368;
	setp.ne.s64 	%p294, %rd232, %rd227;
	and.pred  	%p295, %p293, %p294;
	selp.s64 	%rd233, -1, 0, %p295;
	add.s64 	%rd234, %rd231, %rd233;
	mul.lo.s64 	%rd235, %rd234, -805306368;
	add.s64 	%rd236, %rd235, %rd227;
	shl.b64 	%rd237, %rd236, 2;
	add.s64 	%rd238, %rd4, %rd237;
	st.global.u32 	[%rd238], %r2893;
	add.s32 	%r110, %r110, 1;
	bar.sync 	0;
	add.s32 	%r2994, %r2994, 6;
	add.s32 	%r2992, %r2992, 786432;
	add.s16 	%rs216, %rs216, 6;
	setp.ne.s32 	%p296, %r2994, 24;
	@%p296 bra 	$L__BB0_167;
// %bb.168:                             // %L23358
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r134, %r88, 48;
	add.s16 	%rs2, %rs2, 48;
	add.s16 	%rs1, %rs1, 48;
	setp.ne.s32 	%p297, %r88, 960;
	mov.u32 	%r88, %r134;
	@%p297 bra 	$L__BB0_197;
$L__BB0_169:                            // %L23370
	mov.u32 	%r2935, 0;
	st.global.u32 	[%rd6], %r2935;
	ret;
$L__BB0_164:                            // %post_box_union
	mov.u64 	%rd158, exception1875;
	cvta.global.u64 	%rd159, %rd158;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd159;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_217:                            // %post_box_union5233
	mov.u64 	%rd165, exception1875;
	cvta.global.u64 	%rd166, %rd165;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd166;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L5125
	mov.u32 	%r2951, 5;
	st.global.u32 	[%rd6], %r2951;
	mov.u64 	%rd269, exception1835;
	cvta.global.u64 	%rd270, %rd269;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd270;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L5281
	mov.u32 	%r2950, 5;
	st.global.u32 	[%rd6], %r2950;
	mov.u64 	%rd267, exception1835;
	cvta.global.u64 	%rd268, %rd267;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd268;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L5437
	mov.u32 	%r2949, 5;
	st.global.u32 	[%rd6], %r2949;
	mov.u64 	%rd265, exception1835;
	cvta.global.u64 	%rd266, %rd265;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd266;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L5593
	mov.u32 	%r2948, 5;
	st.global.u32 	[%rd6], %r2948;
	mov.u64 	%rd263, exception1835;
	cvta.global.u64 	%rd264, %rd263;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd264;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L5749
	mov.u32 	%r2947, 5;
	st.global.u32 	[%rd6], %r2947;
	mov.u64 	%rd261, exception1835;
	cvta.global.u64 	%rd262, %rd261;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd262;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L5905
	mov.u32 	%r2946, 5;
	st.global.u32 	[%rd6], %r2946;
	mov.u64 	%rd259, exception1835;
	cvta.global.u64 	%rd260, %rd259;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd260;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_152:                            // %L6061
	mov.u32 	%r2945, 5;
	st.global.u32 	[%rd6], %r2945;
	mov.u64 	%rd257, exception1835;
	cvta.global.u64 	%rd258, %rd257;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd258;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L6217
	mov.u32 	%r2944, 5;
	st.global.u32 	[%rd6], %r2944;
	mov.u64 	%rd255, exception1835;
	cvta.global.u64 	%rd256, %rd255;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd256;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L6373
	mov.u32 	%r2943, 5;
	st.global.u32 	[%rd6], %r2943;
	mov.u64 	%rd253, exception1835;
	cvta.global.u64 	%rd254, %rd253;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd254;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L6529
	mov.u32 	%r2942, 5;
	st.global.u32 	[%rd6], %r2942;
	mov.u64 	%rd251, exception1835;
	cvta.global.u64 	%rd252, %rd251;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd252;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L6711
	mov.u32 	%r2941, 5;
	st.global.u32 	[%rd6], %r2941;
	mov.u64 	%rd249, exception1835;
	cvta.global.u64 	%rd250, %rd249;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd250;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L6867
	mov.u32 	%r2940, 5;
	st.global.u32 	[%rd6], %r2940;
	mov.u64 	%rd247, exception1835;
	cvta.global.u64 	%rd248, %rd247;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd248;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L7023
	mov.u32 	%r2939, 5;
	st.global.u32 	[%rd6], %r2939;
	mov.u64 	%rd245, exception1835;
	cvta.global.u64 	%rd246, %rd245;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd246;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L7179
	mov.u32 	%r2938, 5;
	st.global.u32 	[%rd6], %r2938;
	mov.u64 	%rd243, exception1835;
	cvta.global.u64 	%rd244, %rd243;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd244;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L7335
	mov.u32 	%r2937, 5;
	st.global.u32 	[%rd6], %r2937;
	mov.u64 	%rd241, exception1835;
	cvta.global.u64 	%rd242, %rd241;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd242;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_161:                            // %L7491
	mov.u32 	%r2936, 5;
	st.global.u32 	[%rd6], %r2936;
	mov.u64 	%rd239, exception1835;
	cvta.global.u64 	%rd240, %rd239;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd240;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L166
	mov.u32 	%r2953, 2;
	st.global.u32 	[%rd6], %r2953;
	mov.u64 	%rd273, exception1835;
	cvta.global.u64 	%rd274, %rd273;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd274;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L307
	mov.u32 	%r2952, 3;
	st.global.u32 	[%rd6], %r2952;
	mov.u64 	%rd271, exception1835;
	cvta.global.u64 	%rd272, %rd271;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd272;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd18, exception1;
	cvta.global.u64 	%rd19, %rd18;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 47
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 48
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L1152
	add.u64 	%rd17, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r258, %r4};
	st.local.v2.u32 	[%rd5+8], {%r1, %r85};
	st.local.u32 	[%rd5+16], %r86;
	mov.u64 	%rd23, __unnamed_1;
	cvta.global.u64 	%rd24, %rd23;
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd24;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd17;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r485, [retval0+0];
	} // callseq 49
	mov.u32 	%r487, 4;
	st.global.u32 	[%rd6], %r487;
	mov.u64 	%rd26, exception1835;
	cvta.global.u64 	%rd27, %rd26;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd27;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r248;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
