{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II " "Info: Running Quartus II Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 22:14:09 2020 " "Info: Processing started: Fri May 29 22:14:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off snake -c snake " "Info: Command: quartus_drc --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk " "Info: Node  \"clk\"" {  } { { "snake.vhd" "" { Text "D:/AGH_Laby/digital_tech/simulations/FPGA/snake_vhdl/snake.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { clk {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { clk } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk " "Info: Node  \"clk\"" {  } { { "snake.vhd" "" { Text "D:/AGH_Laby/digital_tech/simulations/FPGA/snake_vhdl/snake.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { clk {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { clk } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " \\tick:iteration\[0\] " "Info: Node  \"\\tick:iteration\[0\]\"" {  } { { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { \tick:iteration[0] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { \tick:iteration[0] } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\tick:iteration\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " \\tick:iteration\[1\] " "Info: Node  \"\\tick:iteration\[1\]\"" {  } { { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { \tick:iteration[1] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { \tick:iteration[1] } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\tick:iteration\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " WideNor0~2 " "Info: Node  \"WideNor0~2\"" {  } { { "snake.vhd" "" { Text "D:/AGH_Laby/digital_tech/simulations/FPGA/snake_vhdl/snake.vhd" 18 -1 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { WideNor0~2 {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { WideNor0~2 } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor0~2" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " \\tick:iteration\[2\] " "Info: Node  \"\\tick:iteration\[2\]\"" {  } { { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { \tick:iteration[2] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { \tick:iteration[2] } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\tick:iteration\[2\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " \\tick:iteration\[3\] " "Info: Node  \"\\tick:iteration\[3\]\"" {  } { { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { \tick:iteration[3] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { \tick:iteration[3] } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\tick:iteration\[3\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Equal0~5 " "Info: Node  \"Equal0~5\"" {  } { { "snake.vhd" "" { Text "D:/AGH_Laby/digital_tech/simulations/FPGA/snake_vhdl/snake.vhd" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { Equal0~5 {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { Equal0~5 } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~5" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Equal0~4 " "Info: Node  \"Equal0~4\"" {  } { { "snake.vhd" "" { Text "D:/AGH_Laby/digital_tech/simulations/FPGA/snake_vhdl/snake.vhd" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { Equal0~4 {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { Equal0~4 } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~4" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " WideOr4~0 " "Info: Node  \"WideOr4~0\"" {  } { { "snake.vhd" "" { Text "D:/AGH_Laby/digital_tech/simulations/FPGA/snake_vhdl/snake.vhd" 18 -1 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { WideOr4~0 {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { WideOr4~0 } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr4~0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Equal4~0 " "Info: Node  \"Equal4~0\"" {  } { { "snake.vhd" "" { Text "D:/AGH_Laby/digital_tech/simulations/FPGA/snake_vhdl/snake.vhd" 24 -1 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { Equal4~0 {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { Equal4~0 } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal4~0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Equal8~0 " "Info: Node  \"Equal8~0\"" {  } { { "snake.vhd" "" { Text "D:/AGH_Laby/digital_tech/simulations/FPGA/snake_vhdl/snake.vhd" 28 -1 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { Equal8~0 {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { Equal8~0 } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal8~0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " WideNor0~11 " "Info: Node  \"WideNor0~11\"" {  } { { "snake.vhd" "" { Text "D:/AGH_Laby/digital_tech/simulations/FPGA/snake_vhdl/snake.vhd" 18 -1 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { WideNor0~11 {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { WideNor0~11 } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor0~11" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Equal12~0 " "Info: Node  \"Equal12~0\"" {  } { { "snake.vhd" "" { Text "D:/AGH_Laby/digital_tech/simulations/FPGA/snake_vhdl/snake.vhd" 32 -1 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { Equal12~0 {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { Equal12~0 } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal12~0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " WideNor0~0 " "Info: Node  \"WideNor0~0\"" {  } { { "snake.vhd" "" { Text "D:/AGH_Laby/digital_tech/simulations/FPGA/snake_vhdl/snake.vhd" 18 -1 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { WideNor0~0 {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { WideNor0~0 } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor0~0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " WideOr8~2 " "Info: Node  \"WideOr8~2\"" {  } { { "snake.vhd" "" { Text "D:/AGH_Laby/digital_tech/simulations/FPGA/snake_vhdl/snake.vhd" 36 -1 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { WideOr8~2 {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { WideOr8~2 } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr8~2" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Equal14~5 " "Info: Node  \"Equal14~5\"" {  } { { "snake.vhd" "" { Text "D:/AGH_Laby/digital_tech/simulations/FPGA/snake_vhdl/snake.vhd" 64 -1 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { Equal14~5 {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { Equal14~5 } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal14~5" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " \\tick:iteration\[6\] " "Info: Node  \"\\tick:iteration\[6\]\"" {  } { { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { \tick:iteration[6] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { \tick:iteration[6] } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\tick:iteration\[6\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] " "Info: Node  \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]\"" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " \\tick:iteration\[5\] " "Info: Node  \"\\tick:iteration\[5\]\"" {  } { { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { \tick:iteration[5] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { \tick:iteration[5] } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\tick:iteration\[5\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " \\tick:iteration\[14\] " "Info: Node  \"\\tick:iteration\[14\]\"" {  } { { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { \tick:iteration[14] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { \tick:iteration[14] } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\tick:iteration\[14\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Info: Node  \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\"" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Equal1~0 " "Info: Node  \"Equal1~0\"" {  } { { "snake.vhd" "" { Text "D:/AGH_Laby/digital_tech/simulations/FPGA/snake_vhdl/snake.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { Equal1~0 {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { Equal1~0 } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Info: Node  \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\"" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " \\tick:iteration\[16\] " "Info: Node  \"\\tick:iteration\[16\]\"" {  } { { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { \tick:iteration[16] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { \tick:iteration[16] } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\tick:iteration\[16\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Info: Node  \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\"" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " \\tick:iteration\[4\] " "Info: Node  \"\\tick:iteration\[4\]\"" {  } { { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { \tick:iteration[4] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { \tick:iteration[4] } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\tick:iteration\[4\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Info: Node  \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\"" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " \\tick:iteration\[22\] " "Info: Node  \"\\tick:iteration\[22\]\"" {  } { { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { \tick:iteration[22] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { \tick:iteration[22] } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\tick:iteration\[22\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " \\tick:iteration\[18\] " "Info: Node  \"\\tick:iteration\[18\]\"" {  } { { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { \tick:iteration[18] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { \tick:iteration[18] } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\tick:iteration\[18\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\] " "Info: Node  \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]\"" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18] {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90sp2/quartus/bin/RTL_Viewer.qrui" "" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18] } "" } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 0 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 0 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus II " "Info: Quartus II Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 22:14:10 2020 " "Info: Processing ended: Fri May 29 22:14:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
