<dec f='llvm/llvm/include/llvm/IR/InlineAsm.h' l='231' type='1'/>
<use f='llvm/llvm/include/llvm/IR/InlineAsm.h' l='390' c='_ZN4llvm9InlineAsm11getKindNameEj'/>
<doc f='llvm/llvm/include/llvm/IR/InlineAsm.h' l='228'>// Inline asm operands map to multiple SDNode / MachineInstr operands.
    // The first operand is an immediate describing the asm operand, the low
    // bits is the kind:</doc>
<doc f='llvm/llvm/include/llvm/IR/InlineAsm.h' l='231'>// Input register, &quot;r&quot;.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp' l='471' u='r' c='_ZNK4llvm17InlineAsmLowering14lowerInlineAsmERNS_16MachineIRBuilderERKNS_8CallBaseESt8functionIFNS_8ArrayRefINS_8RegisterEEERKNS_5ValueEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp' l='564' u='r' c='_ZNK4llvm17InlineAsmLowering14lowerInlineAsmERNS_16MachineIRBuilderERKNS_8CallBaseESt8functionIFNS_8ArrayRefINS_8RegisterEEERKNS_5ValueEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='899' u='r' c='_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='1206' c='_ZN4llvm12InstrEmitter15EmitSpecialNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S5_EEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='1216' u='r' c='_ZN4llvm12InstrEmitter15EmitSpecialNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S5_EEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8449' u='r' c='_ZN4llvm19SelectionDAGBuilder14visitInlineAsmERKNS_8CallBaseE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8552' u='r' c='_ZN4llvm19SelectionDAGBuilder14visitInlineAsmERKNS_8CallBaseE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='5331' u='r' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel12tryInlineAsmEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='659' c='_ZNK4llvm21HexagonTargetLowering14LowerINLINEASMENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp' l='211' u='r' c='_ZN12_GLOBAL__N_117SparcDAGToDAGISel12tryInlineAsmEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86FloatingPoint.cpp' l='1556' c='_ZN12_GLOBAL__N_13FPS15handleSpecialFPERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
