// Seed: 4004920497
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    output id_4
);
  initial begin
    if (id_2) begin
      id_1 = 1'b0;
    end
    id_4 <= id_2;
  end
  assign id_4 = 1;
  assign id_0 = 1;
endmodule
