// Seed: 3502851912
module module_0 (
    input id_0,
    input id_1,
    input reg id_2,
    input id_3,
    output id_4,
    input logic id_5,
    input id_6,
    output reg id_7
);
  reg id_8;
  initial begin
    id_8 <= id_2;
    id_7 <= 1;
    #1 id_4 = id_6;
    id_4 <= 1 == id_6;
  end
endmodule
