Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\ip\ddr_rdresp_cmdfifo.ip --block-symbol-file --output-directory=E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\ip\ddr_rdresp_cmdfifo --family="Arria 10" --part=10AX115N4F45E3SG
: ddr_rdresp_cmdfifo.fifo_0: Targeting device family: Arria 10.
: ddr_rdresp_cmdfifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: ddr_rdresp_cmdfifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\ip\ddr_rdresp_cmdfifo.ip --synthesis=VERILOG --output-directory=E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\ip\ddr_rdresp_cmdfifo --family="Arria 10" --part=10AX115N4F45E3SG
: ddr_rdresp_cmdfifo.fifo_0: Targeting device family: Arria 10.
: ddr_rdresp_cmdfifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: ddr_rdresp_cmdfifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: ddr_rdresp_cmdfifo: "Transforming system: ddr_rdresp_cmdfifo"
Info: ddr_rdresp_cmdfifo: "Naming system components in system: ddr_rdresp_cmdfifo"
Info: ddr_rdresp_cmdfifo: "Processing generation queue"
Info: ddr_rdresp_cmdfifo: "Generating: ddr_rdresp_cmdfifo"
Info: ddr_rdresp_cmdfifo: "Generating: ddr_rdresp_cmdfifo_fifo_181_qe2xmpa"
Info: ddr_rdresp_cmdfifo: Done "ddr_rdresp_cmdfifo" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
