// Seed: 3182111191
module module_0 (
    input uwire id_0,
    output uwire id_1,
    output uwire id_2,
    output supply0 id_3,
    output tri id_4,
    input tri id_5
    , id_12,
    input supply1 id_6
    , id_13,
    output wire id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10
);
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output tri id_2,
    input supply1 id_3,
    output wand id_4,
    input wire id_5,
    input wand id_6,
    input tri id_7,
    input wand id_8,
    input supply1 id_9,
    output supply0 id_10,
    output supply1 id_11,
    output wand id_12,
    input supply1 id_13,
    input supply0 id_14,
    input wor id_15,
    output wire id_16,
    input wand id_17,
    output tri id_18
);
  wire id_20;
  nor (id_12, id_5, id_17, id_1, id_13, id_7, id_3, id_0, id_9, id_15, id_20, id_8);
  module_0(
      id_15, id_11, id_11, id_4, id_4, id_6, id_6, id_11, id_11, id_9, id_6
  );
endmodule
