# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_processing_system7_1_0/vta_processing_system7_1_0.xci
# IP: The module: 'vta_processing_system7_1_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_processing_system7_1_0/vta_processing_system7_1_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'vta_processing_system7_1_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst]

# IP: /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_processing_system7_1_0/vta_processing_system7_1_0.xci
# IP: The module: 'vta_processing_system7_1_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_processing_system7_1_0/vta_processing_system7_1_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'vta_processing_system7_1_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst]
