#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17cfde0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17cff70 .scope module, "tb" "tb" 3 66;
 .timescale -12 -12;
L_0x17c4bb0 .functor NOT 1, L_0x1804ff0, C4<0>, C4<0>, C4<0>;
L_0x1804da0 .functor XOR 2, L_0x1804b20, L_0x1804d00, C4<00>, C4<00>;
L_0x1804ee0 .functor XOR 2, L_0x1804da0, L_0x1804e10, C4<00>, C4<00>;
v0x1802d30_0 .net *"_ivl_10", 1 0, L_0x1804e10;  1 drivers
v0x1802e30_0 .net *"_ivl_12", 1 0, L_0x1804ee0;  1 drivers
v0x1802f10_0 .net *"_ivl_2", 1 0, L_0x1804a80;  1 drivers
v0x1802fd0_0 .net *"_ivl_4", 1 0, L_0x1804b20;  1 drivers
v0x18030b0_0 .net *"_ivl_6", 1 0, L_0x1804d00;  1 drivers
v0x18031e0_0 .net *"_ivl_8", 1 0, L_0x1804da0;  1 drivers
v0x18032c0_0 .var "clk", 0 0;
v0x1803360_0 .net "p1a", 0 0, v0x1800f00_0;  1 drivers
v0x1803400_0 .net "p1b", 0 0, v0x1800fc0_0;  1 drivers
v0x1803530_0 .net "p1c", 0 0, v0x1801060_0;  1 drivers
v0x18035d0_0 .net "p1d", 0 0, v0x1801100_0;  1 drivers
v0x1803670_0 .net "p1y_dut", 0 0, L_0x18046a0;  1 drivers
v0x1803710_0 .net "p1y_ref", 0 0, L_0x18041e0;  1 drivers
v0x18037b0_0 .net "p2a", 0 0, v0x18011f0_0;  1 drivers
v0x1803850_0 .net "p2b", 0 0, v0x18012c0_0;  1 drivers
v0x18038f0_0 .net "p2c", 0 0, v0x1801390_0;  1 drivers
v0x1803990_0 .net "p2d", 0 0, v0x1801460_0;  1 drivers
v0x1803a30_0 .net "p2y_dut", 0 0, L_0x1804920;  1 drivers
v0x1803ad0_0 .net "p2y_ref", 0 0, L_0x1804560;  1 drivers
v0x1803b70_0 .var/2u "stats1", 223 0;
v0x1803c10_0 .var/2u "strobe", 0 0;
v0x1803cb0_0 .net "tb_match", 0 0, L_0x1804ff0;  1 drivers
v0x1803d50_0 .net "tb_mismatch", 0 0, L_0x17c4bb0;  1 drivers
v0x1803df0_0 .net "wavedrom_enable", 0 0, v0x18015c0_0;  1 drivers
v0x1803e90_0 .net "wavedrom_title", 511 0, v0x1801660_0;  1 drivers
L_0x1804a80 .concat [ 1 1 0 0], L_0x1804560, L_0x18041e0;
L_0x1804b20 .concat [ 1 1 0 0], L_0x1804560, L_0x18041e0;
L_0x1804d00 .concat [ 1 1 0 0], L_0x1804920, L_0x18046a0;
L_0x1804e10 .concat [ 1 1 0 0], L_0x1804560, L_0x18041e0;
L_0x1804ff0 .cmp/eeq 2, L_0x1804a80, L_0x1804ee0;
S_0x17d0100 .scope module, "good1" "reference_module" 3 123, 3 4 0, S_0x17cff70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x17c4da0_0 .net *"_ivl_0", 3 0, L_0x1803f30;  1 drivers
v0x17c4e40_0 .net *"_ivl_4", 3 0, L_0x1804280;  1 drivers
v0x17ffa30_0 .net "p1a", 0 0, v0x1800f00_0;  alias, 1 drivers
v0x17ffad0_0 .net "p1b", 0 0, v0x1800fc0_0;  alias, 1 drivers
v0x17ffb90_0 .net "p1c", 0 0, v0x1801060_0;  alias, 1 drivers
v0x17ffca0_0 .net "p1d", 0 0, v0x1801100_0;  alias, 1 drivers
v0x17ffd60_0 .net "p1y", 0 0, L_0x18041e0;  alias, 1 drivers
v0x17ffe20_0 .net "p2a", 0 0, v0x18011f0_0;  alias, 1 drivers
v0x17ffee0_0 .net "p2b", 0 0, v0x18012c0_0;  alias, 1 drivers
v0x17fffa0_0 .net "p2c", 0 0, v0x1801390_0;  alias, 1 drivers
v0x1800060_0 .net "p2d", 0 0, v0x1801460_0;  alias, 1 drivers
v0x1800120_0 .net "p2y", 0 0, L_0x1804560;  alias, 1 drivers
L_0x1803f30 .concat [ 1 1 1 1], v0x1801100_0, v0x1801060_0, v0x1800fc0_0, v0x1800f00_0;
L_0x18041e0 .reduce/nand L_0x1803f30;
L_0x1804280 .concat [ 1 1 1 1], v0x1801460_0, v0x1801390_0, v0x18012c0_0, v0x18011f0_0;
L_0x1804560 .reduce/nand L_0x1804280;
S_0x1800320 .scope module, "stim1" "stimulus_gen" 3 112, 3 23 0, S_0x17cff70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v0x1800e40_0 .net "clk", 0 0, v0x18032c0_0;  1 drivers
v0x1800f00_0 .var "p1a", 0 0;
v0x1800fc0_0 .var "p1b", 0 0;
v0x1801060_0 .var "p1c", 0 0;
v0x1801100_0 .var "p1d", 0 0;
v0x18011f0_0 .var "p2a", 0 0;
v0x18012c0_0 .var "p2b", 0 0;
v0x1801390_0 .var "p2c", 0 0;
v0x1801460_0 .var "p2d", 0 0;
v0x18015c0_0 .var "wavedrom_enable", 0 0;
v0x1801660_0 .var "wavedrom_title", 511 0;
S_0x1800640 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 45, 3 45 0, S_0x1800320;
 .timescale -12 -12;
v0x1800880_0 .var/2s "count", 31 0;
E_0x17c8e00/0 .event negedge, v0x1800e40_0;
E_0x17c8e00/1 .event posedge, v0x1800e40_0;
E_0x17c8e00 .event/or E_0x17c8e00/0, E_0x17c8e00/1;
E_0x17c9050 .event posedge, v0x1800e40_0;
S_0x1800980 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x1800320;
 .timescale -12 -12;
v0x1800b80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1800c60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x1800320;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1801780 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x17cff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
L_0x17d0a80 .functor AND 1, v0x1800f00_0, v0x1800fc0_0, C4<1>, C4<1>;
L_0x17dd5b0 .functor AND 1, L_0x17d0a80, v0x1801060_0, C4<1>, C4<1>;
L_0x1804630 .functor AND 1, L_0x17dd5b0, v0x1801100_0, C4<1>, C4<1>;
L_0x18046a0 .functor NOT 1, L_0x1804630, C4<0>, C4<0>, C4<0>;
L_0x1804740 .functor AND 1, v0x18011f0_0, v0x18012c0_0, C4<1>, C4<1>;
L_0x18047b0 .functor AND 1, L_0x1804740, v0x1801390_0, C4<1>, C4<1>;
L_0x1804860 .functor AND 1, L_0x18047b0, v0x1801460_0, C4<1>, C4<1>;
L_0x1804920 .functor NOT 1, L_0x1804860, C4<0>, C4<0>, C4<0>;
v0x1801a90_0 .net *"_ivl_0", 0 0, L_0x17d0a80;  1 drivers
v0x1801b70_0 .net *"_ivl_10", 0 0, L_0x18047b0;  1 drivers
v0x1801c50_0 .net *"_ivl_12", 0 0, L_0x1804860;  1 drivers
v0x1801d40_0 .net *"_ivl_2", 0 0, L_0x17dd5b0;  1 drivers
v0x1801e20_0 .net *"_ivl_4", 0 0, L_0x1804630;  1 drivers
v0x1801f50_0 .net *"_ivl_8", 0 0, L_0x1804740;  1 drivers
v0x1802030_0 .net "p1a", 0 0, v0x1800f00_0;  alias, 1 drivers
v0x1802120_0 .net "p1b", 0 0, v0x1800fc0_0;  alias, 1 drivers
v0x1802210_0 .net "p1c", 0 0, v0x1801060_0;  alias, 1 drivers
v0x1802340_0 .net "p1d", 0 0, v0x1801100_0;  alias, 1 drivers
v0x1802430_0 .net "p1y", 0 0, L_0x18046a0;  alias, 1 drivers
v0x18024f0_0 .net "p2a", 0 0, v0x18011f0_0;  alias, 1 drivers
v0x18025e0_0 .net "p2b", 0 0, v0x18012c0_0;  alias, 1 drivers
v0x18026d0_0 .net "p2c", 0 0, v0x1801390_0;  alias, 1 drivers
v0x18027c0_0 .net "p2d", 0 0, v0x1801460_0;  alias, 1 drivers
v0x18028b0_0 .net "p2y", 0 0, L_0x1804920;  alias, 1 drivers
S_0x1802b10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0x17cff70;
 .timescale -12 -12;
E_0x17c92a0 .event anyedge, v0x1803c10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1803c10_0;
    %nor/r;
    %assign/vec4 v0x1803c10_0, 0;
    %wait E_0x17c92a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1800320;
T_3 ;
    %fork t_1, S_0x1800640;
    %jmp t_0;
    .scope S_0x1800640;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1800880_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1801100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1801060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1800fc0_0, 0;
    %assign/vec4 v0x1800f00_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1801460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1801390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18012c0_0, 0;
    %assign/vec4 v0x18011f0_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17c9050;
    %load/vec4 v0x1800880_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1801100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1801060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1800fc0_0, 0;
    %assign/vec4 v0x1800f00_0, 0;
    %load/vec4 v0x1800880_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1801460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1801390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18012c0_0, 0;
    %assign/vec4 v0x18011f0_0, 0;
    %load/vec4 v0x1800880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1800880_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1800c60;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17c8e00;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0x1801460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1801390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18012c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18011f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1801100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1801060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1800fc0_0, 0;
    %assign/vec4 v0x1800f00_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .scope S_0x1800320;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x17cff70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18032c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1803c10_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17cff70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18032c0_0;
    %inv;
    %store/vec4 v0x18032c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17cff70;
T_6 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1800e40_0, v0x1803d50_0, v0x1803360_0, v0x1803400_0, v0x1803530_0, v0x18035d0_0, v0x18037b0_0, v0x1803850_0, v0x18038f0_0, v0x1803990_0, v0x1803710_0, v0x1803670_0, v0x1803ad0_0, v0x1803a30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17cff70;
T_7 ;
    %load/vec4 v0x1803b70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1803b70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1803b70_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1803b70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1803b70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1803b70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1803b70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1803b70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1803b70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1803b70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17cff70;
T_8 ;
    %wait E_0x17c8e00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1803b70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1803b70_0, 4, 32;
    %load/vec4 v0x1803cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1803b70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1803b70_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1803b70_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1803b70_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1803710_0;
    %load/vec4 v0x1803710_0;
    %load/vec4 v0x1803670_0;
    %xor;
    %load/vec4 v0x1803710_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1803b70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1803b70_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1803b70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1803b70_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1803ad0_0;
    %load/vec4 v0x1803ad0_0;
    %load/vec4 v0x1803a30_0;
    %xor;
    %load/vec4 v0x1803ad0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1803b70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1803b70_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1803b70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1803b70_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/7420/7420_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/7420/iter0/response25/top_module.sv";
