Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 24 18:30:31 2020
| Host         : DESKTOP-MDIICNE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fifo_verify_control_sets_placed.rpt
| Design       : fifo_verify
| Device       : xc7a15t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             228 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |           11 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              93 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal            |                                               Enable Signal                                               |                                                           Set/Reset Signal                                                           | Slice Load Count | Bel Load Count |
+------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_1MHz_reg_n_0                  |                                                                                                           |                                                                                                                                      |                1 |              1 |
|  ifclk_out_OBUF                    | slave_fifo/SLOE_i_1_n_0                                                                                   | slave_fifo/rst                                                                                                                       |                1 |              1 |
|  ifclk_out_OBUF                    | slave_fifo/PKTEND_i_1_n_0                                                                                 | slave_fifo/rst                                                                                                                       |                1 |              1 |
|  ifclk_out_OBUF                    | slave_fifo/SLWR_i_1_n_0                                                                                   | slave_fifo/rst                                                                                                                       |                1 |              1 |
|  ifclk_out_OBUF                    | slave_fifo/SLRD_i_1_n_0                                                                                   | slave_fifo/rst                                                                                                                       |                1 |              1 |
|  ifclk_out_OBUF                    | slave_fifo/SLCS_i_1_n_0                                                                                   | slave_fifo/rst                                                                                                                       |                1 |              1 |
|  slave_fifo/fifo_departure_i_2_n_0 |                                                                                                           | slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 |                1 |              2 |
|  ifclk_out_OBUF                    |                                                                                                           | slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                            |                1 |              2 |
|  ifclk_out_OBUF                    |                                                                                                           | slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                2 |              3 |
|  ifclk_out_OBUF                    |                                                                                                           | slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0   |                2 |              3 |
|  ifclk_out_OBUF                    |                                                                                                           | slave_fifo/rst                                                                                                                       |                4 |              4 |
|  ifclk_out_OBUF                    | slave_fifo/FSM_sequential_master_state[3]_i_1_n_0                                                         | slave_fifo/rst                                                                                                                       |                2 |              4 |
|  clk_1MHz_reg_n_0                  |                                                                                                           | clkcnt_reg[4]_i_1_n_3                                                                                                                |                1 |              5 |
|  ifclk_out_OBUF                    | slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]      | slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                            |                2 |             12 |
|  ifclk_out_OBUF                    | slave_fifo/u16WrCounter[0]_i_1_n_0                                                                        |                                                                                                                                      |                4 |             16 |
|  ifclk_out_OBUF                    | slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]      | slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0   |                3 |             18 |
| ~ifclk_out_OBUF                    | slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out | slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 |                5 |             24 |
|  ifclk_out_OBUF                    | slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]    | slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                6 |             30 |
| ~ifclk_out_OBUF                    |                                                                                                           |                                                                                                                                      |               16 |             59 |
|  ifclk_out_OBUF                    |                                                                                                           |                                                                                                                                      |               36 |            170 |
+------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


