
---------- Begin Simulation Statistics ----------
final_tick                                26058321250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    416                       # Simulator instruction rate (inst/s)
host_mem_usage                                8692352                       # Number of bytes of host memory used
host_op_rate                                      428                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17767.80                       # Real time elapsed on the host
host_tick_rate                                1259435                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7398275                       # Number of instructions simulated
sim_ops                                       7601206                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022377                       # Number of seconds simulated
sim_ticks                                 22377388125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.497885                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  249896                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               261677                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                462                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5140                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            262779                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4011                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4704                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              693                       # Number of indirect misses.
system.cpu.branchPred.lookups                  295302                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11999                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          773                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1786130                       # Number of instructions committed
system.cpu.committedOps                       1823281                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.169789                       # CPI: cycles per instruction
system.cpu.discardedOps                         12841                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1008472                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             86009                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           467652                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1880260                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315478                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      351                       # number of quiesce instructions executed
system.cpu.numCycles                          5661655                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       351                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1249647     68.54%     68.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                    887      0.05%     68.59% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::MemRead                  88961      4.88%     73.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                483786     26.53%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1823281                       # Class of committed instruction
system.cpu.quiesceCycles                     30142166                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3781395                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          661                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        432332                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              149186                       # Transaction distribution
system.membus.trans_dist::ReadResp             153018                       # Transaction distribution
system.membus.trans_dist::WriteReq              67170                       # Transaction distribution
system.membus.trans_dist::WriteResp             67170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          231                       # Transaction distribution
system.membus.trans_dist::WriteClean               14                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3564                       # Transaction distribution
system.membus.trans_dist::ReadExReq               154                       # Transaction distribution
system.membus.trans_dist::ReadExResp              154                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3561                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           272                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       212271                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        212271                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        10496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        10496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           65                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       425763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       433998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       424542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       424542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 869036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       227840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       227840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        55081                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13867665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            644981                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001048                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032357                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  644305     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     676      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              644981                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1051938696                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8280500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            10108718                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1607500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6908465                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          890528045                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           18292000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2928671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       732168                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3660838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       732168                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2928671                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3660838                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3660838                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3660838                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7321677                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       335146                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       335146                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6558                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       806914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       847874                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       992852                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8913                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1705308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12910596                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     13565956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15789113                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1604932500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.2                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          772                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         7000                       # Tail queuing delay (ticks)
system.acctest.local_bus.respLayer18.occupancy     20736000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer18.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer10.occupancy    681985000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer10.utilization          3.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer4.occupancy    159248507                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer4.utilization          0.7                       # Layer utilization (%)
system.acctest.local_bus.reqLayer5.occupancy       590375                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer5.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer3.occupancy       351750                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer30.occupancy        27000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer30.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer31.occupancy      8701338                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer31.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer32.occupancy        49875                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer32.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer14.occupancy      3297875                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer14.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer12.occupancy      3429500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer12.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer13.occupancy   1187453802                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer13.utilization          5.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer20.occupancy      9728000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer20.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer22.occupancy      6434000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer22.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer4.occupancy     98360000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer4.utilization          0.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      3279000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer27.occupancy        13250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer27.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer26.occupancy        67625                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer26.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer25.occupancy     22682288                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer25.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer24.occupancy        23250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer24.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer29.occupancy        34000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer29.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer28.occupancy      7354274                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer28.utilization          0.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2928671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4393006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5857341                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13179018                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5857341                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4393006                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10250347                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2928671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10250347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10250347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23429365                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2196503                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10250347                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2196503                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14643353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4393006                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1510453                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5903459                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2196503                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14643353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3706956                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20546813                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       148783                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       148783                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        63488                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        63488                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        32824                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       382978                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       424542                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1049948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12255236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       258036                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       258036    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       258036                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    569046000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer8.occupancy      5888000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer8.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer10.occupancy      3412000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer10.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer1.occupancy     57469000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer4.occupancy    740354000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer4.utilization          3.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer9.occupancy       256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer9.utilization          0.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1972446818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17572024                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     29286707                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2019305548                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43930060                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43991372                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87921432                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2016376878                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61563396                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     29286707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2107226980                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20250628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9437188                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18612228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4231169                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       294913                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2588673                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11714683                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    735096514                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    155219545                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2928671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    904959412                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    410013892                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    421728753                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    831742646                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11714683                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1145110406                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    576948298                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2928671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1736702058                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       227904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       229568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       227904                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       227904                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3561                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3587                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10184567                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        74361                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10258927                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10184567                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10184567                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10184567                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        74361                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10258927                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8781828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9547112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        15680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4078912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       137217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              149183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          245                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63733                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29348018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    392442047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2196503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1510453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1144012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             426641034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         700707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17572024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    155219545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5857341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       732168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2196503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182278288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         700707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     46920042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    547661592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8053844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       732168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3706956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1144012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            608919322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     16394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    191321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006455206250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          163                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          163                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              273633                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              67572                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      149183                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63733                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149183                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63733                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    208                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3953                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4806213985                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  744875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8716807735                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32261.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58511.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        88                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   138878                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   59250                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149180                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63733                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  131013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    179                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.402825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   847.192166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.841135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          425      2.91%      2.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          442      3.03%      5.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          217      1.49%      7.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          185      1.27%      8.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          211      1.45%     10.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          223      1.53%     11.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          285      1.95%     13.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          185      1.27%     14.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12409     85.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14582                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     913.969325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1545.054478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           105     64.42%     64.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.61%     65.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17     10.43%     75.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      1.23%     76.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.61%     77.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.61%     77.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      4.91%     82.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            9      5.52%     88.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           11      6.75%     95.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.61%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.61%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      3.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           163                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     391.012270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    174.527514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    433.804032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              8      4.91%      4.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            35     21.47%     26.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            30     18.40%     44.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      8.59%     53.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      1.23%     54.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      2.45%     57.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      3.68%     60.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      2.45%     63.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      2.45%     65.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.84%     67.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.61%     68.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.61%     68.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.61%     69.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.61%     69.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           49     30.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           163                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9534400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4079040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9547112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4078912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       426.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    426.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22377252500                       # Total gap between requests
system.mem_ctrls.avgGap                     105098.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655636                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8771076                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16768                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29299040.457162376493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 391961561.867935776711                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2153602.544264758471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1510453.311673075194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1123991.766130212694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 749327.844086808502                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17572023.946829583496                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 155176644.414572387934                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5857341.315609861165                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 732167.664451232646                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2196502.993353697937                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       137217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          245                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    597988750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8022096680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43493590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34711680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18517035                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  24835846750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32422279125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 300865051375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3502091000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21091064250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1167310000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58238.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58462.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56632.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     65493.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46292.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 101370803.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5277063.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5543651.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1710005.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82386969.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1519934.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18433833675                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1210440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2733589950                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 702                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           351                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     53672358.262108                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    248977423.812334                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          351    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       958625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             351                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7219323500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18838997750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       847630                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           847630                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       847630                       # number of overall hits
system.cpu.icache.overall_hits::total          847630                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3561                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3561                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3561                       # number of overall misses
system.cpu.icache.overall_misses::total          3561                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    155287500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    155287500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    155287500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    155287500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       851191                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       851191                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       851191                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       851191                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004184                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43607.834878                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43607.834878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43607.834878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43607.834878                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3561                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3561                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3561                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3561                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149756875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149756875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149756875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149756875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004184                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004184                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004184                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004184                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42054.724796                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42054.724796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42054.724796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42054.724796                       # average overall mshr miss latency
system.cpu.icache.replacements                   3375                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       847630                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          847630                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3561                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3561                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    155287500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    155287500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       851191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       851191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43607.834878                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43607.834878                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149756875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149756875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004184                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004184                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42054.724796                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42054.724796                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.648667                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              892283                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3375                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            264.380148                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.648667                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850876                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850876                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1705942                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1705942                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       146118                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           146118                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       146118                       # number of overall hits
system.cpu.dcache.overall_hits::total          146118                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          563                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            563                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          563                       # number of overall misses
system.cpu.dcache.overall_misses::total           563                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     44461125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     44461125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     44461125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     44461125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       146681                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       146681                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       146681                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       146681                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003838                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003838                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003838                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003838                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78971.802842                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78971.802842                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78971.802842                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78971.802842                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          231                       # number of writebacks
system.cpu.dcache.writebacks::total               231                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          137                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     32602750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32602750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     32602750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     32602750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8769250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8769250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002904                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002904                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002904                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002904                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76532.276995                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76532.276995                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76532.276995                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76532.276995                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2146.695226                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2146.695226                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    420                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        91039                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91039                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21853000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21853000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        91328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        91328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75615.916955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75615.916955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          272                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          272                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20218125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20218125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8769250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8769250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74331.341912                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74331.341912                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21759.925558                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21759.925558                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22608125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22608125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        55353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82511.405109                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82511.405109                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12384625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12384625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002782                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002782                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80419.642857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80419.642857                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       212271                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       212271                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2208928500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2208928500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10406.171828                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10406.171828                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        57308                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        57308                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       154963                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       154963                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2147935946                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2147935946                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13860.960010                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13860.960010                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.243575                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7926                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               434                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.262673                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.243575                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2285318                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2285318                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26058321250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26058596250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    416                       # Simulator instruction rate (inst/s)
host_mem_usage                                8692352                       # Number of bytes of host memory used
host_op_rate                                      428                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17767.90                       # Real time elapsed on the host
host_tick_rate                                1259444                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7398284                       # Number of instructions simulated
sim_ops                                       7601221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022378                       # Number of seconds simulated
sim_ticks                                 22377663125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.497189                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  249898                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               261681                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                463                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5142                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            262779                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4011                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4704                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              693                       # Number of indirect misses.
system.cpu.branchPred.lookups                  295309                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12002                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          773                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1786139                       # Number of instructions committed
system.cpu.committedOps                       1823296                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.170019                       # CPI: cycles per instruction
system.cpu.discardedOps                         12848                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1008491                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             86009                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           467655                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1880638                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315455                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      351                       # number of quiesce instructions executed
system.cpu.numCycles                          5662095                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       351                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1249655     68.54%     68.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                    887      0.05%     68.59% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::MemRead                  88967      4.88%     73.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                483786     26.53%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1823296                       # Class of committed instruction
system.cpu.quiesceCycles                     30142166                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3781457                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          662                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3828                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        432341                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              149186                       # Transaction distribution
system.membus.trans_dist::ReadResp             153023                       # Transaction distribution
system.membus.trans_dist::WriteReq              67170                       # Transaction distribution
system.membus.trans_dist::WriteResp             67170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          233                       # Transaction distribution
system.membus.trans_dist::WriteClean               14                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3567                       # Transaction distribution
system.membus.trans_dist::ReadExReq               154                       # Transaction distribution
system.membus.trans_dist::ReadExResp              154                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3563                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           274                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       212271                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        212271                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        10504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        10504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           65                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       425769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       434004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       424542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       424542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 869050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       228032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       228032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        55337                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13868113                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            644985                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001048                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032357                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  644309     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     676      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              644985                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1051952321                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8280500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            10115968                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1607500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6919965                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          890528045                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           18307000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2928635                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       732159                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3660793                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       732159                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2928635                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3660793                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3660793                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3660793                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7321587                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       335146                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       335146                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6558                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       806914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       847874                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       992852                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8913                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1705308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12910596                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     13565956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15789113                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1604932500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.2                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          772                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         7000                       # Tail queuing delay (ticks)
system.acctest.local_bus.respLayer18.occupancy     20736000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer18.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer10.occupancy    681985000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer10.utilization          3.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer4.occupancy    159248507                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer4.utilization          0.7                       # Layer utilization (%)
system.acctest.local_bus.reqLayer5.occupancy       590375                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer5.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer3.occupancy       351750                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer30.occupancy        27000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer30.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer31.occupancy      8701338                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer31.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer32.occupancy        49875                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer32.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer14.occupancy      3297875                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer14.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer12.occupancy      3429500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer12.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer13.occupancy   1187453802                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer13.utilization          5.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer20.occupancy      9728000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer20.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer22.occupancy      6434000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer22.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer4.occupancy     98360000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer4.utilization          0.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      3279000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer27.occupancy        13250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer27.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer26.occupancy        67625                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer26.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer25.occupancy     22682288                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer25.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer24.occupancy        23250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer24.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer29.occupancy        34000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer29.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer28.occupancy      7354274                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer28.utilization          0.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2928635                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4392952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5857269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13178856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5857269                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4392952                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10250221                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2928635                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10250221                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10250221                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23429077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2196476                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10250221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2196476                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14643173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4392952                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1510435                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5903387                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2196476                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14643173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3706911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20546560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       148783                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       148783                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        63488                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        63488                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        32824                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       382978                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       424542                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1049948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12255236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       258036                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       258036    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       258036                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    569046000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer8.occupancy      5888000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer8.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer10.occupancy      3412000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer10.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer1.occupancy     57469000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer4.occupancy    740354000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer4.utilization          3.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer9.occupancy       256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer9.utilization          0.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1972422578                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17571808                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     29286347                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2019280733                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43929520                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43990831                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87920351                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2016352098                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61562639                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     29286347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2107201084                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20250628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9437188                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18612228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4231169                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       294913                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2588673                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11714539                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    735087480                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    155217637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2928635                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    904948291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    410008853                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    421723571                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    831732424                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11714539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1145096334                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    576941208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2928635                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1736680715                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       228032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       229696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       228032                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       228032                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3563                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3589                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10190161                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        74360                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10264521                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10190161                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10190161                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10190161                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        74360                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10264521                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8781828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9547240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        15808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4079040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       137217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              149185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          247                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63735                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29347658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    392437224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2196476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1510435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1149718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             426641511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         706419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17571808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    155217637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5857269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       732159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2196476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182281768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         706419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     46919466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    547654862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8053745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       732159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3706911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1149718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            608923279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     16394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    191321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006455206250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          163                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          163                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              273639                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              67572                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      149185                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63735                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149185                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63735                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    208                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3953                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4806213985                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  744885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8716860235                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32261.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58511.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        88                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   138880                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   59250                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149182                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63735                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  131013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    179                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.402825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   847.192166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.841135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          425      2.91%      2.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          442      3.03%      5.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          217      1.49%      7.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          185      1.27%      8.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          211      1.45%     10.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          223      1.53%     11.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          285      1.95%     13.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          185      1.27%     14.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12409     85.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14582                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     913.969325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1545.054478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           105     64.42%     64.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.61%     65.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17     10.43%     75.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      1.23%     76.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.61%     77.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.61%     77.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      4.91%     82.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            9      5.52%     88.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           11      6.75%     95.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.61%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.61%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      3.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           163                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     391.012270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    174.527514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    433.804032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              8      4.91%      4.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            35     21.47%     26.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            30     18.40%     44.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      8.59%     53.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      1.23%     54.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      2.45%     57.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      3.68%     60.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      2.45%     63.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      2.45%     65.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.84%     67.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.61%     68.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.61%     68.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.61%     69.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.61%     69.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           49     30.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           163                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9534528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4079040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9547240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4079040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       426.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    426.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22377618750                       # Total gap between requests
system.mem_ctrls.avgGap                     105098.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655636                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8771076                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16768                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29298680.400078639388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 391956745.036575436592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2153576.078556683846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1510434.749651724473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1129697.942934780847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 749318.635566867306                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17571808.003522261977                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 155174737.442563056946                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5857269.334507420659                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 732158.666813427582                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2196476.000440282747                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       137217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          247                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    597988750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8022096680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43493590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34711680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18569535                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  24835846750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32422279125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 300865051375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3502091000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21091064250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1167310000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58238.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58462.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56632.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     65493.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46192.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 100549986.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5277063.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5543651.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1710005.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82386969.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1519934.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18433833675                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1210440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2733864950                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 702                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           351                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     53672358.262108                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    248977423.812334                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          351    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       958625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             351                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7219598500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18838997750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       847642                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           847642                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       847642                       # number of overall hits
system.cpu.icache.overall_hits::total          847642                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3563                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3563                       # number of overall misses
system.cpu.icache.overall_misses::total          3563                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    155416250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    155416250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    155416250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    155416250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       851205                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       851205                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       851205                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       851205                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004186                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004186                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004186                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004186                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43619.492001                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43619.492001                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43619.492001                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43619.492001                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3563                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3563                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3563                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3563                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149881250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149881250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149881250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149881250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004186                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004186                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004186                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004186                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42066.025821                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42066.025821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42066.025821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42066.025821                       # average overall mshr miss latency
system.cpu.icache.replacements                   3378                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       847642                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          847642                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3563                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3563                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    155416250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    155416250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       851205                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       851205                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004186                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004186                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43619.492001                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43619.492001                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149881250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149881250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42066.025821                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42066.025821                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.648696                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2465703                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3816                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            646.148585                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.648696                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850876                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850876                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1705973                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1705973                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       146122                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           146122                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       146122                       # number of overall hits
system.cpu.dcache.overall_hits::total          146122                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          565                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            565                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          565                       # number of overall misses
system.cpu.dcache.overall_misses::total           565                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     44581750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     44581750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     44581750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     44581750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       146687                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       146687                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       146687                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       146687                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003852                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003852                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003852                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003852                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78905.752212                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78905.752212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78905.752212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78905.752212                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.dcache.writebacks::total               233                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          137                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          428                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          428                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     32720125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32720125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     32720125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     32720125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8769250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8769250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002918                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002918                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002918                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002918                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76448.890187                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76448.890187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76448.890187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76448.890187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2146.695226                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2146.695226                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    422                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        91043                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91043                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          291                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           291                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21973625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21973625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        91334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        91334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75510.738832                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75510.738832                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20335500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20335500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8769250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8769250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74217.153285                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74217.153285                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21759.925558                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21759.925558                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22608125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22608125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        55353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82511.405109                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82511.405109                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12384625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12384625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002782                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002782                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80419.642857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80419.642857                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       212271                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       212271                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2208928500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2208928500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10406.171828                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10406.171828                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        57308                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        57308                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       154963                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       154963                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2147935946                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2147935946                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13860.960010                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13860.960010                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.243584                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              150470                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               940                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            160.074468                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.243584                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2285344                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2285344                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26058596250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
