0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/nages/verilog_projects/Combinational Circuits/Half Adder/Half Adder.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/nages/verilog_projects/Combinational Circuits/Half Adder/Half Adder.srcs/sources_1/new/half_adder.v,1752313784,verilog,,,,half_adder,,,,,,,,
