
@inproceedings{Hri2002,
 author = {M. S. Hrishikesh and Doug Burger and Norman P. Jouppi and Stephen W. Keckler and Keith I. Farkas and Premkishore Shivakumar},
 title = {The optimal logic depth per pipeline stage is 6 to 8 {FO4} inverter delays},
 booktitle = {Proceedings of the 29th annual international symposium on computer architecture},
 year = {2002},
 isbn = {0-7695-1605-X},
 pages = {14--24},
 location = {Anchorage, Alaska},
 publisher = {IEEE Computer Society},
 }

@inproceedings{Sprangle2002,
 author = {Eric Sprangle and Doug Carmean},
 title = {Increasing processor performance by implementing deeper pipelines},
 booktitle = {Proceedings of the 29th annual international symposium on Computer architecture},
 year = {2002},
 isbn = {0-7695-1605-X},
 pages = {25--34},
 location = {Anchorage, Alaska},
 publisher = {IEEE Computer Society},
 }


@ARTICLE{LeisersonSaxe1991,
  AUTHOR =	 {Leiserson, C. E. and Saxe, J. B.},
  JOURNAL =	 {Algorithmica},
  TITLE =	 {Retiming Synchronous Circuitry},
  YEAR =	 1991,
  VOLUME =	 6,
  NUMBER =	 1,
  PAGES =	 {5 -- 35}
}
