coh_wrapper_l2_inclusive_cache_bank_sched_0_1   coh_wrapper_l2_inclusive_cache_bank_sched_0_1   10
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   NONE   26.5625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   bank   18.3125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   194.625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_0_0_0_0   5
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   62.75
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_1   33.5
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_1   70.125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_1   12
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_1   34.6875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_0_0   0.875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_0_0_1   2
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_0_1_1   0.3125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_1   2.8125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_0_1_0   0.375
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_0_1_1   0.875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_1_0   6.25
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_1_0_0   32.375
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_0_1   4.0625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_0_0_0_1   0.375
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_1_1   1.5
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_1_0_1   3.5
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_1_1_0   4.125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_1_1_1_0_1   2
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_1_1_1_1_1   2
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   4
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   NONE   33.9375
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   2108.19
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   36
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   coh_wrapper_l2_inclusive_cache_bank_sched_1   568
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_1   89
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   tile_prci_domain_core1_1   74.375
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   tile_prci_domain_core1_0_1   74.25
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   tile_prci_domain_core1_0_0_0_0_1   2.5625
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   tile_prci_domain_core1_0_0_1_1   2.5625
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   tile_prci_domain_core2_1_0   28.125
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   tile_prci_domain_core2_0_1_0_0   3.8125
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   tile_prci_domain_core2_0_0_1   19.0625
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   tile_prci_domain_core2_0_1_0_1   6.3125
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   tile_prci_domain_core2_1_1_0   12.625
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   tile_prci_domain_core2_1_1_1_0_1   2.5
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   tile_prci_domain_core2_1_1_1_1_1   3.8125
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   41
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   138.25
