// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/5/CPU.hdl
/**
 * The Hack Central Processing unit (CPU).
 * Parses the binary code in the instruction input and executes it according to the
 * Hack machine language specification. In the case of a C-instruction, computes the
 * function specified by the instruction. If the instruction specifies to read a memory
 * value, the inM input is expected to contain this value. If the instruction specifies
 * to write a value to the memory, sets the outM output to this value, sets the addressM
 * output to the target address, and asserts the writeM output (when writeM = 0, any
 * value may appear in outM).
 * If the reset input is 0, computes the address of the next instruction and sets the
 * pc output to that value. If the reset input is 1, sets pc to 0.
 * Note: The outM and writeM outputs are combinational: they are affected by the
 * instruction's execution during the current cycle. The addressM and pc outputs are
 * clocked: although they are affected by the instruction's execution, they commit to
 * their new values only in the next cycle.
 */
CHIP CPU {

    IN  inM[16],         // M value input  (M = contents of RAM[A])
        instruction[16], // Instruction for execution
        reset;           // Signals whether to re-start the current
                         // program (reset==1) or continue executing
                         // the current program (reset==0).

    OUT outM[16],        // M value output
        writeM,          // Write to M? 
        addressM[15],    // Address in data memory (of M)
        pc[15];          // address of next instruction

    PARTS:
	Not(in=instruction[15], out=AC)
	Mux16(a=ALUOut,b=instruction,sel=AC,out=AReg);
	
	Or(a=AC, b=instruction[5],out=ALoad)
	ARegister(in=AReg,load=ALoad, out=ARegOut, out[0..14]=address);

	And(a=instruction[15], b=instruction[4],out=DLoad);
	DRegister(in=ALUOut,load=DLoad, out=ALUIn);

	And(a=instruction[12], b=instruction[15], out=ALUsel);
	Mux16(a=ARegOut, b=inM, sel=ALUsel, out=ALUIn2);

	ALU(x=ALUIn,y=ALUIn2, zx=instruction[11],nx=instruction[10],zy=instruction[9]
	,ny=instruction[8],f=instruction[7],no=instruction[6],zr=zr,ng=ng, out=ALUout,out=outM);

	And(a=instruction[3],b=instruction[15],out=writeM);
	
	And(a=instruction[15],b=instruction[0],out=JGT);
	And(a=instruction[15],b=instruction[1],out=GEQ);
	And(a=instruction[15],b=instruction[2],out=JLT);

	Not(in=zr,out=NotZR);
	Not(in=ng,out=NotNG);
	And(a=NotZR,b=NotNG,out=numPositive);

	And(a=JGT,b=numPositive,out=fPositive);
	And(a=JEQ,b=zr,out=fZero);
	And(a=JLT,b=ng,out=fNegative);

	Or(a=fZero, b=fPositive,fNotNegative);
	Or(a=fNegative,b=fNotnegative,out=PCload);

	PC(in=ARegOut, load=PCload, inc=true, reset=reset, out[0..14]=pc);
	














}