<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>8.000</TargetClockPeriod>
    <AchievedClockPeriod>5.022</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>5.022</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>5.022</CP_SYNTH>
    <CP_TARGET>8.000</CP_TARGET>
    <SLACK_FINAL>2.978</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>2.978</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>2.978</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>2.978</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>6</BRAM>
      <CLB>0</CLB>
      <DSP>88</DSP>
      <FF>15241</FF>
      <LATCH>0</LATCH>
      <LUT>20704</LUT>
      <SRL>194</SRL>
      <URAM>1</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>2688</BRAM>
      <CLB>0</CLB>
      <DSP>5952</DSP>
      <FF>1743360</FF>
      <LUT>871680</LUT>
      <URAM>640</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="backprop" DISPNAME="inst" RTLNAME="backprop">
      <SubModules count="26">activations1_U activations2_U dactivations1_U dactivations2_U dadddsub_64ns_64ns_64_4_full_dsp_1_U129 ddiv_64ns_64ns_64_14_no_dsp_1_U131 delta_weights1_U delta_weights2_U delta_weights3_U dexp_64ns_64ns_64_10_full_dsp_1_U132 dmul_64ns_64ns_64_4_max_dsp_1_U130 grp_RELU_clone_fu_366 grp_RELU_fu_335 grp_get_delta_matrix_weights1_1_fu_438 grp_get_delta_matrix_weights2_fu_422 grp_get_delta_matrix_weights3_fu_402 grp_get_oracle_activations1_1_fu_429 grp_get_oracle_activations2_1_fu_411 grp_matrix_vector_product_with_bias_input_layer_1_fu_323 grp_matrix_vector_product_with_bias_output_layer_1_fu_351 grp_matrix_vector_product_with_bias_second_layer_1_fu_341 grp_soft_max_fu_376 grp_take_difference_1_fu_386 grp_update_weights_1_fu_447 oracle_activations1_U oracle_activations2_U</SubModules>
      <Resources BRAM="6" DSP="88" FF="15241" LUT="20704" URAM="1"/>
      <LocalResources FF="2253" LUT="133"/>
    </RtlModule>
    <RtlModule CELL="inst/activations1_U" BINDMODULE="backprop_activations1_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="activations1_RAM_AUTO_1R1W" DISPNAME="activations1_U" RTLNAME="backprop_activations1_RAM_AUTO_1R1W">
      <Resources FF="64" LUT="66"/>
    </RtlModule>
    <RtlModule CELL="inst/activations2_U" BINDMODULE="backprop_activations1_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="activations1_RAM_AUTO_1R1W" DISPNAME="activations2_U" RTLNAME="backprop_activations1_RAM_AUTO_1R1W">
      <Resources FF="64" LUT="160"/>
    </RtlModule>
    <RtlModule CELL="inst/dactivations1_U" BINDMODULE="backprop_activations1_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="activations1_RAM_AUTO_1R1W" DISPNAME="dactivations1_U" RTLNAME="backprop_activations1_RAM_AUTO_1R1W">
      <Resources FF="64" LUT="64"/>
    </RtlModule>
    <RtlModule CELL="inst/dactivations2_U" BINDMODULE="backprop_activations1_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="activations1_RAM_AUTO_1R1W" DISPNAME="dactivations2_U" RTLNAME="backprop_activations1_RAM_AUTO_1R1W">
      <Resources FF="64" LUT="96"/>
    </RtlModule>
    <RtlModule CELL="inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129" BINDMODULE="backprop_dadddsub_64ns_64ns_64_4_full_dsp_1" DEPTH="1" TYPE="resource" MODULENAME="dadddsub_64ns_64ns_64_4_full_dsp_1" DISPNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U129" RTLNAME="backprop_dadddsub_64ns_64ns_64_4_full_dsp_1">
      <Resources DSP="3" FF="370" LUT="723"/>
      <LocalResources FF="129" LUT="6"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U129" SOURCE="data/benchmarks/backprop/backprop.c:343" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="dactivations1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U129" SOURCE="data/benchmarks/backprop/backprop.c:344" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="dactivations2"/>
    </RtlModule>
    <RtlModule CELL="inst/ddiv_64ns_64ns_64_14_no_dsp_1_U131" BINDMODULE="backprop_ddiv_64ns_64ns_64_14_no_dsp_1" DEPTH="1" TYPE="rtl" MODULENAME="ddiv_64ns_64ns_64_14_no_dsp_1" DISPNAME="ddiv_64ns_64ns_64_14_no_dsp_1_U131" RTLNAME="backprop_ddiv_64ns_64ns_64_14_no_dsp_1">
      <Resources FF="1392" LUT="3215"/>
      <LocalResources FF="128"/>
    </RtlModule>
    <RtlModule CELL="inst/delta_weights1_U" BINDMODULE="backprop_delta_weights1_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="delta_weights1_RAM_AUTO_1R1W" DISPNAME="delta_weights1_U" RTLNAME="backprop_delta_weights1_RAM_AUTO_1R1W">
      <Resources BRAM="4"/>
    </RtlModule>
    <RtlModule CELL="inst/delta_weights2_U" BINDMODULE="backprop_delta_weights2_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="delta_weights2_RAM_AUTO_1R1W" DISPNAME="delta_weights2_U" RTLNAME="backprop_delta_weights2_RAM_AUTO_1R1W">
      <Resources URAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="delta_weights2_U" SOURCE="data/benchmarks/backprop/backprop.c:350" STORAGESIZE="64 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="delta_weights2"/>
    </RtlModule>
    <RtlModule CELL="inst/delta_weights3_U" BINDMODULE="backprop_delta_weights3_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="delta_weights3_RAM_AUTO_1R1W" DISPNAME="delta_weights3_U" RTLNAME="backprop_delta_weights3_RAM_AUTO_1R1W">
      <Resources BRAM="2"/>
    </RtlModule>
    <RtlModule CELL="inst/dexp_64ns_64ns_64_10_full_dsp_1_U132" BINDMODULE="backprop_dexp_64ns_64ns_64_10_full_dsp_1" DEPTH="1" TYPE="rtl" MODULENAME="dexp_64ns_64ns_64_10_full_dsp_1" DISPNAME="dexp_64ns_64ns_64_10_full_dsp_1_U132" RTLNAME="backprop_dexp_64ns_64ns_64_10_full_dsp_1">
      <Resources DSP="26" FF="777" LUT="1844"/>
      <LocalResources FF="64"/>
    </RtlModule>
    <RtlModule CELL="inst/dmul_64ns_64ns_64_4_max_dsp_1_U130" BINDMODULE="backprop_dmul_64ns_64ns_64_4_max_dsp_1" DEPTH="1" TYPE="resource" MODULENAME="dmul_64ns_64ns_64_4_max_dsp_1" DISPNAME="dmul_64ns_64ns_64_4_max_dsp_1_U130" RTLNAME="backprop_dmul_64ns_64ns_64_4_max_dsp_1">
      <Resources DSP="8" FF="213" LUT="106"/>
      <LocalResources FF="128" LUT="2"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U130" SOURCE="data/benchmarks/backprop/backprop.c:340" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="activations1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U130" SOURCE="data/benchmarks/backprop/backprop.c:341" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="activations2"/>
      <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U130" SOURCE="data/benchmarks/backprop/backprop.c:349" STORAGESIZE="64 832 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="delta_weights1"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U130" SOURCE="data/benchmarks/backprop/backprop.c:351" STORAGESIZE="64 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="delta_weights3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="backprop_loop1" OPTYPE="add" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U130" SOURCE="data/benchmarks/backprop/backprop.c:356" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln356"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_RELU_clone_fu_366" DEPTH="1" TYPE="function" MODULENAME="RELU_clone" DISPNAME="grp_RELU_clone_fu_366" RTLNAME="backprop_RELU_clone">
      <Resources FF="621" LUT="538"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_RELU_fu_335" DEPTH="1" TYPE="function" MODULENAME="RELU" DISPNAME="grp_RELU_fu_335" RTLNAME="backprop_RELU">
      <SubModules count="4">dadddsub_64ns_64ns_64_4_full_dsp_1_U12 ddiv_64ns_64ns_64_14_no_dsp_1_U14 dexp_64ns_64ns_64_10_full_dsp_1_U15 dmul_64ns_64ns_64_4_max_dsp_1_U13</SubModules>
      <Resources DSP="37" FF="2858" LUT="5860"/>
      <LocalResources FF="300" LUT="32"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12" BINDMODULE="backprop_dadddsub_64ns_64ns_64_4_full_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="dadddsub_64ns_64ns_64_4_full_dsp_1" DISPNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U12" RTLNAME="backprop_dadddsub_64ns_64ns_64_4_full_dsp_1">
      <Resources DSP="3" FF="367" LUT="699"/>
      <LocalResources FF="128" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="RELU_loop1" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U12" SOURCE="data/benchmarks/backprop/backprop.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="sub"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="RELU_loop1" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U12" SOURCE="data/benchmarks/backprop/backprop.c:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_RELU_fu_335/ddiv_64ns_64ns_64_14_no_dsp_1_U14" BINDMODULE="backprop_ddiv_64ns_64ns_64_14_no_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="ddiv_64ns_64ns_64_14_no_dsp_1" DISPNAME="ddiv_64ns_64ns_64_14_no_dsp_1_U14" RTLNAME="backprop_ddiv_64ns_64ns_64_14_no_dsp_1">
      <Resources FF="1264" LUT="3180"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="RELU_loop1" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_14_no_dsp_1_U14" SOURCE="data/benchmarks/backprop/backprop.c:39" STORAGESUBTYPE="" URAM="0" VARIABLE="div"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_RELU_fu_335/dexp_64ns_64ns_64_10_full_dsp_1_U15" BINDMODULE="backprop_dexp_64ns_64ns_64_10_full_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="dexp_64ns_64ns_64_10_full_dsp_1" DISPNAME="dexp_64ns_64ns_64_10_full_dsp_1_U15" RTLNAME="backprop_dexp_64ns_64ns_64_10_full_dsp_1">
      <Resources DSP="26" FF="714" LUT="1845"/>
      <LocalResources FF="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="9" LOOP="RELU_loop1" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_10_full_dsp_1_U15" SOURCE="data/benchmarks/backprop/backprop.c:39" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_RELU_fu_335/dmul_64ns_64ns_64_4_max_dsp_1_U13" BINDMODULE="backprop_dmul_64ns_64ns_64_4_max_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="dmul_64ns_64ns_64_4_max_dsp_1" DISPNAME="dmul_64ns_64ns_64_4_max_dsp_1_U13" RTLNAME="backprop_dmul_64ns_64ns_64_4_max_dsp_1">
      <Resources DSP="8" FF="213" LUT="104"/>
      <LocalResources FF="128"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="3" LOOP="RELU_loop1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U13" SOURCE="data/benchmarks/backprop/backprop.c:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_get_delta_matrix_weights1_1_fu_438" DEPTH="1" TYPE="function" MODULENAME="get_delta_matrix_weights1_1" DISPNAME="grp_get_delta_matrix_weights1_1_fu_438" RTLNAME="backprop_get_delta_matrix_weights1_1">
      <Resources FF="108" LUT="37"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_get_delta_matrix_weights2_fu_422" DEPTH="1" TYPE="function" MODULENAME="get_delta_matrix_weights2" DISPNAME="grp_get_delta_matrix_weights2_fu_422" RTLNAME="backprop_get_delta_matrix_weights2">
      <Resources FF="189" LUT="150"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_get_delta_matrix_weights3_fu_402" DEPTH="1" TYPE="function" MODULENAME="get_delta_matrix_weights3" DISPNAME="grp_get_delta_matrix_weights3_fu_402" RTLNAME="backprop_get_delta_matrix_weights3">
      <Resources FF="105" LUT="228"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_get_oracle_activations1_1_fu_429" DEPTH="1" TYPE="function" MODULENAME="get_oracle_activations1_1" DISPNAME="grp_get_oracle_activations1_1_fu_429" RTLNAME="backprop_get_oracle_activations1_1">
      <Resources FF="242" LUT="300"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_get_oracle_activations2_1_fu_411" DEPTH="1" TYPE="function" MODULENAME="get_oracle_activations2_1" DISPNAME="grp_get_oracle_activations2_1_fu_411" RTLNAME="backprop_get_oracle_activations2_1">
      <SubModules count="1">dmul_64ns_64ns_64_4_max_dsp_1_U86</SubModules>
      <Resources DSP="8" FF="451" LUT="240"/>
      <LocalResources FF="238" LUT="104"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_get_oracle_activations2_1_fu_411/dmul_64ns_64ns_64_4_max_dsp_1_U86" BINDMODULE="backprop_dmul_64ns_64ns_64_4_max_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="dmul_64ns_64ns_64_4_max_dsp_1" DISPNAME="dmul_64ns_64ns_64_4_max_dsp_1_U86" RTLNAME="backprop_dmul_64ns_64ns_64_4_max_dsp_1">
      <Resources DSP="8" FF="213" LUT="136"/>
      <LocalResources FF="128" LUT="32"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="3" LOOP="get_oracle_activations2_loop1_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U86" SOURCE="data/benchmarks/backprop/backprop.c:147" STORAGESUBTYPE="" URAM="0" VARIABLE="mul8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="3" LOOP="get_oracle_activations2_loop1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U86" SOURCE="data/benchmarks/backprop/backprop.c:149" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323" DEPTH="1" TYPE="function" MODULENAME="matrix_vector_product_with_bias_input_layer_1" DISPNAME="grp_matrix_vector_product_with_bias_input_layer_1_fu_323" RTLNAME="backprop_matrix_vector_product_with_bias_input_layer_1">
      <SubModules count="1">grp_add_bias_to_activations_clone_1_fu_136</SubModules>
      <Resources DSP="3" FF="648" LUT="853"/>
      <LocalResources FF="260" LUT="36"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136" DEPTH="2" TYPE="function" MODULENAME="add_bias_to_activations_clone_1" DISPNAME="grp_add_bias_to_activations_clone_1_fu_136" RTLNAME="backprop_add_bias_to_activations_clone_1">
      <SubModules count="1">dadd_64ns_64ns_64_4_full_dsp_1_U1</SubModules>
      <Resources DSP="3" FF="388" LUT="817"/>
      <LocalResources FF="19" LUT="36"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1" BINDMODULE="backprop_dadd_64ns_64ns_64_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="dadd_64ns_64ns_64_4_full_dsp_1" DISPNAME="dadd_64ns_64ns_64_4_full_dsp_1_U1" RTLNAME="backprop_dadd_64ns_64ns_64_4_full_dsp_1">
      <Resources DSP="3" FF="369" LUT="781"/>
      <LocalResources FF="128"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_bias_to_activations_loop1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_4_full_dsp_1_U1" SOURCE="data/benchmarks/backprop/backprop.c:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_bias_to_activations_loop1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_4_full_dsp_1_U1" SOURCE="data/benchmarks/backprop/backprop.c:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351" DEPTH="1" TYPE="function" MODULENAME="matrix_vector_product_with_bias_output_layer_1" DISPNAME="grp_matrix_vector_product_with_bias_output_layer_1_fu_351" RTLNAME="backprop_matrix_vector_product_with_bias_output_layer_1">
      <SubModules count="1">grp_add_bias_to_activations_1_fu_145</SubModules>
      <Resources FF="749" LUT="758"/>
      <LocalResources FF="543" LUT="309"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/grp_add_bias_to_activations_1_fu_145" DEPTH="2" TYPE="function" MODULENAME="add_bias_to_activations_1" DISPNAME="grp_add_bias_to_activations_1_fu_145" RTLNAME="backprop_add_bias_to_activations_1">
      <Resources FF="206" LUT="449"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341" DEPTH="1" TYPE="function" MODULENAME="matrix_vector_product_with_bias_second_layer_1" DISPNAME="grp_matrix_vector_product_with_bias_second_layer_1_fu_341" RTLNAME="backprop_matrix_vector_product_with_bias_second_layer_1">
      <SubModules count="1">grp_add_bias_to_activations_clone_1_fu_115</SubModules>
      <Resources DSP="3" FF="624" LUT="970"/>
      <LocalResources FF="236" LUT="153"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115" DEPTH="2" TYPE="function" MODULENAME="add_bias_to_activations_clone_1" DISPNAME="grp_add_bias_to_activations_clone_1_fu_115" RTLNAME="backprop_add_bias_to_activations_clone_1">
      <SubModules count="1">dadd_64ns_64ns_64_4_full_dsp_1_U1</SubModules>
      <Resources DSP="3" FF="388" LUT="817"/>
      <LocalResources FF="19" LUT="36"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1" BINDMODULE="backprop_dadd_64ns_64ns_64_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="dadd_64ns_64ns_64_4_full_dsp_1" DISPNAME="dadd_64ns_64ns_64_4_full_dsp_1_U1" RTLNAME="backprop_dadd_64ns_64ns_64_4_full_dsp_1">
      <Resources DSP="3" FF="369" LUT="781"/>
      <LocalResources FF="128"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_bias_to_activations_loop1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_4_full_dsp_1_U1" SOURCE="data/benchmarks/backprop/backprop.c:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_bias_to_activations_loop1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_4_full_dsp_1_U1" SOURCE="data/benchmarks/backprop/backprop.c:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_soft_max_fu_376" DEPTH="1" TYPE="function" MODULENAME="soft_max" DISPNAME="grp_soft_max_fu_376" RTLNAME="backprop_soft_max">
      <Resources FF="483" LUT="438"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_take_difference_1_fu_386" DEPTH="1" TYPE="function" MODULENAME="take_difference_1" DISPNAME="grp_take_difference_1_fu_386" RTLNAME="backprop_take_difference_1">
      <Resources FF="403" LUT="246"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_447" DEPTH="1" TYPE="function" MODULENAME="update_weights_1" DISPNAME="grp_update_weights_1_fu_447" RTLNAME="backprop_update_weights_1">
      <SubModules count="1">dsqrt_64ns_64ns_64_12_no_dsp_1_U112</SubModules>
      <Resources FF="2371" LUT="3423"/>
      <LocalResources FF="1594" LUT="1545"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112" BINDMODULE="backprop_dsqrt_64ns_64ns_64_12_no_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="dsqrt_64ns_64ns_64_12_no_dsp_1" DISPNAME="dsqrt_64ns_64ns_64_12_no_dsp_1_U112" RTLNAME="backprop_dsqrt_64ns_64ns_64_12_no_dsp_1">
      <Resources FF="777" LUT="1878"/>
      <LocalResources FF="64" LUT="192"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_12_no_dsp_1_U112" SOURCE="data/benchmarks/backprop/backprop.c:235" STORAGESUBTYPE="" URAM="0" VARIABLE="norm_1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_12_no_dsp_1_U112" SOURCE="data/benchmarks/backprop/backprop.c:236" STORAGESUBTYPE="" URAM="0" VARIABLE="bias_norm"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_12_no_dsp_1_U112" SOURCE="data/benchmarks/backprop/backprop.c:273" STORAGESUBTYPE="" URAM="0" VARIABLE="norm_4"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_12_no_dsp_1_U112" SOURCE="data/benchmarks/backprop/backprop.c:274" STORAGESUBTYPE="" URAM="0" VARIABLE="bias_norm_3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_12_no_dsp_1_U112" SOURCE="data/benchmarks/backprop/backprop.c:311" STORAGESUBTYPE="" URAM="0" VARIABLE="norm_7"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_12_no_dsp_1_U112" SOURCE="data/benchmarks/backprop/backprop.c:312" STORAGESUBTYPE="" URAM="0" VARIABLE="bias_norm_6"/>
    </RtlModule>
    <RtlModule CELL="inst/oracle_activations1_U" BINDMODULE="backprop_activations1_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="activations1_RAM_AUTO_1R1W" DISPNAME="oracle_activations1_U" RTLNAME="backprop_activations1_RAM_AUTO_1R1W">
      <Resources FF="64" LUT="64"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="oracle_activations1_U" SOURCE="data/benchmarks/backprop/backprop.c:352" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="oracle_activations1"/>
    </RtlModule>
    <RtlModule CELL="inst/oracle_activations2_U" BINDMODULE="backprop_activations1_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="activations1_RAM_AUTO_1R1W" DISPNAME="oracle_activations2_U" RTLNAME="backprop_activations1_RAM_AUTO_1R1W">
      <Resources FF="64" LUT="192"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="oracle_activations2_U" SOURCE="data/benchmarks/backprop/backprop.c:353" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="oracle_activations2"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="4.985" DATAPATH_LOGIC_DELAY="4.901" DATAPATH_NET_DELAY="0.084" ENDPOINT_PIN="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[0]" LOGIC_LEVELS="12" MAX_FANOUT="1" SLACK="2.978" STARTPOINT_PIN="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK">
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.985" DATAPATH_LOGIC_DELAY="4.901" DATAPATH_NET_DELAY="0.084" ENDPOINT_PIN="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[10]" LOGIC_LEVELS="12" MAX_FANOUT="1" SLACK="2.978" STARTPOINT_PIN="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK">
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.985" DATAPATH_LOGIC_DELAY="4.901" DATAPATH_NET_DELAY="0.084" ENDPOINT_PIN="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[11]" LOGIC_LEVELS="12" MAX_FANOUT="1" SLACK="2.978" STARTPOINT_PIN="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK">
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.985" DATAPATH_LOGIC_DELAY="4.901" DATAPATH_NET_DELAY="0.084" ENDPOINT_PIN="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[12]" LOGIC_LEVELS="12" MAX_FANOUT="1" SLACK="2.978" STARTPOINT_PIN="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK">
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.985" DATAPATH_LOGIC_DELAY="4.901" DATAPATH_NET_DELAY="0.084" ENDPOINT_PIN="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[13]" LOGIC_LEVELS="12" MAX_FANOUT="1" SLACK="2.978" STARTPOINT_PIN="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK">
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/backprop_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/backprop_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/backprop_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/backprop_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/backprop_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/backprop_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Wed Jul 09 03:44:52 -03 2025"/>
    <item NAME="Version" VALUE="2023.2 (Build 4023990 on Oct 11 2023)"/>
    <item NAME="Project" VALUE="BACKPROP"/>
    <item NAME="Solution" VALUE="solution0 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="virtexuplusHBM"/>
    <item NAME="Target device" VALUE="xcu50-fsvh2104-2-e"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="8 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="8 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

