eagle_s20
12 22 1367 6556 1000000000 9 0
-3.491 0.029 CortexM0_SoC eagle_s20 BG256 Detail 8 1
clock: clk
12 1000000000 6556 4
Setup check
22 3
Endpoint: u_logic/Rrvax6_reg
22 -3.491000 1893581 3
Timing path: u_logic/P33bx6_reg.clk->u_logic/Rrvax6_reg
u_logic/P33bx6_reg.clk
u_logic/Rrvax6_reg
24 -3.491000 23.397000 26.888000 17 18
u_logic/P33bx6 u_logic/_al_u4408|u_logic/_al_u75.d[1]
u_logic/Amsow6 u_logic/_al_u4619|u_logic/_al_u4410.c[0]
u_logic/_al_u4410_o u_logic/_al_u4412|u_logic/_al_u1865.d[1]
u_logic/_al_u4412_o u_logic/_al_u4520|u_logic/_al_u4418.b[0]
u_logic/_al_u4418_o u_logic/_al_u4509|u_logic/_al_u4510.d[0]
u_logic/_al_u4510_o u_logic/_al_u4521.c[1]
u_logic/_al_u4521_o u_logic/_al_u4545|u_logic/_al_u4610.d[1]
u_logic/Hnrow6_lutinv u_logic/_al_u4546|u_logic/_al_u4556.c[0]
u_logic/_al_u4556_o u_logic/_al_u4550|u_logic/_al_u4557.d[0]
u_logic/_al_u4557_o u_logic/_al_u4551|u_logic/_al_u4560.d[0]
u_logic/_al_u4560_o u_logic/_al_u4565.c[1]
u_logic/_al_u4565_o u_logic/_al_u4631.d[1]
u_logic/_al_u4631_o u_logic/_al_u4789.d[1]
u_logic/_al_u4789_o u_logic/_al_u4802.d[1]
u_logic/_al_u4802_o u_logic/_al_u4958|u_logic/_al_u5007.d[0]
u_logic/_al_u5007_o u_logic/_al_u5044|u_logic/_al_u2848.d[1]
u_logic/_al_u5044_o u_logic/Yizpw6_reg.c[1]
u_logic/D39iu6 u_logic/Rrvax6_reg.mi[0]

Timing path: u_logic/P33bx6_reg.clk->u_logic/Rrvax6_reg
u_logic/P33bx6_reg.clk
u_logic/Rrvax6_reg
95 -3.491000 23.397000 26.888000 17 18
u_logic/P33bx6 u_logic/_al_u4408|u_logic/_al_u75.d[1]
u_logic/Amsow6 u_logic/_al_u4619|u_logic/_al_u4410.c[0]
u_logic/_al_u4410_o u_logic/_al_u4412|u_logic/_al_u1865.d[1]
u_logic/_al_u4412_o u_logic/_al_u4520|u_logic/_al_u4418.b[0]
u_logic/_al_u4418_o u_logic/_al_u4509|u_logic/_al_u4510.d[0]
u_logic/_al_u4510_o u_logic/_al_u4521.c[1]
u_logic/_al_u4521_o u_logic/_al_u4545|u_logic/_al_u4610.d[1]
u_logic/Hnrow6_lutinv u_logic/_al_u4546|u_logic/_al_u4556.c[0]
u_logic/_al_u4556_o u_logic/_al_u4550|u_logic/_al_u4557.d[0]
u_logic/_al_u4557_o u_logic/_al_u4551|u_logic/_al_u4560.d[0]
u_logic/_al_u4560_o u_logic/_al_u4565.c[1]
u_logic/_al_u4565_o u_logic/_al_u4631.d[1]
u_logic/_al_u4631_o u_logic/_al_u4789.d[1]
u_logic/_al_u4789_o u_logic/_al_u4802.d[0]
u_logic/_al_u4802_o u_logic/_al_u4958|u_logic/_al_u5007.d[0]
u_logic/_al_u5007_o u_logic/_al_u5044|u_logic/_al_u2848.d[1]
u_logic/_al_u5044_o u_logic/Yizpw6_reg.c[1]
u_logic/D39iu6 u_logic/Rrvax6_reg.mi[0]

Timing path: u_logic/P33bx6_reg.clk->u_logic/Rrvax6_reg
u_logic/P33bx6_reg.clk
u_logic/Rrvax6_reg
166 -3.491000 23.397000 26.888000 17 18
u_logic/P33bx6 u_logic/_al_u4408|u_logic/_al_u75.d[1]
u_logic/Amsow6 u_logic/_al_u4619|u_logic/_al_u4410.c[0]
u_logic/_al_u4410_o u_logic/_al_u4412|u_logic/_al_u1865.d[1]
u_logic/_al_u4412_o u_logic/_al_u4520|u_logic/_al_u4418.b[0]
u_logic/_al_u4418_o u_logic/_al_u4509|u_logic/_al_u4510.d[0]
u_logic/_al_u4510_o u_logic/_al_u4521.c[1]
u_logic/_al_u4521_o u_logic/_al_u4545|u_logic/_al_u4610.d[1]
u_logic/Hnrow6_lutinv u_logic/_al_u4546|u_logic/_al_u4556.c[0]
u_logic/_al_u4556_o u_logic/_al_u4550|u_logic/_al_u4557.d[0]
u_logic/_al_u4557_o u_logic/_al_u4551|u_logic/_al_u4560.d[0]
u_logic/_al_u4560_o u_logic/_al_u4565.c[1]
u_logic/_al_u4565_o u_logic/_al_u4631.d[1]
u_logic/_al_u4631_o u_logic/_al_u4789.d[1]
u_logic/_al_u4789_o u_logic/_al_u4802.d[1]
u_logic/_al_u4802_o u_logic/_al_u4958|u_logic/_al_u5007.d[0]
u_logic/_al_u5007_o u_logic/_al_u5044|u_logic/_al_u2848.d[1]
u_logic/_al_u5044_o u_logic/Yizpw6_reg.c[0]
u_logic/D39iu6 u_logic/Rrvax6_reg.mi[0]


Endpoint: u_logic/_al_u935|u_logic/Ejnpw6_reg
237 -3.328000 1893581 3
Timing path: u_logic/P33bx6_reg.clk->u_logic/_al_u935|u_logic/Ejnpw6_reg
u_logic/P33bx6_reg.clk
u_logic/_al_u935|u_logic/Ejnpw6_reg
239 -3.328000 23.397000 26.725000 17 18
u_logic/P33bx6 u_logic/_al_u4408|u_logic/_al_u75.d[1]
u_logic/Amsow6 u_logic/_al_u4619|u_logic/_al_u4410.c[0]
u_logic/_al_u4410_o u_logic/_al_u4412|u_logic/_al_u1865.d[1]
u_logic/_al_u4412_o u_logic/_al_u4520|u_logic/_al_u4418.b[0]
u_logic/_al_u4418_o u_logic/_al_u4509|u_logic/_al_u4510.d[0]
u_logic/_al_u4510_o u_logic/_al_u4521.c[1]
u_logic/_al_u4521_o u_logic/_al_u4545|u_logic/_al_u4610.d[1]
u_logic/Hnrow6_lutinv u_logic/_al_u4546|u_logic/_al_u4556.c[0]
u_logic/_al_u4556_o u_logic/_al_u4550|u_logic/_al_u4557.d[0]
u_logic/_al_u4557_o u_logic/_al_u4551|u_logic/_al_u4560.d[0]
u_logic/_al_u4560_o u_logic/_al_u4565.c[1]
u_logic/_al_u4565_o u_logic/_al_u4631.d[1]
u_logic/_al_u4631_o u_logic/_al_u4789.d[1]
u_logic/_al_u4789_o u_logic/_al_u4802.d[1]
u_logic/_al_u4802_o u_logic/_al_u4958|u_logic/_al_u5007.d[0]
u_logic/_al_u5007_o u_logic/_al_u5044|u_logic/_al_u2848.d[1]
u_logic/_al_u5044_o u_logic/Yizpw6_reg.c[1]
u_logic/D39iu6 u_logic/_al_u935|u_logic/Ejnpw6_reg.mi[0]

Timing path: u_logic/P33bx6_reg.clk->u_logic/_al_u935|u_logic/Ejnpw6_reg
u_logic/P33bx6_reg.clk
u_logic/_al_u935|u_logic/Ejnpw6_reg
310 -3.328000 23.397000 26.725000 17 18
u_logic/P33bx6 u_logic/_al_u4408|u_logic/_al_u75.d[1]
u_logic/Amsow6 u_logic/_al_u4619|u_logic/_al_u4410.c[0]
u_logic/_al_u4410_o u_logic/_al_u4412|u_logic/_al_u1865.d[1]
u_logic/_al_u4412_o u_logic/_al_u4520|u_logic/_al_u4418.b[0]
u_logic/_al_u4418_o u_logic/_al_u4509|u_logic/_al_u4510.d[0]
u_logic/_al_u4510_o u_logic/_al_u4521.c[1]
u_logic/_al_u4521_o u_logic/_al_u4545|u_logic/_al_u4610.d[1]
u_logic/Hnrow6_lutinv u_logic/_al_u4546|u_logic/_al_u4556.c[0]
u_logic/_al_u4556_o u_logic/_al_u4550|u_logic/_al_u4557.d[0]
u_logic/_al_u4557_o u_logic/_al_u4551|u_logic/_al_u4560.d[0]
u_logic/_al_u4560_o u_logic/_al_u4565.c[1]
u_logic/_al_u4565_o u_logic/_al_u4631.d[1]
u_logic/_al_u4631_o u_logic/_al_u4789.d[1]
u_logic/_al_u4789_o u_logic/_al_u4802.d[0]
u_logic/_al_u4802_o u_logic/_al_u4958|u_logic/_al_u5007.d[0]
u_logic/_al_u5007_o u_logic/_al_u5044|u_logic/_al_u2848.d[1]
u_logic/_al_u5044_o u_logic/Yizpw6_reg.c[1]
u_logic/D39iu6 u_logic/_al_u935|u_logic/Ejnpw6_reg.mi[0]

Timing path: u_logic/P33bx6_reg.clk->u_logic/_al_u935|u_logic/Ejnpw6_reg
u_logic/P33bx6_reg.clk
u_logic/_al_u935|u_logic/Ejnpw6_reg
381 -3.328000 23.397000 26.725000 17 18
u_logic/P33bx6 u_logic/_al_u4408|u_logic/_al_u75.d[1]
u_logic/Amsow6 u_logic/_al_u4619|u_logic/_al_u4410.c[0]
u_logic/_al_u4410_o u_logic/_al_u4412|u_logic/_al_u1865.d[1]
u_logic/_al_u4412_o u_logic/_al_u4520|u_logic/_al_u4418.b[0]
u_logic/_al_u4418_o u_logic/_al_u4509|u_logic/_al_u4510.d[0]
u_logic/_al_u4510_o u_logic/_al_u4521.c[1]
u_logic/_al_u4521_o u_logic/_al_u4545|u_logic/_al_u4610.d[1]
u_logic/Hnrow6_lutinv u_logic/_al_u4546|u_logic/_al_u4556.c[0]
u_logic/_al_u4556_o u_logic/_al_u4550|u_logic/_al_u4557.d[0]
u_logic/_al_u4557_o u_logic/_al_u4551|u_logic/_al_u4560.d[0]
u_logic/_al_u4560_o u_logic/_al_u4565.c[1]
u_logic/_al_u4565_o u_logic/_al_u4631.d[1]
u_logic/_al_u4631_o u_logic/_al_u4789.d[1]
u_logic/_al_u4789_o u_logic/_al_u4802.d[1]
u_logic/_al_u4802_o u_logic/_al_u4958|u_logic/_al_u5007.d[0]
u_logic/_al_u5007_o u_logic/_al_u5044|u_logic/_al_u2848.d[1]
u_logic/_al_u5044_o u_logic/Yizpw6_reg.c[0]
u_logic/D39iu6 u_logic/_al_u935|u_logic/Ejnpw6_reg.mi[0]


Endpoint: u_logic/_al_u1622|u_logic/N9ppw6_reg
452 -3.271000 1893581 3
Timing path: u_logic/P33bx6_reg.clk->u_logic/_al_u1622|u_logic/N9ppw6_reg
u_logic/P33bx6_reg.clk
u_logic/_al_u1622|u_logic/N9ppw6_reg
454 -3.271000 23.397000 26.668000 17 18
u_logic/P33bx6 u_logic/_al_u4408|u_logic/_al_u75.d[1]
u_logic/Amsow6 u_logic/_al_u4619|u_logic/_al_u4410.c[0]
u_logic/_al_u4410_o u_logic/_al_u4412|u_logic/_al_u1865.d[1]
u_logic/_al_u4412_o u_logic/_al_u4520|u_logic/_al_u4418.b[0]
u_logic/_al_u4418_o u_logic/_al_u4509|u_logic/_al_u4510.d[0]
u_logic/_al_u4510_o u_logic/_al_u4521.c[1]
u_logic/_al_u4521_o u_logic/_al_u4545|u_logic/_al_u4610.d[1]
u_logic/Hnrow6_lutinv u_logic/_al_u4546|u_logic/_al_u4556.c[0]
u_logic/_al_u4556_o u_logic/_al_u4550|u_logic/_al_u4557.d[0]
u_logic/_al_u4557_o u_logic/_al_u4551|u_logic/_al_u4560.d[0]
u_logic/_al_u4560_o u_logic/_al_u4565.c[1]
u_logic/_al_u4565_o u_logic/_al_u4631.d[1]
u_logic/_al_u4631_o u_logic/_al_u4789.d[1]
u_logic/_al_u4789_o u_logic/_al_u4802.d[1]
u_logic/_al_u4802_o u_logic/_al_u4958|u_logic/_al_u5007.d[0]
u_logic/_al_u5007_o u_logic/_al_u5044|u_logic/_al_u2848.d[1]
u_logic/_al_u5044_o u_logic/Yizpw6_reg.c[1]
u_logic/D39iu6 u_logic/_al_u1622|u_logic/N9ppw6_reg.mi[0]

Timing path: u_logic/P33bx6_reg.clk->u_logic/_al_u1622|u_logic/N9ppw6_reg
u_logic/P33bx6_reg.clk
u_logic/_al_u1622|u_logic/N9ppw6_reg
525 -3.271000 23.397000 26.668000 17 18
u_logic/P33bx6 u_logic/_al_u4408|u_logic/_al_u75.d[1]
u_logic/Amsow6 u_logic/_al_u4619|u_logic/_al_u4410.c[0]
u_logic/_al_u4410_o u_logic/_al_u4412|u_logic/_al_u1865.d[1]
u_logic/_al_u4412_o u_logic/_al_u4520|u_logic/_al_u4418.b[0]
u_logic/_al_u4418_o u_logic/_al_u4509|u_logic/_al_u4510.d[0]
u_logic/_al_u4510_o u_logic/_al_u4521.c[1]
u_logic/_al_u4521_o u_logic/_al_u4545|u_logic/_al_u4610.d[1]
u_logic/Hnrow6_lutinv u_logic/_al_u4546|u_logic/_al_u4556.c[0]
u_logic/_al_u4556_o u_logic/_al_u4550|u_logic/_al_u4557.d[0]
u_logic/_al_u4557_o u_logic/_al_u4551|u_logic/_al_u4560.d[0]
u_logic/_al_u4560_o u_logic/_al_u4565.c[1]
u_logic/_al_u4565_o u_logic/_al_u4631.d[1]
u_logic/_al_u4631_o u_logic/_al_u4789.d[1]
u_logic/_al_u4789_o u_logic/_al_u4802.d[0]
u_logic/_al_u4802_o u_logic/_al_u4958|u_logic/_al_u5007.d[0]
u_logic/_al_u5007_o u_logic/_al_u5044|u_logic/_al_u2848.d[1]
u_logic/_al_u5044_o u_logic/Yizpw6_reg.c[1]
u_logic/D39iu6 u_logic/_al_u1622|u_logic/N9ppw6_reg.mi[0]

Timing path: u_logic/P33bx6_reg.clk->u_logic/_al_u1622|u_logic/N9ppw6_reg
u_logic/P33bx6_reg.clk
u_logic/_al_u1622|u_logic/N9ppw6_reg
596 -3.271000 23.397000 26.668000 17 18
u_logic/P33bx6 u_logic/_al_u4408|u_logic/_al_u75.d[1]
u_logic/Amsow6 u_logic/_al_u4619|u_logic/_al_u4410.c[0]
u_logic/_al_u4410_o u_logic/_al_u4412|u_logic/_al_u1865.d[1]
u_logic/_al_u4412_o u_logic/_al_u4520|u_logic/_al_u4418.b[0]
u_logic/_al_u4418_o u_logic/_al_u4509|u_logic/_al_u4510.d[0]
u_logic/_al_u4510_o u_logic/_al_u4521.c[1]
u_logic/_al_u4521_o u_logic/_al_u4545|u_logic/_al_u4610.d[1]
u_logic/Hnrow6_lutinv u_logic/_al_u4546|u_logic/_al_u4556.c[0]
u_logic/_al_u4556_o u_logic/_al_u4550|u_logic/_al_u4557.d[0]
u_logic/_al_u4557_o u_logic/_al_u4551|u_logic/_al_u4560.d[0]
u_logic/_al_u4560_o u_logic/_al_u4565.c[1]
u_logic/_al_u4565_o u_logic/_al_u4631.d[1]
u_logic/_al_u4631_o u_logic/_al_u4789.d[1]
u_logic/_al_u4789_o u_logic/_al_u4802.d[1]
u_logic/_al_u4802_o u_logic/_al_u4958|u_logic/_al_u5007.d[0]
u_logic/_al_u5007_o u_logic/_al_u5044|u_logic/_al_u2848.d[1]
u_logic/_al_u5044_o u_logic/Yizpw6_reg.c[0]
u_logic/D39iu6 u_logic/_al_u1622|u_logic/N9ppw6_reg.mi[0]



Hold check
667 3
Endpoint: buzzermusic/addr_cnt/reg0_b2|buzzermusic/addr_cnt/reg0_b3
669 0.285000 1 1
Timing path: buzzermusic/_al_u221|buzzermusic/music_ctrl/addr_en_reg.clk->buzzermusic/addr_cnt/reg0_b2|buzzermusic/addr_cnt/reg0_b3
buzzermusic/_al_u221|buzzermusic/music_ctrl/addr_en_reg.clk
buzzermusic/addr_cnt/reg0_b2|buzzermusic/addr_cnt/reg0_b3
671 0.285000 3.592000 3.877000 0 1
buzzermusic/addr_en buzzermusic/addr_cnt/reg0_b2|buzzermusic/addr_cnt/reg0_b3.ce


Endpoint: buzzermusic/BlockROM1/ram_mem0_256x12_sub_000000_000
708 0.338000 8 3
Timing path: buzzermusic/addr_cnt/reg0_b6|buzzermusic/addr_cnt/reg0_b7.clk->buzzermusic/BlockROM1/ram_mem0_256x12_sub_000000_000
buzzermusic/addr_cnt/reg0_b6|buzzermusic/addr_cnt/reg0_b7.clk
buzzermusic/BlockROM1/ram_mem0_256x12_sub_000000_000
710 0.338000 3.718000 4.056000 0 1
buzzermusic/addr[7] buzzermusic/BlockROM1/ram_mem0_256x12_sub_000000_000.addrb[11]

Timing path: buzzermusic/addr_cnt/reg0_b0|buzzermusic/addr_cnt/reg0_b1.clk->buzzermusic/BlockROM1/ram_mem0_256x12_sub_000000_000
buzzermusic/addr_cnt/reg0_b0|buzzermusic/addr_cnt/reg0_b1.clk
buzzermusic/BlockROM1/ram_mem0_256x12_sub_000000_000
747 0.654000 3.718000 4.372000 0 1
buzzermusic/addr[0] buzzermusic/BlockROM1/ram_mem0_256x12_sub_000000_000.addrb[4]

Timing path: buzzermusic/addr_cnt/reg0_b4|buzzermusic/addr_cnt/reg0_b5.clk->buzzermusic/BlockROM1/ram_mem0_256x12_sub_000000_000
buzzermusic/addr_cnt/reg0_b4|buzzermusic/addr_cnt/reg0_b5.clk
buzzermusic/BlockROM1/ram_mem0_256x12_sub_000000_000
784 0.739000 3.718000 4.457000 0 1
buzzermusic/addr[4] buzzermusic/BlockROM1/ram_mem0_256x12_sub_000000_000.addrb[8]


Endpoint: RAM_DATA/ram_mem_al_u00_4096x8_sub_000000_000
821 0.421000 12 3
Timing path: RAMDATA_Interface/reg0_b8|RAMDATA_Interface/reg0_b9.clk->RAM_DATA/ram_mem_al_u00_4096x8_sub_000000_000
RAMDATA_Interface/reg0_b8|RAMDATA_Interface/reg0_b9.clk
RAM_DATA/ram_mem_al_u00_4096x8_sub_000000_000
823 0.421000 3.799000 4.220000 0 1
RAMDATA_WADDR[8] RAM_DATA/ram_mem_al_u00_4096x8_sub_000000_000.addra[9]

Timing path: RAMDATA_Interface/reg0_b8|RAMDATA_Interface/reg0_b9.clk->RAM_DATA/ram_mem_al_u00_4096x8_sub_000000_000
RAMDATA_Interface/reg0_b8|RAMDATA_Interface/reg0_b9.clk
RAM_DATA/ram_mem_al_u00_4096x8_sub_000000_000
860 0.551000 3.799000 4.350000 0 1
RAMDATA_WADDR[9] RAM_DATA/ram_mem_al_u00_4096x8_sub_000000_000.addra[10]

Timing path: RAMDATA_Interface/reg0_b11|RAMDATA_Interface/reg0_b5.clk->RAM_DATA/ram_mem_al_u00_4096x8_sub_000000_000
RAMDATA_Interface/reg0_b11|RAMDATA_Interface/reg0_b5.clk
RAM_DATA/ram_mem_al_u00_4096x8_sub_000000_000
897 0.557000 3.799000 4.356000 0 1
RAMDATA_WADDR[5] RAM_DATA/ram_mem_al_u00_4096x8_sub_000000_000.addra[6]



Recovery check
934 3
Endpoint: keyboard/keyboard_reg/reg0_b4
936 6.278000 114 3
Timing path: u_logic/Xxqpw6_reg.clk->keyboard/keyboard_reg/reg0_b4
u_logic/Xxqpw6_reg.clk
keyboard/keyboard_reg/reg0_b4
938 6.278000 23.213000 16.935000 5 6
u_logic/Xxqpw6 u_logic/Zx8ax6_reg.b[0]
u_logic/T24iu6 u_logic/_al_u1302|u_logic/Kqhbx6_reg.d[1]
u_logic/_al_u1302_o u_logic/Zszax6_reg.d[1]
HWDATA[0] _al_u22|u_logic/Tfcax6_reg.d[1]
key_clear RAMCODE_Interface/reg0_b1|RAMCODE_Interface/reg0_b9.d[0]
keyboard/keyboard_reg/clear keyboard/keyboard_reg/reg0_b4.sr

Timing path: u_logic/Xxqpw6_reg.clk->keyboard/keyboard_reg/reg0_b4
u_logic/Xxqpw6_reg.clk
keyboard/keyboard_reg/reg0_b4
985 6.278000 23.213000 16.935000 5 6
u_logic/Xxqpw6 u_logic/Zx8ax6_reg.b[0]
u_logic/T24iu6 u_logic/_al_u1302|u_logic/Kqhbx6_reg.d[1]
u_logic/_al_u1302_o u_logic/Zszax6_reg.d[0]
HWDATA[0] _al_u22|u_logic/Tfcax6_reg.d[1]
key_clear RAMCODE_Interface/reg0_b1|RAMCODE_Interface/reg0_b9.d[0]
keyboard/keyboard_reg/clear keyboard/keyboard_reg/reg0_b4.sr

Timing path: u_logic/Qsfax6_reg.clk->keyboard/keyboard_reg/reg0_b4
u_logic/Qsfax6_reg.clk
keyboard/keyboard_reg/reg0_b4
1032 6.610000 23.213000 16.603000 5 6
u_logic/Qsfax6 u_logic/Zx8ax6_reg.d[0]
u_logic/T24iu6 u_logic/_al_u1302|u_logic/Kqhbx6_reg.d[1]
u_logic/_al_u1302_o u_logic/Zszax6_reg.d[1]
HWDATA[0] _al_u22|u_logic/Tfcax6_reg.d[1]
key_clear RAMCODE_Interface/reg0_b1|RAMCODE_Interface/reg0_b9.d[0]
keyboard/keyboard_reg/clear keyboard/keyboard_reg/reg0_b4.sr


Endpoint: keyboard/keyboard_reg/reg0_b9
1079 6.441000 114 3
Timing path: u_logic/Xxqpw6_reg.clk->keyboard/keyboard_reg/reg0_b9
u_logic/Xxqpw6_reg.clk
keyboard/keyboard_reg/reg0_b9
1081 6.441000 23.213000 16.772000 5 6
u_logic/Xxqpw6 u_logic/Zx8ax6_reg.b[0]
u_logic/T24iu6 u_logic/_al_u1302|u_logic/Kqhbx6_reg.d[1]
u_logic/_al_u1302_o u_logic/Zszax6_reg.d[1]
HWDATA[0] _al_u22|u_logic/Tfcax6_reg.d[1]
key_clear RAMCODE_Interface/reg0_b1|RAMCODE_Interface/reg0_b9.d[0]
keyboard/keyboard_reg/clear keyboard/keyboard_reg/reg0_b9.sr

Timing path: u_logic/Xxqpw6_reg.clk->keyboard/keyboard_reg/reg0_b9
u_logic/Xxqpw6_reg.clk
keyboard/keyboard_reg/reg0_b9
1128 6.441000 23.213000 16.772000 5 6
u_logic/Xxqpw6 u_logic/Zx8ax6_reg.b[0]
u_logic/T24iu6 u_logic/_al_u1302|u_logic/Kqhbx6_reg.d[1]
u_logic/_al_u1302_o u_logic/Zszax6_reg.d[0]
HWDATA[0] _al_u22|u_logic/Tfcax6_reg.d[1]
key_clear RAMCODE_Interface/reg0_b1|RAMCODE_Interface/reg0_b9.d[0]
keyboard/keyboard_reg/clear keyboard/keyboard_reg/reg0_b9.sr

Timing path: u_logic/Qsfax6_reg.clk->keyboard/keyboard_reg/reg0_b9
u_logic/Qsfax6_reg.clk
keyboard/keyboard_reg/reg0_b9
1175 6.773000 23.213000 16.440000 5 6
u_logic/Qsfax6 u_logic/Zx8ax6_reg.d[0]
u_logic/T24iu6 u_logic/_al_u1302|u_logic/Kqhbx6_reg.d[1]
u_logic/_al_u1302_o u_logic/Zszax6_reg.d[1]
HWDATA[0] _al_u22|u_logic/Tfcax6_reg.d[1]
key_clear RAMCODE_Interface/reg0_b1|RAMCODE_Interface/reg0_b9.d[0]
keyboard/keyboard_reg/clear keyboard/keyboard_reg/reg0_b9.sr


Endpoint: keyboard/keyboard_filter/_al_u317|keyboard/keyboard_reg/reg0_b5
1222 6.731000 114 3
Timing path: u_logic/Xxqpw6_reg.clk->keyboard/keyboard_filter/_al_u317|keyboard/keyboard_reg/reg0_b5
u_logic/Xxqpw6_reg.clk
keyboard/keyboard_filter/_al_u317|keyboard/keyboard_reg/reg0_b5
1224 6.731000 23.213000 16.482000 5 6
u_logic/Xxqpw6 u_logic/Zx8ax6_reg.b[0]
u_logic/T24iu6 u_logic/_al_u1302|u_logic/Kqhbx6_reg.d[1]
u_logic/_al_u1302_o u_logic/Zszax6_reg.d[1]
HWDATA[0] _al_u22|u_logic/Tfcax6_reg.d[1]
key_clear RAMCODE_Interface/reg0_b1|RAMCODE_Interface/reg0_b9.d[0]
keyboard/keyboard_reg/clear keyboard/keyboard_filter/_al_u317|keyboard/keyboard_reg/reg0_b5.sr

Timing path: u_logic/Xxqpw6_reg.clk->keyboard/keyboard_filter/_al_u317|keyboard/keyboard_reg/reg0_b5
u_logic/Xxqpw6_reg.clk
keyboard/keyboard_filter/_al_u317|keyboard/keyboard_reg/reg0_b5
1271 6.731000 23.213000 16.482000 5 6
u_logic/Xxqpw6 u_logic/Zx8ax6_reg.b[0]
u_logic/T24iu6 u_logic/_al_u1302|u_logic/Kqhbx6_reg.d[1]
u_logic/_al_u1302_o u_logic/Zszax6_reg.d[0]
HWDATA[0] _al_u22|u_logic/Tfcax6_reg.d[1]
key_clear RAMCODE_Interface/reg0_b1|RAMCODE_Interface/reg0_b9.d[0]
keyboard/keyboard_reg/clear keyboard/keyboard_filter/_al_u317|keyboard/keyboard_reg/reg0_b5.sr

Timing path: u_logic/Qsfax6_reg.clk->keyboard/keyboard_filter/_al_u317|keyboard/keyboard_reg/reg0_b5
u_logic/Qsfax6_reg.clk
keyboard/keyboard_filter/_al_u317|keyboard/keyboard_reg/reg0_b5
1318 7.063000 23.213000 16.150000 5 6
u_logic/Qsfax6 u_logic/Zx8ax6_reg.d[0]
u_logic/T24iu6 u_logic/_al_u1302|u_logic/Kqhbx6_reg.d[1]
u_logic/_al_u1302_o u_logic/Zszax6_reg.d[1]
HWDATA[0] _al_u22|u_logic/Tfcax6_reg.d[1]
key_clear RAMCODE_Interface/reg0_b1|RAMCODE_Interface/reg0_b9.d[0]
keyboard/keyboard_reg/clear keyboard/keyboard_filter/_al_u317|keyboard/keyboard_reg/reg0_b5.sr



Removal check
1365 3
Endpoint: u_logic/_al_u5084|u_logic/O4hax6_reg
1367 0.029000 1 1
Timing path: u_logic/_al_u5138|cpuresetn_reg_hfnopt2_12.clk->u_logic/_al_u5084|u_logic/O4hax6_reg
u_logic/_al_u5138|cpuresetn_reg_hfnopt2_12.clk
u_logic/_al_u5084|u_logic/O4hax6_reg
1369 0.029000 3.899000 3.928000 0 1
cpuresetn_hfnopt2_12 u_logic/_al_u5084|u_logic/O4hax6_reg.sr


Endpoint: u_logic/J0iax6_reg|u_logic/R3vpw6_reg_hfnopt2_0
1406 0.120000 1 1
Timing path: u_logic/_al_u2878|cpuresetn_reg_hfnopt2_13.clk->u_logic/J0iax6_reg|u_logic/R3vpw6_reg_hfnopt2_0
u_logic/_al_u2878|cpuresetn_reg_hfnopt2_13.clk
u_logic/J0iax6_reg|u_logic/R3vpw6_reg_hfnopt2_0
1408 0.120000 3.818000 3.938000 0 1
cpuresetn_hfnopt2_13 u_logic/J0iax6_reg|u_logic/R3vpw6_reg_hfnopt2_0.sr


Endpoint: keyboard/keyboard_filter/reg15_b8|keyboard/keyboard_filter/reg15_b9
1445 0.130000 1 1
Timing path: keyboard/keyboard_filter/_al_u448|cpuresetn_reg_hfnopt2_5.clk->keyboard/keyboard_filter/reg15_b8|keyboard/keyboard_filter/reg15_b9
keyboard/keyboard_filter/_al_u448|cpuresetn_reg_hfnopt2_5.clk
keyboard/keyboard_filter/reg15_b8|keyboard/keyboard_filter/reg15_b9
1447 0.130000 3.818000 3.948000 0 1
cpuresetn_hfnopt2_5 keyboard/keyboard_filter/reg15_b8|keyboard/keyboard_filter/reg15_b9.sr





Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  clk (50.000MHz)                               23.491ns      42.569MHz        0.211ns      1481     -284.476ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path
Warning: No clock constraint on 2 clock net(s): 
	keyboard/keyboard_scan/scan_clk
	u_logic/SWCLKTCK_pad

