0 swtrg
1 byclstt
2 byclst1
3 byclst2
4 byclst3
5 byclst4
6 byclst5
7 byclst6
8 l0_1
9 l0_2
10 l0_3
11 l0_4
12 l0_5
13 l0_6
14 l0_7
15 l0_8
16 l0_9
17 l0_10
18 l0_11
19 l0_12
20 l0_13
21 l0_14
22 l0_15
23 l0_16
24 l0_17
25 l0_18
26 l0_19
27 l0_20
28 l0_21
29 l0_22
30 l0_23
31 l0_24
32 00110001
33 mopicsoi
34 0           mode: generating single pass
35  01         operation: generating single pass
36    1        inout:     InGen
37     00      ConfSel:   input generator mode
38       01    SSMenable: output(0)=bit 0 , input(1)= bit 1 
