{"title":"DIVSS â€” Divide Scalar Single-Precision Floating-Point Values","fields":[{"name":"Instruction Modes","value":"`DIVSS xmm1, xmm2/m32`\n`VDIVSS xmm1, xmm2, xmm3/m32`\n`VDIVSS xmm1 {k1}{z}, xmm2, xmm3/m32{er}`"},{"name":"Description","value":"Divides the low single-precision floating-point value in the first source operand by the low single-precision floating-point value in the second source operand, and stores the single-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 32-bit memory location."},{"name":"\u200b","value":"128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (MAXVL-1:32) of the corresponding YMM destination register remain unchanged."},{"name":"\u200b","value":"VEX.128 encoded version: The first source operand is an xmm register encoded by VEX.vvvv. The three high-order doublewords of the destination operand are copied from the first source operand. Bits (MAXVL-1:128) of the destination register are zeroed."},{"name":"\u200b","value":"EVEX.128 encoded version: The first source operand is an xmm register encoded by EVEX.vvvv. The doubleword elements of the destination operand at bits 127:32 are copied from the first source operand. Bits (MAXVL-1:128) of the destination register are zeroed."},{"name":"\u200b","value":"EVEX version: The low doubleword element of the destination is updated according to the writemask."},{"name":"\u200b","value":"Software should ensure VDIVSS is encoded with VEX.L=0. Encoding VDIVSS with VEX.L=1 may encounter unpredictable behavior across different processor generations."},{"name":"C/C++ Intriniscs","value":"`VDIVSS __m128 _mm_mask_div_ss(__m128 s, __mmask8 k, __m128 a, __m128 b);\n`"},{"name":"\u200b","value":"`VDIVSS __m128 _mm_maskz_div_ss( __mmask8 k, __m128 a, __m128 b);\n`"},{"name":"\u200b","value":"`VDIVSS __m128 _mm_div_round_ss( __m128 a, __m128 b, int);\n`"},{"name":"\u200b","value":"`VDIVSS __m128 _mm_mask_div_round_ss(__m128 s, __mmask8 k, __m128 a, __m128 b, int);\n`"},{"name":"\u200b","value":"`VDIVSS __m128 _mm_maskz_div_round_ss( __mmask8 k, __m128 a, __m128 b, int);\n`"},{"name":"\u200b","value":"`DIVSS __m128 _mm_div_ss(__m128 a, __m128 b);\n`"},{"name":"CPUID Flags","value":"SSE"}],"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}