<ol type="1">
<li>Describe the overall design (mips, inst_memory, &amp; data_memory) with input and output ports interconnected with a diagram. (Refer to <code>microcomputer.vhd</code>)</li>
</ol>
<h1 id="response">Response:</h1>
<hr />
<ol start="2" type="1">
<li>Explain how the clock signal is supplied in the design and how the clock proceeds. (Refer to <code>test_mips.vhd</code>)</li>
</ol>
<h1 id="response-1">Response:</h1>
<hr />
<ol start="3" type="1">
<li>Explain you ALU design. (Refer to <code>alu.vhd</code>)</li>
</ol>
<h1 id="response-2">Response:</h1>
<hr />
<ol start="4" type="1">
<li>Explain your implementation of <code>slt</code> instruction.</li>
</ol>
<h1 id="response-3">Response:</h1>
<hr />
<ol start="5" type="1">
<li>Explain your ALU control circuit design along with the Boolean expression of each of the four <code>ALUctl</code> signals, as well as the corresponding section of VHDL code (Refer to <code>mips.vhd</code>)</li>
</ol>
<h1 id="response-4">Response:</h1>
<hr />
<ol start="6" type="1">
<li>Explain if your program produces correct ALU output, include a summary of what occurs when <code>A</code> and <code>B</code> are swapped.</li>
</ol>
<h1 id="response-5">Response:</h1>
<hr />
