INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
