Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a1962553fbe644a49ddaa88b7a39dde0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SimpleLogicModuleAXIIP_v1_0_behav xil_defaultlib.SimpleLogicModuleAXIIP_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SimpleLogicModule
Compiling module xil_defaultlib.SimpleLogicModuleAXIIP_v1_0_S00_...
Compiling module xil_defaultlib.SimpleLogicModuleAXIIP_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot SimpleLogicModuleAXIIP_v1_0_behav
