# Verilog
Verilog learning.  
:)  
## 0 test_file  
## 1 one_byte_uart_tx  
    单字节串口发送  
## 2 odd_divider  
    奇分频电路  
