{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652151161430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652151161430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 08:22:41 2022 " "Processing started: Tue May 10 08:22:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652151161430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151161430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off control -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151161430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652151161784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652151161784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arch " "Found design unit 1: controller-arch" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652151172380 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652151172380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652151172585 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clr_EXMEM controller.vhd(17) " "VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal \"clr_EXMEM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652151172595 "|controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clr_MEMWB controller.vhd(17) " "VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal \"clr_MEMWB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652151172595 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_11_9 controller.vhd(360) " "VHDL Process Statement warning at controller.vhd(360): signal \"IDRR_11_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652151172598 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_11_9 controller.vhd(360) " "VHDL Process Statement warning at controller.vhd(360): signal \"RREX_11_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652151172598 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_8_6 controller.vhd(360) " "VHDL Process Statement warning at controller.vhd(360): signal \"IDRR_8_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652151172598 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_IFID controller.vhd(32) " "VHDL Process Statement warning at controller.vhd(32): inferring latch(es) for signal or variable \"wr_IFID\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652151172599 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_IDRR controller.vhd(32) " "VHDL Process Statement warning at controller.vhd(32): inferring latch(es) for signal or variable \"wr_IDRR\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652151172599 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_RREX controller.vhd(32) " "VHDL Process Statement warning at controller.vhd(32): inferring latch(es) for signal or variable \"wr_RREX\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652151172756 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_EXMEM controller.vhd(32) " "VHDL Process Statement warning at controller.vhd(32): inferring latch(es) for signal or variable \"wr_EXMEM\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652151172757 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_MEMWB controller.vhd(32) " "VHDL Process Statement warning at controller.vhd(32): inferring latch(es) for signal or variable \"wr_MEMWB\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652151172757 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_IFID controller.vhd(32) " "VHDL Process Statement warning at controller.vhd(32): inferring latch(es) for signal or variable \"clr_IFID\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652151172757 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_IDRR controller.vhd(32) " "VHDL Process Statement warning at controller.vhd(32): inferring latch(es) for signal or variable \"clr_IDRR\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652151172758 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_RREX controller.vhd(32) " "VHDL Process Statement warning at controller.vhd(32): inferring latch(es) for signal or variable \"clr_RREX\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652151172758 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_RREX controller.vhd(32) " "Inferred latch for \"clr_RREX\" at controller.vhd(32)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172769 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_IDRR controller.vhd(32) " "Inferred latch for \"clr_IDRR\" at controller.vhd(32)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172770 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_IFID controller.vhd(32) " "Inferred latch for \"clr_IFID\" at controller.vhd(32)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172770 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_MEMWB controller.vhd(32) " "Inferred latch for \"wr_MEMWB\" at controller.vhd(32)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172770 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_EXMEM controller.vhd(32) " "Inferred latch for \"wr_EXMEM\" at controller.vhd(32)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172770 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_RREX controller.vhd(32) " "Inferred latch for \"wr_RREX\" at controller.vhd(32)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172771 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_IDRR controller.vhd(32) " "Inferred latch for \"wr_IDRR\" at controller.vhd(32)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172771 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_IFID controller.vhd(32) " "Inferred latch for \"wr_IFID\" at controller.vhd(32)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172772 "|controller"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wr_PC controller.vhd(66) " "Can't resolve multiple constant drivers for net \"wr_PC\" at controller.vhd(66)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 66 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172776 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "controller.vhd(379) " "Constant driver at controller.vhd(379)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 379 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172776 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wr_IR controller.vhd(32) " "Can't resolve multiple constant drivers for net \"wr_IR\" at controller.vhd(32)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172776 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wr_RF controller.vhd(66) " "Can't resolve multiple constant drivers for net \"wr_RF\" at controller.vhd(66)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 66 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172777 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wr_RF_r7 controller.vhd(32) " "Can't resolve multiple constant drivers for net \"wr_RF_r7\" at controller.vhd(32)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172777 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wr_inc controller.vhd(32) " "Can't resolve multiple constant drivers for net \"wr_inc\" at controller.vhd(32)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172777 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wr_DMem controller.vhd(66) " "Can't resolve multiple constant drivers for net \"wr_DMem\" at controller.vhd(66)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 66 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172777 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wr_cy controller.vhd(66) " "Can't resolve multiple constant drivers for net \"wr_cy\" at controller.vhd(66)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 66 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172777 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wr_z controller.vhd(66) " "Can't resolve multiple constant drivers for net \"wr_z\" at controller.vhd(66)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 66 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172778 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wr_IFID controller.vhd(379) " "Can't resolve multiple constant drivers for net \"wr_IFID\" at controller.vhd(379)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 379 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172778 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "controller.vhd(32) " "Constant driver at controller.vhd(32)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172778 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wr_IDRR controller.vhd(379) " "Can't resolve multiple constant drivers for net \"wr_IDRR\" at controller.vhd(379)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 379 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172778 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wr_RREX controller.vhd(379) " "Can't resolve multiple constant drivers for net \"wr_RREX\" at controller.vhd(379)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 379 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172778 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wr_EXMEM controller.vhd(379) " "Can't resolve multiple constant drivers for net \"wr_EXMEM\" at controller.vhd(379)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 379 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172778 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wr_MEMWB controller.vhd(379) " "Can't resolve multiple constant drivers for net \"wr_MEMWB\" at controller.vhd(379)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 379 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172778 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "select_Mux_RF_D3\[2\] controller.vhd(32) " "Can't resolve multiple constant drivers for net \"select_Mux_RF_D3\[2\]\" at controller.vhd(32)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172779 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "select_Mux_RF_D3\[1\] controller.vhd(66) " "Can't resolve multiple constant drivers for net \"select_Mux_RF_D3\[1\]\" at controller.vhd(66)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 66 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172779 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "select_Mux_RF_D3\[0\] controller.vhd(66) " "Can't resolve multiple constant drivers for net \"select_Mux_RF_D3\[0\]\" at controller.vhd(66)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 66 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172779 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "dec\[2\] controller.vhd(32) " "Can't resolve multiple constant drivers for net \"dec\[2\]\" at controller.vhd(32)" {  } { { "controller.vhd" "" { Text "C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Controller/controller.vhd" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151172779 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652151172782 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652151173114 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 10 08:22:53 2022 " "Processing ended: Tue May 10 08:22:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652151173114 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652151173114 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652151173114 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151173114 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652151173999 ""}
