$date
	Sat Oct 22 23:10:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#866929
b10101 !
1"
#866930
b10101 &
b10101 %
1$
#866931
0"
#866934
b1000000 &
b1000000 %
#866938
b100000 &
b100000 %
#866942
b10000 &
b10000 %
#866946
b1000 &
b1000 %
#866950
b100 &
b100 %
#866954
b10 &
b10 %
#866958
b1 &
1#
b1 %
#866962
b0 &
b0 %
0#
0$
#1884822
b111 &
b111 %
1$
b111 !
1"
#1884823
0"
#1884826
b10110 &
b10110 %
#1884830
b1011 &
b1011 %
#1884834
b100010 &
b100010 %
#1884838
b10001 &
b10001 %
#1884842
b110100 &
b110100 %
#1884846
b11010 &
b11010 %
#1884850
b1101 &
b1101 %
#1884854
b101000 &
b101000 %
#1884858
b10100 &
b10100 %
#1884862
b1010 &
b1010 %
#1884866
b101 &
b101 %
#1884870
b10000 &
b10000 %
#1884874
b1000 &
b1000 %
#1884878
b100 &
b100 %
#1884882
b10 &
b10 %
#1884886
b1 &
1#
b1 %
#1884890
b0 &
b0 %
0#
0$
#2869502
b10001 &
b10001 %
1$
b10001 !
1"
#2869503
0"
#2869506
b110100 &
b110100 %
#2869510
b11010 &
b11010 %
#2869514
b1101 &
b1101 %
#2869518
b101000 &
b101000 %
#2869522
b10100 &
b10100 %
#2869526
b1010 &
b1010 %
#2869530
b101 &
b101 %
#2869534
b10000 &
b10000 %
#2869538
b1000 &
b1000 %
#2869542
b100 &
b100 %
#2869546
b10 &
b10 %
#2869550
b1 &
1#
b1 %
#2869554
b0 &
b0 %
0#
0$
#4500012
