
*** Running vivado
    with args -log cpu_design_loadstore_functionun_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_design_loadstore_functionun_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cpu_design_loadstore_functionun_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 354.301 ; gain = 58.996
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_serial_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/simple_axilite_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/axi_simple_master_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/l1_cache_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/sram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top cpu_design_loadstore_functionun_0_0 -part xc7a100tfgg676-2L -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'cpu_design_loadstore_functionun_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 819.543 ; gain = 178.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_design_loadstore_functionun_0_0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_loadstore_functionun_0_0/synth/cpu_design_loadstore_functionun_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'loadstore_functionunit' [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/loadstoreunit.v:21]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter TLB bound to: 1 - type: integer 
	Parameter LOADFWD bound to: 2 - type: integer 
	Parameter LOADBUS bound to: 6 - type: integer 
	Parameter STORE bound to: 3 - type: integer 
	Parameter REALIGN bound to: 4 - type: integer 
	Parameter WAIT_FOR_PNR bound to: 5 - type: integer 
	Parameter ADD_ADDRESS bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'memory_attribute_table' [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/instruction_fetch_components.v:30]
INFO: [Synth 8-6155] done synthesizing module 'memory_attribute_table' (1#1) [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/instruction_fetch_components.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/loadstoreunit.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/loadstoreunit.v:95]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/loadstoreunit.v:129]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/loadstoreunit.v:220]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/loadstoreunit.v:247]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/loadstoreunit.v:187]
WARNING: [Synth 8-6014] Unused sequential element stored_tlb_miss_reg was removed.  [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/loadstoreunit.v:193]
WARNING: [Synth 8-6014] Unused sequential element stored_align_fail_reg was removed.  [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/loadstoreunit.v:194]
WARNING: [Synth 8-6014] Unused sequential element stored_invalid_phys_reg was removed.  [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/loadstoreunit.v:195]
INFO: [Synth 8-6155] done synthesizing module 'loadstore_functionunit' (2#1) [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/loadstoreunit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_loadstore_functionun_0_0' (3#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_loadstore_functionun_0_0/synth/cpu_design_loadstore_functionun_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 886.398 ; gain = 244.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 886.398 ; gain = 244.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 886.398 ; gain = 244.895
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1000.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.373 . Memory (MB): peak = 1002.023 ; gain = 1.992
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1002.023 ; gain = 360.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1002.023 ; gain = 360.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1002.023 ; gain = 360.520
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'loadstore_functionunit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                         00000000
             ADD_ADDRESS |                         00000010 |                         00000111
                     TLB |                         00000100 |                         00000001
            WAIT_FOR_PNR |                         00001000 |                         00000101
                 LOADFWD |                         00010000 |                         00000010
                 LOADBUS |                         00100000 |                         00000110
                 REALIGN |                         01000000 |                         00000100
                   STORE |                         10000000 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'loadstore_functionunit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1002.023 ; gain = 360.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	              302 Bit    Registers := 1     
	              146 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input    146 Bit        Muxes := 2     
	   8 Input     64 Bit        Muxes := 3     
	   5 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 3     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memory_attribute_table 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module loadstore_functionunit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	              302 Bit    Registers := 1     
	              146 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input    146 Bit        Muxes := 2     
	   8 Input     64 Bit        Muxes := 3     
	   5 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 3     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/read_addr_reg[0]' (FDE) to 'inst/read_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/read_addr_reg[1]' (FDE) to 'inst/read_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/read_addr_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[0]' (FDRE) to 'inst/dout_ff_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[1]' (FDRE) to 'inst/dout_ff_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[2]' (FDRE) to 'inst/dout_ff_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[3]' (FDRE) to 'inst/dout_ff_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[4]' (FDRE) to 'inst/dout_ff_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[5]' (FDRE) to 'inst/dout_ff_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[6]' (FDRE) to 'inst/dout_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[7]' (FDRE) to 'inst/dout_ff_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[8]' (FDRE) to 'inst/dout_ff_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[9]' (FDRE) to 'inst/dout_ff_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[10]' (FDRE) to 'inst/dout_ff_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[11]' (FDRE) to 'inst/dout_ff_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[12]' (FDRE) to 'inst/dout_ff_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[13]' (FDRE) to 'inst/dout_ff_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[14]' (FDRE) to 'inst/dout_ff_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[15]' (FDRE) to 'inst/dout_ff_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[16]' (FDRE) to 'inst/dout_ff_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[17]' (FDRE) to 'inst/dout_ff_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[18]' (FDRE) to 'inst/dout_ff_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[19]' (FDRE) to 'inst/dout_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[20]' (FDRE) to 'inst/dout_ff_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[21]' (FDRE) to 'inst/dout_ff_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[22]' (FDRE) to 'inst/dout_ff_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[23]' (FDRE) to 'inst/dout_ff_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[24]' (FDRE) to 'inst/dout_ff_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[25]' (FDRE) to 'inst/dout_ff_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[26]' (FDRE) to 'inst/dout_ff_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[27]' (FDRE) to 'inst/dout_ff_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[28]' (FDRE) to 'inst/dout_ff_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[29]' (FDRE) to 'inst/dout_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[30]' (FDRE) to 'inst/dout_ff_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[31]' (FDRE) to 'inst/dout_ff_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[32]' (FDRE) to 'inst/dout_ff_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[33]' (FDRE) to 'inst/dout_ff_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[34]' (FDRE) to 'inst/dout_ff_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[35]' (FDRE) to 'inst/dout_ff_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[36]' (FDRE) to 'inst/dout_ff_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[37]' (FDRE) to 'inst/dout_ff_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[38]' (FDRE) to 'inst/dout_ff_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[39]' (FDRE) to 'inst/dout_ff_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[40]' (FDRE) to 'inst/dout_ff_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[41]' (FDRE) to 'inst/dout_ff_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[42]' (FDRE) to 'inst/dout_ff_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[43]' (FDRE) to 'inst/dout_ff_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[44]' (FDRE) to 'inst/dout_ff_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[45]' (FDRE) to 'inst/dout_ff_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[46]' (FDRE) to 'inst/dout_ff_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[47]' (FDRE) to 'inst/dout_ff_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[48]' (FDRE) to 'inst/dout_ff_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[49]' (FDRE) to 'inst/dout_ff_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[50]' (FDRE) to 'inst/dout_ff_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[51]' (FDRE) to 'inst/dout_ff_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[52]' (FDRE) to 'inst/dout_ff_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[53]' (FDRE) to 'inst/dout_ff_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[54]' (FDRE) to 'inst/dout_ff_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[55]' (FDRE) to 'inst/dout_ff_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[56]' (FDRE) to 'inst/dout_ff_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[57]' (FDRE) to 'inst/dout_ff_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[58]' (FDRE) to 'inst/dout_ff_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[59]' (FDRE) to 'inst/dout_ff_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[60]' (FDRE) to 'inst/dout_ff_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[61]' (FDRE) to 'inst/dout_ff_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[62]' (FDRE) to 'inst/dout_ff_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[63]' (FDRE) to 'inst/dout_ff_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[64]' (FDRE) to 'inst/dout_ff_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[65]' (FDRE) to 'inst/dout_ff_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[66]' (FDRE) to 'inst/dout_ff_reg[67]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[67]' (FDRE) to 'inst/dout_ff_reg[68]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[68]' (FDRE) to 'inst/dout_ff_reg[69]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[69]' (FDRE) to 'inst/dout_ff_reg[70]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[70]' (FDRE) to 'inst/dout_ff_reg[71]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[71]' (FDRE) to 'inst/dout_ff_reg[72]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[72]' (FDRE) to 'inst/dout_ff_reg[73]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[73]' (FDRE) to 'inst/dout_ff_reg[74]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[74]' (FDRE) to 'inst/dout_ff_reg[75]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[75]' (FDRE) to 'inst/dout_ff_reg[76]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[76]' (FDRE) to 'inst/dout_ff_reg[77]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[77]' (FDRE) to 'inst/dout_ff_reg[78]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[78]' (FDRE) to 'inst/dout_ff_reg[79]'
INFO: [Synth 8-3886] merging instance 'inst/dout_ff_reg[79]' (FDRE) to 'inst/dout_ff_reg[80]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 1002.023 ; gain = 360.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1002.023 ; gain = 360.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1002.023 ; gain = 360.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 1024.828 ; gain = 383.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:34 . Memory (MB): peak = 1030.141 ; gain = 388.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1030.141 ; gain = 388.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1030.141 ; gain = 388.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1030.141 ; gain = 388.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1030.141 ; gain = 388.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1030.141 ; gain = 388.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    56|
|2     |LUT1   |     6|
|3     |LUT2   |   313|
|4     |LUT3   |    66|
|5     |LUT4   |    14|
|6     |LUT5   |    45|
|7     |LUT6   |   253|
|8     |MUXF7  |     1|
|9     |FDRE   |   452|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------+-----------------------+------+
|      |Instance  |Module                 |Cells |
+------+----------+-----------------------+------+
|1     |top       |                       |  1207|
|2     |  inst    |loadstore_functionunit |  1207|
|3     |    mattr |memory_attribute_table |    27|
+------+----------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1030.141 ; gain = 388.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:26 . Memory (MB): peak = 1030.141 ; gain = 273.012
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 1030.141 ; gain = 388.637
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'cpu_design_loadstore_functionun_0_0' is not ideal for floorplanning, since the cellview 'loadstore_functionunit' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1030.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:57 . Memory (MB): peak = 1030.141 ; gain = 651.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1030.141 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_loadstore_functionun_0_0_synth_1/cpu_design_loadstore_functionun_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1030.141 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_loadstore_functionun_0_0_synth_1/cpu_design_loadstore_functionun_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_design_loadstore_functionun_0_0_utilization_synth.rpt -pb cpu_design_loadstore_functionun_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  1 20:05:45 2019...
