
testing.elf:     file format elf32-littlenios2
testing.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x01800000

Program Header:
    LOAD off    0x00001000 vaddr 0x01800000 paddr 0x01800000 align 2**12
         filesz 0x0000b4bc memsz 0x0000b7a0 flags rwx
    LOAD off    0x0000d000 vaddr 0x02400000 paddr 0x02400000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x0000d020 vaddr 0x02808020 paddr 0x02808020 align 2**12
         filesz 0x0000020c memsz 0x0000020c flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  02400000  02400000  0000d000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   0000020c  02808020  02808020  0000d020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000094b4  01800000  01800000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000002f4  018094b4  018094b4  0000a4b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001d14  018097a8  018097a8  0000a7a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002e4  0180b4bc  0180b4bc  0000c4bc  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000026  00000000  00000000  0000d22c  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000a58  00000000  00000000  0000d258  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00001371  00000000  00000000  0000dcb0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000201a6  00000000  00000000  0000f021  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00005eeb  00000000  00000000  0002f1c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000fb9a  00000000  00000000  000350b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00001704  00000000  00000000  00044c4c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00001989  00000000  00000000  00046350  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000479d  00000000  00000000  00047cd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000050  00000000  00000000  0004c478  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000002d8  00000000  00000000  0004c4c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0004f733  2**0
                  CONTENTS, READONLY
 18 .cpu          00000003  00000000  00000000  0004f736  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  0004f739  2**0
                  CONTENTS, READONLY
 20 .sysid_hash   00000004  00000000  00000000  0004f73a  2**0
                  CONTENTS, READONLY
 21 .sysid_base   00000004  00000000  00000000  0004f73e  2**0
                  CONTENTS, READONLY
 22 .sysid_time   00000004  00000000  00000000  0004f742  2**0
                  CONTENTS, READONLY
 23 .stderr_dev   00000009  00000000  00000000  0004f746  2**0
                  CONTENTS, READONLY
 24 .stdin_dev    00000009  00000000  00000000  0004f74f  2**0
                  CONTENTS, READONLY
 25 .stdout_dev   00000009  00000000  00000000  0004f758  2**0
                  CONTENTS, READONLY
 26 .sopc_system_name 00000008  00000000  00000000  0004f761  2**0
                  CONTENTS, READONLY
 27 .quartus_project_dir 00000052  00000000  00000000  0004f769  2**0
                  CONTENTS, READONLY
 28 .jdi          00004101  00000000  00000000  0004f7bb  2**0
                  CONTENTS, READONLY
 29 .sopcinfo     000b904b  00000000  00000000  000538bc  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
02400000 l    d  .entry	00000000 .entry
02808020 l    d  .exceptions	00000000 .exceptions
01800000 l    d  .text	00000000 .text
018094b4 l    d  .rodata	00000000 .rodata
018097a8 l    d  .rwdata	00000000 .rwdata
0180b4bc l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
01800044 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 impure.c
018097a8 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
018019b4 l     F .text	00000058 std
01801ac0 l     F .text	00000008 __fp_lock
01801ac8 l     F .text	00000008 __fp_unlock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 alt_close.c
01802a88 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
01802ae8 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
01802be8 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
01802d08 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
01802e58 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
01803084 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
0180b49c l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
01803320 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0180a158 l     O .rwdata	000000d8 cfi_flash
0180a230 l     O .rwdata	00001060 jtag_uart
0180b290 l     O .rwdata	00000120 lcd
0180b3b0 l     O .rwdata	000000c4 uart
01803450 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
01803524 l     F .text	00000038 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
01804324 l     F .text	0000007c alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
018053b0 l     F .text	00000228 altera_avalon_jtag_uart_irq
018055d8 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
0180b4a0 l     O .rwdata	00000004 colstart
01805c54 l     F .text	000000b8 lcd_write_command
01805d0c l     F .text	000000d4 lcd_write_data
01805de0 l     F .text	000000c4 lcd_clear_screen
01805ea4 l     F .text	000001ec lcd_repaint_screen
01806090 l     F .text	000000c8 lcd_scroll_up
01806158 l     F .text	000002d0 lcd_handle_escape
0180692c l     F .text	000000cc alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
01806b8c l     F .text	00000070 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
01806e4c l     F .text	0000009c altera_avalon_uart_irq
01806ee8 l     F .text	000000e0 altera_avalon_uart_rxirq
01806fc8 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
018073b4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
018075dc l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
018078bc l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
01807d80 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
01807ebc l     F .text	000000dc alt_file_locked
01808120 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
01808718 l     F .text	000000bc alt_write_word_amd
018085f4 l     F .text	00000124 alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
018089cc l     F .text	0000018c alt_unlock_block_intel
01808b58 l     F .text	000000dc alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
01809625 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
0180929c l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
01809450 l     F .text	00000040 alt_sim_halt
0180b4e4 g     O .bss	00000004 alt_instruction_exception_handler
0180282c g     F .text	00000070 _isatty_r
01802eb8 g     F .text	0000006c alt_main
0180007c g     F .text	000000a0 _puts_r
01803de4 g     F .text	00000048 alt_read_query_entry_32bit
0180b510 g     O .bss	00000100 alt_irq
0180289c g     F .text	00000078 _lseek_r
0180355c g     F .text	000002c0 alt_flash_cfi_write
0180b7a0 g       *ABS*	00000000 __alt_heap_start
01802468 g     F .text	00000068 __sseek
01801a1c g     F .text	000000a4 __sinit
01801b1c g     F .text	00000068 __sfmoreglue
01802f44 g     F .text	00000020 __malloc_unlock
01800f04 g     F .text	000000e0 memmove
01801b0c g     F .text	00000010 _cleanup
00000000  w      *UND*	00000000 __errno
01803f70 g     F .text	00000048 alt_write_flash_command_32bit_device_16bit_mode
02400000 g     F .entry	00000000 __reset
018027b8 g     F .text	00000074 _fstat_r
01803a78 g     F .text	000002e8 alt_flash_program_block
0180b4c8 g     O .bss	00000004 errno
0180b4d0 g     O .bss	00000004 alt_argv
01813474 g       *ABS*	00000000 _gp
01808324 g     F .text	00000030 usleep
01809fd8 g     O .rwdata	00000180 alt_fd_list
01808d60 g     F .text	00000094 alt_find_dev
01800e64 g     F .text	000000a0 memcpy
01801b00 g     F .text	0000000c _cleanup_r
01807e44 g     F .text	00000078 alt_io_redirect
018094b4 g       *ABS*	00000000 __DTOR_END__
0180011c g     F .text	00000014 puts
01808fcc g     F .text	000000dc alt_exception_cause_generated_bad_addr
01808354 g     F .text	00000020 altera_nios2_irq_init
018057f0 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
01802c48 g     F .text	000000c0 isatty
0180b4bc g     O .bss	00000004 __malloc_top_pad
018001a4 g     F .text	0000049c __sfvwrite_r
018015d8 g     F .text	00000070 _sbrk_r
018087d4 g     F .text	00000084 alt_program_intel
01802914 g     F .text	00000078 _read_r
01807790 g     F .text	00000078 alt_dcache_flush
0180b494 g     O .rwdata	00000004 alt_max_fd
01803d60 g     F .text	00000040 alt_read_query_entry_8bit
01802694 g     F .text	00000110 _fclose_r
01808858 g     F .text	00000174 alt_erase_block_intel
01801980 g     F .text	00000034 fflush
0180b4c0 g     O .bss	00000004 __malloc_max_sbrked_mem
01802d68 g     F .text	000000f0 lseek
0180b478 g     O .rwdata	00000004 _global_impure_ptr
01800fe4 g     F .text	000005f4 _realloc_r
0180b7a0 g       *ABS*	00000000 __bss_end
01807c88 g     F .text	000000f8 alt_iic_isr_register
01808218 g     F .text	0000010c alt_tick
01806d84 g     F .text	000000c8 altera_avalon_uart_init
0180b4b8 g     O .rwdata	00000004 __ctype_ptr
01801ae8 g     F .text	00000018 __fp_lock_all
01807c40 g     F .text	00000048 alt_ic_irq_enabled
01808180 g     F .text	00000098 alt_alarm_stop
0180b4d8 g     O .bss	00000004 alt_irq_active
02808000 g       *ABS*	00000000 __alt_mem_onchip_mem
028080fc g     F .exceptions	000000c8 alt_irq_handler
01809fb0 g     O .rwdata	00000028 alt_dev_null
01804278 g     F .text	000000ac alt_set_flash_algorithm_func
01803e2c g     F .text	0000003c alt_write_flash_command_8bit_device_8bit_mode
0180b48c g     O .rwdata	00000008 alt_dev_list
01803200 g     F .text	00000120 write
01802b14 g     F .text	000000d4 fstat
018050cc g     F .text	000000dc alt_check_primary_table
018038ac g     F .text	00000068 alt_flash_cfi_read
01804000 g     F .text	00000034 alt_write_native_8bit
0180b7a0 g       *ABS*	00000000 end
01803e68 g     F .text	0000007c alt_write_flash_command_16bit_device_8bit_mode
01806428 g     F .text	00000504 altera_avalon_lcd_16207_write
01807414 g     F .text	000001c8 altera_avalon_uart_write
018043a0 g     F .text	00000580 alt_read_cfi_table
018052f0 g     F .text	000000c0 altera_avalon_jtag_uart_init
028081c4 g     F .exceptions	00000068 alt_instruction_exception_entry
018094b0 g       *ABS*	00000000 __CTOR_LIST__
02000000 g       *ABS*	00000000 __alt_stack_pointer
01806bfc g     F .text	00000090 alt_avalon_timer_sc_init
01806ce4 g     F .text	00000058 altera_avalon_uart_write_fd
01806d3c g     F .text	00000048 altera_avalon_uart_close_fd
01805a14 g     F .text	00000240 altera_avalon_jtag_uart_write
01803488 g     F .text	0000009c alt_flash_cfi_init
01801a0c g     F .text	00000004 __sfp_lock_acquire
01800d80 g     F .text	000000e4 memchr
01801da0 g     F .text	00000314 _free_r
018092a0 g     F .text	000001b0 __call_exitprocs
0180b480 g     O .rwdata	00000004 __malloc_sbrk_base
01800000 g     F .text	00000048 _start
0180b4dc g     O .bss	00000004 _alt_tick_rate
0180b4e0 g     O .bss	00000004 _alt_nticks
01802f64 g     F .text	00000120 read
018033b4 g     F .text	0000009c alt_sys_init
01809168 g     F .text	00000134 __register_exitproc
01803da0 g     F .text	00000044 alt_read_query_entry_16bit
01805688 g     F .text	00000074 altera_avalon_jtag_uart_close
0180b4e8 g     O .bss	00000028 __malloc_current_mallinfo
01804098 g     F .text	000001e0 alt_set_flash_width_func
018051a8 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
01808f14 g     F .text	000000b8 alt_get_fd
01808c34 g     F .text	0000012c alt_busy_sleep
01802624 g     F .text	00000070 _close_r
018083dc g     F .text	00000218 alt_erase_block_amd
018090f4 g     F .text	00000074 memcmp
01805258 g     F .text	00000048 altera_avalon_jtag_uart_close_fd
0180b7a0 g       *ABS*	00000000 __alt_stack_base
018052a0 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
01801648 g     F .text	0000013c __swsetup_r
01804920 g     F .text	000007ac alt_read_cfi_width
01801b84 g     F .text	000000f0 __sfp
01809ba8 g     O .rwdata	00000408 __malloc_av_
01801a18 g     F .text	00000004 __sinit_lock_release
0180254c g     F .text	00000060 __sread
01808df4 g     F .text	00000120 alt_find_file
01807808 g     F .text	000000b4 alt_dev_llist_insert
01802f24 g     F .text	00000020 __malloc_lock
01803144 g     F .text	000000bc sbrk
01801784 g     F .text	000001fc _fflush_r
0180b4a4 g     O .rwdata	00000008 alt_flash_dev_list
01803f2c g     F .text	00000044 alt_write_flash_command_16bit_device_16bit_mode
0180b4bc g       *ABS*	00000000 __bss_start
018023c8 g     F .text	00000098 memset
01800048 g     F .text	00000034 main
0180b4d4 g     O .bss	00000004 alt_envp
0180b4c4 g     O .bss	00000004 __malloc_max_total_mem
01805200 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
018069f8 g     F .text	0000013c altera_avalon_lcd_16207_init
01802460 g     F .text	00000008 __sclose
02000000 g       *ABS*	00000000 __alt_heap_limit
018027a4 g     F .text	00000014 fclose
0180b610 g     O .bss	00000190 _atexit0
01800640 g     F .text	00000740 _malloc_r
0180b498 g     O .rwdata	00000004 alt_errno
01803fb8 g     F .text	00000048 alt_write_flash_command_32bit_device_32bit_mode
0180217c g     F .text	000000b8 _fwalk
01803914 g     F .text	00000164 alt_write_value_to_flash
01804034 g     F .text	00000034 alt_write_native_16bit
02400000 g       *ABS*	00000000 __alt_mem_cfi_flash
01801c74 g     F .text	0000012c _malloc_trim_r
018094b4 g       *ABS*	00000000 __CTOR_END__
018094b4 g       *ABS*	00000000 __DTOR_LIST__
01803380 g     F .text	00000034 alt_irq_init
018030e4 g     F .text	00000060 alt_release_fd
018090a8 g     F .text	00000014 atexit
018025ac g     F .text	00000078 _write_r
0180b474 g     O .rwdata	00000004 _impure_ptr
0180b4cc g     O .bss	00000004 alt_argc
01807980 g     F .text	00000064 _do_dtors
02808020 g       .exceptions	00000000 alt_irq_entry
01801ad0 g     F .text	00000018 __fp_unlock_all
01806b34 g     F .text	00000058 altera_avalon_lcd_16207_write_fd
0180b484 g     O .rwdata	00000008 alt_fs_list
01803ee4 g     F .text	00000048 alt_write_flash_command_32bit_device_8bit_mode
01807ab4 g     F .text	00000050 alt_ic_isr_register
0180b4bc g       *ABS*	00000000 _edata
01806c8c g     F .text	00000058 altera_avalon_uart_read_fd
0180b7a0 g       *ABS*	00000000 _end
018079e4 g     F .text	0000007c alt_flash_open_dev
018056fc g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
01807ba0 g     F .text	000000a0 alt_ic_irq_disable
018024d0 g     F .text	0000007c __swrite
0180b47c g     O .rwdata	00000004 __malloc_trim_threshold
018090bc g     F .text	00000038 exit
018020b4 g     F .text	000000c8 _fwalk_reent
01807a60 g     F .text	00000054 alt_flash_close_dev
02000000 g       *ABS*	00000000 __alt_data_end
02808020 g     F .exceptions	00000000 alt_exception
01801a10 g     F .text	00000004 __sfp_lock_release
01800000 g       *ABS*	00000000 __alt_mem_sdram
01809524 g     O .rodata	00000101 _ctype_
01807124 g     F .text	00000060 altera_avalon_uart_close
01809490 g     F .text	00000020 _exit
0180763c g     F .text	00000154 alt_alarm_start
01802234 g     F .text	00000194 __smakebuf_r
01804068 g     F .text	00000030 alt_write_native_32bit
01800130 g     F .text	00000074 strlen
01807f98 g     F .text	00000188 open
0180381c g     F .text	00000090 alt_flash_cfi_get_info
0180b4ac g     O .rwdata	00000004 alt_priority_mask
01807b04 g     F .text	0000009c alt_ic_irq_enable
01807184 g     F .text	00000230 altera_avalon_uart_read
0180b4b0 g     O .rwdata	00000008 alt_alarm_list
0180791c g     F .text	00000064 _do_ctors
0180298c g     F .text	000000fc close
01808374 g     F .text	00000068 alt_program_amd
00000000  w      *UND*	00000000 free
01801a14 g     F .text	00000004 __sinit_lock_acquire



Disassembly of section .exceptions:

02808020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
 2808020:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
 2808024:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
 2808028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 280802c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 2808030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 2808034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 2808038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 280803c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 2808040:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
 2808044:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
 2808048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 280804c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 2808050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 2808054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 2808058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 280805c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 2808060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 2808064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 2808068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 280806c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 2808070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 2808074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 2808078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 280807c:	10000326 	beq	r2,zero,280808c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 2808080:	20000226 	beq	r4,zero,280808c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 2808084:	28080fc0 	call	28080fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 2808088:	00000706 	br	28080a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
 280808c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
 2808090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 2808094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 2808098:	28081c40 	call	28081c4 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 280809c:	1000021e 	bne	r2,zero,28080a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 28080a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 28080a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 28080a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 28080ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 28080b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 28080b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 28080b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 28080bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 28080c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 28080c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 28080c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 28080cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 28080d0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
 28080d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 28080d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 28080dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 28080e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 28080e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 28080e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 28080ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 28080f0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
 28080f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 28080f8:	ef80083a 	eret

028080fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 28080fc:	defff904 	addi	sp,sp,-28
 2808100:	dfc00615 	stw	ra,24(sp)
 2808104:	df000515 	stw	fp,20(sp)
 2808108:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 280810c:	0005313a 	rdctl	r2,ipending
 2808110:	e0bffc15 	stw	r2,-16(fp)

  return active;
 2808114:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 2808118:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 280811c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 2808120:	00800044 	movi	r2,1
 2808124:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 2808128:	e0ffff17 	ldw	r3,-4(fp)
 280812c:	e0bffe17 	ldw	r2,-8(fp)
 2808130:	1884703a 	and	r2,r3,r2
 2808134:	1005003a 	cmpeq	r2,r2,zero
 2808138:	1000161e 	bne	r2,zero,2808194 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 280813c:	e0bffd17 	ldw	r2,-12(fp)
 2808140:	00c06074 	movhi	r3,385
 2808144:	18ed4404 	addi	r3,r3,-19184
 2808148:	100490fa 	slli	r2,r2,3
 280814c:	10c5883a 	add	r2,r2,r3
 2808150:	11400017 	ldw	r5,0(r2)
 2808154:	e0bffd17 	ldw	r2,-12(fp)
 2808158:	00c06074 	movhi	r3,385
 280815c:	18ed4404 	addi	r3,r3,-19184
 2808160:	100490fa 	slli	r2,r2,3
 2808164:	10c5883a 	add	r2,r2,r3
 2808168:	10800104 	addi	r2,r2,4
 280816c:	11000017 	ldw	r4,0(r2)
 2808170:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 2808174:	0005313a 	rdctl	r2,ipending
 2808178:	e0bffb15 	stw	r2,-20(fp)

  return active;
 280817c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 2808180:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 2808184:	e0bfff17 	ldw	r2,-4(fp)
 2808188:	1004c03a 	cmpne	r2,r2,zero
 280818c:	103fe31e 	bne	r2,zero,280811c <alt_irq_handler+0x20>
 2808190:	00000706 	br	28081b0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 2808194:	e0bffe17 	ldw	r2,-8(fp)
 2808198:	1085883a 	add	r2,r2,r2
 280819c:	e0bffe15 	stw	r2,-8(fp)
      i++;
 28081a0:	e0bffd17 	ldw	r2,-12(fp)
 28081a4:	10800044 	addi	r2,r2,1
 28081a8:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 28081ac:	003fde06 	br	2808128 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 28081b0:	e037883a 	mov	sp,fp
 28081b4:	dfc00117 	ldw	ra,4(sp)
 28081b8:	df000017 	ldw	fp,0(sp)
 28081bc:	dec00204 	addi	sp,sp,8
 28081c0:	f800283a 	ret

028081c4 <alt_instruction_exception_entry>:
 * using alt_instruction_exception_register(). This routine will call
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int alt_instruction_exception_entry (alt_u32 exception_pc)
{
 28081c4:	defffa04 	addi	sp,sp,-24
 28081c8:	dfc00515 	stw	ra,20(sp)
 28081cc:	df000415 	stw	fp,16(sp)
 28081d0:	df000404 	addi	fp,sp,16
 28081d4:	e13ffe15 	stw	r4,-8(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
 28081d8:	00bfffc4 	movi	r2,-1
 28081dc:	e0bffd15 	stw	r2,-12(fp)
  badaddr = 0;
 28081e0:	e03ffc15 	stw	zero,-16(fp)
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 28081e4:	d0a01c17 	ldw	r2,-32656(gp)
 28081e8:	1005003a 	cmpeq	r2,r2,zero
 28081ec:	1000071e 	bne	r2,zero,280820c <alt_instruction_exception_entry+0x48>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 28081f0:	d0a01c17 	ldw	r2,-32656(gp)
 28081f4:	e13ffd17 	ldw	r4,-12(fp)
 28081f8:	e17ffe17 	ldw	r5,-8(fp)
 28081fc:	e1bffc17 	ldw	r6,-16(fp)
 2808200:	103ee83a 	callr	r2
 2808204:	e0bfff15 	stw	r2,-4(fp)
 2808208:	00000206 	br	2808214 <alt_instruction_exception_entry+0x50>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 280820c:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* // We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 2808210:	e03fff15 	stw	zero,-4(fp)
 2808214:	e0bfff17 	ldw	r2,-4(fp)
}
 2808218:	e037883a 	mov	sp,fp
 280821c:	dfc00117 	ldw	ra,4(sp)
 2808220:	df000017 	ldw	fp,0(sp)
 2808224:	dec00204 	addi	sp,sp,8
 2808228:	f800283a 	ret

Disassembly of section .text:

01800000 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
 1800000:	00840014 	movui	r2,4096
#endif

0:
    initd 0(r2)
 1800004:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
 1800008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 180000c:	00bffd16 	blt	zero,r2,1800004 <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 1800010:	06c08034 	movhi	sp,512
    ori sp, sp, %lo(__alt_stack_pointer)
 1800014:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
 1800018:	06806074 	movhi	gp,385
    ori gp, gp, %lo(_gp)
 180001c:	d68d1d14 	ori	gp,gp,13428
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 1800020:	00806034 	movhi	r2,384
    ori r2, r2, %lo(__bss_start)
 1800024:	10ad2f14 	ori	r2,r2,46268

    movhi r3, %hi(__bss_end)
 1800028:	00c06034 	movhi	r3,384
    ori r3, r3, %lo(__bss_end)
 180002c:	18ede814 	ori	r3,r3,47008

    beq r2, r3, 1f
 1800030:	10c00326 	beq	r2,r3,1800040 <_start+0x40>

0:
    stw zero, (r2)
 1800034:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 1800038:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 180003c:	10fffd36 	bltu	r2,r3,1800034 <_start+0x34>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 1800040:	1802eb80 	call	1802eb8 <alt_main>

01800044 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 1800044:	003fff06 	br	1800044 <alt_after_alt_main>

01800048 <main>:
 */

#include <stdio.h>

int main()
{
 1800048:	defffe04 	addi	sp,sp,-8
 180004c:	dfc00115 	stw	ra,4(sp)
 1800050:	df000015 	stw	fp,0(sp)
 1800054:	d839883a 	mov	fp,sp
  printf("Hello from Nios II!\n");
 1800058:	01006074 	movhi	r4,385
 180005c:	21252d04 	addi	r4,r4,-27468
 1800060:	180011c0 	call	180011c <puts>

  return 0;
 1800064:	0005883a 	mov	r2,zero
}
 1800068:	e037883a 	mov	sp,fp
 180006c:	dfc00117 	ldw	ra,4(sp)
 1800070:	df000017 	ldw	fp,0(sp)
 1800074:	dec00204 	addi	sp,sp,8
 1800078:	f800283a 	ret

0180007c <_puts_r>:
 180007c:	defff604 	addi	sp,sp,-40
 1800080:	dc400715 	stw	r17,28(sp)
 1800084:	2023883a 	mov	r17,r4
 1800088:	2809883a 	mov	r4,r5
 180008c:	dfc00915 	stw	ra,36(sp)
 1800090:	dcc00815 	stw	r19,32(sp)
 1800094:	2827883a 	mov	r19,r5
 1800098:	18001300 	call	1800130 <strlen>
 180009c:	89400217 	ldw	r5,8(r17)
 18000a0:	00c06074 	movhi	r3,385
 18000a4:	18e53204 	addi	r3,r3,-27448
 18000a8:	01c00044 	movi	r7,1
 18000ac:	12000044 	addi	r8,r2,1
 18000b0:	d8c00515 	stw	r3,20(sp)
 18000b4:	d9c00615 	stw	r7,24(sp)
 18000b8:	d8c00304 	addi	r3,sp,12
 18000bc:	01c00084 	movi	r7,2
 18000c0:	8809883a 	mov	r4,r17
 18000c4:	d80d883a 	mov	r6,sp
 18000c8:	d8c00015 	stw	r3,0(sp)
 18000cc:	dcc00315 	stw	r19,12(sp)
 18000d0:	da000215 	stw	r8,8(sp)
 18000d4:	d9c00115 	stw	r7,4(sp)
 18000d8:	d8800415 	stw	r2,16(sp)
 18000dc:	18001a40 	call	18001a4 <__sfvwrite_r>
 18000e0:	00ffffc4 	movi	r3,-1
 18000e4:	10000626 	beq	r2,zero,1800100 <_puts_r+0x84>
 18000e8:	1805883a 	mov	r2,r3
 18000ec:	dfc00917 	ldw	ra,36(sp)
 18000f0:	dcc00817 	ldw	r19,32(sp)
 18000f4:	dc400717 	ldw	r17,28(sp)
 18000f8:	dec00a04 	addi	sp,sp,40
 18000fc:	f800283a 	ret
 1800100:	00c00284 	movi	r3,10
 1800104:	1805883a 	mov	r2,r3
 1800108:	dfc00917 	ldw	ra,36(sp)
 180010c:	dcc00817 	ldw	r19,32(sp)
 1800110:	dc400717 	ldw	r17,28(sp)
 1800114:	dec00a04 	addi	sp,sp,40
 1800118:	f800283a 	ret

0180011c <puts>:
 180011c:	00806074 	movhi	r2,385
 1800120:	10ad1d04 	addi	r2,r2,-19340
 1800124:	200b883a 	mov	r5,r4
 1800128:	11000017 	ldw	r4,0(r2)
 180012c:	180007c1 	jmpi	180007c <_puts_r>

01800130 <strlen>:
 1800130:	208000cc 	andi	r2,r4,3
 1800134:	2011883a 	mov	r8,r4
 1800138:	1000161e 	bne	r2,zero,1800194 <strlen+0x64>
 180013c:	20c00017 	ldw	r3,0(r4)
 1800140:	017fbff4 	movhi	r5,65279
 1800144:	297fbfc4 	addi	r5,r5,-257
 1800148:	01e02074 	movhi	r7,32897
 180014c:	39e02004 	addi	r7,r7,-32640
 1800150:	1945883a 	add	r2,r3,r5
 1800154:	11c4703a 	and	r2,r2,r7
 1800158:	00c6303a 	nor	r3,zero,r3
 180015c:	1886703a 	and	r3,r3,r2
 1800160:	18000c1e 	bne	r3,zero,1800194 <strlen+0x64>
 1800164:	280d883a 	mov	r6,r5
 1800168:	380b883a 	mov	r5,r7
 180016c:	21000104 	addi	r4,r4,4
 1800170:	20800017 	ldw	r2,0(r4)
 1800174:	1187883a 	add	r3,r2,r6
 1800178:	1946703a 	and	r3,r3,r5
 180017c:	0084303a 	nor	r2,zero,r2
 1800180:	10c4703a 	and	r2,r2,r3
 1800184:	103ff926 	beq	r2,zero,180016c <strlen+0x3c>
 1800188:	20800007 	ldb	r2,0(r4)
 180018c:	10000326 	beq	r2,zero,180019c <strlen+0x6c>
 1800190:	21000044 	addi	r4,r4,1
 1800194:	20800007 	ldb	r2,0(r4)
 1800198:	103ffd1e 	bne	r2,zero,1800190 <strlen+0x60>
 180019c:	2205c83a 	sub	r2,r4,r8
 18001a0:	f800283a 	ret

018001a4 <__sfvwrite_r>:
 18001a4:	30800217 	ldw	r2,8(r6)
 18001a8:	defff504 	addi	sp,sp,-44
 18001ac:	df000915 	stw	fp,36(sp)
 18001b0:	dd800715 	stw	r22,28(sp)
 18001b4:	dc800315 	stw	r18,12(sp)
 18001b8:	dfc00a15 	stw	ra,40(sp)
 18001bc:	ddc00815 	stw	r23,32(sp)
 18001c0:	dd400615 	stw	r21,24(sp)
 18001c4:	dd000515 	stw	r20,20(sp)
 18001c8:	dcc00415 	stw	r19,16(sp)
 18001cc:	dc400215 	stw	r17,8(sp)
 18001d0:	dc000115 	stw	r16,4(sp)
 18001d4:	302d883a 	mov	r22,r6
 18001d8:	2039883a 	mov	fp,r4
 18001dc:	2825883a 	mov	r18,r5
 18001e0:	10001c26 	beq	r2,zero,1800254 <__sfvwrite_r+0xb0>
 18001e4:	29c0030b 	ldhu	r7,12(r5)
 18001e8:	3880020c 	andi	r2,r7,8
 18001ec:	10002726 	beq	r2,zero,180028c <__sfvwrite_r+0xe8>
 18001f0:	28800417 	ldw	r2,16(r5)
 18001f4:	10002526 	beq	r2,zero,180028c <__sfvwrite_r+0xe8>
 18001f8:	3880008c 	andi	r2,r7,2
 18001fc:	b5400017 	ldw	r21,0(r22)
 1800200:	10002826 	beq	r2,zero,18002a4 <__sfvwrite_r+0x100>
 1800204:	0021883a 	mov	r16,zero
 1800208:	0023883a 	mov	r17,zero
 180020c:	880d883a 	mov	r6,r17
 1800210:	e009883a 	mov	r4,fp
 1800214:	00810004 	movi	r2,1024
 1800218:	80006e26 	beq	r16,zero,18003d4 <__sfvwrite_r+0x230>
 180021c:	800f883a 	mov	r7,r16
 1800220:	91400717 	ldw	r5,28(r18)
 1800224:	1400012e 	bgeu	r2,r16,180022c <__sfvwrite_r+0x88>
 1800228:	100f883a 	mov	r7,r2
 180022c:	90c00917 	ldw	r3,36(r18)
 1800230:	183ee83a 	callr	r3
 1800234:	1007883a 	mov	r3,r2
 1800238:	80a1c83a 	sub	r16,r16,r2
 180023c:	88a3883a 	add	r17,r17,r2
 1800240:	00806d0e 	bge	zero,r2,18003f8 <__sfvwrite_r+0x254>
 1800244:	b0800217 	ldw	r2,8(r22)
 1800248:	10c5c83a 	sub	r2,r2,r3
 180024c:	b0800215 	stw	r2,8(r22)
 1800250:	103fee1e 	bne	r2,zero,180020c <__sfvwrite_r+0x68>
 1800254:	0009883a 	mov	r4,zero
 1800258:	2005883a 	mov	r2,r4
 180025c:	dfc00a17 	ldw	ra,40(sp)
 1800260:	df000917 	ldw	fp,36(sp)
 1800264:	ddc00817 	ldw	r23,32(sp)
 1800268:	dd800717 	ldw	r22,28(sp)
 180026c:	dd400617 	ldw	r21,24(sp)
 1800270:	dd000517 	ldw	r20,20(sp)
 1800274:	dcc00417 	ldw	r19,16(sp)
 1800278:	dc800317 	ldw	r18,12(sp)
 180027c:	dc400217 	ldw	r17,8(sp)
 1800280:	dc000117 	ldw	r16,4(sp)
 1800284:	dec00b04 	addi	sp,sp,44
 1800288:	f800283a 	ret
 180028c:	18016480 	call	1801648 <__swsetup_r>
 1800290:	1000e41e 	bne	r2,zero,1800624 <__sfvwrite_r+0x480>
 1800294:	91c0030b 	ldhu	r7,12(r18)
 1800298:	b5400017 	ldw	r21,0(r22)
 180029c:	3880008c 	andi	r2,r7,2
 18002a0:	103fd81e 	bne	r2,zero,1800204 <__sfvwrite_r+0x60>
 18002a4:	3880004c 	andi	r2,r7,1
 18002a8:	1005003a 	cmpeq	r2,r2,zero
 18002ac:	10005726 	beq	r2,zero,180040c <__sfvwrite_r+0x268>
 18002b0:	0029883a 	mov	r20,zero
 18002b4:	002f883a 	mov	r23,zero
 18002b8:	a0004226 	beq	r20,zero,18003c4 <__sfvwrite_r+0x220>
 18002bc:	3880800c 	andi	r2,r7,512
 18002c0:	94000217 	ldw	r16,8(r18)
 18002c4:	10008b26 	beq	r2,zero,18004f4 <__sfvwrite_r+0x350>
 18002c8:	800d883a 	mov	r6,r16
 18002cc:	a400a536 	bltu	r20,r16,1800564 <__sfvwrite_r+0x3c0>
 18002d0:	3881200c 	andi	r2,r7,1152
 18002d4:	10002726 	beq	r2,zero,1800374 <__sfvwrite_r+0x1d0>
 18002d8:	90800517 	ldw	r2,20(r18)
 18002dc:	92000417 	ldw	r8,16(r18)
 18002e0:	91400017 	ldw	r5,0(r18)
 18002e4:	1087883a 	add	r3,r2,r2
 18002e8:	1887883a 	add	r3,r3,r2
 18002ec:	1808d7fa 	srli	r4,r3,31
 18002f0:	2a21c83a 	sub	r16,r5,r8
 18002f4:	80800044 	addi	r2,r16,1
 18002f8:	20c9883a 	add	r4,r4,r3
 18002fc:	2027d07a 	srai	r19,r4,1
 1800300:	a085883a 	add	r2,r20,r2
 1800304:	980d883a 	mov	r6,r19
 1800308:	9880022e 	bgeu	r19,r2,1800314 <__sfvwrite_r+0x170>
 180030c:	1027883a 	mov	r19,r2
 1800310:	100d883a 	mov	r6,r2
 1800314:	3881000c 	andi	r2,r7,1024
 1800318:	1000b826 	beq	r2,zero,18005fc <__sfvwrite_r+0x458>
 180031c:	300b883a 	mov	r5,r6
 1800320:	e009883a 	mov	r4,fp
 1800324:	18006400 	call	1800640 <_malloc_r>
 1800328:	10003126 	beq	r2,zero,18003f0 <__sfvwrite_r+0x24c>
 180032c:	91400417 	ldw	r5,16(r18)
 1800330:	1009883a 	mov	r4,r2
 1800334:	800d883a 	mov	r6,r16
 1800338:	1023883a 	mov	r17,r2
 180033c:	1800e640 	call	1800e64 <memcpy>
 1800340:	90c0030b 	ldhu	r3,12(r18)
 1800344:	00beffc4 	movi	r2,-1025
 1800348:	1886703a 	and	r3,r3,r2
 180034c:	18c02014 	ori	r3,r3,128
 1800350:	90c0030d 	sth	r3,12(r18)
 1800354:	9c07c83a 	sub	r3,r19,r16
 1800358:	8c05883a 	add	r2,r17,r16
 180035c:	a00d883a 	mov	r6,r20
 1800360:	a021883a 	mov	r16,r20
 1800364:	90800015 	stw	r2,0(r18)
 1800368:	90c00215 	stw	r3,8(r18)
 180036c:	94400415 	stw	r17,16(r18)
 1800370:	94c00515 	stw	r19,20(r18)
 1800374:	91000017 	ldw	r4,0(r18)
 1800378:	b80b883a 	mov	r5,r23
 180037c:	a023883a 	mov	r17,r20
 1800380:	1800f040 	call	1800f04 <memmove>
 1800384:	90c00217 	ldw	r3,8(r18)
 1800388:	90800017 	ldw	r2,0(r18)
 180038c:	a027883a 	mov	r19,r20
 1800390:	1c07c83a 	sub	r3,r3,r16
 1800394:	1405883a 	add	r2,r2,r16
 1800398:	90c00215 	stw	r3,8(r18)
 180039c:	a021883a 	mov	r16,r20
 18003a0:	90800015 	stw	r2,0(r18)
 18003a4:	b0800217 	ldw	r2,8(r22)
 18003a8:	1405c83a 	sub	r2,r2,r16
 18003ac:	b0800215 	stw	r2,8(r22)
 18003b0:	103fa826 	beq	r2,zero,1800254 <__sfvwrite_r+0xb0>
 18003b4:	a469c83a 	sub	r20,r20,r17
 18003b8:	91c0030b 	ldhu	r7,12(r18)
 18003bc:	bcef883a 	add	r23,r23,r19
 18003c0:	a03fbe1e 	bne	r20,zero,18002bc <__sfvwrite_r+0x118>
 18003c4:	adc00017 	ldw	r23,0(r21)
 18003c8:	ad000117 	ldw	r20,4(r21)
 18003cc:	ad400204 	addi	r21,r21,8
 18003d0:	003fb906 	br	18002b8 <__sfvwrite_r+0x114>
 18003d4:	ac400017 	ldw	r17,0(r21)
 18003d8:	ac000117 	ldw	r16,4(r21)
 18003dc:	ad400204 	addi	r21,r21,8
 18003e0:	003f8a06 	br	180020c <__sfvwrite_r+0x68>
 18003e4:	91400417 	ldw	r5,16(r18)
 18003e8:	e009883a 	mov	r4,fp
 18003ec:	1801da00 	call	1801da0 <_free_r>
 18003f0:	00800304 	movi	r2,12
 18003f4:	e0800015 	stw	r2,0(fp)
 18003f8:	9080030b 	ldhu	r2,12(r18)
 18003fc:	013fffc4 	movi	r4,-1
 1800400:	10801014 	ori	r2,r2,64
 1800404:	9080030d 	sth	r2,12(r18)
 1800408:	003f9306 	br	1800258 <__sfvwrite_r+0xb4>
 180040c:	0027883a 	mov	r19,zero
 1800410:	002f883a 	mov	r23,zero
 1800414:	d8000015 	stw	zero,0(sp)
 1800418:	0029883a 	mov	r20,zero
 180041c:	98001e26 	beq	r19,zero,1800498 <__sfvwrite_r+0x2f4>
 1800420:	d8c00017 	ldw	r3,0(sp)
 1800424:	1804c03a 	cmpne	r2,r3,zero
 1800428:	10005e26 	beq	r2,zero,18005a4 <__sfvwrite_r+0x400>
 180042c:	9821883a 	mov	r16,r19
 1800430:	a4c0012e 	bgeu	r20,r19,1800438 <__sfvwrite_r+0x294>
 1800434:	a021883a 	mov	r16,r20
 1800438:	91000017 	ldw	r4,0(r18)
 180043c:	90800417 	ldw	r2,16(r18)
 1800440:	91800217 	ldw	r6,8(r18)
 1800444:	91c00517 	ldw	r7,20(r18)
 1800448:	1100022e 	bgeu	r2,r4,1800454 <__sfvwrite_r+0x2b0>
 180044c:	31e3883a 	add	r17,r6,r7
 1800450:	8c001616 	blt	r17,r16,18004ac <__sfvwrite_r+0x308>
 1800454:	81c03816 	blt	r16,r7,1800538 <__sfvwrite_r+0x394>
 1800458:	90c00917 	ldw	r3,36(r18)
 180045c:	91400717 	ldw	r5,28(r18)
 1800460:	e009883a 	mov	r4,fp
 1800464:	b80d883a 	mov	r6,r23
 1800468:	183ee83a 	callr	r3
 180046c:	1023883a 	mov	r17,r2
 1800470:	00bfe10e 	bge	zero,r2,18003f8 <__sfvwrite_r+0x254>
 1800474:	a469c83a 	sub	r20,r20,r17
 1800478:	a0001826 	beq	r20,zero,18004dc <__sfvwrite_r+0x338>
 180047c:	b0800217 	ldw	r2,8(r22)
 1800480:	1445c83a 	sub	r2,r2,r17
 1800484:	b0800215 	stw	r2,8(r22)
 1800488:	103f7226 	beq	r2,zero,1800254 <__sfvwrite_r+0xb0>
 180048c:	9c67c83a 	sub	r19,r19,r17
 1800490:	bc6f883a 	add	r23,r23,r17
 1800494:	983fe21e 	bne	r19,zero,1800420 <__sfvwrite_r+0x27c>
 1800498:	adc00017 	ldw	r23,0(r21)
 180049c:	acc00117 	ldw	r19,4(r21)
 18004a0:	ad400204 	addi	r21,r21,8
 18004a4:	d8000015 	stw	zero,0(sp)
 18004a8:	003fdc06 	br	180041c <__sfvwrite_r+0x278>
 18004ac:	b80b883a 	mov	r5,r23
 18004b0:	880d883a 	mov	r6,r17
 18004b4:	1800f040 	call	1800f04 <memmove>
 18004b8:	90c00017 	ldw	r3,0(r18)
 18004bc:	e009883a 	mov	r4,fp
 18004c0:	900b883a 	mov	r5,r18
 18004c4:	1c47883a 	add	r3,r3,r17
 18004c8:	90c00015 	stw	r3,0(r18)
 18004cc:	18017840 	call	1801784 <_fflush_r>
 18004d0:	103fc91e 	bne	r2,zero,18003f8 <__sfvwrite_r+0x254>
 18004d4:	a469c83a 	sub	r20,r20,r17
 18004d8:	a03fe81e 	bne	r20,zero,180047c <__sfvwrite_r+0x2d8>
 18004dc:	e009883a 	mov	r4,fp
 18004e0:	900b883a 	mov	r5,r18
 18004e4:	18017840 	call	1801784 <_fflush_r>
 18004e8:	103fc31e 	bne	r2,zero,18003f8 <__sfvwrite_r+0x254>
 18004ec:	d8000015 	stw	zero,0(sp)
 18004f0:	003fe206 	br	180047c <__sfvwrite_r+0x2d8>
 18004f4:	91000017 	ldw	r4,0(r18)
 18004f8:	90800417 	ldw	r2,16(r18)
 18004fc:	1100022e 	bgeu	r2,r4,1800508 <__sfvwrite_r+0x364>
 1800500:	8023883a 	mov	r17,r16
 1800504:	85003136 	bltu	r16,r20,18005cc <__sfvwrite_r+0x428>
 1800508:	91c00517 	ldw	r7,20(r18)
 180050c:	a1c01836 	bltu	r20,r7,1800570 <__sfvwrite_r+0x3cc>
 1800510:	90c00917 	ldw	r3,36(r18)
 1800514:	91400717 	ldw	r5,28(r18)
 1800518:	e009883a 	mov	r4,fp
 180051c:	b80d883a 	mov	r6,r23
 1800520:	183ee83a 	callr	r3
 1800524:	1021883a 	mov	r16,r2
 1800528:	00bfb30e 	bge	zero,r2,18003f8 <__sfvwrite_r+0x254>
 180052c:	1023883a 	mov	r17,r2
 1800530:	1027883a 	mov	r19,r2
 1800534:	003f9b06 	br	18003a4 <__sfvwrite_r+0x200>
 1800538:	b80b883a 	mov	r5,r23
 180053c:	800d883a 	mov	r6,r16
 1800540:	1800f040 	call	1800f04 <memmove>
 1800544:	90c00217 	ldw	r3,8(r18)
 1800548:	90800017 	ldw	r2,0(r18)
 180054c:	8023883a 	mov	r17,r16
 1800550:	1c07c83a 	sub	r3,r3,r16
 1800554:	1405883a 	add	r2,r2,r16
 1800558:	90c00215 	stw	r3,8(r18)
 180055c:	90800015 	stw	r2,0(r18)
 1800560:	003fc406 	br	1800474 <__sfvwrite_r+0x2d0>
 1800564:	a00d883a 	mov	r6,r20
 1800568:	a021883a 	mov	r16,r20
 180056c:	003f8106 	br	1800374 <__sfvwrite_r+0x1d0>
 1800570:	b80b883a 	mov	r5,r23
 1800574:	a00d883a 	mov	r6,r20
 1800578:	1800f040 	call	1800f04 <memmove>
 180057c:	90c00217 	ldw	r3,8(r18)
 1800580:	90800017 	ldw	r2,0(r18)
 1800584:	a021883a 	mov	r16,r20
 1800588:	1d07c83a 	sub	r3,r3,r20
 180058c:	1505883a 	add	r2,r2,r20
 1800590:	a023883a 	mov	r17,r20
 1800594:	a027883a 	mov	r19,r20
 1800598:	90c00215 	stw	r3,8(r18)
 180059c:	90800015 	stw	r2,0(r18)
 18005a0:	003f8006 	br	18003a4 <__sfvwrite_r+0x200>
 18005a4:	b809883a 	mov	r4,r23
 18005a8:	01400284 	movi	r5,10
 18005ac:	980d883a 	mov	r6,r19
 18005b0:	1800d800 	call	1800d80 <memchr>
 18005b4:	10001726 	beq	r2,zero,1800614 <__sfvwrite_r+0x470>
 18005b8:	15c5c83a 	sub	r2,r2,r23
 18005bc:	15000044 	addi	r20,r2,1
 18005c0:	00800044 	movi	r2,1
 18005c4:	d8800015 	stw	r2,0(sp)
 18005c8:	003f9806 	br	180042c <__sfvwrite_r+0x288>
 18005cc:	b80b883a 	mov	r5,r23
 18005d0:	800d883a 	mov	r6,r16
 18005d4:	1800f040 	call	1800f04 <memmove>
 18005d8:	90c00017 	ldw	r3,0(r18)
 18005dc:	e009883a 	mov	r4,fp
 18005e0:	900b883a 	mov	r5,r18
 18005e4:	1c07883a 	add	r3,r3,r16
 18005e8:	90c00015 	stw	r3,0(r18)
 18005ec:	8027883a 	mov	r19,r16
 18005f0:	18017840 	call	1801784 <_fflush_r>
 18005f4:	103f6b26 	beq	r2,zero,18003a4 <__sfvwrite_r+0x200>
 18005f8:	003f7f06 	br	18003f8 <__sfvwrite_r+0x254>
 18005fc:	400b883a 	mov	r5,r8
 1800600:	e009883a 	mov	r4,fp
 1800604:	1800fe40 	call	1800fe4 <_realloc_r>
 1800608:	103f7626 	beq	r2,zero,18003e4 <__sfvwrite_r+0x240>
 180060c:	1023883a 	mov	r17,r2
 1800610:	003f5006 	br	1800354 <__sfvwrite_r+0x1b0>
 1800614:	00c00044 	movi	r3,1
 1800618:	9d000044 	addi	r20,r19,1
 180061c:	d8c00015 	stw	r3,0(sp)
 1800620:	003f8206 	br	180042c <__sfvwrite_r+0x288>
 1800624:	9080030b 	ldhu	r2,12(r18)
 1800628:	00c00244 	movi	r3,9
 180062c:	013fffc4 	movi	r4,-1
 1800630:	10801014 	ori	r2,r2,64
 1800634:	9080030d 	sth	r2,12(r18)
 1800638:	e0c00015 	stw	r3,0(fp)
 180063c:	003f0606 	br	1800258 <__sfvwrite_r+0xb4>

01800640 <_malloc_r>:
 1800640:	defff604 	addi	sp,sp,-40
 1800644:	28c002c4 	addi	r3,r5,11
 1800648:	00800584 	movi	r2,22
 180064c:	dc800215 	stw	r18,8(sp)
 1800650:	dfc00915 	stw	ra,36(sp)
 1800654:	df000815 	stw	fp,32(sp)
 1800658:	ddc00715 	stw	r23,28(sp)
 180065c:	dd800615 	stw	r22,24(sp)
 1800660:	dd400515 	stw	r21,20(sp)
 1800664:	dd000415 	stw	r20,16(sp)
 1800668:	dcc00315 	stw	r19,12(sp)
 180066c:	dc400115 	stw	r17,4(sp)
 1800670:	dc000015 	stw	r16,0(sp)
 1800674:	2025883a 	mov	r18,r4
 1800678:	10c01236 	bltu	r2,r3,18006c4 <_malloc_r+0x84>
 180067c:	04400404 	movi	r17,16
 1800680:	8940142e 	bgeu	r17,r5,18006d4 <_malloc_r+0x94>
 1800684:	00800304 	movi	r2,12
 1800688:	0007883a 	mov	r3,zero
 180068c:	90800015 	stw	r2,0(r18)
 1800690:	1805883a 	mov	r2,r3
 1800694:	dfc00917 	ldw	ra,36(sp)
 1800698:	df000817 	ldw	fp,32(sp)
 180069c:	ddc00717 	ldw	r23,28(sp)
 18006a0:	dd800617 	ldw	r22,24(sp)
 18006a4:	dd400517 	ldw	r21,20(sp)
 18006a8:	dd000417 	ldw	r20,16(sp)
 18006ac:	dcc00317 	ldw	r19,12(sp)
 18006b0:	dc800217 	ldw	r18,8(sp)
 18006b4:	dc400117 	ldw	r17,4(sp)
 18006b8:	dc000017 	ldw	r16,0(sp)
 18006bc:	dec00a04 	addi	sp,sp,40
 18006c0:	f800283a 	ret
 18006c4:	00bffe04 	movi	r2,-8
 18006c8:	18a2703a 	and	r17,r3,r2
 18006cc:	883fed16 	blt	r17,zero,1800684 <_malloc_r+0x44>
 18006d0:	897fec36 	bltu	r17,r5,1800684 <_malloc_r+0x44>
 18006d4:	9009883a 	mov	r4,r18
 18006d8:	1802f240 	call	1802f24 <__malloc_lock>
 18006dc:	00807dc4 	movi	r2,503
 18006e0:	14402b2e 	bgeu	r2,r17,1800790 <_malloc_r+0x150>
 18006e4:	8806d27a 	srli	r3,r17,9
 18006e8:	18003f1e 	bne	r3,zero,18007e8 <_malloc_r+0x1a8>
 18006ec:	880cd0fa 	srli	r6,r17,3
 18006f0:	300490fa 	slli	r2,r6,3
 18006f4:	02c06074 	movhi	r11,385
 18006f8:	5ae6ea04 	addi	r11,r11,-25688
 18006fc:	12cb883a 	add	r5,r2,r11
 1800700:	2c000317 	ldw	r16,12(r5)
 1800704:	580f883a 	mov	r7,r11
 1800708:	2c00041e 	bne	r5,r16,180071c <_malloc_r+0xdc>
 180070c:	00000a06 	br	1800738 <_malloc_r+0xf8>
 1800710:	1800860e 	bge	r3,zero,180092c <_malloc_r+0x2ec>
 1800714:	84000317 	ldw	r16,12(r16)
 1800718:	2c000726 	beq	r5,r16,1800738 <_malloc_r+0xf8>
 180071c:	80800117 	ldw	r2,4(r16)
 1800720:	00ffff04 	movi	r3,-4
 1800724:	10c8703a 	and	r4,r2,r3
 1800728:	2447c83a 	sub	r3,r4,r17
 180072c:	008003c4 	movi	r2,15
 1800730:	10fff70e 	bge	r2,r3,1800710 <_malloc_r+0xd0>
 1800734:	31bfffc4 	addi	r6,r6,-1
 1800738:	32400044 	addi	r9,r6,1
 180073c:	02806074 	movhi	r10,385
 1800740:	52a6ec04 	addi	r10,r10,-25680
 1800744:	54000217 	ldw	r16,8(r10)
 1800748:	8280a026 	beq	r16,r10,18009cc <_malloc_r+0x38c>
 180074c:	80800117 	ldw	r2,4(r16)
 1800750:	00ffff04 	movi	r3,-4
 1800754:	10ca703a 	and	r5,r2,r3
 1800758:	2c4dc83a 	sub	r6,r5,r17
 180075c:	008003c4 	movi	r2,15
 1800760:	11808316 	blt	r2,r6,1800970 <_malloc_r+0x330>
 1800764:	52800315 	stw	r10,12(r10)
 1800768:	52800215 	stw	r10,8(r10)
 180076c:	30002916 	blt	r6,zero,1800814 <_malloc_r+0x1d4>
 1800770:	8147883a 	add	r3,r16,r5
 1800774:	18800117 	ldw	r2,4(r3)
 1800778:	9009883a 	mov	r4,r18
 180077c:	10800054 	ori	r2,r2,1
 1800780:	18800115 	stw	r2,4(r3)
 1800784:	1802f440 	call	1802f44 <__malloc_unlock>
 1800788:	80c00204 	addi	r3,r16,8
 180078c:	003fc006 	br	1800690 <_malloc_r+0x50>
 1800790:	02c06074 	movhi	r11,385
 1800794:	5ae6ea04 	addi	r11,r11,-25688
 1800798:	8ac5883a 	add	r2,r17,r11
 180079c:	14000317 	ldw	r16,12(r2)
 18007a0:	580f883a 	mov	r7,r11
 18007a4:	8806d0fa 	srli	r3,r17,3
 18007a8:	14006c26 	beq	r2,r16,180095c <_malloc_r+0x31c>
 18007ac:	80c00117 	ldw	r3,4(r16)
 18007b0:	00bfff04 	movi	r2,-4
 18007b4:	81800317 	ldw	r6,12(r16)
 18007b8:	1886703a 	and	r3,r3,r2
 18007bc:	80c7883a 	add	r3,r16,r3
 18007c0:	18800117 	ldw	r2,4(r3)
 18007c4:	81400217 	ldw	r5,8(r16)
 18007c8:	9009883a 	mov	r4,r18
 18007cc:	10800054 	ori	r2,r2,1
 18007d0:	18800115 	stw	r2,4(r3)
 18007d4:	31400215 	stw	r5,8(r6)
 18007d8:	29800315 	stw	r6,12(r5)
 18007dc:	1802f440 	call	1802f44 <__malloc_unlock>
 18007e0:	80c00204 	addi	r3,r16,8
 18007e4:	003faa06 	br	1800690 <_malloc_r+0x50>
 18007e8:	00800104 	movi	r2,4
 18007ec:	10c0052e 	bgeu	r2,r3,1800804 <_malloc_r+0x1c4>
 18007f0:	00800504 	movi	r2,20
 18007f4:	10c07836 	bltu	r2,r3,18009d8 <_malloc_r+0x398>
 18007f8:	198016c4 	addi	r6,r3,91
 18007fc:	300490fa 	slli	r2,r6,3
 1800800:	003fbc06 	br	18006f4 <_malloc_r+0xb4>
 1800804:	8804d1ba 	srli	r2,r17,6
 1800808:	11800e04 	addi	r6,r2,56
 180080c:	300490fa 	slli	r2,r6,3
 1800810:	003fb806 	br	18006f4 <_malloc_r+0xb4>
 1800814:	00807fc4 	movi	r2,511
 1800818:	1140bb36 	bltu	r2,r5,1800b08 <_malloc_r+0x4c8>
 180081c:	2806d0fa 	srli	r3,r5,3
 1800820:	573ffe04 	addi	fp,r10,-8
 1800824:	00800044 	movi	r2,1
 1800828:	180890fa 	slli	r4,r3,3
 180082c:	1807d0ba 	srai	r3,r3,2
 1800830:	e1c00117 	ldw	r7,4(fp)
 1800834:	5909883a 	add	r4,r11,r4
 1800838:	21400217 	ldw	r5,8(r4)
 180083c:	10c4983a 	sll	r2,r2,r3
 1800840:	81000315 	stw	r4,12(r16)
 1800844:	81400215 	stw	r5,8(r16)
 1800848:	388eb03a 	or	r7,r7,r2
 180084c:	2c000315 	stw	r16,12(r5)
 1800850:	24000215 	stw	r16,8(r4)
 1800854:	e1c00115 	stw	r7,4(fp)
 1800858:	4807883a 	mov	r3,r9
 180085c:	4800cd16 	blt	r9,zero,1800b94 <_malloc_r+0x554>
 1800860:	1807d0ba 	srai	r3,r3,2
 1800864:	00800044 	movi	r2,1
 1800868:	10c8983a 	sll	r4,r2,r3
 180086c:	39004436 	bltu	r7,r4,1800980 <_malloc_r+0x340>
 1800870:	21c4703a 	and	r2,r4,r7
 1800874:	10000a1e 	bne	r2,zero,18008a0 <_malloc_r+0x260>
 1800878:	2109883a 	add	r4,r4,r4
 180087c:	00bfff04 	movi	r2,-4
 1800880:	4884703a 	and	r2,r9,r2
 1800884:	3906703a 	and	r3,r7,r4
 1800888:	12400104 	addi	r9,r2,4
 180088c:	1800041e 	bne	r3,zero,18008a0 <_malloc_r+0x260>
 1800890:	2109883a 	add	r4,r4,r4
 1800894:	3904703a 	and	r2,r7,r4
 1800898:	4a400104 	addi	r9,r9,4
 180089c:	103ffc26 	beq	r2,zero,1800890 <_malloc_r+0x250>
 18008a0:	480490fa 	slli	r2,r9,3
 18008a4:	4819883a 	mov	r12,r9
 18008a8:	023fff04 	movi	r8,-4
 18008ac:	589b883a 	add	r13,r11,r2
 18008b0:	6807883a 	mov	r3,r13
 18008b4:	014003c4 	movi	r5,15
 18008b8:	1c000317 	ldw	r16,12(r3)
 18008bc:	1c00041e 	bne	r3,r16,18008d0 <_malloc_r+0x290>
 18008c0:	0000a706 	br	1800b60 <_malloc_r+0x520>
 18008c4:	3000ab0e 	bge	r6,zero,1800b74 <_malloc_r+0x534>
 18008c8:	84000317 	ldw	r16,12(r16)
 18008cc:	1c00a426 	beq	r3,r16,1800b60 <_malloc_r+0x520>
 18008d0:	80800117 	ldw	r2,4(r16)
 18008d4:	1204703a 	and	r2,r2,r8
 18008d8:	144dc83a 	sub	r6,r2,r17
 18008dc:	29bff90e 	bge	r5,r6,18008c4 <_malloc_r+0x284>
 18008e0:	81000317 	ldw	r4,12(r16)
 18008e4:	80c00217 	ldw	r3,8(r16)
 18008e8:	89400054 	ori	r5,r17,1
 18008ec:	8445883a 	add	r2,r16,r17
 18008f0:	20c00215 	stw	r3,8(r4)
 18008f4:	19000315 	stw	r4,12(r3)
 18008f8:	81400115 	stw	r5,4(r16)
 18008fc:	1187883a 	add	r3,r2,r6
 1800900:	31000054 	ori	r4,r6,1
 1800904:	50800315 	stw	r2,12(r10)
 1800908:	50800215 	stw	r2,8(r10)
 180090c:	19800015 	stw	r6,0(r3)
 1800910:	11000115 	stw	r4,4(r2)
 1800914:	12800215 	stw	r10,8(r2)
 1800918:	12800315 	stw	r10,12(r2)
 180091c:	9009883a 	mov	r4,r18
 1800920:	1802f440 	call	1802f44 <__malloc_unlock>
 1800924:	80c00204 	addi	r3,r16,8
 1800928:	003f5906 	br	1800690 <_malloc_r+0x50>
 180092c:	8109883a 	add	r4,r16,r4
 1800930:	20800117 	ldw	r2,4(r4)
 1800934:	80c00217 	ldw	r3,8(r16)
 1800938:	81400317 	ldw	r5,12(r16)
 180093c:	10800054 	ori	r2,r2,1
 1800940:	20800115 	stw	r2,4(r4)
 1800944:	28c00215 	stw	r3,8(r5)
 1800948:	19400315 	stw	r5,12(r3)
 180094c:	9009883a 	mov	r4,r18
 1800950:	1802f440 	call	1802f44 <__malloc_unlock>
 1800954:	80c00204 	addi	r3,r16,8
 1800958:	003f4d06 	br	1800690 <_malloc_r+0x50>
 180095c:	80800204 	addi	r2,r16,8
 1800960:	14000317 	ldw	r16,12(r2)
 1800964:	143f911e 	bne	r2,r16,18007ac <_malloc_r+0x16c>
 1800968:	1a400084 	addi	r9,r3,2
 180096c:	003f7306 	br	180073c <_malloc_r+0xfc>
 1800970:	88c00054 	ori	r3,r17,1
 1800974:	8445883a 	add	r2,r16,r17
 1800978:	80c00115 	stw	r3,4(r16)
 180097c:	003fdf06 	br	18008fc <_malloc_r+0x2bc>
 1800980:	e4000217 	ldw	r16,8(fp)
 1800984:	00bfff04 	movi	r2,-4
 1800988:	80c00117 	ldw	r3,4(r16)
 180098c:	802d883a 	mov	r22,r16
 1800990:	18aa703a 	and	r21,r3,r2
 1800994:	ac401636 	bltu	r21,r17,18009f0 <_malloc_r+0x3b0>
 1800998:	ac49c83a 	sub	r4,r21,r17
 180099c:	008003c4 	movi	r2,15
 18009a0:	1100130e 	bge	r2,r4,18009f0 <_malloc_r+0x3b0>
 18009a4:	88800054 	ori	r2,r17,1
 18009a8:	8447883a 	add	r3,r16,r17
 18009ac:	80800115 	stw	r2,4(r16)
 18009b0:	20800054 	ori	r2,r4,1
 18009b4:	18800115 	stw	r2,4(r3)
 18009b8:	e0c00215 	stw	r3,8(fp)
 18009bc:	9009883a 	mov	r4,r18
 18009c0:	1802f440 	call	1802f44 <__malloc_unlock>
 18009c4:	80c00204 	addi	r3,r16,8
 18009c8:	003f3106 	br	1800690 <_malloc_r+0x50>
 18009cc:	39c00117 	ldw	r7,4(r7)
 18009d0:	573ffe04 	addi	fp,r10,-8
 18009d4:	003fa006 	br	1800858 <_malloc_r+0x218>
 18009d8:	00801504 	movi	r2,84
 18009dc:	10c06736 	bltu	r2,r3,1800b7c <_malloc_r+0x53c>
 18009e0:	8804d33a 	srli	r2,r17,12
 18009e4:	11801b84 	addi	r6,r2,110
 18009e8:	300490fa 	slli	r2,r6,3
 18009ec:	003f4106 	br	18006f4 <_malloc_r+0xb4>
 18009f0:	d0a01217 	ldw	r2,-32696(gp)
 18009f4:	d0e00317 	ldw	r3,-32756(gp)
 18009f8:	053fffc4 	movi	r20,-1
 18009fc:	10800404 	addi	r2,r2,16
 1800a00:	88a7883a 	add	r19,r17,r2
 1800a04:	1d000326 	beq	r3,r20,1800a14 <_malloc_r+0x3d4>
 1800a08:	98c3ffc4 	addi	r3,r19,4095
 1800a0c:	00bc0004 	movi	r2,-4096
 1800a10:	18a6703a 	and	r19,r3,r2
 1800a14:	9009883a 	mov	r4,r18
 1800a18:	980b883a 	mov	r5,r19
 1800a1c:	18015d80 	call	18015d8 <_sbrk_r>
 1800a20:	1009883a 	mov	r4,r2
 1800a24:	15000426 	beq	r2,r20,1800a38 <_malloc_r+0x3f8>
 1800a28:	854b883a 	add	r5,r16,r21
 1800a2c:	1029883a 	mov	r20,r2
 1800a30:	11405a2e 	bgeu	r2,r5,1800b9c <_malloc_r+0x55c>
 1800a34:	87000c26 	beq	r16,fp,1800a68 <_malloc_r+0x428>
 1800a38:	e4000217 	ldw	r16,8(fp)
 1800a3c:	80c00117 	ldw	r3,4(r16)
 1800a40:	00bfff04 	movi	r2,-4
 1800a44:	1884703a 	and	r2,r3,r2
 1800a48:	14400336 	bltu	r2,r17,1800a58 <_malloc_r+0x418>
 1800a4c:	1449c83a 	sub	r4,r2,r17
 1800a50:	008003c4 	movi	r2,15
 1800a54:	113fd316 	blt	r2,r4,18009a4 <_malloc_r+0x364>
 1800a58:	9009883a 	mov	r4,r18
 1800a5c:	1802f440 	call	1802f44 <__malloc_unlock>
 1800a60:	0007883a 	mov	r3,zero
 1800a64:	003f0a06 	br	1800690 <_malloc_r+0x50>
 1800a68:	05c06074 	movhi	r23,385
 1800a6c:	bded3a04 	addi	r23,r23,-19224
 1800a70:	b8800017 	ldw	r2,0(r23)
 1800a74:	988d883a 	add	r6,r19,r2
 1800a78:	b9800015 	stw	r6,0(r23)
 1800a7c:	d0e00317 	ldw	r3,-32756(gp)
 1800a80:	00bfffc4 	movi	r2,-1
 1800a84:	18808e26 	beq	r3,r2,1800cc0 <_malloc_r+0x680>
 1800a88:	2145c83a 	sub	r2,r4,r5
 1800a8c:	3085883a 	add	r2,r6,r2
 1800a90:	b8800015 	stw	r2,0(r23)
 1800a94:	20c001cc 	andi	r3,r4,7
 1800a98:	18005f1e 	bne	r3,zero,1800c18 <_malloc_r+0x5d8>
 1800a9c:	000b883a 	mov	r5,zero
 1800aa0:	a4c5883a 	add	r2,r20,r19
 1800aa4:	1083ffcc 	andi	r2,r2,4095
 1800aa8:	00c40004 	movi	r3,4096
 1800aac:	1887c83a 	sub	r3,r3,r2
 1800ab0:	28e7883a 	add	r19,r5,r3
 1800ab4:	9009883a 	mov	r4,r18
 1800ab8:	980b883a 	mov	r5,r19
 1800abc:	18015d80 	call	18015d8 <_sbrk_r>
 1800ac0:	1007883a 	mov	r3,r2
 1800ac4:	00bfffc4 	movi	r2,-1
 1800ac8:	18807a26 	beq	r3,r2,1800cb4 <_malloc_r+0x674>
 1800acc:	1d05c83a 	sub	r2,r3,r20
 1800ad0:	9885883a 	add	r2,r19,r2
 1800ad4:	10c00054 	ori	r3,r2,1
 1800ad8:	b8800017 	ldw	r2,0(r23)
 1800adc:	a021883a 	mov	r16,r20
 1800ae0:	a0c00115 	stw	r3,4(r20)
 1800ae4:	9885883a 	add	r2,r19,r2
 1800ae8:	b8800015 	stw	r2,0(r23)
 1800aec:	e5000215 	stw	r20,8(fp)
 1800af0:	b7003626 	beq	r22,fp,1800bcc <_malloc_r+0x58c>
 1800af4:	018003c4 	movi	r6,15
 1800af8:	35404b36 	bltu	r6,r21,1800c28 <_malloc_r+0x5e8>
 1800afc:	00800044 	movi	r2,1
 1800b00:	a0800115 	stw	r2,4(r20)
 1800b04:	003fcd06 	br	1800a3c <_malloc_r+0x3fc>
 1800b08:	2808d27a 	srli	r4,r5,9
 1800b0c:	2000371e 	bne	r4,zero,1800bec <_malloc_r+0x5ac>
 1800b10:	2808d0fa 	srli	r4,r5,3
 1800b14:	200690fa 	slli	r3,r4,3
 1800b18:	1ad1883a 	add	r8,r3,r11
 1800b1c:	41800217 	ldw	r6,8(r8)
 1800b20:	41805b26 	beq	r8,r6,1800c90 <_malloc_r+0x650>
 1800b24:	30800117 	ldw	r2,4(r6)
 1800b28:	00ffff04 	movi	r3,-4
 1800b2c:	10c4703a 	and	r2,r2,r3
 1800b30:	2880022e 	bgeu	r5,r2,1800b3c <_malloc_r+0x4fc>
 1800b34:	31800217 	ldw	r6,8(r6)
 1800b38:	41bffa1e 	bne	r8,r6,1800b24 <_malloc_r+0x4e4>
 1800b3c:	32000317 	ldw	r8,12(r6)
 1800b40:	39c00117 	ldw	r7,4(r7)
 1800b44:	82000315 	stw	r8,12(r16)
 1800b48:	81800215 	stw	r6,8(r16)
 1800b4c:	07006074 	movhi	fp,385
 1800b50:	e726ea04 	addi	fp,fp,-25688
 1800b54:	34000315 	stw	r16,12(r6)
 1800b58:	44000215 	stw	r16,8(r8)
 1800b5c:	003f3e06 	br	1800858 <_malloc_r+0x218>
 1800b60:	63000044 	addi	r12,r12,1
 1800b64:	608000cc 	andi	r2,r12,3
 1800b68:	10005d26 	beq	r2,zero,1800ce0 <_malloc_r+0x6a0>
 1800b6c:	18c00204 	addi	r3,r3,8
 1800b70:	003f5106 	br	18008b8 <_malloc_r+0x278>
 1800b74:	8089883a 	add	r4,r16,r2
 1800b78:	003f6d06 	br	1800930 <_malloc_r+0x2f0>
 1800b7c:	00805504 	movi	r2,340
 1800b80:	10c02036 	bltu	r2,r3,1800c04 <_malloc_r+0x5c4>
 1800b84:	8804d3fa 	srli	r2,r17,15
 1800b88:	11801dc4 	addi	r6,r2,119
 1800b8c:	300490fa 	slli	r2,r6,3
 1800b90:	003ed806 	br	18006f4 <_malloc_r+0xb4>
 1800b94:	48c000c4 	addi	r3,r9,3
 1800b98:	003f3106 	br	1800860 <_malloc_r+0x220>
 1800b9c:	05c06074 	movhi	r23,385
 1800ba0:	bded3a04 	addi	r23,r23,-19224
 1800ba4:	b8800017 	ldw	r2,0(r23)
 1800ba8:	988d883a 	add	r6,r19,r2
 1800bac:	b9800015 	stw	r6,0(r23)
 1800bb0:	293fb21e 	bne	r5,r4,1800a7c <_malloc_r+0x43c>
 1800bb4:	2083ffcc 	andi	r2,r4,4095
 1800bb8:	103fb01e 	bne	r2,zero,1800a7c <_malloc_r+0x43c>
 1800bbc:	e4000217 	ldw	r16,8(fp)
 1800bc0:	9d45883a 	add	r2,r19,r21
 1800bc4:	10800054 	ori	r2,r2,1
 1800bc8:	80800115 	stw	r2,4(r16)
 1800bcc:	b8c00017 	ldw	r3,0(r23)
 1800bd0:	d0a01317 	ldw	r2,-32692(gp)
 1800bd4:	10c0012e 	bgeu	r2,r3,1800bdc <_malloc_r+0x59c>
 1800bd8:	d0e01315 	stw	r3,-32692(gp)
 1800bdc:	d0a01417 	ldw	r2,-32688(gp)
 1800be0:	10ff962e 	bgeu	r2,r3,1800a3c <_malloc_r+0x3fc>
 1800be4:	d0e01415 	stw	r3,-32688(gp)
 1800be8:	003f9406 	br	1800a3c <_malloc_r+0x3fc>
 1800bec:	00800104 	movi	r2,4
 1800bf0:	11001e36 	bltu	r2,r4,1800c6c <_malloc_r+0x62c>
 1800bf4:	2804d1ba 	srli	r2,r5,6
 1800bf8:	11000e04 	addi	r4,r2,56
 1800bfc:	200690fa 	slli	r3,r4,3
 1800c00:	003fc506 	br	1800b18 <_malloc_r+0x4d8>
 1800c04:	00815504 	movi	r2,1364
 1800c08:	10c01d2e 	bgeu	r2,r3,1800c80 <_malloc_r+0x640>
 1800c0c:	01801f84 	movi	r6,126
 1800c10:	0080fc04 	movi	r2,1008
 1800c14:	003eb706 	br	18006f4 <_malloc_r+0xb4>
 1800c18:	00800204 	movi	r2,8
 1800c1c:	10cbc83a 	sub	r5,r2,r3
 1800c20:	2169883a 	add	r20,r4,r5
 1800c24:	003f9e06 	br	1800aa0 <_malloc_r+0x460>
 1800c28:	00bffe04 	movi	r2,-8
 1800c2c:	a93ffd04 	addi	r4,r21,-12
 1800c30:	2088703a 	and	r4,r4,r2
 1800c34:	b10b883a 	add	r5,r22,r4
 1800c38:	00c00144 	movi	r3,5
 1800c3c:	28c00215 	stw	r3,8(r5)
 1800c40:	28c00115 	stw	r3,4(r5)
 1800c44:	b0800117 	ldw	r2,4(r22)
 1800c48:	1080004c 	andi	r2,r2,1
 1800c4c:	2084b03a 	or	r2,r4,r2
 1800c50:	b0800115 	stw	r2,4(r22)
 1800c54:	313fdd2e 	bgeu	r6,r4,1800bcc <_malloc_r+0x58c>
 1800c58:	b1400204 	addi	r5,r22,8
 1800c5c:	9009883a 	mov	r4,r18
 1800c60:	1801da00 	call	1801da0 <_free_r>
 1800c64:	e4000217 	ldw	r16,8(fp)
 1800c68:	003fd806 	br	1800bcc <_malloc_r+0x58c>
 1800c6c:	00800504 	movi	r2,20
 1800c70:	11001536 	bltu	r2,r4,1800cc8 <_malloc_r+0x688>
 1800c74:	210016c4 	addi	r4,r4,91
 1800c78:	200690fa 	slli	r3,r4,3
 1800c7c:	003fa606 	br	1800b18 <_malloc_r+0x4d8>
 1800c80:	8804d4ba 	srli	r2,r17,18
 1800c84:	11801f04 	addi	r6,r2,124
 1800c88:	300490fa 	slli	r2,r6,3
 1800c8c:	003e9906 	br	18006f4 <_malloc_r+0xb4>
 1800c90:	2009d0ba 	srai	r4,r4,2
 1800c94:	01406074 	movhi	r5,385
 1800c98:	2966ea04 	addi	r5,r5,-25688
 1800c9c:	00c00044 	movi	r3,1
 1800ca0:	28800117 	ldw	r2,4(r5)
 1800ca4:	1906983a 	sll	r3,r3,r4
 1800ca8:	10c4b03a 	or	r2,r2,r3
 1800cac:	28800115 	stw	r2,4(r5)
 1800cb0:	003fa306 	br	1800b40 <_malloc_r+0x500>
 1800cb4:	0027883a 	mov	r19,zero
 1800cb8:	00c00044 	movi	r3,1
 1800cbc:	003f8606 	br	1800ad8 <_malloc_r+0x498>
 1800cc0:	d1200315 	stw	r4,-32756(gp)
 1800cc4:	003f7306 	br	1800a94 <_malloc_r+0x454>
 1800cc8:	00801504 	movi	r2,84
 1800ccc:	11001936 	bltu	r2,r4,1800d34 <_malloc_r+0x6f4>
 1800cd0:	2804d33a 	srli	r2,r5,12
 1800cd4:	11001b84 	addi	r4,r2,110
 1800cd8:	200690fa 	slli	r3,r4,3
 1800cdc:	003f8e06 	br	1800b18 <_malloc_r+0x4d8>
 1800ce0:	480b883a 	mov	r5,r9
 1800ce4:	6807883a 	mov	r3,r13
 1800ce8:	288000cc 	andi	r2,r5,3
 1800cec:	18fffe04 	addi	r3,r3,-8
 1800cf0:	297fffc4 	addi	r5,r5,-1
 1800cf4:	10001526 	beq	r2,zero,1800d4c <_malloc_r+0x70c>
 1800cf8:	18800217 	ldw	r2,8(r3)
 1800cfc:	10fffa26 	beq	r2,r3,1800ce8 <_malloc_r+0x6a8>
 1800d00:	2109883a 	add	r4,r4,r4
 1800d04:	393f1e36 	bltu	r7,r4,1800980 <_malloc_r+0x340>
 1800d08:	203f1d26 	beq	r4,zero,1800980 <_malloc_r+0x340>
 1800d0c:	21c4703a 	and	r2,r4,r7
 1800d10:	10000226 	beq	r2,zero,1800d1c <_malloc_r+0x6dc>
 1800d14:	6013883a 	mov	r9,r12
 1800d18:	003ee106 	br	18008a0 <_malloc_r+0x260>
 1800d1c:	2109883a 	add	r4,r4,r4
 1800d20:	3904703a 	and	r2,r7,r4
 1800d24:	63000104 	addi	r12,r12,4
 1800d28:	103ffc26 	beq	r2,zero,1800d1c <_malloc_r+0x6dc>
 1800d2c:	6013883a 	mov	r9,r12
 1800d30:	003edb06 	br	18008a0 <_malloc_r+0x260>
 1800d34:	00805504 	movi	r2,340
 1800d38:	11000836 	bltu	r2,r4,1800d5c <_malloc_r+0x71c>
 1800d3c:	2804d3fa 	srli	r2,r5,15
 1800d40:	11001dc4 	addi	r4,r2,119
 1800d44:	200690fa 	slli	r3,r4,3
 1800d48:	003f7306 	br	1800b18 <_malloc_r+0x4d8>
 1800d4c:	0104303a 	nor	r2,zero,r4
 1800d50:	388e703a 	and	r7,r7,r2
 1800d54:	e1c00115 	stw	r7,4(fp)
 1800d58:	003fe906 	br	1800d00 <_malloc_r+0x6c0>
 1800d5c:	00815504 	movi	r2,1364
 1800d60:	1100032e 	bgeu	r2,r4,1800d70 <_malloc_r+0x730>
 1800d64:	01001f84 	movi	r4,126
 1800d68:	00c0fc04 	movi	r3,1008
 1800d6c:	003f6a06 	br	1800b18 <_malloc_r+0x4d8>
 1800d70:	2804d4ba 	srli	r2,r5,18
 1800d74:	11001f04 	addi	r4,r2,124
 1800d78:	200690fa 	slli	r3,r4,3
 1800d7c:	003f6606 	br	1800b18 <_malloc_r+0x4d8>

01800d80 <memchr>:
 1800d80:	008000c4 	movi	r2,3
 1800d84:	29403fcc 	andi	r5,r5,255
 1800d88:	2007883a 	mov	r3,r4
 1800d8c:	1180022e 	bgeu	r2,r6,1800d98 <memchr+0x18>
 1800d90:	2084703a 	and	r2,r4,r2
 1800d94:	10000b26 	beq	r2,zero,1800dc4 <memchr+0x44>
 1800d98:	313fffc4 	addi	r4,r6,-1
 1800d9c:	3000051e 	bne	r6,zero,1800db4 <memchr+0x34>
 1800da0:	00002c06 	br	1800e54 <memchr+0xd4>
 1800da4:	213fffc4 	addi	r4,r4,-1
 1800da8:	00bfffc4 	movi	r2,-1
 1800dac:	18c00044 	addi	r3,r3,1
 1800db0:	20802826 	beq	r4,r2,1800e54 <memchr+0xd4>
 1800db4:	18800003 	ldbu	r2,0(r3)
 1800db8:	28bffa1e 	bne	r5,r2,1800da4 <memchr+0x24>
 1800dbc:	1805883a 	mov	r2,r3
 1800dc0:	f800283a 	ret
 1800dc4:	0011883a 	mov	r8,zero
 1800dc8:	0007883a 	mov	r3,zero
 1800dcc:	01c00104 	movi	r7,4
 1800dd0:	4004923a 	slli	r2,r8,8
 1800dd4:	18c00044 	addi	r3,r3,1
 1800dd8:	1151883a 	add	r8,r2,r5
 1800ddc:	19fffc1e 	bne	r3,r7,1800dd0 <memchr+0x50>
 1800de0:	02bfbff4 	movhi	r10,65279
 1800de4:	52bfbfc4 	addi	r10,r10,-257
 1800de8:	02602074 	movhi	r9,32897
 1800dec:	4a602004 	addi	r9,r9,-32640
 1800df0:	02c000c4 	movi	r11,3
 1800df4:	20800017 	ldw	r2,0(r4)
 1800df8:	31bfff04 	addi	r6,r6,-4
 1800dfc:	200f883a 	mov	r7,r4
 1800e00:	1204f03a 	xor	r2,r2,r8
 1800e04:	1287883a 	add	r3,r2,r10
 1800e08:	1a46703a 	and	r3,r3,r9
 1800e0c:	0084303a 	nor	r2,zero,r2
 1800e10:	10c4703a 	and	r2,r2,r3
 1800e14:	10000b26 	beq	r2,zero,1800e44 <memchr+0xc4>
 1800e18:	20800003 	ldbu	r2,0(r4)
 1800e1c:	28800f26 	beq	r5,r2,1800e5c <memchr+0xdc>
 1800e20:	20800043 	ldbu	r2,1(r4)
 1800e24:	21c00044 	addi	r7,r4,1
 1800e28:	28800c26 	beq	r5,r2,1800e5c <memchr+0xdc>
 1800e2c:	20800083 	ldbu	r2,2(r4)
 1800e30:	21c00084 	addi	r7,r4,2
 1800e34:	28800926 	beq	r5,r2,1800e5c <memchr+0xdc>
 1800e38:	208000c3 	ldbu	r2,3(r4)
 1800e3c:	21c000c4 	addi	r7,r4,3
 1800e40:	28800626 	beq	r5,r2,1800e5c <memchr+0xdc>
 1800e44:	21000104 	addi	r4,r4,4
 1800e48:	59bfea36 	bltu	r11,r6,1800df4 <memchr+0x74>
 1800e4c:	2007883a 	mov	r3,r4
 1800e50:	003fd106 	br	1800d98 <memchr+0x18>
 1800e54:	0005883a 	mov	r2,zero
 1800e58:	f800283a 	ret
 1800e5c:	3805883a 	mov	r2,r7
 1800e60:	f800283a 	ret

01800e64 <memcpy>:
 1800e64:	01c003c4 	movi	r7,15
 1800e68:	2007883a 	mov	r3,r4
 1800e6c:	3980032e 	bgeu	r7,r6,1800e7c <memcpy+0x18>
 1800e70:	2904b03a 	or	r2,r5,r4
 1800e74:	108000cc 	andi	r2,r2,3
 1800e78:	10000926 	beq	r2,zero,1800ea0 <memcpy+0x3c>
 1800e7c:	30000626 	beq	r6,zero,1800e98 <memcpy+0x34>
 1800e80:	30cd883a 	add	r6,r6,r3
 1800e84:	28800003 	ldbu	r2,0(r5)
 1800e88:	29400044 	addi	r5,r5,1
 1800e8c:	18800005 	stb	r2,0(r3)
 1800e90:	18c00044 	addi	r3,r3,1
 1800e94:	30fffb1e 	bne	r6,r3,1800e84 <memcpy+0x20>
 1800e98:	2005883a 	mov	r2,r4
 1800e9c:	f800283a 	ret
 1800ea0:	3811883a 	mov	r8,r7
 1800ea4:	200f883a 	mov	r7,r4
 1800ea8:	28c00017 	ldw	r3,0(r5)
 1800eac:	31bffc04 	addi	r6,r6,-16
 1800eb0:	38c00015 	stw	r3,0(r7)
 1800eb4:	28800117 	ldw	r2,4(r5)
 1800eb8:	38800115 	stw	r2,4(r7)
 1800ebc:	28c00217 	ldw	r3,8(r5)
 1800ec0:	38c00215 	stw	r3,8(r7)
 1800ec4:	28800317 	ldw	r2,12(r5)
 1800ec8:	29400404 	addi	r5,r5,16
 1800ecc:	38800315 	stw	r2,12(r7)
 1800ed0:	39c00404 	addi	r7,r7,16
 1800ed4:	41bff436 	bltu	r8,r6,1800ea8 <memcpy+0x44>
 1800ed8:	008000c4 	movi	r2,3
 1800edc:	1180072e 	bgeu	r2,r6,1800efc <memcpy+0x98>
 1800ee0:	1007883a 	mov	r3,r2
 1800ee4:	28800017 	ldw	r2,0(r5)
 1800ee8:	31bfff04 	addi	r6,r6,-4
 1800eec:	29400104 	addi	r5,r5,4
 1800ef0:	38800015 	stw	r2,0(r7)
 1800ef4:	39c00104 	addi	r7,r7,4
 1800ef8:	19bffa36 	bltu	r3,r6,1800ee4 <memcpy+0x80>
 1800efc:	3807883a 	mov	r3,r7
 1800f00:	003fde06 	br	1800e7c <memcpy+0x18>

01800f04 <memmove>:
 1800f04:	2807883a 	mov	r3,r5
 1800f08:	2011883a 	mov	r8,r4
 1800f0c:	29000c2e 	bgeu	r5,r4,1800f40 <memmove+0x3c>
 1800f10:	298f883a 	add	r7,r5,r6
 1800f14:	21c00a2e 	bgeu	r4,r7,1800f40 <memmove+0x3c>
 1800f18:	30000726 	beq	r6,zero,1800f38 <memmove+0x34>
 1800f1c:	2187883a 	add	r3,r4,r6
 1800f20:	198dc83a 	sub	r6,r3,r6
 1800f24:	39ffffc4 	addi	r7,r7,-1
 1800f28:	38800003 	ldbu	r2,0(r7)
 1800f2c:	18ffffc4 	addi	r3,r3,-1
 1800f30:	18800005 	stb	r2,0(r3)
 1800f34:	19bffb1e 	bne	r3,r6,1800f24 <memmove+0x20>
 1800f38:	2005883a 	mov	r2,r4
 1800f3c:	f800283a 	ret
 1800f40:	01c003c4 	movi	r7,15
 1800f44:	39800a36 	bltu	r7,r6,1800f70 <memmove+0x6c>
 1800f48:	303ffb26 	beq	r6,zero,1800f38 <memmove+0x34>
 1800f4c:	400f883a 	mov	r7,r8
 1800f50:	320d883a 	add	r6,r6,r8
 1800f54:	28800003 	ldbu	r2,0(r5)
 1800f58:	29400044 	addi	r5,r5,1
 1800f5c:	38800005 	stb	r2,0(r7)
 1800f60:	39c00044 	addi	r7,r7,1
 1800f64:	39bffb1e 	bne	r7,r6,1800f54 <memmove+0x50>
 1800f68:	2005883a 	mov	r2,r4
 1800f6c:	f800283a 	ret
 1800f70:	1904b03a 	or	r2,r3,r4
 1800f74:	108000cc 	andi	r2,r2,3
 1800f78:	103ff31e 	bne	r2,zero,1800f48 <memmove+0x44>
 1800f7c:	3811883a 	mov	r8,r7
 1800f80:	180b883a 	mov	r5,r3
 1800f84:	200f883a 	mov	r7,r4
 1800f88:	28c00017 	ldw	r3,0(r5)
 1800f8c:	31bffc04 	addi	r6,r6,-16
 1800f90:	38c00015 	stw	r3,0(r7)
 1800f94:	28800117 	ldw	r2,4(r5)
 1800f98:	38800115 	stw	r2,4(r7)
 1800f9c:	28c00217 	ldw	r3,8(r5)
 1800fa0:	38c00215 	stw	r3,8(r7)
 1800fa4:	28800317 	ldw	r2,12(r5)
 1800fa8:	29400404 	addi	r5,r5,16
 1800fac:	38800315 	stw	r2,12(r7)
 1800fb0:	39c00404 	addi	r7,r7,16
 1800fb4:	41bff436 	bltu	r8,r6,1800f88 <memmove+0x84>
 1800fb8:	008000c4 	movi	r2,3
 1800fbc:	1180072e 	bgeu	r2,r6,1800fdc <memmove+0xd8>
 1800fc0:	1007883a 	mov	r3,r2
 1800fc4:	28800017 	ldw	r2,0(r5)
 1800fc8:	31bfff04 	addi	r6,r6,-4
 1800fcc:	29400104 	addi	r5,r5,4
 1800fd0:	38800015 	stw	r2,0(r7)
 1800fd4:	39c00104 	addi	r7,r7,4
 1800fd8:	19bffa36 	bltu	r3,r6,1800fc4 <memmove+0xc0>
 1800fdc:	3811883a 	mov	r8,r7
 1800fe0:	003fd906 	br	1800f48 <memmove+0x44>

01800fe4 <_realloc_r>:
 1800fe4:	defff404 	addi	sp,sp,-48
 1800fe8:	dd800815 	stw	r22,32(sp)
 1800fec:	dc800415 	stw	r18,16(sp)
 1800ff0:	dc400315 	stw	r17,12(sp)
 1800ff4:	dfc00b15 	stw	ra,44(sp)
 1800ff8:	df000a15 	stw	fp,40(sp)
 1800ffc:	ddc00915 	stw	r23,36(sp)
 1801000:	dd400715 	stw	r21,28(sp)
 1801004:	dd000615 	stw	r20,24(sp)
 1801008:	dcc00515 	stw	r19,20(sp)
 180100c:	dc000215 	stw	r16,8(sp)
 1801010:	2825883a 	mov	r18,r5
 1801014:	3023883a 	mov	r17,r6
 1801018:	202d883a 	mov	r22,r4
 180101c:	2800c926 	beq	r5,zero,1801344 <_realloc_r+0x360>
 1801020:	1802f240 	call	1802f24 <__malloc_lock>
 1801024:	943ffe04 	addi	r16,r18,-8
 1801028:	88c002c4 	addi	r3,r17,11
 180102c:	00800584 	movi	r2,22
 1801030:	82000117 	ldw	r8,4(r16)
 1801034:	10c01b2e 	bgeu	r2,r3,18010a4 <_realloc_r+0xc0>
 1801038:	00bffe04 	movi	r2,-8
 180103c:	188e703a 	and	r7,r3,r2
 1801040:	3839883a 	mov	fp,r7
 1801044:	38001a16 	blt	r7,zero,18010b0 <_realloc_r+0xcc>
 1801048:	e4401936 	bltu	fp,r17,18010b0 <_realloc_r+0xcc>
 180104c:	013fff04 	movi	r4,-4
 1801050:	4126703a 	and	r19,r8,r4
 1801054:	99c02616 	blt	r19,r7,18010f0 <_realloc_r+0x10c>
 1801058:	802b883a 	mov	r21,r16
 180105c:	9829883a 	mov	r20,r19
 1801060:	84000204 	addi	r16,r16,8
 1801064:	a80f883a 	mov	r7,r21
 1801068:	a70dc83a 	sub	r6,r20,fp
 180106c:	008003c4 	movi	r2,15
 1801070:	1180c136 	bltu	r2,r6,1801378 <_realloc_r+0x394>
 1801074:	38800117 	ldw	r2,4(r7)
 1801078:	a549883a 	add	r4,r20,r21
 180107c:	1080004c 	andi	r2,r2,1
 1801080:	a084b03a 	or	r2,r20,r2
 1801084:	38800115 	stw	r2,4(r7)
 1801088:	20c00117 	ldw	r3,4(r4)
 180108c:	18c00054 	ori	r3,r3,1
 1801090:	20c00115 	stw	r3,4(r4)
 1801094:	b009883a 	mov	r4,r22
 1801098:	1802f440 	call	1802f44 <__malloc_unlock>
 180109c:	8023883a 	mov	r17,r16
 18010a0:	00000606 	br	18010bc <_realloc_r+0xd8>
 18010a4:	01c00404 	movi	r7,16
 18010a8:	3839883a 	mov	fp,r7
 18010ac:	e47fe72e 	bgeu	fp,r17,180104c <_realloc_r+0x68>
 18010b0:	00800304 	movi	r2,12
 18010b4:	0023883a 	mov	r17,zero
 18010b8:	b0800015 	stw	r2,0(r22)
 18010bc:	8805883a 	mov	r2,r17
 18010c0:	dfc00b17 	ldw	ra,44(sp)
 18010c4:	df000a17 	ldw	fp,40(sp)
 18010c8:	ddc00917 	ldw	r23,36(sp)
 18010cc:	dd800817 	ldw	r22,32(sp)
 18010d0:	dd400717 	ldw	r21,28(sp)
 18010d4:	dd000617 	ldw	r20,24(sp)
 18010d8:	dcc00517 	ldw	r19,20(sp)
 18010dc:	dc800417 	ldw	r18,16(sp)
 18010e0:	dc400317 	ldw	r17,12(sp)
 18010e4:	dc000217 	ldw	r16,8(sp)
 18010e8:	dec00c04 	addi	sp,sp,48
 18010ec:	f800283a 	ret
 18010f0:	00806074 	movhi	r2,385
 18010f4:	10a6ea04 	addi	r2,r2,-25688
 18010f8:	12400217 	ldw	r9,8(r2)
 18010fc:	84cd883a 	add	r6,r16,r19
 1801100:	802b883a 	mov	r21,r16
 1801104:	3240b926 	beq	r6,r9,18013ec <_realloc_r+0x408>
 1801108:	31400117 	ldw	r5,4(r6)
 180110c:	00bfff84 	movi	r2,-2
 1801110:	2884703a 	and	r2,r5,r2
 1801114:	1185883a 	add	r2,r2,r6
 1801118:	10c00117 	ldw	r3,4(r2)
 180111c:	18c0004c 	andi	r3,r3,1
 1801120:	1807003a 	cmpeq	r3,r3,zero
 1801124:	1800a326 	beq	r3,zero,18013b4 <_realloc_r+0x3d0>
 1801128:	2908703a 	and	r4,r5,r4
 180112c:	9929883a 	add	r20,r19,r4
 1801130:	a1c0a30e 	bge	r20,r7,18013c0 <_realloc_r+0x3dc>
 1801134:	4080004c 	andi	r2,r8,1
 1801138:	1000551e 	bne	r2,zero,1801290 <_realloc_r+0x2ac>
 180113c:	80800017 	ldw	r2,0(r16)
 1801140:	80afc83a 	sub	r23,r16,r2
 1801144:	b8c00117 	ldw	r3,4(r23)
 1801148:	00bfff04 	movi	r2,-4
 180114c:	1884703a 	and	r2,r3,r2
 1801150:	30002e26 	beq	r6,zero,180120c <_realloc_r+0x228>
 1801154:	3240b926 	beq	r6,r9,180143c <_realloc_r+0x458>
 1801158:	98a9883a 	add	r20,r19,r2
 180115c:	2509883a 	add	r4,r4,r20
 1801160:	d9000015 	stw	r4,0(sp)
 1801164:	21c02a16 	blt	r4,r7,1801210 <_realloc_r+0x22c>
 1801168:	30800317 	ldw	r2,12(r6)
 180116c:	30c00217 	ldw	r3,8(r6)
 1801170:	01400904 	movi	r5,36
 1801174:	99bfff04 	addi	r6,r19,-4
 1801178:	18800315 	stw	r2,12(r3)
 180117c:	10c00215 	stw	r3,8(r2)
 1801180:	b9000317 	ldw	r4,12(r23)
 1801184:	b8800217 	ldw	r2,8(r23)
 1801188:	b82b883a 	mov	r21,r23
 180118c:	bc000204 	addi	r16,r23,8
 1801190:	20800215 	stw	r2,8(r4)
 1801194:	11000315 	stw	r4,12(r2)
 1801198:	2980e436 	bltu	r5,r6,180152c <_realloc_r+0x548>
 180119c:	008004c4 	movi	r2,19
 18011a0:	9009883a 	mov	r4,r18
 18011a4:	8011883a 	mov	r8,r16
 18011a8:	11800f2e 	bgeu	r2,r6,18011e8 <_realloc_r+0x204>
 18011ac:	90800017 	ldw	r2,0(r18)
 18011b0:	ba000404 	addi	r8,r23,16
 18011b4:	91000204 	addi	r4,r18,8
 18011b8:	b8800215 	stw	r2,8(r23)
 18011bc:	90c00117 	ldw	r3,4(r18)
 18011c0:	008006c4 	movi	r2,27
 18011c4:	b8c00315 	stw	r3,12(r23)
 18011c8:	1180072e 	bgeu	r2,r6,18011e8 <_realloc_r+0x204>
 18011cc:	90c00217 	ldw	r3,8(r18)
 18011d0:	ba000604 	addi	r8,r23,24
 18011d4:	91000404 	addi	r4,r18,16
 18011d8:	b8c00415 	stw	r3,16(r23)
 18011dc:	90800317 	ldw	r2,12(r18)
 18011e0:	b8800515 	stw	r2,20(r23)
 18011e4:	3140e726 	beq	r6,r5,1801584 <_realloc_r+0x5a0>
 18011e8:	20800017 	ldw	r2,0(r4)
 18011ec:	dd000017 	ldw	r20,0(sp)
 18011f0:	b80f883a 	mov	r7,r23
 18011f4:	40800015 	stw	r2,0(r8)
 18011f8:	20c00117 	ldw	r3,4(r4)
 18011fc:	40c00115 	stw	r3,4(r8)
 1801200:	20800217 	ldw	r2,8(r4)
 1801204:	40800215 	stw	r2,8(r8)
 1801208:	003f9706 	br	1801068 <_realloc_r+0x84>
 180120c:	98a9883a 	add	r20,r19,r2
 1801210:	a1c01f16 	blt	r20,r7,1801290 <_realloc_r+0x2ac>
 1801214:	b8c00317 	ldw	r3,12(r23)
 1801218:	b8800217 	ldw	r2,8(r23)
 180121c:	99bfff04 	addi	r6,r19,-4
 1801220:	01400904 	movi	r5,36
 1801224:	b82b883a 	mov	r21,r23
 1801228:	18800215 	stw	r2,8(r3)
 180122c:	10c00315 	stw	r3,12(r2)
 1801230:	bc000204 	addi	r16,r23,8
 1801234:	2980c336 	bltu	r5,r6,1801544 <_realloc_r+0x560>
 1801238:	008004c4 	movi	r2,19
 180123c:	9009883a 	mov	r4,r18
 1801240:	8011883a 	mov	r8,r16
 1801244:	11800f2e 	bgeu	r2,r6,1801284 <_realloc_r+0x2a0>
 1801248:	90800017 	ldw	r2,0(r18)
 180124c:	ba000404 	addi	r8,r23,16
 1801250:	91000204 	addi	r4,r18,8
 1801254:	b8800215 	stw	r2,8(r23)
 1801258:	90c00117 	ldw	r3,4(r18)
 180125c:	008006c4 	movi	r2,27
 1801260:	b8c00315 	stw	r3,12(r23)
 1801264:	1180072e 	bgeu	r2,r6,1801284 <_realloc_r+0x2a0>
 1801268:	90c00217 	ldw	r3,8(r18)
 180126c:	ba000604 	addi	r8,r23,24
 1801270:	91000404 	addi	r4,r18,16
 1801274:	b8c00415 	stw	r3,16(r23)
 1801278:	90800317 	ldw	r2,12(r18)
 180127c:	b8800515 	stw	r2,20(r23)
 1801280:	3140c726 	beq	r6,r5,18015a0 <_realloc_r+0x5bc>
 1801284:	20800017 	ldw	r2,0(r4)
 1801288:	b80f883a 	mov	r7,r23
 180128c:	003fd906 	br	18011f4 <_realloc_r+0x210>
 1801290:	880b883a 	mov	r5,r17
 1801294:	b009883a 	mov	r4,r22
 1801298:	18006400 	call	1800640 <_malloc_r>
 180129c:	1023883a 	mov	r17,r2
 18012a0:	10002526 	beq	r2,zero,1801338 <_realloc_r+0x354>
 18012a4:	80800117 	ldw	r2,4(r16)
 18012a8:	00ffff84 	movi	r3,-2
 18012ac:	893ffe04 	addi	r4,r17,-8
 18012b0:	10c4703a 	and	r2,r2,r3
 18012b4:	8085883a 	add	r2,r16,r2
 18012b8:	20809526 	beq	r4,r2,1801510 <_realloc_r+0x52c>
 18012bc:	99bfff04 	addi	r6,r19,-4
 18012c0:	01c00904 	movi	r7,36
 18012c4:	39804536 	bltu	r7,r6,18013dc <_realloc_r+0x3f8>
 18012c8:	008004c4 	movi	r2,19
 18012cc:	9009883a 	mov	r4,r18
 18012d0:	880b883a 	mov	r5,r17
 18012d4:	11800f2e 	bgeu	r2,r6,1801314 <_realloc_r+0x330>
 18012d8:	90800017 	ldw	r2,0(r18)
 18012dc:	89400204 	addi	r5,r17,8
 18012e0:	91000204 	addi	r4,r18,8
 18012e4:	88800015 	stw	r2,0(r17)
 18012e8:	90c00117 	ldw	r3,4(r18)
 18012ec:	008006c4 	movi	r2,27
 18012f0:	88c00115 	stw	r3,4(r17)
 18012f4:	1180072e 	bgeu	r2,r6,1801314 <_realloc_r+0x330>
 18012f8:	90c00217 	ldw	r3,8(r18)
 18012fc:	89400404 	addi	r5,r17,16
 1801300:	91000404 	addi	r4,r18,16
 1801304:	88c00215 	stw	r3,8(r17)
 1801308:	90800317 	ldw	r2,12(r18)
 180130c:	88800315 	stw	r2,12(r17)
 1801310:	31c09126 	beq	r6,r7,1801558 <_realloc_r+0x574>
 1801314:	20800017 	ldw	r2,0(r4)
 1801318:	28800015 	stw	r2,0(r5)
 180131c:	20c00117 	ldw	r3,4(r4)
 1801320:	28c00115 	stw	r3,4(r5)
 1801324:	20800217 	ldw	r2,8(r4)
 1801328:	28800215 	stw	r2,8(r5)
 180132c:	900b883a 	mov	r5,r18
 1801330:	b009883a 	mov	r4,r22
 1801334:	1801da00 	call	1801da0 <_free_r>
 1801338:	b009883a 	mov	r4,r22
 180133c:	1802f440 	call	1802f44 <__malloc_unlock>
 1801340:	003f5e06 	br	18010bc <_realloc_r+0xd8>
 1801344:	300b883a 	mov	r5,r6
 1801348:	dfc00b17 	ldw	ra,44(sp)
 180134c:	df000a17 	ldw	fp,40(sp)
 1801350:	ddc00917 	ldw	r23,36(sp)
 1801354:	dd800817 	ldw	r22,32(sp)
 1801358:	dd400717 	ldw	r21,28(sp)
 180135c:	dd000617 	ldw	r20,24(sp)
 1801360:	dcc00517 	ldw	r19,20(sp)
 1801364:	dc800417 	ldw	r18,16(sp)
 1801368:	dc400317 	ldw	r17,12(sp)
 180136c:	dc000217 	ldw	r16,8(sp)
 1801370:	dec00c04 	addi	sp,sp,48
 1801374:	18006401 	jmpi	1800640 <_malloc_r>
 1801378:	38800117 	ldw	r2,4(r7)
 180137c:	e54b883a 	add	r5,fp,r21
 1801380:	31000054 	ori	r4,r6,1
 1801384:	1080004c 	andi	r2,r2,1
 1801388:	1704b03a 	or	r2,r2,fp
 180138c:	38800115 	stw	r2,4(r7)
 1801390:	29000115 	stw	r4,4(r5)
 1801394:	2987883a 	add	r3,r5,r6
 1801398:	18800117 	ldw	r2,4(r3)
 180139c:	29400204 	addi	r5,r5,8
 18013a0:	b009883a 	mov	r4,r22
 18013a4:	10800054 	ori	r2,r2,1
 18013a8:	18800115 	stw	r2,4(r3)
 18013ac:	1801da00 	call	1801da0 <_free_r>
 18013b0:	003f3806 	br	1801094 <_realloc_r+0xb0>
 18013b4:	000d883a 	mov	r6,zero
 18013b8:	0009883a 	mov	r4,zero
 18013bc:	003f5d06 	br	1801134 <_realloc_r+0x150>
 18013c0:	30c00217 	ldw	r3,8(r6)
 18013c4:	30800317 	ldw	r2,12(r6)
 18013c8:	800f883a 	mov	r7,r16
 18013cc:	84000204 	addi	r16,r16,8
 18013d0:	10c00215 	stw	r3,8(r2)
 18013d4:	18800315 	stw	r2,12(r3)
 18013d8:	003f2306 	br	1801068 <_realloc_r+0x84>
 18013dc:	8809883a 	mov	r4,r17
 18013e0:	900b883a 	mov	r5,r18
 18013e4:	1800f040 	call	1800f04 <memmove>
 18013e8:	003fd006 	br	180132c <_realloc_r+0x348>
 18013ec:	30800117 	ldw	r2,4(r6)
 18013f0:	e0c00404 	addi	r3,fp,16
 18013f4:	1108703a 	and	r4,r2,r4
 18013f8:	9905883a 	add	r2,r19,r4
 18013fc:	10ff4d16 	blt	r2,r3,1801134 <_realloc_r+0x150>
 1801400:	1705c83a 	sub	r2,r2,fp
 1801404:	870b883a 	add	r5,r16,fp
 1801408:	10800054 	ori	r2,r2,1
 180140c:	28800115 	stw	r2,4(r5)
 1801410:	80c00117 	ldw	r3,4(r16)
 1801414:	00806074 	movhi	r2,385
 1801418:	10a6ea04 	addi	r2,r2,-25688
 180141c:	b009883a 	mov	r4,r22
 1801420:	18c0004c 	andi	r3,r3,1
 1801424:	e0c6b03a 	or	r3,fp,r3
 1801428:	11400215 	stw	r5,8(r2)
 180142c:	80c00115 	stw	r3,4(r16)
 1801430:	1802f440 	call	1802f44 <__malloc_unlock>
 1801434:	84400204 	addi	r17,r16,8
 1801438:	003f2006 	br	18010bc <_realloc_r+0xd8>
 180143c:	98a9883a 	add	r20,r19,r2
 1801440:	2509883a 	add	r4,r4,r20
 1801444:	e0800404 	addi	r2,fp,16
 1801448:	d9000115 	stw	r4,4(sp)
 180144c:	20bf7016 	blt	r4,r2,1801210 <_realloc_r+0x22c>
 1801450:	b8c00317 	ldw	r3,12(r23)
 1801454:	b8800217 	ldw	r2,8(r23)
 1801458:	99bfff04 	addi	r6,r19,-4
 180145c:	01400904 	movi	r5,36
 1801460:	18800215 	stw	r2,8(r3)
 1801464:	10c00315 	stw	r3,12(r2)
 1801468:	bc400204 	addi	r17,r23,8
 180146c:	29804136 	bltu	r5,r6,1801574 <_realloc_r+0x590>
 1801470:	008004c4 	movi	r2,19
 1801474:	9009883a 	mov	r4,r18
 1801478:	880f883a 	mov	r7,r17
 180147c:	11800f2e 	bgeu	r2,r6,18014bc <_realloc_r+0x4d8>
 1801480:	90800017 	ldw	r2,0(r18)
 1801484:	b9c00404 	addi	r7,r23,16
 1801488:	91000204 	addi	r4,r18,8
 180148c:	b8800215 	stw	r2,8(r23)
 1801490:	90c00117 	ldw	r3,4(r18)
 1801494:	008006c4 	movi	r2,27
 1801498:	b8c00315 	stw	r3,12(r23)
 180149c:	1180072e 	bgeu	r2,r6,18014bc <_realloc_r+0x4d8>
 18014a0:	90c00217 	ldw	r3,8(r18)
 18014a4:	b9c00604 	addi	r7,r23,24
 18014a8:	91000404 	addi	r4,r18,16
 18014ac:	b8c00415 	stw	r3,16(r23)
 18014b0:	90800317 	ldw	r2,12(r18)
 18014b4:	b8800515 	stw	r2,20(r23)
 18014b8:	31404026 	beq	r6,r5,18015bc <_realloc_r+0x5d8>
 18014bc:	20800017 	ldw	r2,0(r4)
 18014c0:	38800015 	stw	r2,0(r7)
 18014c4:	20c00117 	ldw	r3,4(r4)
 18014c8:	38c00115 	stw	r3,4(r7)
 18014cc:	20800217 	ldw	r2,8(r4)
 18014d0:	38800215 	stw	r2,8(r7)
 18014d4:	d8c00117 	ldw	r3,4(sp)
 18014d8:	bf0b883a 	add	r5,r23,fp
 18014dc:	b009883a 	mov	r4,r22
 18014e0:	1f05c83a 	sub	r2,r3,fp
 18014e4:	10800054 	ori	r2,r2,1
 18014e8:	28800115 	stw	r2,4(r5)
 18014ec:	b8c00117 	ldw	r3,4(r23)
 18014f0:	00806074 	movhi	r2,385
 18014f4:	10a6ea04 	addi	r2,r2,-25688
 18014f8:	11400215 	stw	r5,8(r2)
 18014fc:	18c0004c 	andi	r3,r3,1
 1801500:	e0c6b03a 	or	r3,fp,r3
 1801504:	b8c00115 	stw	r3,4(r23)
 1801508:	1802f440 	call	1802f44 <__malloc_unlock>
 180150c:	003eeb06 	br	18010bc <_realloc_r+0xd8>
 1801510:	20800117 	ldw	r2,4(r4)
 1801514:	00ffff04 	movi	r3,-4
 1801518:	800f883a 	mov	r7,r16
 180151c:	10c4703a 	and	r2,r2,r3
 1801520:	98a9883a 	add	r20,r19,r2
 1801524:	84000204 	addi	r16,r16,8
 1801528:	003ecf06 	br	1801068 <_realloc_r+0x84>
 180152c:	900b883a 	mov	r5,r18
 1801530:	8009883a 	mov	r4,r16
 1801534:	1800f040 	call	1800f04 <memmove>
 1801538:	dd000017 	ldw	r20,0(sp)
 180153c:	b80f883a 	mov	r7,r23
 1801540:	003ec906 	br	1801068 <_realloc_r+0x84>
 1801544:	900b883a 	mov	r5,r18
 1801548:	8009883a 	mov	r4,r16
 180154c:	1800f040 	call	1800f04 <memmove>
 1801550:	b80f883a 	mov	r7,r23
 1801554:	003ec406 	br	1801068 <_realloc_r+0x84>
 1801558:	90c00417 	ldw	r3,16(r18)
 180155c:	89400604 	addi	r5,r17,24
 1801560:	91000604 	addi	r4,r18,24
 1801564:	88c00415 	stw	r3,16(r17)
 1801568:	90800517 	ldw	r2,20(r18)
 180156c:	88800515 	stw	r2,20(r17)
 1801570:	003f6806 	br	1801314 <_realloc_r+0x330>
 1801574:	900b883a 	mov	r5,r18
 1801578:	8809883a 	mov	r4,r17
 180157c:	1800f040 	call	1800f04 <memmove>
 1801580:	003fd406 	br	18014d4 <_realloc_r+0x4f0>
 1801584:	90c00417 	ldw	r3,16(r18)
 1801588:	91000604 	addi	r4,r18,24
 180158c:	ba000804 	addi	r8,r23,32
 1801590:	b8c00615 	stw	r3,24(r23)
 1801594:	90800517 	ldw	r2,20(r18)
 1801598:	b8800715 	stw	r2,28(r23)
 180159c:	003f1206 	br	18011e8 <_realloc_r+0x204>
 18015a0:	90c00417 	ldw	r3,16(r18)
 18015a4:	91000604 	addi	r4,r18,24
 18015a8:	ba000804 	addi	r8,r23,32
 18015ac:	b8c00615 	stw	r3,24(r23)
 18015b0:	90800517 	ldw	r2,20(r18)
 18015b4:	b8800715 	stw	r2,28(r23)
 18015b8:	003f3206 	br	1801284 <_realloc_r+0x2a0>
 18015bc:	90c00417 	ldw	r3,16(r18)
 18015c0:	91000604 	addi	r4,r18,24
 18015c4:	b9c00804 	addi	r7,r23,32
 18015c8:	b8c00615 	stw	r3,24(r23)
 18015cc:	90800517 	ldw	r2,20(r18)
 18015d0:	b8800715 	stw	r2,28(r23)
 18015d4:	003fb906 	br	18014bc <_realloc_r+0x4d8>

018015d8 <_sbrk_r>:
 18015d8:	defffd04 	addi	sp,sp,-12
 18015dc:	dc000015 	stw	r16,0(sp)
 18015e0:	04006074 	movhi	r16,385
 18015e4:	842d3204 	addi	r16,r16,-19256
 18015e8:	dc400115 	stw	r17,4(sp)
 18015ec:	80000015 	stw	zero,0(r16)
 18015f0:	2023883a 	mov	r17,r4
 18015f4:	2809883a 	mov	r4,r5
 18015f8:	dfc00215 	stw	ra,8(sp)
 18015fc:	18031440 	call	1803144 <sbrk>
 1801600:	1007883a 	mov	r3,r2
 1801604:	00bfffc4 	movi	r2,-1
 1801608:	18800626 	beq	r3,r2,1801624 <_sbrk_r+0x4c>
 180160c:	1805883a 	mov	r2,r3
 1801610:	dfc00217 	ldw	ra,8(sp)
 1801614:	dc400117 	ldw	r17,4(sp)
 1801618:	dc000017 	ldw	r16,0(sp)
 180161c:	dec00304 	addi	sp,sp,12
 1801620:	f800283a 	ret
 1801624:	80800017 	ldw	r2,0(r16)
 1801628:	103ff826 	beq	r2,zero,180160c <_sbrk_r+0x34>
 180162c:	88800015 	stw	r2,0(r17)
 1801630:	1805883a 	mov	r2,r3
 1801634:	dfc00217 	ldw	ra,8(sp)
 1801638:	dc400117 	ldw	r17,4(sp)
 180163c:	dc000017 	ldw	r16,0(sp)
 1801640:	dec00304 	addi	sp,sp,12
 1801644:	f800283a 	ret

01801648 <__swsetup_r>:
 1801648:	00806074 	movhi	r2,385
 180164c:	10ad1d04 	addi	r2,r2,-19340
 1801650:	10c00017 	ldw	r3,0(r2)
 1801654:	defffd04 	addi	sp,sp,-12
 1801658:	dc400115 	stw	r17,4(sp)
 180165c:	dc000015 	stw	r16,0(sp)
 1801660:	dfc00215 	stw	ra,8(sp)
 1801664:	2023883a 	mov	r17,r4
 1801668:	2821883a 	mov	r16,r5
 180166c:	18000226 	beq	r3,zero,1801678 <__swsetup_r+0x30>
 1801670:	18800e17 	ldw	r2,56(r3)
 1801674:	10001f26 	beq	r2,zero,18016f4 <__swsetup_r+0xac>
 1801678:	8100030b 	ldhu	r4,12(r16)
 180167c:	2080020c 	andi	r2,r4,8
 1801680:	10002826 	beq	r2,zero,1801724 <__swsetup_r+0xdc>
 1801684:	81400417 	ldw	r5,16(r16)
 1801688:	28001d26 	beq	r5,zero,1801700 <__swsetup_r+0xb8>
 180168c:	2080004c 	andi	r2,r4,1
 1801690:	1005003a 	cmpeq	r2,r2,zero
 1801694:	10000b26 	beq	r2,zero,18016c4 <__swsetup_r+0x7c>
 1801698:	2080008c 	andi	r2,r4,2
 180169c:	10001226 	beq	r2,zero,18016e8 <__swsetup_r+0xa0>
 18016a0:	0005883a 	mov	r2,zero
 18016a4:	80800215 	stw	r2,8(r16)
 18016a8:	28000b26 	beq	r5,zero,18016d8 <__swsetup_r+0x90>
 18016ac:	0005883a 	mov	r2,zero
 18016b0:	dfc00217 	ldw	ra,8(sp)
 18016b4:	dc400117 	ldw	r17,4(sp)
 18016b8:	dc000017 	ldw	r16,0(sp)
 18016bc:	dec00304 	addi	sp,sp,12
 18016c0:	f800283a 	ret
 18016c4:	80800517 	ldw	r2,20(r16)
 18016c8:	80000215 	stw	zero,8(r16)
 18016cc:	0085c83a 	sub	r2,zero,r2
 18016d0:	80800615 	stw	r2,24(r16)
 18016d4:	283ff51e 	bne	r5,zero,18016ac <__swsetup_r+0x64>
 18016d8:	2080200c 	andi	r2,r4,128
 18016dc:	103ff326 	beq	r2,zero,18016ac <__swsetup_r+0x64>
 18016e0:	00bfffc4 	movi	r2,-1
 18016e4:	003ff206 	br	18016b0 <__swsetup_r+0x68>
 18016e8:	80800517 	ldw	r2,20(r16)
 18016ec:	80800215 	stw	r2,8(r16)
 18016f0:	003fed06 	br	18016a8 <__swsetup_r+0x60>
 18016f4:	1809883a 	mov	r4,r3
 18016f8:	1801a1c0 	call	1801a1c <__sinit>
 18016fc:	003fde06 	br	1801678 <__swsetup_r+0x30>
 1801700:	20c0a00c 	andi	r3,r4,640
 1801704:	00808004 	movi	r2,512
 1801708:	18bfe026 	beq	r3,r2,180168c <__swsetup_r+0x44>
 180170c:	8809883a 	mov	r4,r17
 1801710:	800b883a 	mov	r5,r16
 1801714:	18022340 	call	1802234 <__smakebuf_r>
 1801718:	8100030b 	ldhu	r4,12(r16)
 180171c:	81400417 	ldw	r5,16(r16)
 1801720:	003fda06 	br	180168c <__swsetup_r+0x44>
 1801724:	2080040c 	andi	r2,r4,16
 1801728:	103fed26 	beq	r2,zero,18016e0 <__swsetup_r+0x98>
 180172c:	2080010c 	andi	r2,r4,4
 1801730:	10001226 	beq	r2,zero,180177c <__swsetup_r+0x134>
 1801734:	81400c17 	ldw	r5,48(r16)
 1801738:	28000526 	beq	r5,zero,1801750 <__swsetup_r+0x108>
 180173c:	80801004 	addi	r2,r16,64
 1801740:	28800226 	beq	r5,r2,180174c <__swsetup_r+0x104>
 1801744:	8809883a 	mov	r4,r17
 1801748:	1801da00 	call	1801da0 <_free_r>
 180174c:	80000c15 	stw	zero,48(r16)
 1801750:	8080030b 	ldhu	r2,12(r16)
 1801754:	81400417 	ldw	r5,16(r16)
 1801758:	80000115 	stw	zero,4(r16)
 180175c:	10bff6cc 	andi	r2,r2,65499
 1801760:	8080030d 	sth	r2,12(r16)
 1801764:	81400015 	stw	r5,0(r16)
 1801768:	8080030b 	ldhu	r2,12(r16)
 180176c:	10800214 	ori	r2,r2,8
 1801770:	113fffcc 	andi	r4,r2,65535
 1801774:	8080030d 	sth	r2,12(r16)
 1801778:	003fc306 	br	1801688 <__swsetup_r+0x40>
 180177c:	81400417 	ldw	r5,16(r16)
 1801780:	003ff906 	br	1801768 <__swsetup_r+0x120>

01801784 <_fflush_r>:
 1801784:	defffb04 	addi	sp,sp,-20
 1801788:	dcc00315 	stw	r19,12(sp)
 180178c:	dc800215 	stw	r18,8(sp)
 1801790:	dfc00415 	stw	ra,16(sp)
 1801794:	dc400115 	stw	r17,4(sp)
 1801798:	dc000015 	stw	r16,0(sp)
 180179c:	2027883a 	mov	r19,r4
 18017a0:	2825883a 	mov	r18,r5
 18017a4:	20000226 	beq	r4,zero,18017b0 <_fflush_r+0x2c>
 18017a8:	20800e17 	ldw	r2,56(r4)
 18017ac:	10005626 	beq	r2,zero,1801908 <_fflush_r+0x184>
 18017b0:	9100030b 	ldhu	r4,12(r18)
 18017b4:	20ffffcc 	andi	r3,r4,65535
 18017b8:	18e0001c 	xori	r3,r3,32768
 18017bc:	18e00004 	addi	r3,r3,-32768
 18017c0:	1880020c 	andi	r2,r3,8
 18017c4:	1000261e 	bne	r2,zero,1801860 <_fflush_r+0xdc>
 18017c8:	90c00117 	ldw	r3,4(r18)
 18017cc:	20820014 	ori	r2,r4,2048
 18017d0:	9080030d 	sth	r2,12(r18)
 18017d4:	1009883a 	mov	r4,r2
 18017d8:	00c0400e 	bge	zero,r3,18018dc <_fflush_r+0x158>
 18017dc:	92000a17 	ldw	r8,40(r18)
 18017e0:	40004026 	beq	r8,zero,18018e4 <_fflush_r+0x160>
 18017e4:	2084000c 	andi	r2,r4,4096
 18017e8:	10005326 	beq	r2,zero,1801938 <_fflush_r+0x1b4>
 18017ec:	94001417 	ldw	r16,80(r18)
 18017f0:	9080030b 	ldhu	r2,12(r18)
 18017f4:	1080010c 	andi	r2,r2,4
 18017f8:	1000481e 	bne	r2,zero,180191c <_fflush_r+0x198>
 18017fc:	91400717 	ldw	r5,28(r18)
 1801800:	9809883a 	mov	r4,r19
 1801804:	800d883a 	mov	r6,r16
 1801808:	000f883a 	mov	r7,zero
 180180c:	403ee83a 	callr	r8
 1801810:	8080261e 	bne	r16,r2,18018ac <_fflush_r+0x128>
 1801814:	9080030b 	ldhu	r2,12(r18)
 1801818:	91000417 	ldw	r4,16(r18)
 180181c:	90000115 	stw	zero,4(r18)
 1801820:	10bdffcc 	andi	r2,r2,63487
 1801824:	10ffffcc 	andi	r3,r2,65535
 1801828:	18c4000c 	andi	r3,r3,4096
 180182c:	9080030d 	sth	r2,12(r18)
 1801830:	91000015 	stw	r4,0(r18)
 1801834:	18002b26 	beq	r3,zero,18018e4 <_fflush_r+0x160>
 1801838:	0007883a 	mov	r3,zero
 180183c:	1805883a 	mov	r2,r3
 1801840:	94001415 	stw	r16,80(r18)
 1801844:	dfc00417 	ldw	ra,16(sp)
 1801848:	dcc00317 	ldw	r19,12(sp)
 180184c:	dc800217 	ldw	r18,8(sp)
 1801850:	dc400117 	ldw	r17,4(sp)
 1801854:	dc000017 	ldw	r16,0(sp)
 1801858:	dec00504 	addi	sp,sp,20
 180185c:	f800283a 	ret
 1801860:	94400417 	ldw	r17,16(r18)
 1801864:	88001f26 	beq	r17,zero,18018e4 <_fflush_r+0x160>
 1801868:	90800017 	ldw	r2,0(r18)
 180186c:	18c000cc 	andi	r3,r3,3
 1801870:	94400015 	stw	r17,0(r18)
 1801874:	1461c83a 	sub	r16,r2,r17
 1801878:	18002526 	beq	r3,zero,1801910 <_fflush_r+0x18c>
 180187c:	0005883a 	mov	r2,zero
 1801880:	90800215 	stw	r2,8(r18)
 1801884:	0400170e 	bge	zero,r16,18018e4 <_fflush_r+0x160>
 1801888:	90c00917 	ldw	r3,36(r18)
 180188c:	91400717 	ldw	r5,28(r18)
 1801890:	880d883a 	mov	r6,r17
 1801894:	800f883a 	mov	r7,r16
 1801898:	9809883a 	mov	r4,r19
 180189c:	183ee83a 	callr	r3
 18018a0:	88a3883a 	add	r17,r17,r2
 18018a4:	80a1c83a 	sub	r16,r16,r2
 18018a8:	00bff616 	blt	zero,r2,1801884 <_fflush_r+0x100>
 18018ac:	9080030b 	ldhu	r2,12(r18)
 18018b0:	00ffffc4 	movi	r3,-1
 18018b4:	10801014 	ori	r2,r2,64
 18018b8:	9080030d 	sth	r2,12(r18)
 18018bc:	1805883a 	mov	r2,r3
 18018c0:	dfc00417 	ldw	ra,16(sp)
 18018c4:	dcc00317 	ldw	r19,12(sp)
 18018c8:	dc800217 	ldw	r18,8(sp)
 18018cc:	dc400117 	ldw	r17,4(sp)
 18018d0:	dc000017 	ldw	r16,0(sp)
 18018d4:	dec00504 	addi	sp,sp,20
 18018d8:	f800283a 	ret
 18018dc:	90800f17 	ldw	r2,60(r18)
 18018e0:	00bfbe16 	blt	zero,r2,18017dc <_fflush_r+0x58>
 18018e4:	0007883a 	mov	r3,zero
 18018e8:	1805883a 	mov	r2,r3
 18018ec:	dfc00417 	ldw	ra,16(sp)
 18018f0:	dcc00317 	ldw	r19,12(sp)
 18018f4:	dc800217 	ldw	r18,8(sp)
 18018f8:	dc400117 	ldw	r17,4(sp)
 18018fc:	dc000017 	ldw	r16,0(sp)
 1801900:	dec00504 	addi	sp,sp,20
 1801904:	f800283a 	ret
 1801908:	1801a1c0 	call	1801a1c <__sinit>
 180190c:	003fa806 	br	18017b0 <_fflush_r+0x2c>
 1801910:	90800517 	ldw	r2,20(r18)
 1801914:	90800215 	stw	r2,8(r18)
 1801918:	003fda06 	br	1801884 <_fflush_r+0x100>
 180191c:	90800117 	ldw	r2,4(r18)
 1801920:	90c00c17 	ldw	r3,48(r18)
 1801924:	80a1c83a 	sub	r16,r16,r2
 1801928:	183fb426 	beq	r3,zero,18017fc <_fflush_r+0x78>
 180192c:	90800f17 	ldw	r2,60(r18)
 1801930:	80a1c83a 	sub	r16,r16,r2
 1801934:	003fb106 	br	18017fc <_fflush_r+0x78>
 1801938:	91400717 	ldw	r5,28(r18)
 180193c:	9809883a 	mov	r4,r19
 1801940:	000d883a 	mov	r6,zero
 1801944:	01c00044 	movi	r7,1
 1801948:	403ee83a 	callr	r8
 180194c:	1021883a 	mov	r16,r2
 1801950:	00bfffc4 	movi	r2,-1
 1801954:	80800226 	beq	r16,r2,1801960 <_fflush_r+0x1dc>
 1801958:	92000a17 	ldw	r8,40(r18)
 180195c:	003fa406 	br	18017f0 <_fflush_r+0x6c>
 1801960:	98c00017 	ldw	r3,0(r19)
 1801964:	00800744 	movi	r2,29
 1801968:	18bfde26 	beq	r3,r2,18018e4 <_fflush_r+0x160>
 180196c:	9080030b 	ldhu	r2,12(r18)
 1801970:	8007883a 	mov	r3,r16
 1801974:	10801014 	ori	r2,r2,64
 1801978:	9080030d 	sth	r2,12(r18)
 180197c:	003fcf06 	br	18018bc <_fflush_r+0x138>

01801980 <fflush>:
 1801980:	01406034 	movhi	r5,384
 1801984:	2945e104 	addi	r5,r5,6020
 1801988:	2007883a 	mov	r3,r4
 180198c:	20000526 	beq	r4,zero,18019a4 <fflush+0x24>
 1801990:	00806074 	movhi	r2,385
 1801994:	10ad1d04 	addi	r2,r2,-19340
 1801998:	11000017 	ldw	r4,0(r2)
 180199c:	180b883a 	mov	r5,r3
 18019a0:	18017841 	jmpi	1801784 <_fflush_r>
 18019a4:	00806074 	movhi	r2,385
 18019a8:	10ad1e04 	addi	r2,r2,-19336
 18019ac:	11000017 	ldw	r4,0(r2)
 18019b0:	18020b41 	jmpi	18020b4 <_fwalk_reent>

018019b4 <std>:
 18019b4:	00806034 	movhi	r2,384
 18019b8:	10891804 	addi	r2,r2,9312
 18019bc:	20800b15 	stw	r2,44(r4)
 18019c0:	00806034 	movhi	r2,384
 18019c4:	10895304 	addi	r2,r2,9548
 18019c8:	20800815 	stw	r2,32(r4)
 18019cc:	00c06034 	movhi	r3,384
 18019d0:	18c93404 	addi	r3,r3,9424
 18019d4:	00806034 	movhi	r2,384
 18019d8:	10891a04 	addi	r2,r2,9320
 18019dc:	2140030d 	sth	r5,12(r4)
 18019e0:	2180038d 	sth	r6,14(r4)
 18019e4:	20c00915 	stw	r3,36(r4)
 18019e8:	20800a15 	stw	r2,40(r4)
 18019ec:	20000015 	stw	zero,0(r4)
 18019f0:	20000115 	stw	zero,4(r4)
 18019f4:	20000215 	stw	zero,8(r4)
 18019f8:	20000415 	stw	zero,16(r4)
 18019fc:	20000515 	stw	zero,20(r4)
 1801a00:	20000615 	stw	zero,24(r4)
 1801a04:	21000715 	stw	r4,28(r4)
 1801a08:	f800283a 	ret

01801a0c <__sfp_lock_acquire>:
 1801a0c:	f800283a 	ret

01801a10 <__sfp_lock_release>:
 1801a10:	f800283a 	ret

01801a14 <__sinit_lock_acquire>:
 1801a14:	f800283a 	ret

01801a18 <__sinit_lock_release>:
 1801a18:	f800283a 	ret

01801a1c <__sinit>:
 1801a1c:	20800e17 	ldw	r2,56(r4)
 1801a20:	defffd04 	addi	sp,sp,-12
 1801a24:	dc400115 	stw	r17,4(sp)
 1801a28:	dc000015 	stw	r16,0(sp)
 1801a2c:	dfc00215 	stw	ra,8(sp)
 1801a30:	04400044 	movi	r17,1
 1801a34:	01400104 	movi	r5,4
 1801a38:	000d883a 	mov	r6,zero
 1801a3c:	2021883a 	mov	r16,r4
 1801a40:	2200bb04 	addi	r8,r4,748
 1801a44:	200f883a 	mov	r7,r4
 1801a48:	10000526 	beq	r2,zero,1801a60 <__sinit+0x44>
 1801a4c:	dfc00217 	ldw	ra,8(sp)
 1801a50:	dc400117 	ldw	r17,4(sp)
 1801a54:	dc000017 	ldw	r16,0(sp)
 1801a58:	dec00304 	addi	sp,sp,12
 1801a5c:	f800283a 	ret
 1801a60:	21000117 	ldw	r4,4(r4)
 1801a64:	00806034 	movhi	r2,384
 1801a68:	1086c004 	addi	r2,r2,6912
 1801a6c:	00c000c4 	movi	r3,3
 1801a70:	80800f15 	stw	r2,60(r16)
 1801a74:	80c0b915 	stw	r3,740(r16)
 1801a78:	8200ba15 	stw	r8,744(r16)
 1801a7c:	84400e15 	stw	r17,56(r16)
 1801a80:	8000b815 	stw	zero,736(r16)
 1801a84:	18019b40 	call	18019b4 <std>
 1801a88:	81000217 	ldw	r4,8(r16)
 1801a8c:	880d883a 	mov	r6,r17
 1801a90:	800f883a 	mov	r7,r16
 1801a94:	01400284 	movi	r5,10
 1801a98:	18019b40 	call	18019b4 <std>
 1801a9c:	81000317 	ldw	r4,12(r16)
 1801aa0:	800f883a 	mov	r7,r16
 1801aa4:	01400484 	movi	r5,18
 1801aa8:	01800084 	movi	r6,2
 1801aac:	dfc00217 	ldw	ra,8(sp)
 1801ab0:	dc400117 	ldw	r17,4(sp)
 1801ab4:	dc000017 	ldw	r16,0(sp)
 1801ab8:	dec00304 	addi	sp,sp,12
 1801abc:	18019b41 	jmpi	18019b4 <std>

01801ac0 <__fp_lock>:
 1801ac0:	0005883a 	mov	r2,zero
 1801ac4:	f800283a 	ret

01801ac8 <__fp_unlock>:
 1801ac8:	0005883a 	mov	r2,zero
 1801acc:	f800283a 	ret

01801ad0 <__fp_unlock_all>:
 1801ad0:	00806074 	movhi	r2,385
 1801ad4:	10ad1d04 	addi	r2,r2,-19340
 1801ad8:	11000017 	ldw	r4,0(r2)
 1801adc:	01406034 	movhi	r5,384
 1801ae0:	2946b204 	addi	r5,r5,6856
 1801ae4:	180217c1 	jmpi	180217c <_fwalk>

01801ae8 <__fp_lock_all>:
 1801ae8:	00806074 	movhi	r2,385
 1801aec:	10ad1d04 	addi	r2,r2,-19340
 1801af0:	11000017 	ldw	r4,0(r2)
 1801af4:	01406034 	movhi	r5,384
 1801af8:	2946b004 	addi	r5,r5,6848
 1801afc:	180217c1 	jmpi	180217c <_fwalk>

01801b00 <_cleanup_r>:
 1801b00:	01406034 	movhi	r5,384
 1801b04:	2949e904 	addi	r5,r5,10148
 1801b08:	180217c1 	jmpi	180217c <_fwalk>

01801b0c <_cleanup>:
 1801b0c:	00806074 	movhi	r2,385
 1801b10:	10ad1e04 	addi	r2,r2,-19336
 1801b14:	11000017 	ldw	r4,0(r2)
 1801b18:	1801b001 	jmpi	1801b00 <_cleanup_r>

01801b1c <__sfmoreglue>:
 1801b1c:	defffc04 	addi	sp,sp,-16
 1801b20:	dc400115 	stw	r17,4(sp)
 1801b24:	2c401724 	muli	r17,r5,92
 1801b28:	dc800215 	stw	r18,8(sp)
 1801b2c:	2825883a 	mov	r18,r5
 1801b30:	89400304 	addi	r5,r17,12
 1801b34:	dc000015 	stw	r16,0(sp)
 1801b38:	dfc00315 	stw	ra,12(sp)
 1801b3c:	18006400 	call	1800640 <_malloc_r>
 1801b40:	0021883a 	mov	r16,zero
 1801b44:	880d883a 	mov	r6,r17
 1801b48:	000b883a 	mov	r5,zero
 1801b4c:	10000626 	beq	r2,zero,1801b68 <__sfmoreglue+0x4c>
 1801b50:	11000304 	addi	r4,r2,12
 1801b54:	14800115 	stw	r18,4(r2)
 1801b58:	10000015 	stw	zero,0(r2)
 1801b5c:	11000215 	stw	r4,8(r2)
 1801b60:	1021883a 	mov	r16,r2
 1801b64:	18023c80 	call	18023c8 <memset>
 1801b68:	8005883a 	mov	r2,r16
 1801b6c:	dfc00317 	ldw	ra,12(sp)
 1801b70:	dc800217 	ldw	r18,8(sp)
 1801b74:	dc400117 	ldw	r17,4(sp)
 1801b78:	dc000017 	ldw	r16,0(sp)
 1801b7c:	dec00404 	addi	sp,sp,16
 1801b80:	f800283a 	ret

01801b84 <__sfp>:
 1801b84:	defffd04 	addi	sp,sp,-12
 1801b88:	00806074 	movhi	r2,385
 1801b8c:	10ad1e04 	addi	r2,r2,-19336
 1801b90:	dc000015 	stw	r16,0(sp)
 1801b94:	14000017 	ldw	r16,0(r2)
 1801b98:	dc400115 	stw	r17,4(sp)
 1801b9c:	dfc00215 	stw	ra,8(sp)
 1801ba0:	80800e17 	ldw	r2,56(r16)
 1801ba4:	2023883a 	mov	r17,r4
 1801ba8:	10002626 	beq	r2,zero,1801c44 <__sfp+0xc0>
 1801bac:	8400b804 	addi	r16,r16,736
 1801bb0:	80800117 	ldw	r2,4(r16)
 1801bb4:	81000217 	ldw	r4,8(r16)
 1801bb8:	10ffffc4 	addi	r3,r2,-1
 1801bbc:	18000916 	blt	r3,zero,1801be4 <__sfp+0x60>
 1801bc0:	2080030f 	ldh	r2,12(r4)
 1801bc4:	10000b26 	beq	r2,zero,1801bf4 <__sfp+0x70>
 1801bc8:	017fffc4 	movi	r5,-1
 1801bcc:	00000206 	br	1801bd8 <__sfp+0x54>
 1801bd0:	2080030f 	ldh	r2,12(r4)
 1801bd4:	10000726 	beq	r2,zero,1801bf4 <__sfp+0x70>
 1801bd8:	18ffffc4 	addi	r3,r3,-1
 1801bdc:	21001704 	addi	r4,r4,92
 1801be0:	197ffb1e 	bne	r3,r5,1801bd0 <__sfp+0x4c>
 1801be4:	80800017 	ldw	r2,0(r16)
 1801be8:	10001926 	beq	r2,zero,1801c50 <__sfp+0xcc>
 1801bec:	1021883a 	mov	r16,r2
 1801bf0:	003fef06 	br	1801bb0 <__sfp+0x2c>
 1801bf4:	00bfffc4 	movi	r2,-1
 1801bf8:	00c00044 	movi	r3,1
 1801bfc:	2080038d 	sth	r2,14(r4)
 1801c00:	20c0030d 	sth	r3,12(r4)
 1801c04:	20000015 	stw	zero,0(r4)
 1801c08:	20000215 	stw	zero,8(r4)
 1801c0c:	20000115 	stw	zero,4(r4)
 1801c10:	20000415 	stw	zero,16(r4)
 1801c14:	20000515 	stw	zero,20(r4)
 1801c18:	20000615 	stw	zero,24(r4)
 1801c1c:	20000c15 	stw	zero,48(r4)
 1801c20:	20000d15 	stw	zero,52(r4)
 1801c24:	20001115 	stw	zero,68(r4)
 1801c28:	20001215 	stw	zero,72(r4)
 1801c2c:	2005883a 	mov	r2,r4
 1801c30:	dfc00217 	ldw	ra,8(sp)
 1801c34:	dc400117 	ldw	r17,4(sp)
 1801c38:	dc000017 	ldw	r16,0(sp)
 1801c3c:	dec00304 	addi	sp,sp,12
 1801c40:	f800283a 	ret
 1801c44:	8009883a 	mov	r4,r16
 1801c48:	1801a1c0 	call	1801a1c <__sinit>
 1801c4c:	003fd706 	br	1801bac <__sfp+0x28>
 1801c50:	8809883a 	mov	r4,r17
 1801c54:	01400104 	movi	r5,4
 1801c58:	1801b1c0 	call	1801b1c <__sfmoreglue>
 1801c5c:	80800015 	stw	r2,0(r16)
 1801c60:	103fe21e 	bne	r2,zero,1801bec <__sfp+0x68>
 1801c64:	00800304 	movi	r2,12
 1801c68:	0009883a 	mov	r4,zero
 1801c6c:	88800015 	stw	r2,0(r17)
 1801c70:	003fee06 	br	1801c2c <__sfp+0xa8>

01801c74 <_malloc_trim_r>:
 1801c74:	defffb04 	addi	sp,sp,-20
 1801c78:	dcc00315 	stw	r19,12(sp)
 1801c7c:	04c06074 	movhi	r19,385
 1801c80:	9ce6ea04 	addi	r19,r19,-25688
 1801c84:	dc800215 	stw	r18,8(sp)
 1801c88:	dc400115 	stw	r17,4(sp)
 1801c8c:	dc000015 	stw	r16,0(sp)
 1801c90:	2823883a 	mov	r17,r5
 1801c94:	2025883a 	mov	r18,r4
 1801c98:	dfc00415 	stw	ra,16(sp)
 1801c9c:	1802f240 	call	1802f24 <__malloc_lock>
 1801ca0:	98800217 	ldw	r2,8(r19)
 1801ca4:	9009883a 	mov	r4,r18
 1801ca8:	000b883a 	mov	r5,zero
 1801cac:	10c00117 	ldw	r3,4(r2)
 1801cb0:	00bfff04 	movi	r2,-4
 1801cb4:	18a0703a 	and	r16,r3,r2
 1801cb8:	8463c83a 	sub	r17,r16,r17
 1801cbc:	8c43fbc4 	addi	r17,r17,4079
 1801cc0:	8822d33a 	srli	r17,r17,12
 1801cc4:	0083ffc4 	movi	r2,4095
 1801cc8:	8c7fffc4 	addi	r17,r17,-1
 1801ccc:	8822933a 	slli	r17,r17,12
 1801cd0:	1440060e 	bge	r2,r17,1801cec <_malloc_trim_r+0x78>
 1801cd4:	18015d80 	call	18015d8 <_sbrk_r>
 1801cd8:	98c00217 	ldw	r3,8(r19)
 1801cdc:	9009883a 	mov	r4,r18
 1801ce0:	044bc83a 	sub	r5,zero,r17
 1801ce4:	80c7883a 	add	r3,r16,r3
 1801ce8:	10c00926 	beq	r2,r3,1801d10 <_malloc_trim_r+0x9c>
 1801cec:	1802f440 	call	1802f44 <__malloc_unlock>
 1801cf0:	0005883a 	mov	r2,zero
 1801cf4:	dfc00417 	ldw	ra,16(sp)
 1801cf8:	dcc00317 	ldw	r19,12(sp)
 1801cfc:	dc800217 	ldw	r18,8(sp)
 1801d00:	dc400117 	ldw	r17,4(sp)
 1801d04:	dc000017 	ldw	r16,0(sp)
 1801d08:	dec00504 	addi	sp,sp,20
 1801d0c:	f800283a 	ret
 1801d10:	9009883a 	mov	r4,r18
 1801d14:	18015d80 	call	18015d8 <_sbrk_r>
 1801d18:	844dc83a 	sub	r6,r16,r17
 1801d1c:	00ffffc4 	movi	r3,-1
 1801d20:	9009883a 	mov	r4,r18
 1801d24:	000b883a 	mov	r5,zero
 1801d28:	01c06074 	movhi	r7,385
 1801d2c:	39ed3a04 	addi	r7,r7,-19224
 1801d30:	31800054 	ori	r6,r6,1
 1801d34:	10c00926 	beq	r2,r3,1801d5c <_malloc_trim_r+0xe8>
 1801d38:	38800017 	ldw	r2,0(r7)
 1801d3c:	98c00217 	ldw	r3,8(r19)
 1801d40:	9009883a 	mov	r4,r18
 1801d44:	1445c83a 	sub	r2,r2,r17
 1801d48:	38800015 	stw	r2,0(r7)
 1801d4c:	19800115 	stw	r6,4(r3)
 1801d50:	1802f440 	call	1802f44 <__malloc_unlock>
 1801d54:	00800044 	movi	r2,1
 1801d58:	003fe606 	br	1801cf4 <_malloc_trim_r+0x80>
 1801d5c:	18015d80 	call	18015d8 <_sbrk_r>
 1801d60:	99800217 	ldw	r6,8(r19)
 1801d64:	100f883a 	mov	r7,r2
 1801d68:	9009883a 	mov	r4,r18
 1801d6c:	1187c83a 	sub	r3,r2,r6
 1801d70:	008003c4 	movi	r2,15
 1801d74:	19400054 	ori	r5,r3,1
 1801d78:	10ffdc0e 	bge	r2,r3,1801cec <_malloc_trim_r+0x78>
 1801d7c:	00806074 	movhi	r2,385
 1801d80:	10ad2004 	addi	r2,r2,-19328
 1801d84:	10c00017 	ldw	r3,0(r2)
 1801d88:	00806074 	movhi	r2,385
 1801d8c:	10ad3a04 	addi	r2,r2,-19224
 1801d90:	31400115 	stw	r5,4(r6)
 1801d94:	38c7c83a 	sub	r3,r7,r3
 1801d98:	10c00015 	stw	r3,0(r2)
 1801d9c:	003fd306 	br	1801cec <_malloc_trim_r+0x78>

01801da0 <_free_r>:
 1801da0:	defffd04 	addi	sp,sp,-12
 1801da4:	dc400115 	stw	r17,4(sp)
 1801da8:	dc000015 	stw	r16,0(sp)
 1801dac:	dfc00215 	stw	ra,8(sp)
 1801db0:	2821883a 	mov	r16,r5
 1801db4:	2023883a 	mov	r17,r4
 1801db8:	28005a26 	beq	r5,zero,1801f24 <_free_r+0x184>
 1801dbc:	1802f240 	call	1802f24 <__malloc_lock>
 1801dc0:	823ffe04 	addi	r8,r16,-8
 1801dc4:	41400117 	ldw	r5,4(r8)
 1801dc8:	00bfff84 	movi	r2,-2
 1801dcc:	02806074 	movhi	r10,385
 1801dd0:	52a6ea04 	addi	r10,r10,-25688
 1801dd4:	288e703a 	and	r7,r5,r2
 1801dd8:	41cd883a 	add	r6,r8,r7
 1801ddc:	30c00117 	ldw	r3,4(r6)
 1801de0:	51000217 	ldw	r4,8(r10)
 1801de4:	00bfff04 	movi	r2,-4
 1801de8:	1892703a 	and	r9,r3,r2
 1801dec:	5017883a 	mov	r11,r10
 1801df0:	31006726 	beq	r6,r4,1801f90 <_free_r+0x1f0>
 1801df4:	2880004c 	andi	r2,r5,1
 1801df8:	1005003a 	cmpeq	r2,r2,zero
 1801dfc:	32400115 	stw	r9,4(r6)
 1801e00:	10001a1e 	bne	r2,zero,1801e6c <_free_r+0xcc>
 1801e04:	000b883a 	mov	r5,zero
 1801e08:	3247883a 	add	r3,r6,r9
 1801e0c:	18800117 	ldw	r2,4(r3)
 1801e10:	1080004c 	andi	r2,r2,1
 1801e14:	1000231e 	bne	r2,zero,1801ea4 <_free_r+0x104>
 1801e18:	280ac03a 	cmpne	r5,r5,zero
 1801e1c:	3a4f883a 	add	r7,r7,r9
 1801e20:	2800451e 	bne	r5,zero,1801f38 <_free_r+0x198>
 1801e24:	31000217 	ldw	r4,8(r6)
 1801e28:	00806074 	movhi	r2,385
 1801e2c:	10a6ec04 	addi	r2,r2,-25680
 1801e30:	20807b26 	beq	r4,r2,1802020 <_free_r+0x280>
 1801e34:	30800317 	ldw	r2,12(r6)
 1801e38:	3a07883a 	add	r3,r7,r8
 1801e3c:	19c00015 	stw	r7,0(r3)
 1801e40:	11000215 	stw	r4,8(r2)
 1801e44:	20800315 	stw	r2,12(r4)
 1801e48:	38800054 	ori	r2,r7,1
 1801e4c:	40800115 	stw	r2,4(r8)
 1801e50:	28001a26 	beq	r5,zero,1801ebc <_free_r+0x11c>
 1801e54:	8809883a 	mov	r4,r17
 1801e58:	dfc00217 	ldw	ra,8(sp)
 1801e5c:	dc400117 	ldw	r17,4(sp)
 1801e60:	dc000017 	ldw	r16,0(sp)
 1801e64:	dec00304 	addi	sp,sp,12
 1801e68:	1802f441 	jmpi	1802f44 <__malloc_unlock>
 1801e6c:	80bffe17 	ldw	r2,-8(r16)
 1801e70:	50c00204 	addi	r3,r10,8
 1801e74:	4091c83a 	sub	r8,r8,r2
 1801e78:	41000217 	ldw	r4,8(r8)
 1801e7c:	388f883a 	add	r7,r7,r2
 1801e80:	20c06126 	beq	r4,r3,1802008 <_free_r+0x268>
 1801e84:	40800317 	ldw	r2,12(r8)
 1801e88:	3247883a 	add	r3,r6,r9
 1801e8c:	000b883a 	mov	r5,zero
 1801e90:	11000215 	stw	r4,8(r2)
 1801e94:	20800315 	stw	r2,12(r4)
 1801e98:	18800117 	ldw	r2,4(r3)
 1801e9c:	1080004c 	andi	r2,r2,1
 1801ea0:	103fdd26 	beq	r2,zero,1801e18 <_free_r+0x78>
 1801ea4:	38800054 	ori	r2,r7,1
 1801ea8:	3a07883a 	add	r3,r7,r8
 1801eac:	280ac03a 	cmpne	r5,r5,zero
 1801eb0:	40800115 	stw	r2,4(r8)
 1801eb4:	19c00015 	stw	r7,0(r3)
 1801eb8:	283fe61e 	bne	r5,zero,1801e54 <_free_r+0xb4>
 1801ebc:	00807fc4 	movi	r2,511
 1801ec0:	11c01f2e 	bgeu	r2,r7,1801f40 <_free_r+0x1a0>
 1801ec4:	3806d27a 	srli	r3,r7,9
 1801ec8:	1800481e 	bne	r3,zero,1801fec <_free_r+0x24c>
 1801ecc:	3804d0fa 	srli	r2,r7,3
 1801ed0:	100690fa 	slli	r3,r2,3
 1801ed4:	1acd883a 	add	r6,r3,r11
 1801ed8:	31400217 	ldw	r5,8(r6)
 1801edc:	31405926 	beq	r6,r5,1802044 <_free_r+0x2a4>
 1801ee0:	28800117 	ldw	r2,4(r5)
 1801ee4:	00ffff04 	movi	r3,-4
 1801ee8:	10c4703a 	and	r2,r2,r3
 1801eec:	3880022e 	bgeu	r7,r2,1801ef8 <_free_r+0x158>
 1801ef0:	29400217 	ldw	r5,8(r5)
 1801ef4:	317ffa1e 	bne	r6,r5,1801ee0 <_free_r+0x140>
 1801ef8:	29800317 	ldw	r6,12(r5)
 1801efc:	41800315 	stw	r6,12(r8)
 1801f00:	41400215 	stw	r5,8(r8)
 1801f04:	8809883a 	mov	r4,r17
 1801f08:	2a000315 	stw	r8,12(r5)
 1801f0c:	32000215 	stw	r8,8(r6)
 1801f10:	dfc00217 	ldw	ra,8(sp)
 1801f14:	dc400117 	ldw	r17,4(sp)
 1801f18:	dc000017 	ldw	r16,0(sp)
 1801f1c:	dec00304 	addi	sp,sp,12
 1801f20:	1802f441 	jmpi	1802f44 <__malloc_unlock>
 1801f24:	dfc00217 	ldw	ra,8(sp)
 1801f28:	dc400117 	ldw	r17,4(sp)
 1801f2c:	dc000017 	ldw	r16,0(sp)
 1801f30:	dec00304 	addi	sp,sp,12
 1801f34:	f800283a 	ret
 1801f38:	31000217 	ldw	r4,8(r6)
 1801f3c:	003fbd06 	br	1801e34 <_free_r+0x94>
 1801f40:	3806d0fa 	srli	r3,r7,3
 1801f44:	00800044 	movi	r2,1
 1801f48:	51400117 	ldw	r5,4(r10)
 1801f4c:	180890fa 	slli	r4,r3,3
 1801f50:	1807d0ba 	srai	r3,r3,2
 1801f54:	22c9883a 	add	r4,r4,r11
 1801f58:	21800217 	ldw	r6,8(r4)
 1801f5c:	10c4983a 	sll	r2,r2,r3
 1801f60:	41000315 	stw	r4,12(r8)
 1801f64:	41800215 	stw	r6,8(r8)
 1801f68:	288ab03a 	or	r5,r5,r2
 1801f6c:	22000215 	stw	r8,8(r4)
 1801f70:	8809883a 	mov	r4,r17
 1801f74:	51400115 	stw	r5,4(r10)
 1801f78:	32000315 	stw	r8,12(r6)
 1801f7c:	dfc00217 	ldw	ra,8(sp)
 1801f80:	dc400117 	ldw	r17,4(sp)
 1801f84:	dc000017 	ldw	r16,0(sp)
 1801f88:	dec00304 	addi	sp,sp,12
 1801f8c:	1802f441 	jmpi	1802f44 <__malloc_unlock>
 1801f90:	2880004c 	andi	r2,r5,1
 1801f94:	3a4d883a 	add	r6,r7,r9
 1801f98:	1000071e 	bne	r2,zero,1801fb8 <_free_r+0x218>
 1801f9c:	80bffe17 	ldw	r2,-8(r16)
 1801fa0:	4091c83a 	sub	r8,r8,r2
 1801fa4:	41000317 	ldw	r4,12(r8)
 1801fa8:	40c00217 	ldw	r3,8(r8)
 1801fac:	308d883a 	add	r6,r6,r2
 1801fb0:	20c00215 	stw	r3,8(r4)
 1801fb4:	19000315 	stw	r4,12(r3)
 1801fb8:	00806074 	movhi	r2,385
 1801fbc:	10ad1f04 	addi	r2,r2,-19332
 1801fc0:	11000017 	ldw	r4,0(r2)
 1801fc4:	30c00054 	ori	r3,r6,1
 1801fc8:	52000215 	stw	r8,8(r10)
 1801fcc:	40c00115 	stw	r3,4(r8)
 1801fd0:	313fa036 	bltu	r6,r4,1801e54 <_free_r+0xb4>
 1801fd4:	00806074 	movhi	r2,385
 1801fd8:	10ad2f04 	addi	r2,r2,-19268
 1801fdc:	11400017 	ldw	r5,0(r2)
 1801fe0:	8809883a 	mov	r4,r17
 1801fe4:	1801c740 	call	1801c74 <_malloc_trim_r>
 1801fe8:	003f9a06 	br	1801e54 <_free_r+0xb4>
 1801fec:	00800104 	movi	r2,4
 1801ff0:	10c0072e 	bgeu	r2,r3,1802010 <_free_r+0x270>
 1801ff4:	00800504 	movi	r2,20
 1801ff8:	10c01936 	bltu	r2,r3,1802060 <_free_r+0x2c0>
 1801ffc:	188016c4 	addi	r2,r3,91
 1802000:	100690fa 	slli	r3,r2,3
 1802004:	003fb306 	br	1801ed4 <_free_r+0x134>
 1802008:	01400044 	movi	r5,1
 180200c:	003f7e06 	br	1801e08 <_free_r+0x68>
 1802010:	3804d1ba 	srli	r2,r7,6
 1802014:	10800e04 	addi	r2,r2,56
 1802018:	100690fa 	slli	r3,r2,3
 180201c:	003fad06 	br	1801ed4 <_free_r+0x134>
 1802020:	22000315 	stw	r8,12(r4)
 1802024:	22000215 	stw	r8,8(r4)
 1802028:	3a05883a 	add	r2,r7,r8
 180202c:	38c00054 	ori	r3,r7,1
 1802030:	11c00015 	stw	r7,0(r2)
 1802034:	41000215 	stw	r4,8(r8)
 1802038:	40c00115 	stw	r3,4(r8)
 180203c:	41000315 	stw	r4,12(r8)
 1802040:	003f8406 	br	1801e54 <_free_r+0xb4>
 1802044:	1005d0ba 	srai	r2,r2,2
 1802048:	00c00044 	movi	r3,1
 180204c:	51000117 	ldw	r4,4(r10)
 1802050:	1886983a 	sll	r3,r3,r2
 1802054:	20c8b03a 	or	r4,r4,r3
 1802058:	51000115 	stw	r4,4(r10)
 180205c:	003fa706 	br	1801efc <_free_r+0x15c>
 1802060:	00801504 	movi	r2,84
 1802064:	10c00436 	bltu	r2,r3,1802078 <_free_r+0x2d8>
 1802068:	3804d33a 	srli	r2,r7,12
 180206c:	10801b84 	addi	r2,r2,110
 1802070:	100690fa 	slli	r3,r2,3
 1802074:	003f9706 	br	1801ed4 <_free_r+0x134>
 1802078:	00805504 	movi	r2,340
 180207c:	10c00436 	bltu	r2,r3,1802090 <_free_r+0x2f0>
 1802080:	3804d3fa 	srli	r2,r7,15
 1802084:	10801dc4 	addi	r2,r2,119
 1802088:	100690fa 	slli	r3,r2,3
 180208c:	003f9106 	br	1801ed4 <_free_r+0x134>
 1802090:	00815504 	movi	r2,1364
 1802094:	10c0032e 	bgeu	r2,r3,18020a4 <_free_r+0x304>
 1802098:	00801f84 	movi	r2,126
 180209c:	00c0fc04 	movi	r3,1008
 18020a0:	003f8c06 	br	1801ed4 <_free_r+0x134>
 18020a4:	3804d4ba 	srli	r2,r7,18
 18020a8:	10801f04 	addi	r2,r2,124
 18020ac:	100690fa 	slli	r3,r2,3
 18020b0:	003f8806 	br	1801ed4 <_free_r+0x134>

018020b4 <_fwalk_reent>:
 18020b4:	defff704 	addi	sp,sp,-36
 18020b8:	dcc00315 	stw	r19,12(sp)
 18020bc:	24c0b804 	addi	r19,r4,736
 18020c0:	dd800615 	stw	r22,24(sp)
 18020c4:	dd400515 	stw	r21,20(sp)
 18020c8:	dfc00815 	stw	ra,32(sp)
 18020cc:	ddc00715 	stw	r23,28(sp)
 18020d0:	dd000415 	stw	r20,16(sp)
 18020d4:	dc800215 	stw	r18,8(sp)
 18020d8:	dc400115 	stw	r17,4(sp)
 18020dc:	dc000015 	stw	r16,0(sp)
 18020e0:	202b883a 	mov	r21,r4
 18020e4:	282d883a 	mov	r22,r5
 18020e8:	1801a0c0 	call	1801a0c <__sfp_lock_acquire>
 18020ec:	98002126 	beq	r19,zero,1802174 <_fwalk_reent+0xc0>
 18020f0:	002f883a 	mov	r23,zero
 18020f4:	9c800117 	ldw	r18,4(r19)
 18020f8:	9c000217 	ldw	r16,8(r19)
 18020fc:	90bfffc4 	addi	r2,r18,-1
 1802100:	10000d16 	blt	r2,zero,1802138 <_fwalk_reent+0x84>
 1802104:	0023883a 	mov	r17,zero
 1802108:	053fffc4 	movi	r20,-1
 180210c:	8080030f 	ldh	r2,12(r16)
 1802110:	8c400044 	addi	r17,r17,1
 1802114:	10000626 	beq	r2,zero,1802130 <_fwalk_reent+0x7c>
 1802118:	8080038f 	ldh	r2,14(r16)
 180211c:	800b883a 	mov	r5,r16
 1802120:	a809883a 	mov	r4,r21
 1802124:	15000226 	beq	r2,r20,1802130 <_fwalk_reent+0x7c>
 1802128:	b03ee83a 	callr	r22
 180212c:	b8aeb03a 	or	r23,r23,r2
 1802130:	84001704 	addi	r16,r16,92
 1802134:	947ff51e 	bne	r18,r17,180210c <_fwalk_reent+0x58>
 1802138:	9cc00017 	ldw	r19,0(r19)
 180213c:	983fed1e 	bne	r19,zero,18020f4 <_fwalk_reent+0x40>
 1802140:	1801a100 	call	1801a10 <__sfp_lock_release>
 1802144:	b805883a 	mov	r2,r23
 1802148:	dfc00817 	ldw	ra,32(sp)
 180214c:	ddc00717 	ldw	r23,28(sp)
 1802150:	dd800617 	ldw	r22,24(sp)
 1802154:	dd400517 	ldw	r21,20(sp)
 1802158:	dd000417 	ldw	r20,16(sp)
 180215c:	dcc00317 	ldw	r19,12(sp)
 1802160:	dc800217 	ldw	r18,8(sp)
 1802164:	dc400117 	ldw	r17,4(sp)
 1802168:	dc000017 	ldw	r16,0(sp)
 180216c:	dec00904 	addi	sp,sp,36
 1802170:	f800283a 	ret
 1802174:	002f883a 	mov	r23,zero
 1802178:	003ff106 	br	1802140 <_fwalk_reent+0x8c>

0180217c <_fwalk>:
 180217c:	defff804 	addi	sp,sp,-32
 1802180:	dcc00315 	stw	r19,12(sp)
 1802184:	24c0b804 	addi	r19,r4,736
 1802188:	dd400515 	stw	r21,20(sp)
 180218c:	dfc00715 	stw	ra,28(sp)
 1802190:	dd800615 	stw	r22,24(sp)
 1802194:	dd000415 	stw	r20,16(sp)
 1802198:	dc800215 	stw	r18,8(sp)
 180219c:	dc400115 	stw	r17,4(sp)
 18021a0:	dc000015 	stw	r16,0(sp)
 18021a4:	282b883a 	mov	r21,r5
 18021a8:	1801a0c0 	call	1801a0c <__sfp_lock_acquire>
 18021ac:	98001f26 	beq	r19,zero,180222c <_fwalk+0xb0>
 18021b0:	002d883a 	mov	r22,zero
 18021b4:	9c800117 	ldw	r18,4(r19)
 18021b8:	9c000217 	ldw	r16,8(r19)
 18021bc:	90bfffc4 	addi	r2,r18,-1
 18021c0:	10000c16 	blt	r2,zero,18021f4 <_fwalk+0x78>
 18021c4:	0023883a 	mov	r17,zero
 18021c8:	053fffc4 	movi	r20,-1
 18021cc:	8080030f 	ldh	r2,12(r16)
 18021d0:	8c400044 	addi	r17,r17,1
 18021d4:	10000526 	beq	r2,zero,18021ec <_fwalk+0x70>
 18021d8:	8080038f 	ldh	r2,14(r16)
 18021dc:	8009883a 	mov	r4,r16
 18021e0:	15000226 	beq	r2,r20,18021ec <_fwalk+0x70>
 18021e4:	a83ee83a 	callr	r21
 18021e8:	b0acb03a 	or	r22,r22,r2
 18021ec:	84001704 	addi	r16,r16,92
 18021f0:	947ff61e 	bne	r18,r17,18021cc <_fwalk+0x50>
 18021f4:	9cc00017 	ldw	r19,0(r19)
 18021f8:	983fee1e 	bne	r19,zero,18021b4 <_fwalk+0x38>
 18021fc:	1801a100 	call	1801a10 <__sfp_lock_release>
 1802200:	b005883a 	mov	r2,r22
 1802204:	dfc00717 	ldw	ra,28(sp)
 1802208:	dd800617 	ldw	r22,24(sp)
 180220c:	dd400517 	ldw	r21,20(sp)
 1802210:	dd000417 	ldw	r20,16(sp)
 1802214:	dcc00317 	ldw	r19,12(sp)
 1802218:	dc800217 	ldw	r18,8(sp)
 180221c:	dc400117 	ldw	r17,4(sp)
 1802220:	dc000017 	ldw	r16,0(sp)
 1802224:	dec00804 	addi	sp,sp,32
 1802228:	f800283a 	ret
 180222c:	002d883a 	mov	r22,zero
 1802230:	003ff206 	br	18021fc <_fwalk+0x80>

01802234 <__smakebuf_r>:
 1802234:	2880030b 	ldhu	r2,12(r5)
 1802238:	deffed04 	addi	sp,sp,-76
 180223c:	dc401015 	stw	r17,64(sp)
 1802240:	1080008c 	andi	r2,r2,2
 1802244:	dc000f15 	stw	r16,60(sp)
 1802248:	dfc01215 	stw	ra,72(sp)
 180224c:	dc801115 	stw	r18,68(sp)
 1802250:	2821883a 	mov	r16,r5
 1802254:	2023883a 	mov	r17,r4
 1802258:	10000b26 	beq	r2,zero,1802288 <__smakebuf_r+0x54>
 180225c:	28c010c4 	addi	r3,r5,67
 1802260:	00800044 	movi	r2,1
 1802264:	28800515 	stw	r2,20(r5)
 1802268:	28c00415 	stw	r3,16(r5)
 180226c:	28c00015 	stw	r3,0(r5)
 1802270:	dfc01217 	ldw	ra,72(sp)
 1802274:	dc801117 	ldw	r18,68(sp)
 1802278:	dc401017 	ldw	r17,64(sp)
 180227c:	dc000f17 	ldw	r16,60(sp)
 1802280:	dec01304 	addi	sp,sp,76
 1802284:	f800283a 	ret
 1802288:	2940038f 	ldh	r5,14(r5)
 180228c:	28002116 	blt	r5,zero,1802314 <__smakebuf_r+0xe0>
 1802290:	d80d883a 	mov	r6,sp
 1802294:	18027b80 	call	18027b8 <_fstat_r>
 1802298:	10001e16 	blt	r2,zero,1802314 <__smakebuf_r+0xe0>
 180229c:	d8800117 	ldw	r2,4(sp)
 18022a0:	00e00014 	movui	r3,32768
 18022a4:	113c000c 	andi	r4,r2,61440
 18022a8:	20c03126 	beq	r4,r3,1802370 <__smakebuf_r+0x13c>
 18022ac:	8080030b 	ldhu	r2,12(r16)
 18022b0:	00c80004 	movi	r3,8192
 18022b4:	10820014 	ori	r2,r2,2048
 18022b8:	8080030d 	sth	r2,12(r16)
 18022bc:	20c01e26 	beq	r4,r3,1802338 <__smakebuf_r+0x104>
 18022c0:	04810004 	movi	r18,1024
 18022c4:	8809883a 	mov	r4,r17
 18022c8:	900b883a 	mov	r5,r18
 18022cc:	18006400 	call	1800640 <_malloc_r>
 18022d0:	1009883a 	mov	r4,r2
 18022d4:	10003126 	beq	r2,zero,180239c <__smakebuf_r+0x168>
 18022d8:	80c0030b 	ldhu	r3,12(r16)
 18022dc:	00806034 	movhi	r2,384
 18022e0:	1086c004 	addi	r2,r2,6912
 18022e4:	88800f15 	stw	r2,60(r17)
 18022e8:	18c02014 	ori	r3,r3,128
 18022ec:	84800515 	stw	r18,20(r16)
 18022f0:	80c0030d 	sth	r3,12(r16)
 18022f4:	81000415 	stw	r4,16(r16)
 18022f8:	81000015 	stw	r4,0(r16)
 18022fc:	dfc01217 	ldw	ra,72(sp)
 1802300:	dc801117 	ldw	r18,68(sp)
 1802304:	dc401017 	ldw	r17,64(sp)
 1802308:	dc000f17 	ldw	r16,60(sp)
 180230c:	dec01304 	addi	sp,sp,76
 1802310:	f800283a 	ret
 1802314:	80c0030b 	ldhu	r3,12(r16)
 1802318:	1880200c 	andi	r2,r3,128
 180231c:	10000426 	beq	r2,zero,1802330 <__smakebuf_r+0xfc>
 1802320:	04801004 	movi	r18,64
 1802324:	18820014 	ori	r2,r3,2048
 1802328:	8080030d 	sth	r2,12(r16)
 180232c:	003fe506 	br	18022c4 <__smakebuf_r+0x90>
 1802330:	04810004 	movi	r18,1024
 1802334:	003ffb06 	br	1802324 <__smakebuf_r+0xf0>
 1802338:	8140038f 	ldh	r5,14(r16)
 180233c:	8809883a 	mov	r4,r17
 1802340:	180282c0 	call	180282c <_isatty_r>
 1802344:	103fde26 	beq	r2,zero,18022c0 <__smakebuf_r+0x8c>
 1802348:	8080030b 	ldhu	r2,12(r16)
 180234c:	80c010c4 	addi	r3,r16,67
 1802350:	04810004 	movi	r18,1024
 1802354:	10800054 	ori	r2,r2,1
 1802358:	8080030d 	sth	r2,12(r16)
 180235c:	00800044 	movi	r2,1
 1802360:	80c00415 	stw	r3,16(r16)
 1802364:	80800515 	stw	r2,20(r16)
 1802368:	80c00015 	stw	r3,0(r16)
 180236c:	003fd506 	br	18022c4 <__smakebuf_r+0x90>
 1802370:	80c00a17 	ldw	r3,40(r16)
 1802374:	00806034 	movhi	r2,384
 1802378:	10891a04 	addi	r2,r2,9320
 180237c:	18bfcb1e 	bne	r3,r2,18022ac <__smakebuf_r+0x78>
 1802380:	8080030b 	ldhu	r2,12(r16)
 1802384:	00c10004 	movi	r3,1024
 1802388:	1825883a 	mov	r18,r3
 180238c:	10c4b03a 	or	r2,r2,r3
 1802390:	8080030d 	sth	r2,12(r16)
 1802394:	80c01315 	stw	r3,76(r16)
 1802398:	003fca06 	br	18022c4 <__smakebuf_r+0x90>
 180239c:	8100030b 	ldhu	r4,12(r16)
 18023a0:	2080800c 	andi	r2,r4,512
 18023a4:	103fb21e 	bne	r2,zero,1802270 <__smakebuf_r+0x3c>
 18023a8:	80c010c4 	addi	r3,r16,67
 18023ac:	21000094 	ori	r4,r4,2
 18023b0:	00800044 	movi	r2,1
 18023b4:	80800515 	stw	r2,20(r16)
 18023b8:	8100030d 	sth	r4,12(r16)
 18023bc:	80c00415 	stw	r3,16(r16)
 18023c0:	80c00015 	stw	r3,0(r16)
 18023c4:	003faa06 	br	1802270 <__smakebuf_r+0x3c>

018023c8 <memset>:
 18023c8:	008000c4 	movi	r2,3
 18023cc:	29403fcc 	andi	r5,r5,255
 18023d0:	2007883a 	mov	r3,r4
 18023d4:	1180022e 	bgeu	r2,r6,18023e0 <memset+0x18>
 18023d8:	2084703a 	and	r2,r4,r2
 18023dc:	10000826 	beq	r2,zero,1802400 <memset+0x38>
 18023e0:	30000526 	beq	r6,zero,18023f8 <memset+0x30>
 18023e4:	2805883a 	mov	r2,r5
 18023e8:	30cd883a 	add	r6,r6,r3
 18023ec:	18800005 	stb	r2,0(r3)
 18023f0:	18c00044 	addi	r3,r3,1
 18023f4:	19bffd1e 	bne	r3,r6,18023ec <memset+0x24>
 18023f8:	2005883a 	mov	r2,r4
 18023fc:	f800283a 	ret
 1802400:	2804923a 	slli	r2,r5,8
 1802404:	020003c4 	movi	r8,15
 1802408:	200f883a 	mov	r7,r4
 180240c:	2884b03a 	or	r2,r5,r2
 1802410:	1006943a 	slli	r3,r2,16
 1802414:	10c6b03a 	or	r3,r2,r3
 1802418:	41800a2e 	bgeu	r8,r6,1802444 <memset+0x7c>
 180241c:	4005883a 	mov	r2,r8
 1802420:	31bffc04 	addi	r6,r6,-16
 1802424:	38c00015 	stw	r3,0(r7)
 1802428:	38c00115 	stw	r3,4(r7)
 180242c:	38c00215 	stw	r3,8(r7)
 1802430:	38c00315 	stw	r3,12(r7)
 1802434:	39c00404 	addi	r7,r7,16
 1802438:	11bff936 	bltu	r2,r6,1802420 <memset+0x58>
 180243c:	008000c4 	movi	r2,3
 1802440:	1180052e 	bgeu	r2,r6,1802458 <memset+0x90>
 1802444:	31bfff04 	addi	r6,r6,-4
 1802448:	008000c4 	movi	r2,3
 180244c:	38c00015 	stw	r3,0(r7)
 1802450:	39c00104 	addi	r7,r7,4
 1802454:	11bffb36 	bltu	r2,r6,1802444 <memset+0x7c>
 1802458:	3807883a 	mov	r3,r7
 180245c:	003fe006 	br	18023e0 <memset+0x18>

01802460 <__sclose>:
 1802460:	2940038f 	ldh	r5,14(r5)
 1802464:	18026241 	jmpi	1802624 <_close_r>

01802468 <__sseek>:
 1802468:	defffe04 	addi	sp,sp,-8
 180246c:	dc000015 	stw	r16,0(sp)
 1802470:	2821883a 	mov	r16,r5
 1802474:	2940038f 	ldh	r5,14(r5)
 1802478:	dfc00115 	stw	ra,4(sp)
 180247c:	180289c0 	call	180289c <_lseek_r>
 1802480:	1007883a 	mov	r3,r2
 1802484:	00bfffc4 	movi	r2,-1
 1802488:	18800926 	beq	r3,r2,18024b0 <__sseek+0x48>
 180248c:	8080030b 	ldhu	r2,12(r16)
 1802490:	80c01415 	stw	r3,80(r16)
 1802494:	10840014 	ori	r2,r2,4096
 1802498:	8080030d 	sth	r2,12(r16)
 180249c:	1805883a 	mov	r2,r3
 18024a0:	dfc00117 	ldw	ra,4(sp)
 18024a4:	dc000017 	ldw	r16,0(sp)
 18024a8:	dec00204 	addi	sp,sp,8
 18024ac:	f800283a 	ret
 18024b0:	8080030b 	ldhu	r2,12(r16)
 18024b4:	10bbffcc 	andi	r2,r2,61439
 18024b8:	8080030d 	sth	r2,12(r16)
 18024bc:	1805883a 	mov	r2,r3
 18024c0:	dfc00117 	ldw	ra,4(sp)
 18024c4:	dc000017 	ldw	r16,0(sp)
 18024c8:	dec00204 	addi	sp,sp,8
 18024cc:	f800283a 	ret

018024d0 <__swrite>:
 18024d0:	2880030b 	ldhu	r2,12(r5)
 18024d4:	defffb04 	addi	sp,sp,-20
 18024d8:	dcc00315 	stw	r19,12(sp)
 18024dc:	1080400c 	andi	r2,r2,256
 18024e0:	dc800215 	stw	r18,8(sp)
 18024e4:	dc400115 	stw	r17,4(sp)
 18024e8:	dc000015 	stw	r16,0(sp)
 18024ec:	3027883a 	mov	r19,r6
 18024f0:	3825883a 	mov	r18,r7
 18024f4:	dfc00415 	stw	ra,16(sp)
 18024f8:	2821883a 	mov	r16,r5
 18024fc:	000d883a 	mov	r6,zero
 1802500:	01c00084 	movi	r7,2
 1802504:	2023883a 	mov	r17,r4
 1802508:	10000226 	beq	r2,zero,1802514 <__swrite+0x44>
 180250c:	2940038f 	ldh	r5,14(r5)
 1802510:	180289c0 	call	180289c <_lseek_r>
 1802514:	8080030b 	ldhu	r2,12(r16)
 1802518:	8140038f 	ldh	r5,14(r16)
 180251c:	8809883a 	mov	r4,r17
 1802520:	10bbffcc 	andi	r2,r2,61439
 1802524:	980d883a 	mov	r6,r19
 1802528:	900f883a 	mov	r7,r18
 180252c:	8080030d 	sth	r2,12(r16)
 1802530:	dfc00417 	ldw	ra,16(sp)
 1802534:	dcc00317 	ldw	r19,12(sp)
 1802538:	dc800217 	ldw	r18,8(sp)
 180253c:	dc400117 	ldw	r17,4(sp)
 1802540:	dc000017 	ldw	r16,0(sp)
 1802544:	dec00504 	addi	sp,sp,20
 1802548:	18025ac1 	jmpi	18025ac <_write_r>

0180254c <__sread>:
 180254c:	defffe04 	addi	sp,sp,-8
 1802550:	dc000015 	stw	r16,0(sp)
 1802554:	2821883a 	mov	r16,r5
 1802558:	2940038f 	ldh	r5,14(r5)
 180255c:	dfc00115 	stw	ra,4(sp)
 1802560:	18029140 	call	1802914 <_read_r>
 1802564:	1007883a 	mov	r3,r2
 1802568:	10000816 	blt	r2,zero,180258c <__sread+0x40>
 180256c:	80801417 	ldw	r2,80(r16)
 1802570:	10c5883a 	add	r2,r2,r3
 1802574:	80801415 	stw	r2,80(r16)
 1802578:	1805883a 	mov	r2,r3
 180257c:	dfc00117 	ldw	ra,4(sp)
 1802580:	dc000017 	ldw	r16,0(sp)
 1802584:	dec00204 	addi	sp,sp,8
 1802588:	f800283a 	ret
 180258c:	8080030b 	ldhu	r2,12(r16)
 1802590:	10bbffcc 	andi	r2,r2,61439
 1802594:	8080030d 	sth	r2,12(r16)
 1802598:	1805883a 	mov	r2,r3
 180259c:	dfc00117 	ldw	ra,4(sp)
 18025a0:	dc000017 	ldw	r16,0(sp)
 18025a4:	dec00204 	addi	sp,sp,8
 18025a8:	f800283a 	ret

018025ac <_write_r>:
 18025ac:	defffd04 	addi	sp,sp,-12
 18025b0:	dc000015 	stw	r16,0(sp)
 18025b4:	04006074 	movhi	r16,385
 18025b8:	842d3204 	addi	r16,r16,-19256
 18025bc:	dc400115 	stw	r17,4(sp)
 18025c0:	80000015 	stw	zero,0(r16)
 18025c4:	2023883a 	mov	r17,r4
 18025c8:	2809883a 	mov	r4,r5
 18025cc:	300b883a 	mov	r5,r6
 18025d0:	380d883a 	mov	r6,r7
 18025d4:	dfc00215 	stw	ra,8(sp)
 18025d8:	18032000 	call	1803200 <write>
 18025dc:	1007883a 	mov	r3,r2
 18025e0:	00bfffc4 	movi	r2,-1
 18025e4:	18800626 	beq	r3,r2,1802600 <_write_r+0x54>
 18025e8:	1805883a 	mov	r2,r3
 18025ec:	dfc00217 	ldw	ra,8(sp)
 18025f0:	dc400117 	ldw	r17,4(sp)
 18025f4:	dc000017 	ldw	r16,0(sp)
 18025f8:	dec00304 	addi	sp,sp,12
 18025fc:	f800283a 	ret
 1802600:	80800017 	ldw	r2,0(r16)
 1802604:	103ff826 	beq	r2,zero,18025e8 <_write_r+0x3c>
 1802608:	88800015 	stw	r2,0(r17)
 180260c:	1805883a 	mov	r2,r3
 1802610:	dfc00217 	ldw	ra,8(sp)
 1802614:	dc400117 	ldw	r17,4(sp)
 1802618:	dc000017 	ldw	r16,0(sp)
 180261c:	dec00304 	addi	sp,sp,12
 1802620:	f800283a 	ret

01802624 <_close_r>:
 1802624:	defffd04 	addi	sp,sp,-12
 1802628:	dc000015 	stw	r16,0(sp)
 180262c:	04006074 	movhi	r16,385
 1802630:	842d3204 	addi	r16,r16,-19256
 1802634:	dc400115 	stw	r17,4(sp)
 1802638:	80000015 	stw	zero,0(r16)
 180263c:	2023883a 	mov	r17,r4
 1802640:	2809883a 	mov	r4,r5
 1802644:	dfc00215 	stw	ra,8(sp)
 1802648:	180298c0 	call	180298c <close>
 180264c:	1007883a 	mov	r3,r2
 1802650:	00bfffc4 	movi	r2,-1
 1802654:	18800626 	beq	r3,r2,1802670 <_close_r+0x4c>
 1802658:	1805883a 	mov	r2,r3
 180265c:	dfc00217 	ldw	ra,8(sp)
 1802660:	dc400117 	ldw	r17,4(sp)
 1802664:	dc000017 	ldw	r16,0(sp)
 1802668:	dec00304 	addi	sp,sp,12
 180266c:	f800283a 	ret
 1802670:	80800017 	ldw	r2,0(r16)
 1802674:	103ff826 	beq	r2,zero,1802658 <_close_r+0x34>
 1802678:	88800015 	stw	r2,0(r17)
 180267c:	1805883a 	mov	r2,r3
 1802680:	dfc00217 	ldw	ra,8(sp)
 1802684:	dc400117 	ldw	r17,4(sp)
 1802688:	dc000017 	ldw	r16,0(sp)
 180268c:	dec00304 	addi	sp,sp,12
 1802690:	f800283a 	ret

01802694 <_fclose_r>:
 1802694:	defffc04 	addi	sp,sp,-16
 1802698:	dc400115 	stw	r17,4(sp)
 180269c:	dc000015 	stw	r16,0(sp)
 18026a0:	dfc00315 	stw	ra,12(sp)
 18026a4:	dc800215 	stw	r18,8(sp)
 18026a8:	2821883a 	mov	r16,r5
 18026ac:	2023883a 	mov	r17,r4
 18026b0:	28002926 	beq	r5,zero,1802758 <_fclose_r+0xc4>
 18026b4:	1801a0c0 	call	1801a0c <__sfp_lock_acquire>
 18026b8:	88000226 	beq	r17,zero,18026c4 <_fclose_r+0x30>
 18026bc:	88800e17 	ldw	r2,56(r17)
 18026c0:	10002d26 	beq	r2,zero,1802778 <_fclose_r+0xe4>
 18026c4:	8080030f 	ldh	r2,12(r16)
 18026c8:	10002226 	beq	r2,zero,1802754 <_fclose_r+0xc0>
 18026cc:	8809883a 	mov	r4,r17
 18026d0:	800b883a 	mov	r5,r16
 18026d4:	18017840 	call	1801784 <_fflush_r>
 18026d8:	1025883a 	mov	r18,r2
 18026dc:	80800b17 	ldw	r2,44(r16)
 18026e0:	10000426 	beq	r2,zero,18026f4 <_fclose_r+0x60>
 18026e4:	81400717 	ldw	r5,28(r16)
 18026e8:	8809883a 	mov	r4,r17
 18026ec:	103ee83a 	callr	r2
 18026f0:	10002a16 	blt	r2,zero,180279c <_fclose_r+0x108>
 18026f4:	8080030b 	ldhu	r2,12(r16)
 18026f8:	1080200c 	andi	r2,r2,128
 18026fc:	1000231e 	bne	r2,zero,180278c <_fclose_r+0xf8>
 1802700:	81400c17 	ldw	r5,48(r16)
 1802704:	28000526 	beq	r5,zero,180271c <_fclose_r+0x88>
 1802708:	80801004 	addi	r2,r16,64
 180270c:	28800226 	beq	r5,r2,1802718 <_fclose_r+0x84>
 1802710:	8809883a 	mov	r4,r17
 1802714:	1801da00 	call	1801da0 <_free_r>
 1802718:	80000c15 	stw	zero,48(r16)
 180271c:	81401117 	ldw	r5,68(r16)
 1802720:	28000326 	beq	r5,zero,1802730 <_fclose_r+0x9c>
 1802724:	8809883a 	mov	r4,r17
 1802728:	1801da00 	call	1801da0 <_free_r>
 180272c:	80001115 	stw	zero,68(r16)
 1802730:	8000030d 	sth	zero,12(r16)
 1802734:	1801a100 	call	1801a10 <__sfp_lock_release>
 1802738:	9005883a 	mov	r2,r18
 180273c:	dfc00317 	ldw	ra,12(sp)
 1802740:	dc800217 	ldw	r18,8(sp)
 1802744:	dc400117 	ldw	r17,4(sp)
 1802748:	dc000017 	ldw	r16,0(sp)
 180274c:	dec00404 	addi	sp,sp,16
 1802750:	f800283a 	ret
 1802754:	1801a100 	call	1801a10 <__sfp_lock_release>
 1802758:	0025883a 	mov	r18,zero
 180275c:	9005883a 	mov	r2,r18
 1802760:	dfc00317 	ldw	ra,12(sp)
 1802764:	dc800217 	ldw	r18,8(sp)
 1802768:	dc400117 	ldw	r17,4(sp)
 180276c:	dc000017 	ldw	r16,0(sp)
 1802770:	dec00404 	addi	sp,sp,16
 1802774:	f800283a 	ret
 1802778:	8809883a 	mov	r4,r17
 180277c:	1801a1c0 	call	1801a1c <__sinit>
 1802780:	8080030f 	ldh	r2,12(r16)
 1802784:	103fd11e 	bne	r2,zero,18026cc <_fclose_r+0x38>
 1802788:	003ff206 	br	1802754 <_fclose_r+0xc0>
 180278c:	81400417 	ldw	r5,16(r16)
 1802790:	8809883a 	mov	r4,r17
 1802794:	1801da00 	call	1801da0 <_free_r>
 1802798:	003fd906 	br	1802700 <_fclose_r+0x6c>
 180279c:	04bfffc4 	movi	r18,-1
 18027a0:	003fd406 	br	18026f4 <_fclose_r+0x60>

018027a4 <fclose>:
 18027a4:	00806074 	movhi	r2,385
 18027a8:	10ad1d04 	addi	r2,r2,-19340
 18027ac:	200b883a 	mov	r5,r4
 18027b0:	11000017 	ldw	r4,0(r2)
 18027b4:	18026941 	jmpi	1802694 <_fclose_r>

018027b8 <_fstat_r>:
 18027b8:	defffd04 	addi	sp,sp,-12
 18027bc:	dc000015 	stw	r16,0(sp)
 18027c0:	04006074 	movhi	r16,385
 18027c4:	842d3204 	addi	r16,r16,-19256
 18027c8:	dc400115 	stw	r17,4(sp)
 18027cc:	80000015 	stw	zero,0(r16)
 18027d0:	2023883a 	mov	r17,r4
 18027d4:	2809883a 	mov	r4,r5
 18027d8:	300b883a 	mov	r5,r6
 18027dc:	dfc00215 	stw	ra,8(sp)
 18027e0:	1802b140 	call	1802b14 <fstat>
 18027e4:	1007883a 	mov	r3,r2
 18027e8:	00bfffc4 	movi	r2,-1
 18027ec:	18800626 	beq	r3,r2,1802808 <_fstat_r+0x50>
 18027f0:	1805883a 	mov	r2,r3
 18027f4:	dfc00217 	ldw	ra,8(sp)
 18027f8:	dc400117 	ldw	r17,4(sp)
 18027fc:	dc000017 	ldw	r16,0(sp)
 1802800:	dec00304 	addi	sp,sp,12
 1802804:	f800283a 	ret
 1802808:	80800017 	ldw	r2,0(r16)
 180280c:	103ff826 	beq	r2,zero,18027f0 <_fstat_r+0x38>
 1802810:	88800015 	stw	r2,0(r17)
 1802814:	1805883a 	mov	r2,r3
 1802818:	dfc00217 	ldw	ra,8(sp)
 180281c:	dc400117 	ldw	r17,4(sp)
 1802820:	dc000017 	ldw	r16,0(sp)
 1802824:	dec00304 	addi	sp,sp,12
 1802828:	f800283a 	ret

0180282c <_isatty_r>:
 180282c:	defffd04 	addi	sp,sp,-12
 1802830:	dc000015 	stw	r16,0(sp)
 1802834:	04006074 	movhi	r16,385
 1802838:	842d3204 	addi	r16,r16,-19256
 180283c:	dc400115 	stw	r17,4(sp)
 1802840:	80000015 	stw	zero,0(r16)
 1802844:	2023883a 	mov	r17,r4
 1802848:	2809883a 	mov	r4,r5
 180284c:	dfc00215 	stw	ra,8(sp)
 1802850:	1802c480 	call	1802c48 <isatty>
 1802854:	1007883a 	mov	r3,r2
 1802858:	00bfffc4 	movi	r2,-1
 180285c:	18800626 	beq	r3,r2,1802878 <_isatty_r+0x4c>
 1802860:	1805883a 	mov	r2,r3
 1802864:	dfc00217 	ldw	ra,8(sp)
 1802868:	dc400117 	ldw	r17,4(sp)
 180286c:	dc000017 	ldw	r16,0(sp)
 1802870:	dec00304 	addi	sp,sp,12
 1802874:	f800283a 	ret
 1802878:	80800017 	ldw	r2,0(r16)
 180287c:	103ff826 	beq	r2,zero,1802860 <_isatty_r+0x34>
 1802880:	88800015 	stw	r2,0(r17)
 1802884:	1805883a 	mov	r2,r3
 1802888:	dfc00217 	ldw	ra,8(sp)
 180288c:	dc400117 	ldw	r17,4(sp)
 1802890:	dc000017 	ldw	r16,0(sp)
 1802894:	dec00304 	addi	sp,sp,12
 1802898:	f800283a 	ret

0180289c <_lseek_r>:
 180289c:	defffd04 	addi	sp,sp,-12
 18028a0:	dc000015 	stw	r16,0(sp)
 18028a4:	04006074 	movhi	r16,385
 18028a8:	842d3204 	addi	r16,r16,-19256
 18028ac:	dc400115 	stw	r17,4(sp)
 18028b0:	80000015 	stw	zero,0(r16)
 18028b4:	2023883a 	mov	r17,r4
 18028b8:	2809883a 	mov	r4,r5
 18028bc:	300b883a 	mov	r5,r6
 18028c0:	380d883a 	mov	r6,r7
 18028c4:	dfc00215 	stw	ra,8(sp)
 18028c8:	1802d680 	call	1802d68 <lseek>
 18028cc:	1007883a 	mov	r3,r2
 18028d0:	00bfffc4 	movi	r2,-1
 18028d4:	18800626 	beq	r3,r2,18028f0 <_lseek_r+0x54>
 18028d8:	1805883a 	mov	r2,r3
 18028dc:	dfc00217 	ldw	ra,8(sp)
 18028e0:	dc400117 	ldw	r17,4(sp)
 18028e4:	dc000017 	ldw	r16,0(sp)
 18028e8:	dec00304 	addi	sp,sp,12
 18028ec:	f800283a 	ret
 18028f0:	80800017 	ldw	r2,0(r16)
 18028f4:	103ff826 	beq	r2,zero,18028d8 <_lseek_r+0x3c>
 18028f8:	88800015 	stw	r2,0(r17)
 18028fc:	1805883a 	mov	r2,r3
 1802900:	dfc00217 	ldw	ra,8(sp)
 1802904:	dc400117 	ldw	r17,4(sp)
 1802908:	dc000017 	ldw	r16,0(sp)
 180290c:	dec00304 	addi	sp,sp,12
 1802910:	f800283a 	ret

01802914 <_read_r>:
 1802914:	defffd04 	addi	sp,sp,-12
 1802918:	dc000015 	stw	r16,0(sp)
 180291c:	04006074 	movhi	r16,385
 1802920:	842d3204 	addi	r16,r16,-19256
 1802924:	dc400115 	stw	r17,4(sp)
 1802928:	80000015 	stw	zero,0(r16)
 180292c:	2023883a 	mov	r17,r4
 1802930:	2809883a 	mov	r4,r5
 1802934:	300b883a 	mov	r5,r6
 1802938:	380d883a 	mov	r6,r7
 180293c:	dfc00215 	stw	ra,8(sp)
 1802940:	1802f640 	call	1802f64 <read>
 1802944:	1007883a 	mov	r3,r2
 1802948:	00bfffc4 	movi	r2,-1
 180294c:	18800626 	beq	r3,r2,1802968 <_read_r+0x54>
 1802950:	1805883a 	mov	r2,r3
 1802954:	dfc00217 	ldw	ra,8(sp)
 1802958:	dc400117 	ldw	r17,4(sp)
 180295c:	dc000017 	ldw	r16,0(sp)
 1802960:	dec00304 	addi	sp,sp,12
 1802964:	f800283a 	ret
 1802968:	80800017 	ldw	r2,0(r16)
 180296c:	103ff826 	beq	r2,zero,1802950 <_read_r+0x3c>
 1802970:	88800015 	stw	r2,0(r17)
 1802974:	1805883a 	mov	r2,r3
 1802978:	dfc00217 	ldw	ra,8(sp)
 180297c:	dc400117 	ldw	r17,4(sp)
 1802980:	dc000017 	ldw	r16,0(sp)
 1802984:	dec00304 	addi	sp,sp,12
 1802988:	f800283a 	ret

0180298c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 180298c:	defff804 	addi	sp,sp,-32
 1802990:	dfc00715 	stw	ra,28(sp)
 1802994:	df000615 	stw	fp,24(sp)
 1802998:	df000604 	addi	fp,sp,24
 180299c:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 18029a0:	e0bffc17 	ldw	r2,-16(fp)
 18029a4:	1004803a 	cmplt	r2,r2,zero
 18029a8:	1000081e 	bne	r2,zero,18029cc <close+0x40>
 18029ac:	e0bffc17 	ldw	r2,-16(fp)
 18029b0:	10800324 	muli	r2,r2,12
 18029b4:	1007883a 	mov	r3,r2
 18029b8:	00806074 	movhi	r2,385
 18029bc:	10a7f604 	addi	r2,r2,-24616
 18029c0:	1887883a 	add	r3,r3,r2
 18029c4:	e0ffff15 	stw	r3,-4(fp)
 18029c8:	00000106 	br	18029d0 <close+0x44>
 18029cc:	e03fff15 	stw	zero,-4(fp)
 18029d0:	e0bfff17 	ldw	r2,-4(fp)
 18029d4:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
 18029d8:	e0bffb17 	ldw	r2,-20(fp)
 18029dc:	1005003a 	cmpeq	r2,r2,zero
 18029e0:	10001d1e 	bne	r2,zero,1802a58 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 18029e4:	e0bffb17 	ldw	r2,-20(fp)
 18029e8:	10800017 	ldw	r2,0(r2)
 18029ec:	10800417 	ldw	r2,16(r2)
 18029f0:	1005003a 	cmpeq	r2,r2,zero
 18029f4:	1000071e 	bne	r2,zero,1802a14 <close+0x88>
 18029f8:	e0bffb17 	ldw	r2,-20(fp)
 18029fc:	10800017 	ldw	r2,0(r2)
 1802a00:	10800417 	ldw	r2,16(r2)
 1802a04:	e13ffb17 	ldw	r4,-20(fp)
 1802a08:	103ee83a 	callr	r2
 1802a0c:	e0bffe15 	stw	r2,-8(fp)
 1802a10:	00000106 	br	1802a18 <close+0x8c>
 1802a14:	e03ffe15 	stw	zero,-8(fp)
 1802a18:	e0bffe17 	ldw	r2,-8(fp)
 1802a1c:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 1802a20:	e13ffc17 	ldw	r4,-16(fp)
 1802a24:	18030e40 	call	18030e4 <alt_release_fd>
    if (rval < 0)
 1802a28:	e0bffa17 	ldw	r2,-24(fp)
 1802a2c:	1004403a 	cmpge	r2,r2,zero
 1802a30:	1000071e 	bne	r2,zero,1802a50 <close+0xc4>
    {
      ALT_ERRNO = -rval;
 1802a34:	1802a880 	call	1802a88 <alt_get_errno>
 1802a38:	e0fffa17 	ldw	r3,-24(fp)
 1802a3c:	00c7c83a 	sub	r3,zero,r3
 1802a40:	10c00015 	stw	r3,0(r2)
      return -1;
 1802a44:	00bfffc4 	movi	r2,-1
 1802a48:	e0bffd15 	stw	r2,-12(fp)
 1802a4c:	00000806 	br	1802a70 <close+0xe4>
    }
    return 0;
 1802a50:	e03ffd15 	stw	zero,-12(fp)
 1802a54:	00000606 	br	1802a70 <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 1802a58:	1802a880 	call	1802a88 <alt_get_errno>
 1802a5c:	1007883a 	mov	r3,r2
 1802a60:	00801444 	movi	r2,81
 1802a64:	18800015 	stw	r2,0(r3)
    return -1;
 1802a68:	00bfffc4 	movi	r2,-1
 1802a6c:	e0bffd15 	stw	r2,-12(fp)
 1802a70:	e0bffd17 	ldw	r2,-12(fp)
  }
}
 1802a74:	e037883a 	mov	sp,fp
 1802a78:	dfc00117 	ldw	ra,4(sp)
 1802a7c:	df000017 	ldw	fp,0(sp)
 1802a80:	dec00204 	addi	sp,sp,8
 1802a84:	f800283a 	ret

01802a88 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 1802a88:	defffd04 	addi	sp,sp,-12
 1802a8c:	dfc00215 	stw	ra,8(sp)
 1802a90:	df000115 	stw	fp,4(sp)
 1802a94:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 1802a98:	00806074 	movhi	r2,385
 1802a9c:	10ad2604 	addi	r2,r2,-19304
 1802aa0:	10800017 	ldw	r2,0(r2)
 1802aa4:	1005003a 	cmpeq	r2,r2,zero
 1802aa8:	1000061e 	bne	r2,zero,1802ac4 <alt_get_errno+0x3c>
 1802aac:	00806074 	movhi	r2,385
 1802ab0:	10ad2604 	addi	r2,r2,-19304
 1802ab4:	10800017 	ldw	r2,0(r2)
 1802ab8:	103ee83a 	callr	r2
 1802abc:	e0bfff15 	stw	r2,-4(fp)
 1802ac0:	00000306 	br	1802ad0 <alt_get_errno+0x48>
 1802ac4:	00806074 	movhi	r2,385
 1802ac8:	10ad3204 	addi	r2,r2,-19256
 1802acc:	e0bfff15 	stw	r2,-4(fp)
 1802ad0:	e0bfff17 	ldw	r2,-4(fp)
}
 1802ad4:	e037883a 	mov	sp,fp
 1802ad8:	dfc00117 	ldw	ra,4(sp)
 1802adc:	df000017 	ldw	fp,0(sp)
 1802ae0:	dec00204 	addi	sp,sp,8
 1802ae4:	f800283a 	ret

01802ae8 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 1802ae8:	defffc04 	addi	sp,sp,-16
 1802aec:	df000315 	stw	fp,12(sp)
 1802af0:	df000304 	addi	fp,sp,12
 1802af4:	e13ffd15 	stw	r4,-12(fp)
 1802af8:	e17ffe15 	stw	r5,-8(fp)
 1802afc:	e1bfff15 	stw	r6,-4(fp)
  return len;
 1802b00:	e0bfff17 	ldw	r2,-4(fp)
}
 1802b04:	e037883a 	mov	sp,fp
 1802b08:	df000017 	ldw	fp,0(sp)
 1802b0c:	dec00104 	addi	sp,sp,4
 1802b10:	f800283a 	ret

01802b14 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
 1802b14:	defff904 	addi	sp,sp,-28
 1802b18:	dfc00615 	stw	ra,24(sp)
 1802b1c:	df000515 	stw	fp,20(sp)
 1802b20:	df000504 	addi	fp,sp,20
 1802b24:	e13ffc15 	stw	r4,-16(fp)
 1802b28:	e17ffd15 	stw	r5,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 1802b2c:	e0bffc17 	ldw	r2,-16(fp)
 1802b30:	1004803a 	cmplt	r2,r2,zero
 1802b34:	1000081e 	bne	r2,zero,1802b58 <fstat+0x44>
 1802b38:	e0bffc17 	ldw	r2,-16(fp)
 1802b3c:	10800324 	muli	r2,r2,12
 1802b40:	1007883a 	mov	r3,r2
 1802b44:	00806074 	movhi	r2,385
 1802b48:	10a7f604 	addi	r2,r2,-24616
 1802b4c:	1887883a 	add	r3,r3,r2
 1802b50:	e0ffff15 	stw	r3,-4(fp)
 1802b54:	00000106 	br	1802b5c <fstat+0x48>
 1802b58:	e03fff15 	stw	zero,-4(fp)
 1802b5c:	e0bfff17 	ldw	r2,-4(fp)
 1802b60:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 1802b64:	e0bffb17 	ldw	r2,-20(fp)
 1802b68:	1005003a 	cmpeq	r2,r2,zero
 1802b6c:	1000121e 	bne	r2,zero,1802bb8 <fstat+0xa4>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
 1802b70:	e0bffb17 	ldw	r2,-20(fp)
 1802b74:	10800017 	ldw	r2,0(r2)
 1802b78:	10800817 	ldw	r2,32(r2)
 1802b7c:	1005003a 	cmpeq	r2,r2,zero
 1802b80:	1000081e 	bne	r2,zero,1802ba4 <fstat+0x90>
    {
      return fd->dev->fstat(fd, st);
 1802b84:	e0bffb17 	ldw	r2,-20(fp)
 1802b88:	10800017 	ldw	r2,0(r2)
 1802b8c:	10800817 	ldw	r2,32(r2)
 1802b90:	e13ffb17 	ldw	r4,-20(fp)
 1802b94:	e17ffd17 	ldw	r5,-12(fp)
 1802b98:	103ee83a 	callr	r2
 1802b9c:	e0bffe15 	stw	r2,-8(fp)
 1802ba0:	00000b06 	br	1802bd0 <fstat+0xbc>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
 1802ba4:	e0fffd17 	ldw	r3,-12(fp)
 1802ba8:	00880004 	movi	r2,8192
 1802bac:	18800115 	stw	r2,4(r3)
      return 0;
 1802bb0:	e03ffe15 	stw	zero,-8(fp)
 1802bb4:	00000606 	br	1802bd0 <fstat+0xbc>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 1802bb8:	1802be80 	call	1802be8 <alt_get_errno>
 1802bbc:	1007883a 	mov	r3,r2
 1802bc0:	00801444 	movi	r2,81
 1802bc4:	18800015 	stw	r2,0(r3)
    return -1;
 1802bc8:	00bfffc4 	movi	r2,-1
 1802bcc:	e0bffe15 	stw	r2,-8(fp)
 1802bd0:	e0bffe17 	ldw	r2,-8(fp)
  }
}
 1802bd4:	e037883a 	mov	sp,fp
 1802bd8:	dfc00117 	ldw	ra,4(sp)
 1802bdc:	df000017 	ldw	fp,0(sp)
 1802be0:	dec00204 	addi	sp,sp,8
 1802be4:	f800283a 	ret

01802be8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 1802be8:	defffd04 	addi	sp,sp,-12
 1802bec:	dfc00215 	stw	ra,8(sp)
 1802bf0:	df000115 	stw	fp,4(sp)
 1802bf4:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 1802bf8:	00806074 	movhi	r2,385
 1802bfc:	10ad2604 	addi	r2,r2,-19304
 1802c00:	10800017 	ldw	r2,0(r2)
 1802c04:	1005003a 	cmpeq	r2,r2,zero
 1802c08:	1000061e 	bne	r2,zero,1802c24 <alt_get_errno+0x3c>
 1802c0c:	00806074 	movhi	r2,385
 1802c10:	10ad2604 	addi	r2,r2,-19304
 1802c14:	10800017 	ldw	r2,0(r2)
 1802c18:	103ee83a 	callr	r2
 1802c1c:	e0bfff15 	stw	r2,-4(fp)
 1802c20:	00000306 	br	1802c30 <alt_get_errno+0x48>
 1802c24:	00806074 	movhi	r2,385
 1802c28:	10ad3204 	addi	r2,r2,-19256
 1802c2c:	e0bfff15 	stw	r2,-4(fp)
 1802c30:	e0bfff17 	ldw	r2,-4(fp)
}
 1802c34:	e037883a 	mov	sp,fp
 1802c38:	dfc00117 	ldw	ra,4(sp)
 1802c3c:	df000017 	ldw	fp,0(sp)
 1802c40:	dec00204 	addi	sp,sp,8
 1802c44:	f800283a 	ret

01802c48 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
 1802c48:	deffeb04 	addi	sp,sp,-84
 1802c4c:	dfc01415 	stw	ra,80(sp)
 1802c50:	df001315 	stw	fp,76(sp)
 1802c54:	df001304 	addi	fp,sp,76
 1802c58:	e13ffd15 	stw	r4,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 1802c5c:	e0bffd17 	ldw	r2,-12(fp)
 1802c60:	1004803a 	cmplt	r2,r2,zero
 1802c64:	1000081e 	bne	r2,zero,1802c88 <isatty+0x40>
 1802c68:	e0bffd17 	ldw	r2,-12(fp)
 1802c6c:	10800324 	muli	r2,r2,12
 1802c70:	1007883a 	mov	r3,r2
 1802c74:	00806074 	movhi	r2,385
 1802c78:	10a7f604 	addi	r2,r2,-24616
 1802c7c:	1887883a 	add	r3,r3,r2
 1802c80:	e0ffff15 	stw	r3,-4(fp)
 1802c84:	00000106 	br	1802c8c <isatty+0x44>
 1802c88:	e03fff15 	stw	zero,-4(fp)
 1802c8c:	e0bfff17 	ldw	r2,-4(fp)
 1802c90:	e0bfed15 	stw	r2,-76(fp)
  
  if (fd)
 1802c94:	e0bfed17 	ldw	r2,-76(fp)
 1802c98:	1005003a 	cmpeq	r2,r2,zero
 1802c9c:	10000f1e 	bne	r2,zero,1802cdc <isatty+0x94>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
 1802ca0:	e0bfed17 	ldw	r2,-76(fp)
 1802ca4:	10800017 	ldw	r2,0(r2)
 1802ca8:	10800817 	ldw	r2,32(r2)
 1802cac:	1004c03a 	cmpne	r2,r2,zero
 1802cb0:	1000031e 	bne	r2,zero,1802cc0 <isatty+0x78>
    {
      return 1;
 1802cb4:	00800044 	movi	r2,1
 1802cb8:	e0bffe15 	stw	r2,-8(fp)
 1802cbc:	00000c06 	br	1802cf0 <isatty+0xa8>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
 1802cc0:	e17fee04 	addi	r5,fp,-72
 1802cc4:	e13ffd17 	ldw	r4,-12(fp)
 1802cc8:	1802b140 	call	1802b14 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
 1802ccc:	e0bfef17 	ldw	r2,-68(fp)
 1802cd0:	10880020 	cmpeqi	r2,r2,8192
 1802cd4:	e0bffe15 	stw	r2,-8(fp)
 1802cd8:	00000506 	br	1802cf0 <isatty+0xa8>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 1802cdc:	1802d080 	call	1802d08 <alt_get_errno>
 1802ce0:	1007883a 	mov	r3,r2
 1802ce4:	00801444 	movi	r2,81
 1802ce8:	18800015 	stw	r2,0(r3)
    return 0;
 1802cec:	e03ffe15 	stw	zero,-8(fp)
 1802cf0:	e0bffe17 	ldw	r2,-8(fp)
  }
}
 1802cf4:	e037883a 	mov	sp,fp
 1802cf8:	dfc00117 	ldw	ra,4(sp)
 1802cfc:	df000017 	ldw	fp,0(sp)
 1802d00:	dec00204 	addi	sp,sp,8
 1802d04:	f800283a 	ret

01802d08 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 1802d08:	defffd04 	addi	sp,sp,-12
 1802d0c:	dfc00215 	stw	ra,8(sp)
 1802d10:	df000115 	stw	fp,4(sp)
 1802d14:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 1802d18:	00806074 	movhi	r2,385
 1802d1c:	10ad2604 	addi	r2,r2,-19304
 1802d20:	10800017 	ldw	r2,0(r2)
 1802d24:	1005003a 	cmpeq	r2,r2,zero
 1802d28:	1000061e 	bne	r2,zero,1802d44 <alt_get_errno+0x3c>
 1802d2c:	00806074 	movhi	r2,385
 1802d30:	10ad2604 	addi	r2,r2,-19304
 1802d34:	10800017 	ldw	r2,0(r2)
 1802d38:	103ee83a 	callr	r2
 1802d3c:	e0bfff15 	stw	r2,-4(fp)
 1802d40:	00000306 	br	1802d50 <alt_get_errno+0x48>
 1802d44:	00806074 	movhi	r2,385
 1802d48:	10ad3204 	addi	r2,r2,-19256
 1802d4c:	e0bfff15 	stw	r2,-4(fp)
 1802d50:	e0bfff17 	ldw	r2,-4(fp)
}
 1802d54:	e037883a 	mov	sp,fp
 1802d58:	dfc00117 	ldw	ra,4(sp)
 1802d5c:	df000017 	ldw	fp,0(sp)
 1802d60:	dec00204 	addi	sp,sp,8
 1802d64:	f800283a 	ret

01802d68 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
 1802d68:	defff804 	addi	sp,sp,-32
 1802d6c:	dfc00715 	stw	ra,28(sp)
 1802d70:	df000615 	stw	fp,24(sp)
 1802d74:	df000604 	addi	fp,sp,24
 1802d78:	e13ffc15 	stw	r4,-16(fp)
 1802d7c:	e17ffd15 	stw	r5,-12(fp)
 1802d80:	e1bffe15 	stw	r6,-8(fp)
  alt_fd* fd;
  off_t   rc = 0; 
 1802d84:	e03ffa15 	stw	zero,-24(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 1802d88:	e0bffc17 	ldw	r2,-16(fp)
 1802d8c:	1004803a 	cmplt	r2,r2,zero
 1802d90:	1000081e 	bne	r2,zero,1802db4 <lseek+0x4c>
 1802d94:	e0bffc17 	ldw	r2,-16(fp)
 1802d98:	10800324 	muli	r2,r2,12
 1802d9c:	1007883a 	mov	r3,r2
 1802da0:	00806074 	movhi	r2,385
 1802da4:	10a7f604 	addi	r2,r2,-24616
 1802da8:	1887883a 	add	r3,r3,r2
 1802dac:	e0ffff15 	stw	r3,-4(fp)
 1802db0:	00000106 	br	1802db8 <lseek+0x50>
 1802db4:	e03fff15 	stw	zero,-4(fp)
 1802db8:	e0bfff17 	ldw	r2,-4(fp)
 1802dbc:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd) 
 1802dc0:	e0bffb17 	ldw	r2,-20(fp)
 1802dc4:	1005003a 	cmpeq	r2,r2,zero
 1802dc8:	1000111e 	bne	r2,zero,1802e10 <lseek+0xa8>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
 1802dcc:	e0bffb17 	ldw	r2,-20(fp)
 1802dd0:	10800017 	ldw	r2,0(r2)
 1802dd4:	10800717 	ldw	r2,28(r2)
 1802dd8:	1005003a 	cmpeq	r2,r2,zero
 1802ddc:	1000091e 	bne	r2,zero,1802e04 <lseek+0x9c>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
 1802de0:	e0bffb17 	ldw	r2,-20(fp)
 1802de4:	10800017 	ldw	r2,0(r2)
 1802de8:	10800717 	ldw	r2,28(r2)
 1802dec:	e13ffb17 	ldw	r4,-20(fp)
 1802df0:	e17ffd17 	ldw	r5,-12(fp)
 1802df4:	e1bffe17 	ldw	r6,-8(fp)
 1802df8:	103ee83a 	callr	r2
 1802dfc:	e0bffa15 	stw	r2,-24(fp)
 1802e00:	00000506 	br	1802e18 <lseek+0xb0>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
 1802e04:	00bfde84 	movi	r2,-134
 1802e08:	e0bffa15 	stw	r2,-24(fp)
 1802e0c:	00000206 	br	1802e18 <lseek+0xb0>
    }
  }
  else  
  {
    rc = -EBADFD;
 1802e10:	00bfebc4 	movi	r2,-81
 1802e14:	e0bffa15 	stw	r2,-24(fp)
  }

  if (rc < 0)
 1802e18:	e0bffa17 	ldw	r2,-24(fp)
 1802e1c:	1004403a 	cmpge	r2,r2,zero
 1802e20:	1000071e 	bne	r2,zero,1802e40 <lseek+0xd8>
  {
    ALT_ERRNO = -rc;
 1802e24:	1802e580 	call	1802e58 <alt_get_errno>
 1802e28:	1007883a 	mov	r3,r2
 1802e2c:	e0bffa17 	ldw	r2,-24(fp)
 1802e30:	0085c83a 	sub	r2,zero,r2
 1802e34:	18800015 	stw	r2,0(r3)
    rc = -1;
 1802e38:	00bfffc4 	movi	r2,-1
 1802e3c:	e0bffa15 	stw	r2,-24(fp)
  }

  return rc;
 1802e40:	e0bffa17 	ldw	r2,-24(fp)
}
 1802e44:	e037883a 	mov	sp,fp
 1802e48:	dfc00117 	ldw	ra,4(sp)
 1802e4c:	df000017 	ldw	fp,0(sp)
 1802e50:	dec00204 	addi	sp,sp,8
 1802e54:	f800283a 	ret

01802e58 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 1802e58:	defffd04 	addi	sp,sp,-12
 1802e5c:	dfc00215 	stw	ra,8(sp)
 1802e60:	df000115 	stw	fp,4(sp)
 1802e64:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 1802e68:	00806074 	movhi	r2,385
 1802e6c:	10ad2604 	addi	r2,r2,-19304
 1802e70:	10800017 	ldw	r2,0(r2)
 1802e74:	1005003a 	cmpeq	r2,r2,zero
 1802e78:	1000061e 	bne	r2,zero,1802e94 <alt_get_errno+0x3c>
 1802e7c:	00806074 	movhi	r2,385
 1802e80:	10ad2604 	addi	r2,r2,-19304
 1802e84:	10800017 	ldw	r2,0(r2)
 1802e88:	103ee83a 	callr	r2
 1802e8c:	e0bfff15 	stw	r2,-4(fp)
 1802e90:	00000306 	br	1802ea0 <alt_get_errno+0x48>
 1802e94:	00806074 	movhi	r2,385
 1802e98:	10ad3204 	addi	r2,r2,-19256
 1802e9c:	e0bfff15 	stw	r2,-4(fp)
 1802ea0:	e0bfff17 	ldw	r2,-4(fp)
}
 1802ea4:	e037883a 	mov	sp,fp
 1802ea8:	dfc00117 	ldw	ra,4(sp)
 1802eac:	df000017 	ldw	fp,0(sp)
 1802eb0:	dec00204 	addi	sp,sp,8
 1802eb4:	f800283a 	ret

01802eb8 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 1802eb8:	defffd04 	addi	sp,sp,-12
 1802ebc:	dfc00215 	stw	ra,8(sp)
 1802ec0:	df000115 	stw	fp,4(sp)
 1802ec4:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 1802ec8:	0009883a 	mov	r4,zero
 1802ecc:	18033800 	call	1803380 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 1802ed0:	18033b40 	call	18033b4 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 1802ed4:	01006074 	movhi	r4,385
 1802ed8:	21253704 	addi	r4,r4,-27428
 1802edc:	01406074 	movhi	r5,385
 1802ee0:	29653704 	addi	r5,r5,-27428
 1802ee4:	01806074 	movhi	r6,385
 1802ee8:	31a53704 	addi	r6,r6,-27428
 1802eec:	1807e440 	call	1807e44 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 1802ef0:	180791c0 	call	180791c <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 1802ef4:	01006034 	movhi	r4,384
 1802ef8:	211e6004 	addi	r4,r4,31104
 1802efc:	18090a80 	call	18090a8 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 1802f00:	d1201617 	ldw	r4,-32680(gp)
 1802f04:	d1601717 	ldw	r5,-32676(gp)
 1802f08:	d1a01817 	ldw	r6,-32672(gp)
 1802f0c:	18000480 	call	1800048 <main>
 1802f10:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 1802f14:	01000044 	movi	r4,1
 1802f18:	180298c0 	call	180298c <close>
  exit (result);
 1802f1c:	e13fff17 	ldw	r4,-4(fp)
 1802f20:	18090bc0 	call	18090bc <exit>

01802f24 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
 1802f24:	defffe04 	addi	sp,sp,-8
 1802f28:	df000115 	stw	fp,4(sp)
 1802f2c:	df000104 	addi	fp,sp,4
 1802f30:	e13fff15 	stw	r4,-4(fp)
}
 1802f34:	e037883a 	mov	sp,fp
 1802f38:	df000017 	ldw	fp,0(sp)
 1802f3c:	dec00104 	addi	sp,sp,4
 1802f40:	f800283a 	ret

01802f44 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
 1802f44:	defffe04 	addi	sp,sp,-8
 1802f48:	df000115 	stw	fp,4(sp)
 1802f4c:	df000104 	addi	fp,sp,4
 1802f50:	e13fff15 	stw	r4,-4(fp)
}
 1802f54:	e037883a 	mov	sp,fp
 1802f58:	df000017 	ldw	fp,0(sp)
 1802f5c:	dec00104 	addi	sp,sp,4
 1802f60:	f800283a 	ret

01802f64 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
 1802f64:	defff704 	addi	sp,sp,-36
 1802f68:	dfc00815 	stw	ra,32(sp)
 1802f6c:	df000715 	stw	fp,28(sp)
 1802f70:	df000704 	addi	fp,sp,28
 1802f74:	e13ffb15 	stw	r4,-20(fp)
 1802f78:	e17ffc15 	stw	r5,-16(fp)
 1802f7c:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 1802f80:	e0bffb17 	ldw	r2,-20(fp)
 1802f84:	1004803a 	cmplt	r2,r2,zero
 1802f88:	1000081e 	bne	r2,zero,1802fac <read+0x48>
 1802f8c:	e0bffb17 	ldw	r2,-20(fp)
 1802f90:	10800324 	muli	r2,r2,12
 1802f94:	1007883a 	mov	r3,r2
 1802f98:	00806074 	movhi	r2,385
 1802f9c:	10a7f604 	addi	r2,r2,-24616
 1802fa0:	1887883a 	add	r3,r3,r2
 1802fa4:	e0ffff15 	stw	r3,-4(fp)
 1802fa8:	00000106 	br	1802fb0 <read+0x4c>
 1802fac:	e03fff15 	stw	zero,-4(fp)
 1802fb0:	e0bfff17 	ldw	r2,-4(fp)
 1802fb4:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
 1802fb8:	e0bffa17 	ldw	r2,-24(fp)
 1802fbc:	1005003a 	cmpeq	r2,r2,zero
 1802fc0:	1000241e 	bne	r2,zero,1803054 <read+0xf0>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 1802fc4:	e0bffa17 	ldw	r2,-24(fp)
 1802fc8:	10800217 	ldw	r2,8(r2)
 1802fcc:	108000cc 	andi	r2,r2,3
 1802fd0:	10800060 	cmpeqi	r2,r2,1
 1802fd4:	10001a1e 	bne	r2,zero,1803040 <read+0xdc>
 1802fd8:	e0bffa17 	ldw	r2,-24(fp)
 1802fdc:	10800017 	ldw	r2,0(r2)
 1802fe0:	10800517 	ldw	r2,20(r2)
 1802fe4:	1005003a 	cmpeq	r2,r2,zero
 1802fe8:	1000151e 	bne	r2,zero,1803040 <read+0xdc>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
 1802fec:	e0bffa17 	ldw	r2,-24(fp)
 1802ff0:	10800017 	ldw	r2,0(r2)
 1802ff4:	10800517 	ldw	r2,20(r2)
 1802ff8:	e17ffc17 	ldw	r5,-16(fp)
 1802ffc:	e1bffd17 	ldw	r6,-12(fp)
 1803000:	e13ffa17 	ldw	r4,-24(fp)
 1803004:	103ee83a 	callr	r2
 1803008:	e0bff915 	stw	r2,-28(fp)
 180300c:	e0bff917 	ldw	r2,-28(fp)
 1803010:	1004403a 	cmpge	r2,r2,zero
 1803014:	1000071e 	bne	r2,zero,1803034 <read+0xd0>
        {
          ALT_ERRNO = -rval;
 1803018:	18030840 	call	1803084 <alt_get_errno>
 180301c:	e0fff917 	ldw	r3,-28(fp)
 1803020:	00c7c83a 	sub	r3,zero,r3
 1803024:	10c00015 	stw	r3,0(r2)
          return -1;
 1803028:	00bfffc4 	movi	r2,-1
 180302c:	e0bffe15 	stw	r2,-8(fp)
 1803030:	00000e06 	br	180306c <read+0x108>
        }
        return rval;
 1803034:	e0bff917 	ldw	r2,-28(fp)
 1803038:	e0bffe15 	stw	r2,-8(fp)
 180303c:	00000b06 	br	180306c <read+0x108>
      }
      else
      {
        ALT_ERRNO = EACCES;
 1803040:	18030840 	call	1803084 <alt_get_errno>
 1803044:	1007883a 	mov	r3,r2
 1803048:	00800344 	movi	r2,13
 180304c:	18800015 	stw	r2,0(r3)
 1803050:	00000406 	br	1803064 <read+0x100>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
 1803054:	18030840 	call	1803084 <alt_get_errno>
 1803058:	1007883a 	mov	r3,r2
 180305c:	00801444 	movi	r2,81
 1803060:	18800015 	stw	r2,0(r3)
  }
  return -1;
 1803064:	00bfffc4 	movi	r2,-1
 1803068:	e0bffe15 	stw	r2,-8(fp)
 180306c:	e0bffe17 	ldw	r2,-8(fp)
}
 1803070:	e037883a 	mov	sp,fp
 1803074:	dfc00117 	ldw	ra,4(sp)
 1803078:	df000017 	ldw	fp,0(sp)
 180307c:	dec00204 	addi	sp,sp,8
 1803080:	f800283a 	ret

01803084 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 1803084:	defffd04 	addi	sp,sp,-12
 1803088:	dfc00215 	stw	ra,8(sp)
 180308c:	df000115 	stw	fp,4(sp)
 1803090:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 1803094:	00806074 	movhi	r2,385
 1803098:	10ad2604 	addi	r2,r2,-19304
 180309c:	10800017 	ldw	r2,0(r2)
 18030a0:	1005003a 	cmpeq	r2,r2,zero
 18030a4:	1000061e 	bne	r2,zero,18030c0 <alt_get_errno+0x3c>
 18030a8:	00806074 	movhi	r2,385
 18030ac:	10ad2604 	addi	r2,r2,-19304
 18030b0:	10800017 	ldw	r2,0(r2)
 18030b4:	103ee83a 	callr	r2
 18030b8:	e0bfff15 	stw	r2,-4(fp)
 18030bc:	00000306 	br	18030cc <alt_get_errno+0x48>
 18030c0:	00806074 	movhi	r2,385
 18030c4:	10ad3204 	addi	r2,r2,-19256
 18030c8:	e0bfff15 	stw	r2,-4(fp)
 18030cc:	e0bfff17 	ldw	r2,-4(fp)
}
 18030d0:	e037883a 	mov	sp,fp
 18030d4:	dfc00117 	ldw	ra,4(sp)
 18030d8:	df000017 	ldw	fp,0(sp)
 18030dc:	dec00204 	addi	sp,sp,8
 18030e0:	f800283a 	ret

018030e4 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 18030e4:	defffe04 	addi	sp,sp,-8
 18030e8:	df000115 	stw	fp,4(sp)
 18030ec:	df000104 	addi	fp,sp,4
 18030f0:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 18030f4:	e0bfff17 	ldw	r2,-4(fp)
 18030f8:	108000d0 	cmplti	r2,r2,3
 18030fc:	10000d1e 	bne	r2,zero,1803134 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
 1803100:	e0bfff17 	ldw	r2,-4(fp)
 1803104:	00c06074 	movhi	r3,385
 1803108:	18e7f604 	addi	r3,r3,-24616
 180310c:	10800324 	muli	r2,r2,12
 1803110:	10c5883a 	add	r2,r2,r3
 1803114:	10800204 	addi	r2,r2,8
 1803118:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 180311c:	e0bfff17 	ldw	r2,-4(fp)
 1803120:	00c06074 	movhi	r3,385
 1803124:	18e7f604 	addi	r3,r3,-24616
 1803128:	10800324 	muli	r2,r2,12
 180312c:	10c5883a 	add	r2,r2,r3
 1803130:	10000015 	stw	zero,0(r2)
  }
}
 1803134:	e037883a 	mov	sp,fp
 1803138:	df000017 	ldw	fp,0(sp)
 180313c:	dec00104 	addi	sp,sp,4
 1803140:	f800283a 	ret

01803144 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
 1803144:	defff804 	addi	sp,sp,-32
 1803148:	df000715 	stw	fp,28(sp)
 180314c:	df000704 	addi	fp,sp,28
 1803150:	e13ffe15 	stw	r4,-8(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1803154:	0005303a 	rdctl	r2,status
 1803158:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 180315c:	e0fffb17 	ldw	r3,-20(fp)
 1803160:	00bfff84 	movi	r2,-2
 1803164:	1884703a 	and	r2,r3,r2
 1803168:	1001703a 	wrctl	status,r2
  
  return context;
 180316c:	e0bffb17 	ldw	r2,-20(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
 1803170:	e0bffd15 	stw	r2,-12(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 1803174:	d0a00a17 	ldw	r2,-32728(gp)
 1803178:	10c000c4 	addi	r3,r2,3
 180317c:	00bfff04 	movi	r2,-4
 1803180:	1884703a 	and	r2,r3,r2
 1803184:	d0a00a15 	stw	r2,-32728(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 1803188:	d0e00a17 	ldw	r3,-32728(gp)
 180318c:	e0bffe17 	ldw	r2,-8(fp)
 1803190:	1887883a 	add	r3,r3,r2
 1803194:	00808034 	movhi	r2,512
 1803198:	10800004 	addi	r2,r2,0
 180319c:	10c0072e 	bgeu	r2,r3,18031bc <sbrk+0x78>
 18031a0:	e0bffd17 	ldw	r2,-12(fp)
 18031a4:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 18031a8:	e0bffa17 	ldw	r2,-24(fp)
 18031ac:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
 18031b0:	00bfffc4 	movi	r2,-1
 18031b4:	e0bfff15 	stw	r2,-4(fp)
 18031b8:	00000c06 	br	18031ec <sbrk+0xa8>
  }
#endif

  prev_heap_end = heap_end; 
 18031bc:	d0a00a17 	ldw	r2,-32728(gp)
 18031c0:	e0bffc15 	stw	r2,-16(fp)
  heap_end += incr; 
 18031c4:	d0e00a17 	ldw	r3,-32728(gp)
 18031c8:	e0bffe17 	ldw	r2,-8(fp)
 18031cc:	1885883a 	add	r2,r3,r2
 18031d0:	d0a00a15 	stw	r2,-32728(gp)
 18031d4:	e0bffd17 	ldw	r2,-12(fp)
 18031d8:	e0bff915 	stw	r2,-28(fp)
 18031dc:	e0bff917 	ldw	r2,-28(fp)
 18031e0:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
 18031e4:	e0bffc17 	ldw	r2,-16(fp)
 18031e8:	e0bfff15 	stw	r2,-4(fp)
 18031ec:	e0bfff17 	ldw	r2,-4(fp)
} 
 18031f0:	e037883a 	mov	sp,fp
 18031f4:	df000017 	ldw	fp,0(sp)
 18031f8:	dec00104 	addi	sp,sp,4
 18031fc:	f800283a 	ret

01803200 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 1803200:	defff704 	addi	sp,sp,-36
 1803204:	dfc00815 	stw	ra,32(sp)
 1803208:	df000715 	stw	fp,28(sp)
 180320c:	df000704 	addi	fp,sp,28
 1803210:	e13ffb15 	stw	r4,-20(fp)
 1803214:	e17ffc15 	stw	r5,-16(fp)
 1803218:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 180321c:	e0bffb17 	ldw	r2,-20(fp)
 1803220:	1004803a 	cmplt	r2,r2,zero
 1803224:	1000081e 	bne	r2,zero,1803248 <write+0x48>
 1803228:	e0bffb17 	ldw	r2,-20(fp)
 180322c:	10800324 	muli	r2,r2,12
 1803230:	1007883a 	mov	r3,r2
 1803234:	00806074 	movhi	r2,385
 1803238:	10a7f604 	addi	r2,r2,-24616
 180323c:	1887883a 	add	r3,r3,r2
 1803240:	e0ffff15 	stw	r3,-4(fp)
 1803244:	00000106 	br	180324c <write+0x4c>
 1803248:	e03fff15 	stw	zero,-4(fp)
 180324c:	e0bfff17 	ldw	r2,-4(fp)
 1803250:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
 1803254:	e0bffa17 	ldw	r2,-24(fp)
 1803258:	1005003a 	cmpeq	r2,r2,zero
 180325c:	1000241e 	bne	r2,zero,18032f0 <write+0xf0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 1803260:	e0bffa17 	ldw	r2,-24(fp)
 1803264:	10800217 	ldw	r2,8(r2)
 1803268:	108000cc 	andi	r2,r2,3
 180326c:	1005003a 	cmpeq	r2,r2,zero
 1803270:	10001a1e 	bne	r2,zero,18032dc <write+0xdc>
 1803274:	e0bffa17 	ldw	r2,-24(fp)
 1803278:	10800017 	ldw	r2,0(r2)
 180327c:	10800617 	ldw	r2,24(r2)
 1803280:	1005003a 	cmpeq	r2,r2,zero
 1803284:	1000151e 	bne	r2,zero,18032dc <write+0xdc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 1803288:	e0bffa17 	ldw	r2,-24(fp)
 180328c:	10800017 	ldw	r2,0(r2)
 1803290:	10800617 	ldw	r2,24(r2)
 1803294:	e17ffc17 	ldw	r5,-16(fp)
 1803298:	e1bffd17 	ldw	r6,-12(fp)
 180329c:	e13ffa17 	ldw	r4,-24(fp)
 18032a0:	103ee83a 	callr	r2
 18032a4:	e0bff915 	stw	r2,-28(fp)
 18032a8:	e0bff917 	ldw	r2,-28(fp)
 18032ac:	1004403a 	cmpge	r2,r2,zero
 18032b0:	1000071e 	bne	r2,zero,18032d0 <write+0xd0>
      {
        ALT_ERRNO = -rval;
 18032b4:	18033200 	call	1803320 <alt_get_errno>
 18032b8:	e0fff917 	ldw	r3,-28(fp)
 18032bc:	00c7c83a 	sub	r3,zero,r3
 18032c0:	10c00015 	stw	r3,0(r2)
        return -1;
 18032c4:	00bfffc4 	movi	r2,-1
 18032c8:	e0bffe15 	stw	r2,-8(fp)
 18032cc:	00000e06 	br	1803308 <write+0x108>
      }
      return rval;
 18032d0:	e0bff917 	ldw	r2,-28(fp)
 18032d4:	e0bffe15 	stw	r2,-8(fp)
 18032d8:	00000b06 	br	1803308 <write+0x108>
    }
    else
    {
      ALT_ERRNO = EACCES;
 18032dc:	18033200 	call	1803320 <alt_get_errno>
 18032e0:	1007883a 	mov	r3,r2
 18032e4:	00800344 	movi	r2,13
 18032e8:	18800015 	stw	r2,0(r3)
 18032ec:	00000406 	br	1803300 <write+0x100>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 18032f0:	18033200 	call	1803320 <alt_get_errno>
 18032f4:	1007883a 	mov	r3,r2
 18032f8:	00801444 	movi	r2,81
 18032fc:	18800015 	stw	r2,0(r3)
  }
  return -1;
 1803300:	00bfffc4 	movi	r2,-1
 1803304:	e0bffe15 	stw	r2,-8(fp)
 1803308:	e0bffe17 	ldw	r2,-8(fp)
}
 180330c:	e037883a 	mov	sp,fp
 1803310:	dfc00117 	ldw	ra,4(sp)
 1803314:	df000017 	ldw	fp,0(sp)
 1803318:	dec00204 	addi	sp,sp,8
 180331c:	f800283a 	ret

01803320 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 1803320:	defffd04 	addi	sp,sp,-12
 1803324:	dfc00215 	stw	ra,8(sp)
 1803328:	df000115 	stw	fp,4(sp)
 180332c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 1803330:	00806074 	movhi	r2,385
 1803334:	10ad2604 	addi	r2,r2,-19304
 1803338:	10800017 	ldw	r2,0(r2)
 180333c:	1005003a 	cmpeq	r2,r2,zero
 1803340:	1000061e 	bne	r2,zero,180335c <alt_get_errno+0x3c>
 1803344:	00806074 	movhi	r2,385
 1803348:	10ad2604 	addi	r2,r2,-19304
 180334c:	10800017 	ldw	r2,0(r2)
 1803350:	103ee83a 	callr	r2
 1803354:	e0bfff15 	stw	r2,-4(fp)
 1803358:	00000306 	br	1803368 <alt_get_errno+0x48>
 180335c:	00806074 	movhi	r2,385
 1803360:	10ad3204 	addi	r2,r2,-19256
 1803364:	e0bfff15 	stw	r2,-4(fp)
 1803368:	e0bfff17 	ldw	r2,-4(fp)
}
 180336c:	e037883a 	mov	sp,fp
 1803370:	dfc00117 	ldw	ra,4(sp)
 1803374:	df000017 	ldw	fp,0(sp)
 1803378:	dec00204 	addi	sp,sp,8
 180337c:	f800283a 	ret

01803380 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 1803380:	defffd04 	addi	sp,sp,-12
 1803384:	dfc00215 	stw	ra,8(sp)
 1803388:	df000115 	stw	fp,4(sp)
 180338c:	df000104 	addi	fp,sp,4
 1803390:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_IRQ_INIT ( CPU, cpu);
 1803394:	18083540 	call	1808354 <altera_nios2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 1803398:	00800044 	movi	r2,1
 180339c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 18033a0:	e037883a 	mov	sp,fp
 18033a4:	dfc00117 	ldw	ra,4(sp)
 18033a8:	df000017 	ldw	fp,0(sp)
 18033ac:	dec00204 	addi	sp,sp,8
 18033b0:	f800283a 	ret

018033b4 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 18033b4:	defffe04 	addi	sp,sp,-8
 18033b8:	dfc00115 	stw	ra,4(sp)
 18033bc:	df000015 	stw	fp,0(sp)
 18033c0:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( PROFILE_TIMER, profile_timer);
 18033c4:	0009883a 	mov	r4,zero
 18033c8:	000b883a 	mov	r5,zero
 18033cc:	01800144 	movi	r6,5
 18033d0:	01d38804 	movi	r7,20000
 18033d4:	1806bfc0 	call	1806bfc <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER, timer);
    ALTERA_AVALON_TIMER_INIT ( USER_TIMER, user_timer);
    ALTERA_AVALON_CFI_FLASH_INIT ( CFI_FLASH, cfi_flash);
 18033d8:	01006074 	movhi	r4,385
 18033dc:	21285604 	addi	r4,r4,-24232
 18033e0:	18034880 	call	1803488 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
 18033e4:	01006074 	movhi	r4,385
 18033e8:	21289604 	addi	r4,r4,-23976
 18033ec:	000b883a 	mov	r5,zero
 18033f0:	000d883a 	mov	r6,zero
 18033f4:	18052f00 	call	18052f0 <altera_avalon_jtag_uart_init>
 18033f8:	01006074 	movhi	r4,385
 18033fc:	21288c04 	addi	r4,r4,-24016
 1803400:	18034500 	call	1803450 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( LCD, lcd);
 1803404:	01006074 	movhi	r4,385
 1803408:	212cae04 	addi	r4,r4,-19784
 180340c:	18069f80 	call	18069f8 <altera_avalon_lcd_16207_init>
 1803410:	01006074 	movhi	r4,385
 1803414:	212ca404 	addi	r4,r4,-19824
 1803418:	18034500 	call	1803450 <alt_dev_reg>
    ALTERA_AVALON_SYSID_INIT ( SYSID, sysid);
    ALTERA_AVALON_UART_INIT ( UART, uart);
 180341c:	01006074 	movhi	r4,385
 1803420:	212cf604 	addi	r4,r4,-19496
 1803424:	000b883a 	mov	r5,zero
 1803428:	01800044 	movi	r6,1
 180342c:	1806d840 	call	1806d84 <altera_avalon_uart_init>
 1803430:	01006074 	movhi	r4,385
 1803434:	212cec04 	addi	r4,r4,-19536
 1803438:	18034500 	call	1803450 <alt_dev_reg>
}
 180343c:	e037883a 	mov	sp,fp
 1803440:	dfc00117 	ldw	ra,4(sp)
 1803444:	df000017 	ldw	fp,0(sp)
 1803448:	dec00204 	addi	sp,sp,8
 180344c:	f800283a 	ret

01803450 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 1803450:	defffd04 	addi	sp,sp,-12
 1803454:	dfc00215 	stw	ra,8(sp)
 1803458:	df000115 	stw	fp,4(sp)
 180345c:	df000104 	addi	fp,sp,4
 1803460:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 1803464:	e13fff17 	ldw	r4,-4(fp)
 1803468:	01406074 	movhi	r5,385
 180346c:	296d2304 	addi	r5,r5,-19316
 1803470:	18078080 	call	1807808 <alt_dev_llist_insert>
}
 1803474:	e037883a 	mov	sp,fp
 1803478:	dfc00117 	ldw	ra,4(sp)
 180347c:	df000017 	ldw	fp,0(sp)
 1803480:	dec00204 	addi	sp,sp,8
 1803484:	f800283a 	ret

01803488 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
 1803488:	defffc04 	addi	sp,sp,-16
 180348c:	dfc00315 	stw	ra,12(sp)
 1803490:	df000215 	stw	fp,8(sp)
 1803494:	df000204 	addi	fp,sp,8
 1803498:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
 180349c:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
 18034a0:	e13fff17 	ldw	r4,-4(fp)
 18034a4:	18049200 	call	1804920 <alt_read_cfi_width>
 18034a8:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
 18034ac:	e0bffe17 	ldw	r2,-8(fp)
 18034b0:	1004c03a 	cmpne	r2,r2,zero
 18034b4:	1000031e 	bne	r2,zero,18034c4 <alt_flash_cfi_init+0x3c>
    ret_code = alt_set_flash_width_func( flash );
 18034b8:	e13fff17 	ldw	r4,-4(fp)
 18034bc:	18040980 	call	1804098 <alt_set_flash_width_func>
 18034c0:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
 18034c4:	e0bffe17 	ldw	r2,-8(fp)
 18034c8:	1004c03a 	cmpne	r2,r2,zero
 18034cc:	1000031e 	bne	r2,zero,18034dc <alt_flash_cfi_init+0x54>
    ret_code = alt_read_cfi_table( flash );
 18034d0:	e13fff17 	ldw	r4,-4(fp)
 18034d4:	18043a00 	call	18043a0 <alt_read_cfi_table>
 18034d8:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
 18034dc:	e0bffe17 	ldw	r2,-8(fp)
 18034e0:	1004c03a 	cmpne	r2,r2,zero
 18034e4:	1000031e 	bne	r2,zero,18034f4 <alt_flash_cfi_init+0x6c>
    ret_code = alt_set_flash_algorithm_func( flash);
 18034e8:	e13fff17 	ldw	r4,-4(fp)
 18034ec:	18042780 	call	1804278 <alt_set_flash_algorithm_func>
 18034f0:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
 18034f4:	e0bffe17 	ldw	r2,-8(fp)
 18034f8:	1004c03a 	cmpne	r2,r2,zero
 18034fc:	1000031e 	bne	r2,zero,180350c <alt_flash_cfi_init+0x84>
    ret_code = alt_flash_device_register(&(flash->dev));
 1803500:	e13fff17 	ldw	r4,-4(fp)
 1803504:	18035240 	call	1803524 <alt_flash_device_register>
 1803508:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
 180350c:	e0bffe17 	ldw	r2,-8(fp)
}
 1803510:	e037883a 	mov	sp,fp
 1803514:	dfc00117 	ldw	ra,4(sp)
 1803518:	df000017 	ldw	fp,0(sp)
 180351c:	dec00204 	addi	sp,sp,8
 1803520:	f800283a 	ret

01803524 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
 1803524:	defffd04 	addi	sp,sp,-12
 1803528:	dfc00215 	stw	ra,8(sp)
 180352c:	df000115 	stw	fp,4(sp)
 1803530:	df000104 	addi	fp,sp,4
 1803534:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
 1803538:	e13fff17 	ldw	r4,-4(fp)
 180353c:	01406074 	movhi	r5,385
 1803540:	296d2904 	addi	r5,r5,-19292
 1803544:	18078080 	call	1807808 <alt_dev_llist_insert>
}
 1803548:	e037883a 	mov	sp,fp
 180354c:	dfc00117 	ldw	ra,4(sp)
 1803550:	df000017 	ldw	fp,0(sp)
 1803554:	dec00204 	addi	sp,sp,8
 1803558:	f800283a 	ret

0180355c <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
 180355c:	deffef04 	addi	sp,sp,-68
 1803560:	dfc01015 	stw	ra,64(sp)
 1803564:	df000f15 	stw	fp,60(sp)
 1803568:	df000f04 	addi	fp,sp,60
 180356c:	e13ffa15 	stw	r4,-24(fp)
 1803570:	e17ffb15 	stw	r5,-20(fp)
 1803574:	e1bffc15 	stw	r6,-16(fp)
 1803578:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
 180357c:	e03ff915 	stw	zero,-28(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
 1803580:	e0bffd17 	ldw	r2,-12(fp)
 1803584:	e0bff515 	stw	r2,-44(fp)
  int         current_offset;
  int         start_offset = offset;
 1803588:	e0bffb17 	ldw	r2,-20(fp)
 180358c:	e0bff315 	stw	r2,-52(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
 1803590:	e0bffa17 	ldw	r2,-24(fp)
 1803594:	e0bff215 	stw	r2,-56(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
 1803598:	e03ff815 	stw	zero,-32(fp)
 180359c:	00008e06 	br	18037d8 <alt_flash_cfi_write+0x27c>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
 18035a0:	e0bff817 	ldw	r2,-32(fp)
 18035a4:	e0fff217 	ldw	r3,-56(fp)
 18035a8:	1004913a 	slli	r2,r2,4
 18035ac:	10c5883a 	add	r2,r2,r3
 18035b0:	10800d04 	addi	r2,r2,52
 18035b4:	10c00017 	ldw	r3,0(r2)
 18035b8:	e0bffb17 	ldw	r2,-20(fp)
 18035bc:	10c08316 	blt	r2,r3,18037cc <alt_flash_cfi_write+0x270>
 18035c0:	e0bff817 	ldw	r2,-32(fp)
 18035c4:	e0fff217 	ldw	r3,-56(fp)
 18035c8:	1004913a 	slli	r2,r2,4
 18035cc:	10c5883a 	add	r2,r2,r3
 18035d0:	10800d04 	addi	r2,r2,52
 18035d4:	11000017 	ldw	r4,0(r2)
 18035d8:	e0bff817 	ldw	r2,-32(fp)
 18035dc:	e0fff217 	ldw	r3,-56(fp)
 18035e0:	1004913a 	slli	r2,r2,4
 18035e4:	10c5883a 	add	r2,r2,r3
 18035e8:	10800e04 	addi	r2,r2,56
 18035ec:	10800017 	ldw	r2,0(r2)
 18035f0:	2087883a 	add	r3,r4,r2
 18035f4:	e0bffb17 	ldw	r2,-20(fp)
 18035f8:	10c0740e 	bge	r2,r3,18037cc <alt_flash_cfi_write+0x270>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
 18035fc:	e0bff817 	ldw	r2,-32(fp)
 1803600:	e0fff217 	ldw	r3,-56(fp)
 1803604:	1004913a 	slli	r2,r2,4
 1803608:	10c5883a 	add	r2,r2,r3
 180360c:	10800d04 	addi	r2,r2,52
 1803610:	10800017 	ldw	r2,0(r2)
 1803614:	e0bff415 	stw	r2,-48(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
 1803618:	e03ff715 	stw	zero,-36(fp)
 180361c:	00006306 	br	18037ac <alt_flash_cfi_write+0x250>
      {
        if ((offset >= current_offset ) && 
 1803620:	e0fffb17 	ldw	r3,-20(fp)
 1803624:	e0bff417 	ldw	r2,-48(fp)
 1803628:	18805416 	blt	r3,r2,180377c <alt_flash_cfi_write+0x220>
 180362c:	e0bff817 	ldw	r2,-32(fp)
 1803630:	e0fff217 	ldw	r3,-56(fp)
 1803634:	1004913a 	slli	r2,r2,4
 1803638:	10c5883a 	add	r2,r2,r3
 180363c:	10801004 	addi	r2,r2,64
 1803640:	10c00017 	ldw	r3,0(r2)
 1803644:	e0bff417 	ldw	r2,-48(fp)
 1803648:	1887883a 	add	r3,r3,r2
 180364c:	e0bffb17 	ldw	r2,-20(fp)
 1803650:	10c04a0e 	bge	r2,r3,180377c <alt_flash_cfi_write+0x220>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
 1803654:	e0bff817 	ldw	r2,-32(fp)
 1803658:	e0fff217 	ldw	r3,-56(fp)
 180365c:	1004913a 	slli	r2,r2,4
 1803660:	10c5883a 	add	r2,r2,r3
 1803664:	10801004 	addi	r2,r2,64
 1803668:	10c00017 	ldw	r3,0(r2)
 180366c:	e0bff417 	ldw	r2,-48(fp)
 1803670:	1887883a 	add	r3,r3,r2
 1803674:	e0bffb17 	ldw	r2,-20(fp)
 1803678:	1885c83a 	sub	r2,r3,r2
 180367c:	e0bff615 	stw	r2,-40(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
 1803680:	e0bff617 	ldw	r2,-40(fp)
 1803684:	e0bfff15 	stw	r2,-4(fp)
 1803688:	e0fffd17 	ldw	r3,-12(fp)
 180368c:	e0fffe15 	stw	r3,-8(fp)
 1803690:	e0bfff17 	ldw	r2,-4(fp)
 1803694:	e0fffe17 	ldw	r3,-8(fp)
 1803698:	10c0020e 	bge	r2,r3,18036a4 <alt_flash_cfi_write+0x148>
 180369c:	e0bfff17 	ldw	r2,-4(fp)
 18036a0:	e0bffe15 	stw	r2,-8(fp)
 18036a4:	e0fffe17 	ldw	r3,-8(fp)
 18036a8:	e0fff615 	stw	r3,-40(fp)
          if(memcmp(src_addr, 
 18036ac:	e0bff217 	ldw	r2,-56(fp)
 18036b0:	10800a17 	ldw	r2,40(r2)
 18036b4:	1007883a 	mov	r3,r2
 18036b8:	e0bffb17 	ldw	r2,-20(fp)
 18036bc:	188b883a 	add	r5,r3,r2
 18036c0:	e1bff617 	ldw	r6,-40(fp)
 18036c4:	e13ffc17 	ldw	r4,-16(fp)
 18036c8:	18090f40 	call	18090f4 <memcmp>
 18036cc:	1005003a 	cmpeq	r2,r2,zero
 18036d0:	1000131e 	bne	r2,zero,1803720 <alt_flash_cfi_write+0x1c4>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
 18036d4:	e0bff217 	ldw	r2,-56(fp)
 18036d8:	10800817 	ldw	r2,32(r2)
 18036dc:	e13ff217 	ldw	r4,-56(fp)
 18036e0:	e17ff417 	ldw	r5,-48(fp)
 18036e4:	103ee83a 	callr	r2
 18036e8:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
 18036ec:	e0bff917 	ldw	r2,-28(fp)
 18036f0:	1004c03a 	cmpne	r2,r2,zero
 18036f4:	10000a1e 	bne	r2,zero,1803720 <alt_flash_cfi_write+0x1c4>
            {
              ret_code = (*flash->dev.write_block)( 
 18036f8:	e0bff217 	ldw	r2,-56(fp)
 18036fc:	10c00917 	ldw	r3,36(r2)
 1803700:	e13ff217 	ldw	r4,-56(fp)
 1803704:	e0bff617 	ldw	r2,-40(fp)
 1803708:	d8800015 	stw	r2,0(sp)
 180370c:	e17ff417 	ldw	r5,-48(fp)
 1803710:	e1bffb17 	ldw	r6,-20(fp)
 1803714:	e1fffc17 	ldw	r7,-16(fp)
 1803718:	183ee83a 	callr	r3
 180371c:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
 1803720:	e0fffd17 	ldw	r3,-12(fp)
 1803724:	e0bff617 	ldw	r2,-40(fp)
 1803728:	18802f26 	beq	r3,r2,18037e8 <alt_flash_cfi_write+0x28c>
 180372c:	e0bff917 	ldw	r2,-28(fp)
 1803730:	1004c03a 	cmpne	r2,r2,zero
 1803734:	10002c1e 	bne	r2,zero,18037e8 <alt_flash_cfi_write+0x28c>
          {
            goto finished;
          }
          
          length -= data_to_write;
 1803738:	e0fffd17 	ldw	r3,-12(fp)
 180373c:	e0bff617 	ldw	r2,-40(fp)
 1803740:	1885c83a 	sub	r2,r3,r2
 1803744:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
 1803748:	e0bff817 	ldw	r2,-32(fp)
 180374c:	e0fff217 	ldw	r3,-56(fp)
 1803750:	1004913a 	slli	r2,r2,4
 1803754:	10c5883a 	add	r2,r2,r3
 1803758:	10801004 	addi	r2,r2,64
 180375c:	10c00017 	ldw	r3,0(r2)
 1803760:	e0bff417 	ldw	r2,-48(fp)
 1803764:	1885883a 	add	r2,r3,r2
 1803768:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
 180376c:	e0fffc17 	ldw	r3,-16(fp)
 1803770:	e0bff617 	ldw	r2,-40(fp)
 1803774:	1885883a 	add	r2,r3,r2
 1803778:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
 180377c:	e0bff817 	ldw	r2,-32(fp)
 1803780:	e0fff217 	ldw	r3,-56(fp)
 1803784:	1004913a 	slli	r2,r2,4
 1803788:	10c5883a 	add	r2,r2,r3
 180378c:	10801004 	addi	r2,r2,64
 1803790:	10c00017 	ldw	r3,0(r2)
 1803794:	e0bff417 	ldw	r2,-48(fp)
 1803798:	10c5883a 	add	r2,r2,r3
 180379c:	e0bff415 	stw	r2,-48(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
 18037a0:	e0bff717 	ldw	r2,-36(fp)
 18037a4:	10800044 	addi	r2,r2,1
 18037a8:	e0bff715 	stw	r2,-36(fp)
 18037ac:	e0bff817 	ldw	r2,-32(fp)
 18037b0:	e0fff217 	ldw	r3,-56(fp)
 18037b4:	1004913a 	slli	r2,r2,4
 18037b8:	10c5883a 	add	r2,r2,r3
 18037bc:	10800f04 	addi	r2,r2,60
 18037c0:	10c00017 	ldw	r3,0(r2)
 18037c4:	e0bff717 	ldw	r2,-36(fp)
 18037c8:	10ff9516 	blt	r2,r3,1803620 <alt_flash_cfi_write+0xc4>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
 18037cc:	e0bff817 	ldw	r2,-32(fp)
 18037d0:	10800044 	addi	r2,r2,1
 18037d4:	e0bff815 	stw	r2,-32(fp)
 18037d8:	e0bff217 	ldw	r2,-56(fp)
 18037dc:	10c00c17 	ldw	r3,48(r2)
 18037e0:	e0bff817 	ldw	r2,-32(fp)
 18037e4:	10ff6e16 	blt	r2,r3,18035a0 <alt_flash_cfi_write+0x44>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
 18037e8:	e0bff217 	ldw	r2,-56(fp)
 18037ec:	10800a17 	ldw	r2,40(r2)
 18037f0:	1007883a 	mov	r3,r2
 18037f4:	e0bff317 	ldw	r2,-52(fp)
 18037f8:	1889883a 	add	r4,r3,r2
 18037fc:	e17ff517 	ldw	r5,-44(fp)
 1803800:	18077900 	call	1807790 <alt_dcache_flush>
  return ret_code;
 1803804:	e0bff917 	ldw	r2,-28(fp)
}
 1803808:	e037883a 	mov	sp,fp
 180380c:	dfc00117 	ldw	ra,4(sp)
 1803810:	df000017 	ldw	fp,0(sp)
 1803814:	dec00204 	addi	sp,sp,8
 1803818:	f800283a 	ret

0180381c <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
 180381c:	defffa04 	addi	sp,sp,-24
 1803820:	df000515 	stw	fp,20(sp)
 1803824:	df000504 	addi	fp,sp,20
 1803828:	e13ffd15 	stw	r4,-12(fp)
 180382c:	e17ffe15 	stw	r5,-8(fp)
 1803830:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
 1803834:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
 1803838:	e0bffd17 	ldw	r2,-12(fp)
 180383c:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
 1803840:	e0bffb17 	ldw	r2,-20(fp)
 1803844:	10c00c17 	ldw	r3,48(r2)
 1803848:	e0bfff17 	ldw	r2,-4(fp)
 180384c:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
 1803850:	e0bffb17 	ldw	r2,-20(fp)
 1803854:	10800c17 	ldw	r2,48(r2)
 1803858:	1004c03a 	cmpne	r2,r2,zero
 180385c:	1000031e 	bne	r2,zero,180386c <alt_flash_cfi_get_info+0x50>
  {
    ret_code = -EIO;
 1803860:	00bffec4 	movi	r2,-5
 1803864:	e0bffc15 	stw	r2,-16(fp)
 1803868:	00000b06 	br	1803898 <alt_flash_cfi_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
 180386c:	e0bffb17 	ldw	r2,-20(fp)
 1803870:	10800c17 	ldw	r2,48(r2)
 1803874:	10800250 	cmplti	r2,r2,9
 1803878:	1000031e 	bne	r2,zero,1803888 <alt_flash_cfi_get_info+0x6c>
  {
    ret_code = -ENOMEM;
 180387c:	00bffd04 	movi	r2,-12
 1803880:	e0bffc15 	stw	r2,-16(fp)
 1803884:	00000406 	br	1803898 <alt_flash_cfi_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
 1803888:	e0bffb17 	ldw	r2,-20(fp)
 180388c:	10c00d04 	addi	r3,r2,52
 1803890:	e0bffe17 	ldw	r2,-8(fp)
 1803894:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
 1803898:	e0bffc17 	ldw	r2,-16(fp)
}
 180389c:	e037883a 	mov	sp,fp
 18038a0:	df000017 	ldw	fp,0(sp)
 18038a4:	dec00104 	addi	sp,sp,4
 18038a8:	f800283a 	ret

018038ac <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
 18038ac:	defff904 	addi	sp,sp,-28
 18038b0:	dfc00615 	stw	ra,24(sp)
 18038b4:	df000515 	stw	fp,20(sp)
 18038b8:	df000504 	addi	fp,sp,20
 18038bc:	e13ffc15 	stw	r4,-16(fp)
 18038c0:	e17ffd15 	stw	r5,-12(fp)
 18038c4:	e1bffe15 	stw	r6,-8(fp)
 18038c8:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
 18038cc:	e0bffc17 	ldw	r2,-16(fp)
 18038d0:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
 18038d4:	e0bffb17 	ldw	r2,-20(fp)
 18038d8:	10800a17 	ldw	r2,40(r2)
 18038dc:	1007883a 	mov	r3,r2
 18038e0:	e0bffd17 	ldw	r2,-12(fp)
 18038e4:	1887883a 	add	r3,r3,r2
 18038e8:	e1bfff17 	ldw	r6,-4(fp)
 18038ec:	e0bffe17 	ldw	r2,-8(fp)
 18038f0:	1009883a 	mov	r4,r2
 18038f4:	180b883a 	mov	r5,r3
 18038f8:	1800e640 	call	1800e64 <memcpy>
  return 0;
 18038fc:	0005883a 	mov	r2,zero
}
 1803900:	e037883a 	mov	sp,fp
 1803904:	dfc00117 	ldw	ra,4(sp)
 1803908:	df000017 	ldw	fp,0(sp)
 180390c:	dec00204 	addi	sp,sp,8
 1803910:	f800283a 	ret

01803914 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
 1803914:	defffa04 	addi	sp,sp,-24
 1803918:	df000515 	stw	fp,20(sp)
 180391c:	df000504 	addi	fp,sp,20
 1803920:	e13ffd15 	stw	r4,-12(fp)
 1803924:	e17ffe15 	stw	r5,-8(fp)
 1803928:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
 180392c:	e0bffd17 	ldw	r2,-12(fp)
 1803930:	10802e17 	ldw	r2,184(r2)
 1803934:	10800058 	cmpnei	r2,r2,1
 1803938:	10000b1e 	bne	r2,zero,1803968 <alt_write_value_to_flash+0x54>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
 180393c:	e0bffd17 	ldw	r2,-12(fp)
 1803940:	10800a17 	ldw	r2,40(r2)
 1803944:	1007883a 	mov	r3,r2
 1803948:	e0bffe17 	ldw	r2,-8(fp)
 180394c:	1889883a 	add	r4,r3,r2
 1803950:	e0bfff17 	ldw	r2,-4(fp)
 1803954:	10800003 	ldbu	r2,0(r2)
 1803958:	10c03fcc 	andi	r3,r2,255
 180395c:	2005883a 	mov	r2,r4
 1803960:	10c00025 	stbio	r3,0(r2)
 1803964:	00004006 	br	1803a68 <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 2)
 1803968:	e0bffd17 	ldw	r2,-12(fp)
 180396c:	10802e17 	ldw	r2,184(r2)
 1803970:	10800098 	cmpnei	r2,r2,2
 1803974:	1000151e 	bne	r2,zero,18039cc <alt_write_value_to_flash+0xb8>
  {
    half_word_value = (alt_u16)(*src_addr);
 1803978:	e0bfff17 	ldw	r2,-4(fp)
 180397c:	10800003 	ldbu	r2,0(r2)
 1803980:	10803fcc 	andi	r2,r2,255
 1803984:	e0bffc0d 	sth	r2,-16(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
 1803988:	e0bfff17 	ldw	r2,-4(fp)
 180398c:	10800044 	addi	r2,r2,1
 1803990:	10800003 	ldbu	r2,0(r2)
 1803994:	10803fcc 	andi	r2,r2,255
 1803998:	1004923a 	slli	r2,r2,8
 180399c:	1007883a 	mov	r3,r2
 18039a0:	e0bffc0b 	ldhu	r2,-16(fp)
 18039a4:	1884b03a 	or	r2,r3,r2
 18039a8:	e0bffc0d 	sth	r2,-16(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
 18039ac:	e0bffd17 	ldw	r2,-12(fp)
 18039b0:	10800a17 	ldw	r2,40(r2)
 18039b4:	1007883a 	mov	r3,r2
 18039b8:	e0bffe17 	ldw	r2,-8(fp)
 18039bc:	1885883a 	add	r2,r3,r2
 18039c0:	e0fffc0b 	ldhu	r3,-16(fp)
 18039c4:	10c0002d 	sthio	r3,0(r2)
 18039c8:	00002706 	br	1803a68 <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 4)
 18039cc:	e0bffd17 	ldw	r2,-12(fp)
 18039d0:	10802e17 	ldw	r2,184(r2)
 18039d4:	10800118 	cmpnei	r2,r2,4
 18039d8:	1000231e 	bne	r2,zero,1803a68 <alt_write_value_to_flash+0x154>
  {
    word_value = (alt_u32)(*src_addr);
 18039dc:	e0bfff17 	ldw	r2,-4(fp)
 18039e0:	10800003 	ldbu	r2,0(r2)
 18039e4:	10803fcc 	andi	r2,r2,255
 18039e8:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
 18039ec:	e0bfff17 	ldw	r2,-4(fp)
 18039f0:	10800044 	addi	r2,r2,1
 18039f4:	10800003 	ldbu	r2,0(r2)
 18039f8:	10803fcc 	andi	r2,r2,255
 18039fc:	1006923a 	slli	r3,r2,8
 1803a00:	e0bffb17 	ldw	r2,-20(fp)
 1803a04:	10c4b03a 	or	r2,r2,r3
 1803a08:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
 1803a0c:	e0bfff17 	ldw	r2,-4(fp)
 1803a10:	10800084 	addi	r2,r2,2
 1803a14:	10800003 	ldbu	r2,0(r2)
 1803a18:	10803fcc 	andi	r2,r2,255
 1803a1c:	1006943a 	slli	r3,r2,16
 1803a20:	e0bffb17 	ldw	r2,-20(fp)
 1803a24:	10c4b03a 	or	r2,r2,r3
 1803a28:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
 1803a2c:	e0bfff17 	ldw	r2,-4(fp)
 1803a30:	108000c4 	addi	r2,r2,3
 1803a34:	10800003 	ldbu	r2,0(r2)
 1803a38:	10803fcc 	andi	r2,r2,255
 1803a3c:	1006963a 	slli	r3,r2,24
 1803a40:	e0bffb17 	ldw	r2,-20(fp)
 1803a44:	10c4b03a 	or	r2,r2,r3
 1803a48:	e0bffb15 	stw	r2,-20(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
 1803a4c:	e0bffd17 	ldw	r2,-12(fp)
 1803a50:	10800a17 	ldw	r2,40(r2)
 1803a54:	1007883a 	mov	r3,r2
 1803a58:	e0bffe17 	ldw	r2,-8(fp)
 1803a5c:	1885883a 	add	r2,r3,r2
 1803a60:	e0fffb17 	ldw	r3,-20(fp)
 1803a64:	10c00035 	stwio	r3,0(r2)
  }

  return;
}
 1803a68:	e037883a 	mov	sp,fp
 1803a6c:	df000017 	ldw	fp,0(sp)
 1803a70:	dec00104 	addi	sp,sp,4
 1803a74:	f800283a 	ret

01803a78 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
 1803a78:	defff304 	addi	sp,sp,-52
 1803a7c:	dfc00c15 	stw	ra,48(sp)
 1803a80:	df000b15 	stw	fp,44(sp)
 1803a84:	df000b04 	addi	fp,sp,44
 1803a88:	e13ffc15 	stw	r4,-16(fp)
 1803a8c:	e17ffd15 	stw	r5,-12(fp)
 1803a90:	e1bffe15 	stw	r6,-8(fp)
 1803a94:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
 1803a98:	e03ffa15 	stw	zero,-24(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
 1803a9c:	e0bffc17 	ldw	r2,-16(fp)
 1803aa0:	10800a17 	ldw	r2,40(r2)
 1803aa4:	1007883a 	mov	r3,r2
 1803aa8:	e0bffd17 	ldw	r2,-12(fp)
 1803aac:	1885883a 	add	r2,r3,r2
 1803ab0:	1009883a 	mov	r4,r2
 1803ab4:	e0bffc17 	ldw	r2,-16(fp)
 1803ab8:	10c02e17 	ldw	r3,184(r2)
 1803abc:	20c5283a 	div	r2,r4,r3
 1803ac0:	10c5383a 	mul	r2,r2,r3
 1803ac4:	2085c83a 	sub	r2,r4,r2
 1803ac8:	e0bff915 	stw	r2,-28(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
 1803acc:	e0bff917 	ldw	r2,-28(fp)
 1803ad0:	1005003a 	cmpeq	r2,r2,zero
 1803ad4:	10003a1e 	bne	r2,zero,1803bc0 <alt_flash_program_block+0x148>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
 1803ad8:	e0bffc17 	ldw	r2,-16(fp)
 1803adc:	10c02e17 	ldw	r3,184(r2)
 1803ae0:	e0bff917 	ldw	r2,-28(fp)
 1803ae4:	1885c83a 	sub	r2,r3,r2
 1803ae8:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
 1803aec:	e03ff615 	stw	zero,-40(fp)
 1803af0:	00001206 	br	1803b3c <alt_flash_program_block+0xc4>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
 1803af4:	e17ff617 	ldw	r5,-40(fp)
 1803af8:	e0bffc17 	ldw	r2,-16(fp)
 1803afc:	10800a17 	ldw	r2,40(r2)
 1803b00:	1009883a 	mov	r4,r2
 1803b04:	e0fffd17 	ldw	r3,-12(fp)
 1803b08:	e0bff917 	ldw	r2,-28(fp)
 1803b0c:	1887c83a 	sub	r3,r3,r2
 1803b10:	e0bff617 	ldw	r2,-40(fp)
 1803b14:	1885883a 	add	r2,r3,r2
 1803b18:	2085883a 	add	r2,r4,r2
 1803b1c:	10800023 	ldbuio	r2,0(r2)
 1803b20:	1007883a 	mov	r3,r2
 1803b24:	e0bffb04 	addi	r2,fp,-20
 1803b28:	1145883a 	add	r2,r2,r5
 1803b2c:	10c00005 	stb	r3,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
 1803b30:	e0bff617 	ldw	r2,-40(fp)
 1803b34:	10800044 	addi	r2,r2,1
 1803b38:	e0bff615 	stw	r2,-40(fp)
 1803b3c:	e0fff617 	ldw	r3,-40(fp)
 1803b40:	e0bff917 	ldw	r2,-28(fp)
 1803b44:	18bfeb16 	blt	r3,r2,1803af4 <alt_flash_program_block+0x7c>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
 1803b48:	e03ff615 	stw	zero,-40(fp)
 1803b4c:	00000e06 	br	1803b88 <alt_flash_program_block+0x110>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
 1803b50:	e0fff917 	ldw	r3,-28(fp)
 1803b54:	e0bff617 	ldw	r2,-40(fp)
 1803b58:	1889883a 	add	r4,r3,r2
 1803b5c:	e0bff617 	ldw	r2,-40(fp)
 1803b60:	1007883a 	mov	r3,r2
 1803b64:	e0bffe17 	ldw	r2,-8(fp)
 1803b68:	1885883a 	add	r2,r3,r2
 1803b6c:	10c00003 	ldbu	r3,0(r2)
 1803b70:	e0bffb04 	addi	r2,fp,-20
 1803b74:	1105883a 	add	r2,r2,r4
 1803b78:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
 1803b7c:	e0bff617 	ldw	r2,-40(fp)
 1803b80:	10800044 	addi	r2,r2,1
 1803b84:	e0bff615 	stw	r2,-40(fp)
 1803b88:	e0fff617 	ldw	r3,-40(fp)
 1803b8c:	e0bff817 	ldw	r2,-32(fp)
 1803b90:	18bfef16 	blt	r3,r2,1803b50 <alt_flash_program_block+0xd8>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
 1803b94:	e0fffd17 	ldw	r3,-12(fp)
 1803b98:	e0bff917 	ldw	r2,-28(fp)
 1803b9c:	188bc83a 	sub	r5,r3,r2
 1803ba0:	e1bffb04 	addi	r6,fp,-20
 1803ba4:	e0800217 	ldw	r2,8(fp)
 1803ba8:	e13ffc17 	ldw	r4,-16(fp)
 1803bac:	103ee83a 	callr	r2
 1803bb0:	e0bffa15 	stw	r2,-24(fp)
    i = unaligned_bytes;
 1803bb4:	e0bff817 	ldw	r2,-32(fp)
 1803bb8:	e0bff615 	stw	r2,-40(fp)
 1803bbc:	00000106 	br	1803bc4 <alt_flash_program_block+0x14c>
  }
  else
  {
    i = 0;
 1803bc0:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
 1803bc4:	e0fffd17 	ldw	r3,-12(fp)
 1803bc8:	e0bfff17 	ldw	r2,-4(fp)
 1803bcc:	1889883a 	add	r4,r3,r2
 1803bd0:	e0bffc17 	ldw	r2,-16(fp)
 1803bd4:	10c02e17 	ldw	r3,184(r2)
 1803bd8:	20c5283a 	div	r2,r4,r3
 1803bdc:	10c5383a 	mul	r2,r2,r3
 1803be0:	2085c83a 	sub	r2,r4,r2
 1803be4:	e0bff715 	stw	r2,-36(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
 1803be8:	00001006 	br	1803c2c <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
 1803bec:	e0fffd17 	ldw	r3,-12(fp)
 1803bf0:	e0bff617 	ldw	r2,-40(fp)
 1803bf4:	188b883a 	add	r5,r3,r2
 1803bf8:	e0bff617 	ldw	r2,-40(fp)
 1803bfc:	1007883a 	mov	r3,r2
 1803c00:	e0bffe17 	ldw	r2,-8(fp)
 1803c04:	188d883a 	add	r6,r3,r2
 1803c08:	e0800217 	ldw	r2,8(fp)
 1803c0c:	e13ffc17 	ldw	r4,-16(fp)
 1803c10:	103ee83a 	callr	r2
 1803c14:	e0bffa15 	stw	r2,-24(fp)
    i += flash->mode_width;     
 1803c18:	e0bffc17 	ldw	r2,-16(fp)
 1803c1c:	10c02e17 	ldw	r3,184(r2)
 1803c20:	e0bff617 	ldw	r2,-40(fp)
 1803c24:	10c5883a 	add	r2,r2,r3
 1803c28:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
 1803c2c:	e0bffa17 	ldw	r2,-24(fp)
 1803c30:	1004c03a 	cmpne	r2,r2,zero
 1803c34:	1000051e 	bne	r2,zero,1803c4c <alt_flash_program_block+0x1d4>
 1803c38:	e0ffff17 	ldw	r3,-4(fp)
 1803c3c:	e0bff717 	ldw	r2,-36(fp)
 1803c40:	1887c83a 	sub	r3,r3,r2
 1803c44:	e0bff617 	ldw	r2,-40(fp)
 1803c48:	10ffe816 	blt	r2,r3,1803bec <alt_flash_program_block+0x174>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
 1803c4c:	e0bff717 	ldw	r2,-36(fp)
 1803c50:	1005003a 	cmpeq	r2,r2,zero
 1803c54:	10003c1e 	bne	r2,zero,1803d48 <alt_flash_program_block+0x2d0>
 1803c58:	e0bffa17 	ldw	r2,-24(fp)
 1803c5c:	1004c03a 	cmpne	r2,r2,zero
 1803c60:	1000391e 	bne	r2,zero,1803d48 <alt_flash_program_block+0x2d0>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
 1803c64:	e0bffc17 	ldw	r2,-16(fp)
 1803c68:	10c02e17 	ldw	r3,184(r2)
 1803c6c:	e0bff717 	ldw	r2,-36(fp)
 1803c70:	1885c83a 	sub	r2,r3,r2
 1803c74:	e0bff915 	stw	r2,-28(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
 1803c78:	e03ff515 	stw	zero,-44(fp)
 1803c7c:	00000e06 	br	1803cb8 <alt_flash_program_block+0x240>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
 1803c80:	e13ff517 	ldw	r4,-44(fp)
 1803c84:	e0bff617 	ldw	r2,-40(fp)
 1803c88:	1007883a 	mov	r3,r2
 1803c8c:	e0bffe17 	ldw	r2,-8(fp)
 1803c90:	1887883a 	add	r3,r3,r2
 1803c94:	e0bff517 	ldw	r2,-44(fp)
 1803c98:	1885883a 	add	r2,r3,r2
 1803c9c:	10c00003 	ldbu	r3,0(r2)
 1803ca0:	e0bffb04 	addi	r2,fp,-20
 1803ca4:	1105883a 	add	r2,r2,r4
 1803ca8:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
 1803cac:	e0bff517 	ldw	r2,-44(fp)
 1803cb0:	10800044 	addi	r2,r2,1
 1803cb4:	e0bff515 	stw	r2,-44(fp)
 1803cb8:	e0fff517 	ldw	r3,-44(fp)
 1803cbc:	e0bff717 	ldw	r2,-36(fp)
 1803cc0:	18bfef16 	blt	r3,r2,1803c80 <alt_flash_program_block+0x208>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
 1803cc4:	e03ff515 	stw	zero,-44(fp)
 1803cc8:	00001406 	br	1803d1c <alt_flash_program_block+0x2a4>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
 1803ccc:	e0fff717 	ldw	r3,-36(fp)
 1803cd0:	e0bff517 	ldw	r2,-44(fp)
 1803cd4:	188b883a 	add	r5,r3,r2
 1803cd8:	e0bffc17 	ldw	r2,-16(fp)
 1803cdc:	10800a17 	ldw	r2,40(r2)
 1803ce0:	1009883a 	mov	r4,r2
 1803ce4:	e0fffd17 	ldw	r3,-12(fp)
 1803ce8:	e0bfff17 	ldw	r2,-4(fp)
 1803cec:	1887883a 	add	r3,r3,r2
 1803cf0:	e0bff517 	ldw	r2,-44(fp)
 1803cf4:	1885883a 	add	r2,r3,r2
 1803cf8:	2085883a 	add	r2,r4,r2
 1803cfc:	10800023 	ldbuio	r2,0(r2)
 1803d00:	1007883a 	mov	r3,r2
 1803d04:	e0bffb04 	addi	r2,fp,-20
 1803d08:	1145883a 	add	r2,r2,r5
 1803d0c:	10c00005 	stb	r3,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
 1803d10:	e0bff517 	ldw	r2,-44(fp)
 1803d14:	10800044 	addi	r2,r2,1
 1803d18:	e0bff515 	stw	r2,-44(fp)
 1803d1c:	e0fff517 	ldw	r3,-44(fp)
 1803d20:	e0bff917 	ldw	r2,-28(fp)
 1803d24:	18bfe916 	blt	r3,r2,1803ccc <alt_flash_program_block+0x254>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
 1803d28:	e0fffd17 	ldw	r3,-12(fp)
 1803d2c:	e0bff617 	ldw	r2,-40(fp)
 1803d30:	188b883a 	add	r5,r3,r2
 1803d34:	e1bffb04 	addi	r6,fp,-20
 1803d38:	e0800217 	ldw	r2,8(fp)
 1803d3c:	e13ffc17 	ldw	r4,-16(fp)
 1803d40:	103ee83a 	callr	r2
 1803d44:	e0bffa15 	stw	r2,-24(fp)
  }

  return ret_code;
 1803d48:	e0bffa17 	ldw	r2,-24(fp)
}
 1803d4c:	e037883a 	mov	sp,fp
 1803d50:	dfc00117 	ldw	ra,4(sp)
 1803d54:	df000017 	ldw	fp,0(sp)
 1803d58:	dec00204 	addi	sp,sp,8
 1803d5c:	f800283a 	ret

01803d60 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
 1803d60:	defffd04 	addi	sp,sp,-12
 1803d64:	df000215 	stw	fp,8(sp)
 1803d68:	df000204 	addi	fp,sp,8
 1803d6c:	e13ffe15 	stw	r4,-8(fp)
 1803d70:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
 1803d74:	e0bffe17 	ldw	r2,-8(fp)
 1803d78:	10800a17 	ldw	r2,40(r2)
 1803d7c:	1007883a 	mov	r3,r2
 1803d80:	e0bfff17 	ldw	r2,-4(fp)
 1803d84:	1885883a 	add	r2,r3,r2
 1803d88:	10800023 	ldbuio	r2,0(r2)
 1803d8c:	10803fcc 	andi	r2,r2,255
}
 1803d90:	e037883a 	mov	sp,fp
 1803d94:	df000017 	ldw	fp,0(sp)
 1803d98:	dec00104 	addi	sp,sp,4
 1803d9c:	f800283a 	ret

01803da0 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
 1803da0:	defffd04 	addi	sp,sp,-12
 1803da4:	df000215 	stw	fp,8(sp)
 1803da8:	df000204 	addi	fp,sp,8
 1803dac:	e13ffe15 	stw	r4,-8(fp)
 1803db0:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
 1803db4:	e0bffe17 	ldw	r2,-8(fp)
 1803db8:	10800a17 	ldw	r2,40(r2)
 1803dbc:	1007883a 	mov	r3,r2
 1803dc0:	e0bfff17 	ldw	r2,-4(fp)
 1803dc4:	1085883a 	add	r2,r2,r2
 1803dc8:	1885883a 	add	r2,r3,r2
 1803dcc:	1080002b 	ldhuio	r2,0(r2)
 1803dd0:	10803fcc 	andi	r2,r2,255
}
 1803dd4:	e037883a 	mov	sp,fp
 1803dd8:	df000017 	ldw	fp,0(sp)
 1803ddc:	dec00104 	addi	sp,sp,4
 1803de0:	f800283a 	ret

01803de4 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
 1803de4:	defffd04 	addi	sp,sp,-12
 1803de8:	df000215 	stw	fp,8(sp)
 1803dec:	df000204 	addi	fp,sp,8
 1803df0:	e13ffe15 	stw	r4,-8(fp)
 1803df4:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
 1803df8:	e0bffe17 	ldw	r2,-8(fp)
 1803dfc:	10800a17 	ldw	r2,40(r2)
 1803e00:	1007883a 	mov	r3,r2
 1803e04:	e0bfff17 	ldw	r2,-4(fp)
 1803e08:	1085883a 	add	r2,r2,r2
 1803e0c:	1085883a 	add	r2,r2,r2
 1803e10:	1885883a 	add	r2,r3,r2
 1803e14:	10800037 	ldwio	r2,0(r2)
 1803e18:	10803fcc 	andi	r2,r2,255
}
 1803e1c:	e037883a 	mov	sp,fp
 1803e20:	df000017 	ldw	fp,0(sp)
 1803e24:	dec00104 	addi	sp,sp,4
 1803e28:	f800283a 	ret

01803e2c <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
 1803e2c:	defffc04 	addi	sp,sp,-16
 1803e30:	df000315 	stw	fp,12(sp)
 1803e34:	df000304 	addi	fp,sp,12
 1803e38:	e13ffd15 	stw	r4,-12(fp)
 1803e3c:	e17ffe15 	stw	r5,-8(fp)
 1803e40:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
 1803e44:	e0fffd17 	ldw	r3,-12(fp)
 1803e48:	e0bffe17 	ldw	r2,-8(fp)
 1803e4c:	1885883a 	add	r2,r3,r2
 1803e50:	e0ffff03 	ldbu	r3,-4(fp)
 1803e54:	10c00025 	stbio	r3,0(r2)
  return;
}
 1803e58:	e037883a 	mov	sp,fp
 1803e5c:	df000017 	ldw	fp,0(sp)
 1803e60:	dec00104 	addi	sp,sp,4
 1803e64:	f800283a 	ret

01803e68 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
 1803e68:	defffc04 	addi	sp,sp,-16
 1803e6c:	df000315 	stw	fp,12(sp)
 1803e70:	df000304 	addi	fp,sp,12
 1803e74:	e13ffd15 	stw	r4,-12(fp)
 1803e78:	e17ffe15 	stw	r5,-8(fp)
 1803e7c:	e1bfff05 	stb	r6,-4(fp)
  if (offset % 2)
 1803e80:	e0bffe17 	ldw	r2,-8(fp)
 1803e84:	1080004c 	andi	r2,r2,1
 1803e88:	10803fcc 	andi	r2,r2,255
 1803e8c:	1005003a 	cmpeq	r2,r2,zero
 1803e90:	1000081e 	bne	r2,zero,1803eb4 <alt_write_flash_command_16bit_device_8bit_mode+0x4c>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
 1803e94:	e0bffe17 	ldw	r2,-8(fp)
 1803e98:	1085883a 	add	r2,r2,r2
 1803e9c:	1007883a 	mov	r3,r2
 1803ea0:	e0bffd17 	ldw	r2,-12(fp)
 1803ea4:	1885883a 	add	r2,r3,r2
 1803ea8:	e0ffff03 	ldbu	r3,-4(fp)
 1803eac:	10c00025 	stbio	r3,0(r2)
 1803eb0:	00000806 	br	1803ed4 <alt_write_flash_command_16bit_device_8bit_mode+0x6c>
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
 1803eb4:	e0bffe17 	ldw	r2,-8(fp)
 1803eb8:	1085883a 	add	r2,r2,r2
 1803ebc:	1007883a 	mov	r3,r2
 1803ec0:	e0bffd17 	ldw	r2,-12(fp)
 1803ec4:	1885883a 	add	r2,r3,r2
 1803ec8:	10800044 	addi	r2,r2,1
 1803ecc:	e0ffff03 	ldbu	r3,-4(fp)
 1803ed0:	10c00025 	stbio	r3,0(r2)
  }
  return;
}
 1803ed4:	e037883a 	mov	sp,fp
 1803ed8:	df000017 	ldw	fp,0(sp)
 1803edc:	dec00104 	addi	sp,sp,4
 1803ee0:	f800283a 	ret

01803ee4 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
 1803ee4:	defffc04 	addi	sp,sp,-16
 1803ee8:	df000315 	stw	fp,12(sp)
 1803eec:	df000304 	addi	fp,sp,12
 1803ef0:	e13ffd15 	stw	r4,-12(fp)
 1803ef4:	e17ffe15 	stw	r5,-8(fp)
 1803ef8:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
 1803efc:	e0bffe17 	ldw	r2,-8(fp)
 1803f00:	1085883a 	add	r2,r2,r2
 1803f04:	1085883a 	add	r2,r2,r2
 1803f08:	1007883a 	mov	r3,r2
 1803f0c:	e0bffd17 	ldw	r2,-12(fp)
 1803f10:	1885883a 	add	r2,r3,r2
 1803f14:	e0ffff03 	ldbu	r3,-4(fp)
 1803f18:	10c00025 	stbio	r3,0(r2)
  return;
}
 1803f1c:	e037883a 	mov	sp,fp
 1803f20:	df000017 	ldw	fp,0(sp)
 1803f24:	dec00104 	addi	sp,sp,4
 1803f28:	f800283a 	ret

01803f2c <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
 1803f2c:	defffc04 	addi	sp,sp,-16
 1803f30:	df000315 	stw	fp,12(sp)
 1803f34:	df000304 	addi	fp,sp,12
 1803f38:	e13ffd15 	stw	r4,-12(fp)
 1803f3c:	e17ffe15 	stw	r5,-8(fp)
 1803f40:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
 1803f44:	e0bffe17 	ldw	r2,-8(fp)
 1803f48:	1085883a 	add	r2,r2,r2
 1803f4c:	1007883a 	mov	r3,r2
 1803f50:	e0bffd17 	ldw	r2,-12(fp)
 1803f54:	1885883a 	add	r2,r3,r2
 1803f58:	e0ffff03 	ldbu	r3,-4(fp)
 1803f5c:	10c0002d 	sthio	r3,0(r2)
  return;
}
 1803f60:	e037883a 	mov	sp,fp
 1803f64:	df000017 	ldw	fp,0(sp)
 1803f68:	dec00104 	addi	sp,sp,4
 1803f6c:	f800283a 	ret

01803f70 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
 1803f70:	defffc04 	addi	sp,sp,-16
 1803f74:	df000315 	stw	fp,12(sp)
 1803f78:	df000304 	addi	fp,sp,12
 1803f7c:	e13ffd15 	stw	r4,-12(fp)
 1803f80:	e17ffe15 	stw	r5,-8(fp)
 1803f84:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
 1803f88:	e0bffe17 	ldw	r2,-8(fp)
 1803f8c:	1085883a 	add	r2,r2,r2
 1803f90:	1085883a 	add	r2,r2,r2
 1803f94:	1007883a 	mov	r3,r2
 1803f98:	e0bffd17 	ldw	r2,-12(fp)
 1803f9c:	1885883a 	add	r2,r3,r2
 1803fa0:	e0ffff03 	ldbu	r3,-4(fp)
 1803fa4:	10c0002d 	sthio	r3,0(r2)
  return;
}
 1803fa8:	e037883a 	mov	sp,fp
 1803fac:	df000017 	ldw	fp,0(sp)
 1803fb0:	dec00104 	addi	sp,sp,4
 1803fb4:	f800283a 	ret

01803fb8 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
 1803fb8:	defffc04 	addi	sp,sp,-16
 1803fbc:	df000315 	stw	fp,12(sp)
 1803fc0:	df000304 	addi	fp,sp,12
 1803fc4:	e13ffd15 	stw	r4,-12(fp)
 1803fc8:	e17ffe15 	stw	r5,-8(fp)
 1803fcc:	e1bfff05 	stb	r6,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
 1803fd0:	e0bffe17 	ldw	r2,-8(fp)
 1803fd4:	1085883a 	add	r2,r2,r2
 1803fd8:	1085883a 	add	r2,r2,r2
 1803fdc:	1007883a 	mov	r3,r2
 1803fe0:	e0bffd17 	ldw	r2,-12(fp)
 1803fe4:	1885883a 	add	r2,r3,r2
 1803fe8:	e0ffff03 	ldbu	r3,-4(fp)
 1803fec:	10c00035 	stwio	r3,0(r2)
  return;
}
 1803ff0:	e037883a 	mov	sp,fp
 1803ff4:	df000017 	ldw	fp,0(sp)
 1803ff8:	dec00104 	addi	sp,sp,4
 1803ffc:	f800283a 	ret

01804000 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
 1804000:	defffd04 	addi	sp,sp,-12
 1804004:	df000215 	stw	fp,8(sp)
 1804008:	df000204 	addi	fp,sp,8
 180400c:	e13ffe15 	stw	r4,-8(fp)
 1804010:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
 1804014:	e0bfff17 	ldw	r2,-4(fp)
 1804018:	10c03fcc 	andi	r3,r2,255
 180401c:	e0bffe17 	ldw	r2,-8(fp)
 1804020:	10c00025 	stbio	r3,0(r2)
  return;
}
 1804024:	e037883a 	mov	sp,fp
 1804028:	df000017 	ldw	fp,0(sp)
 180402c:	dec00104 	addi	sp,sp,4
 1804030:	f800283a 	ret

01804034 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
 1804034:	defffd04 	addi	sp,sp,-12
 1804038:	df000215 	stw	fp,8(sp)
 180403c:	df000204 	addi	fp,sp,8
 1804040:	e13ffe15 	stw	r4,-8(fp)
 1804044:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
 1804048:	e0bfff17 	ldw	r2,-4(fp)
 180404c:	10ffffcc 	andi	r3,r2,65535
 1804050:	e0bffe17 	ldw	r2,-8(fp)
 1804054:	10c0002d 	sthio	r3,0(r2)
  return;
}
 1804058:	e037883a 	mov	sp,fp
 180405c:	df000017 	ldw	fp,0(sp)
 1804060:	dec00104 	addi	sp,sp,4
 1804064:	f800283a 	ret

01804068 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
 1804068:	defffd04 	addi	sp,sp,-12
 180406c:	df000215 	stw	fp,8(sp)
 1804070:	df000204 	addi	fp,sp,8
 1804074:	e13ffe15 	stw	r4,-8(fp)
 1804078:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
 180407c:	e0ffff17 	ldw	r3,-4(fp)
 1804080:	e0bffe17 	ldw	r2,-8(fp)
 1804084:	10c00035 	stwio	r3,0(r2)
  return;
}
 1804088:	e037883a 	mov	sp,fp
 180408c:	df000017 	ldw	fp,0(sp)
 1804090:	dec00104 	addi	sp,sp,4
 1804094:	f800283a 	ret

01804098 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
 1804098:	defffb04 	addi	sp,sp,-20
 180409c:	df000415 	stw	fp,16(sp)
 18040a0:	df000404 	addi	fp,sp,16
 18040a4:	e13ffd15 	stw	r4,-12(fp)
  int ret_code = 0;
 18040a8:	e03ffc15 	stw	zero,-16(fp)
  
  switch(flash->mode_width)
 18040ac:	e0bffd17 	ldw	r2,-12(fp)
 18040b0:	10802e17 	ldw	r2,184(r2)
 18040b4:	e0bfff15 	stw	r2,-4(fp)
 18040b8:	e0ffff17 	ldw	r3,-4(fp)
 18040bc:	188000a0 	cmpeqi	r2,r3,2
 18040c0:	1000261e 	bne	r2,zero,180415c <alt_set_flash_width_func+0xc4>
 18040c4:	e0ffff17 	ldw	r3,-4(fp)
 18040c8:	18800120 	cmpeqi	r2,r3,4
 18040cc:	1000391e 	bne	r2,zero,18041b4 <alt_set_flash_width_func+0x11c>
 18040d0:	e0ffff17 	ldw	r3,-4(fp)
 18040d4:	18800060 	cmpeqi	r2,r3,1
 18040d8:	1000011e 	bne	r2,zero,18040e0 <alt_set_flash_width_func+0x48>
 18040dc:	00003e06 	br	18041d8 <alt_set_flash_width_func+0x140>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
 18040e0:	e0fffd17 	ldw	r3,-12(fp)
 18040e4:	00806034 	movhi	r2,384
 18040e8:	10900004 	addi	r2,r2,16384
 18040ec:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 1)
 18040f0:	e0bffd17 	ldw	r2,-12(fp)
 18040f4:	10802f17 	ldw	r2,188(r2)
 18040f8:	10800058 	cmpnei	r2,r2,1
 18040fc:	1000051e 	bne	r2,zero,1804114 <alt_set_flash_width_func+0x7c>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
 1804100:	e0fffd17 	ldw	r3,-12(fp)
 1804104:	00806034 	movhi	r2,384
 1804108:	108f8b04 	addi	r2,r2,15916
 180410c:	18803315 	stw	r2,204(r3)
 1804110:	00003306 	br	18041e0 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 2)
 1804114:	e0bffd17 	ldw	r2,-12(fp)
 1804118:	10802f17 	ldw	r2,188(r2)
 180411c:	10800098 	cmpnei	r2,r2,2
 1804120:	1000051e 	bne	r2,zero,1804138 <alt_set_flash_width_func+0xa0>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
 1804124:	e0fffd17 	ldw	r3,-12(fp)
 1804128:	00806034 	movhi	r2,384
 180412c:	108f9a04 	addi	r2,r2,15976
 1804130:	18803315 	stw	r2,204(r3)
 1804134:	00002a06 	br	18041e0 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
 1804138:	e0bffd17 	ldw	r2,-12(fp)
 180413c:	10802f17 	ldw	r2,188(r2)
 1804140:	10800118 	cmpnei	r2,r2,4
 1804144:	1000261e 	bne	r2,zero,18041e0 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
 1804148:	e0fffd17 	ldw	r3,-12(fp)
 180414c:	00806034 	movhi	r2,384
 1804150:	108fb904 	addi	r2,r2,16100
 1804154:	18803315 	stw	r2,204(r3)
      }
      break;
 1804158:	00002106 	br	18041e0 <alt_set_flash_width_func+0x148>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
 180415c:	e0fffd17 	ldw	r3,-12(fp)
 1804160:	00806034 	movhi	r2,384
 1804164:	10900d04 	addi	r2,r2,16436
 1804168:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 2)
 180416c:	e0bffd17 	ldw	r2,-12(fp)
 1804170:	10802f17 	ldw	r2,188(r2)
 1804174:	10800098 	cmpnei	r2,r2,2
 1804178:	1000051e 	bne	r2,zero,1804190 <alt_set_flash_width_func+0xf8>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
 180417c:	e0fffd17 	ldw	r3,-12(fp)
 1804180:	00806034 	movhi	r2,384
 1804184:	108fcb04 	addi	r2,r2,16172
 1804188:	18803315 	stw	r2,204(r3)
 180418c:	00001406 	br	18041e0 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
 1804190:	e0bffd17 	ldw	r2,-12(fp)
 1804194:	10802f17 	ldw	r2,188(r2)
 1804198:	10800118 	cmpnei	r2,r2,4
 180419c:	1000101e 	bne	r2,zero,18041e0 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
 18041a0:	e0fffd17 	ldw	r3,-12(fp)
 18041a4:	00806034 	movhi	r2,384
 18041a8:	108fdc04 	addi	r2,r2,16240
 18041ac:	18803315 	stw	r2,204(r3)
      }

      break;
 18041b0:	00000b06 	br	18041e0 <alt_set_flash_width_func+0x148>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
 18041b4:	e0fffd17 	ldw	r3,-12(fp)
 18041b8:	00806034 	movhi	r2,384
 18041bc:	10901a04 	addi	r2,r2,16488
 18041c0:	18803515 	stw	r2,212(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
 18041c4:	e0fffd17 	ldw	r3,-12(fp)
 18041c8:	00806034 	movhi	r2,384
 18041cc:	108fee04 	addi	r2,r2,16312
 18041d0:	18803315 	stw	r2,204(r3)
      break;
 18041d4:	00000206 	br	18041e0 <alt_set_flash_width_func+0x148>
    }
    default:
    {
      ret_code = -EACCES;
 18041d8:	00bffcc4 	movi	r2,-13
 18041dc:	e0bffc15 	stw	r2,-16(fp)
    }
  }

  if (!ret_code)
 18041e0:	e0bffc17 	ldw	r2,-16(fp)
 18041e4:	1004c03a 	cmpne	r2,r2,zero
 18041e8:	10001e1e 	bne	r2,zero,1804264 <alt_set_flash_width_func+0x1cc>
  {
    switch(flash->device_width)
 18041ec:	e0bffd17 	ldw	r2,-12(fp)
 18041f0:	10802f17 	ldw	r2,188(r2)
 18041f4:	e0bffe15 	stw	r2,-8(fp)
 18041f8:	e0fffe17 	ldw	r3,-8(fp)
 18041fc:	188000a0 	cmpeqi	r2,r3,2
 1804200:	10000c1e 	bne	r2,zero,1804234 <alt_set_flash_width_func+0x19c>
 1804204:	e0fffe17 	ldw	r3,-8(fp)
 1804208:	18800120 	cmpeqi	r2,r3,4
 180420c:	10000e1e 	bne	r2,zero,1804248 <alt_set_flash_width_func+0x1b0>
 1804210:	e0fffe17 	ldw	r3,-8(fp)
 1804214:	18800060 	cmpeqi	r2,r3,1
 1804218:	1000011e 	bne	r2,zero,1804220 <alt_set_flash_width_func+0x188>
 180421c:	00000f06 	br	180425c <alt_set_flash_width_func+0x1c4>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
 1804220:	e0fffd17 	ldw	r3,-12(fp)
 1804224:	00806034 	movhi	r2,384
 1804228:	108f5804 	addi	r2,r2,15712
 180422c:	18803415 	stw	r2,208(r3)
        break;
 1804230:	00000c06 	br	1804264 <alt_set_flash_width_func+0x1cc>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
 1804234:	e0fffd17 	ldw	r3,-12(fp)
 1804238:	00806034 	movhi	r2,384
 180423c:	108f6804 	addi	r2,r2,15776
 1804240:	18803415 	stw	r2,208(r3)
        break;
 1804244:	00000706 	br	1804264 <alt_set_flash_width_func+0x1cc>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
 1804248:	e0fffd17 	ldw	r3,-12(fp)
 180424c:	00806034 	movhi	r2,384
 1804250:	108f7904 	addi	r2,r2,15844
 1804254:	18803415 	stw	r2,208(r3)
        break;
 1804258:	00000206 	br	1804264 <alt_set_flash_width_func+0x1cc>
      }
      default:
      {
        ret_code = -EACCES;
 180425c:	00bffcc4 	movi	r2,-13
 1804260:	e0bffc15 	stw	r2,-16(fp)
      }
    }
  }

  return ret_code;
 1804264:	e0bffc17 	ldw	r2,-16(fp)
}
 1804268:	e037883a 	mov	sp,fp
 180426c:	df000017 	ldw	fp,0(sp)
 1804270:	dec00104 	addi	sp,sp,4
 1804274:	f800283a 	ret

01804278 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
 1804278:	defffc04 	addi	sp,sp,-16
 180427c:	df000315 	stw	fp,12(sp)
 1804280:	df000304 	addi	fp,sp,12
 1804284:	e13ffe15 	stw	r4,-8(fp)
  int ret_code = 0;
 1804288:	e03ffd15 	stw	zero,-12(fp)
 
  switch(flash->algorithm)
 180428c:	e0bffe17 	ldw	r2,-8(fp)
 1804290:	10802d17 	ldw	r2,180(r2)
 1804294:	e0bfff15 	stw	r2,-4(fp)
 1804298:	e0ffff17 	ldw	r3,-4(fp)
 180429c:	188000a0 	cmpeqi	r2,r3,2
 18042a0:	1000071e 	bne	r2,zero,18042c0 <alt_set_flash_algorithm_func+0x48>
 18042a4:	e0ffff17 	ldw	r3,-4(fp)
 18042a8:	188000e0 	cmpeqi	r2,r3,3
 18042ac:	10000d1e 	bne	r2,zero,18042e4 <alt_set_flash_algorithm_func+0x6c>
 18042b0:	e0ffff17 	ldw	r3,-4(fp)
 18042b4:	18800060 	cmpeqi	r2,r3,1
 18042b8:	10000a1e 	bne	r2,zero,18042e4 <alt_set_flash_algorithm_func+0x6c>
 18042bc:	00001206 	br	1804308 <alt_set_flash_algorithm_func+0x90>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
 18042c0:	e0fffe17 	ldw	r3,-8(fp)
 18042c4:	00806074 	movhi	r2,385
 18042c8:	10a0f704 	addi	r2,r2,-31780
 18042cc:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
 18042d0:	e0fffe17 	ldw	r3,-8(fp)
 18042d4:	00806074 	movhi	r2,385
 18042d8:	10a0dd04 	addi	r2,r2,-31884
 18042dc:	18800915 	stw	r2,36(r3)
      break;
 18042e0:	00000b06 	br	1804310 <alt_set_flash_algorithm_func+0x98>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
 18042e4:	e0fffe17 	ldw	r3,-8(fp)
 18042e8:	00806074 	movhi	r2,385
 18042ec:	10a21604 	addi	r2,r2,-30632
 18042f0:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
 18042f4:	e0fffe17 	ldw	r3,-8(fp)
 18042f8:	00806074 	movhi	r2,385
 18042fc:	10a1f504 	addi	r2,r2,-30764
 1804300:	18800915 	stw	r2,36(r3)
      break;
 1804304:	00000206 	br	1804310 <alt_set_flash_algorithm_func+0x98>
    }
    default:
    {
      ret_code = -EIO;
 1804308:	00bffec4 	movi	r2,-5
 180430c:	e0bffd15 	stw	r2,-12(fp)
    }
  } 
  return ret_code;  
 1804310:	e0bffd17 	ldw	r2,-12(fp)
}
 1804314:	e037883a 	mov	sp,fp
 1804318:	df000017 	ldw	fp,0(sp)
 180431c:	dec00104 	addi	sp,sp,4
 1804320:	f800283a 	ret

01804324 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
 1804324:	defffb04 	addi	sp,sp,-20
 1804328:	dfc00415 	stw	ra,16(sp)
 180432c:	df000315 	stw	fp,12(sp)
 1804330:	df000304 	addi	fp,sp,12
 1804334:	e13ffe15 	stw	r4,-8(fp)
 1804338:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
 180433c:	e0bffe17 	ldw	r2,-8(fp)
 1804340:	10803417 	ldw	r2,208(r2)
 1804344:	e13ffe17 	ldw	r4,-8(fp)
 1804348:	e17fff17 	ldw	r5,-4(fp)
 180434c:	103ee83a 	callr	r2
 1804350:	10803fcc 	andi	r2,r2,255
 1804354:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
 1804358:	e0bffe17 	ldw	r2,-8(fp)
 180435c:	10c03417 	ldw	r3,208(r2)
 1804360:	e0bfff17 	ldw	r2,-4(fp)
 1804364:	11400044 	addi	r5,r2,1
 1804368:	e13ffe17 	ldw	r4,-8(fp)
 180436c:	183ee83a 	callr	r3
 1804370:	10803fcc 	andi	r2,r2,255
 1804374:	1004923a 	slli	r2,r2,8
 1804378:	1007883a 	mov	r3,r2
 180437c:	e0bffd0b 	ldhu	r2,-12(fp)
 1804380:	1884b03a 	or	r2,r3,r2
 1804384:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
 1804388:	e0bffd0b 	ldhu	r2,-12(fp)
}
 180438c:	e037883a 	mov	sp,fp
 1804390:	dfc00117 	ldw	ra,4(sp)
 1804394:	df000017 	ldw	fp,0(sp)
 1804398:	dec00204 	addi	sp,sp,8
 180439c:	f800283a 	ret

018043a0 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
 18043a0:	defff204 	addi	sp,sp,-56
 18043a4:	dfc00d15 	stw	ra,52(sp)
 18043a8:	df000c15 	stw	fp,48(sp)
 18043ac:	dc000b15 	stw	r16,44(sp)
 18043b0:	df000b04 	addi	fp,sp,44
 18043b4:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
 18043b8:	e03ffb15 	stw	zero,-20(fp)
  int   size = 0;
 18043bc:	e03ffa15 	stw	zero,-24(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
 18043c0:	e03ff615 	stw	zero,-40(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
 18043c4:	e13fff17 	ldw	r4,-4(fp)
 18043c8:	18050cc0 	call	18050cc <alt_check_primary_table>
 18043cc:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
 18043d0:	e0bffb17 	ldw	r2,-20(fp)
 18043d4:	1004c03a 	cmpne	r2,r2,zero
 18043d8:	10014a1e 	bne	r2,zero,1804904 <alt_read_cfi_table+0x564>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
 18043dc:	e0bfff17 	ldw	r2,-4(fp)
 18043e0:	10803417 	ldw	r2,208(r2)
 18043e4:	e13fff17 	ldw	r4,-4(fp)
 18043e8:	014004c4 	movi	r5,19
 18043ec:	103ee83a 	callr	r2
 18043f0:	10c03fcc 	andi	r3,r2,255
 18043f4:	e0bfff17 	ldw	r2,-4(fp)
 18043f8:	10c02d15 	stw	r3,180(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
 18043fc:	e0bfff17 	ldw	r2,-4(fp)
 1804400:	10803417 	ldw	r2,208(r2)
 1804404:	e13fff17 	ldw	r4,-4(fp)
 1804408:	014007c4 	movi	r5,31
 180440c:	103ee83a 	callr	r2
 1804410:	10803fcc 	andi	r2,r2,255
 1804414:	e0bff815 	stw	r2,-32(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
 1804418:	e0bfff17 	ldw	r2,-4(fp)
 180441c:	10803417 	ldw	r2,208(r2)
 1804420:	e13fff17 	ldw	r4,-4(fp)
 1804424:	014008c4 	movi	r5,35
 1804428:	103ee83a 	callr	r2
 180442c:	10803fcc 	andi	r2,r2,255
 1804430:	e0bff715 	stw	r2,-36(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
 1804434:	e0bff817 	ldw	r2,-32(fp)
 1804438:	1005003a 	cmpeq	r2,r2,zero
 180443c:	1000031e 	bne	r2,zero,180444c <alt_read_cfi_table+0xac>
 1804440:	e0bff717 	ldw	r2,-36(fp)
 1804444:	1004c03a 	cmpne	r2,r2,zero
 1804448:	1000041e 	bne	r2,zero,180445c <alt_read_cfi_table+0xbc>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
 180444c:	e0ffff17 	ldw	r3,-4(fp)
 1804450:	0080fa04 	movi	r2,1000
 1804454:	18803015 	stw	r2,192(r3)
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
    max_timeout = (*flash->read_query)( flash, 0x23);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
 1804458:	00000706 	br	1804478 <alt_read_cfi_table+0xd8>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
 180445c:	00c00044 	movi	r3,1
 1804460:	e0bff817 	ldw	r2,-32(fp)
 1804464:	1886983a 	sll	r3,r3,r2
 1804468:	e0bff717 	ldw	r2,-36(fp)
 180446c:	1886983a 	sll	r3,r3,r2
 1804470:	e0bfff17 	ldw	r2,-4(fp)
 1804474:	10c03015 	stw	r3,192(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
 1804478:	e0bfff17 	ldw	r2,-4(fp)
 180447c:	10803417 	ldw	r2,208(r2)
 1804480:	e13fff17 	ldw	r4,-4(fp)
 1804484:	01400844 	movi	r5,33
 1804488:	103ee83a 	callr	r2
 180448c:	10803fcc 	andi	r2,r2,255
 1804490:	e0bff815 	stw	r2,-32(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
 1804494:	e0bfff17 	ldw	r2,-4(fp)
 1804498:	10803417 	ldw	r2,208(r2)
 180449c:	e13fff17 	ldw	r4,-4(fp)
 18044a0:	01400944 	movi	r5,37
 18044a4:	103ee83a 	callr	r2
 18044a8:	10803fcc 	andi	r2,r2,255
 18044ac:	e0bff715 	stw	r2,-36(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
 18044b0:	e0bff817 	ldw	r2,-32(fp)
 18044b4:	1005003a 	cmpeq	r2,r2,zero
 18044b8:	1000031e 	bne	r2,zero,18044c8 <alt_read_cfi_table+0x128>
 18044bc:	e0bff717 	ldw	r2,-36(fp)
 18044c0:	1004c03a 	cmpne	r2,r2,zero
 18044c4:	1000051e 	bne	r2,zero,18044dc <alt_read_cfi_table+0x13c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
 18044c8:	e0ffff17 	ldw	r3,-4(fp)
 18044cc:	00804c74 	movhi	r2,305
 18044d0:	108b4004 	addi	r2,r2,11520
 18044d4:	18803115 	stw	r2,196(r3)
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
    max_timeout = (*flash->read_query)( flash, 0x25);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
 18044d8:	00000806 	br	18044fc <alt_read_cfi_table+0x15c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
 18044dc:	00c00044 	movi	r3,1
 18044e0:	e0bff817 	ldw	r2,-32(fp)
 18044e4:	1886983a 	sll	r3,r3,r2
 18044e8:	e0bff717 	ldw	r2,-36(fp)
 18044ec:	1884983a 	sll	r2,r3,r2
 18044f0:	10c0fa24 	muli	r3,r2,1000
 18044f4:	e0bfff17 	ldw	r2,-4(fp)
 18044f8:	10c03115 	stw	r3,196(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
 18044fc:	e0bfff17 	ldw	r2,-4(fp)
 1804500:	10803417 	ldw	r2,208(r2)
 1804504:	e13fff17 	ldw	r4,-4(fp)
 1804508:	014009c4 	movi	r5,39
 180450c:	103ee83a 	callr	r2
 1804510:	10c03fcc 	andi	r3,r2,255
 1804514:	00800044 	movi	r2,1
 1804518:	10c4983a 	sll	r2,r2,r3
 180451c:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
 1804520:	e0bfff17 	ldw	r2,-4(fp)
 1804524:	10803417 	ldw	r2,208(r2)
 1804528:	e13fff17 	ldw	r4,-4(fp)
 180452c:	01400b04 	movi	r5,44
 1804530:	103ee83a 	callr	r2
 1804534:	10c03fcc 	andi	r3,r2,255
 1804538:	e0bfff17 	ldw	r2,-4(fp)
 180453c:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
 1804540:	e0bfff17 	ldw	r2,-4(fp)
 1804544:	10800c17 	ldw	r2,48(r2)
 1804548:	10800250 	cmplti	r2,r2,9
 180454c:	1000031e 	bne	r2,zero,180455c <alt_read_cfi_table+0x1bc>
    {
      ret_code = -ENOMEM;
 1804550:	00bffd04 	movi	r2,-12
 1804554:	e0bffb15 	stw	r2,-20(fp)
 1804558:	00005e06 	br	18046d4 <alt_read_cfi_table+0x334>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
 180455c:	e03ffe15 	stw	zero,-8(fp)
 1804560:	00005306 	br	18046b0 <alt_read_cfi_table+0x310>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
 1804564:	e43ffe17 	ldw	r16,-8(fp)
 1804568:	e0bffe17 	ldw	r2,-8(fp)
 180456c:	1085883a 	add	r2,r2,r2
 1804570:	1085883a 	add	r2,r2,r2
 1804574:	11400b44 	addi	r5,r2,45
 1804578:	e13fff17 	ldw	r4,-4(fp)
 180457c:	18043240 	call	1804324 <alt_read_16bit_query_entry>
 1804580:	113fffcc 	andi	r4,r2,65535
 1804584:	e0ffff17 	ldw	r3,-4(fp)
 1804588:	8004913a 	slli	r2,r16,4
 180458c:	10c5883a 	add	r2,r2,r3
 1804590:	10800f04 	addi	r2,r2,60
 1804594:	11000015 	stw	r4,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
 1804598:	e17ffe17 	ldw	r5,-8(fp)
 180459c:	e0bffe17 	ldw	r2,-8(fp)
 18045a0:	e0ffff17 	ldw	r3,-4(fp)
 18045a4:	1004913a 	slli	r2,r2,4
 18045a8:	10c5883a 	add	r2,r2,r3
 18045ac:	10800f04 	addi	r2,r2,60
 18045b0:	10800017 	ldw	r2,0(r2)
 18045b4:	11000044 	addi	r4,r2,1
 18045b8:	e0ffff17 	ldw	r3,-4(fp)
 18045bc:	2804913a 	slli	r2,r5,4
 18045c0:	10c5883a 	add	r2,r2,r3
 18045c4:	10800f04 	addi	r2,r2,60
 18045c8:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
 18045cc:	e43ffe17 	ldw	r16,-8(fp)
 18045d0:	e0bffe17 	ldw	r2,-8(fp)
 18045d4:	1085883a 	add	r2,r2,r2
 18045d8:	1085883a 	add	r2,r2,r2
 18045dc:	11400bc4 	addi	r5,r2,47
 18045e0:	e13fff17 	ldw	r4,-4(fp)
 18045e4:	18043240 	call	1804324 <alt_read_16bit_query_entry>
 18045e8:	113fffcc 	andi	r4,r2,65535
 18045ec:	e0ffff17 	ldw	r3,-4(fp)
 18045f0:	8004913a 	slli	r2,r16,4
 18045f4:	10c5883a 	add	r2,r2,r3
 18045f8:	10801004 	addi	r2,r2,64
 18045fc:	11000015 	stw	r4,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
 1804600:	e17ffe17 	ldw	r5,-8(fp)
 1804604:	e0bffe17 	ldw	r2,-8(fp)
 1804608:	e0ffff17 	ldw	r3,-4(fp)
 180460c:	1004913a 	slli	r2,r2,4
 1804610:	10c5883a 	add	r2,r2,r3
 1804614:	10801004 	addi	r2,r2,64
 1804618:	10800017 	ldw	r2,0(r2)
 180461c:	1008923a 	slli	r4,r2,8
 1804620:	e0ffff17 	ldw	r3,-4(fp)
 1804624:	2804913a 	slli	r2,r5,4
 1804628:	10c5883a 	add	r2,r2,r3
 180462c:	10801004 	addi	r2,r2,64
 1804630:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].region_size = 
 1804634:	e17ffe17 	ldw	r5,-8(fp)
 1804638:	e0bffe17 	ldw	r2,-8(fp)
 180463c:	e0ffff17 	ldw	r3,-4(fp)
 1804640:	1004913a 	slli	r2,r2,4
 1804644:	10c5883a 	add	r2,r2,r3
 1804648:	10800f04 	addi	r2,r2,60
 180464c:	11000017 	ldw	r4,0(r2)
 1804650:	e0bffe17 	ldw	r2,-8(fp)
 1804654:	e0ffff17 	ldw	r3,-4(fp)
 1804658:	1004913a 	slli	r2,r2,4
 180465c:	10c5883a 	add	r2,r2,r3
 1804660:	10801004 	addi	r2,r2,64
 1804664:	10800017 	ldw	r2,0(r2)
 1804668:	2089383a 	mul	r4,r4,r2
 180466c:	e0ffff17 	ldw	r3,-4(fp)
 1804670:	2804913a 	slli	r2,r5,4
 1804674:	10c5883a 	add	r2,r2,r3
 1804678:	10800e04 	addi	r2,r2,56
 180467c:	11000015 	stw	r4,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
 1804680:	e0bffe17 	ldw	r2,-8(fp)
 1804684:	e0ffff17 	ldw	r3,-4(fp)
 1804688:	1004913a 	slli	r2,r2,4
 180468c:	10c5883a 	add	r2,r2,r3
 1804690:	10800e04 	addi	r2,r2,56
 1804694:	10c00017 	ldw	r3,0(r2)
 1804698:	e0bffa17 	ldw	r2,-24(fp)
 180469c:	10c5883a 	add	r2,r2,r3
 18046a0:	e0bffa15 	stw	r2,-24(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
 18046a4:	e0bffe17 	ldw	r2,-8(fp)
 18046a8:	10800044 	addi	r2,r2,1
 18046ac:	e0bffe15 	stw	r2,-8(fp)
 18046b0:	e0bfff17 	ldw	r2,-4(fp)
 18046b4:	10c00c17 	ldw	r3,48(r2)
 18046b8:	e0bffe17 	ldw	r2,-8(fp)
 18046bc:	10ffa916 	blt	r2,r3,1804564 <alt_read_cfi_table+0x1c4>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
 18046c0:	e0fffa17 	ldw	r3,-24(fp)
 18046c4:	e0bffc17 	ldw	r2,-16(fp)
 18046c8:	18800226 	beq	r3,r2,18046d4 <alt_read_cfi_table+0x334>
      {
        ret_code = -ENODEV;
 18046cc:	00bffb44 	movi	r2,-19
 18046d0:	e0bffb15 	stw	r2,-20(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
 18046d4:	e0bfff17 	ldw	r2,-4(fp)
 18046d8:	10c03417 	ldw	r3,208(r2)
 18046dc:	e0bfff17 	ldw	r2,-4(fp)
 18046e0:	10803217 	ldw	r2,200(r2)
 18046e4:	114003c4 	addi	r5,r2,15
 18046e8:	e13fff17 	ldw	r4,-4(fp)
 18046ec:	183ee83a 	callr	r3
 18046f0:	e0bff505 	stb	r2,-44(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
 18046f4:	e0bfff17 	ldw	r2,-4(fp)
 18046f8:	10802d17 	ldw	r2,180(r2)
 18046fc:	10800098 	cmpnei	r2,r2,2
 1804700:	1000601e 	bne	r2,zero,1804884 <alt_read_cfi_table+0x4e4>
 1804704:	e0bff503 	ldbu	r2,-44(fp)
 1804708:	108000d8 	cmpnei	r2,r2,3
 180470c:	10005d1e 	bne	r2,zero,1804884 <alt_read_cfi_table+0x4e4>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
 1804710:	e0bfff17 	ldw	r2,-4(fp)
 1804714:	10800c17 	ldw	r2,48(r2)
 1804718:	10bfffc4 	addi	r2,r2,-1
 180471c:	e0bffe15 	stw	r2,-8(fp)
 1804720:	e03ffd15 	stw	zero,-12(fp)
          j<=i;i--,j++)
 1804724:	00005406 	br	1804878 <alt_read_cfi_table+0x4d8>
      {
        swap = flash->dev.region_info[i].region_size;
 1804728:	e0bffe17 	ldw	r2,-8(fp)
 180472c:	e0ffff17 	ldw	r3,-4(fp)
 1804730:	1004913a 	slli	r2,r2,4
 1804734:	10c5883a 	add	r2,r2,r3
 1804738:	10800e04 	addi	r2,r2,56
 180473c:	10800017 	ldw	r2,0(r2)
 1804740:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[i].region_size =  
 1804744:	e17ffe17 	ldw	r5,-8(fp)
 1804748:	e0bffd17 	ldw	r2,-12(fp)
 180474c:	e0ffff17 	ldw	r3,-4(fp)
 1804750:	1004913a 	slli	r2,r2,4
 1804754:	10c5883a 	add	r2,r2,r3
 1804758:	10800e04 	addi	r2,r2,56
 180475c:	11000017 	ldw	r4,0(r2)
 1804760:	e0ffff17 	ldw	r3,-4(fp)
 1804764:	2804913a 	slli	r2,r5,4
 1804768:	10c5883a 	add	r2,r2,r3
 180476c:	10800e04 	addi	r2,r2,56
 1804770:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
 1804774:	e0bffd17 	ldw	r2,-12(fp)
 1804778:	e0ffff17 	ldw	r3,-4(fp)
 180477c:	1004913a 	slli	r2,r2,4
 1804780:	10c5883a 	add	r2,r2,r3
 1804784:	10c00e04 	addi	r3,r2,56
 1804788:	e0bff917 	ldw	r2,-28(fp)
 180478c:	18800015 	stw	r2,0(r3)

        swap = flash->dev.region_info[i].block_size;
 1804790:	e0bffe17 	ldw	r2,-8(fp)
 1804794:	e0ffff17 	ldw	r3,-4(fp)
 1804798:	1004913a 	slli	r2,r2,4
 180479c:	10c5883a 	add	r2,r2,r3
 18047a0:	10801004 	addi	r2,r2,64
 18047a4:	10800017 	ldw	r2,0(r2)
 18047a8:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[i].block_size =  
 18047ac:	e17ffe17 	ldw	r5,-8(fp)
 18047b0:	e0bffd17 	ldw	r2,-12(fp)
 18047b4:	e0ffff17 	ldw	r3,-4(fp)
 18047b8:	1004913a 	slli	r2,r2,4
 18047bc:	10c5883a 	add	r2,r2,r3
 18047c0:	10801004 	addi	r2,r2,64
 18047c4:	11000017 	ldw	r4,0(r2)
 18047c8:	e0ffff17 	ldw	r3,-4(fp)
 18047cc:	2804913a 	slli	r2,r5,4
 18047d0:	10c5883a 	add	r2,r2,r3
 18047d4:	10801004 	addi	r2,r2,64
 18047d8:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 18047dc:	e0bffd17 	ldw	r2,-12(fp)
 18047e0:	e0ffff17 	ldw	r3,-4(fp)
 18047e4:	1004913a 	slli	r2,r2,4
 18047e8:	10c5883a 	add	r2,r2,r3
 18047ec:	10c01004 	addi	r3,r2,64
 18047f0:	e0bff917 	ldw	r2,-28(fp)
 18047f4:	18800015 	stw	r2,0(r3)
 
        swap = flash->dev.region_info[i].number_of_blocks;
 18047f8:	e0bffe17 	ldw	r2,-8(fp)
 18047fc:	e0ffff17 	ldw	r3,-4(fp)
 1804800:	1004913a 	slli	r2,r2,4
 1804804:	10c5883a 	add	r2,r2,r3
 1804808:	10800f04 	addi	r2,r2,60
 180480c:	10800017 	ldw	r2,0(r2)
 1804810:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[i].number_of_blocks =  
 1804814:	e17ffe17 	ldw	r5,-8(fp)
 1804818:	e0bffd17 	ldw	r2,-12(fp)
 180481c:	e0ffff17 	ldw	r3,-4(fp)
 1804820:	1004913a 	slli	r2,r2,4
 1804824:	10c5883a 	add	r2,r2,r3
 1804828:	10800f04 	addi	r2,r2,60
 180482c:	11000017 	ldw	r4,0(r2)
 1804830:	e0ffff17 	ldw	r3,-4(fp)
 1804834:	2804913a 	slli	r2,r5,4
 1804838:	10c5883a 	add	r2,r2,r3
 180483c:	10800f04 	addi	r2,r2,60
 1804840:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
 1804844:	e0bffd17 	ldw	r2,-12(fp)
 1804848:	e0ffff17 	ldw	r3,-4(fp)
 180484c:	1004913a 	slli	r2,r2,4
 1804850:	10c5883a 	add	r2,r2,r3
 1804854:	10c00f04 	addi	r3,r2,60
 1804858:	e0bff917 	ldw	r2,-28(fp)
 180485c:	18800015 	stw	r2,0(r3)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
 1804860:	e0bffe17 	ldw	r2,-8(fp)
 1804864:	10bfffc4 	addi	r2,r2,-1
 1804868:	e0bffe15 	stw	r2,-8(fp)
 180486c:	e0bffd17 	ldw	r2,-12(fp)
 1804870:	10800044 	addi	r2,r2,1
 1804874:	e0bffd15 	stw	r2,-12(fp)
 1804878:	e0fffd17 	ldw	r3,-12(fp)
 180487c:	e0bffe17 	ldw	r2,-8(fp)
 1804880:	10ffa90e 	bge	r2,r3,1804728 <alt_read_cfi_table+0x388>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
 1804884:	e03ffe15 	stw	zero,-8(fp)
 1804888:	00001306 	br	18048d8 <alt_read_cfi_table+0x538>
    {
      flash->dev.region_info[i].offset = offset;
 180488c:	e0bffe17 	ldw	r2,-8(fp)
 1804890:	e0ffff17 	ldw	r3,-4(fp)
 1804894:	1004913a 	slli	r2,r2,4
 1804898:	10c5883a 	add	r2,r2,r3
 180489c:	10c00d04 	addi	r3,r2,52
 18048a0:	e0bff617 	ldw	r2,-40(fp)
 18048a4:	18800015 	stw	r2,0(r3)
      offset += flash->dev.region_info[i].region_size;
 18048a8:	e0bffe17 	ldw	r2,-8(fp)
 18048ac:	e0ffff17 	ldw	r3,-4(fp)
 18048b0:	1004913a 	slli	r2,r2,4
 18048b4:	10c5883a 	add	r2,r2,r3
 18048b8:	10800e04 	addi	r2,r2,56
 18048bc:	10c00017 	ldw	r3,0(r2)
 18048c0:	e0bff617 	ldw	r2,-40(fp)
 18048c4:	10c5883a 	add	r2,r2,r3
 18048c8:	e0bff615 	stw	r2,-40(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
 18048cc:	e0bffe17 	ldw	r2,-8(fp)
 18048d0:	10800044 	addi	r2,r2,1
 18048d4:	e0bffe15 	stw	r2,-8(fp)
 18048d8:	e0bfff17 	ldw	r2,-4(fp)
 18048dc:	10c00c17 	ldw	r3,48(r2)
 18048e0:	e0bffe17 	ldw	r2,-8(fp)
 18048e4:	10ffe916 	blt	r2,r3,180488c <alt_read_cfi_table+0x4ec>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }
    
    (*flash->write_command)(flash->dev.base_addr, 
 18048e8:	e0bfff17 	ldw	r2,-4(fp)
 18048ec:	10c03317 	ldw	r3,204(r2)
 18048f0:	e0bfff17 	ldw	r2,-4(fp)
 18048f4:	11000a17 	ldw	r4,40(r2)
 18048f8:	01401544 	movi	r5,85
 18048fc:	01803fc4 	movi	r6,255
 1804900:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_MODE);
  }  

  return ret_code;
 1804904:	e0bffb17 	ldw	r2,-20(fp)
}
 1804908:	e037883a 	mov	sp,fp
 180490c:	dfc00217 	ldw	ra,8(sp)
 1804910:	df000117 	ldw	fp,4(sp)
 1804914:	dc000017 	ldw	r16,0(sp)
 1804918:	dec00304 	addi	sp,sp,12
 180491c:	f800283a 	ret

01804920 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
 1804920:	defff704 	addi	sp,sp,-36
 1804924:	dfc00815 	stw	ra,32(sp)
 1804928:	df000715 	stw	fp,28(sp)
 180492c:	df000704 	addi	fp,sp,28
 1804930:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
 1804934:	e03ff915 	stw	zero,-28(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 1804938:	e0bfff17 	ldw	r2,-4(fp)
 180493c:	11000a17 	ldw	r4,40(r2)
 1804940:	01401544 	movi	r5,85
 1804944:	01802604 	movi	r6,152
 1804948:	1803e2c0 	call	1803e2c <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
 180494c:	e03ffb15 	stw	zero,-20(fp)
 1804950:	00000f06 	br	1804990 <alt_read_cfi_width+0x70>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
 1804954:	e13ffb17 	ldw	r4,-20(fp)
 1804958:	e0bfff17 	ldw	r2,-4(fp)
 180495c:	10800a17 	ldw	r2,40(r2)
 1804960:	1007883a 	mov	r3,r2
 1804964:	e0bffb17 	ldw	r2,-20(fp)
 1804968:	1885883a 	add	r2,r3,r2
 180496c:	10800404 	addi	r2,r2,16
 1804970:	10800023 	ldbuio	r2,0(r2)
 1804974:	1007883a 	mov	r3,r2
 1804978:	e0bffc04 	addi	r2,fp,-16
 180497c:	1105883a 	add	r2,r2,r4
 1804980:	10c00005 	stb	r3,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
 1804984:	e0bffb17 	ldw	r2,-20(fp)
 1804988:	10800044 	addi	r2,r2,1
 180498c:	e0bffb15 	stw	r2,-20(fp)
 1804990:	e0bffb17 	ldw	r2,-20(fp)
 1804994:	108000d0 	cmplti	r2,r2,3
 1804998:	103fee1e 	bne	r2,zero,1804954 <alt_read_cfi_width+0x34>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
 180499c:	e0bffc03 	ldbu	r2,-16(fp)
 18049a0:	10803fcc 	andi	r2,r2,255
 18049a4:	10801458 	cmpnei	r2,r2,81
 18049a8:	10001d1e 	bne	r2,zero,1804a20 <alt_read_cfi_width+0x100>
 18049ac:	e0bffc43 	ldbu	r2,-15(fp)
 18049b0:	10803fcc 	andi	r2,r2,255
 18049b4:	10801498 	cmpnei	r2,r2,82
 18049b8:	1000191e 	bne	r2,zero,1804a20 <alt_read_cfi_width+0x100>
 18049bc:	e0bffc83 	ldbu	r2,-14(fp)
 18049c0:	10803fcc 	andi	r2,r2,255
 18049c4:	10801658 	cmpnei	r2,r2,89
 18049c8:	1000151e 	bne	r2,zero,1804a20 <alt_read_cfi_width+0x100>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
 18049cc:	e0ffff17 	ldw	r3,-4(fp)
 18049d0:	00800044 	movi	r2,1
 18049d4:	18802e15 	stw	r2,184(r3)
    flash->device_width = 1; 
 18049d8:	e0ffff17 	ldw	r3,-4(fp)
 18049dc:	00800044 	movi	r2,1
 18049e0:	18802f15 	stw	r2,188(r3)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
 18049e4:	e0bfff17 	ldw	r2,-4(fp)
 18049e8:	10800a17 	ldw	r2,40(r2)
 18049ec:	10800a04 	addi	r2,r2,40
 18049f0:	1080002b 	ldhuio	r2,0(r2)
 18049f4:	e0bffa0d 	sth	r2,-24(fp)
    iface += 1;
 18049f8:	e0bffa0b 	ldhu	r2,-24(fp)
 18049fc:	10800044 	addi	r2,r2,1
 1804a00:	e0bffa0d 	sth	r2,-24(fp)
    if (!(iface & 0x1))
 1804a04:	e0bffa0b 	ldhu	r2,-24(fp)
 1804a08:	1080004c 	andi	r2,r2,1
 1804a0c:	1004c03a 	cmpne	r2,r2,zero
 1804a10:	1001a81e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
    {
      ret_code = -ENODEV;
 1804a14:	00bffb44 	movi	r2,-19
 1804a18:	e0bff915 	stw	r2,-28(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
 1804a1c:	0001a506 	br	18050b4 <alt_read_cfi_width+0x794>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 1804a20:	e0bfff17 	ldw	r2,-4(fp)
 1804a24:	11000a17 	ldw	r4,40(r2)
 1804a28:	01401544 	movi	r5,85
 1804a2c:	01802604 	movi	r6,152
 1804a30:	1803e680 	call	1803e68 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
 1804a34:	e03ffb15 	stw	zero,-20(fp)
 1804a38:	00000f06 	br	1804a78 <alt_read_cfi_width+0x158>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
 1804a3c:	e13ffb17 	ldw	r4,-20(fp)
 1804a40:	e0bfff17 	ldw	r2,-4(fp)
 1804a44:	10800a17 	ldw	r2,40(r2)
 1804a48:	1007883a 	mov	r3,r2
 1804a4c:	e0bffb17 	ldw	r2,-20(fp)
 1804a50:	1885883a 	add	r2,r3,r2
 1804a54:	10800804 	addi	r2,r2,32
 1804a58:	10800023 	ldbuio	r2,0(r2)
 1804a5c:	1007883a 	mov	r3,r2
 1804a60:	e0bffc04 	addi	r2,fp,-16
 1804a64:	1105883a 	add	r2,r2,r4
 1804a68:	10c00005 	stb	r3,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
 1804a6c:	e0bffb17 	ldw	r2,-20(fp)
 1804a70:	10800044 	addi	r2,r2,1
 1804a74:	e0bffb15 	stw	r2,-20(fp)
 1804a78:	e0bffb17 	ldw	r2,-20(fp)
 1804a7c:	10800190 	cmplti	r2,r2,6
 1804a80:	103fee1e 	bne	r2,zero,1804a3c <alt_read_cfi_width+0x11c>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
 1804a84:	e0bffc03 	ldbu	r2,-16(fp)
 1804a88:	10803fcc 	andi	r2,r2,255
 1804a8c:	10801458 	cmpnei	r2,r2,81
 1804a90:	1000291e 	bne	r2,zero,1804b38 <alt_read_cfi_width+0x218>
 1804a94:	e0bffc43 	ldbu	r2,-15(fp)
 1804a98:	10803fcc 	andi	r2,r2,255
 1804a9c:	10801458 	cmpnei	r2,r2,81
 1804aa0:	1000251e 	bne	r2,zero,1804b38 <alt_read_cfi_width+0x218>
 1804aa4:	e0bffc83 	ldbu	r2,-14(fp)
 1804aa8:	10803fcc 	andi	r2,r2,255
 1804aac:	10801498 	cmpnei	r2,r2,82
 1804ab0:	1000211e 	bne	r2,zero,1804b38 <alt_read_cfi_width+0x218>
 1804ab4:	e0bffcc3 	ldbu	r2,-13(fp)
 1804ab8:	10803fcc 	andi	r2,r2,255
 1804abc:	10801498 	cmpnei	r2,r2,82
 1804ac0:	10001d1e 	bne	r2,zero,1804b38 <alt_read_cfi_width+0x218>
 1804ac4:	e0bffd03 	ldbu	r2,-12(fp)
 1804ac8:	10803fcc 	andi	r2,r2,255
 1804acc:	10801658 	cmpnei	r2,r2,89
 1804ad0:	1000191e 	bne	r2,zero,1804b38 <alt_read_cfi_width+0x218>
 1804ad4:	e0bffd43 	ldbu	r2,-11(fp)
 1804ad8:	10803fcc 	andi	r2,r2,255
 1804adc:	10801658 	cmpnei	r2,r2,89
 1804ae0:	1000151e 	bne	r2,zero,1804b38 <alt_read_cfi_width+0x218>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
 1804ae4:	e0ffff17 	ldw	r3,-4(fp)
 1804ae8:	00800044 	movi	r2,1
 1804aec:	18802e15 	stw	r2,184(r3)
      flash->device_width = 2; 
 1804af0:	e0ffff17 	ldw	r3,-4(fp)
 1804af4:	00800084 	movi	r2,2
 1804af8:	18802f15 	stw	r2,188(r3)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
 1804afc:	e0bfff17 	ldw	r2,-4(fp)
 1804b00:	10800a17 	ldw	r2,40(r2)
 1804b04:	10801404 	addi	r2,r2,80
 1804b08:	1080002b 	ldhuio	r2,0(r2)
 1804b0c:	e0bffa0d 	sth	r2,-24(fp)
      iface += 1;
 1804b10:	e0bffa0b 	ldhu	r2,-24(fp)
 1804b14:	10800044 	addi	r2,r2,1
 1804b18:	e0bffa0d 	sth	r2,-24(fp)
      if (!(iface & 0x1))
 1804b1c:	e0bffa0b 	ldhu	r2,-24(fp)
 1804b20:	1080004c 	andi	r2,r2,1
 1804b24:	1004c03a 	cmpne	r2,r2,zero
 1804b28:	1001621e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
      {
        ret_code = -ENODEV;
 1804b2c:	00bffb44 	movi	r2,-19
 1804b30:	e0bff915 	stw	r2,-28(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
 1804b34:	00015f06 	br	18050b4 <alt_read_cfi_width+0x794>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 1804b38:	e0bfff17 	ldw	r2,-4(fp)
 1804b3c:	11000a17 	ldw	r4,40(r2)
 1804b40:	01401544 	movi	r5,85
 1804b44:	01802604 	movi	r6,152
 1804b48:	1803f2c0 	call	1803f2c <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
 1804b4c:	e03ffb15 	stw	zero,-20(fp)
 1804b50:	00000f06 	br	1804b90 <alt_read_cfi_width+0x270>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
 1804b54:	e13ffb17 	ldw	r4,-20(fp)
 1804b58:	e0bfff17 	ldw	r2,-4(fp)
 1804b5c:	10800a17 	ldw	r2,40(r2)
 1804b60:	1007883a 	mov	r3,r2
 1804b64:	e0bffb17 	ldw	r2,-20(fp)
 1804b68:	1885883a 	add	r2,r3,r2
 1804b6c:	10800804 	addi	r2,r2,32
 1804b70:	10800023 	ldbuio	r2,0(r2)
 1804b74:	1007883a 	mov	r3,r2
 1804b78:	e0bffc04 	addi	r2,fp,-16
 1804b7c:	1105883a 	add	r2,r2,r4
 1804b80:	10c00005 	stb	r3,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
 1804b84:	e0bffb17 	ldw	r2,-20(fp)
 1804b88:	10800044 	addi	r2,r2,1
 1804b8c:	e0bffb15 	stw	r2,-20(fp)
 1804b90:	e0bffb17 	ldw	r2,-20(fp)
 1804b94:	10800190 	cmplti	r2,r2,6
 1804b98:	103fee1e 	bne	r2,zero,1804b54 <alt_read_cfi_width+0x234>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
 1804b9c:	e0bffc03 	ldbu	r2,-16(fp)
 1804ba0:	10803fcc 	andi	r2,r2,255
 1804ba4:	10801458 	cmpnei	r2,r2,81
 1804ba8:	1000291e 	bne	r2,zero,1804c50 <alt_read_cfi_width+0x330>
 1804bac:	e0bffc43 	ldbu	r2,-15(fp)
 1804bb0:	10803fcc 	andi	r2,r2,255
 1804bb4:	1004c03a 	cmpne	r2,r2,zero
 1804bb8:	1000251e 	bne	r2,zero,1804c50 <alt_read_cfi_width+0x330>
 1804bbc:	e0bffc83 	ldbu	r2,-14(fp)
 1804bc0:	10803fcc 	andi	r2,r2,255
 1804bc4:	10801498 	cmpnei	r2,r2,82
 1804bc8:	1000211e 	bne	r2,zero,1804c50 <alt_read_cfi_width+0x330>
 1804bcc:	e0bffcc3 	ldbu	r2,-13(fp)
 1804bd0:	10803fcc 	andi	r2,r2,255
 1804bd4:	1004c03a 	cmpne	r2,r2,zero
 1804bd8:	10001d1e 	bne	r2,zero,1804c50 <alt_read_cfi_width+0x330>
 1804bdc:	e0bffd03 	ldbu	r2,-12(fp)
 1804be0:	10803fcc 	andi	r2,r2,255
 1804be4:	10801658 	cmpnei	r2,r2,89
 1804be8:	1000191e 	bne	r2,zero,1804c50 <alt_read_cfi_width+0x330>
 1804bec:	e0bffd43 	ldbu	r2,-11(fp)
 1804bf0:	10803fcc 	andi	r2,r2,255
 1804bf4:	1004c03a 	cmpne	r2,r2,zero
 1804bf8:	1000151e 	bne	r2,zero,1804c50 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
 1804bfc:	e0ffff17 	ldw	r3,-4(fp)
 1804c00:	00800084 	movi	r2,2
 1804c04:	18802e15 	stw	r2,184(r3)
        flash->device_width = 2; 
 1804c08:	e0ffff17 	ldw	r3,-4(fp)
 1804c0c:	00800084 	movi	r2,2
 1804c10:	18802f15 	stw	r2,188(r3)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
 1804c14:	e0bfff17 	ldw	r2,-4(fp)
 1804c18:	10800a17 	ldw	r2,40(r2)
 1804c1c:	10801404 	addi	r2,r2,80
 1804c20:	1080002b 	ldhuio	r2,0(r2)
 1804c24:	e0bffa0d 	sth	r2,-24(fp)
        iface += 1;
 1804c28:	e0bffa0b 	ldhu	r2,-24(fp)
 1804c2c:	10800044 	addi	r2,r2,1
 1804c30:	e0bffa0d 	sth	r2,-24(fp)
        if (!(iface & 0x2))
 1804c34:	e0bffa0b 	ldhu	r2,-24(fp)
 1804c38:	1080008c 	andi	r2,r2,2
 1804c3c:	1004c03a 	cmpne	r2,r2,zero
 1804c40:	10011c1e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
        {
          ret_code = -ENODEV;
 1804c44:	00bffb44 	movi	r2,-19
 1804c48:	e0bff915 	stw	r2,-28(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
 1804c4c:	00011906 	br	18050b4 <alt_read_cfi_width+0x794>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 1804c50:	e0bfff17 	ldw	r2,-4(fp)
 1804c54:	11000a17 	ldw	r4,40(r2)
 1804c58:	01401544 	movi	r5,85
 1804c5c:	01802604 	movi	r6,152
 1804c60:	1803fb80 	call	1803fb8 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
 1804c64:	e03ffb15 	stw	zero,-20(fp)
 1804c68:	00000f06 	br	1804ca8 <alt_read_cfi_width+0x388>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
 1804c6c:	e13ffb17 	ldw	r4,-20(fp)
 1804c70:	e0bfff17 	ldw	r2,-4(fp)
 1804c74:	10800a17 	ldw	r2,40(r2)
 1804c78:	1007883a 	mov	r3,r2
 1804c7c:	e0bffb17 	ldw	r2,-20(fp)
 1804c80:	1885883a 	add	r2,r3,r2
 1804c84:	10801004 	addi	r2,r2,64
 1804c88:	10800023 	ldbuio	r2,0(r2)
 1804c8c:	1007883a 	mov	r3,r2
 1804c90:	e0bffc04 	addi	r2,fp,-16
 1804c94:	1105883a 	add	r2,r2,r4
 1804c98:	10c00005 	stb	r3,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
 1804c9c:	e0bffb17 	ldw	r2,-20(fp)
 1804ca0:	10800044 	addi	r2,r2,1
 1804ca4:	e0bffb15 	stw	r2,-20(fp)
 1804ca8:	e0bffb17 	ldw	r2,-20(fp)
 1804cac:	10800310 	cmplti	r2,r2,12
 1804cb0:	103fee1e 	bne	r2,zero,1804c6c <alt_read_cfi_width+0x34c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
 1804cb4:	e0bffc03 	ldbu	r2,-16(fp)
 1804cb8:	10803fcc 	andi	r2,r2,255
 1804cbc:	10801458 	cmpnei	r2,r2,81
 1804cc0:	1000411e 	bne	r2,zero,1804dc8 <alt_read_cfi_width+0x4a8>
 1804cc4:	e0bffc43 	ldbu	r2,-15(fp)
 1804cc8:	10803fcc 	andi	r2,r2,255
 1804ccc:	1004c03a 	cmpne	r2,r2,zero
 1804cd0:	10003d1e 	bne	r2,zero,1804dc8 <alt_read_cfi_width+0x4a8>
 1804cd4:	e0bffc83 	ldbu	r2,-14(fp)
 1804cd8:	10803fcc 	andi	r2,r2,255
 1804cdc:	1004c03a 	cmpne	r2,r2,zero
 1804ce0:	1000391e 	bne	r2,zero,1804dc8 <alt_read_cfi_width+0x4a8>
 1804ce4:	e0bffcc3 	ldbu	r2,-13(fp)
 1804ce8:	10803fcc 	andi	r2,r2,255
 1804cec:	1004c03a 	cmpne	r2,r2,zero
 1804cf0:	1000351e 	bne	r2,zero,1804dc8 <alt_read_cfi_width+0x4a8>
 1804cf4:	e0bffd03 	ldbu	r2,-12(fp)
 1804cf8:	10803fcc 	andi	r2,r2,255
 1804cfc:	10801498 	cmpnei	r2,r2,82
 1804d00:	1000311e 	bne	r2,zero,1804dc8 <alt_read_cfi_width+0x4a8>
 1804d04:	e0bffd43 	ldbu	r2,-11(fp)
 1804d08:	10803fcc 	andi	r2,r2,255
 1804d0c:	1004c03a 	cmpne	r2,r2,zero
 1804d10:	10002d1e 	bne	r2,zero,1804dc8 <alt_read_cfi_width+0x4a8>
 1804d14:	e0bffd83 	ldbu	r2,-10(fp)
 1804d18:	10803fcc 	andi	r2,r2,255
 1804d1c:	1004c03a 	cmpne	r2,r2,zero
 1804d20:	1000291e 	bne	r2,zero,1804dc8 <alt_read_cfi_width+0x4a8>
 1804d24:	e0bffdc3 	ldbu	r2,-9(fp)
 1804d28:	10803fcc 	andi	r2,r2,255
 1804d2c:	1004c03a 	cmpne	r2,r2,zero
 1804d30:	1000251e 	bne	r2,zero,1804dc8 <alt_read_cfi_width+0x4a8>
 1804d34:	e0bffe03 	ldbu	r2,-8(fp)
 1804d38:	10803fcc 	andi	r2,r2,255
 1804d3c:	10801658 	cmpnei	r2,r2,89
 1804d40:	1000211e 	bne	r2,zero,1804dc8 <alt_read_cfi_width+0x4a8>
 1804d44:	e0bffe43 	ldbu	r2,-7(fp)
 1804d48:	10803fcc 	andi	r2,r2,255
 1804d4c:	1004c03a 	cmpne	r2,r2,zero
 1804d50:	10001d1e 	bne	r2,zero,1804dc8 <alt_read_cfi_width+0x4a8>
 1804d54:	e0bffe83 	ldbu	r2,-6(fp)
 1804d58:	10803fcc 	andi	r2,r2,255
 1804d5c:	1004c03a 	cmpne	r2,r2,zero
 1804d60:	1000191e 	bne	r2,zero,1804dc8 <alt_read_cfi_width+0x4a8>
 1804d64:	e0bffec3 	ldbu	r2,-5(fp)
 1804d68:	10803fcc 	andi	r2,r2,255
 1804d6c:	1004c03a 	cmpne	r2,r2,zero
 1804d70:	1000151e 	bne	r2,zero,1804dc8 <alt_read_cfi_width+0x4a8>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
 1804d74:	e0ffff17 	ldw	r3,-4(fp)
 1804d78:	00800104 	movi	r2,4
 1804d7c:	18802e15 	stw	r2,184(r3)
          flash->device_width = 4; 
 1804d80:	e0ffff17 	ldw	r3,-4(fp)
 1804d84:	00800104 	movi	r2,4
 1804d88:	18802f15 	stw	r2,188(r3)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
 1804d8c:	e0bfff17 	ldw	r2,-4(fp)
 1804d90:	10800a17 	ldw	r2,40(r2)
 1804d94:	10802804 	addi	r2,r2,160
 1804d98:	10800037 	ldwio	r2,0(r2)
 1804d9c:	e0bffa0d 	sth	r2,-24(fp)
          iface += 1;
 1804da0:	e0bffa0b 	ldhu	r2,-24(fp)
 1804da4:	10800044 	addi	r2,r2,1
 1804da8:	e0bffa0d 	sth	r2,-24(fp)
          if (!(iface & 0x4))
 1804dac:	e0bffa0b 	ldhu	r2,-24(fp)
 1804db0:	1080010c 	andi	r2,r2,4
 1804db4:	1004c03a 	cmpne	r2,r2,zero
 1804db8:	1000be1e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
          {
            ret_code = -ENODEV;
 1804dbc:	00bffb44 	movi	r2,-19
 1804dc0:	e0bff915 	stw	r2,-28(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
 1804dc4:	0000bb06 	br	18050b4 <alt_read_cfi_width+0x794>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 1804dc8:	e0bfff17 	ldw	r2,-4(fp)
 1804dcc:	11000a17 	ldw	r4,40(r2)
 1804dd0:	01401544 	movi	r5,85
 1804dd4:	01802604 	movi	r6,152
 1804dd8:	1803f700 	call	1803f70 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
 1804ddc:	e03ffb15 	stw	zero,-20(fp)
 1804de0:	00000f06 	br	1804e20 <alt_read_cfi_width+0x500>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
 1804de4:	e13ffb17 	ldw	r4,-20(fp)
 1804de8:	e0bfff17 	ldw	r2,-4(fp)
 1804dec:	10800a17 	ldw	r2,40(r2)
 1804df0:	1007883a 	mov	r3,r2
 1804df4:	e0bffb17 	ldw	r2,-20(fp)
 1804df8:	1885883a 	add	r2,r3,r2
 1804dfc:	10801004 	addi	r2,r2,64
 1804e00:	10800023 	ldbuio	r2,0(r2)
 1804e04:	1007883a 	mov	r3,r2
 1804e08:	e0bffc04 	addi	r2,fp,-16
 1804e0c:	1105883a 	add	r2,r2,r4
 1804e10:	10c00005 	stb	r3,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
 1804e14:	e0bffb17 	ldw	r2,-20(fp)
 1804e18:	10800044 	addi	r2,r2,1
 1804e1c:	e0bffb15 	stw	r2,-20(fp)
 1804e20:	e0bffb17 	ldw	r2,-20(fp)
 1804e24:	10800310 	cmplti	r2,r2,12
 1804e28:	103fee1e 	bne	r2,zero,1804de4 <alt_read_cfi_width+0x4c4>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
 1804e2c:	e0bffc03 	ldbu	r2,-16(fp)
 1804e30:	10803fcc 	andi	r2,r2,255
 1804e34:	10801458 	cmpnei	r2,r2,81
 1804e38:	1000411e 	bne	r2,zero,1804f40 <alt_read_cfi_width+0x620>
 1804e3c:	e0bffc43 	ldbu	r2,-15(fp)
 1804e40:	10803fcc 	andi	r2,r2,255
 1804e44:	1004c03a 	cmpne	r2,r2,zero
 1804e48:	10003d1e 	bne	r2,zero,1804f40 <alt_read_cfi_width+0x620>
 1804e4c:	e0bffc83 	ldbu	r2,-14(fp)
 1804e50:	10803fcc 	andi	r2,r2,255
 1804e54:	10801458 	cmpnei	r2,r2,81
 1804e58:	1000391e 	bne	r2,zero,1804f40 <alt_read_cfi_width+0x620>
 1804e5c:	e0bffcc3 	ldbu	r2,-13(fp)
 1804e60:	10803fcc 	andi	r2,r2,255
 1804e64:	1004c03a 	cmpne	r2,r2,zero
 1804e68:	1000351e 	bne	r2,zero,1804f40 <alt_read_cfi_width+0x620>
 1804e6c:	e0bffd03 	ldbu	r2,-12(fp)
 1804e70:	10803fcc 	andi	r2,r2,255
 1804e74:	10801498 	cmpnei	r2,r2,82
 1804e78:	1000311e 	bne	r2,zero,1804f40 <alt_read_cfi_width+0x620>
 1804e7c:	e0bffd43 	ldbu	r2,-11(fp)
 1804e80:	10803fcc 	andi	r2,r2,255
 1804e84:	1004c03a 	cmpne	r2,r2,zero
 1804e88:	10002d1e 	bne	r2,zero,1804f40 <alt_read_cfi_width+0x620>
 1804e8c:	e0bffd83 	ldbu	r2,-10(fp)
 1804e90:	10803fcc 	andi	r2,r2,255
 1804e94:	10801498 	cmpnei	r2,r2,82
 1804e98:	1000291e 	bne	r2,zero,1804f40 <alt_read_cfi_width+0x620>
 1804e9c:	e0bffdc3 	ldbu	r2,-9(fp)
 1804ea0:	10803fcc 	andi	r2,r2,255
 1804ea4:	1004c03a 	cmpne	r2,r2,zero
 1804ea8:	1000251e 	bne	r2,zero,1804f40 <alt_read_cfi_width+0x620>
 1804eac:	e0bffe03 	ldbu	r2,-8(fp)
 1804eb0:	10803fcc 	andi	r2,r2,255
 1804eb4:	10801658 	cmpnei	r2,r2,89
 1804eb8:	1000211e 	bne	r2,zero,1804f40 <alt_read_cfi_width+0x620>
 1804ebc:	e0bffe43 	ldbu	r2,-7(fp)
 1804ec0:	10803fcc 	andi	r2,r2,255
 1804ec4:	1004c03a 	cmpne	r2,r2,zero
 1804ec8:	10001d1e 	bne	r2,zero,1804f40 <alt_read_cfi_width+0x620>
 1804ecc:	e0bffe83 	ldbu	r2,-6(fp)
 1804ed0:	10803fcc 	andi	r2,r2,255
 1804ed4:	10801658 	cmpnei	r2,r2,89
 1804ed8:	1000191e 	bne	r2,zero,1804f40 <alt_read_cfi_width+0x620>
 1804edc:	e0bffec3 	ldbu	r2,-5(fp)
 1804ee0:	10803fcc 	andi	r2,r2,255
 1804ee4:	1004c03a 	cmpne	r2,r2,zero
 1804ee8:	1000151e 	bne	r2,zero,1804f40 <alt_read_cfi_width+0x620>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
 1804eec:	e0ffff17 	ldw	r3,-4(fp)
 1804ef0:	00800084 	movi	r2,2
 1804ef4:	18802e15 	stw	r2,184(r3)
            flash->device_width = 4; 
 1804ef8:	e0ffff17 	ldw	r3,-4(fp)
 1804efc:	00800104 	movi	r2,4
 1804f00:	18802f15 	stw	r2,188(r3)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
 1804f04:	e0bfff17 	ldw	r2,-4(fp)
 1804f08:	10800a17 	ldw	r2,40(r2)
 1804f0c:	10802804 	addi	r2,r2,160
 1804f10:	10800037 	ldwio	r2,0(r2)
 1804f14:	e0bffa0d 	sth	r2,-24(fp)
            iface += 1;
 1804f18:	e0bffa0b 	ldhu	r2,-24(fp)
 1804f1c:	10800044 	addi	r2,r2,1
 1804f20:	e0bffa0d 	sth	r2,-24(fp)
            if (!(iface & 0x4))
 1804f24:	e0bffa0b 	ldhu	r2,-24(fp)
 1804f28:	1080010c 	andi	r2,r2,4
 1804f2c:	1004c03a 	cmpne	r2,r2,zero
 1804f30:	1000601e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
            {
              ret_code = -ENODEV;
 1804f34:	00bffb44 	movi	r2,-19
 1804f38:	e0bff915 	stw	r2,-28(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
 1804f3c:	00005d06 	br	18050b4 <alt_read_cfi_width+0x794>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 1804f40:	e0bfff17 	ldw	r2,-4(fp)
 1804f44:	11000a17 	ldw	r4,40(r2)
 1804f48:	01401544 	movi	r5,85
 1804f4c:	01802604 	movi	r6,152
 1804f50:	1803ee40 	call	1803ee4 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
 1804f54:	e03ffb15 	stw	zero,-20(fp)
 1804f58:	00000f06 	br	1804f98 <alt_read_cfi_width+0x678>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
 1804f5c:	e13ffb17 	ldw	r4,-20(fp)
 1804f60:	e0bfff17 	ldw	r2,-4(fp)
 1804f64:	10800a17 	ldw	r2,40(r2)
 1804f68:	1007883a 	mov	r3,r2
 1804f6c:	e0bffb17 	ldw	r2,-20(fp)
 1804f70:	1885883a 	add	r2,r3,r2
 1804f74:	10801004 	addi	r2,r2,64
 1804f78:	10800023 	ldbuio	r2,0(r2)
 1804f7c:	1007883a 	mov	r3,r2
 1804f80:	e0bffc04 	addi	r2,fp,-16
 1804f84:	1105883a 	add	r2,r2,r4
 1804f88:	10c00005 	stb	r3,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
 1804f8c:	e0bffb17 	ldw	r2,-20(fp)
 1804f90:	10800044 	addi	r2,r2,1
 1804f94:	e0bffb15 	stw	r2,-20(fp)
 1804f98:	e0bffb17 	ldw	r2,-20(fp)
 1804f9c:	10800310 	cmplti	r2,r2,12
 1804fa0:	103fee1e 	bne	r2,zero,1804f5c <alt_read_cfi_width+0x63c>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
 1804fa4:	e0bffc03 	ldbu	r2,-16(fp)
 1804fa8:	10803fcc 	andi	r2,r2,255
 1804fac:	10801458 	cmpnei	r2,r2,81
 1804fb0:	1000401e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
 1804fb4:	e0bffc43 	ldbu	r2,-15(fp)
 1804fb8:	10803fcc 	andi	r2,r2,255
 1804fbc:	10801458 	cmpnei	r2,r2,81
 1804fc0:	10003c1e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
 1804fc4:	e0bffc83 	ldbu	r2,-14(fp)
 1804fc8:	10803fcc 	andi	r2,r2,255
 1804fcc:	10801458 	cmpnei	r2,r2,81
 1804fd0:	1000381e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
 1804fd4:	e0bffcc3 	ldbu	r2,-13(fp)
 1804fd8:	10803fcc 	andi	r2,r2,255
 1804fdc:	10801458 	cmpnei	r2,r2,81
 1804fe0:	1000341e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
 1804fe4:	e0bffd03 	ldbu	r2,-12(fp)
 1804fe8:	10803fcc 	andi	r2,r2,255
 1804fec:	10801498 	cmpnei	r2,r2,82
 1804ff0:	1000301e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
 1804ff4:	e0bffd43 	ldbu	r2,-11(fp)
 1804ff8:	10803fcc 	andi	r2,r2,255
 1804ffc:	10801498 	cmpnei	r2,r2,82
 1805000:	10002c1e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
 1805004:	e0bffd83 	ldbu	r2,-10(fp)
 1805008:	10803fcc 	andi	r2,r2,255
 180500c:	10801498 	cmpnei	r2,r2,82
 1805010:	1000281e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
 1805014:	e0bffdc3 	ldbu	r2,-9(fp)
 1805018:	10803fcc 	andi	r2,r2,255
 180501c:	10801498 	cmpnei	r2,r2,82
 1805020:	1000241e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
 1805024:	e0bffe03 	ldbu	r2,-8(fp)
 1805028:	10803fcc 	andi	r2,r2,255
 180502c:	10801658 	cmpnei	r2,r2,89
 1805030:	1000201e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
 1805034:	e0bffe43 	ldbu	r2,-7(fp)
 1805038:	10803fcc 	andi	r2,r2,255
 180503c:	10801658 	cmpnei	r2,r2,89
 1805040:	10001c1e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
 1805044:	e0bffe83 	ldbu	r2,-6(fp)
 1805048:	10803fcc 	andi	r2,r2,255
 180504c:	10801658 	cmpnei	r2,r2,89
 1805050:	1000181e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
 1805054:	e0bffec3 	ldbu	r2,-5(fp)
 1805058:	10803fcc 	andi	r2,r2,255
 180505c:	10801658 	cmpnei	r2,r2,89
 1805060:	1000141e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
 1805064:	e0ffff17 	ldw	r3,-4(fp)
 1805068:	00800044 	movi	r2,1
 180506c:	18802e15 	stw	r2,184(r3)
              flash->device_width = 4; 
 1805070:	e0ffff17 	ldw	r3,-4(fp)
 1805074:	00800104 	movi	r2,4
 1805078:	18802f15 	stw	r2,188(r3)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
 180507c:	e0bfff17 	ldw	r2,-4(fp)
 1805080:	10800a17 	ldw	r2,40(r2)
 1805084:	10802804 	addi	r2,r2,160
 1805088:	10800037 	ldwio	r2,0(r2)
 180508c:	e0bffa0d 	sth	r2,-24(fp)
              iface += 1;
 1805090:	e0bffa0b 	ldhu	r2,-24(fp)
 1805094:	10800044 	addi	r2,r2,1
 1805098:	e0bffa0d 	sth	r2,-24(fp)
              if (!(iface & 0x4))
 180509c:	e0bffa0b 	ldhu	r2,-24(fp)
 18050a0:	1080010c 	andi	r2,r2,4
 18050a4:	1004c03a 	cmpne	r2,r2,zero
 18050a8:	1000021e 	bne	r2,zero,18050b4 <alt_read_cfi_width+0x794>
              {
                ret_code = -ENODEV;
 18050ac:	00bffb44 	movi	r2,-19
 18050b0:	e0bff915 	stw	r2,-28(fp)
        }
      }
    }
  }
  
  return ret_code;
 18050b4:	e0bff917 	ldw	r2,-28(fp)
}
 18050b8:	e037883a 	mov	sp,fp
 18050bc:	dfc00117 	ldw	ra,4(sp)
 18050c0:	df000017 	ldw	fp,0(sp)
 18050c4:	dec00204 	addi	sp,sp,8
 18050c8:	f800283a 	ret

018050cc <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
 18050cc:	defff904 	addi	sp,sp,-28
 18050d0:	dfc00615 	stw	ra,24(sp)
 18050d4:	df000515 	stw	fp,20(sp)
 18050d8:	dc000415 	stw	r16,16(sp)
 18050dc:	df000404 	addi	fp,sp,16
 18050e0:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
 18050e4:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
 18050e8:	e13fff17 	ldw	r4,-4(fp)
 18050ec:	01400544 	movi	r5,21
 18050f0:	18043240 	call	1804324 <alt_read_16bit_query_entry>
 18050f4:	10ffffcc 	andi	r3,r2,65535
 18050f8:	e0bfff17 	ldw	r2,-4(fp)
 18050fc:	10c03215 	stw	r3,200(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
 1805100:	e03ffd15 	stw	zero,-12(fp)
 1805104:	00001006 	br	1805148 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
 1805108:	e43ffd17 	ldw	r16,-12(fp)
 180510c:	e0bfff17 	ldw	r2,-4(fp)
 1805110:	11803417 	ldw	r6,208(r2)
 1805114:	e0bfff17 	ldw	r2,-4(fp)
 1805118:	10c03217 	ldw	r3,200(r2)
 180511c:	e0bffd17 	ldw	r2,-12(fp)
 1805120:	188b883a 	add	r5,r3,r2
 1805124:	e13fff17 	ldw	r4,-4(fp)
 1805128:	303ee83a 	callr	r6
 180512c:	1007883a 	mov	r3,r2
 1805130:	e0bffe04 	addi	r2,fp,-8
 1805134:	1405883a 	add	r2,r2,r16
 1805138:	10c00005 	stb	r3,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
 180513c:	e0bffd17 	ldw	r2,-12(fp)
 1805140:	10800044 	addi	r2,r2,1
 1805144:	e0bffd15 	stw	r2,-12(fp)
 1805148:	e0bffd17 	ldw	r2,-12(fp)
 180514c:	108000d0 	cmplti	r2,r2,3
 1805150:	103fed1e 	bne	r2,zero,1805108 <alt_check_primary_table+0x3c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
 1805154:	e0bffe03 	ldbu	r2,-8(fp)
 1805158:	10803fcc 	andi	r2,r2,255
 180515c:	10801418 	cmpnei	r2,r2,80
 1805160:	1000081e 	bne	r2,zero,1805184 <alt_check_primary_table+0xb8>
 1805164:	e0bffe43 	ldbu	r2,-7(fp)
 1805168:	10803fcc 	andi	r2,r2,255
 180516c:	10801498 	cmpnei	r2,r2,82
 1805170:	1000041e 	bne	r2,zero,1805184 <alt_check_primary_table+0xb8>
 1805174:	e0bffe83 	ldbu	r2,-6(fp)
 1805178:	10803fcc 	andi	r2,r2,255
 180517c:	10801260 	cmpeqi	r2,r2,73
 1805180:	1000021e 	bne	r2,zero,180518c <alt_check_primary_table+0xc0>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
 1805184:	00bffb44 	movi	r2,-19
 1805188:	e0bffc15 	stw	r2,-16(fp)
  }
  
  return ret_code;
 180518c:	e0bffc17 	ldw	r2,-16(fp)
}
 1805190:	e037883a 	mov	sp,fp
 1805194:	dfc00217 	ldw	ra,8(sp)
 1805198:	df000117 	ldw	fp,4(sp)
 180519c:	dc000017 	ldw	r16,0(sp)
 18051a0:	dec00304 	addi	sp,sp,12
 18051a4:	f800283a 	ret

018051a8 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 18051a8:	defffa04 	addi	sp,sp,-24
 18051ac:	dfc00515 	stw	ra,20(sp)
 18051b0:	df000415 	stw	fp,16(sp)
 18051b4:	df000404 	addi	fp,sp,16
 18051b8:	e13ffd15 	stw	r4,-12(fp)
 18051bc:	e17ffe15 	stw	r5,-8(fp)
 18051c0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 18051c4:	e0bffd17 	ldw	r2,-12(fp)
 18051c8:	10800017 	ldw	r2,0(r2)
 18051cc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 18051d0:	e0bffc17 	ldw	r2,-16(fp)
 18051d4:	11000a04 	addi	r4,r2,40
 18051d8:	e0bffd17 	ldw	r2,-12(fp)
 18051dc:	11c00217 	ldw	r7,8(r2)
 18051e0:	e17ffe17 	ldw	r5,-8(fp)
 18051e4:	e1bfff17 	ldw	r6,-4(fp)
 18051e8:	18057f00 	call	18057f0 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 18051ec:	e037883a 	mov	sp,fp
 18051f0:	dfc00117 	ldw	ra,4(sp)
 18051f4:	df000017 	ldw	fp,0(sp)
 18051f8:	dec00204 	addi	sp,sp,8
 18051fc:	f800283a 	ret

01805200 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 1805200:	defffa04 	addi	sp,sp,-24
 1805204:	dfc00515 	stw	ra,20(sp)
 1805208:	df000415 	stw	fp,16(sp)
 180520c:	df000404 	addi	fp,sp,16
 1805210:	e13ffd15 	stw	r4,-12(fp)
 1805214:	e17ffe15 	stw	r5,-8(fp)
 1805218:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 180521c:	e0bffd17 	ldw	r2,-12(fp)
 1805220:	10800017 	ldw	r2,0(r2)
 1805224:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 1805228:	e0bffc17 	ldw	r2,-16(fp)
 180522c:	11000a04 	addi	r4,r2,40
 1805230:	e0bffd17 	ldw	r2,-12(fp)
 1805234:	11c00217 	ldw	r7,8(r2)
 1805238:	e17ffe17 	ldw	r5,-8(fp)
 180523c:	e1bfff17 	ldw	r6,-4(fp)
 1805240:	1805a140 	call	1805a14 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 1805244:	e037883a 	mov	sp,fp
 1805248:	dfc00117 	ldw	ra,4(sp)
 180524c:	df000017 	ldw	fp,0(sp)
 1805250:	dec00204 	addi	sp,sp,8
 1805254:	f800283a 	ret

01805258 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 1805258:	defffc04 	addi	sp,sp,-16
 180525c:	dfc00315 	stw	ra,12(sp)
 1805260:	df000215 	stw	fp,8(sp)
 1805264:	df000204 	addi	fp,sp,8
 1805268:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 180526c:	e0bfff17 	ldw	r2,-4(fp)
 1805270:	10800017 	ldw	r2,0(r2)
 1805274:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 1805278:	e0bffe17 	ldw	r2,-8(fp)
 180527c:	11000a04 	addi	r4,r2,40
 1805280:	e0bfff17 	ldw	r2,-4(fp)
 1805284:	11400217 	ldw	r5,8(r2)
 1805288:	18056880 	call	1805688 <altera_avalon_jtag_uart_close>
}
 180528c:	e037883a 	mov	sp,fp
 1805290:	dfc00117 	ldw	ra,4(sp)
 1805294:	df000017 	ldw	fp,0(sp)
 1805298:	dec00204 	addi	sp,sp,8
 180529c:	f800283a 	ret

018052a0 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 18052a0:	defffa04 	addi	sp,sp,-24
 18052a4:	dfc00515 	stw	ra,20(sp)
 18052a8:	df000415 	stw	fp,16(sp)
 18052ac:	df000404 	addi	fp,sp,16
 18052b0:	e13ffd15 	stw	r4,-12(fp)
 18052b4:	e17ffe15 	stw	r5,-8(fp)
 18052b8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 18052bc:	e0bffd17 	ldw	r2,-12(fp)
 18052c0:	10800017 	ldw	r2,0(r2)
 18052c4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 18052c8:	e0bffc17 	ldw	r2,-16(fp)
 18052cc:	11000a04 	addi	r4,r2,40
 18052d0:	e17ffe17 	ldw	r5,-8(fp)
 18052d4:	e1bfff17 	ldw	r6,-4(fp)
 18052d8:	18056fc0 	call	18056fc <altera_avalon_jtag_uart_ioctl>
}
 18052dc:	e037883a 	mov	sp,fp
 18052e0:	dfc00117 	ldw	ra,4(sp)
 18052e4:	df000017 	ldw	fp,0(sp)
 18052e8:	dec00204 	addi	sp,sp,8
 18052ec:	f800283a 	ret

018052f0 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 18052f0:	defffa04 	addi	sp,sp,-24
 18052f4:	dfc00515 	stw	ra,20(sp)
 18052f8:	df000415 	stw	fp,16(sp)
 18052fc:	df000404 	addi	fp,sp,16
 1805300:	e13ffd15 	stw	r4,-12(fp)
 1805304:	e17ffe15 	stw	r5,-8(fp)
 1805308:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 180530c:	e0fffd17 	ldw	r3,-12(fp)
 1805310:	00800044 	movi	r2,1
 1805314:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 1805318:	e0bffd17 	ldw	r2,-12(fp)
 180531c:	10800017 	ldw	r2,0(r2)
 1805320:	11000104 	addi	r4,r2,4
 1805324:	e0bffd17 	ldw	r2,-12(fp)
 1805328:	10800817 	ldw	r2,32(r2)
 180532c:	1007883a 	mov	r3,r2
 1805330:	2005883a 	mov	r2,r4
 1805334:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 1805338:	e13ffe17 	ldw	r4,-8(fp)
 180533c:	e17fff17 	ldw	r5,-4(fp)
 1805340:	d8000015 	stw	zero,0(sp)
 1805344:	01806034 	movhi	r6,384
 1805348:	3194ec04 	addi	r6,r6,21424
 180534c:	e1fffd17 	ldw	r7,-12(fp)
 1805350:	1807ab40 	call	1807ab4 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 1805354:	e0bffd17 	ldw	r2,-12(fp)
 1805358:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 180535c:	e0bffd17 	ldw	r2,-12(fp)
 1805360:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 1805364:	00806074 	movhi	r2,385
 1805368:	10ad3704 	addi	r2,r2,-19236
 180536c:	10800017 	ldw	r2,0(r2)
 1805370:	100b883a 	mov	r5,r2
 1805374:	01806034 	movhi	r6,384
 1805378:	31957604 	addi	r6,r6,21976
 180537c:	e1fffd17 	ldw	r7,-12(fp)
 1805380:	180763c0 	call	180763c <alt_alarm_start>
 1805384:	1004403a 	cmpge	r2,r2,zero
 1805388:	1000041e 	bne	r2,zero,180539c <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 180538c:	e0fffd17 	ldw	r3,-12(fp)
 1805390:	00a00034 	movhi	r2,32768
 1805394:	10bfffc4 	addi	r2,r2,-1
 1805398:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 180539c:	e037883a 	mov	sp,fp
 18053a0:	dfc00117 	ldw	ra,4(sp)
 18053a4:	df000017 	ldw	fp,0(sp)
 18053a8:	dec00204 	addi	sp,sp,8
 18053ac:	f800283a 	ret

018053b0 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 18053b0:	defff804 	addi	sp,sp,-32
 18053b4:	df000715 	stw	fp,28(sp)
 18053b8:	df000704 	addi	fp,sp,28
 18053bc:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 18053c0:	e0bfff17 	ldw	r2,-4(fp)
 18053c4:	e0bffe15 	stw	r2,-8(fp)
  unsigned int base = sp->base;
 18053c8:	e0bffe17 	ldw	r2,-8(fp)
 18053cc:	10800017 	ldw	r2,0(r2)
 18053d0:	e0bffd15 	stw	r2,-12(fp)
 18053d4:	00000006 	br	18053d8 <altera_avalon_jtag_uart_irq+0x28>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 18053d8:	e0bffd17 	ldw	r2,-12(fp)
 18053dc:	10800104 	addi	r2,r2,4
 18053e0:	10800037 	ldwio	r2,0(r2)
 18053e4:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 18053e8:	e0bffc17 	ldw	r2,-16(fp)
 18053ec:	1080c00c 	andi	r2,r2,768
 18053f0:	1005003a 	cmpeq	r2,r2,zero
 18053f4:	1000741e 	bne	r2,zero,18055c8 <altera_avalon_jtag_uart_irq+0x218>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 18053f8:	e0bffc17 	ldw	r2,-16(fp)
 18053fc:	1080400c 	andi	r2,r2,256
 1805400:	1005003a 	cmpeq	r2,r2,zero
 1805404:	1000351e 	bne	r2,zero,18054dc <altera_avalon_jtag_uart_irq+0x12c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 1805408:	00800074 	movhi	r2,1
 180540c:	e0bffb15 	stw	r2,-20(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1805410:	e0bffe17 	ldw	r2,-8(fp)
 1805414:	10800a17 	ldw	r2,40(r2)
 1805418:	10800044 	addi	r2,r2,1
 180541c:	1081ffcc 	andi	r2,r2,2047
 1805420:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
 1805424:	e0bffe17 	ldw	r2,-8(fp)
 1805428:	10c00b17 	ldw	r3,44(r2)
 180542c:	e0bffa17 	ldw	r2,-24(fp)
 1805430:	18801626 	beq	r3,r2,180548c <altera_avalon_jtag_uart_irq+0xdc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 1805434:	e0bffd17 	ldw	r2,-12(fp)
 1805438:	10800037 	ldwio	r2,0(r2)
 180543c:	e0bffb15 	stw	r2,-20(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 1805440:	e0bffb17 	ldw	r2,-20(fp)
 1805444:	10a0000c 	andi	r2,r2,32768
 1805448:	1005003a 	cmpeq	r2,r2,zero
 180544c:	10000f1e 	bne	r2,zero,180548c <altera_avalon_jtag_uart_irq+0xdc>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 1805450:	e0bffe17 	ldw	r2,-8(fp)
 1805454:	10c00a17 	ldw	r3,40(r2)
 1805458:	e0bffb17 	ldw	r2,-20(fp)
 180545c:	1009883a 	mov	r4,r2
 1805460:	e0bffe17 	ldw	r2,-8(fp)
 1805464:	1885883a 	add	r2,r3,r2
 1805468:	10800e04 	addi	r2,r2,56
 180546c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1805470:	e0bffe17 	ldw	r2,-8(fp)
 1805474:	10800a17 	ldw	r2,40(r2)
 1805478:	10800044 	addi	r2,r2,1
 180547c:	10c1ffcc 	andi	r3,r2,2047
 1805480:	e0bffe17 	ldw	r2,-8(fp)
 1805484:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 1805488:	003fe106 	br	1805410 <altera_avalon_jtag_uart_irq+0x60>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 180548c:	e0bffb17 	ldw	r2,-20(fp)
 1805490:	10bfffec 	andhi	r2,r2,65535
 1805494:	1005003a 	cmpeq	r2,r2,zero
 1805498:	1000101e 	bne	r2,zero,18054dc <altera_avalon_jtag_uart_irq+0x12c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 180549c:	e0bffe17 	ldw	r2,-8(fp)
 18054a0:	10c00817 	ldw	r3,32(r2)
 18054a4:	00bfff84 	movi	r2,-2
 18054a8:	1886703a 	and	r3,r3,r2
 18054ac:	e0bffe17 	ldw	r2,-8(fp)
 18054b0:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 18054b4:	e0bffd17 	ldw	r2,-12(fp)
 18054b8:	11000104 	addi	r4,r2,4
 18054bc:	e0bffe17 	ldw	r2,-8(fp)
 18054c0:	10800817 	ldw	r2,32(r2)
 18054c4:	1007883a 	mov	r3,r2
 18054c8:	2005883a 	mov	r2,r4
 18054cc:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 18054d0:	e0bffd17 	ldw	r2,-12(fp)
 18054d4:	10800104 	addi	r2,r2,4
 18054d8:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 18054dc:	e0bffc17 	ldw	r2,-16(fp)
 18054e0:	1080800c 	andi	r2,r2,512
 18054e4:	1005003a 	cmpeq	r2,r2,zero
 18054e8:	103fbb1e 	bne	r2,zero,18053d8 <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 18054ec:	e0bffc17 	ldw	r2,-16(fp)
 18054f0:	10bfffec 	andhi	r2,r2,65535
 18054f4:	1004d43a 	srli	r2,r2,16
 18054f8:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 18054fc:	00001506 	br	1805554 <altera_avalon_jtag_uart_irq+0x1a4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 1805500:	e13ffd17 	ldw	r4,-12(fp)
 1805504:	e0bffe17 	ldw	r2,-8(fp)
 1805508:	10c00d17 	ldw	r3,52(r2)
 180550c:	e0bffe17 	ldw	r2,-8(fp)
 1805510:	1885883a 	add	r2,r3,r2
 1805514:	10820e04 	addi	r2,r2,2104
 1805518:	10800003 	ldbu	r2,0(r2)
 180551c:	10c03fcc 	andi	r3,r2,255
 1805520:	18c0201c 	xori	r3,r3,128
 1805524:	18ffe004 	addi	r3,r3,-128
 1805528:	2005883a 	mov	r2,r4
 180552c:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1805530:	e0bffe17 	ldw	r2,-8(fp)
 1805534:	10800d17 	ldw	r2,52(r2)
 1805538:	10800044 	addi	r2,r2,1
 180553c:	10c1ffcc 	andi	r3,r2,2047
 1805540:	e0bffe17 	ldw	r2,-8(fp)
 1805544:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 1805548:	e0bff917 	ldw	r2,-28(fp)
 180554c:	10bfffc4 	addi	r2,r2,-1
 1805550:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 1805554:	e0bff917 	ldw	r2,-28(fp)
 1805558:	1005003a 	cmpeq	r2,r2,zero
 180555c:	1000051e 	bne	r2,zero,1805574 <altera_avalon_jtag_uart_irq+0x1c4>
 1805560:	e0bffe17 	ldw	r2,-8(fp)
 1805564:	10c00d17 	ldw	r3,52(r2)
 1805568:	e0bffe17 	ldw	r2,-8(fp)
 180556c:	10800c17 	ldw	r2,48(r2)
 1805570:	18bfe31e 	bne	r3,r2,1805500 <altera_avalon_jtag_uart_irq+0x150>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 1805574:	e0bff917 	ldw	r2,-28(fp)
 1805578:	1005003a 	cmpeq	r2,r2,zero
 180557c:	103f961e 	bne	r2,zero,18053d8 <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 1805580:	e0bffe17 	ldw	r2,-8(fp)
 1805584:	10c00817 	ldw	r3,32(r2)
 1805588:	00bfff44 	movi	r2,-3
 180558c:	1886703a 	and	r3,r3,r2
 1805590:	e0bffe17 	ldw	r2,-8(fp)
 1805594:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 1805598:	e0bffe17 	ldw	r2,-8(fp)
 180559c:	10800017 	ldw	r2,0(r2)
 18055a0:	11000104 	addi	r4,r2,4
 18055a4:	e0bffe17 	ldw	r2,-8(fp)
 18055a8:	10800817 	ldw	r2,32(r2)
 18055ac:	1007883a 	mov	r3,r2
 18055b0:	2005883a 	mov	r2,r4
 18055b4:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 18055b8:	e0bffd17 	ldw	r2,-12(fp)
 18055bc:	10800104 	addi	r2,r2,4
 18055c0:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 18055c4:	003f8406 	br	18053d8 <altera_avalon_jtag_uart_irq+0x28>
}
 18055c8:	e037883a 	mov	sp,fp
 18055cc:	df000017 	ldw	fp,0(sp)
 18055d0:	dec00104 	addi	sp,sp,4
 18055d4:	f800283a 	ret

018055d8 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 18055d8:	defffc04 	addi	sp,sp,-16
 18055dc:	df000315 	stw	fp,12(sp)
 18055e0:	df000304 	addi	fp,sp,12
 18055e4:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 18055e8:	e0bfff17 	ldw	r2,-4(fp)
 18055ec:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 18055f0:	e0bffe17 	ldw	r2,-8(fp)
 18055f4:	10800017 	ldw	r2,0(r2)
 18055f8:	10800104 	addi	r2,r2,4
 18055fc:	10800037 	ldwio	r2,0(r2)
 1805600:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 1805604:	e0bffd17 	ldw	r2,-12(fp)
 1805608:	1081000c 	andi	r2,r2,1024
 180560c:	1005003a 	cmpeq	r2,r2,zero
 1805610:	10000c1e 	bne	r2,zero,1805644 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 1805614:	e0bffe17 	ldw	r2,-8(fp)
 1805618:	10800017 	ldw	r2,0(r2)
 180561c:	11000104 	addi	r4,r2,4
 1805620:	e0bffe17 	ldw	r2,-8(fp)
 1805624:	10800817 	ldw	r2,32(r2)
 1805628:	10810014 	ori	r2,r2,1024
 180562c:	1007883a 	mov	r3,r2
 1805630:	2005883a 	mov	r2,r4
 1805634:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
 1805638:	e0bffe17 	ldw	r2,-8(fp)
 180563c:	10000915 	stw	zero,36(r2)
 1805640:	00000a06 	br	180566c <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 1805644:	e0bffe17 	ldw	r2,-8(fp)
 1805648:	10c00917 	ldw	r3,36(r2)
 180564c:	00a00034 	movhi	r2,32768
 1805650:	10bfff04 	addi	r2,r2,-4
 1805654:	10c00536 	bltu	r2,r3,180566c <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
 1805658:	e0bffe17 	ldw	r2,-8(fp)
 180565c:	10800917 	ldw	r2,36(r2)
 1805660:	10c00044 	addi	r3,r2,1
 1805664:	e0bffe17 	ldw	r2,-8(fp)
 1805668:	10c00915 	stw	r3,36(r2)
 180566c:	00806074 	movhi	r2,385
 1805670:	10ad3704 	addi	r2,r2,-19236
 1805674:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 1805678:	e037883a 	mov	sp,fp
 180567c:	df000017 	ldw	fp,0(sp)
 1805680:	dec00104 	addi	sp,sp,4
 1805684:	f800283a 	ret

01805688 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 1805688:	defffc04 	addi	sp,sp,-16
 180568c:	df000315 	stw	fp,12(sp)
 1805690:	df000304 	addi	fp,sp,12
 1805694:	e13ffd15 	stw	r4,-12(fp)
 1805698:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 180569c:	00000706 	br	18056bc <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 18056a0:	e0bffe17 	ldw	r2,-8(fp)
 18056a4:	1090000c 	andi	r2,r2,16384
 18056a8:	1005003a 	cmpeq	r2,r2,zero
 18056ac:	1000031e 	bne	r2,zero,18056bc <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
 18056b0:	00bffd44 	movi	r2,-11
 18056b4:	e0bfff15 	stw	r2,-4(fp)
 18056b8:	00000b06 	br	18056e8 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 18056bc:	e0bffd17 	ldw	r2,-12(fp)
 18056c0:	10c00d17 	ldw	r3,52(r2)
 18056c4:	e0bffd17 	ldw	r2,-12(fp)
 18056c8:	10800c17 	ldw	r2,48(r2)
 18056cc:	18800526 	beq	r3,r2,18056e4 <altera_avalon_jtag_uart_close+0x5c>
 18056d0:	e0bffd17 	ldw	r2,-12(fp)
 18056d4:	10c00917 	ldw	r3,36(r2)
 18056d8:	e0bffd17 	ldw	r2,-12(fp)
 18056dc:	10800117 	ldw	r2,4(r2)
 18056e0:	18bfef36 	bltu	r3,r2,18056a0 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 18056e4:	e03fff15 	stw	zero,-4(fp)
 18056e8:	e0bfff17 	ldw	r2,-4(fp)
}
 18056ec:	e037883a 	mov	sp,fp
 18056f0:	df000017 	ldw	fp,0(sp)
 18056f4:	dec00104 	addi	sp,sp,4
 18056f8:	f800283a 	ret

018056fc <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 18056fc:	defff804 	addi	sp,sp,-32
 1805700:	df000715 	stw	fp,28(sp)
 1805704:	df000704 	addi	fp,sp,28
 1805708:	e13ffb15 	stw	r4,-20(fp)
 180570c:	e17ffc15 	stw	r5,-16(fp)
 1805710:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
 1805714:	00bff9c4 	movi	r2,-25
 1805718:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
 180571c:	e0bffc17 	ldw	r2,-16(fp)
 1805720:	e0bfff15 	stw	r2,-4(fp)
 1805724:	e0ffff17 	ldw	r3,-4(fp)
 1805728:	189a8060 	cmpeqi	r2,r3,27137
 180572c:	1000041e 	bne	r2,zero,1805740 <altera_avalon_jtag_uart_ioctl+0x44>
 1805730:	e0ffff17 	ldw	r3,-4(fp)
 1805734:	189a80a0 	cmpeqi	r2,r3,27138
 1805738:	10001b1e 	bne	r2,zero,18057a8 <altera_avalon_jtag_uart_ioctl+0xac>
 180573c:	00002706 	br	18057dc <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 1805740:	e0bffb17 	ldw	r2,-20(fp)
 1805744:	10c00117 	ldw	r3,4(r2)
 1805748:	00a00034 	movhi	r2,32768
 180574c:	10bfffc4 	addi	r2,r2,-1
 1805750:	18802226 	beq	r3,r2,18057dc <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
 1805754:	e0bffd17 	ldw	r2,-12(fp)
 1805758:	10800017 	ldw	r2,0(r2)
 180575c:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 1805760:	e0bff917 	ldw	r2,-28(fp)
 1805764:	10800090 	cmplti	r2,r2,2
 1805768:	1000071e 	bne	r2,zero,1805788 <altera_avalon_jtag_uart_ioctl+0x8c>
 180576c:	e0fff917 	ldw	r3,-28(fp)
 1805770:	00a00034 	movhi	r2,32768
 1805774:	10bfffc4 	addi	r2,r2,-1
 1805778:	18800326 	beq	r3,r2,1805788 <altera_avalon_jtag_uart_ioctl+0x8c>
 180577c:	e0bff917 	ldw	r2,-28(fp)
 1805780:	e0bffe15 	stw	r2,-8(fp)
 1805784:	00000306 	br	1805794 <altera_avalon_jtag_uart_ioctl+0x98>
 1805788:	00e00034 	movhi	r3,32768
 180578c:	18ffff84 	addi	r3,r3,-2
 1805790:	e0fffe15 	stw	r3,-8(fp)
 1805794:	e0bffb17 	ldw	r2,-20(fp)
 1805798:	e0fffe17 	ldw	r3,-8(fp)
 180579c:	10c00115 	stw	r3,4(r2)
      rc = 0;
 18057a0:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
 18057a4:	00000d06 	br	18057dc <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 18057a8:	e0bffb17 	ldw	r2,-20(fp)
 18057ac:	10c00117 	ldw	r3,4(r2)
 18057b0:	00a00034 	movhi	r2,32768
 18057b4:	10bfffc4 	addi	r2,r2,-1
 18057b8:	18800826 	beq	r3,r2,18057dc <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 18057bc:	e13ffd17 	ldw	r4,-12(fp)
 18057c0:	e0bffb17 	ldw	r2,-20(fp)
 18057c4:	10c00917 	ldw	r3,36(r2)
 18057c8:	e0bffb17 	ldw	r2,-20(fp)
 18057cc:	10800117 	ldw	r2,4(r2)
 18057d0:	1885803a 	cmpltu	r2,r3,r2
 18057d4:	20800015 	stw	r2,0(r4)
      rc = 0;
 18057d8:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
 18057dc:	e0bffa17 	ldw	r2,-24(fp)
}
 18057e0:	e037883a 	mov	sp,fp
 18057e4:	df000017 	ldw	fp,0(sp)
 18057e8:	dec00104 	addi	sp,sp,4
 18057ec:	f800283a 	ret

018057f0 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 18057f0:	defff204 	addi	sp,sp,-56
 18057f4:	dfc00d15 	stw	ra,52(sp)
 18057f8:	df000c15 	stw	fp,48(sp)
 18057fc:	df000c04 	addi	fp,sp,48
 1805800:	e13ffb15 	stw	r4,-20(fp)
 1805804:	e17ffc15 	stw	r5,-16(fp)
 1805808:	e1bffd15 	stw	r6,-12(fp)
 180580c:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
 1805810:	e0bffc17 	ldw	r2,-16(fp)
 1805814:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 1805818:	00004806 	br	180593c <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 180581c:	e0bffb17 	ldw	r2,-20(fp)
 1805820:	10800a17 	ldw	r2,40(r2)
 1805824:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 1805828:	e0bffb17 	ldw	r2,-20(fp)
 180582c:	10800b17 	ldw	r2,44(r2)
 1805830:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
 1805834:	e0fff717 	ldw	r3,-36(fp)
 1805838:	e0bff617 	ldw	r2,-40(fp)
 180583c:	18800536 	bltu	r3,r2,1805854 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 1805840:	e0bff717 	ldw	r2,-36(fp)
 1805844:	e0fff617 	ldw	r3,-40(fp)
 1805848:	10c5c83a 	sub	r2,r2,r3
 180584c:	e0bff815 	stw	r2,-32(fp)
 1805850:	00000406 	br	1805864 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 1805854:	00820004 	movi	r2,2048
 1805858:	e0fff617 	ldw	r3,-40(fp)
 180585c:	10c5c83a 	sub	r2,r2,r3
 1805860:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 1805864:	e0bff817 	ldw	r2,-32(fp)
 1805868:	1005003a 	cmpeq	r2,r2,zero
 180586c:	10001f1e 	bne	r2,zero,18058ec <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
 1805870:	e0fffd17 	ldw	r3,-12(fp)
 1805874:	e0bff817 	ldw	r2,-32(fp)
 1805878:	1880022e 	bgeu	r3,r2,1805884 <altera_avalon_jtag_uart_read+0x94>
        n = space;
 180587c:	e0bffd17 	ldw	r2,-12(fp)
 1805880:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 1805884:	e0bffb17 	ldw	r2,-20(fp)
 1805888:	10c00e04 	addi	r3,r2,56
 180588c:	e0bff617 	ldw	r2,-40(fp)
 1805890:	1887883a 	add	r3,r3,r2
 1805894:	e0bffa17 	ldw	r2,-24(fp)
 1805898:	1009883a 	mov	r4,r2
 180589c:	180b883a 	mov	r5,r3
 18058a0:	e1bff817 	ldw	r6,-32(fp)
 18058a4:	1800e640 	call	1800e64 <memcpy>
      ptr   += n;
 18058a8:	e0fff817 	ldw	r3,-32(fp)
 18058ac:	e0bffa17 	ldw	r2,-24(fp)
 18058b0:	10c5883a 	add	r2,r2,r3
 18058b4:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
 18058b8:	e0fffd17 	ldw	r3,-12(fp)
 18058bc:	e0bff817 	ldw	r2,-32(fp)
 18058c0:	1885c83a 	sub	r2,r3,r2
 18058c4:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 18058c8:	e0fff617 	ldw	r3,-40(fp)
 18058cc:	e0bff817 	ldw	r2,-32(fp)
 18058d0:	1885883a 	add	r2,r3,r2
 18058d4:	10c1ffcc 	andi	r3,r2,2047
 18058d8:	e0bffb17 	ldw	r2,-20(fp)
 18058dc:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 18058e0:	e0bffd17 	ldw	r2,-12(fp)
 18058e4:	10800048 	cmpgei	r2,r2,1
 18058e8:	103fcc1e 	bne	r2,zero,180581c <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
 18058ec:	e0fffa17 	ldw	r3,-24(fp)
 18058f0:	e0bffc17 	ldw	r2,-16(fp)
 18058f4:	1880141e 	bne	r3,r2,1805948 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 18058f8:	e0bffe17 	ldw	r2,-8(fp)
 18058fc:	1090000c 	andi	r2,r2,16384
 1805900:	1004c03a 	cmpne	r2,r2,zero
 1805904:	1000101e 	bne	r2,zero,1805948 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 1805908:	e0bffb17 	ldw	r2,-20(fp)
 180590c:	10c00a17 	ldw	r3,40(r2)
 1805910:	e0bff717 	ldw	r2,-36(fp)
 1805914:	1880051e 	bne	r3,r2,180592c <altera_avalon_jtag_uart_read+0x13c>
 1805918:	e0bffb17 	ldw	r2,-20(fp)
 180591c:	10c00917 	ldw	r3,36(r2)
 1805920:	e0bffb17 	ldw	r2,-20(fp)
 1805924:	10800117 	ldw	r2,4(r2)
 1805928:	18bff736 	bltu	r3,r2,1805908 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 180592c:	e0bffb17 	ldw	r2,-20(fp)
 1805930:	10c00a17 	ldw	r3,40(r2)
 1805934:	e0bff717 	ldw	r2,-36(fp)
 1805938:	18800326 	beq	r3,r2,1805948 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 180593c:	e0bffd17 	ldw	r2,-12(fp)
 1805940:	10800048 	cmpgei	r2,r2,1
 1805944:	103fb51e 	bne	r2,zero,180581c <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 1805948:	e0fffa17 	ldw	r3,-24(fp)
 180594c:	e0bffc17 	ldw	r2,-16(fp)
 1805950:	18801926 	beq	r3,r2,18059b8 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1805954:	0005303a 	rdctl	r2,status
 1805958:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 180595c:	e0fff517 	ldw	r3,-44(fp)
 1805960:	00bfff84 	movi	r2,-2
 1805964:	1884703a 	and	r2,r3,r2
 1805968:	1001703a 	wrctl	status,r2
  
  return context;
 180596c:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 1805970:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 1805974:	e0bffb17 	ldw	r2,-20(fp)
 1805978:	10800817 	ldw	r2,32(r2)
 180597c:	10c00054 	ori	r3,r2,1
 1805980:	e0bffb17 	ldw	r2,-20(fp)
 1805984:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 1805988:	e0bffb17 	ldw	r2,-20(fp)
 180598c:	10800017 	ldw	r2,0(r2)
 1805990:	11000104 	addi	r4,r2,4
 1805994:	e0bffb17 	ldw	r2,-20(fp)
 1805998:	10800817 	ldw	r2,32(r2)
 180599c:	1007883a 	mov	r3,r2
 18059a0:	2005883a 	mov	r2,r4
 18059a4:	10c00035 	stwio	r3,0(r2)
 18059a8:	e0bff917 	ldw	r2,-28(fp)
 18059ac:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 18059b0:	e0bff417 	ldw	r2,-48(fp)
 18059b4:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 18059b8:	e0fffa17 	ldw	r3,-24(fp)
 18059bc:	e0bffc17 	ldw	r2,-16(fp)
 18059c0:	18800526 	beq	r3,r2,18059d8 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
 18059c4:	e0fffa17 	ldw	r3,-24(fp)
 18059c8:	e0bffc17 	ldw	r2,-16(fp)
 18059cc:	1887c83a 	sub	r3,r3,r2
 18059d0:	e0ffff15 	stw	r3,-4(fp)
 18059d4:	00000906 	br	18059fc <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
 18059d8:	e0bffe17 	ldw	r2,-8(fp)
 18059dc:	1090000c 	andi	r2,r2,16384
 18059e0:	1005003a 	cmpeq	r2,r2,zero
 18059e4:	1000031e 	bne	r2,zero,18059f4 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 18059e8:	00bffd44 	movi	r2,-11
 18059ec:	e0bfff15 	stw	r2,-4(fp)
 18059f0:	00000206 	br	18059fc <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
 18059f4:	00bffec4 	movi	r2,-5
 18059f8:	e0bfff15 	stw	r2,-4(fp)
 18059fc:	e0bfff17 	ldw	r2,-4(fp)
}
 1805a00:	e037883a 	mov	sp,fp
 1805a04:	dfc00117 	ldw	ra,4(sp)
 1805a08:	df000017 	ldw	fp,0(sp)
 1805a0c:	dec00204 	addi	sp,sp,8
 1805a10:	f800283a 	ret

01805a14 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 1805a14:	defff204 	addi	sp,sp,-56
 1805a18:	dfc00d15 	stw	ra,52(sp)
 1805a1c:	df000c15 	stw	fp,48(sp)
 1805a20:	df000c04 	addi	fp,sp,48
 1805a24:	e13ffb15 	stw	r4,-20(fp)
 1805a28:	e17ffc15 	stw	r5,-16(fp)
 1805a2c:	e1bffd15 	stw	r6,-12(fp)
 1805a30:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 1805a34:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 1805a38:	e0bffc17 	ldw	r2,-16(fp)
 1805a3c:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 1805a40:	00003a06 	br	1805b2c <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 1805a44:	e0bffb17 	ldw	r2,-20(fp)
 1805a48:	10800c17 	ldw	r2,48(r2)
 1805a4c:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
 1805a50:	e0bffb17 	ldw	r2,-20(fp)
 1805a54:	10800d17 	ldw	r2,52(r2)
 1805a58:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
 1805a5c:	e0fffa17 	ldw	r3,-24(fp)
 1805a60:	e0bff917 	ldw	r2,-28(fp)
 1805a64:	1880062e 	bgeu	r3,r2,1805a80 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 1805a68:	e0fff917 	ldw	r3,-28(fp)
 1805a6c:	e0bffa17 	ldw	r2,-24(fp)
 1805a70:	1885c83a 	sub	r2,r3,r2
 1805a74:	10bfffc4 	addi	r2,r2,-1
 1805a78:	e0bff815 	stw	r2,-32(fp)
 1805a7c:	00000c06 	br	1805ab0 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
 1805a80:	e0bff917 	ldw	r2,-28(fp)
 1805a84:	1005003a 	cmpeq	r2,r2,zero
 1805a88:	1000051e 	bne	r2,zero,1805aa0 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 1805a8c:	00820004 	movi	r2,2048
 1805a90:	e0fffa17 	ldw	r3,-24(fp)
 1805a94:	10c5c83a 	sub	r2,r2,r3
 1805a98:	e0bff815 	stw	r2,-32(fp)
 1805a9c:	00000406 	br	1805ab0 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 1805aa0:	0081ffc4 	movi	r2,2047
 1805aa4:	e0fffa17 	ldw	r3,-24(fp)
 1805aa8:	10c5c83a 	sub	r2,r2,r3
 1805aac:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 1805ab0:	e0bff817 	ldw	r2,-32(fp)
 1805ab4:	1005003a 	cmpeq	r2,r2,zero
 1805ab8:	10001f1e 	bne	r2,zero,1805b38 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
 1805abc:	e0fffd17 	ldw	r3,-12(fp)
 1805ac0:	e0bff817 	ldw	r2,-32(fp)
 1805ac4:	1880022e 	bgeu	r3,r2,1805ad0 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
 1805ac8:	e0bffd17 	ldw	r2,-12(fp)
 1805acc:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 1805ad0:	e0bffb17 	ldw	r2,-20(fp)
 1805ad4:	10c20e04 	addi	r3,r2,2104
 1805ad8:	e0bffa17 	ldw	r2,-24(fp)
 1805adc:	1885883a 	add	r2,r3,r2
 1805ae0:	e0fffc17 	ldw	r3,-16(fp)
 1805ae4:	1009883a 	mov	r4,r2
 1805ae8:	180b883a 	mov	r5,r3
 1805aec:	e1bff817 	ldw	r6,-32(fp)
 1805af0:	1800e640 	call	1800e64 <memcpy>
      ptr   += n;
 1805af4:	e0fff817 	ldw	r3,-32(fp)
 1805af8:	e0bffc17 	ldw	r2,-16(fp)
 1805afc:	10c5883a 	add	r2,r2,r3
 1805b00:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
 1805b04:	e0fffd17 	ldw	r3,-12(fp)
 1805b08:	e0bff817 	ldw	r2,-32(fp)
 1805b0c:	1885c83a 	sub	r2,r3,r2
 1805b10:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1805b14:	e0fffa17 	ldw	r3,-24(fp)
 1805b18:	e0bff817 	ldw	r2,-32(fp)
 1805b1c:	1885883a 	add	r2,r3,r2
 1805b20:	10c1ffcc 	andi	r3,r2,2047
 1805b24:	e0bffb17 	ldw	r2,-20(fp)
 1805b28:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 1805b2c:	e0bffd17 	ldw	r2,-12(fp)
 1805b30:	10800048 	cmpgei	r2,r2,1
 1805b34:	103fc31e 	bne	r2,zero,1805a44 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1805b38:	0005303a 	rdctl	r2,status
 1805b3c:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1805b40:	e0fff517 	ldw	r3,-44(fp)
 1805b44:	00bfff84 	movi	r2,-2
 1805b48:	1884703a 	and	r2,r3,r2
 1805b4c:	1001703a 	wrctl	status,r2
  
  return context;
 1805b50:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 1805b54:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 1805b58:	e0bffb17 	ldw	r2,-20(fp)
 1805b5c:	10800817 	ldw	r2,32(r2)
 1805b60:	10c00094 	ori	r3,r2,2
 1805b64:	e0bffb17 	ldw	r2,-20(fp)
 1805b68:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 1805b6c:	e0bffb17 	ldw	r2,-20(fp)
 1805b70:	10800017 	ldw	r2,0(r2)
 1805b74:	11000104 	addi	r4,r2,4
 1805b78:	e0bffb17 	ldw	r2,-20(fp)
 1805b7c:	10800817 	ldw	r2,32(r2)
 1805b80:	1007883a 	mov	r3,r2
 1805b84:	2005883a 	mov	r2,r4
 1805b88:	10c00035 	stwio	r3,0(r2)
 1805b8c:	e0bff717 	ldw	r2,-36(fp)
 1805b90:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1805b94:	e0bff417 	ldw	r2,-48(fp)
 1805b98:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 1805b9c:	e0bffd17 	ldw	r2,-12(fp)
 1805ba0:	10800050 	cmplti	r2,r2,1
 1805ba4:	1000111e 	bne	r2,zero,1805bec <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
 1805ba8:	e0bffe17 	ldw	r2,-8(fp)
 1805bac:	1090000c 	andi	r2,r2,16384
 1805bb0:	1004c03a 	cmpne	r2,r2,zero
 1805bb4:	1000101e 	bne	r2,zero,1805bf8 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 1805bb8:	e0bffb17 	ldw	r2,-20(fp)
 1805bbc:	10c00d17 	ldw	r3,52(r2)
 1805bc0:	e0bff917 	ldw	r2,-28(fp)
 1805bc4:	1880051e 	bne	r3,r2,1805bdc <altera_avalon_jtag_uart_write+0x1c8>
 1805bc8:	e0bffb17 	ldw	r2,-20(fp)
 1805bcc:	10c00917 	ldw	r3,36(r2)
 1805bd0:	e0bffb17 	ldw	r2,-20(fp)
 1805bd4:	10800117 	ldw	r2,4(r2)
 1805bd8:	18bff736 	bltu	r3,r2,1805bb8 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
 1805bdc:	e0bffb17 	ldw	r2,-20(fp)
 1805be0:	10c00d17 	ldw	r3,52(r2)
 1805be4:	e0bff917 	ldw	r2,-28(fp)
 1805be8:	18800326 	beq	r3,r2,1805bf8 <altera_avalon_jtag_uart_write+0x1e4>
        break;
    }
  }
  while (count > 0);
 1805bec:	e0bffd17 	ldw	r2,-12(fp)
 1805bf0:	10800048 	cmpgei	r2,r2,1
 1805bf4:	103fcd1e 	bne	r2,zero,1805b2c <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 1805bf8:	e0fffc17 	ldw	r3,-16(fp)
 1805bfc:	e0bff617 	ldw	r2,-40(fp)
 1805c00:	18800526 	beq	r3,r2,1805c18 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
 1805c04:	e0fffc17 	ldw	r3,-16(fp)
 1805c08:	e0bff617 	ldw	r2,-40(fp)
 1805c0c:	1887c83a 	sub	r3,r3,r2
 1805c10:	e0ffff15 	stw	r3,-4(fp)
 1805c14:	00000906 	br	1805c3c <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
 1805c18:	e0bffe17 	ldw	r2,-8(fp)
 1805c1c:	1090000c 	andi	r2,r2,16384
 1805c20:	1005003a 	cmpeq	r2,r2,zero
 1805c24:	1000031e 	bne	r2,zero,1805c34 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
 1805c28:	00bffd44 	movi	r2,-11
 1805c2c:	e0bfff15 	stw	r2,-4(fp)
 1805c30:	00000206 	br	1805c3c <altera_avalon_jtag_uart_write+0x228>
  else
    return -EIO; /* Host not connected */
 1805c34:	00bffec4 	movi	r2,-5
 1805c38:	e0bfff15 	stw	r2,-4(fp)
 1805c3c:	e0bfff17 	ldw	r2,-4(fp)
}
 1805c40:	e037883a 	mov	sp,fp
 1805c44:	dfc00117 	ldw	ra,4(sp)
 1805c48:	df000017 	ldw	fp,0(sp)
 1805c4c:	dec00204 	addi	sp,sp,8
 1805c50:	f800283a 	ret

01805c54 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
 1805c54:	defffa04 	addi	sp,sp,-24
 1805c58:	dfc00515 	stw	ra,20(sp)
 1805c5c:	df000415 	stw	fp,16(sp)
 1805c60:	df000404 	addi	fp,sp,16
 1805c64:	e13ffe15 	stw	r4,-8(fp)
 1805c68:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
 1805c6c:	e0bffe17 	ldw	r2,-8(fp)
 1805c70:	10800017 	ldw	r2,0(r2)
 1805c74:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
 1805c78:	008003f4 	movhi	r2,15
 1805c7c:	10909004 	addi	r2,r2,16960
 1805c80:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
 1805c84:	e0bffe17 	ldw	r2,-8(fp)
 1805c88:	10800803 	ldbu	r2,32(r2)
 1805c8c:	10803fcc 	andi	r2,r2,255
 1805c90:	1080201c 	xori	r2,r2,128
 1805c94:	10bfe004 	addi	r2,r2,-128
 1805c98:	1004c03a 	cmpne	r2,r2,zero
 1805c9c:	1000161e 	bne	r2,zero,1805cf8 <lcd_write_command+0xa4>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
 1805ca0:	00000a06 	br	1805ccc <lcd_write_command+0x78>
    if (--i == 0)
 1805ca4:	e0bffc17 	ldw	r2,-16(fp)
 1805ca8:	10bfffc4 	addi	r2,r2,-1
 1805cac:	e0bffc15 	stw	r2,-16(fp)
 1805cb0:	e0bffc17 	ldw	r2,-16(fp)
 1805cb4:	1004c03a 	cmpne	r2,r2,zero
 1805cb8:	1000041e 	bne	r2,zero,1805ccc <lcd_write_command+0x78>
    {
      sp->broken = 1;
 1805cbc:	e0fffe17 	ldw	r3,-8(fp)
 1805cc0:	00800044 	movi	r2,1
 1805cc4:	18800805 	stb	r2,32(r3)
      return;
 1805cc8:	00000b06 	br	1805cf8 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
 1805ccc:	e0bffd17 	ldw	r2,-12(fp)
 1805cd0:	10800104 	addi	r2,r2,4
 1805cd4:	10800037 	ldwio	r2,0(r2)
 1805cd8:	1080200c 	andi	r2,r2,128
 1805cdc:	1004c03a 	cmpne	r2,r2,zero
 1805ce0:	103ff01e 	bne	r2,zero,1805ca4 <lcd_write_command+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
 1805ce4:	01001904 	movi	r4,100
 1805ce8:	18083240 	call	1808324 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
 1805cec:	e0bffd17 	ldw	r2,-12(fp)
 1805cf0:	e0ffff03 	ldbu	r3,-4(fp)
 1805cf4:	10c00035 	stwio	r3,0(r2)
}
 1805cf8:	e037883a 	mov	sp,fp
 1805cfc:	dfc00117 	ldw	ra,4(sp)
 1805d00:	df000017 	ldw	fp,0(sp)
 1805d04:	dec00204 	addi	sp,sp,8
 1805d08:	f800283a 	ret

01805d0c <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
 1805d0c:	defffa04 	addi	sp,sp,-24
 1805d10:	dfc00515 	stw	ra,20(sp)
 1805d14:	df000415 	stw	fp,16(sp)
 1805d18:	df000404 	addi	fp,sp,16
 1805d1c:	e13ffe15 	stw	r4,-8(fp)
 1805d20:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
 1805d24:	e0bffe17 	ldw	r2,-8(fp)
 1805d28:	10800017 	ldw	r2,0(r2)
 1805d2c:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
 1805d30:	008003f4 	movhi	r2,15
 1805d34:	10909004 	addi	r2,r2,16960
 1805d38:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
 1805d3c:	e0bffe17 	ldw	r2,-8(fp)
 1805d40:	10800803 	ldbu	r2,32(r2)
 1805d44:	10803fcc 	andi	r2,r2,255
 1805d48:	1080201c 	xori	r2,r2,128
 1805d4c:	10bfe004 	addi	r2,r2,-128
 1805d50:	1004c03a 	cmpne	r2,r2,zero
 1805d54:	10001d1e 	bne	r2,zero,1805dcc <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
 1805d58:	00000a06 	br	1805d84 <lcd_write_data+0x78>
    if (--i == 0)
 1805d5c:	e0bffc17 	ldw	r2,-16(fp)
 1805d60:	10bfffc4 	addi	r2,r2,-1
 1805d64:	e0bffc15 	stw	r2,-16(fp)
 1805d68:	e0bffc17 	ldw	r2,-16(fp)
 1805d6c:	1004c03a 	cmpne	r2,r2,zero
 1805d70:	1000041e 	bne	r2,zero,1805d84 <lcd_write_data+0x78>
    {
      sp->broken = 1;
 1805d74:	e0fffe17 	ldw	r3,-8(fp)
 1805d78:	00800044 	movi	r2,1
 1805d7c:	18800805 	stb	r2,32(r3)
      return;
 1805d80:	00001206 	br	1805dcc <lcd_write_data+0xc0>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
 1805d84:	e0bffd17 	ldw	r2,-12(fp)
 1805d88:	10800104 	addi	r2,r2,4
 1805d8c:	10800037 	ldwio	r2,0(r2)
 1805d90:	1080200c 	andi	r2,r2,128
 1805d94:	1004c03a 	cmpne	r2,r2,zero
 1805d98:	103ff01e 	bne	r2,zero,1805d5c <lcd_write_data+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
 1805d9c:	01001904 	movi	r4,100
 1805da0:	18083240 	call	1808324 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
 1805da4:	e0bffd17 	ldw	r2,-12(fp)
 1805da8:	10800204 	addi	r2,r2,8
 1805dac:	e0ffff03 	ldbu	r3,-4(fp)
 1805db0:	10c00035 	stwio	r3,0(r2)

  sp->address++;
 1805db4:	e0bffe17 	ldw	r2,-8(fp)
 1805db8:	108008c3 	ldbu	r2,35(r2)
 1805dbc:	10800044 	addi	r2,r2,1
 1805dc0:	1007883a 	mov	r3,r2
 1805dc4:	e0bffe17 	ldw	r2,-8(fp)
 1805dc8:	10c008c5 	stb	r3,35(r2)
}
 1805dcc:	e037883a 	mov	sp,fp
 1805dd0:	dfc00117 	ldw	ra,4(sp)
 1805dd4:	df000017 	ldw	fp,0(sp)
 1805dd8:	dec00204 	addi	sp,sp,8
 1805ddc:	f800283a 	ret

01805de0 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
 1805de0:	defffc04 	addi	sp,sp,-16
 1805de4:	dfc00315 	stw	ra,12(sp)
 1805de8:	df000215 	stw	fp,8(sp)
 1805dec:	df000204 	addi	fp,sp,8
 1805df0:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
 1805df4:	e13fff17 	ldw	r4,-4(fp)
 1805df8:	01400044 	movi	r5,1
 1805dfc:	1805c540 	call	1805c54 <lcd_write_command>

  sp->x = 0;
 1805e00:	e0bfff17 	ldw	r2,-4(fp)
 1805e04:	10000845 	stb	zero,33(r2)
  sp->y = 0;
 1805e08:	e0bfff17 	ldw	r2,-4(fp)
 1805e0c:	10000885 	stb	zero,34(r2)
  sp->address = 0;
 1805e10:	e0bfff17 	ldw	r2,-4(fp)
 1805e14:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 1805e18:	e03ffe15 	stw	zero,-8(fp)
 1805e1c:	00001906 	br	1805e84 <lcd_clear_screen+0xa4>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
 1805e20:	e0bffe17 	ldw	r2,-8(fp)
 1805e24:	108018e4 	muli	r2,r2,99
 1805e28:	10c01004 	addi	r3,r2,64
 1805e2c:	e0bfff17 	ldw	r2,-4(fp)
 1805e30:	1889883a 	add	r4,r3,r2
 1805e34:	01400804 	movi	r5,32
 1805e38:	01801444 	movi	r6,81
 1805e3c:	18023c80 	call	18023c8 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
 1805e40:	e0bffe17 	ldw	r2,-8(fp)
 1805e44:	108018e4 	muli	r2,r2,99
 1805e48:	10c00c04 	addi	r3,r2,48
 1805e4c:	e0bfff17 	ldw	r2,-4(fp)
 1805e50:	1889883a 	add	r4,r3,r2
 1805e54:	01400804 	movi	r5,32
 1805e58:	01800404 	movi	r6,16
 1805e5c:	18023c80 	call	18023c8 <memset>
    sp->line[y].width = 0;
 1805e60:	e0bffe17 	ldw	r2,-8(fp)
 1805e64:	e0ffff17 	ldw	r3,-4(fp)
 1805e68:	108018e4 	muli	r2,r2,99
 1805e6c:	10c5883a 	add	r2,r2,r3
 1805e70:	10802404 	addi	r2,r2,144
 1805e74:	10000045 	stb	zero,1(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 1805e78:	e0bffe17 	ldw	r2,-8(fp)
 1805e7c:	10800044 	addi	r2,r2,1
 1805e80:	e0bffe15 	stw	r2,-8(fp)
 1805e84:	e0bffe17 	ldw	r2,-8(fp)
 1805e88:	10800090 	cmplti	r2,r2,2
 1805e8c:	103fe41e 	bne	r2,zero,1805e20 <lcd_clear_screen+0x40>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
 1805e90:	e037883a 	mov	sp,fp
 1805e94:	dfc00117 	ldw	ra,4(sp)
 1805e98:	df000017 	ldw	fp,0(sp)
 1805e9c:	dec00204 	addi	sp,sp,8
 1805ea0:	f800283a 	ret

01805ea4 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
 1805ea4:	defff704 	addi	sp,sp,-36
 1805ea8:	dfc00815 	stw	ra,32(sp)
 1805eac:	df000715 	stw	fp,28(sp)
 1805eb0:	df000704 	addi	fp,sp,28
 1805eb4:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
 1805eb8:	e0bfff17 	ldw	r2,-4(fp)
 1805ebc:	10800943 	ldbu	r2,37(r2)
 1805ec0:	10803fcc 	andi	r2,r2,255
 1805ec4:	1080201c 	xori	r2,r2,128
 1805ec8:	10bfe004 	addi	r2,r2,-128
 1805ecc:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 1805ed0:	e03ffe15 	stw	zero,-8(fp)
 1805ed4:	00006606 	br	1806070 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
 1805ed8:	e0bffe17 	ldw	r2,-8(fp)
 1805edc:	e0ffff17 	ldw	r3,-4(fp)
 1805ee0:	108018e4 	muli	r2,r2,99
 1805ee4:	10c5883a 	add	r2,r2,r3
 1805ee8:	10802404 	addi	r2,r2,144
 1805eec:	10800043 	ldbu	r2,1(r2)
 1805ef0:	10803fcc 	andi	r2,r2,255
 1805ef4:	1080201c 	xori	r2,r2,128
 1805ef8:	10bfe004 	addi	r2,r2,-128
 1805efc:	e0bffb15 	stw	r2,-20(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
 1805f00:	e0bffe17 	ldw	r2,-8(fp)
 1805f04:	e0ffff17 	ldw	r3,-4(fp)
 1805f08:	108018e4 	muli	r2,r2,99
 1805f0c:	10c5883a 	add	r2,r2,r3
 1805f10:	10802404 	addi	r2,r2,144
 1805f14:	10800083 	ldbu	r2,2(r2)
 1805f18:	10c03fcc 	andi	r3,r2,255
 1805f1c:	e0bffc17 	ldw	r2,-16(fp)
 1805f20:	1885383a 	mul	r2,r3,r2
 1805f24:	1005d23a 	srai	r2,r2,8
 1805f28:	e0bffa15 	stw	r2,-24(fp)
    if (offset >= width)
 1805f2c:	e0fffa17 	ldw	r3,-24(fp)
 1805f30:	e0bffb17 	ldw	r2,-20(fp)
 1805f34:	18800116 	blt	r3,r2,1805f3c <lcd_repaint_screen+0x98>
      offset = 0;
 1805f38:	e03ffa15 	stw	zero,-24(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
 1805f3c:	e03ffd15 	stw	zero,-12(fp)
 1805f40:	00004506 	br	1806058 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
 1805f44:	e17ffe17 	ldw	r5,-8(fp)
 1805f48:	e0fffd17 	ldw	r3,-12(fp)
 1805f4c:	e0bffa17 	ldw	r2,-24(fp)
 1805f50:	1889883a 	add	r4,r3,r2
 1805f54:	e0bffb17 	ldw	r2,-20(fp)
 1805f58:	2087283a 	div	r3,r4,r2
 1805f5c:	e0bffb17 	ldw	r2,-20(fp)
 1805f60:	1885383a 	mul	r2,r3,r2
 1805f64:	2089c83a 	sub	r4,r4,r2
 1805f68:	e0ffff17 	ldw	r3,-4(fp)
 1805f6c:	288018e4 	muli	r2,r5,99
 1805f70:	10c5883a 	add	r2,r2,r3
 1805f74:	1105883a 	add	r2,r2,r4
 1805f78:	10801004 	addi	r2,r2,64
 1805f7c:	10800003 	ldbu	r2,0(r2)
 1805f80:	e0bff945 	stb	r2,-27(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
 1805f84:	e0bffe17 	ldw	r2,-8(fp)
 1805f88:	e13ffd17 	ldw	r4,-12(fp)
 1805f8c:	e0ffff17 	ldw	r3,-4(fp)
 1805f90:	108018e4 	muli	r2,r2,99
 1805f94:	10c5883a 	add	r2,r2,r3
 1805f98:	1105883a 	add	r2,r2,r4
 1805f9c:	10800c04 	addi	r2,r2,48
 1805fa0:	10800003 	ldbu	r2,0(r2)
 1805fa4:	10c03fcc 	andi	r3,r2,255
 1805fa8:	18c0201c 	xori	r3,r3,128
 1805fac:	18ffe004 	addi	r3,r3,-128
 1805fb0:	e0bff947 	ldb	r2,-27(fp)
 1805fb4:	18802526 	beq	r3,r2,180604c <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
 1805fb8:	e0fffe17 	ldw	r3,-8(fp)
 1805fbc:	d0a00b04 	addi	r2,gp,-32724
 1805fc0:	1885883a 	add	r2,r3,r2
 1805fc4:	10800003 	ldbu	r2,0(r2)
 1805fc8:	1007883a 	mov	r3,r2
 1805fcc:	e0bffd17 	ldw	r2,-12(fp)
 1805fd0:	1885883a 	add	r2,r3,r2
 1805fd4:	e0bff905 	stb	r2,-28(fp)

        if (address != sp->address)
 1805fd8:	e0fff903 	ldbu	r3,-28(fp)
 1805fdc:	e0bfff17 	ldw	r2,-4(fp)
 1805fe0:	108008c3 	ldbu	r2,35(r2)
 1805fe4:	10803fcc 	andi	r2,r2,255
 1805fe8:	1080201c 	xori	r2,r2,128
 1805fec:	10bfe004 	addi	r2,r2,-128
 1805ff0:	18800926 	beq	r3,r2,1806018 <lcd_repaint_screen+0x174>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
 1805ff4:	e0fff903 	ldbu	r3,-28(fp)
 1805ff8:	00bfe004 	movi	r2,-128
 1805ffc:	1884b03a 	or	r2,r3,r2
 1806000:	11403fcc 	andi	r5,r2,255
 1806004:	e13fff17 	ldw	r4,-4(fp)
 1806008:	1805c540 	call	1805c54 <lcd_write_command>
          sp->address = address;
 180600c:	e0fff903 	ldbu	r3,-28(fp)
 1806010:	e0bfff17 	ldw	r2,-4(fp)
 1806014:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
 1806018:	e0bff943 	ldbu	r2,-27(fp)
 180601c:	11403fcc 	andi	r5,r2,255
 1806020:	e13fff17 	ldw	r4,-4(fp)
 1806024:	1805d0c0 	call	1805d0c <lcd_write_data>
        sp->line[y].visible[x] = c;
 1806028:	e0bffe17 	ldw	r2,-8(fp)
 180602c:	e13ffd17 	ldw	r4,-12(fp)
 1806030:	e0ffff17 	ldw	r3,-4(fp)
 1806034:	108018e4 	muli	r2,r2,99
 1806038:	10c5883a 	add	r2,r2,r3
 180603c:	1105883a 	add	r2,r2,r4
 1806040:	10c00c04 	addi	r3,r2,48
 1806044:	e0bff943 	ldbu	r2,-27(fp)
 1806048:	18800005 	stb	r2,0(r3)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
 180604c:	e0bffd17 	ldw	r2,-12(fp)
 1806050:	10800044 	addi	r2,r2,1
 1806054:	e0bffd15 	stw	r2,-12(fp)
 1806058:	e0bffd17 	ldw	r2,-12(fp)
 180605c:	10800410 	cmplti	r2,r2,16
 1806060:	103fb81e 	bne	r2,zero,1805f44 <lcd_repaint_screen+0xa0>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 1806064:	e0bffe17 	ldw	r2,-8(fp)
 1806068:	10800044 	addi	r2,r2,1
 180606c:	e0bffe15 	stw	r2,-8(fp)
 1806070:	e0bffe17 	ldw	r2,-8(fp)
 1806074:	10800090 	cmplti	r2,r2,2
 1806078:	103f971e 	bne	r2,zero,1805ed8 <lcd_repaint_screen+0x34>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
 180607c:	e037883a 	mov	sp,fp
 1806080:	dfc00117 	ldw	ra,4(sp)
 1806084:	df000017 	ldw	fp,0(sp)
 1806088:	dec00204 	addi	sp,sp,8
 180608c:	f800283a 	ret

01806090 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
 1806090:	defffc04 	addi	sp,sp,-16
 1806094:	dfc00315 	stw	ra,12(sp)
 1806098:	df000215 	stw	fp,8(sp)
 180609c:	df000204 	addi	fp,sp,8
 18060a0:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 18060a4:	e03ffe15 	stw	zero,-8(fp)
 18060a8:	00001d06 	br	1806120 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
 18060ac:	e0bffe17 	ldw	r2,-8(fp)
 18060b0:	10800048 	cmpgei	r2,r2,1
 18060b4:	10000f1e 	bne	r2,zero,18060f4 <lcd_scroll_up+0x64>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
 18060b8:	e0bffe17 	ldw	r2,-8(fp)
 18060bc:	108018e4 	muli	r2,r2,99
 18060c0:	10c01004 	addi	r3,r2,64
 18060c4:	e0bfff17 	ldw	r2,-4(fp)
 18060c8:	1889883a 	add	r4,r3,r2
 18060cc:	e0bffe17 	ldw	r2,-8(fp)
 18060d0:	10800044 	addi	r2,r2,1
 18060d4:	108018e4 	muli	r2,r2,99
 18060d8:	10c01004 	addi	r3,r2,64
 18060dc:	e0bfff17 	ldw	r2,-4(fp)
 18060e0:	1885883a 	add	r2,r3,r2
 18060e4:	100b883a 	mov	r5,r2
 18060e8:	01801404 	movi	r6,80
 18060ec:	1800e640 	call	1800e64 <memcpy>
 18060f0:	00000806 	br	1806114 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
 18060f4:	e0bffe17 	ldw	r2,-8(fp)
 18060f8:	108018e4 	muli	r2,r2,99
 18060fc:	10c01004 	addi	r3,r2,64
 1806100:	e0bfff17 	ldw	r2,-4(fp)
 1806104:	1889883a 	add	r4,r3,r2
 1806108:	01400804 	movi	r5,32
 180610c:	01801404 	movi	r6,80
 1806110:	18023c80 	call	18023c8 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 1806114:	e0bffe17 	ldw	r2,-8(fp)
 1806118:	10800044 	addi	r2,r2,1
 180611c:	e0bffe15 	stw	r2,-8(fp)
 1806120:	e0bffe17 	ldw	r2,-8(fp)
 1806124:	10800090 	cmplti	r2,r2,2
 1806128:	103fe01e 	bne	r2,zero,18060ac <lcd_scroll_up+0x1c>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
 180612c:	e0bfff17 	ldw	r2,-4(fp)
 1806130:	10800883 	ldbu	r2,34(r2)
 1806134:	10bfffc4 	addi	r2,r2,-1
 1806138:	1007883a 	mov	r3,r2
 180613c:	e0bfff17 	ldw	r2,-4(fp)
 1806140:	10c00885 	stb	r3,34(r2)
}
 1806144:	e037883a 	mov	sp,fp
 1806148:	dfc00117 	ldw	ra,4(sp)
 180614c:	df000017 	ldw	fp,0(sp)
 1806150:	dec00204 	addi	sp,sp,8
 1806154:	f800283a 	ret

01806158 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
 1806158:	defff804 	addi	sp,sp,-32
 180615c:	dfc00715 	stw	ra,28(sp)
 1806160:	df000615 	stw	fp,24(sp)
 1806164:	df000604 	addi	fp,sp,24
 1806168:	e13ffd15 	stw	r4,-12(fp)
 180616c:	e17ffe05 	stb	r5,-8(fp)
  int parm1 = 0, parm2 = 0;
 1806170:	e03ffc15 	stw	zero,-16(fp)
 1806174:	e03ffb15 	stw	zero,-20(fp)

  if (sp->escape[0] == '[')
 1806178:	e0bffd17 	ldw	r2,-12(fp)
 180617c:	10800a03 	ldbu	r2,40(r2)
 1806180:	10803fcc 	andi	r2,r2,255
 1806184:	1080201c 	xori	r2,r2,128
 1806188:	10bfe004 	addi	r2,r2,-128
 180618c:	108016d8 	cmpnei	r2,r2,91
 1806190:	1000491e 	bne	r2,zero,18062b8 <lcd_handle_escape+0x160>
  {
    char * ptr = sp->escape+1;
 1806194:	e0bffd17 	ldw	r2,-12(fp)
 1806198:	10800a04 	addi	r2,r2,40
 180619c:	10800044 	addi	r2,r2,1
 18061a0:	e0bffa15 	stw	r2,-24(fp)
    while (isdigit(*ptr))
 18061a4:	00000d06 	br	18061dc <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
 18061a8:	e0bffc17 	ldw	r2,-16(fp)
 18061ac:	10c002a4 	muli	r3,r2,10
 18061b0:	e0bffa17 	ldw	r2,-24(fp)
 18061b4:	10800003 	ldbu	r2,0(r2)
 18061b8:	10803fcc 	andi	r2,r2,255
 18061bc:	1080201c 	xori	r2,r2,128
 18061c0:	10bfe004 	addi	r2,r2,-128
 18061c4:	1885883a 	add	r2,r3,r2
 18061c8:	10bff404 	addi	r2,r2,-48
 18061cc:	e0bffc15 	stw	r2,-16(fp)
 18061d0:	e0bffa17 	ldw	r2,-24(fp)
 18061d4:	10800044 	addi	r2,r2,1
 18061d8:	e0bffa15 	stw	r2,-24(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
 18061dc:	e0bffa17 	ldw	r2,-24(fp)
 18061e0:	10800003 	ldbu	r2,0(r2)
 18061e4:	10803fcc 	andi	r2,r2,255
 18061e8:	1080201c 	xori	r2,r2,128
 18061ec:	10bfe004 	addi	r2,r2,-128
 18061f0:	1007883a 	mov	r3,r2
 18061f4:	00806074 	movhi	r2,385
 18061f8:	10ad2e04 	addi	r2,r2,-19272
 18061fc:	10800017 	ldw	r2,0(r2)
 1806200:	1885883a 	add	r2,r3,r2
 1806204:	10800003 	ldbu	r2,0(r2)
 1806208:	10803fcc 	andi	r2,r2,255
 180620c:	1080010c 	andi	r2,r2,4
 1806210:	1004c03a 	cmpne	r2,r2,zero
 1806214:	103fe41e 	bne	r2,zero,18061a8 <lcd_handle_escape+0x50>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
 1806218:	e0bffa17 	ldw	r2,-24(fp)
 180621c:	10800003 	ldbu	r2,0(r2)
 1806220:	10803fcc 	andi	r2,r2,255
 1806224:	1080201c 	xori	r2,r2,128
 1806228:	10bfe004 	addi	r2,r2,-128
 180622c:	10800ed8 	cmpnei	r2,r2,59
 1806230:	1000231e 	bne	r2,zero,18062c0 <lcd_handle_escape+0x168>
    {
      ptr++;
 1806234:	e0bffa17 	ldw	r2,-24(fp)
 1806238:	10800044 	addi	r2,r2,1
 180623c:	e0bffa15 	stw	r2,-24(fp)
      while (isdigit(*ptr))
 1806240:	00000d06 	br	1806278 <lcd_handle_escape+0x120>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
 1806244:	e0bffb17 	ldw	r2,-20(fp)
 1806248:	10c002a4 	muli	r3,r2,10
 180624c:	e0bffa17 	ldw	r2,-24(fp)
 1806250:	10800003 	ldbu	r2,0(r2)
 1806254:	10803fcc 	andi	r2,r2,255
 1806258:	1080201c 	xori	r2,r2,128
 180625c:	10bfe004 	addi	r2,r2,-128
 1806260:	1885883a 	add	r2,r3,r2
 1806264:	10bff404 	addi	r2,r2,-48
 1806268:	e0bffb15 	stw	r2,-20(fp)
 180626c:	e0bffa17 	ldw	r2,-24(fp)
 1806270:	10800044 	addi	r2,r2,1
 1806274:	e0bffa15 	stw	r2,-24(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
 1806278:	e0bffa17 	ldw	r2,-24(fp)
 180627c:	10800003 	ldbu	r2,0(r2)
 1806280:	10803fcc 	andi	r2,r2,255
 1806284:	1080201c 	xori	r2,r2,128
 1806288:	10bfe004 	addi	r2,r2,-128
 180628c:	1007883a 	mov	r3,r2
 1806290:	00806074 	movhi	r2,385
 1806294:	10ad2e04 	addi	r2,r2,-19272
 1806298:	10800017 	ldw	r2,0(r2)
 180629c:	1885883a 	add	r2,r3,r2
 18062a0:	10800003 	ldbu	r2,0(r2)
 18062a4:	10803fcc 	andi	r2,r2,255
 18062a8:	1080010c 	andi	r2,r2,4
 18062ac:	1004c03a 	cmpne	r2,r2,zero
 18062b0:	103fe41e 	bne	r2,zero,1806244 <lcd_handle_escape+0xec>
 18062b4:	00000206 	br	18062c0 <lcd_handle_escape+0x168>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
 18062b8:	00bfffc4 	movi	r2,-1
 18062bc:	e0bffc15 	stw	r2,-16(fp)

  switch (c)
 18062c0:	e0bffe07 	ldb	r2,-8(fp)
 18062c4:	e0bfff15 	stw	r2,-4(fp)
 18062c8:	e0ffff17 	ldw	r3,-4(fp)
 18062cc:	188012a0 	cmpeqi	r2,r3,74
 18062d0:	10002f1e 	bne	r2,zero,1806390 <lcd_handle_escape+0x238>
 18062d4:	e0ffff17 	ldw	r3,-4(fp)
 18062d8:	188012c8 	cmpgei	r2,r3,75
 18062dc:	1000041e 	bne	r2,zero,18062f0 <lcd_handle_escape+0x198>
 18062e0:	e0ffff17 	ldw	r3,-4(fp)
 18062e4:	18801220 	cmpeqi	r2,r3,72
 18062e8:	1000081e 	bne	r2,zero,180630c <lcd_handle_escape+0x1b4>
 18062ec:	00004906 	br	1806414 <lcd_handle_escape+0x2bc>
 18062f0:	e0ffff17 	ldw	r3,-4(fp)
 18062f4:	188012e0 	cmpeqi	r2,r3,75
 18062f8:	10002b1e 	bne	r2,zero,18063a8 <lcd_handle_escape+0x250>
 18062fc:	e0ffff17 	ldw	r3,-4(fp)
 1806300:	188019a0 	cmpeqi	r2,r3,102
 1806304:	1000011e 	bne	r2,zero,180630c <lcd_handle_escape+0x1b4>
 1806308:	00004206 	br	1806414 <lcd_handle_escape+0x2bc>
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
 180630c:	e0bffb17 	ldw	r2,-20(fp)
 1806310:	10800050 	cmplti	r2,r2,1
 1806314:	1000051e 	bne	r2,zero,180632c <lcd_handle_escape+0x1d4>
      sp->x = parm2 - 1;
 1806318:	e0bffb17 	ldw	r2,-20(fp)
 180631c:	10bfffc4 	addi	r2,r2,-1
 1806320:	1007883a 	mov	r3,r2
 1806324:	e0bffd17 	ldw	r2,-12(fp)
 1806328:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
 180632c:	e0bffc17 	ldw	r2,-16(fp)
 1806330:	10800050 	cmplti	r2,r2,1
 1806334:	1000371e 	bne	r2,zero,1806414 <lcd_handle_escape+0x2bc>
    {
      sp->y = parm1 - 1;
 1806338:	e0bffc17 	ldw	r2,-16(fp)
 180633c:	10bfffc4 	addi	r2,r2,-1
 1806340:	1007883a 	mov	r3,r2
 1806344:	e0bffd17 	ldw	r2,-12(fp)
 1806348:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
 180634c:	e0bffd17 	ldw	r2,-12(fp)
 1806350:	10800883 	ldbu	r2,34(r2)
 1806354:	10803fcc 	andi	r2,r2,255
 1806358:	10800170 	cmpltui	r2,r2,5
 180635c:	1000061e 	bne	r2,zero,1806378 <lcd_handle_escape+0x220>
        sp->y = ALT_LCD_HEIGHT * 2;
 1806360:	e0fffd17 	ldw	r3,-12(fp)
 1806364:	00800104 	movi	r2,4
 1806368:	18800885 	stb	r2,34(r3)
      while (sp->y > ALT_LCD_HEIGHT)
 180636c:	00000206 	br	1806378 <lcd_handle_escape+0x220>
        lcd_scroll_up(sp);
 1806370:	e13ffd17 	ldw	r4,-12(fp)
 1806374:	18060900 	call	1806090 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
 1806378:	e0bffd17 	ldw	r2,-12(fp)
 180637c:	10800883 	ldbu	r2,34(r2)
 1806380:	10803fcc 	andi	r2,r2,255
 1806384:	108000e8 	cmpgeui	r2,r2,3
 1806388:	103ff91e 	bne	r2,zero,1806370 <lcd_handle_escape+0x218>
        lcd_scroll_up(sp);
    }
    break;
 180638c:	00002106 	br	1806414 <lcd_handle_escape+0x2bc>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
 1806390:	e0bffc17 	ldw	r2,-16(fp)
 1806394:	10800098 	cmpnei	r2,r2,2
 1806398:	10001e1e 	bne	r2,zero,1806414 <lcd_handle_escape+0x2bc>
      lcd_clear_screen(sp);
 180639c:	e13ffd17 	ldw	r4,-12(fp)
 18063a0:	1805de00 	call	1805de0 <lcd_clear_screen>
    break;
 18063a4:	00001b06 	br	1806414 <lcd_handle_escape+0x2bc>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
 18063a8:	e0bffc17 	ldw	r2,-16(fp)
 18063ac:	10800048 	cmpgei	r2,r2,1
 18063b0:	1000181e 	bne	r2,zero,1806414 <lcd_handle_escape+0x2bc>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
 18063b4:	e0bffd17 	ldw	r2,-12(fp)
 18063b8:	10800843 	ldbu	r2,33(r2)
 18063bc:	10803fcc 	andi	r2,r2,255
 18063c0:	10801428 	cmpgeui	r2,r2,80
 18063c4:	1000131e 	bne	r2,zero,1806414 <lcd_handle_escape+0x2bc>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
 18063c8:	e0bffd17 	ldw	r2,-12(fp)
 18063cc:	10800883 	ldbu	r2,34(r2)
 18063d0:	10803fcc 	andi	r2,r2,255
 18063d4:	108018e4 	muli	r2,r2,99
 18063d8:	10c01004 	addi	r3,r2,64
 18063dc:	e0bffd17 	ldw	r2,-12(fp)
 18063e0:	1887883a 	add	r3,r3,r2
 18063e4:	e0bffd17 	ldw	r2,-12(fp)
 18063e8:	10800843 	ldbu	r2,33(r2)
 18063ec:	10803fcc 	andi	r2,r2,255
 18063f0:	1889883a 	add	r4,r3,r2
 18063f4:	e0bffd17 	ldw	r2,-12(fp)
 18063f8:	10800843 	ldbu	r2,33(r2)
 18063fc:	10c03fcc 	andi	r3,r2,255
 1806400:	00801404 	movi	r2,80
 1806404:	10c5c83a 	sub	r2,r2,r3
 1806408:	100d883a 	mov	r6,r2
 180640c:	01400804 	movi	r5,32
 1806410:	18023c80 	call	18023c8 <memset>
    }
    break;
  }
}
 1806414:	e037883a 	mov	sp,fp
 1806418:	dfc00117 	ldw	ra,4(sp)
 180641c:	df000017 	ldw	fp,0(sp)
 1806420:	dec00204 	addi	sp,sp,8
 1806424:	f800283a 	ret

01806428 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
 1806428:	defff304 	addi	sp,sp,-52
 180642c:	dfc00c15 	stw	ra,48(sp)
 1806430:	df000b15 	stw	fp,44(sp)
 1806434:	df000b04 	addi	fp,sp,44
 1806438:	e13ffc15 	stw	r4,-16(fp)
 180643c:	e17ffd15 	stw	r5,-12(fp)
 1806440:	e1bffe15 	stw	r6,-8(fp)
 1806444:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
 1806448:	e0bffe17 	ldw	r2,-8(fp)
 180644c:	1007883a 	mov	r3,r2
 1806450:	e0bffd17 	ldw	r2,-12(fp)
 1806454:	10c5883a 	add	r2,r2,r3
 1806458:	e0bffb15 	stw	r2,-20(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
 180645c:	e0fffc17 	ldw	r3,-16(fp)
 1806460:	00800044 	movi	r2,1
 1806464:	188009c5 	stb	r2,39(r3)

  for ( ; ptr < end ; ptr++)
 1806468:	0000a206 	br	18066f4 <altera_avalon_lcd_16207_write+0x2cc>
  {
    char c = *ptr;
 180646c:	e0bffd17 	ldw	r2,-12(fp)
 1806470:	10800003 	ldbu	r2,0(r2)
 1806474:	e0bff805 	stb	r2,-32(fp)

    if (sp->esccount >= 0)
 1806478:	e0bffc17 	ldw	r2,-16(fp)
 180647c:	10800903 	ldbu	r2,36(r2)
 1806480:	10803fcc 	andi	r2,r2,255
 1806484:	1080201c 	xori	r2,r2,128
 1806488:	10bfe004 	addi	r2,r2,-128
 180648c:	1004803a 	cmplt	r2,r2,zero
 1806490:	10003b1e 	bne	r2,zero,1806580 <altera_avalon_lcd_16207_write+0x158>
    {
      unsigned int esccount = sp->esccount;
 1806494:	e0bffc17 	ldw	r2,-16(fp)
 1806498:	10800903 	ldbu	r2,36(r2)
 180649c:	10803fcc 	andi	r2,r2,255
 18064a0:	1080201c 	xori	r2,r2,128
 18064a4:	10bfe004 	addi	r2,r2,-128
 18064a8:	e0bff715 	stw	r2,-36(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
 18064ac:	e0bff717 	ldw	r2,-36(fp)
 18064b0:	1004c03a 	cmpne	r2,r2,zero
 18064b4:	1000031e 	bne	r2,zero,18064c4 <altera_avalon_lcd_16207_write+0x9c>
 18064b8:	e0bff807 	ldb	r2,-32(fp)
 18064bc:	108016d8 	cmpnei	r2,r2,91
 18064c0:	1000111e 	bne	r2,zero,1806508 <altera_avalon_lcd_16207_write+0xe0>
 18064c4:	e0bff717 	ldw	r2,-36(fp)
 18064c8:	1005003a 	cmpeq	r2,r2,zero
 18064cc:	10001a1e 	bne	r2,zero,1806538 <altera_avalon_lcd_16207_write+0x110>
 18064d0:	e0bff807 	ldb	r2,-32(fp)
 18064d4:	1007883a 	mov	r3,r2
 18064d8:	00806074 	movhi	r2,385
 18064dc:	10ad2e04 	addi	r2,r2,-19272
 18064e0:	10800017 	ldw	r2,0(r2)
 18064e4:	1885883a 	add	r2,r3,r2
 18064e8:	10800003 	ldbu	r2,0(r2)
 18064ec:	10803fcc 	andi	r2,r2,255
 18064f0:	1080010c 	andi	r2,r2,4
 18064f4:	1004c03a 	cmpne	r2,r2,zero
 18064f8:	10000f1e 	bne	r2,zero,1806538 <altera_avalon_lcd_16207_write+0x110>
 18064fc:	e0bff807 	ldb	r2,-32(fp)
 1806500:	10800ee0 	cmpeqi	r2,r2,59
 1806504:	10000c1e 	bne	r2,zero,1806538 <altera_avalon_lcd_16207_write+0x110>
          (esccount > 0 && !isdigit(c) && c != ';'))
      {
        sp->escape[esccount] = 0;
 1806508:	e0fff717 	ldw	r3,-36(fp)
 180650c:	e0bffc17 	ldw	r2,-16(fp)
 1806510:	1885883a 	add	r2,r3,r2
 1806514:	10800a04 	addi	r2,r2,40
 1806518:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
 180651c:	e17ff807 	ldb	r5,-32(fp)
 1806520:	e13ffc17 	ldw	r4,-16(fp)
 1806524:	18061580 	call	1806158 <lcd_handle_escape>

        sp->esccount = -1;
 1806528:	e0fffc17 	ldw	r3,-16(fp)
 180652c:	00bfffc4 	movi	r2,-1
 1806530:	18800905 	stb	r2,36(r3)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
 1806534:	00006c06 	br	18066e8 <altera_avalon_lcd_16207_write+0x2c0>

        lcd_handle_escape(sp, c);

        sp->esccount = -1;
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
 1806538:	e0bffc17 	ldw	r2,-16(fp)
 180653c:	10800903 	ldbu	r2,36(r2)
 1806540:	10803fcc 	andi	r2,r2,255
 1806544:	108001e8 	cmpgeui	r2,r2,7
 1806548:	1000671e 	bne	r2,zero,18066e8 <altera_avalon_lcd_16207_write+0x2c0>
      {
        sp->escape[esccount] = c;
 180654c:	e0fff717 	ldw	r3,-36(fp)
 1806550:	e0bffc17 	ldw	r2,-16(fp)
 1806554:	1885883a 	add	r2,r3,r2
 1806558:	10c00a04 	addi	r3,r2,40
 180655c:	e0bff803 	ldbu	r2,-32(fp)
 1806560:	18800005 	stb	r2,0(r3)
        sp->esccount++;
 1806564:	e0bffc17 	ldw	r2,-16(fp)
 1806568:	10800903 	ldbu	r2,36(r2)
 180656c:	10800044 	addi	r2,r2,1
 1806570:	1007883a 	mov	r3,r2
 1806574:	e0bffc17 	ldw	r2,-16(fp)
 1806578:	10c00905 	stb	r3,36(r2)
 180657c:	00005a06 	br	18066e8 <altera_avalon_lcd_16207_write+0x2c0>
      }
    }
    else if (c == 27) /* ESC */
 1806580:	e0bff807 	ldb	r2,-32(fp)
 1806584:	108006d8 	cmpnei	r2,r2,27
 1806588:	1000031e 	bne	r2,zero,1806598 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->esccount = 0;
 180658c:	e0bffc17 	ldw	r2,-16(fp)
 1806590:	10000905 	stb	zero,36(r2)
 1806594:	00005406 	br	18066e8 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\r')
 1806598:	e0bff807 	ldb	r2,-32(fp)
 180659c:	10800358 	cmpnei	r2,r2,13
 18065a0:	1000031e 	bne	r2,zero,18065b0 <altera_avalon_lcd_16207_write+0x188>
    {
      sp->x = 0;
 18065a4:	e0bffc17 	ldw	r2,-16(fp)
 18065a8:	10000845 	stb	zero,33(r2)
 18065ac:	00004e06 	br	18066e8 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\n')
 18065b0:	e0bff807 	ldb	r2,-32(fp)
 18065b4:	10800298 	cmpnei	r2,r2,10
 18065b8:	1000101e 	bne	r2,zero,18065fc <altera_avalon_lcd_16207_write+0x1d4>
    {
      sp->x = 0;
 18065bc:	e0bffc17 	ldw	r2,-16(fp)
 18065c0:	10000845 	stb	zero,33(r2)
      sp->y++;
 18065c4:	e0bffc17 	ldw	r2,-16(fp)
 18065c8:	10800883 	ldbu	r2,34(r2)
 18065cc:	10800044 	addi	r2,r2,1
 18065d0:	1007883a 	mov	r3,r2
 18065d4:	e0bffc17 	ldw	r2,-16(fp)
 18065d8:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
 18065dc:	e0bffc17 	ldw	r2,-16(fp)
 18065e0:	10800883 	ldbu	r2,34(r2)
 18065e4:	10803fcc 	andi	r2,r2,255
 18065e8:	108000f0 	cmpltui	r2,r2,3
 18065ec:	10003e1e 	bne	r2,zero,18066e8 <altera_avalon_lcd_16207_write+0x2c0>
        lcd_scroll_up(sp);
 18065f0:	e13ffc17 	ldw	r4,-16(fp)
 18065f4:	18060900 	call	1806090 <lcd_scroll_up>
 18065f8:	00003b06 	br	18066e8 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\b')
 18065fc:	e0bff807 	ldb	r2,-32(fp)
 1806600:	10800218 	cmpnei	r2,r2,8
 1806604:	10000c1e 	bne	r2,zero,1806638 <altera_avalon_lcd_16207_write+0x210>
    {
      if (sp->x > 0)
 1806608:	e0bffc17 	ldw	r2,-16(fp)
 180660c:	10800843 	ldbu	r2,33(r2)
 1806610:	10803fcc 	andi	r2,r2,255
 1806614:	1005003a 	cmpeq	r2,r2,zero
 1806618:	1000331e 	bne	r2,zero,18066e8 <altera_avalon_lcd_16207_write+0x2c0>
        sp->x--;
 180661c:	e0bffc17 	ldw	r2,-16(fp)
 1806620:	10800843 	ldbu	r2,33(r2)
 1806624:	10bfffc4 	addi	r2,r2,-1
 1806628:	1007883a 	mov	r3,r2
 180662c:	e0bffc17 	ldw	r2,-16(fp)
 1806630:	10c00845 	stb	r3,33(r2)
 1806634:	00002c06 	br	18066e8 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (isprint(c))
 1806638:	e0bff807 	ldb	r2,-32(fp)
 180663c:	1007883a 	mov	r3,r2
 1806640:	00806074 	movhi	r2,385
 1806644:	10ad2e04 	addi	r2,r2,-19272
 1806648:	10800017 	ldw	r2,0(r2)
 180664c:	1885883a 	add	r2,r3,r2
 1806650:	10800003 	ldbu	r2,0(r2)
 1806654:	10803fcc 	andi	r2,r2,255
 1806658:	1080201c 	xori	r2,r2,128
 180665c:	10bfe004 	addi	r2,r2,-128
 1806660:	108025cc 	andi	r2,r2,151
 1806664:	1005003a 	cmpeq	r2,r2,zero
 1806668:	10001f1e 	bne	r2,zero,18066e8 <altera_avalon_lcd_16207_write+0x2c0>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
 180666c:	e0bffc17 	ldw	r2,-16(fp)
 1806670:	10800883 	ldbu	r2,34(r2)
 1806674:	10803fcc 	andi	r2,r2,255
 1806678:	108000b0 	cmpltui	r2,r2,2
 180667c:	1000021e 	bne	r2,zero,1806688 <altera_avalon_lcd_16207_write+0x260>
        lcd_scroll_up(sp);
 1806680:	e13ffc17 	ldw	r4,-16(fp)
 1806684:	18060900 	call	1806090 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
 1806688:	e0bffc17 	ldw	r2,-16(fp)
 180668c:	10800843 	ldbu	r2,33(r2)
 1806690:	10803fcc 	andi	r2,r2,255
 1806694:	10801428 	cmpgeui	r2,r2,80
 1806698:	10000d1e 	bne	r2,zero,18066d0 <altera_avalon_lcd_16207_write+0x2a8>
        sp->line[sp->y].data[sp->x] = c;
 180669c:	e0bffc17 	ldw	r2,-16(fp)
 18066a0:	10800883 	ldbu	r2,34(r2)
 18066a4:	11003fcc 	andi	r4,r2,255
 18066a8:	e0bffc17 	ldw	r2,-16(fp)
 18066ac:	10800843 	ldbu	r2,33(r2)
 18066b0:	11403fcc 	andi	r5,r2,255
 18066b4:	e0fffc17 	ldw	r3,-16(fp)
 18066b8:	208018e4 	muli	r2,r4,99
 18066bc:	10c5883a 	add	r2,r2,r3
 18066c0:	1145883a 	add	r2,r2,r5
 18066c4:	10c01004 	addi	r3,r2,64
 18066c8:	e0bff803 	ldbu	r2,-32(fp)
 18066cc:	18800005 	stb	r2,0(r3)

      sp->x++;
 18066d0:	e0bffc17 	ldw	r2,-16(fp)
 18066d4:	10800843 	ldbu	r2,33(r2)
 18066d8:	10800044 	addi	r2,r2,1
 18066dc:	1007883a 	mov	r3,r2
 18066e0:	e0bffc17 	ldw	r2,-16(fp)
 18066e4:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
 18066e8:	e0bffd17 	ldw	r2,-12(fp)
 18066ec:	10800044 	addi	r2,r2,1
 18066f0:	e0bffd15 	stw	r2,-12(fp)
 18066f4:	e0fffd17 	ldw	r3,-12(fp)
 18066f8:	e0bffb17 	ldw	r2,-20(fp)
 18066fc:	18bf5b36 	bltu	r3,r2,180646c <altera_avalon_lcd_16207_write+0x44>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
 1806700:	00800404 	movi	r2,16
 1806704:	e0bff915 	stw	r2,-28(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 1806708:	e03ffa15 	stw	zero,-24(fp)
 180670c:	00003606 	br	18067e8 <altera_avalon_lcd_16207_write+0x3c0>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
 1806710:	00801404 	movi	r2,80
 1806714:	e0bff615 	stw	r2,-40(fp)
 1806718:	00001106 	br	1806760 <altera_avalon_lcd_16207_write+0x338>
      if (sp->line[y].data[width-1] != ' ')
 180671c:	e13ffa17 	ldw	r4,-24(fp)
 1806720:	e0bff617 	ldw	r2,-40(fp)
 1806724:	117fffc4 	addi	r5,r2,-1
 1806728:	e0fffc17 	ldw	r3,-16(fp)
 180672c:	208018e4 	muli	r2,r4,99
 1806730:	10c5883a 	add	r2,r2,r3
 1806734:	1145883a 	add	r2,r2,r5
 1806738:	10801004 	addi	r2,r2,64
 180673c:	10800003 	ldbu	r2,0(r2)
 1806740:	10803fcc 	andi	r2,r2,255
 1806744:	1080201c 	xori	r2,r2,128
 1806748:	10bfe004 	addi	r2,r2,-128
 180674c:	10800818 	cmpnei	r2,r2,32
 1806750:	1000061e 	bne	r2,zero,180676c <altera_avalon_lcd_16207_write+0x344>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
 1806754:	e0bff617 	ldw	r2,-40(fp)
 1806758:	10bfffc4 	addi	r2,r2,-1
 180675c:	e0bff615 	stw	r2,-40(fp)
 1806760:	e0bff617 	ldw	r2,-40(fp)
 1806764:	10800048 	cmpgei	r2,r2,1
 1806768:	103fec1e 	bne	r2,zero,180671c <altera_avalon_lcd_16207_write+0x2f4>

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
 180676c:	e0bff617 	ldw	r2,-40(fp)
 1806770:	10800448 	cmpgei	r2,r2,17
 1806774:	1000031e 	bne	r2,zero,1806784 <altera_avalon_lcd_16207_write+0x35c>
      width = ALT_LCD_WIDTH;
 1806778:	00800404 	movi	r2,16
 180677c:	e0bff615 	stw	r2,-40(fp)
 1806780:	00000306 	br	1806790 <altera_avalon_lcd_16207_write+0x368>
    else
      width++;
 1806784:	e0bff617 	ldw	r2,-40(fp)
 1806788:	10800044 	addi	r2,r2,1
 180678c:	e0bff615 	stw	r2,-40(fp)

    sp->line[y].width = width;
 1806790:	e13ffa17 	ldw	r4,-24(fp)
 1806794:	e0bff617 	ldw	r2,-40(fp)
 1806798:	100b883a 	mov	r5,r2
 180679c:	e0fffc17 	ldw	r3,-16(fp)
 18067a0:	208018e4 	muli	r2,r4,99
 18067a4:	10c5883a 	add	r2,r2,r3
 18067a8:	10802404 	addi	r2,r2,144
 18067ac:	11400045 	stb	r5,1(r2)
    if (widthmax < width)
 18067b0:	e0fff917 	ldw	r3,-28(fp)
 18067b4:	e0bff617 	ldw	r2,-40(fp)
 18067b8:	1880020e 	bge	r3,r2,18067c4 <altera_avalon_lcd_16207_write+0x39c>
      widthmax = width;
 18067bc:	e0bff617 	ldw	r2,-40(fp)
 18067c0:	e0bff915 	stw	r2,-28(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
 18067c4:	e0bffa17 	ldw	r2,-24(fp)
 18067c8:	e0fffc17 	ldw	r3,-16(fp)
 18067cc:	108018e4 	muli	r2,r2,99
 18067d0:	10c5883a 	add	r2,r2,r3
 18067d4:	10802404 	addi	r2,r2,144
 18067d8:	10000085 	stb	zero,2(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 18067dc:	e0bffa17 	ldw	r2,-24(fp)
 18067e0:	10800044 	addi	r2,r2,1
 18067e4:	e0bffa15 	stw	r2,-24(fp)
 18067e8:	e0bffa17 	ldw	r2,-24(fp)
 18067ec:	10800090 	cmplti	r2,r2,2
 18067f0:	103fc71e 	bne	r2,zero,1806710 <altera_avalon_lcd_16207_write+0x2e8>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
 18067f4:	e0bff917 	ldw	r2,-28(fp)
 18067f8:	10800448 	cmpgei	r2,r2,17
 18067fc:	1000031e 	bne	r2,zero,180680c <altera_avalon_lcd_16207_write+0x3e4>
    sp->scrollmax = 0;
 1806800:	e0bffc17 	ldw	r2,-16(fp)
 1806804:	10000985 	stb	zero,38(r2)
 1806808:	00002d06 	br	18068c0 <altera_avalon_lcd_16207_write+0x498>
  else
  {
    widthmax *= 2;
 180680c:	e0bff917 	ldw	r2,-28(fp)
 1806810:	1085883a 	add	r2,r2,r2
 1806814:	e0bff915 	stw	r2,-28(fp)
    sp->scrollmax = widthmax;
 1806818:	e0bff917 	ldw	r2,-28(fp)
 180681c:	1007883a 	mov	r3,r2
 1806820:	e0bffc17 	ldw	r2,-16(fp)
 1806824:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 1806828:	e03ffa15 	stw	zero,-24(fp)
 180682c:	00002106 	br	18068b4 <altera_avalon_lcd_16207_write+0x48c>
      if (sp->line[y].width > ALT_LCD_WIDTH)
 1806830:	e0bffa17 	ldw	r2,-24(fp)
 1806834:	e0fffc17 	ldw	r3,-16(fp)
 1806838:	108018e4 	muli	r2,r2,99
 180683c:	10c5883a 	add	r2,r2,r3
 1806840:	10802404 	addi	r2,r2,144
 1806844:	10800043 	ldbu	r2,1(r2)
 1806848:	10803fcc 	andi	r2,r2,255
 180684c:	1080201c 	xori	r2,r2,128
 1806850:	10bfe004 	addi	r2,r2,-128
 1806854:	10800450 	cmplti	r2,r2,17
 1806858:	1000131e 	bne	r2,zero,18068a8 <altera_avalon_lcd_16207_write+0x480>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
 180685c:	e17ffa17 	ldw	r5,-24(fp)
 1806860:	e0bffa17 	ldw	r2,-24(fp)
 1806864:	e0fffc17 	ldw	r3,-16(fp)
 1806868:	108018e4 	muli	r2,r2,99
 180686c:	10c5883a 	add	r2,r2,r3
 1806870:	10802404 	addi	r2,r2,144
 1806874:	10800043 	ldbu	r2,1(r2)
 1806878:	10803fcc 	andi	r2,r2,255
 180687c:	1080201c 	xori	r2,r2,128
 1806880:	10bfe004 	addi	r2,r2,-128
 1806884:	1006923a 	slli	r3,r2,8
 1806888:	e0bff917 	ldw	r2,-28(fp)
 180688c:	1885283a 	div	r2,r3,r2
 1806890:	1009883a 	mov	r4,r2
 1806894:	e0fffc17 	ldw	r3,-16(fp)
 1806898:	288018e4 	muli	r2,r5,99
 180689c:	10c5883a 	add	r2,r2,r3
 18068a0:	10802404 	addi	r2,r2,144
 18068a4:	11000085 	stb	r4,2(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 18068a8:	e0bffa17 	ldw	r2,-24(fp)
 18068ac:	10800044 	addi	r2,r2,1
 18068b0:	e0bffa15 	stw	r2,-24(fp)
 18068b4:	e0bffa17 	ldw	r2,-24(fp)
 18068b8:	10800090 	cmplti	r2,r2,2
 18068bc:	103fdc1e 	bne	r2,zero,1806830 <altera_avalon_lcd_16207_write+0x408>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
 18068c0:	e0bffc17 	ldw	r2,-16(fp)
 18068c4:	10800943 	ldbu	r2,37(r2)
 18068c8:	10803fcc 	andi	r2,r2,255
 18068cc:	1080201c 	xori	r2,r2,128
 18068d0:	10bfe004 	addi	r2,r2,-128
 18068d4:	e0bff515 	stw	r2,-44(fp)

    lcd_repaint_screen(sp);
 18068d8:	e13ffc17 	ldw	r4,-16(fp)
 18068dc:	1805ea40 	call	1805ea4 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
 18068e0:	e0bffc17 	ldw	r2,-16(fp)
 18068e4:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
 18068e8:	e0bffc17 	ldw	r2,-16(fp)
 18068ec:	10800943 	ldbu	r2,37(r2)
 18068f0:	10c03fcc 	andi	r3,r2,255
 18068f4:	18c0201c 	xori	r3,r3,128
 18068f8:	18ffe004 	addi	r3,r3,-128
 18068fc:	e0bff517 	ldw	r2,-44(fp)
 1806900:	18800426 	beq	r3,r2,1806914 <altera_avalon_lcd_16207_write+0x4ec>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
 1806904:	e0fffc17 	ldw	r3,-16(fp)
 1806908:	00800044 	movi	r2,1
 180690c:	188009c5 	stb	r2,39(r3)
  }
 1806910:	003feb06 	br	18068c0 <altera_avalon_lcd_16207_write+0x498>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
 1806914:	e0bffe17 	ldw	r2,-8(fp)
}
 1806918:	e037883a 	mov	sp,fp
 180691c:	dfc00117 	ldw	ra,4(sp)
 1806920:	df000017 	ldw	fp,0(sp)
 1806924:	dec00204 	addi	sp,sp,8
 1806928:	f800283a 	ret

0180692c <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
 180692c:	defffc04 	addi	sp,sp,-16
 1806930:	dfc00315 	stw	ra,12(sp)
 1806934:	df000215 	stw	fp,8(sp)
 1806938:	df000204 	addi	fp,sp,8
 180693c:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
 1806940:	e0bfff17 	ldw	r2,-4(fp)
 1806944:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
 1806948:	e0bffe17 	ldw	r2,-8(fp)
 180694c:	10800943 	ldbu	r2,37(r2)
 1806950:	10803fcc 	andi	r2,r2,255
 1806954:	1080201c 	xori	r2,r2,128
 1806958:	10bfe004 	addi	r2,r2,-128
 180695c:	10c00044 	addi	r3,r2,1
 1806960:	e0bffe17 	ldw	r2,-8(fp)
 1806964:	10800983 	ldbu	r2,38(r2)
 1806968:	10803fcc 	andi	r2,r2,255
 180696c:	1080201c 	xori	r2,r2,128
 1806970:	10bfe004 	addi	r2,r2,-128
 1806974:	18800316 	blt	r3,r2,1806984 <alt_lcd_16207_timeout+0x58>
    sp->scrollpos = 0;
 1806978:	e0bffe17 	ldw	r2,-8(fp)
 180697c:	10000945 	stb	zero,37(r2)
 1806980:	00000606 	br	180699c <alt_lcd_16207_timeout+0x70>
  else
    sp->scrollpos = sp->scrollpos + 1;
 1806984:	e0bffe17 	ldw	r2,-8(fp)
 1806988:	10800943 	ldbu	r2,37(r2)
 180698c:	10800044 	addi	r2,r2,1
 1806990:	1007883a 	mov	r3,r2
 1806994:	e0bffe17 	ldw	r2,-8(fp)
 1806998:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
 180699c:	e0bffe17 	ldw	r2,-8(fp)
 18069a0:	10800983 	ldbu	r2,38(r2)
 18069a4:	10803fcc 	andi	r2,r2,255
 18069a8:	1080201c 	xori	r2,r2,128
 18069ac:	10bfe004 	addi	r2,r2,-128
 18069b0:	10800050 	cmplti	r2,r2,1
 18069b4:	1000091e 	bne	r2,zero,18069dc <alt_lcd_16207_timeout+0xb0>
 18069b8:	e0bffe17 	ldw	r2,-8(fp)
 18069bc:	108009c3 	ldbu	r2,39(r2)
 18069c0:	10803fcc 	andi	r2,r2,255
 18069c4:	1080201c 	xori	r2,r2,128
 18069c8:	10bfe004 	addi	r2,r2,-128
 18069cc:	1004c03a 	cmpne	r2,r2,zero
 18069d0:	1000021e 	bne	r2,zero,18069dc <alt_lcd_16207_timeout+0xb0>
    lcd_repaint_screen(sp);
 18069d4:	e13ffe17 	ldw	r4,-8(fp)
 18069d8:	1805ea40 	call	1805ea4 <lcd_repaint_screen>

  return sp->period;
 18069dc:	e0bffe17 	ldw	r2,-8(fp)
 18069e0:	10800717 	ldw	r2,28(r2)
}
 18069e4:	e037883a 	mov	sp,fp
 18069e8:	dfc00117 	ldw	ra,4(sp)
 18069ec:	df000017 	ldw	fp,0(sp)
 18069f0:	dec00204 	addi	sp,sp,8
 18069f4:	f800283a 	ret

018069f8 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
 18069f8:	defffc04 	addi	sp,sp,-16
 18069fc:	dfc00315 	stw	ra,12(sp)
 1806a00:	df000215 	stw	fp,8(sp)
 1806a04:	df000204 	addi	fp,sp,8
 1806a08:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
 1806a0c:	e0bfff17 	ldw	r2,-4(fp)
 1806a10:	10800017 	ldw	r2,0(r2)
 1806a14:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
 1806a18:	e0bfff17 	ldw	r2,-4(fp)
 1806a1c:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
 1806a20:	010ea604 	movi	r4,15000
 1806a24:	18083240 	call	1808324 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
 1806a28:	e0bffe17 	ldw	r2,-8(fp)
 1806a2c:	1007883a 	mov	r3,r2
 1806a30:	00800c04 	movi	r2,48
 1806a34:	18800035 	stwio	r2,0(r3)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
 1806a38:	01040104 	movi	r4,4100
 1806a3c:	18083240 	call	1808324 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
 1806a40:	e0bffe17 	ldw	r2,-8(fp)
 1806a44:	1007883a 	mov	r3,r2
 1806a48:	00800c04 	movi	r2,48
 1806a4c:	18800035 	stwio	r2,0(r3)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
 1806a50:	0100fa04 	movi	r4,1000
 1806a54:	18083240 	call	1808324 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
 1806a58:	e0bffe17 	ldw	r2,-8(fp)
 1806a5c:	1007883a 	mov	r3,r2
 1806a60:	00800c04 	movi	r2,48
 1806a64:	18800035 	stwio	r2,0(r3)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
 1806a68:	e13fff17 	ldw	r4,-4(fp)
 1806a6c:	01400e04 	movi	r5,56
 1806a70:	1805c540 	call	1805c54 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
 1806a74:	e13fff17 	ldw	r4,-4(fp)
 1806a78:	01400204 	movi	r5,8
 1806a7c:	1805c540 	call	1805c54 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
 1806a80:	e13fff17 	ldw	r4,-4(fp)
 1806a84:	1805de00 	call	1805de0 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
 1806a88:	e13fff17 	ldw	r4,-4(fp)
 1806a8c:	01400184 	movi	r5,6
 1806a90:	1805c540 	call	1805c54 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
 1806a94:	e13fff17 	ldw	r4,-4(fp)
 1806a98:	01400304 	movi	r5,12
 1806a9c:	1805c540 	call	1805c54 <lcd_write_command>

  sp->esccount = -1;
 1806aa0:	e0ffff17 	ldw	r3,-4(fp)
 1806aa4:	00bfffc4 	movi	r2,-1
 1806aa8:	18800905 	stb	r2,36(r3)
  memset(sp->escape, 0, sizeof(sp->escape));
 1806aac:	e0bfff17 	ldw	r2,-4(fp)
 1806ab0:	11000a04 	addi	r4,r2,40
 1806ab4:	000b883a 	mov	r5,zero
 1806ab8:	01800204 	movi	r6,8
 1806abc:	18023c80 	call	18023c8 <memset>

  sp->scrollpos = 0;
 1806ac0:	e0bfff17 	ldw	r2,-4(fp)
 1806ac4:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
 1806ac8:	e0bfff17 	ldw	r2,-4(fp)
 1806acc:	10000985 	stb	zero,38(r2)
  sp->active = 0;
 1806ad0:	e0bfff17 	ldw	r2,-4(fp)
 1806ad4:	100009c5 	stb	zero,39(r2)
 1806ad8:	00806074 	movhi	r2,385
 1806adc:	10ad3704 	addi	r2,r2,-19236
 1806ae0:	10800017 	ldw	r2,0(r2)
 1806ae4:	1007883a 	mov	r3,r2

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
 1806ae8:	00800284 	movi	r2,10
 1806aec:	1885203a 	divu	r2,r3,r2
 1806af0:	1007883a 	mov	r3,r2
 1806af4:	e0bfff17 	ldw	r2,-4(fp)
 1806af8:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
 1806afc:	e0bfff17 	ldw	r2,-4(fp)
 1806b00:	11000104 	addi	r4,r2,4
 1806b04:	e0bfff17 	ldw	r2,-4(fp)
 1806b08:	10800717 	ldw	r2,28(r2)
 1806b0c:	100b883a 	mov	r5,r2
 1806b10:	01806034 	movhi	r6,384
 1806b14:	319a4b04 	addi	r6,r6,26924
 1806b18:	e1ffff17 	ldw	r7,-4(fp)
 1806b1c:	180763c0 	call	180763c <alt_alarm_start>
}
 1806b20:	e037883a 	mov	sp,fp
 1806b24:	dfc00117 	ldw	ra,4(sp)
 1806b28:	df000017 	ldw	fp,0(sp)
 1806b2c:	dec00204 	addi	sp,sp,8
 1806b30:	f800283a 	ret

01806b34 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
 1806b34:	defffa04 	addi	sp,sp,-24
 1806b38:	dfc00515 	stw	ra,20(sp)
 1806b3c:	df000415 	stw	fp,16(sp)
 1806b40:	df000404 	addi	fp,sp,16
 1806b44:	e13ffd15 	stw	r4,-12(fp)
 1806b48:	e17ffe15 	stw	r5,-8(fp)
 1806b4c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
 1806b50:	e0bffd17 	ldw	r2,-12(fp)
 1806b54:	10800017 	ldw	r2,0(r2)
 1806b58:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
 1806b5c:	e0bffc17 	ldw	r2,-16(fp)
 1806b60:	11000a04 	addi	r4,r2,40
 1806b64:	e0bffd17 	ldw	r2,-12(fp)
 1806b68:	11c00217 	ldw	r7,8(r2)
 1806b6c:	e17ffe17 	ldw	r5,-8(fp)
 1806b70:	e1bfff17 	ldw	r6,-4(fp)
 1806b74:	18064280 	call	1806428 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
 1806b78:	e037883a 	mov	sp,fp
 1806b7c:	dfc00117 	ldw	ra,4(sp)
 1806b80:	df000017 	ldw	fp,0(sp)
 1806b84:	dec00204 	addi	sp,sp,8
 1806b88:	f800283a 	ret

01806b8c <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 1806b8c:	defffa04 	addi	sp,sp,-24
 1806b90:	dfc00515 	stw	ra,20(sp)
 1806b94:	df000415 	stw	fp,16(sp)
 1806b98:	df000404 	addi	fp,sp,16
 1806b9c:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 1806ba0:	e0bfff17 	ldw	r2,-4(fp)
 1806ba4:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 1806ba8:	e0bfff17 	ldw	r2,-4(fp)
 1806bac:	10800104 	addi	r2,r2,4
 1806bb0:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1806bb4:	0005303a 	rdctl	r2,status
 1806bb8:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1806bbc:	e0fffd17 	ldw	r3,-12(fp)
 1806bc0:	00bfff84 	movi	r2,-2
 1806bc4:	1884703a 	and	r2,r3,r2
 1806bc8:	1001703a 	wrctl	status,r2
  
  return context;
 1806bcc:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
 1806bd0:	e0bffe15 	stw	r2,-8(fp)
  alt_tick ();
 1806bd4:	18082180 	call	1808218 <alt_tick>
 1806bd8:	e0bffe17 	ldw	r2,-8(fp)
 1806bdc:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1806be0:	e0bffc17 	ldw	r2,-16(fp)
 1806be4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
 1806be8:	e037883a 	mov	sp,fp
 1806bec:	dfc00117 	ldw	ra,4(sp)
 1806bf0:	df000017 	ldw	fp,0(sp)
 1806bf4:	dec00204 	addi	sp,sp,8
 1806bf8:	f800283a 	ret

01806bfc <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 1806bfc:	defff804 	addi	sp,sp,-32
 1806c00:	dfc00715 	stw	ra,28(sp)
 1806c04:	df000615 	stw	fp,24(sp)
 1806c08:	df000604 	addi	fp,sp,24
 1806c0c:	e13ffc15 	stw	r4,-16(fp)
 1806c10:	e17ffd15 	stw	r5,-12(fp)
 1806c14:	e1bffe15 	stw	r6,-8(fp)
 1806c18:	e1ffff15 	stw	r7,-4(fp)
 1806c1c:	e0bfff17 	ldw	r2,-4(fp)
 1806c20:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 1806c24:	00806074 	movhi	r2,385
 1806c28:	10ad3704 	addi	r2,r2,-19236
 1806c2c:	10800017 	ldw	r2,0(r2)
 1806c30:	1004c03a 	cmpne	r2,r2,zero
 1806c34:	1000041e 	bne	r2,zero,1806c48 <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
 1806c38:	00c06074 	movhi	r3,385
 1806c3c:	18ed3704 	addi	r3,r3,-19236
 1806c40:	e0bffb17 	ldw	r2,-20(fp)
 1806c44:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 1806c48:	e0bffc17 	ldw	r2,-16(fp)
 1806c4c:	10800104 	addi	r2,r2,4
 1806c50:	1007883a 	mov	r3,r2
 1806c54:	008001c4 	movi	r2,7
 1806c58:	18800035 	stwio	r2,0(r3)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
 1806c5c:	d8000015 	stw	zero,0(sp)
 1806c60:	e13ffd17 	ldw	r4,-12(fp)
 1806c64:	e17ffe17 	ldw	r5,-8(fp)
 1806c68:	01806034 	movhi	r6,384
 1806c6c:	319ae304 	addi	r6,r6,27532
 1806c70:	e1fffc17 	ldw	r7,-16(fp)
 1806c74:	1807ab40 	call	1807ab4 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
 1806c78:	e037883a 	mov	sp,fp
 1806c7c:	dfc00117 	ldw	ra,4(sp)
 1806c80:	df000017 	ldw	fp,0(sp)
 1806c84:	dec00204 	addi	sp,sp,8
 1806c88:	f800283a 	ret

01806c8c <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 1806c8c:	defffa04 	addi	sp,sp,-24
 1806c90:	dfc00515 	stw	ra,20(sp)
 1806c94:	df000415 	stw	fp,16(sp)
 1806c98:	df000404 	addi	fp,sp,16
 1806c9c:	e13ffd15 	stw	r4,-12(fp)
 1806ca0:	e17ffe15 	stw	r5,-8(fp)
 1806ca4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 1806ca8:	e0bffd17 	ldw	r2,-12(fp)
 1806cac:	10800017 	ldw	r2,0(r2)
 1806cb0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
 1806cb4:	e0bffc17 	ldw	r2,-16(fp)
 1806cb8:	11000a04 	addi	r4,r2,40
 1806cbc:	e0bffd17 	ldw	r2,-12(fp)
 1806cc0:	11c00217 	ldw	r7,8(r2)
 1806cc4:	e17ffe17 	ldw	r5,-8(fp)
 1806cc8:	e1bfff17 	ldw	r6,-4(fp)
 1806ccc:	18071840 	call	1807184 <altera_avalon_uart_read>
      fd->fd_flags);
}
 1806cd0:	e037883a 	mov	sp,fp
 1806cd4:	dfc00117 	ldw	ra,4(sp)
 1806cd8:	df000017 	ldw	fp,0(sp)
 1806cdc:	dec00204 	addi	sp,sp,8
 1806ce0:	f800283a 	ret

01806ce4 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 1806ce4:	defffa04 	addi	sp,sp,-24
 1806ce8:	dfc00515 	stw	ra,20(sp)
 1806cec:	df000415 	stw	fp,16(sp)
 1806cf0:	df000404 	addi	fp,sp,16
 1806cf4:	e13ffd15 	stw	r4,-12(fp)
 1806cf8:	e17ffe15 	stw	r5,-8(fp)
 1806cfc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 1806d00:	e0bffd17 	ldw	r2,-12(fp)
 1806d04:	10800017 	ldw	r2,0(r2)
 1806d08:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
 1806d0c:	e0bffc17 	ldw	r2,-16(fp)
 1806d10:	11000a04 	addi	r4,r2,40
 1806d14:	e0bffd17 	ldw	r2,-12(fp)
 1806d18:	11c00217 	ldw	r7,8(r2)
 1806d1c:	e17ffe17 	ldw	r5,-8(fp)
 1806d20:	e1bfff17 	ldw	r6,-4(fp)
 1806d24:	18074140 	call	1807414 <altera_avalon_uart_write>
      fd->fd_flags);
}
 1806d28:	e037883a 	mov	sp,fp
 1806d2c:	dfc00117 	ldw	ra,4(sp)
 1806d30:	df000017 	ldw	fp,0(sp)
 1806d34:	dec00204 	addi	sp,sp,8
 1806d38:	f800283a 	ret

01806d3c <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
 1806d3c:	defffc04 	addi	sp,sp,-16
 1806d40:	dfc00315 	stw	ra,12(sp)
 1806d44:	df000215 	stw	fp,8(sp)
 1806d48:	df000204 	addi	fp,sp,8
 1806d4c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 1806d50:	e0bfff17 	ldw	r2,-4(fp)
 1806d54:	10800017 	ldw	r2,0(r2)
 1806d58:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
 1806d5c:	e0bffe17 	ldw	r2,-8(fp)
 1806d60:	11000a04 	addi	r4,r2,40
 1806d64:	e0bfff17 	ldw	r2,-4(fp)
 1806d68:	11400217 	ldw	r5,8(r2)
 1806d6c:	18071240 	call	1807124 <altera_avalon_uart_close>
}
 1806d70:	e037883a 	mov	sp,fp
 1806d74:	dfc00117 	ldw	ra,4(sp)
 1806d78:	df000017 	ldw	fp,0(sp)
 1806d7c:	dec00204 	addi	sp,sp,8
 1806d80:	f800283a 	ret

01806d84 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
 1806d84:	defff704 	addi	sp,sp,-36
 1806d88:	dfc00815 	stw	ra,32(sp)
 1806d8c:	df000715 	stw	fp,28(sp)
 1806d90:	df000704 	addi	fp,sp,28
 1806d94:	e13ffc15 	stw	r4,-16(fp)
 1806d98:	e17ffd15 	stw	r5,-12(fp)
 1806d9c:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
 1806da0:	e0bffc17 	ldw	r2,-16(fp)
 1806da4:	10800017 	ldw	r2,0(r2)
 1806da8:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 1806dac:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
 1806db0:	1004c03a 	cmpne	r2,r2,zero
 1806db4:	1000061e 	bne	r2,zero,1806dd0 <altera_avalon_uart_init+0x4c>
 1806db8:	0005883a 	mov	r2,zero
 1806dbc:	1004c03a 	cmpne	r2,r2,zero
 1806dc0:	1000031e 	bne	r2,zero,1806dd0 <altera_avalon_uart_init+0x4c>
 1806dc4:	0005883a 	mov	r2,zero
 1806dc8:	1005003a 	cmpeq	r2,r2,zero
 1806dcc:	1000031e 	bne	r2,zero,1806ddc <altera_avalon_uart_init+0x58>
 1806dd0:	00800044 	movi	r2,1
 1806dd4:	e0bfff15 	stw	r2,-4(fp)
 1806dd8:	00000106 	br	1806de0 <altera_avalon_uart_init+0x5c>
 1806ddc:	e03fff15 	stw	zero,-4(fp)
 1806de0:	e0bfff17 	ldw	r2,-4(fp)
 1806de4:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
 1806de8:	e0bffa17 	ldw	r2,-24(fp)
 1806dec:	1004c03a 	cmpne	r2,r2,zero
 1806df0:	1000111e 	bne	r2,zero,1806e38 <altera_avalon_uart_init+0xb4>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
 1806df4:	e0fffc17 	ldw	r3,-16(fp)
 1806df8:	00832004 	movi	r2,3200
 1806dfc:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
 1806e00:	e0bffb17 	ldw	r2,-20(fp)
 1806e04:	11000304 	addi	r4,r2,12
 1806e08:	e0bffc17 	ldw	r2,-16(fp)
 1806e0c:	10800117 	ldw	r2,4(r2)
 1806e10:	1007883a 	mov	r3,r2
 1806e14:	2005883a 	mov	r2,r4
 1806e18:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
 1806e1c:	d8000015 	stw	zero,0(sp)
 1806e20:	e13ffd17 	ldw	r4,-12(fp)
 1806e24:	e17ffe17 	ldw	r5,-8(fp)
 1806e28:	01806034 	movhi	r6,384
 1806e2c:	319b9304 	addi	r6,r6,28236
 1806e30:	e1fffc17 	ldw	r7,-16(fp)
 1806e34:	1807ab40 	call	1807ab4 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
 1806e38:	e037883a 	mov	sp,fp
 1806e3c:	dfc00117 	ldw	ra,4(sp)
 1806e40:	df000017 	ldw	fp,0(sp)
 1806e44:	dec00204 	addi	sp,sp,8
 1806e48:	f800283a 	ret

01806e4c <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
 1806e4c:	defffa04 	addi	sp,sp,-24
 1806e50:	dfc00515 	stw	ra,20(sp)
 1806e54:	df000415 	stw	fp,16(sp)
 1806e58:	df000404 	addi	fp,sp,16
 1806e5c:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
 1806e60:	e0bfff17 	ldw	r2,-4(fp)
 1806e64:	e0bffd15 	stw	r2,-12(fp)
  void* base               = sp->base;
 1806e68:	e0bffd17 	ldw	r2,-12(fp)
 1806e6c:	10800017 	ldw	r2,0(r2)
 1806e70:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
 1806e74:	e0bffc17 	ldw	r2,-16(fp)
 1806e78:	10800204 	addi	r2,r2,8
 1806e7c:	10800037 	ldwio	r2,0(r2)
 1806e80:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
 1806e84:	e0bffc17 	ldw	r2,-16(fp)
 1806e88:	10800204 	addi	r2,r2,8
 1806e8c:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
 1806e90:	e0bffc17 	ldw	r2,-16(fp)
 1806e94:	10800204 	addi	r2,r2,8
 1806e98:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
 1806e9c:	e0bffe17 	ldw	r2,-8(fp)
 1806ea0:	1080200c 	andi	r2,r2,128
 1806ea4:	1005003a 	cmpeq	r2,r2,zero
 1806ea8:	1000031e 	bne	r2,zero,1806eb8 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
 1806eac:	e13ffd17 	ldw	r4,-12(fp)
 1806eb0:	e17ffe17 	ldw	r5,-8(fp)
 1806eb4:	1806ee80 	call	1806ee8 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
 1806eb8:	e0bffe17 	ldw	r2,-8(fp)
 1806ebc:	1081100c 	andi	r2,r2,1088
 1806ec0:	1005003a 	cmpeq	r2,r2,zero
 1806ec4:	1000031e 	bne	r2,zero,1806ed4 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
 1806ec8:	e13ffd17 	ldw	r4,-12(fp)
 1806ecc:	e17ffe17 	ldw	r5,-8(fp)
 1806ed0:	1806fc80 	call	1806fc8 <altera_avalon_uart_txirq>
  }
  

}
 1806ed4:	e037883a 	mov	sp,fp
 1806ed8:	dfc00117 	ldw	ra,4(sp)
 1806edc:	df000017 	ldw	fp,0(sp)
 1806ee0:	dec00204 	addi	sp,sp,8
 1806ee4:	f800283a 	ret

01806ee8 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 1806ee8:	defffc04 	addi	sp,sp,-16
 1806eec:	df000315 	stw	fp,12(sp)
 1806ef0:	df000304 	addi	fp,sp,12
 1806ef4:	e13ffe15 	stw	r4,-8(fp)
 1806ef8:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
 1806efc:	e0bfff17 	ldw	r2,-4(fp)
 1806f00:	108000cc 	andi	r2,r2,3
 1806f04:	1004c03a 	cmpne	r2,r2,zero
 1806f08:	10002b1e 	bne	r2,zero,1806fb8 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
 1806f0c:	e0bffe17 	ldw	r2,-8(fp)
 1806f10:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 1806f14:	e0bffe17 	ldw	r2,-8(fp)
 1806f18:	10800317 	ldw	r2,12(r2)
 1806f1c:	10800044 	addi	r2,r2,1
 1806f20:	10800fcc 	andi	r2,r2,63
 1806f24:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
 1806f28:	e0bffe17 	ldw	r2,-8(fp)
 1806f2c:	11000317 	ldw	r4,12(r2)
 1806f30:	e0bffe17 	ldw	r2,-8(fp)
 1806f34:	10800017 	ldw	r2,0(r2)
 1806f38:	10800037 	ldwio	r2,0(r2)
 1806f3c:	1007883a 	mov	r3,r2
 1806f40:	e0bffe17 	ldw	r2,-8(fp)
 1806f44:	2085883a 	add	r2,r4,r2
 1806f48:	10800704 	addi	r2,r2,28
 1806f4c:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
 1806f50:	e0fffe17 	ldw	r3,-8(fp)
 1806f54:	e0bffd17 	ldw	r2,-12(fp)
 1806f58:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 1806f5c:	e0bffe17 	ldw	r2,-8(fp)
 1806f60:	10800317 	ldw	r2,12(r2)
 1806f64:	10800044 	addi	r2,r2,1
 1806f68:	10800fcc 	andi	r2,r2,63
 1806f6c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
 1806f70:	e0bffe17 	ldw	r2,-8(fp)
 1806f74:	10c00217 	ldw	r3,8(r2)
 1806f78:	e0bffd17 	ldw	r2,-12(fp)
 1806f7c:	18800e1e 	bne	r3,r2,1806fb8 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 1806f80:	e0bffe17 	ldw	r2,-8(fp)
 1806f84:	10c00117 	ldw	r3,4(r2)
 1806f88:	00bfdfc4 	movi	r2,-129
 1806f8c:	1886703a 	and	r3,r3,r2
 1806f90:	e0bffe17 	ldw	r2,-8(fp)
 1806f94:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
 1806f98:	e0bffe17 	ldw	r2,-8(fp)
 1806f9c:	10800017 	ldw	r2,0(r2)
 1806fa0:	11000304 	addi	r4,r2,12
 1806fa4:	e0bffe17 	ldw	r2,-8(fp)
 1806fa8:	10800117 	ldw	r2,4(r2)
 1806fac:	1007883a 	mov	r3,r2
 1806fb0:	2005883a 	mov	r2,r4
 1806fb4:	10c00035 	stwio	r3,0(r2)
  }   
}
 1806fb8:	e037883a 	mov	sp,fp
 1806fbc:	df000017 	ldw	fp,0(sp)
 1806fc0:	dec00104 	addi	sp,sp,4
 1806fc4:	f800283a 	ret

01806fc8 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 1806fc8:	defffd04 	addi	sp,sp,-12
 1806fcc:	df000215 	stw	fp,8(sp)
 1806fd0:	df000204 	addi	fp,sp,8
 1806fd4:	e13ffe15 	stw	r4,-8(fp)
 1806fd8:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
 1806fdc:	e0bffe17 	ldw	r2,-8(fp)
 1806fe0:	10c00417 	ldw	r3,16(r2)
 1806fe4:	e0bffe17 	ldw	r2,-8(fp)
 1806fe8:	10800517 	ldw	r2,20(r2)
 1806fec:	18803626 	beq	r3,r2,18070c8 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 1806ff0:	e0bffe17 	ldw	r2,-8(fp)
 1806ff4:	10800617 	ldw	r2,24(r2)
 1806ff8:	1080008c 	andi	r2,r2,2
 1806ffc:	1005003a 	cmpeq	r2,r2,zero
 1807000:	1000041e 	bne	r2,zero,1807014 <altera_avalon_uart_txirq+0x4c>
 1807004:	e0bfff17 	ldw	r2,-4(fp)
 1807008:	1082000c 	andi	r2,r2,2048
 180700c:	1005003a 	cmpeq	r2,r2,zero
 1807010:	10001e1e 	bne	r2,zero,180708c <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
 1807014:	e0bffe17 	ldw	r2,-8(fp)
 1807018:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
 180701c:	e0bffe17 	ldw	r2,-8(fp)
 1807020:	10800017 	ldw	r2,0(r2)
 1807024:	11000104 	addi	r4,r2,4
 1807028:	e0bffe17 	ldw	r2,-8(fp)
 180702c:	10c00417 	ldw	r3,16(r2)
 1807030:	e0bffe17 	ldw	r2,-8(fp)
 1807034:	1885883a 	add	r2,r3,r2
 1807038:	10801704 	addi	r2,r2,92
 180703c:	10800003 	ldbu	r2,0(r2)
 1807040:	10c03fcc 	andi	r3,r2,255
 1807044:	2005883a 	mov	r2,r4
 1807048:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
 180704c:	e0bffe17 	ldw	r2,-8(fp)
 1807050:	10800417 	ldw	r2,16(r2)
 1807054:	10c00044 	addi	r3,r2,1
 1807058:	e0bffe17 	ldw	r2,-8(fp)
 180705c:	10c00415 	stw	r3,16(r2)
 1807060:	e0bffe17 	ldw	r2,-8(fp)
 1807064:	10800417 	ldw	r2,16(r2)
 1807068:	10c00fcc 	andi	r3,r2,63
 180706c:	e0bffe17 	ldw	r2,-8(fp)
 1807070:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 1807074:	e0bffe17 	ldw	r2,-8(fp)
 1807078:	10800117 	ldw	r2,4(r2)
 180707c:	10c01014 	ori	r3,r2,64
 1807080:	e0bffe17 	ldw	r2,-8(fp)
 1807084:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 1807088:	00000f06 	br	18070c8 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
 180708c:	e0bffe17 	ldw	r2,-8(fp)
 1807090:	10800017 	ldw	r2,0(r2)
 1807094:	10800204 	addi	r2,r2,8
 1807098:	10800037 	ldwio	r2,0(r2)
 180709c:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
 18070a0:	e0bfff17 	ldw	r2,-4(fp)
 18070a4:	1082000c 	andi	r2,r2,2048
 18070a8:	1004c03a 	cmpne	r2,r2,zero
 18070ac:	1000061e 	bne	r2,zero,18070c8 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 18070b0:	e0bffe17 	ldw	r2,-8(fp)
 18070b4:	10c00117 	ldw	r3,4(r2)
 18070b8:	00bfefc4 	movi	r2,-65
 18070bc:	1886703a 	and	r3,r3,r2
 18070c0:	e0bffe17 	ldw	r2,-8(fp)
 18070c4:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
 18070c8:	e0bffe17 	ldw	r2,-8(fp)
 18070cc:	10c00417 	ldw	r3,16(r2)
 18070d0:	e0bffe17 	ldw	r2,-8(fp)
 18070d4:	10800517 	ldw	r2,20(r2)
 18070d8:	1880061e 	bne	r3,r2,18070f4 <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 18070dc:	e0bffe17 	ldw	r2,-8(fp)
 18070e0:	10c00117 	ldw	r3,4(r2)
 18070e4:	00beefc4 	movi	r2,-1089
 18070e8:	1886703a 	and	r3,r3,r2
 18070ec:	e0bffe17 	ldw	r2,-8(fp)
 18070f0:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 18070f4:	e0bffe17 	ldw	r2,-8(fp)
 18070f8:	10800017 	ldw	r2,0(r2)
 18070fc:	11000304 	addi	r4,r2,12
 1807100:	e0bffe17 	ldw	r2,-8(fp)
 1807104:	10800117 	ldw	r2,4(r2)
 1807108:	1007883a 	mov	r3,r2
 180710c:	2005883a 	mov	r2,r4
 1807110:	10c00035 	stwio	r3,0(r2)
}
 1807114:	e037883a 	mov	sp,fp
 1807118:	df000017 	ldw	fp,0(sp)
 180711c:	dec00104 	addi	sp,sp,4
 1807120:	f800283a 	ret

01807124 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
 1807124:	defffc04 	addi	sp,sp,-16
 1807128:	df000315 	stw	fp,12(sp)
 180712c:	df000304 	addi	fp,sp,12
 1807130:	e13ffd15 	stw	r4,-12(fp)
 1807134:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 1807138:	00000706 	br	1807158 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 180713c:	e0bffe17 	ldw	r2,-8(fp)
 1807140:	1090000c 	andi	r2,r2,16384
 1807144:	1005003a 	cmpeq	r2,r2,zero
 1807148:	1000031e 	bne	r2,zero,1807158 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
 180714c:	00bffd44 	movi	r2,-11
 1807150:	e0bfff15 	stw	r2,-4(fp)
 1807154:	00000606 	br	1807170 <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 1807158:	e0bffd17 	ldw	r2,-12(fp)
 180715c:	10c00417 	ldw	r3,16(r2)
 1807160:	e0bffd17 	ldw	r2,-12(fp)
 1807164:	10800517 	ldw	r2,20(r2)
 1807168:	18bff41e 	bne	r3,r2,180713c <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 180716c:	e03fff15 	stw	zero,-4(fp)
 1807170:	e0bfff17 	ldw	r2,-4(fp)
}
 1807174:	e037883a 	mov	sp,fp
 1807178:	df000017 	ldw	fp,0(sp)
 180717c:	dec00104 	addi	sp,sp,4
 1807180:	f800283a 	ret

01807184 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
 1807184:	defff004 	addi	sp,sp,-64
 1807188:	dfc00f15 	stw	ra,60(sp)
 180718c:	df000e15 	stw	fp,56(sp)
 1807190:	df000e04 	addi	fp,sp,56
 1807194:	e13ffb15 	stw	r4,-20(fp)
 1807198:	e17ffc15 	stw	r5,-16(fp)
 180719c:	e1bffd15 	stw	r6,-12(fp)
 18071a0:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
 18071a4:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
 18071a8:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
 18071ac:	e0bffe17 	ldw	r2,-8(fp)
 18071b0:	1090000c 	andi	r2,r2,16384
 18071b4:	1005003a 	cmpeq	r2,r2,zero
 18071b8:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
 18071bc:	e0bffb17 	ldw	r2,-20(fp)
 18071c0:	10800217 	ldw	r2,8(r2)
 18071c4:	10800044 	addi	r2,r2,1
 18071c8:	10800fcc 	andi	r2,r2,63
 18071cc:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 18071d0:	00001906 	br	1807238 <altera_avalon_uart_read+0xb4>
    {
      count++;
 18071d4:	e0bff617 	ldw	r2,-40(fp)
 18071d8:	10800044 	addi	r2,r2,1
 18071dc:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
 18071e0:	e0bffb17 	ldw	r2,-20(fp)
 18071e4:	10c00217 	ldw	r3,8(r2)
 18071e8:	e0bffb17 	ldw	r2,-20(fp)
 18071ec:	1885883a 	add	r2,r3,r2
 18071f0:	10800704 	addi	r2,r2,28
 18071f4:	10800003 	ldbu	r2,0(r2)
 18071f8:	1007883a 	mov	r3,r2
 18071fc:	e0bffc17 	ldw	r2,-16(fp)
 1807200:	10c00005 	stb	r3,0(r2)
 1807204:	e0bffc17 	ldw	r2,-16(fp)
 1807208:	10800044 	addi	r2,r2,1
 180720c:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
 1807210:	e0bffb17 	ldw	r2,-20(fp)
 1807214:	10800217 	ldw	r2,8(r2)
 1807218:	10c00044 	addi	r3,r2,1
 180721c:	e0bffb17 	ldw	r2,-20(fp)
 1807220:	10c00215 	stw	r3,8(r2)
 1807224:	e0bffb17 	ldw	r2,-20(fp)
 1807228:	10800217 	ldw	r2,8(r2)
 180722c:	10c00fcc 	andi	r3,r2,63
 1807230:	e0bffb17 	ldw	r2,-20(fp)
 1807234:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 1807238:	e0fff617 	ldw	r3,-40(fp)
 180723c:	e0bffd17 	ldw	r2,-12(fp)
 1807240:	1880050e 	bge	r3,r2,1807258 <altera_avalon_uart_read+0xd4>
 1807244:	e0bffb17 	ldw	r2,-20(fp)
 1807248:	10c00217 	ldw	r3,8(r2)
 180724c:	e0bffb17 	ldw	r2,-20(fp)
 1807250:	10800317 	ldw	r2,12(r2)
 1807254:	18bfdf1e 	bne	r3,r2,18071d4 <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
 1807258:	e0bff617 	ldw	r2,-40(fp)
 180725c:	1004c03a 	cmpne	r2,r2,zero
 1807260:	1000271e 	bne	r2,zero,1807300 <altera_avalon_uart_read+0x17c>
 1807264:	e0bffb17 	ldw	r2,-20(fp)
 1807268:	10c00217 	ldw	r3,8(r2)
 180726c:	e0bffb17 	ldw	r2,-20(fp)
 1807270:	10800317 	ldw	r2,12(r2)
 1807274:	1880221e 	bne	r3,r2,1807300 <altera_avalon_uart_read+0x17c>
    {
      if (!block)
 1807278:	e0bff917 	ldw	r2,-28(fp)
 180727c:	1004c03a 	cmpne	r2,r2,zero
 1807280:	1000061e 	bne	r2,zero,180729c <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
 1807284:	18073b40 	call	18073b4 <alt_get_errno>
 1807288:	00c002c4 	movi	r3,11
 180728c:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
 1807290:	00800044 	movi	r2,1
 1807294:	e0bff705 	stb	r2,-36(fp)
        break;
 1807298:	00001f06 	br	1807318 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 180729c:	0005303a 	rdctl	r2,status
 18072a0:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 18072a4:	e0fff517 	ldw	r3,-44(fp)
 18072a8:	00bfff84 	movi	r2,-2
 18072ac:	1884703a 	and	r2,r3,r2
 18072b0:	1001703a 	wrctl	status,r2
  
  return context;
 18072b4:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
 18072b8:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 18072bc:	e0bffb17 	ldw	r2,-20(fp)
 18072c0:	10800117 	ldw	r2,4(r2)
 18072c4:	10c02014 	ori	r3,r2,128
 18072c8:	e0bffb17 	ldw	r2,-20(fp)
 18072cc:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 18072d0:	e0bffb17 	ldw	r2,-20(fp)
 18072d4:	10800017 	ldw	r2,0(r2)
 18072d8:	11000304 	addi	r4,r2,12
 18072dc:	e0bffb17 	ldw	r2,-20(fp)
 18072e0:	10800117 	ldw	r2,4(r2)
 18072e4:	1007883a 	mov	r3,r2
 18072e8:	2005883a 	mov	r2,r4
 18072ec:	10c00035 	stwio	r3,0(r2)
 18072f0:	e0bffa17 	ldw	r2,-24(fp)
 18072f4:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 18072f8:	e0bff417 	ldw	r2,-48(fp)
 18072fc:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
 1807300:	e0bff617 	ldw	r2,-40(fp)
 1807304:	1004c03a 	cmpne	r2,r2,zero
 1807308:	1000031e 	bne	r2,zero,1807318 <altera_avalon_uart_read+0x194>
 180730c:	e0bffd17 	ldw	r2,-12(fp)
 1807310:	1004c03a 	cmpne	r2,r2,zero
 1807314:	103fc81e 	bne	r2,zero,1807238 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1807318:	0005303a 	rdctl	r2,status
 180731c:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1807320:	e0fff317 	ldw	r3,-52(fp)
 1807324:	00bfff84 	movi	r2,-2
 1807328:	1884703a 	and	r2,r3,r2
 180732c:	1001703a 	wrctl	status,r2
  
  return context;
 1807330:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
 1807334:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 1807338:	e0bffb17 	ldw	r2,-20(fp)
 180733c:	10800117 	ldw	r2,4(r2)
 1807340:	10c02014 	ori	r3,r2,128
 1807344:	e0bffb17 	ldw	r2,-20(fp)
 1807348:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 180734c:	e0bffb17 	ldw	r2,-20(fp)
 1807350:	10800017 	ldw	r2,0(r2)
 1807354:	11000304 	addi	r4,r2,12
 1807358:	e0bffb17 	ldw	r2,-20(fp)
 180735c:	10800117 	ldw	r2,4(r2)
 1807360:	1007883a 	mov	r3,r2
 1807364:	2005883a 	mov	r2,r4
 1807368:	10c00035 	stwio	r3,0(r2)
 180736c:	e0bffa17 	ldw	r2,-24(fp)
 1807370:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1807374:	e0bff217 	ldw	r2,-56(fp)
 1807378:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
 180737c:	e0bff703 	ldbu	r2,-36(fp)
 1807380:	1005003a 	cmpeq	r2,r2,zero
 1807384:	1000031e 	bne	r2,zero,1807394 <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
 1807388:	00bffd04 	movi	r2,-12
 180738c:	e0bfff15 	stw	r2,-4(fp)
 1807390:	00000206 	br	180739c <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
 1807394:	e0bff617 	ldw	r2,-40(fp)
 1807398:	e0bfff15 	stw	r2,-4(fp)
 180739c:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 18073a0:	e037883a 	mov	sp,fp
 18073a4:	dfc00117 	ldw	ra,4(sp)
 18073a8:	df000017 	ldw	fp,0(sp)
 18073ac:	dec00204 	addi	sp,sp,8
 18073b0:	f800283a 	ret

018073b4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 18073b4:	defffd04 	addi	sp,sp,-12
 18073b8:	dfc00215 	stw	ra,8(sp)
 18073bc:	df000115 	stw	fp,4(sp)
 18073c0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 18073c4:	00806074 	movhi	r2,385
 18073c8:	10ad2604 	addi	r2,r2,-19304
 18073cc:	10800017 	ldw	r2,0(r2)
 18073d0:	1005003a 	cmpeq	r2,r2,zero
 18073d4:	1000061e 	bne	r2,zero,18073f0 <alt_get_errno+0x3c>
 18073d8:	00806074 	movhi	r2,385
 18073dc:	10ad2604 	addi	r2,r2,-19304
 18073e0:	10800017 	ldw	r2,0(r2)
 18073e4:	103ee83a 	callr	r2
 18073e8:	e0bfff15 	stw	r2,-4(fp)
 18073ec:	00000306 	br	18073fc <alt_get_errno+0x48>
 18073f0:	00806074 	movhi	r2,385
 18073f4:	10ad3204 	addi	r2,r2,-19256
 18073f8:	e0bfff15 	stw	r2,-4(fp)
 18073fc:	e0bfff17 	ldw	r2,-4(fp)
}
 1807400:	e037883a 	mov	sp,fp
 1807404:	dfc00117 	ldw	ra,4(sp)
 1807408:	df000017 	ldw	fp,0(sp)
 180740c:	dec00204 	addi	sp,sp,8
 1807410:	f800283a 	ret

01807414 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
 1807414:	defff204 	addi	sp,sp,-56
 1807418:	dfc00d15 	stw	ra,52(sp)
 180741c:	df000c15 	stw	fp,48(sp)
 1807420:	df000c04 	addi	fp,sp,48
 1807424:	e13ffc15 	stw	r4,-16(fp)
 1807428:	e17ffd15 	stw	r5,-12(fp)
 180742c:	e1bffe15 	stw	r6,-8(fp)
 1807430:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
 1807434:	e0bffe17 	ldw	r2,-8(fp)
 1807438:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
 180743c:	e0bfff17 	ldw	r2,-4(fp)
 1807440:	1090000c 	andi	r2,r2,16384
 1807444:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 1807448:	00004006 	br	180754c <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 180744c:	e0bffc17 	ldw	r2,-16(fp)
 1807450:	10800517 	ldw	r2,20(r2)
 1807454:	10800044 	addi	r2,r2,1
 1807458:	10800fcc 	andi	r2,r2,63
 180745c:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
 1807460:	e0bffc17 	ldw	r2,-16(fp)
 1807464:	10c00417 	ldw	r3,16(r2)
 1807468:	e0bff917 	ldw	r2,-28(fp)
 180746c:	1880251e 	bne	r3,r2,1807504 <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
 1807470:	e0bffa17 	ldw	r2,-24(fp)
 1807474:	1005003a 	cmpeq	r2,r2,zero
 1807478:	1000051e 	bne	r2,zero,1807490 <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
 180747c:	18075dc0 	call	18075dc <alt_get_errno>
 1807480:	1007883a 	mov	r3,r2
 1807484:	008002c4 	movi	r2,11
 1807488:	18800015 	stw	r2,0(r3)
        break;
 180748c:	00003206 	br	1807558 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1807490:	0005303a 	rdctl	r2,status
 1807494:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1807498:	e0fff717 	ldw	r3,-36(fp)
 180749c:	00bfff84 	movi	r2,-2
 18074a0:	1884703a 	and	r2,r3,r2
 18074a4:	1001703a 	wrctl	status,r2
  
  return context;
 18074a8:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
 18074ac:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 18074b0:	e0bffc17 	ldw	r2,-16(fp)
 18074b4:	10800117 	ldw	r2,4(r2)
 18074b8:	10c11014 	ori	r3,r2,1088
 18074bc:	e0bffc17 	ldw	r2,-16(fp)
 18074c0:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 18074c4:	e0bffc17 	ldw	r2,-16(fp)
 18074c8:	10800017 	ldw	r2,0(r2)
 18074cc:	11000304 	addi	r4,r2,12
 18074d0:	e0bffc17 	ldw	r2,-16(fp)
 18074d4:	10800117 	ldw	r2,4(r2)
 18074d8:	1007883a 	mov	r3,r2
 18074dc:	2005883a 	mov	r2,r4
 18074e0:	10c00035 	stwio	r3,0(r2)
 18074e4:	e0bffb17 	ldw	r2,-20(fp)
 18074e8:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 18074ec:	e0bff617 	ldw	r2,-40(fp)
 18074f0:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
 18074f4:	e0bffc17 	ldw	r2,-16(fp)
 18074f8:	10c00417 	ldw	r3,16(r2)
 18074fc:	e0bff917 	ldw	r2,-28(fp)
 1807500:	18bffc26 	beq	r3,r2,18074f4 <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
 1807504:	e0bff817 	ldw	r2,-32(fp)
 1807508:	10bfffc4 	addi	r2,r2,-1
 180750c:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
 1807510:	e0bffc17 	ldw	r2,-16(fp)
 1807514:	10c00517 	ldw	r3,20(r2)
 1807518:	e0bffd17 	ldw	r2,-12(fp)
 180751c:	10800003 	ldbu	r2,0(r2)
 1807520:	1009883a 	mov	r4,r2
 1807524:	e0bffc17 	ldw	r2,-16(fp)
 1807528:	1885883a 	add	r2,r3,r2
 180752c:	10801704 	addi	r2,r2,92
 1807530:	11000005 	stb	r4,0(r2)
 1807534:	e0bffd17 	ldw	r2,-12(fp)
 1807538:	10800044 	addi	r2,r2,1
 180753c:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
 1807540:	e0fffc17 	ldw	r3,-16(fp)
 1807544:	e0bff917 	ldw	r2,-28(fp)
 1807548:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 180754c:	e0bff817 	ldw	r2,-32(fp)
 1807550:	1004c03a 	cmpne	r2,r2,zero
 1807554:	103fbd1e 	bne	r2,zero,180744c <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1807558:	0005303a 	rdctl	r2,status
 180755c:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1807560:	e0fff517 	ldw	r3,-44(fp)
 1807564:	00bfff84 	movi	r2,-2
 1807568:	1884703a 	and	r2,r3,r2
 180756c:	1001703a 	wrctl	status,r2
  
  return context;
 1807570:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
 1807574:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 1807578:	e0bffc17 	ldw	r2,-16(fp)
 180757c:	10800117 	ldw	r2,4(r2)
 1807580:	10c11014 	ori	r3,r2,1088
 1807584:	e0bffc17 	ldw	r2,-16(fp)
 1807588:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 180758c:	e0bffc17 	ldw	r2,-16(fp)
 1807590:	10800017 	ldw	r2,0(r2)
 1807594:	11000304 	addi	r4,r2,12
 1807598:	e0bffc17 	ldw	r2,-16(fp)
 180759c:	10800117 	ldw	r2,4(r2)
 18075a0:	1007883a 	mov	r3,r2
 18075a4:	2005883a 	mov	r2,r4
 18075a8:	10c00035 	stwio	r3,0(r2)
 18075ac:	e0bffb17 	ldw	r2,-20(fp)
 18075b0:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 18075b4:	e0bff417 	ldw	r2,-48(fp)
 18075b8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
 18075bc:	e0fffe17 	ldw	r3,-8(fp)
 18075c0:	e0bff817 	ldw	r2,-32(fp)
 18075c4:	1885c83a 	sub	r2,r3,r2
}
 18075c8:	e037883a 	mov	sp,fp
 18075cc:	dfc00117 	ldw	ra,4(sp)
 18075d0:	df000017 	ldw	fp,0(sp)
 18075d4:	dec00204 	addi	sp,sp,8
 18075d8:	f800283a 	ret

018075dc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 18075dc:	defffd04 	addi	sp,sp,-12
 18075e0:	dfc00215 	stw	ra,8(sp)
 18075e4:	df000115 	stw	fp,4(sp)
 18075e8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 18075ec:	00806074 	movhi	r2,385
 18075f0:	10ad2604 	addi	r2,r2,-19304
 18075f4:	10800017 	ldw	r2,0(r2)
 18075f8:	1005003a 	cmpeq	r2,r2,zero
 18075fc:	1000061e 	bne	r2,zero,1807618 <alt_get_errno+0x3c>
 1807600:	00806074 	movhi	r2,385
 1807604:	10ad2604 	addi	r2,r2,-19304
 1807608:	10800017 	ldw	r2,0(r2)
 180760c:	103ee83a 	callr	r2
 1807610:	e0bfff15 	stw	r2,-4(fp)
 1807614:	00000306 	br	1807624 <alt_get_errno+0x48>
 1807618:	00806074 	movhi	r2,385
 180761c:	10ad3204 	addi	r2,r2,-19256
 1807620:	e0bfff15 	stw	r2,-4(fp)
 1807624:	e0bfff17 	ldw	r2,-4(fp)
}
 1807628:	e037883a 	mov	sp,fp
 180762c:	dfc00117 	ldw	ra,4(sp)
 1807630:	df000017 	ldw	fp,0(sp)
 1807634:	dec00204 	addi	sp,sp,8
 1807638:	f800283a 	ret

0180763c <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 180763c:	defff404 	addi	sp,sp,-48
 1807640:	df000b15 	stw	fp,44(sp)
 1807644:	df000b04 	addi	fp,sp,44
 1807648:	e13ffb15 	stw	r4,-20(fp)
 180764c:	e17ffc15 	stw	r5,-16(fp)
 1807650:	e1bffd15 	stw	r6,-12(fp)
 1807654:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 1807658:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 180765c:	00806074 	movhi	r2,385
 1807660:	10ad3704 	addi	r2,r2,-19236
 1807664:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
 1807668:	1005003a 	cmpeq	r2,r2,zero
 180766c:	1000411e 	bne	r2,zero,1807774 <alt_alarm_start+0x138>
  {
    if (alarm)
 1807670:	e0bffb17 	ldw	r2,-20(fp)
 1807674:	1005003a 	cmpeq	r2,r2,zero
 1807678:	10003b1e 	bne	r2,zero,1807768 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
 180767c:	e0fffb17 	ldw	r3,-20(fp)
 1807680:	e0bffd17 	ldw	r2,-12(fp)
 1807684:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
 1807688:	e0fffb17 	ldw	r3,-20(fp)
 180768c:	e0bffe17 	ldw	r2,-8(fp)
 1807690:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1807694:	0005303a 	rdctl	r2,status
 1807698:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 180769c:	e0fff817 	ldw	r3,-32(fp)
 18076a0:	00bfff84 	movi	r2,-2
 18076a4:	1884703a 	and	r2,r3,r2
 18076a8:	1001703a 	wrctl	status,r2
  
  return context;
 18076ac:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
 18076b0:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 18076b4:	00806074 	movhi	r2,385
 18076b8:	10ad3804 	addi	r2,r2,-19232
 18076bc:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
 18076c0:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 18076c4:	e0fffc17 	ldw	r3,-16(fp)
 18076c8:	e0bff917 	ldw	r2,-28(fp)
 18076cc:	1885883a 	add	r2,r3,r2
 18076d0:	10c00044 	addi	r3,r2,1
 18076d4:	e0bffb17 	ldw	r2,-20(fp)
 18076d8:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 18076dc:	e0bffb17 	ldw	r2,-20(fp)
 18076e0:	10c00217 	ldw	r3,8(r2)
 18076e4:	e0bff917 	ldw	r2,-28(fp)
 18076e8:	1880042e 	bgeu	r3,r2,18076fc <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
 18076ec:	e0fffb17 	ldw	r3,-20(fp)
 18076f0:	00800044 	movi	r2,1
 18076f4:	18800405 	stb	r2,16(r3)
 18076f8:	00000206 	br	1807704 <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
 18076fc:	e0bffb17 	ldw	r2,-20(fp)
 1807700:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 1807704:	e0fffb17 	ldw	r3,-20(fp)
 1807708:	00806074 	movhi	r2,385
 180770c:	10ad2c04 	addi	r2,r2,-19280
 1807710:	e0bff615 	stw	r2,-40(fp)
 1807714:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 1807718:	e0fff717 	ldw	r3,-36(fp)
 180771c:	e0bff617 	ldw	r2,-40(fp)
 1807720:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 1807724:	e0bff617 	ldw	r2,-40(fp)
 1807728:	10c00017 	ldw	r3,0(r2)
 180772c:	e0bff717 	ldw	r2,-36(fp)
 1807730:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 1807734:	e0bff617 	ldw	r2,-40(fp)
 1807738:	10c00017 	ldw	r3,0(r2)
 180773c:	e0bff717 	ldw	r2,-36(fp)
 1807740:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 1807744:	e0fff617 	ldw	r3,-40(fp)
 1807748:	e0bff717 	ldw	r2,-36(fp)
 180774c:	18800015 	stw	r2,0(r3)
 1807750:	e0bffa17 	ldw	r2,-24(fp)
 1807754:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1807758:	e0bff517 	ldw	r2,-44(fp)
 180775c:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 1807760:	e03fff15 	stw	zero,-4(fp)
 1807764:	00000506 	br	180777c <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
 1807768:	00bffa84 	movi	r2,-22
 180776c:	e0bfff15 	stw	r2,-4(fp)
 1807770:	00000206 	br	180777c <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
 1807774:	00bfde84 	movi	r2,-134
 1807778:	e0bfff15 	stw	r2,-4(fp)
 180777c:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 1807780:	e037883a 	mov	sp,fp
 1807784:	df000017 	ldw	fp,0(sp)
 1807788:	dec00104 	addi	sp,sp,4
 180778c:	f800283a 	ret

01807790 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
 1807790:	defffb04 	addi	sp,sp,-20
 1807794:	df000415 	stw	fp,16(sp)
 1807798:	df000404 	addi	fp,sp,16
 180779c:	e13ffe15 	stw	r4,-8(fp)
 18077a0:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
 18077a4:	e0fffe17 	ldw	r3,-8(fp)
 18077a8:	e0bfff17 	ldw	r2,-4(fp)
 18077ac:	1885883a 	add	r2,r3,r2
 18077b0:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
 18077b4:	e0bffe17 	ldw	r2,-8(fp)
 18077b8:	e0bffd15 	stw	r2,-12(fp)
 18077bc:	00000506 	br	18077d4 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
 18077c0:	e0bffd17 	ldw	r2,-12(fp)
 18077c4:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
 18077c8:	e0bffd17 	ldw	r2,-12(fp)
 18077cc:	10800804 	addi	r2,r2,32
 18077d0:	e0bffd15 	stw	r2,-12(fp)
 18077d4:	e0fffd17 	ldw	r3,-12(fp)
 18077d8:	e0bffc17 	ldw	r2,-16(fp)
 18077dc:	18bff836 	bltu	r3,r2,18077c0 <alt_dcache_flush+0x30>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
 18077e0:	e0bffe17 	ldw	r2,-8(fp)
 18077e4:	108007cc 	andi	r2,r2,31
 18077e8:	1005003a 	cmpeq	r2,r2,zero
 18077ec:	1000021e 	bne	r2,zero,18077f8 <alt_dcache_flush+0x68>
  {
    ALT_FLUSH_DATA(i);
 18077f0:	e0bffd17 	ldw	r2,-12(fp)
 18077f4:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 18077f8:	e037883a 	mov	sp,fp
 18077fc:	df000017 	ldw	fp,0(sp)
 1807800:	dec00104 	addi	sp,sp,4
 1807804:	f800283a 	ret

01807808 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 1807808:	defff904 	addi	sp,sp,-28
 180780c:	dfc00615 	stw	ra,24(sp)
 1807810:	df000515 	stw	fp,20(sp)
 1807814:	df000504 	addi	fp,sp,20
 1807818:	e13ffd15 	stw	r4,-12(fp)
 180781c:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 1807820:	e0bffd17 	ldw	r2,-12(fp)
 1807824:	1005003a 	cmpeq	r2,r2,zero
 1807828:	1000041e 	bne	r2,zero,180783c <alt_dev_llist_insert+0x34>
 180782c:	e0bffd17 	ldw	r2,-12(fp)
 1807830:	10800217 	ldw	r2,8(r2)
 1807834:	1004c03a 	cmpne	r2,r2,zero
 1807838:	1000071e 	bne	r2,zero,1807858 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
 180783c:	18078bc0 	call	18078bc <alt_get_errno>
 1807840:	1007883a 	mov	r3,r2
 1807844:	00800584 	movi	r2,22
 1807848:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 180784c:	00bffa84 	movi	r2,-22
 1807850:	e0bfff15 	stw	r2,-4(fp)
 1807854:	00001306 	br	18078a4 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 1807858:	e0fffd17 	ldw	r3,-12(fp)
 180785c:	e0bffe17 	ldw	r2,-8(fp)
 1807860:	e0bffb15 	stw	r2,-20(fp)
 1807864:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 1807868:	e0fffc17 	ldw	r3,-16(fp)
 180786c:	e0bffb17 	ldw	r2,-20(fp)
 1807870:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 1807874:	e0bffb17 	ldw	r2,-20(fp)
 1807878:	10c00017 	ldw	r3,0(r2)
 180787c:	e0bffc17 	ldw	r2,-16(fp)
 1807880:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 1807884:	e0bffb17 	ldw	r2,-20(fp)
 1807888:	10c00017 	ldw	r3,0(r2)
 180788c:	e0bffc17 	ldw	r2,-16(fp)
 1807890:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 1807894:	e0fffb17 	ldw	r3,-20(fp)
 1807898:	e0bffc17 	ldw	r2,-16(fp)
 180789c:	18800015 	stw	r2,0(r3)

  return 0;  
 18078a0:	e03fff15 	stw	zero,-4(fp)
 18078a4:	e0bfff17 	ldw	r2,-4(fp)
}
 18078a8:	e037883a 	mov	sp,fp
 18078ac:	dfc00117 	ldw	ra,4(sp)
 18078b0:	df000017 	ldw	fp,0(sp)
 18078b4:	dec00204 	addi	sp,sp,8
 18078b8:	f800283a 	ret

018078bc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 18078bc:	defffd04 	addi	sp,sp,-12
 18078c0:	dfc00215 	stw	ra,8(sp)
 18078c4:	df000115 	stw	fp,4(sp)
 18078c8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 18078cc:	00806074 	movhi	r2,385
 18078d0:	10ad2604 	addi	r2,r2,-19304
 18078d4:	10800017 	ldw	r2,0(r2)
 18078d8:	1005003a 	cmpeq	r2,r2,zero
 18078dc:	1000061e 	bne	r2,zero,18078f8 <alt_get_errno+0x3c>
 18078e0:	00806074 	movhi	r2,385
 18078e4:	10ad2604 	addi	r2,r2,-19304
 18078e8:	10800017 	ldw	r2,0(r2)
 18078ec:	103ee83a 	callr	r2
 18078f0:	e0bfff15 	stw	r2,-4(fp)
 18078f4:	00000306 	br	1807904 <alt_get_errno+0x48>
 18078f8:	00806074 	movhi	r2,385
 18078fc:	10ad3204 	addi	r2,r2,-19256
 1807900:	e0bfff15 	stw	r2,-4(fp)
 1807904:	e0bfff17 	ldw	r2,-4(fp)
}
 1807908:	e037883a 	mov	sp,fp
 180790c:	dfc00117 	ldw	ra,4(sp)
 1807910:	df000017 	ldw	fp,0(sp)
 1807914:	dec00204 	addi	sp,sp,8
 1807918:	f800283a 	ret

0180791c <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 180791c:	defffd04 	addi	sp,sp,-12
 1807920:	dfc00215 	stw	ra,8(sp)
 1807924:	df000115 	stw	fp,4(sp)
 1807928:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 180792c:	00bfff04 	movi	r2,-4
 1807930:	00c06074 	movhi	r3,385
 1807934:	18e52d04 	addi	r3,r3,-27468
 1807938:	1885883a 	add	r2,r3,r2
 180793c:	e0bfff15 	stw	r2,-4(fp)
 1807940:	00000606 	br	180795c <_do_ctors+0x40>
        (*ctor) (); 
 1807944:	e0bfff17 	ldw	r2,-4(fp)
 1807948:	10800017 	ldw	r2,0(r2)
 180794c:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 1807950:	e0bfff17 	ldw	r2,-4(fp)
 1807954:	10bfff04 	addi	r2,r2,-4
 1807958:	e0bfff15 	stw	r2,-4(fp)
 180795c:	e0ffff17 	ldw	r3,-4(fp)
 1807960:	00806074 	movhi	r2,385
 1807964:	10a52c04 	addi	r2,r2,-27472
 1807968:	18bff62e 	bgeu	r3,r2,1807944 <_do_ctors+0x28>
        (*ctor) (); 
}
 180796c:	e037883a 	mov	sp,fp
 1807970:	dfc00117 	ldw	ra,4(sp)
 1807974:	df000017 	ldw	fp,0(sp)
 1807978:	dec00204 	addi	sp,sp,8
 180797c:	f800283a 	ret

01807980 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 1807980:	defffd04 	addi	sp,sp,-12
 1807984:	dfc00215 	stw	ra,8(sp)
 1807988:	df000115 	stw	fp,4(sp)
 180798c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 1807990:	00bfff04 	movi	r2,-4
 1807994:	00c06074 	movhi	r3,385
 1807998:	18e52d04 	addi	r3,r3,-27468
 180799c:	1885883a 	add	r2,r3,r2
 18079a0:	e0bfff15 	stw	r2,-4(fp)
 18079a4:	00000606 	br	18079c0 <_do_dtors+0x40>
        (*dtor) (); 
 18079a8:	e0bfff17 	ldw	r2,-4(fp)
 18079ac:	10800017 	ldw	r2,0(r2)
 18079b0:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 18079b4:	e0bfff17 	ldw	r2,-4(fp)
 18079b8:	10bfff04 	addi	r2,r2,-4
 18079bc:	e0bfff15 	stw	r2,-4(fp)
 18079c0:	e0ffff17 	ldw	r3,-4(fp)
 18079c4:	00806074 	movhi	r2,385
 18079c8:	10a52d04 	addi	r2,r2,-27468
 18079cc:	18bff62e 	bgeu	r3,r2,18079a8 <_do_dtors+0x28>
        (*dtor) (); 
}
 18079d0:	e037883a 	mov	sp,fp
 18079d4:	dfc00117 	ldw	ra,4(sp)
 18079d8:	df000017 	ldw	fp,0(sp)
 18079dc:	dec00204 	addi	sp,sp,8
 18079e0:	f800283a 	ret

018079e4 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
 18079e4:	defffb04 	addi	sp,sp,-20
 18079e8:	dfc00415 	stw	ra,16(sp)
 18079ec:	df000315 	stw	fp,12(sp)
 18079f0:	df000304 	addi	fp,sp,12
 18079f4:	e13ffe15 	stw	r4,-8(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
 18079f8:	e13ffe17 	ldw	r4,-8(fp)
 18079fc:	d1600c04 	addi	r5,gp,-32720
 1807a00:	1808d600 	call	1808d60 <alt_find_dev>
 1807a04:	e0bffd15 	stw	r2,-12(fp)

  if ((dev) && dev->open)
 1807a08:	e0bffd17 	ldw	r2,-12(fp)
 1807a0c:	1005003a 	cmpeq	r2,r2,zero
 1807a10:	10000b1e 	bne	r2,zero,1807a40 <alt_flash_open_dev+0x5c>
 1807a14:	e0bffd17 	ldw	r2,-12(fp)
 1807a18:	10800317 	ldw	r2,12(r2)
 1807a1c:	1005003a 	cmpeq	r2,r2,zero
 1807a20:	1000071e 	bne	r2,zero,1807a40 <alt_flash_open_dev+0x5c>
  {
    return dev->open(dev, name);
 1807a24:	e0bffd17 	ldw	r2,-12(fp)
 1807a28:	10800317 	ldw	r2,12(r2)
 1807a2c:	e13ffd17 	ldw	r4,-12(fp)
 1807a30:	e17ffe17 	ldw	r5,-8(fp)
 1807a34:	103ee83a 	callr	r2
 1807a38:	e0bfff15 	stw	r2,-4(fp)
 1807a3c:	00000206 	br	1807a48 <alt_flash_open_dev+0x64>
  }

  return dev;
 1807a40:	e0bffd17 	ldw	r2,-12(fp)
 1807a44:	e0bfff15 	stw	r2,-4(fp)
 1807a48:	e0bfff17 	ldw	r2,-4(fp)
}
 1807a4c:	e037883a 	mov	sp,fp
 1807a50:	dfc00117 	ldw	ra,4(sp)
 1807a54:	df000017 	ldw	fp,0(sp)
 1807a58:	dec00204 	addi	sp,sp,8
 1807a5c:	f800283a 	ret

01807a60 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
 1807a60:	defffd04 	addi	sp,sp,-12
 1807a64:	dfc00215 	stw	ra,8(sp)
 1807a68:	df000115 	stw	fp,4(sp)
 1807a6c:	df000104 	addi	fp,sp,4
 1807a70:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
 1807a74:	e0bfff17 	ldw	r2,-4(fp)
 1807a78:	1005003a 	cmpeq	r2,r2,zero
 1807a7c:	1000081e 	bne	r2,zero,1807aa0 <alt_flash_close_dev+0x40>
 1807a80:	e0bfff17 	ldw	r2,-4(fp)
 1807a84:	10800417 	ldw	r2,16(r2)
 1807a88:	1005003a 	cmpeq	r2,r2,zero
 1807a8c:	1000041e 	bne	r2,zero,1807aa0 <alt_flash_close_dev+0x40>
  {
    fd->close(fd);
 1807a90:	e0bfff17 	ldw	r2,-4(fp)
 1807a94:	10800417 	ldw	r2,16(r2)
 1807a98:	e13fff17 	ldw	r4,-4(fp)
 1807a9c:	103ee83a 	callr	r2
  }
  return;
}
 1807aa0:	e037883a 	mov	sp,fp
 1807aa4:	dfc00117 	ldw	ra,4(sp)
 1807aa8:	df000017 	ldw	fp,0(sp)
 1807aac:	dec00204 	addi	sp,sp,8
 1807ab0:	f800283a 	ret

01807ab4 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 1807ab4:	defff904 	addi	sp,sp,-28
 1807ab8:	dfc00615 	stw	ra,24(sp)
 1807abc:	df000515 	stw	fp,20(sp)
 1807ac0:	df000504 	addi	fp,sp,20
 1807ac4:	e13ffc15 	stw	r4,-16(fp)
 1807ac8:	e17ffd15 	stw	r5,-12(fp)
 1807acc:	e1bffe15 	stw	r6,-8(fp)
 1807ad0:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 1807ad4:	e0800217 	ldw	r2,8(fp)
 1807ad8:	d8800015 	stw	r2,0(sp)
 1807adc:	e13ffc17 	ldw	r4,-16(fp)
 1807ae0:	e17ffd17 	ldw	r5,-12(fp)
 1807ae4:	e1bffe17 	ldw	r6,-8(fp)
 1807ae8:	e1ffff17 	ldw	r7,-4(fp)
 1807aec:	1807c880 	call	1807c88 <alt_iic_isr_register>
}  
 1807af0:	e037883a 	mov	sp,fp
 1807af4:	dfc00117 	ldw	ra,4(sp)
 1807af8:	df000017 	ldw	fp,0(sp)
 1807afc:	dec00204 	addi	sp,sp,8
 1807b00:	f800283a 	ret

01807b04 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 1807b04:	defff904 	addi	sp,sp,-28
 1807b08:	df000615 	stw	fp,24(sp)
 1807b0c:	df000604 	addi	fp,sp,24
 1807b10:	e13ffe15 	stw	r4,-8(fp)
 1807b14:	e17fff15 	stw	r5,-4(fp)
 1807b18:	e0bfff17 	ldw	r2,-4(fp)
 1807b1c:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1807b20:	0005303a 	rdctl	r2,status
 1807b24:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1807b28:	e0fffb17 	ldw	r3,-20(fp)
 1807b2c:	00bfff84 	movi	r2,-2
 1807b30:	1884703a 	and	r2,r3,r2
 1807b34:	1001703a 	wrctl	status,r2
  
  return context;
 1807b38:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 1807b3c:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
 1807b40:	e0fffc17 	ldw	r3,-16(fp)
 1807b44:	00800044 	movi	r2,1
 1807b48:	10c4983a 	sll	r2,r2,r3
 1807b4c:	1007883a 	mov	r3,r2
 1807b50:	00806074 	movhi	r2,385
 1807b54:	10ad3604 	addi	r2,r2,-19240
 1807b58:	10800017 	ldw	r2,0(r2)
 1807b5c:	1886b03a 	or	r3,r3,r2
 1807b60:	00806074 	movhi	r2,385
 1807b64:	10ad3604 	addi	r2,r2,-19240
 1807b68:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 1807b6c:	00806074 	movhi	r2,385
 1807b70:	10ad3604 	addi	r2,r2,-19240
 1807b74:	10800017 	ldw	r2,0(r2)
 1807b78:	100170fa 	wrctl	ienable,r2
 1807b7c:	e0bffd17 	ldw	r2,-12(fp)
 1807b80:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1807b84:	e0bffa17 	ldw	r2,-24(fp)
 1807b88:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 1807b8c:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
 1807b90:	e037883a 	mov	sp,fp
 1807b94:	df000017 	ldw	fp,0(sp)
 1807b98:	dec00104 	addi	sp,sp,4
 1807b9c:	f800283a 	ret

01807ba0 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 1807ba0:	defff904 	addi	sp,sp,-28
 1807ba4:	df000615 	stw	fp,24(sp)
 1807ba8:	df000604 	addi	fp,sp,24
 1807bac:	e13ffe15 	stw	r4,-8(fp)
 1807bb0:	e17fff15 	stw	r5,-4(fp)
 1807bb4:	e0bfff17 	ldw	r2,-4(fp)
 1807bb8:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1807bbc:	0005303a 	rdctl	r2,status
 1807bc0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1807bc4:	e0fffb17 	ldw	r3,-20(fp)
 1807bc8:	00bfff84 	movi	r2,-2
 1807bcc:	1884703a 	and	r2,r3,r2
 1807bd0:	1001703a 	wrctl	status,r2
  
  return context;
 1807bd4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 1807bd8:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
 1807bdc:	e0fffc17 	ldw	r3,-16(fp)
 1807be0:	00800044 	movi	r2,1
 1807be4:	10c4983a 	sll	r2,r2,r3
 1807be8:	0084303a 	nor	r2,zero,r2
 1807bec:	1007883a 	mov	r3,r2
 1807bf0:	00806074 	movhi	r2,385
 1807bf4:	10ad3604 	addi	r2,r2,-19240
 1807bf8:	10800017 	ldw	r2,0(r2)
 1807bfc:	1886703a 	and	r3,r3,r2
 1807c00:	00806074 	movhi	r2,385
 1807c04:	10ad3604 	addi	r2,r2,-19240
 1807c08:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 1807c0c:	00806074 	movhi	r2,385
 1807c10:	10ad3604 	addi	r2,r2,-19240
 1807c14:	10800017 	ldw	r2,0(r2)
 1807c18:	100170fa 	wrctl	ienable,r2
 1807c1c:	e0bffd17 	ldw	r2,-12(fp)
 1807c20:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1807c24:	e0bffa17 	ldw	r2,-24(fp)
 1807c28:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 1807c2c:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
 1807c30:	e037883a 	mov	sp,fp
 1807c34:	df000017 	ldw	fp,0(sp)
 1807c38:	dec00104 	addi	sp,sp,4
 1807c3c:	f800283a 	ret

01807c40 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 1807c40:	defffc04 	addi	sp,sp,-16
 1807c44:	df000315 	stw	fp,12(sp)
 1807c48:	df000304 	addi	fp,sp,12
 1807c4c:	e13ffe15 	stw	r4,-8(fp)
 1807c50:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 1807c54:	000530fa 	rdctl	r2,ienable
 1807c58:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 1807c5c:	e0ffff17 	ldw	r3,-4(fp)
 1807c60:	00800044 	movi	r2,1
 1807c64:	10c4983a 	sll	r2,r2,r3
 1807c68:	1007883a 	mov	r3,r2
 1807c6c:	e0bffd17 	ldw	r2,-12(fp)
 1807c70:	1884703a 	and	r2,r3,r2
 1807c74:	1004c03a 	cmpne	r2,r2,zero
}
 1807c78:	e037883a 	mov	sp,fp
 1807c7c:	df000017 	ldw	fp,0(sp)
 1807c80:	dec00104 	addi	sp,sp,4
 1807c84:	f800283a 	ret

01807c88 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 1807c88:	defff404 	addi	sp,sp,-48
 1807c8c:	dfc00b15 	stw	ra,44(sp)
 1807c90:	df000a15 	stw	fp,40(sp)
 1807c94:	df000a04 	addi	fp,sp,40
 1807c98:	e13ffb15 	stw	r4,-20(fp)
 1807c9c:	e17ffc15 	stw	r5,-16(fp)
 1807ca0:	e1bffd15 	stw	r6,-12(fp)
 1807ca4:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
 1807ca8:	00bffa84 	movi	r2,-22
 1807cac:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 1807cb0:	e0bffc17 	ldw	r2,-16(fp)
 1807cb4:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 1807cb8:	e0bff917 	ldw	r2,-28(fp)
 1807cbc:	10800808 	cmpgei	r2,r2,32
 1807cc0:	1000291e 	bne	r2,zero,1807d68 <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1807cc4:	0005303a 	rdctl	r2,status
 1807cc8:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1807ccc:	e0fff717 	ldw	r3,-36(fp)
 1807cd0:	00bfff84 	movi	r2,-2
 1807cd4:	1884703a 	and	r2,r3,r2
 1807cd8:	1001703a 	wrctl	status,r2
  
  return context;
 1807cdc:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 1807ce0:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
 1807ce4:	e0bff917 	ldw	r2,-28(fp)
 1807ce8:	00c06074 	movhi	r3,385
 1807cec:	18ed4404 	addi	r3,r3,-19184
 1807cf0:	100490fa 	slli	r2,r2,3
 1807cf4:	10c7883a 	add	r3,r2,r3
 1807cf8:	e0bffd17 	ldw	r2,-12(fp)
 1807cfc:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
 1807d00:	e0bff917 	ldw	r2,-28(fp)
 1807d04:	00c06074 	movhi	r3,385
 1807d08:	18ed4404 	addi	r3,r3,-19184
 1807d0c:	100490fa 	slli	r2,r2,3
 1807d10:	10c5883a 	add	r2,r2,r3
 1807d14:	10c00104 	addi	r3,r2,4
 1807d18:	e0bffe17 	ldw	r2,-8(fp)
 1807d1c:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 1807d20:	e0bffd17 	ldw	r2,-12(fp)
 1807d24:	1005003a 	cmpeq	r2,r2,zero
 1807d28:	1000051e 	bne	r2,zero,1807d40 <alt_iic_isr_register+0xb8>
 1807d2c:	e17ff917 	ldw	r5,-28(fp)
 1807d30:	e13ffb17 	ldw	r4,-20(fp)
 1807d34:	1807b040 	call	1807b04 <alt_ic_irq_enable>
 1807d38:	e0bfff15 	stw	r2,-4(fp)
 1807d3c:	00000406 	br	1807d50 <alt_iic_isr_register+0xc8>
 1807d40:	e17ff917 	ldw	r5,-28(fp)
 1807d44:	e13ffb17 	ldw	r4,-20(fp)
 1807d48:	1807ba00 	call	1807ba0 <alt_ic_irq_disable>
 1807d4c:	e0bfff15 	stw	r2,-4(fp)
 1807d50:	e0bfff17 	ldw	r2,-4(fp)
 1807d54:	e0bffa15 	stw	r2,-24(fp)
 1807d58:	e0bff817 	ldw	r2,-32(fp)
 1807d5c:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1807d60:	e0bff617 	ldw	r2,-40(fp)
 1807d64:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 1807d68:	e0bffa17 	ldw	r2,-24(fp)
}
 1807d6c:	e037883a 	mov	sp,fp
 1807d70:	dfc00117 	ldw	ra,4(sp)
 1807d74:	df000017 	ldw	fp,0(sp)
 1807d78:	dec00204 	addi	sp,sp,8
 1807d7c:	f800283a 	ret

01807d80 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 1807d80:	defff904 	addi	sp,sp,-28
 1807d84:	dfc00615 	stw	ra,24(sp)
 1807d88:	df000515 	stw	fp,20(sp)
 1807d8c:	df000504 	addi	fp,sp,20
 1807d90:	e13ffc15 	stw	r4,-16(fp)
 1807d94:	e17ffd15 	stw	r5,-12(fp)
 1807d98:	e1bffe15 	stw	r6,-8(fp)
 1807d9c:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
 1807da0:	e13ffd17 	ldw	r4,-12(fp)
 1807da4:	e17ffe17 	ldw	r5,-8(fp)
 1807da8:	e1bfff17 	ldw	r6,-4(fp)
 1807dac:	1807f980 	call	1807f98 <open>
 1807db0:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
 1807db4:	e0bffb17 	ldw	r2,-20(fp)
 1807db8:	1004803a 	cmplt	r2,r2,zero
 1807dbc:	10001c1e 	bne	r2,zero,1807e30 <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
 1807dc0:	e0bffb17 	ldw	r2,-20(fp)
 1807dc4:	00c06074 	movhi	r3,385
 1807dc8:	18e7f604 	addi	r3,r3,-24616
 1807dcc:	10800324 	muli	r2,r2,12
 1807dd0:	10c5883a 	add	r2,r2,r3
 1807dd4:	10c00017 	ldw	r3,0(r2)
 1807dd8:	e0bffc17 	ldw	r2,-16(fp)
 1807ddc:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 1807de0:	e0bffb17 	ldw	r2,-20(fp)
 1807de4:	00c06074 	movhi	r3,385
 1807de8:	18e7f604 	addi	r3,r3,-24616
 1807dec:	10800324 	muli	r2,r2,12
 1807df0:	10c5883a 	add	r2,r2,r3
 1807df4:	10800104 	addi	r2,r2,4
 1807df8:	10c00017 	ldw	r3,0(r2)
 1807dfc:	e0bffc17 	ldw	r2,-16(fp)
 1807e00:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 1807e04:	e0bffb17 	ldw	r2,-20(fp)
 1807e08:	00c06074 	movhi	r3,385
 1807e0c:	18e7f604 	addi	r3,r3,-24616
 1807e10:	10800324 	muli	r2,r2,12
 1807e14:	10c5883a 	add	r2,r2,r3
 1807e18:	10800204 	addi	r2,r2,8
 1807e1c:	10c00017 	ldw	r3,0(r2)
 1807e20:	e0bffc17 	ldw	r2,-16(fp)
 1807e24:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 1807e28:	e13ffb17 	ldw	r4,-20(fp)
 1807e2c:	18030e40 	call	18030e4 <alt_release_fd>
  }
} 
 1807e30:	e037883a 	mov	sp,fp
 1807e34:	dfc00117 	ldw	ra,4(sp)
 1807e38:	df000017 	ldw	fp,0(sp)
 1807e3c:	dec00204 	addi	sp,sp,8
 1807e40:	f800283a 	ret

01807e44 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 1807e44:	defffb04 	addi	sp,sp,-20
 1807e48:	dfc00415 	stw	ra,16(sp)
 1807e4c:	df000315 	stw	fp,12(sp)
 1807e50:	df000304 	addi	fp,sp,12
 1807e54:	e13ffd15 	stw	r4,-12(fp)
 1807e58:	e17ffe15 	stw	r5,-8(fp)
 1807e5c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 1807e60:	01006074 	movhi	r4,385
 1807e64:	2127f904 	addi	r4,r4,-24604
 1807e68:	e17ffd17 	ldw	r5,-12(fp)
 1807e6c:	01800044 	movi	r6,1
 1807e70:	01c07fc4 	movi	r7,511
 1807e74:	1807d800 	call	1807d80 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 1807e78:	01006074 	movhi	r4,385
 1807e7c:	2127f604 	addi	r4,r4,-24616
 1807e80:	e17ffe17 	ldw	r5,-8(fp)
 1807e84:	000d883a 	mov	r6,zero
 1807e88:	01c07fc4 	movi	r7,511
 1807e8c:	1807d800 	call	1807d80 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 1807e90:	01006074 	movhi	r4,385
 1807e94:	2127fc04 	addi	r4,r4,-24592
 1807e98:	e17fff17 	ldw	r5,-4(fp)
 1807e9c:	01800044 	movi	r6,1
 1807ea0:	01c07fc4 	movi	r7,511
 1807ea4:	1807d800 	call	1807d80 <alt_open_fd>
}  
 1807ea8:	e037883a 	mov	sp,fp
 1807eac:	dfc00117 	ldw	ra,4(sp)
 1807eb0:	df000017 	ldw	fp,0(sp)
 1807eb4:	dec00204 	addi	sp,sp,8
 1807eb8:	f800283a 	ret

01807ebc <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 1807ebc:	defffc04 	addi	sp,sp,-16
 1807ec0:	df000315 	stw	fp,12(sp)
 1807ec4:	df000304 	addi	fp,sp,12
 1807ec8:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 1807ecc:	e0bffe17 	ldw	r2,-8(fp)
 1807ed0:	10800217 	ldw	r2,8(r2)
 1807ed4:	10d00034 	orhi	r3,r2,16384
 1807ed8:	e0bffe17 	ldw	r2,-8(fp)
 1807edc:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 1807ee0:	e03ffd15 	stw	zero,-12(fp)
 1807ee4:	00002006 	br	1807f68 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 1807ee8:	e0bffd17 	ldw	r2,-12(fp)
 1807eec:	00c06074 	movhi	r3,385
 1807ef0:	18e7f604 	addi	r3,r3,-24616
 1807ef4:	10800324 	muli	r2,r2,12
 1807ef8:	10c5883a 	add	r2,r2,r3
 1807efc:	10c00017 	ldw	r3,0(r2)
 1807f00:	e0bffe17 	ldw	r2,-8(fp)
 1807f04:	10800017 	ldw	r2,0(r2)
 1807f08:	1880141e 	bne	r3,r2,1807f5c <alt_file_locked+0xa0>
 1807f0c:	e0bffd17 	ldw	r2,-12(fp)
 1807f10:	00c06074 	movhi	r3,385
 1807f14:	18e7f604 	addi	r3,r3,-24616
 1807f18:	10800324 	muli	r2,r2,12
 1807f1c:	10c5883a 	add	r2,r2,r3
 1807f20:	10800204 	addi	r2,r2,8
 1807f24:	10800017 	ldw	r2,0(r2)
 1807f28:	1004403a 	cmpge	r2,r2,zero
 1807f2c:	10000b1e 	bne	r2,zero,1807f5c <alt_file_locked+0xa0>
 1807f30:	e0bffd17 	ldw	r2,-12(fp)
 1807f34:	10800324 	muli	r2,r2,12
 1807f38:	1007883a 	mov	r3,r2
 1807f3c:	00806074 	movhi	r2,385
 1807f40:	10a7f604 	addi	r2,r2,-24616
 1807f44:	1887883a 	add	r3,r3,r2
 1807f48:	e0bffe17 	ldw	r2,-8(fp)
 1807f4c:	18800326 	beq	r3,r2,1807f5c <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 1807f50:	00bffcc4 	movi	r2,-13
 1807f54:	e0bfff15 	stw	r2,-4(fp)
 1807f58:	00000a06 	br	1807f84 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 1807f5c:	e0bffd17 	ldw	r2,-12(fp)
 1807f60:	10800044 	addi	r2,r2,1
 1807f64:	e0bffd15 	stw	r2,-12(fp)
 1807f68:	00806074 	movhi	r2,385
 1807f6c:	10ad2504 	addi	r2,r2,-19308
 1807f70:	10800017 	ldw	r2,0(r2)
 1807f74:	1007883a 	mov	r3,r2
 1807f78:	e0bffd17 	ldw	r2,-12(fp)
 1807f7c:	18bfda2e 	bgeu	r3,r2,1807ee8 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 1807f80:	e03fff15 	stw	zero,-4(fp)
 1807f84:	e0bfff17 	ldw	r2,-4(fp)
}
 1807f88:	e037883a 	mov	sp,fp
 1807f8c:	df000017 	ldw	fp,0(sp)
 1807f90:	dec00104 	addi	sp,sp,4
 1807f94:	f800283a 	ret

01807f98 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 1807f98:	defff404 	addi	sp,sp,-48
 1807f9c:	dfc00b15 	stw	ra,44(sp)
 1807fa0:	df000a15 	stw	fp,40(sp)
 1807fa4:	df000a04 	addi	fp,sp,40
 1807fa8:	e13ffb15 	stw	r4,-20(fp)
 1807fac:	e17ffc15 	stw	r5,-16(fp)
 1807fb0:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 1807fb4:	00bfffc4 	movi	r2,-1
 1807fb8:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
 1807fbc:	00bffb44 	movi	r2,-19
 1807fc0:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
 1807fc4:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 1807fc8:	e13ffb17 	ldw	r4,-20(fp)
 1807fcc:	01406074 	movhi	r5,385
 1807fd0:	296d2304 	addi	r5,r5,-19316
 1807fd4:	1808d600 	call	1808d60 <alt_find_dev>
 1807fd8:	e0bffa15 	stw	r2,-24(fp)
 1807fdc:	e0bffa17 	ldw	r2,-24(fp)
 1807fe0:	1004c03a 	cmpne	r2,r2,zero
 1807fe4:	1000051e 	bne	r2,zero,1807ffc <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 1807fe8:	e13ffb17 	ldw	r4,-20(fp)
 1807fec:	1808df40 	call	1808df4 <alt_find_file>
 1807ff0:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
 1807ff4:	00800044 	movi	r2,1
 1807ff8:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 1807ffc:	e0bffa17 	ldw	r2,-24(fp)
 1808000:	1005003a 	cmpeq	r2,r2,zero
 1808004:	1000301e 	bne	r2,zero,18080c8 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
 1808008:	e13ffa17 	ldw	r4,-24(fp)
 180800c:	1808f140 	call	1808f14 <alt_get_fd>
 1808010:	e0bff815 	stw	r2,-32(fp)
 1808014:	e0bff817 	ldw	r2,-32(fp)
 1808018:	1004403a 	cmpge	r2,r2,zero
 180801c:	1000031e 	bne	r2,zero,180802c <open+0x94>
    {
      status = index;
 1808020:	e0bff817 	ldw	r2,-32(fp)
 1808024:	e0bff715 	stw	r2,-36(fp)
 1808028:	00002906 	br	18080d0 <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
 180802c:	e0bff817 	ldw	r2,-32(fp)
 1808030:	10800324 	muli	r2,r2,12
 1808034:	1007883a 	mov	r3,r2
 1808038:	00806074 	movhi	r2,385
 180803c:	10a7f604 	addi	r2,r2,-24616
 1808040:	1885883a 	add	r2,r3,r2
 1808044:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 1808048:	e0fffc17 	ldw	r3,-16(fp)
 180804c:	00900034 	movhi	r2,16384
 1808050:	10bfffc4 	addi	r2,r2,-1
 1808054:	1886703a 	and	r3,r3,r2
 1808058:	e0bff917 	ldw	r2,-28(fp)
 180805c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 1808060:	e0bff617 	ldw	r2,-40(fp)
 1808064:	1004c03a 	cmpne	r2,r2,zero
 1808068:	1000061e 	bne	r2,zero,1808084 <open+0xec>
 180806c:	e13ff917 	ldw	r4,-28(fp)
 1808070:	1807ebc0 	call	1807ebc <alt_file_locked>
 1808074:	e0bff715 	stw	r2,-36(fp)
 1808078:	e0bff717 	ldw	r2,-36(fp)
 180807c:	1004803a 	cmplt	r2,r2,zero
 1808080:	1000131e 	bne	r2,zero,18080d0 <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 1808084:	e0bffa17 	ldw	r2,-24(fp)
 1808088:	10800317 	ldw	r2,12(r2)
 180808c:	1005003a 	cmpeq	r2,r2,zero
 1808090:	1000091e 	bne	r2,zero,18080b8 <open+0x120>
 1808094:	e0bffa17 	ldw	r2,-24(fp)
 1808098:	10800317 	ldw	r2,12(r2)
 180809c:	e13ff917 	ldw	r4,-28(fp)
 18080a0:	e17ffb17 	ldw	r5,-20(fp)
 18080a4:	e1bffc17 	ldw	r6,-16(fp)
 18080a8:	e1fffd17 	ldw	r7,-12(fp)
 18080ac:	103ee83a 	callr	r2
 18080b0:	e0bfff15 	stw	r2,-4(fp)
 18080b4:	00000106 	br	18080bc <open+0x124>
 18080b8:	e03fff15 	stw	zero,-4(fp)
 18080bc:	e0bfff17 	ldw	r2,-4(fp)
 18080c0:	e0bff715 	stw	r2,-36(fp)
 18080c4:	00000206 	br	18080d0 <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
 18080c8:	00bffb44 	movi	r2,-19
 18080cc:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 18080d0:	e0bff717 	ldw	r2,-36(fp)
 18080d4:	1004403a 	cmpge	r2,r2,zero
 18080d8:	1000091e 	bne	r2,zero,1808100 <open+0x168>
  {
    alt_release_fd (index);  
 18080dc:	e13ff817 	ldw	r4,-32(fp)
 18080e0:	18030e40 	call	18030e4 <alt_release_fd>
    ALT_ERRNO = -status;
 18080e4:	18081200 	call	1808120 <alt_get_errno>
 18080e8:	e0fff717 	ldw	r3,-36(fp)
 18080ec:	00c7c83a 	sub	r3,zero,r3
 18080f0:	10c00015 	stw	r3,0(r2)
    return -1;
 18080f4:	00bfffc4 	movi	r2,-1
 18080f8:	e0bffe15 	stw	r2,-8(fp)
 18080fc:	00000206 	br	1808108 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
 1808100:	e0bff817 	ldw	r2,-32(fp)
 1808104:	e0bffe15 	stw	r2,-8(fp)
 1808108:	e0bffe17 	ldw	r2,-8(fp)
}
 180810c:	e037883a 	mov	sp,fp
 1808110:	dfc00117 	ldw	ra,4(sp)
 1808114:	df000017 	ldw	fp,0(sp)
 1808118:	dec00204 	addi	sp,sp,8
 180811c:	f800283a 	ret

01808120 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 1808120:	defffd04 	addi	sp,sp,-12
 1808124:	dfc00215 	stw	ra,8(sp)
 1808128:	df000115 	stw	fp,4(sp)
 180812c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 1808130:	00806074 	movhi	r2,385
 1808134:	10ad2604 	addi	r2,r2,-19304
 1808138:	10800017 	ldw	r2,0(r2)
 180813c:	1005003a 	cmpeq	r2,r2,zero
 1808140:	1000061e 	bne	r2,zero,180815c <alt_get_errno+0x3c>
 1808144:	00806074 	movhi	r2,385
 1808148:	10ad2604 	addi	r2,r2,-19304
 180814c:	10800017 	ldw	r2,0(r2)
 1808150:	103ee83a 	callr	r2
 1808154:	e0bfff15 	stw	r2,-4(fp)
 1808158:	00000306 	br	1808168 <alt_get_errno+0x48>
 180815c:	00806074 	movhi	r2,385
 1808160:	10ad3204 	addi	r2,r2,-19256
 1808164:	e0bfff15 	stw	r2,-4(fp)
 1808168:	e0bfff17 	ldw	r2,-4(fp)
}
 180816c:	e037883a 	mov	sp,fp
 1808170:	dfc00117 	ldw	ra,4(sp)
 1808174:	df000017 	ldw	fp,0(sp)
 1808178:	dec00204 	addi	sp,sp,8
 180817c:	f800283a 	ret

01808180 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 1808180:	defffa04 	addi	sp,sp,-24
 1808184:	df000515 	stw	fp,20(sp)
 1808188:	df000504 	addi	fp,sp,20
 180818c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1808190:	0005303a 	rdctl	r2,status
 1808194:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1808198:	e0fffd17 	ldw	r3,-12(fp)
 180819c:	00bfff84 	movi	r2,-2
 18081a0:	1884703a 	and	r2,r3,r2
 18081a4:	1001703a 	wrctl	status,r2
  
  return context;
 18081a8:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 18081ac:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
 18081b0:	e0bfff17 	ldw	r2,-4(fp)
 18081b4:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 18081b8:	e0bffc17 	ldw	r2,-16(fp)
 18081bc:	10c00017 	ldw	r3,0(r2)
 18081c0:	e0bffc17 	ldw	r2,-16(fp)
 18081c4:	10800117 	ldw	r2,4(r2)
 18081c8:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
 18081cc:	e0bffc17 	ldw	r2,-16(fp)
 18081d0:	10c00117 	ldw	r3,4(r2)
 18081d4:	e0bffc17 	ldw	r2,-16(fp)
 18081d8:	10800017 	ldw	r2,0(r2)
 18081dc:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 18081e0:	e0fffc17 	ldw	r3,-16(fp)
 18081e4:	e0bffc17 	ldw	r2,-16(fp)
 18081e8:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
 18081ec:	e0fffc17 	ldw	r3,-16(fp)
 18081f0:	e0bffc17 	ldw	r2,-16(fp)
 18081f4:	18800015 	stw	r2,0(r3)
 18081f8:	e0bffe17 	ldw	r2,-8(fp)
 18081fc:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1808200:	e0bffb17 	ldw	r2,-20(fp)
 1808204:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 1808208:	e037883a 	mov	sp,fp
 180820c:	df000017 	ldw	fp,0(sp)
 1808210:	dec00104 	addi	sp,sp,4
 1808214:	f800283a 	ret

01808218 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 1808218:	defffb04 	addi	sp,sp,-20
 180821c:	dfc00415 	stw	ra,16(sp)
 1808220:	df000315 	stw	fp,12(sp)
 1808224:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 1808228:	d0a00f17 	ldw	r2,-32708(gp)
 180822c:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 1808230:	d0a01b17 	ldw	r2,-32660(gp)
 1808234:	10800044 	addi	r2,r2,1
 1808238:	d0a01b15 	stw	r2,-32660(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 180823c:	00003106 	br	1808304 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
 1808240:	e0bffe17 	ldw	r2,-8(fp)
 1808244:	10800017 	ldw	r2,0(r2)
 1808248:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 180824c:	e0bffe17 	ldw	r2,-8(fp)
 1808250:	10800403 	ldbu	r2,16(r2)
 1808254:	10803fcc 	andi	r2,r2,255
 1808258:	1005003a 	cmpeq	r2,r2,zero
 180825c:	1000051e 	bne	r2,zero,1808274 <alt_tick+0x5c>
 1808260:	d0a01b17 	ldw	r2,-32660(gp)
 1808264:	1004c03a 	cmpne	r2,r2,zero
 1808268:	1000021e 	bne	r2,zero,1808274 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
 180826c:	e0bffe17 	ldw	r2,-8(fp)
 1808270:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 1808274:	e0bffe17 	ldw	r2,-8(fp)
 1808278:	10c00217 	ldw	r3,8(r2)
 180827c:	d0a01b17 	ldw	r2,-32660(gp)
 1808280:	10c01e36 	bltu	r2,r3,18082fc <alt_tick+0xe4>
 1808284:	e0bffe17 	ldw	r2,-8(fp)
 1808288:	10800403 	ldbu	r2,16(r2)
 180828c:	10803fcc 	andi	r2,r2,255
 1808290:	1004c03a 	cmpne	r2,r2,zero
 1808294:	1000191e 	bne	r2,zero,18082fc <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
 1808298:	e0bffe17 	ldw	r2,-8(fp)
 180829c:	10c00317 	ldw	r3,12(r2)
 18082a0:	e0bffe17 	ldw	r2,-8(fp)
 18082a4:	11000517 	ldw	r4,20(r2)
 18082a8:	183ee83a 	callr	r3
 18082ac:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 18082b0:	e0bffd17 	ldw	r2,-12(fp)
 18082b4:	1004c03a 	cmpne	r2,r2,zero
 18082b8:	1000031e 	bne	r2,zero,18082c8 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
 18082bc:	e13ffe17 	ldw	r4,-8(fp)
 18082c0:	18081800 	call	1808180 <alt_alarm_stop>
 18082c4:	00000d06 	br	18082fc <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
 18082c8:	e0bffe17 	ldw	r2,-8(fp)
 18082cc:	10c00217 	ldw	r3,8(r2)
 18082d0:	e0bffd17 	ldw	r2,-12(fp)
 18082d4:	1887883a 	add	r3,r3,r2
 18082d8:	e0bffe17 	ldw	r2,-8(fp)
 18082dc:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 18082e0:	e0bffe17 	ldw	r2,-8(fp)
 18082e4:	10c00217 	ldw	r3,8(r2)
 18082e8:	d0a01b17 	ldw	r2,-32660(gp)
 18082ec:	1880032e 	bgeu	r3,r2,18082fc <alt_tick+0xe4>
        {
          alarm->rollover = 1;
 18082f0:	e0fffe17 	ldw	r3,-8(fp)
 18082f4:	00800044 	movi	r2,1
 18082f8:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
 18082fc:	e0bfff17 	ldw	r2,-4(fp)
 1808300:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 1808304:	d0e00f04 	addi	r3,gp,-32708
 1808308:	e0bffe17 	ldw	r2,-8(fp)
 180830c:	10ffcc1e 	bne	r2,r3,1808240 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
 1808310:	e037883a 	mov	sp,fp
 1808314:	dfc00117 	ldw	ra,4(sp)
 1808318:	df000017 	ldw	fp,0(sp)
 180831c:	dec00204 	addi	sp,sp,8
 1808320:	f800283a 	ret

01808324 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
 1808324:	defffd04 	addi	sp,sp,-12
 1808328:	dfc00215 	stw	ra,8(sp)
 180832c:	df000115 	stw	fp,4(sp)
 1808330:	df000104 	addi	fp,sp,4
 1808334:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
 1808338:	e13fff17 	ldw	r4,-4(fp)
 180833c:	1808c340 	call	1808c34 <alt_busy_sleep>
}
 1808340:	e037883a 	mov	sp,fp
 1808344:	dfc00117 	ldw	ra,4(sp)
 1808348:	df000017 	ldw	fp,0(sp)
 180834c:	dec00204 	addi	sp,sp,8
 1808350:	f800283a 	ret

01808354 <altera_nios2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_irq_init(void) 
{
 1808354:	deffff04 	addi	sp,sp,-4
 1808358:	df000015 	stw	fp,0(sp)
 180835c:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 1808360:	000170fa 	wrctl	ienable,zero
}
 1808364:	e037883a 	mov	sp,fp
 1808368:	df000017 	ldw	fp,0(sp)
 180836c:	dec00104 	addi	sp,sp,4
 1808370:	f800283a 	ret

01808374 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
 1808374:	defff704 	addi	sp,sp,-36
 1808378:	dfc00815 	stw	ra,32(sp)
 180837c:	df000715 	stw	fp,28(sp)
 1808380:	df000704 	addi	fp,sp,28
 1808384:	e13ffc15 	stw	r4,-16(fp)
 1808388:	e17ffd15 	stw	r5,-12(fp)
 180838c:	e1bffe15 	stw	r6,-8(fp)
 1808390:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
 1808394:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
 1808398:	e0bffc17 	ldw	r2,-16(fp)
 180839c:	e0bffa15 	stw	r2,-24(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
 18083a0:	e1bfff17 	ldw	r6,-4(fp)
 18083a4:	00806074 	movhi	r2,385
 18083a8:	10a1c604 	addi	r2,r2,-30952
 18083ac:	d8800015 	stw	r2,0(sp)
 18083b0:	e13ffa17 	ldw	r4,-24(fp)
 18083b4:	e17ffe17 	ldw	r5,-8(fp)
 18083b8:	e1c00217 	ldw	r7,8(fp)
 18083bc:	1803a780 	call	1803a78 <alt_flash_program_block>
 18083c0:	e0bffb15 	stw	r2,-20(fp)
                                    alt_write_word_amd);
  return ret_code;
 18083c4:	e0bffb17 	ldw	r2,-20(fp)
}
 18083c8:	e037883a 	mov	sp,fp
 18083cc:	dfc00117 	ldw	ra,4(sp)
 18083d0:	df000017 	ldw	fp,0(sp)
 18083d4:	dec00204 	addi	sp,sp,8
 18083d8:	f800283a 	ret

018083dc <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
 18083dc:	defff804 	addi	sp,sp,-32
 18083e0:	dfc00715 	stw	ra,28(sp)
 18083e4:	df000615 	stw	fp,24(sp)
 18083e8:	df000604 	addi	fp,sp,24
 18083ec:	e13ffe15 	stw	r4,-8(fp)
 18083f0:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
 18083f4:	e03ffc15 	stw	zero,-16(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
 18083f8:	e0bffe17 	ldw	r2,-8(fp)
 18083fc:	e0bffa15 	stw	r2,-24(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
 1808400:	e0bffa17 	ldw	r2,-24(fp)
 1808404:	10c03317 	ldw	r3,204(r2)
 1808408:	e0bffa17 	ldw	r2,-24(fp)
 180840c:	11000a17 	ldw	r4,40(r2)
 1808410:	01415544 	movi	r5,1365
 1808414:	01802a84 	movi	r6,170
 1808418:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
 180841c:	e0bffa17 	ldw	r2,-24(fp)
 1808420:	10c03317 	ldw	r3,204(r2)
 1808424:	e0bffa17 	ldw	r2,-24(fp)
 1808428:	11000a17 	ldw	r4,40(r2)
 180842c:	0140aa84 	movi	r5,682
 1808430:	01801544 	movi	r6,85
 1808434:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
 1808438:	e0bffa17 	ldw	r2,-24(fp)
 180843c:	10c03317 	ldw	r3,204(r2)
 1808440:	e0bffa17 	ldw	r2,-24(fp)
 1808444:	11000a17 	ldw	r4,40(r2)
 1808448:	01415544 	movi	r5,1365
 180844c:	01802004 	movi	r6,128
 1808450:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
 1808454:	e0bffa17 	ldw	r2,-24(fp)
 1808458:	10c03317 	ldw	r3,204(r2)
 180845c:	e0bffa17 	ldw	r2,-24(fp)
 1808460:	11000a17 	ldw	r4,40(r2)
 1808464:	01415544 	movi	r5,1365
 1808468:	01802a84 	movi	r6,170
 180846c:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
 1808470:	e0bffa17 	ldw	r2,-24(fp)
 1808474:	10c03317 	ldw	r3,204(r2)
 1808478:	e0bffa17 	ldw	r2,-24(fp)
 180847c:	11000a17 	ldw	r4,40(r2)
 1808480:	0140aa84 	movi	r5,682
 1808484:	01801544 	movi	r6,85
 1808488:	183ee83a 	callr	r3

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
 180848c:	e0bffa17 	ldw	r2,-24(fp)
 1808490:	11803517 	ldw	r6,212(r2)
 1808494:	e0bffa17 	ldw	r2,-24(fp)
 1808498:	10800a17 	ldw	r2,40(r2)
 180849c:	1007883a 	mov	r3,r2
 18084a0:	e0bfff17 	ldw	r2,-4(fp)
 18084a4:	1889883a 	add	r4,r3,r2
 18084a8:	01400c04 	movi	r5,48
 18084ac:	303ee83a 	callr	r6

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
 18084b0:	0109c404 	movi	r4,10000
 18084b4:	18083240 	call	1808324 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
 18084b8:	00800c84 	movi	r2,50
 18084bc:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
 18084c0:	e0bffa17 	ldw	r2,-24(fp)
 18084c4:	10800a17 	ldw	r2,40(r2)
 18084c8:	1007883a 	mov	r3,r2
 18084cc:	e0bfff17 	ldw	r2,-4(fp)
 18084d0:	1885883a 	add	r2,r3,r2
 18084d4:	10800023 	ldbuio	r2,0(r2)
 18084d8:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
 18084dc:	0100fa04 	movi	r4,1000
 18084e0:	18083240 	call	1808324 <usleep>
    timeout--;
 18084e4:	e0bffb17 	ldw	r2,-20(fp)
 18084e8:	10bfffc4 	addi	r2,r2,-1
 18084ec:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
 18084f0:	e0bffd03 	ldbu	r2,-12(fp)
 18084f4:	10803fcc 	andi	r2,r2,255
 18084f8:	1080020c 	andi	r2,r2,8
 18084fc:	1004c03a 	cmpne	r2,r2,zero
 1808500:	1000031e 	bne	r2,zero,1808510 <alt_erase_block_amd+0x134>
 1808504:	e0bffb17 	ldw	r2,-20(fp)
 1808508:	10800048 	cmpgei	r2,r2,1
 180850c:	103fec1e 	bne	r2,zero,18084c0 <alt_erase_block_amd+0xe4>


  timeout = flash->erase_timeout;
 1808510:	e0bffa17 	ldw	r2,-24(fp)
 1808514:	10803117 	ldw	r2,196(r2)
 1808518:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
 180851c:	00001706 	br	180857c <alt_erase_block_amd+0x1a0>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
 1808520:	e0bffa17 	ldw	r2,-24(fp)
 1808524:	10800a17 	ldw	r2,40(r2)
 1808528:	1007883a 	mov	r3,r2
 180852c:	e0bfff17 	ldw	r2,-4(fp)
 1808530:	1885883a 	add	r2,r3,r2
 1808534:	10800023 	ldbuio	r2,0(r2)
 1808538:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
 180853c:	e0bffd03 	ldbu	r2,-12(fp)
 1808540:	10803fcc 	andi	r2,r2,255
 1808544:	1080201c 	xori	r2,r2,128
 1808548:	10bfe004 	addi	r2,r2,-128
 180854c:	1004803a 	cmplt	r2,r2,zero
 1808550:	10000d1e 	bne	r2,zero,1808588 <alt_erase_block_amd+0x1ac>
 1808554:	e0bffd03 	ldbu	r2,-12(fp)
 1808558:	10803fcc 	andi	r2,r2,255
 180855c:	1080080c 	andi	r2,r2,32
 1808560:	1004c03a 	cmpne	r2,r2,zero
 1808564:	1000081e 	bne	r2,zero,1808588 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
 1808568:	0100fa04 	movi	r4,1000
 180856c:	18083240 	call	1808324 <usleep>
    timeout -= 1000;
 1808570:	e0bffb17 	ldw	r2,-20(fp)
 1808574:	10bf0604 	addi	r2,r2,-1000
 1808578:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
 180857c:	e0bffb17 	ldw	r2,-20(fp)
 1808580:	10800048 	cmpgei	r2,r2,1
 1808584:	103fe61e 	bne	r2,zero,1808520 <alt_erase_block_amd+0x144>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
 1808588:	e0bffb17 	ldw	r2,-20(fp)
 180858c:	10800048 	cmpgei	r2,r2,1
 1808590:	1000031e 	bne	r2,zero,18085a0 <alt_erase_block_amd+0x1c4>
  {
    ret_code = -ETIMEDOUT;
 1808594:	00bfe304 	movi	r2,-116
 1808598:	e0bffc15 	stw	r2,-16(fp)
 180859c:	00000f06 	br	18085dc <alt_erase_block_amd+0x200>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
 18085a0:	e0bffa17 	ldw	r2,-24(fp)
 18085a4:	10800a17 	ldw	r2,40(r2)
 18085a8:	1007883a 	mov	r3,r2
 18085ac:	e0bfff17 	ldw	r2,-4(fp)
 18085b0:	1885883a 	add	r2,r3,r2
 18085b4:	10800023 	ldbuio	r2,0(r2)
 18085b8:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
 18085bc:	e0bffd03 	ldbu	r2,-12(fp)
 18085c0:	10803fcc 	andi	r2,r2,255
 18085c4:	1080201c 	xori	r2,r2,128
 18085c8:	10bfe004 	addi	r2,r2,-128
 18085cc:	1004803a 	cmplt	r2,r2,zero
 18085d0:	1000021e 	bne	r2,zero,18085dc <alt_erase_block_amd+0x200>
    {
      ret_code = -EIO;
 18085d4:	00bffec4 	movi	r2,-5
 18085d8:	e0bffc15 	stw	r2,-16(fp)
    }
  }    
  
  return ret_code;
 18085dc:	e0bffc17 	ldw	r2,-16(fp)
}
 18085e0:	e037883a 	mov	sp,fp
 18085e4:	dfc00117 	ldw	ra,4(sp)
 18085e8:	df000017 	ldw	fp,0(sp)
 18085ec:	dec00204 	addi	sp,sp,8
 18085f0:	f800283a 	ret

018085f4 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
 18085f4:	defff804 	addi	sp,sp,-32
 18085f8:	dfc00715 	stw	ra,28(sp)
 18085fc:	df000615 	stw	fp,24(sp)
 1808600:	df000604 	addi	fp,sp,24
 1808604:	e13ffd15 	stw	r4,-12(fp)
 1808608:	e17ffe15 	stw	r5,-8(fp)
 180860c:	e1bfff05 	stb	r6,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
 1808610:	e0bffd17 	ldw	r2,-12(fp)
 1808614:	10803017 	ldw	r2,192(r2)
 1808618:	10801924 	muli	r2,r2,100
 180861c:	e0bffb15 	stw	r2,-20(fp)
  int ret_code = 0;
 1808620:	e03ffa15 	stw	zero,-24(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
 1808624:	e0bffd17 	ldw	r2,-12(fp)
 1808628:	10800a17 	ldw	r2,40(r2)
 180862c:	1007883a 	mov	r3,r2
 1808630:	e0bffe17 	ldw	r2,-8(fp)
 1808634:	1885883a 	add	r2,r3,r2
 1808638:	10800023 	ldbuio	r2,0(r2)
 180863c:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
 1808640:	00001706 	br	18086a0 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
 1808644:	e0bffc03 	ldbu	r2,-16(fp)
 1808648:	10803fcc 	andi	r2,r2,255
 180864c:	10c0200c 	andi	r3,r2,128
 1808650:	e0bfff03 	ldbu	r2,-4(fp)
 1808654:	1080200c 	andi	r2,r2,128
 1808658:	18801426 	beq	r3,r2,18086ac <alt_wait_for_command_to_complete_amd+0xb8>
 180865c:	e0bffc03 	ldbu	r2,-16(fp)
 1808660:	10803fcc 	andi	r2,r2,255
 1808664:	1080080c 	andi	r2,r2,32
 1808668:	1004c03a 	cmpne	r2,r2,zero
 180866c:	10000f1e 	bne	r2,zero,18086ac <alt_wait_for_command_to_complete_amd+0xb8>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
 1808670:	01000044 	movi	r4,1
 1808674:	18083240 	call	1808324 <usleep>
    timeout--;
 1808678:	e0bffb17 	ldw	r2,-20(fp)
 180867c:	10bfffc4 	addi	r2,r2,-1
 1808680:	e0bffb15 	stw	r2,-20(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
 1808684:	e0bffd17 	ldw	r2,-12(fp)
 1808688:	10800a17 	ldw	r2,40(r2)
 180868c:	1007883a 	mov	r3,r2
 1808690:	e0bffe17 	ldw	r2,-8(fp)
 1808694:	1885883a 	add	r2,r3,r2
 1808698:	10800023 	ldbuio	r2,0(r2)
 180869c:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
 18086a0:	e0bffb17 	ldw	r2,-20(fp)
 18086a4:	10800048 	cmpgei	r2,r2,1
 18086a8:	103fe61e 	bne	r2,zero,1808644 <alt_wait_for_command_to_complete_amd+0x50>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
 18086ac:	e0bffb17 	ldw	r2,-20(fp)
 18086b0:	1004c03a 	cmpne	r2,r2,zero
 18086b4:	1000031e 	bne	r2,zero,18086c4 <alt_wait_for_command_to_complete_amd+0xd0>
  {
    ret_code = -ETIMEDOUT;
 18086b8:	00bfe304 	movi	r2,-116
 18086bc:	e0bffa15 	stw	r2,-24(fp)
 18086c0:	00000f06 	br	1808700 <alt_wait_for_command_to_complete_amd+0x10c>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
 18086c4:	e0bffd17 	ldw	r2,-12(fp)
 18086c8:	10800a17 	ldw	r2,40(r2)
 18086cc:	1007883a 	mov	r3,r2
 18086d0:	e0bffe17 	ldw	r2,-8(fp)
 18086d4:	1885883a 	add	r2,r3,r2
 18086d8:	10800023 	ldbuio	r2,0(r2)
 18086dc:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
 18086e0:	e0bffc03 	ldbu	r2,-16(fp)
 18086e4:	10803fcc 	andi	r2,r2,255
 18086e8:	10c0200c 	andi	r3,r2,128
 18086ec:	e0bfff03 	ldbu	r2,-4(fp)
 18086f0:	1080200c 	andi	r2,r2,128
 18086f4:	18800226 	beq	r3,r2,1808700 <alt_wait_for_command_to_complete_amd+0x10c>
    {
      ret_code = -EIO;
 18086f8:	00bffec4 	movi	r2,-5
 18086fc:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  return ret_code;
 1808700:	e0bffa17 	ldw	r2,-24(fp)
}
 1808704:	e037883a 	mov	sp,fp
 1808708:	dfc00117 	ldw	ra,4(sp)
 180870c:	df000017 	ldw	fp,0(sp)
 1808710:	dec00204 	addi	sp,sp,8
 1808714:	f800283a 	ret

01808718 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
 1808718:	defff904 	addi	sp,sp,-28
 180871c:	dfc00615 	stw	ra,24(sp)
 1808720:	df000515 	stw	fp,20(sp)
 1808724:	df000504 	addi	fp,sp,20
 1808728:	e13ffd15 	stw	r4,-12(fp)
 180872c:	e17ffe15 	stw	r5,-8(fp)
 1808730:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
 1808734:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
 1808738:	e0bffd17 	ldw	r2,-12(fp)
 180873c:	10c03317 	ldw	r3,204(r2)
 1808740:	e0bffd17 	ldw	r2,-12(fp)
 1808744:	11000a17 	ldw	r4,40(r2)
 1808748:	01415544 	movi	r5,1365
 180874c:	01802a84 	movi	r6,170
 1808750:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
 1808754:	e0bffd17 	ldw	r2,-12(fp)
 1808758:	10c03317 	ldw	r3,204(r2)
 180875c:	e0bffd17 	ldw	r2,-12(fp)
 1808760:	11000a17 	ldw	r4,40(r2)
 1808764:	0140aa84 	movi	r5,682
 1808768:	01801544 	movi	r6,85
 180876c:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
 1808770:	e0bffd17 	ldw	r2,-12(fp)
 1808774:	10c03317 	ldw	r3,204(r2)
 1808778:	e0bffd17 	ldw	r2,-12(fp)
 180877c:	11000a17 	ldw	r4,40(r2)
 1808780:	01415544 	movi	r5,1365
 1808784:	01802804 	movi	r6,160
 1808788:	183ee83a 	callr	r3
  
  value = *src_addr;
 180878c:	e0bfff17 	ldw	r2,-4(fp)
 1808790:	10800003 	ldbu	r2,0(r2)
 1808794:	e0bffb05 	stb	r2,-20(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
 1808798:	e13ffd17 	ldw	r4,-12(fp)
 180879c:	e17ffe17 	ldw	r5,-8(fp)
 18087a0:	e1bfff17 	ldw	r6,-4(fp)
 18087a4:	18039140 	call	1803914 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
 18087a8:	e1bffb03 	ldbu	r6,-20(fp)
 18087ac:	e13ffd17 	ldw	r4,-12(fp)
 18087b0:	e17ffe17 	ldw	r5,-8(fp)
 18087b4:	18085f40 	call	18085f4 <alt_wait_for_command_to_complete_amd>
 18087b8:	e0bffc15 	stw	r2,-16(fp)
                                                  offset,
                                                  value);
  return ret_code;
 18087bc:	e0bffc17 	ldw	r2,-16(fp)
  
}
 18087c0:	e037883a 	mov	sp,fp
 18087c4:	dfc00117 	ldw	ra,4(sp)
 18087c8:	df000017 	ldw	fp,0(sp)
 18087cc:	dec00204 	addi	sp,sp,8
 18087d0:	f800283a 	ret

018087d4 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
 18087d4:	defff704 	addi	sp,sp,-36
 18087d8:	dfc00815 	stw	ra,32(sp)
 18087dc:	df000715 	stw	fp,28(sp)
 18087e0:	df000704 	addi	fp,sp,28
 18087e4:	e13ffc15 	stw	r4,-16(fp)
 18087e8:	e17ffd15 	stw	r5,-12(fp)
 18087ec:	e1bffe15 	stw	r6,-8(fp)
 18087f0:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
 18087f4:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
 18087f8:	e0bffc17 	ldw	r2,-16(fp)
 18087fc:	e0bffa15 	stw	r2,-24(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
 1808800:	e13ffa17 	ldw	r4,-24(fp)
 1808804:	e17ffd17 	ldw	r5,-12(fp)
 1808808:	18089cc0 	call	18089cc <alt_unlock_block_intel>
 180880c:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
 1808810:	e0bffb17 	ldw	r2,-20(fp)
 1808814:	1004c03a 	cmpne	r2,r2,zero
 1808818:	1000091e 	bne	r2,zero,1808840 <alt_program_intel+0x6c>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
 180881c:	e1bfff17 	ldw	r6,-4(fp)
 1808820:	00806074 	movhi	r2,385
 1808824:	10a2d604 	addi	r2,r2,-29864
 1808828:	d8800015 	stw	r2,0(sp)
 180882c:	e13ffa17 	ldw	r4,-24(fp)
 1808830:	e17ffe17 	ldw	r5,-8(fp)
 1808834:	e1c00217 	ldw	r7,8(fp)
 1808838:	1803a780 	call	1803a78 <alt_flash_program_block>
 180883c:	e0bffb15 	stw	r2,-20(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
 1808840:	e0bffb17 	ldw	r2,-20(fp)
}
 1808844:	e037883a 	mov	sp,fp
 1808848:	dfc00117 	ldw	ra,4(sp)
 180884c:	df000017 	ldw	fp,0(sp)
 1808850:	dec00204 	addi	sp,sp,8
 1808854:	f800283a 	ret

01808858 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
 1808858:	defff804 	addi	sp,sp,-32
 180885c:	dfc00715 	stw	ra,28(sp)
 1808860:	df000615 	stw	fp,24(sp)
 1808864:	df000604 	addi	fp,sp,24
 1808868:	e13ffe15 	stw	r4,-8(fp)
 180886c:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
 1808870:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
 1808874:	e0bffe17 	ldw	r2,-8(fp)
 1808878:	e0bffb15 	stw	r2,-20(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
 180887c:	e0bffb17 	ldw	r2,-20(fp)
 1808880:	10803117 	ldw	r2,196(r2)
 1808884:	e0bffa15 	stw	r2,-24(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
 1808888:	e13ffb17 	ldw	r4,-20(fp)
 180888c:	e17fff17 	ldw	r5,-4(fp)
 1808890:	18089cc0 	call	18089cc <alt_unlock_block_intel>
 1808894:	e0bffc15 	stw	r2,-16(fp)

  if (!ret_code)
 1808898:	e0bffc17 	ldw	r2,-16(fp)
 180889c:	1004c03a 	cmpne	r2,r2,zero
 18088a0:	1000441e 	bne	r2,zero,18089b4 <alt_erase_block_intel+0x15c>
  {

    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
 18088a4:	e0bffb17 	ldw	r2,-20(fp)
 18088a8:	11803517 	ldw	r6,212(r2)
 18088ac:	e0bffb17 	ldw	r2,-20(fp)
 18088b0:	10800a17 	ldw	r2,40(r2)
 18088b4:	1007883a 	mov	r3,r2
 18088b8:	e0bfff17 	ldw	r2,-4(fp)
 18088bc:	1889883a 	add	r4,r3,r2
 18088c0:	01400804 	movi	r5,32
 18088c4:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
 18088c8:	e0bffb17 	ldw	r2,-20(fp)
 18088cc:	11803517 	ldw	r6,212(r2)
 18088d0:	e0bffb17 	ldw	r2,-20(fp)
 18088d4:	10800a17 	ldw	r2,40(r2)
 18088d8:	1007883a 	mov	r3,r2
 18088dc:	e0bfff17 	ldw	r2,-4(fp)
 18088e0:	1889883a 	add	r4,r3,r2
 18088e4:	01403404 	movi	r5,208
 18088e8:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
 18088ec:	e0bffb17 	ldw	r2,-20(fp)
 18088f0:	10800a17 	ldw	r2,40(r2)
 18088f4:	1007883a 	mov	r3,r2
 18088f8:	e0bfff17 	ldw	r2,-4(fp)
 18088fc:	1885883a 	add	r2,r3,r2
 1808900:	10800023 	ldbuio	r2,0(r2)
 1808904:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
 1808908:	e0bffd03 	ldbu	r2,-12(fp)
 180890c:	10803fcc 	andi	r2,r2,255
 1808910:	1080201c 	xori	r2,r2,128
 1808914:	10bfe004 	addi	r2,r2,-128
 1808918:	1004803a 	cmplt	r2,r2,zero
 180891c:	1000081e 	bne	r2,zero,1808940 <alt_erase_block_intel+0xe8>
      {
        break;
      }
      usleep(1000);
 1808920:	0100fa04 	movi	r4,1000
 1808924:	18083240 	call	1808324 <usleep>
      timeout -= 1000;
 1808928:	e0bffa17 	ldw	r2,-24(fp)
 180892c:	10bf0604 	addi	r2,r2,-1000
 1808930:	e0bffa15 	stw	r2,-24(fp)
    }while(timeout > 0);
 1808934:	e0bffa17 	ldw	r2,-24(fp)
 1808938:	10800048 	cmpgei	r2,r2,1
 180893c:	103feb1e 	bne	r2,zero,18088ec <alt_erase_block_intel+0x94>
    
    if (timeout <= 0)
 1808940:	e0bffa17 	ldw	r2,-24(fp)
 1808944:	10800048 	cmpgei	r2,r2,1
 1808948:	1000031e 	bne	r2,zero,1808958 <alt_erase_block_intel+0x100>
    {
      ret_code = -ETIMEDOUT;
 180894c:	00bfe304 	movi	r2,-116
 1808950:	e0bffc15 	stw	r2,-16(fp)
 1808954:	00000e06 	br	1808990 <alt_erase_block_intel+0x138>
    }
    else if (status & 0x7f)
 1808958:	e0bffd03 	ldbu	r2,-12(fp)
 180895c:	10803fcc 	andi	r2,r2,255
 1808960:	10801fcc 	andi	r2,r2,127
 1808964:	1005003a 	cmpeq	r2,r2,zero
 1808968:	1000091e 	bne	r2,zero,1808990 <alt_erase_block_intel+0x138>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
 180896c:	00bffec4 	movi	r2,-5
 1808970:	e0bffc15 	stw	r2,-16(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
 1808974:	e0bffb17 	ldw	r2,-20(fp)
 1808978:	10800a17 	ldw	r2,40(r2)
 180897c:	1007883a 	mov	r3,r2
 1808980:	e0bfff17 	ldw	r2,-4(fp)
 1808984:	1885883a 	add	r2,r3,r2
 1808988:	10800023 	ldbuio	r2,0(r2)
 180898c:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
 1808990:	e0bffb17 	ldw	r2,-20(fp)
 1808994:	11803517 	ldw	r6,212(r2)
 1808998:	e0bffb17 	ldw	r2,-20(fp)
 180899c:	10800a17 	ldw	r2,40(r2)
 18089a0:	1007883a 	mov	r3,r2
 18089a4:	e0bfff17 	ldw	r2,-4(fp)
 18089a8:	1889883a 	add	r4,r3,r2
 18089ac:	01403fc4 	movi	r5,255
 18089b0:	303ee83a 	callr	r6
  }
  
  return ret_code;
 18089b4:	e0bffc17 	ldw	r2,-16(fp)
}
 18089b8:	e037883a 	mov	sp,fp
 18089bc:	dfc00117 	ldw	ra,4(sp)
 18089c0:	df000017 	ldw	fp,0(sp)
 18089c4:	dec00204 	addi	sp,sp,8
 18089c8:	f800283a 	ret

018089cc <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
 18089cc:	defff904 	addi	sp,sp,-28
 18089d0:	dfc00615 	stw	ra,24(sp)
 18089d4:	df000515 	stw	fp,20(sp)
 18089d8:	df000504 	addi	fp,sp,20
 18089dc:	e13ffe15 	stw	r4,-8(fp)
 18089e0:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
 18089e4:	e03ffc15 	stw	zero,-16(fp)
  int timeout = flash->write_timeout * 100;
 18089e8:	e0bffe17 	ldw	r2,-8(fp)
 18089ec:	10803017 	ldw	r2,192(r2)
 18089f0:	10801924 	muli	r2,r2,100
 18089f4:	e0bffb15 	stw	r2,-20(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
 18089f8:	e0bffe17 	ldw	r2,-8(fp)
 18089fc:	11803517 	ldw	r6,212(r2)
 1808a00:	e0bffe17 	ldw	r2,-8(fp)
 1808a04:	10800a17 	ldw	r2,40(r2)
 1808a08:	1007883a 	mov	r3,r2
 1808a0c:	e0bfff17 	ldw	r2,-4(fp)
 1808a10:	1889883a 	add	r4,r3,r2
 1808a14:	01402404 	movi	r5,144
 1808a18:	303ee83a 	callr	r6
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
 1808a1c:	e0bffe17 	ldw	r2,-8(fp)
 1808a20:	10800a17 	ldw	r2,40(r2)
 1808a24:	1007883a 	mov	r3,r2
 1808a28:	e0bfff17 	ldw	r2,-4(fp)
 1808a2c:	1885883a 	add	r2,r3,r2
 1808a30:	10800104 	addi	r2,r2,4
 1808a34:	10800023 	ldbuio	r2,0(r2)
 1808a38:	e0bffd45 	stb	r2,-11(fp)
  if (locked & 0x1)
 1808a3c:	e0bffd43 	ldbu	r2,-11(fp)
 1808a40:	1080004c 	andi	r2,r2,1
 1808a44:	10803fcc 	andi	r2,r2,255
 1808a48:	1005003a 	cmpeq	r2,r2,zero
 1808a4c:	1000331e 	bne	r2,zero,1808b1c <alt_unlock_block_intel+0x150>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
 1808a50:	e0bffe17 	ldw	r2,-8(fp)
 1808a54:	11803517 	ldw	r6,212(r2)
 1808a58:	e0bffe17 	ldw	r2,-8(fp)
 1808a5c:	10800a17 	ldw	r2,40(r2)
 1808a60:	1007883a 	mov	r3,r2
 1808a64:	e0bfff17 	ldw	r2,-4(fp)
 1808a68:	1889883a 	add	r4,r3,r2
 1808a6c:	01401804 	movi	r5,96
 1808a70:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
 1808a74:	e0bffe17 	ldw	r2,-8(fp)
 1808a78:	11803517 	ldw	r6,212(r2)
 1808a7c:	e0bffe17 	ldw	r2,-8(fp)
 1808a80:	10800a17 	ldw	r2,40(r2)
 1808a84:	1007883a 	mov	r3,r2
 1808a88:	e0bfff17 	ldw	r2,-4(fp)
 1808a8c:	1889883a 	add	r4,r3,r2
 1808a90:	01403404 	movi	r5,208
 1808a94:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
 1808a98:	e0bffe17 	ldw	r2,-8(fp)
 1808a9c:	10800a17 	ldw	r2,40(r2)
 1808aa0:	1007883a 	mov	r3,r2
 1808aa4:	e0bfff17 	ldw	r2,-4(fp)
 1808aa8:	1885883a 	add	r2,r3,r2
 1808aac:	10800023 	ldbuio	r2,0(r2)
 1808ab0:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
 1808ab4:	e0bffd03 	ldbu	r2,-12(fp)
 1808ab8:	10803fcc 	andi	r2,r2,255
 1808abc:	1080201c 	xori	r2,r2,128
 1808ac0:	10bfe004 	addi	r2,r2,-128
 1808ac4:	1004803a 	cmplt	r2,r2,zero
 1808ac8:	1000081e 	bne	r2,zero,1808aec <alt_unlock_block_intel+0x120>
      {
        break;
      }
      timeout--;
 1808acc:	e0bffb17 	ldw	r2,-20(fp)
 1808ad0:	10bfffc4 	addi	r2,r2,-1
 1808ad4:	e0bffb15 	stw	r2,-20(fp)
      usleep(1);
 1808ad8:	01000044 	movi	r4,1
 1808adc:	18083240 	call	1808324 <usleep>
    }while(timeout > 0);
 1808ae0:	e0bffb17 	ldw	r2,-20(fp)
 1808ae4:	10800048 	cmpgei	r2,r2,1
 1808ae8:	103feb1e 	bne	r2,zero,1808a98 <alt_unlock_block_intel+0xcc>

    if (timeout == 0)
 1808aec:	e0bffb17 	ldw	r2,-20(fp)
 1808af0:	1004c03a 	cmpne	r2,r2,zero
 1808af4:	1000031e 	bne	r2,zero,1808b04 <alt_unlock_block_intel+0x138>
    {
      ret_code = -ETIMEDOUT;
 1808af8:	00bfe304 	movi	r2,-116
 1808afc:	e0bffc15 	stw	r2,-16(fp)
 1808b00:	00000606 	br	1808b1c <alt_unlock_block_intel+0x150>
    }
    else if (status & 0x7f)
 1808b04:	e0bffd03 	ldbu	r2,-12(fp)
 1808b08:	10801fcc 	andi	r2,r2,127
 1808b0c:	1005003a 	cmpeq	r2,r2,zero
 1808b10:	1000021e 	bne	r2,zero,1808b1c <alt_unlock_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
 1808b14:	00bffec4 	movi	r2,-5
 1808b18:	e0bffc15 	stw	r2,-16(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
 1808b1c:	e0bffe17 	ldw	r2,-8(fp)
 1808b20:	11803517 	ldw	r6,212(r2)
 1808b24:	e0bffe17 	ldw	r2,-8(fp)
 1808b28:	10800a17 	ldw	r2,40(r2)
 1808b2c:	1007883a 	mov	r3,r2
 1808b30:	e0bfff17 	ldw	r2,-4(fp)
 1808b34:	1889883a 	add	r4,r3,r2
 1808b38:	01403fc4 	movi	r5,255
 1808b3c:	303ee83a 	callr	r6

  return ret_code;
 1808b40:	e0bffc17 	ldw	r2,-16(fp)
}
 1808b44:	e037883a 	mov	sp,fp
 1808b48:	dfc00117 	ldw	ra,4(sp)
 1808b4c:	df000017 	ldw	fp,0(sp)
 1808b50:	dec00204 	addi	sp,sp,8
 1808b54:	f800283a 	ret

01808b58 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
 1808b58:	defff904 	addi	sp,sp,-28
 1808b5c:	dfc00615 	stw	ra,24(sp)
 1808b60:	df000515 	stw	fp,20(sp)
 1808b64:	df000504 	addi	fp,sp,20
 1808b68:	e13ffd15 	stw	r4,-12(fp)
 1808b6c:	e17ffe15 	stw	r5,-8(fp)
 1808b70:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
 1808b74:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
 1808b78:	e0bffd17 	ldw	r2,-12(fp)
 1808b7c:	11803517 	ldw	r6,212(r2)
 1808b80:	e0bffd17 	ldw	r2,-12(fp)
 1808b84:	10800a17 	ldw	r2,40(r2)
 1808b88:	1007883a 	mov	r3,r2
 1808b8c:	e0bffe17 	ldw	r2,-8(fp)
 1808b90:	1889883a 	add	r4,r3,r2
 1808b94:	01401004 	movi	r5,64
 1808b98:	303ee83a 	callr	r6
  alt_write_value_to_flash(flash, offset, src_addr);
 1808b9c:	e13ffd17 	ldw	r4,-12(fp)
 1808ba0:	e17ffe17 	ldw	r5,-8(fp)
 1808ba4:	e1bfff17 	ldw	r6,-4(fp)
 1808ba8:	18039140 	call	1803914 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
 1808bac:	e0bffd17 	ldw	r2,-12(fp)
 1808bb0:	10800a17 	ldw	r2,40(r2)
 1808bb4:	1007883a 	mov	r3,r2
 1808bb8:	e0bffe17 	ldw	r2,-8(fp)
 1808bbc:	1885883a 	add	r2,r3,r2
 1808bc0:	10800023 	ldbuio	r2,0(r2)
 1808bc4:	e0bffb05 	stb	r2,-20(fp)
  }while(!(status & 0x80));
 1808bc8:	e0bffb03 	ldbu	r2,-20(fp)
 1808bcc:	10803fcc 	andi	r2,r2,255
 1808bd0:	1080201c 	xori	r2,r2,128
 1808bd4:	10bfe004 	addi	r2,r2,-128
 1808bd8:	1004403a 	cmpge	r2,r2,zero
 1808bdc:	103ff31e 	bne	r2,zero,1808bac <alt_write_word_intel+0x54>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
 1808be0:	e0bffb03 	ldbu	r2,-20(fp)
 1808be4:	10801fcc 	andi	r2,r2,127
 1808be8:	1005003a 	cmpeq	r2,r2,zero
 1808bec:	1000021e 	bne	r2,zero,1808bf8 <alt_write_word_intel+0xa0>
  {
    ret_code = -EIO;
 1808bf0:	00bffec4 	movi	r2,-5
 1808bf4:	e0bffc15 	stw	r2,-16(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
 1808bf8:	e0bffd17 	ldw	r2,-12(fp)
 1808bfc:	11803517 	ldw	r6,212(r2)
 1808c00:	e0bffd17 	ldw	r2,-12(fp)
 1808c04:	10800a17 	ldw	r2,40(r2)
 1808c08:	1007883a 	mov	r3,r2
 1808c0c:	e0bffe17 	ldw	r2,-8(fp)
 1808c10:	1889883a 	add	r4,r3,r2
 1808c14:	01403fc4 	movi	r5,255
 1808c18:	303ee83a 	callr	r6
  
  return ret_code;
 1808c1c:	e0bffc17 	ldw	r2,-16(fp)
}
 1808c20:	e037883a 	mov	sp,fp
 1808c24:	dfc00117 	ldw	ra,4(sp)
 1808c28:	df000017 	ldw	fp,0(sp)
 1808c2c:	dec00204 	addi	sp,sp,8
 1808c30:	f800283a 	ret

01808c34 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 1808c34:	defffb04 	addi	sp,sp,-20
 1808c38:	df000415 	stw	fp,16(sp)
 1808c3c:	df000404 	addi	fp,sp,16
 1808c40:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
 1808c44:	008000c4 	movi	r2,3
 1808c48:	e0bffc15 	stw	r2,-16(fp)
  }
  

  big_loops = us / (INT_MAX/
 1808c4c:	e0fffc17 	ldw	r3,-16(fp)
 1808c50:	008003f4 	movhi	r2,15
 1808c54:	10909004 	addi	r2,r2,16960
 1808c58:	1887383a 	mul	r3,r3,r2
 1808c5c:	0080bef4 	movhi	r2,763
 1808c60:	10bc2004 	addi	r2,r2,-3968
 1808c64:	10c7203a 	divu	r3,r2,r3
 1808c68:	00a00034 	movhi	r2,32768
 1808c6c:	10bfffc4 	addi	r2,r2,-1
 1808c70:	10c7203a 	divu	r3,r2,r3
 1808c74:	e0bfff17 	ldw	r2,-4(fp)
 1808c78:	10c5203a 	divu	r2,r2,r3
 1808c7c:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 1808c80:	e0bffd17 	ldw	r2,-12(fp)
 1808c84:	1005003a 	cmpeq	r2,r2,zero
 1808c88:	1000251e 	bne	r2,zero,1808d20 <alt_busy_sleep+0xec>
  {
    for(i=0;i<big_loops;i++)
 1808c8c:	e03ffe15 	stw	zero,-8(fp)
 1808c90:	00001406 	br	1808ce4 <alt_busy_sleep+0xb0>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 1808c94:	00a00034 	movhi	r2,32768
 1808c98:	10bfffc4 	addi	r2,r2,-1
 1808c9c:	10bfffc4 	addi	r2,r2,-1
 1808ca0:	103ffe1e 	bne	r2,zero,1808c9c <alt_busy_sleep+0x68>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 1808ca4:	e0fffc17 	ldw	r3,-16(fp)
 1808ca8:	008003f4 	movhi	r2,15
 1808cac:	10909004 	addi	r2,r2,16960
 1808cb0:	1887383a 	mul	r3,r3,r2
 1808cb4:	0080bef4 	movhi	r2,763
 1808cb8:	10bc2004 	addi	r2,r2,-3968
 1808cbc:	10c7203a 	divu	r3,r2,r3
 1808cc0:	00a00034 	movhi	r2,32768
 1808cc4:	10bfffc4 	addi	r2,r2,-1
 1808cc8:	10c7203a 	divu	r3,r2,r3
 1808ccc:	e0bfff17 	ldw	r2,-4(fp)
 1808cd0:	10c5c83a 	sub	r2,r2,r3
 1808cd4:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 1808cd8:	e0bffe17 	ldw	r2,-8(fp)
 1808cdc:	10800044 	addi	r2,r2,1
 1808ce0:	e0bffe15 	stw	r2,-8(fp)
 1808ce4:	e0fffe17 	ldw	r3,-8(fp)
 1808ce8:	e0bffd17 	ldw	r2,-12(fp)
 1808cec:	18bfe916 	blt	r3,r2,1808c94 <alt_busy_sleep+0x60>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 1808cf0:	e0fffc17 	ldw	r3,-16(fp)
 1808cf4:	008003f4 	movhi	r2,15
 1808cf8:	10909004 	addi	r2,r2,16960
 1808cfc:	1887383a 	mul	r3,r3,r2
 1808d00:	0080bef4 	movhi	r2,763
 1808d04:	10bc2004 	addi	r2,r2,-3968
 1808d08:	10c7203a 	divu	r3,r2,r3
 1808d0c:	e0bfff17 	ldw	r2,-4(fp)
 1808d10:	1885383a 	mul	r2,r3,r2
 1808d14:	10bfffc4 	addi	r2,r2,-1
 1808d18:	103ffe1e 	bne	r2,zero,1808d14 <alt_busy_sleep+0xe0>
 1808d1c:	00000b06 	br	1808d4c <alt_busy_sleep+0x118>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 1808d20:	e0fffc17 	ldw	r3,-16(fp)
 1808d24:	008003f4 	movhi	r2,15
 1808d28:	10909004 	addi	r2,r2,16960
 1808d2c:	1887383a 	mul	r3,r3,r2
 1808d30:	0080bef4 	movhi	r2,763
 1808d34:	10bc2004 	addi	r2,r2,-3968
 1808d38:	10c7203a 	divu	r3,r2,r3
 1808d3c:	e0bfff17 	ldw	r2,-4(fp)
 1808d40:	1885383a 	mul	r2,r3,r2
 1808d44:	10bfffc4 	addi	r2,r2,-1
 1808d48:	00bffe16 	blt	zero,r2,1808d44 <alt_busy_sleep+0x110>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
 1808d4c:	0005883a 	mov	r2,zero
}
 1808d50:	e037883a 	mov	sp,fp
 1808d54:	df000017 	ldw	fp,0(sp)
 1808d58:	dec00104 	addi	sp,sp,4
 1808d5c:	f800283a 	ret

01808d60 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 1808d60:	defff904 	addi	sp,sp,-28
 1808d64:	dfc00615 	stw	ra,24(sp)
 1808d68:	df000515 	stw	fp,20(sp)
 1808d6c:	df000504 	addi	fp,sp,20
 1808d70:	e13ffd15 	stw	r4,-12(fp)
 1808d74:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
 1808d78:	e0bffe17 	ldw	r2,-8(fp)
 1808d7c:	10800017 	ldw	r2,0(r2)
 1808d80:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 1808d84:	e13ffd17 	ldw	r4,-12(fp)
 1808d88:	18001300 	call	1800130 <strlen>
 1808d8c:	10800044 	addi	r2,r2,1
 1808d90:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 1808d94:	00000d06 	br	1808dcc <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 1808d98:	e0bffc17 	ldw	r2,-16(fp)
 1808d9c:	11000217 	ldw	r4,8(r2)
 1808da0:	e1bffb17 	ldw	r6,-20(fp)
 1808da4:	e17ffd17 	ldw	r5,-12(fp)
 1808da8:	18090f40 	call	18090f4 <memcmp>
 1808dac:	1004c03a 	cmpne	r2,r2,zero
 1808db0:	1000031e 	bne	r2,zero,1808dc0 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 1808db4:	e0bffc17 	ldw	r2,-16(fp)
 1808db8:	e0bfff15 	stw	r2,-4(fp)
 1808dbc:	00000706 	br	1808ddc <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 1808dc0:	e0bffc17 	ldw	r2,-16(fp)
 1808dc4:	10800017 	ldw	r2,0(r2)
 1808dc8:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 1808dcc:	e0fffe17 	ldw	r3,-8(fp)
 1808dd0:	e0bffc17 	ldw	r2,-16(fp)
 1808dd4:	10fff01e 	bne	r2,r3,1808d98 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 1808dd8:	e03fff15 	stw	zero,-4(fp)
 1808ddc:	e0bfff17 	ldw	r2,-4(fp)
}
 1808de0:	e037883a 	mov	sp,fp
 1808de4:	dfc00117 	ldw	ra,4(sp)
 1808de8:	df000017 	ldw	fp,0(sp)
 1808dec:	dec00204 	addi	sp,sp,8
 1808df0:	f800283a 	ret

01808df4 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 1808df4:	defffa04 	addi	sp,sp,-24
 1808df8:	dfc00515 	stw	ra,20(sp)
 1808dfc:	df000415 	stw	fp,16(sp)
 1808e00:	df000404 	addi	fp,sp,16
 1808e04:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 1808e08:	00806074 	movhi	r2,385
 1808e0c:	10ad2104 	addi	r2,r2,-19324
 1808e10:	10800017 	ldw	r2,0(r2)
 1808e14:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 1808e18:	00003306 	br	1808ee8 <alt_find_file+0xf4>
  {
    len = strlen(next->name);
 1808e1c:	e0bffd17 	ldw	r2,-12(fp)
 1808e20:	11000217 	ldw	r4,8(r2)
 1808e24:	18001300 	call	1800130 <strlen>
 1808e28:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
 1808e2c:	e0bffd17 	ldw	r2,-12(fp)
 1808e30:	10c00217 	ldw	r3,8(r2)
 1808e34:	e0bffc17 	ldw	r2,-16(fp)
 1808e38:	1885883a 	add	r2,r3,r2
 1808e3c:	10bfffc4 	addi	r2,r2,-1
 1808e40:	10800003 	ldbu	r2,0(r2)
 1808e44:	10803fcc 	andi	r2,r2,255
 1808e48:	1080201c 	xori	r2,r2,128
 1808e4c:	10bfe004 	addi	r2,r2,-128
 1808e50:	10800bd8 	cmpnei	r2,r2,47
 1808e54:	1000031e 	bne	r2,zero,1808e64 <alt_find_file+0x70>
    {
      len -= 1;
 1808e58:	e0bffc17 	ldw	r2,-16(fp)
 1808e5c:	10bfffc4 	addi	r2,r2,-1
 1808e60:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 1808e64:	e0bffc17 	ldw	r2,-16(fp)
 1808e68:	1007883a 	mov	r3,r2
 1808e6c:	e0bffe17 	ldw	r2,-8(fp)
 1808e70:	1885883a 	add	r2,r3,r2
 1808e74:	10800003 	ldbu	r2,0(r2)
 1808e78:	10803fcc 	andi	r2,r2,255
 1808e7c:	1080201c 	xori	r2,r2,128
 1808e80:	10bfe004 	addi	r2,r2,-128
 1808e84:	10800be0 	cmpeqi	r2,r2,47
 1808e88:	10000a1e 	bne	r2,zero,1808eb4 <alt_find_file+0xc0>
 1808e8c:	e0bffc17 	ldw	r2,-16(fp)
 1808e90:	1007883a 	mov	r3,r2
 1808e94:	e0bffe17 	ldw	r2,-8(fp)
 1808e98:	1885883a 	add	r2,r3,r2
 1808e9c:	10800003 	ldbu	r2,0(r2)
 1808ea0:	10803fcc 	andi	r2,r2,255
 1808ea4:	1080201c 	xori	r2,r2,128
 1808ea8:	10bfe004 	addi	r2,r2,-128
 1808eac:	1004c03a 	cmpne	r2,r2,zero
 1808eb0:	10000a1e 	bne	r2,zero,1808edc <alt_find_file+0xe8>
 1808eb4:	e0bffd17 	ldw	r2,-12(fp)
 1808eb8:	11000217 	ldw	r4,8(r2)
 1808ebc:	e1bffc17 	ldw	r6,-16(fp)
 1808ec0:	e17ffe17 	ldw	r5,-8(fp)
 1808ec4:	18090f40 	call	18090f4 <memcmp>
 1808ec8:	1004c03a 	cmpne	r2,r2,zero
 1808ecc:	1000031e 	bne	r2,zero,1808edc <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 1808ed0:	e0bffd17 	ldw	r2,-12(fp)
 1808ed4:	e0bfff15 	stw	r2,-4(fp)
 1808ed8:	00000806 	br	1808efc <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
 1808edc:	e0bffd17 	ldw	r2,-12(fp)
 1808ee0:	10800017 	ldw	r2,0(r2)
 1808ee4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 1808ee8:	00c06074 	movhi	r3,385
 1808eec:	18ed2104 	addi	r3,r3,-19324
 1808ef0:	e0bffd17 	ldw	r2,-12(fp)
 1808ef4:	10ffc91e 	bne	r2,r3,1808e1c <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 1808ef8:	e03fff15 	stw	zero,-4(fp)
 1808efc:	e0bfff17 	ldw	r2,-4(fp)
}
 1808f00:	e037883a 	mov	sp,fp
 1808f04:	dfc00117 	ldw	ra,4(sp)
 1808f08:	df000017 	ldw	fp,0(sp)
 1808f0c:	dec00204 	addi	sp,sp,8
 1808f10:	f800283a 	ret

01808f14 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 1808f14:	defffc04 	addi	sp,sp,-16
 1808f18:	df000315 	stw	fp,12(sp)
 1808f1c:	df000304 	addi	fp,sp,12
 1808f20:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
 1808f24:	00bffa04 	movi	r2,-24
 1808f28:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 1808f2c:	e03ffe15 	stw	zero,-8(fp)
 1808f30:	00001e06 	br	1808fac <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
 1808f34:	e0bffe17 	ldw	r2,-8(fp)
 1808f38:	00c06074 	movhi	r3,385
 1808f3c:	18e7f604 	addi	r3,r3,-24616
 1808f40:	10800324 	muli	r2,r2,12
 1808f44:	10c5883a 	add	r2,r2,r3
 1808f48:	10800017 	ldw	r2,0(r2)
 1808f4c:	1004c03a 	cmpne	r2,r2,zero
 1808f50:	1000131e 	bne	r2,zero,1808fa0 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
 1808f54:	e0bffe17 	ldw	r2,-8(fp)
 1808f58:	00c06074 	movhi	r3,385
 1808f5c:	18e7f604 	addi	r3,r3,-24616
 1808f60:	10800324 	muli	r2,r2,12
 1808f64:	10c7883a 	add	r3,r2,r3
 1808f68:	e0bfff17 	ldw	r2,-4(fp)
 1808f6c:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
 1808f70:	00806074 	movhi	r2,385
 1808f74:	10ad2504 	addi	r2,r2,-19308
 1808f78:	10c00017 	ldw	r3,0(r2)
 1808f7c:	e0bffe17 	ldw	r2,-8(fp)
 1808f80:	1880040e 	bge	r3,r2,1808f94 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
 1808f84:	00c06074 	movhi	r3,385
 1808f88:	18ed2504 	addi	r3,r3,-19308
 1808f8c:	e0bffe17 	ldw	r2,-8(fp)
 1808f90:	18800015 	stw	r2,0(r3)
      }
      rc = i;
 1808f94:	e0bffe17 	ldw	r2,-8(fp)
 1808f98:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 1808f9c:	00000606 	br	1808fb8 <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 1808fa0:	e0bffe17 	ldw	r2,-8(fp)
 1808fa4:	10800044 	addi	r2,r2,1
 1808fa8:	e0bffe15 	stw	r2,-8(fp)
 1808fac:	e0bffe17 	ldw	r2,-8(fp)
 1808fb0:	10800810 	cmplti	r2,r2,32
 1808fb4:	103fdf1e 	bne	r2,zero,1808f34 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 1808fb8:	e0bffd17 	ldw	r2,-12(fp)
}
 1808fbc:	e037883a 	mov	sp,fp
 1808fc0:	df000017 	ldw	fp,0(sp)
 1808fc4:	dec00104 	addi	sp,sp,4
 1808fc8:	f800283a 	ret

01808fcc <alt_exception_cause_generated_bad_addr>:
 *
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
 1808fcc:	defffc04 	addi	sp,sp,-16
 1808fd0:	df000315 	stw	fp,12(sp)
 1808fd4:	df000304 	addi	fp,sp,12
 1808fd8:	e13ffd15 	stw	r4,-12(fp)
  switch (cause) {
 1808fdc:	e0bffd17 	ldw	r2,-12(fp)
 1808fe0:	10bffe84 	addi	r2,r2,-6
 1808fe4:	e0bfff15 	stw	r2,-4(fp)
 1808fe8:	e0ffff17 	ldw	r3,-4(fp)
 1808fec:	18800328 	cmpgeui	r2,r3,12
 1808ff0:	1000271e 	bne	r2,zero,1809090 <alt_exception_cause_generated_bad_addr+0xc4>
 1808ff4:	e13fff17 	ldw	r4,-4(fp)
 1808ff8:	e13fff17 	ldw	r4,-4(fp)
 1808ffc:	2105883a 	add	r2,r4,r4
 1809000:	1087883a 	add	r3,r2,r2
 1809004:	00806074 	movhi	r2,385
 1809008:	10a40604 	addi	r2,r2,-28648
 180900c:	1885883a 	add	r2,r3,r2
 1809010:	10800017 	ldw	r2,0(r2)
 1809014:	1000683a 	jmp	r2
 1809018:	01809054 	movui	r6,577
 180901c:	01809060 	cmpeqi	r6,zero,577
 1809020:	01809090 	cmplti	r6,zero,578
 1809024:	01809090 	cmplti	r6,zero,578
 1809028:	01809090 	cmplti	r6,zero,578
 180902c:	01809048 	cmpgei	r6,zero,577
 1809030:	01809090 	cmplti	r6,zero,578
 1809034:	01809090 	cmplti	r6,zero,578
 1809038:	0180906c 	andhi	r6,zero,577
 180903c:	01809078 	rdprs	r6,zero,577
 1809040:	01809090 	cmplti	r6,zero,578
 1809044:	01809084 	movi	r6,578
  case NIOS2_EXCEPTION_SUPERVISOR_ONLY_DATA_ADDR:
    return 1;
 1809048:	00800044 	movi	r2,1
 180904c:	e0bffe15 	stw	r2,-8(fp)
 1809050:	00001006 	br	1809094 <alt_exception_cause_generated_bad_addr+0xc8>
  case NIOS2_EXCEPTION_MISALIGNED_DATA_ADDR:
    return 1;
 1809054:	00c00044 	movi	r3,1
 1809058:	e0fffe15 	stw	r3,-8(fp)
 180905c:	00000d06 	br	1809094 <alt_exception_cause_generated_bad_addr+0xc8>
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
    return 1;
 1809060:	01000044 	movi	r4,1
 1809064:	e13ffe15 	stw	r4,-8(fp)
 1809068:	00000a06 	br	1809094 <alt_exception_cause_generated_bad_addr+0xc8>
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
    return 1;
 180906c:	00800044 	movi	r2,1
 1809070:	e0bffe15 	stw	r2,-8(fp)
 1809074:	00000706 	br	1809094 <alt_exception_cause_generated_bad_addr+0xc8>
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
    return 1;
 1809078:	00c00044 	movi	r3,1
 180907c:	e0fffe15 	stw	r3,-8(fp)
 1809080:	00000406 	br	1809094 <alt_exception_cause_generated_bad_addr+0xc8>
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
    return 1;
 1809084:	01000044 	movi	r4,1
 1809088:	e13ffe15 	stw	r4,-8(fp)
 180908c:	00000106 	br	1809094 <alt_exception_cause_generated_bad_addr+0xc8>
  default:
    return 0;
 1809090:	e03ffe15 	stw	zero,-8(fp)
 1809094:	e0bffe17 	ldw	r2,-8(fp)
  }
}
 1809098:	e037883a 	mov	sp,fp
 180909c:	df000017 	ldw	fp,0(sp)
 18090a0:	dec00104 	addi	sp,sp,4
 18090a4:	f800283a 	ret

018090a8 <atexit>:
 18090a8:	200b883a 	mov	r5,r4
 18090ac:	000d883a 	mov	r6,zero
 18090b0:	0009883a 	mov	r4,zero
 18090b4:	000f883a 	mov	r7,zero
 18090b8:	18091681 	jmpi	1809168 <__register_exitproc>

018090bc <exit>:
 18090bc:	defffe04 	addi	sp,sp,-8
 18090c0:	000b883a 	mov	r5,zero
 18090c4:	dc000015 	stw	r16,0(sp)
 18090c8:	dfc00115 	stw	ra,4(sp)
 18090cc:	2021883a 	mov	r16,r4
 18090d0:	18092a00 	call	18092a0 <__call_exitprocs>
 18090d4:	00806074 	movhi	r2,385
 18090d8:	10ad1e04 	addi	r2,r2,-19336
 18090dc:	11000017 	ldw	r4,0(r2)
 18090e0:	20800f17 	ldw	r2,60(r4)
 18090e4:	10000126 	beq	r2,zero,18090ec <exit+0x30>
 18090e8:	103ee83a 	callr	r2
 18090ec:	8009883a 	mov	r4,r16
 18090f0:	18094900 	call	1809490 <_exit>

018090f4 <memcmp>:
 18090f4:	00c000c4 	movi	r3,3
 18090f8:	1980032e 	bgeu	r3,r6,1809108 <memcmp+0x14>
 18090fc:	2144b03a 	or	r2,r4,r5
 1809100:	10c4703a 	and	r2,r2,r3
 1809104:	10000f26 	beq	r2,zero,1809144 <memcmp+0x50>
 1809108:	31ffffc4 	addi	r7,r6,-1
 180910c:	3000061e 	bne	r6,zero,1809128 <memcmp+0x34>
 1809110:	00000a06 	br	180913c <memcmp+0x48>
 1809114:	39ffffc4 	addi	r7,r7,-1
 1809118:	00bfffc4 	movi	r2,-1
 180911c:	21000044 	addi	r4,r4,1
 1809120:	29400044 	addi	r5,r5,1
 1809124:	38800526 	beq	r7,r2,180913c <memcmp+0x48>
 1809128:	20c00003 	ldbu	r3,0(r4)
 180912c:	28800003 	ldbu	r2,0(r5)
 1809130:	18bff826 	beq	r3,r2,1809114 <memcmp+0x20>
 1809134:	1885c83a 	sub	r2,r3,r2
 1809138:	f800283a 	ret
 180913c:	0005883a 	mov	r2,zero
 1809140:	f800283a 	ret
 1809144:	180f883a 	mov	r7,r3
 1809148:	20c00017 	ldw	r3,0(r4)
 180914c:	28800017 	ldw	r2,0(r5)
 1809150:	18bfed1e 	bne	r3,r2,1809108 <memcmp+0x14>
 1809154:	31bfff04 	addi	r6,r6,-4
 1809158:	21000104 	addi	r4,r4,4
 180915c:	29400104 	addi	r5,r5,4
 1809160:	39bff936 	bltu	r7,r6,1809148 <memcmp+0x54>
 1809164:	003fe806 	br	1809108 <memcmp+0x14>

01809168 <__register_exitproc>:
 1809168:	defffa04 	addi	sp,sp,-24
 180916c:	00806074 	movhi	r2,385
 1809170:	10ad1e04 	addi	r2,r2,-19336
 1809174:	dc000015 	stw	r16,0(sp)
 1809178:	14000017 	ldw	r16,0(r2)
 180917c:	dd000415 	stw	r20,16(sp)
 1809180:	2829883a 	mov	r20,r5
 1809184:	81405217 	ldw	r5,328(r16)
 1809188:	dcc00315 	stw	r19,12(sp)
 180918c:	dc800215 	stw	r18,8(sp)
 1809190:	dc400115 	stw	r17,4(sp)
 1809194:	dfc00515 	stw	ra,20(sp)
 1809198:	2023883a 	mov	r17,r4
 180919c:	3027883a 	mov	r19,r6
 18091a0:	3825883a 	mov	r18,r7
 18091a4:	28002526 	beq	r5,zero,180923c <__register_exitproc+0xd4>
 18091a8:	29000117 	ldw	r4,4(r5)
 18091ac:	008007c4 	movi	r2,31
 18091b0:	11002716 	blt	r2,r4,1809250 <__register_exitproc+0xe8>
 18091b4:	8800101e 	bne	r17,zero,18091f8 <__register_exitproc+0x90>
 18091b8:	2105883a 	add	r2,r4,r4
 18091bc:	1085883a 	add	r2,r2,r2
 18091c0:	20c00044 	addi	r3,r4,1
 18091c4:	1145883a 	add	r2,r2,r5
 18091c8:	0009883a 	mov	r4,zero
 18091cc:	15000215 	stw	r20,8(r2)
 18091d0:	28c00115 	stw	r3,4(r5)
 18091d4:	2005883a 	mov	r2,r4
 18091d8:	dfc00517 	ldw	ra,20(sp)
 18091dc:	dd000417 	ldw	r20,16(sp)
 18091e0:	dcc00317 	ldw	r19,12(sp)
 18091e4:	dc800217 	ldw	r18,8(sp)
 18091e8:	dc400117 	ldw	r17,4(sp)
 18091ec:	dc000017 	ldw	r16,0(sp)
 18091f0:	dec00604 	addi	sp,sp,24
 18091f4:	f800283a 	ret
 18091f8:	29802204 	addi	r6,r5,136
 18091fc:	00800044 	movi	r2,1
 1809200:	110e983a 	sll	r7,r2,r4
 1809204:	30c04017 	ldw	r3,256(r6)
 1809208:	2105883a 	add	r2,r4,r4
 180920c:	1085883a 	add	r2,r2,r2
 1809210:	1185883a 	add	r2,r2,r6
 1809214:	19c6b03a 	or	r3,r3,r7
 1809218:	14802015 	stw	r18,128(r2)
 180921c:	14c00015 	stw	r19,0(r2)
 1809220:	00800084 	movi	r2,2
 1809224:	30c04015 	stw	r3,256(r6)
 1809228:	88bfe31e 	bne	r17,r2,18091b8 <__register_exitproc+0x50>
 180922c:	30804117 	ldw	r2,260(r6)
 1809230:	11c4b03a 	or	r2,r2,r7
 1809234:	30804115 	stw	r2,260(r6)
 1809238:	003fdf06 	br	18091b8 <__register_exitproc+0x50>
 180923c:	00806074 	movhi	r2,385
 1809240:	10ad8404 	addi	r2,r2,-18928
 1809244:	100b883a 	mov	r5,r2
 1809248:	80805215 	stw	r2,328(r16)
 180924c:	003fd606 	br	18091a8 <__register_exitproc+0x40>
 1809250:	00800034 	movhi	r2,0
 1809254:	10800004 	addi	r2,r2,0
 1809258:	1000021e 	bne	r2,zero,1809264 <__register_exitproc+0xfc>
 180925c:	013fffc4 	movi	r4,-1
 1809260:	003fdc06 	br	18091d4 <__register_exitproc+0x6c>
 1809264:	01006404 	movi	r4,400
 1809268:	103ee83a 	callr	r2
 180926c:	1007883a 	mov	r3,r2
 1809270:	103ffa26 	beq	r2,zero,180925c <__register_exitproc+0xf4>
 1809274:	80805217 	ldw	r2,328(r16)
 1809278:	180b883a 	mov	r5,r3
 180927c:	18000115 	stw	zero,4(r3)
 1809280:	18800015 	stw	r2,0(r3)
 1809284:	80c05215 	stw	r3,328(r16)
 1809288:	18006215 	stw	zero,392(r3)
 180928c:	18006315 	stw	zero,396(r3)
 1809290:	0009883a 	mov	r4,zero
 1809294:	883fc826 	beq	r17,zero,18091b8 <__register_exitproc+0x50>
 1809298:	003fd706 	br	18091f8 <__register_exitproc+0x90>

0180929c <register_fini>:
 180929c:	f800283a 	ret

018092a0 <__call_exitprocs>:
 18092a0:	00806074 	movhi	r2,385
 18092a4:	10ad1e04 	addi	r2,r2,-19336
 18092a8:	10800017 	ldw	r2,0(r2)
 18092ac:	defff304 	addi	sp,sp,-52
 18092b0:	df000b15 	stw	fp,44(sp)
 18092b4:	d8800115 	stw	r2,4(sp)
 18092b8:	00800034 	movhi	r2,0
 18092bc:	10800004 	addi	r2,r2,0
 18092c0:	1005003a 	cmpeq	r2,r2,zero
 18092c4:	d8800215 	stw	r2,8(sp)
 18092c8:	d8800117 	ldw	r2,4(sp)
 18092cc:	dd400815 	stw	r21,32(sp)
 18092d0:	dd000715 	stw	r20,28(sp)
 18092d4:	10805204 	addi	r2,r2,328
 18092d8:	dfc00c15 	stw	ra,48(sp)
 18092dc:	ddc00a15 	stw	r23,40(sp)
 18092e0:	dd800915 	stw	r22,36(sp)
 18092e4:	dcc00615 	stw	r19,24(sp)
 18092e8:	dc800515 	stw	r18,20(sp)
 18092ec:	dc400415 	stw	r17,16(sp)
 18092f0:	dc000315 	stw	r16,12(sp)
 18092f4:	282b883a 	mov	r21,r5
 18092f8:	2039883a 	mov	fp,r4
 18092fc:	d8800015 	stw	r2,0(sp)
 1809300:	2829003a 	cmpeq	r20,r5,zero
 1809304:	d8800117 	ldw	r2,4(sp)
 1809308:	14405217 	ldw	r17,328(r2)
 180930c:	88001026 	beq	r17,zero,1809350 <__call_exitprocs+0xb0>
 1809310:	ddc00017 	ldw	r23,0(sp)
 1809314:	88800117 	ldw	r2,4(r17)
 1809318:	8c802204 	addi	r18,r17,136
 180931c:	143fffc4 	addi	r16,r2,-1
 1809320:	80000916 	blt	r16,zero,1809348 <__call_exitprocs+0xa8>
 1809324:	05bfffc4 	movi	r22,-1
 1809328:	a000151e 	bne	r20,zero,1809380 <__call_exitprocs+0xe0>
 180932c:	8409883a 	add	r4,r16,r16
 1809330:	2105883a 	add	r2,r4,r4
 1809334:	1485883a 	add	r2,r2,r18
 1809338:	10c02017 	ldw	r3,128(r2)
 180933c:	a8c01126 	beq	r21,r3,1809384 <__call_exitprocs+0xe4>
 1809340:	843fffc4 	addi	r16,r16,-1
 1809344:	85bff81e 	bne	r16,r22,1809328 <__call_exitprocs+0x88>
 1809348:	d8800217 	ldw	r2,8(sp)
 180934c:	10003126 	beq	r2,zero,1809414 <__call_exitprocs+0x174>
 1809350:	dfc00c17 	ldw	ra,48(sp)
 1809354:	df000b17 	ldw	fp,44(sp)
 1809358:	ddc00a17 	ldw	r23,40(sp)
 180935c:	dd800917 	ldw	r22,36(sp)
 1809360:	dd400817 	ldw	r21,32(sp)
 1809364:	dd000717 	ldw	r20,28(sp)
 1809368:	dcc00617 	ldw	r19,24(sp)
 180936c:	dc800517 	ldw	r18,20(sp)
 1809370:	dc400417 	ldw	r17,16(sp)
 1809374:	dc000317 	ldw	r16,12(sp)
 1809378:	dec00d04 	addi	sp,sp,52
 180937c:	f800283a 	ret
 1809380:	8409883a 	add	r4,r16,r16
 1809384:	88c00117 	ldw	r3,4(r17)
 1809388:	2105883a 	add	r2,r4,r4
 180938c:	1445883a 	add	r2,r2,r17
 1809390:	18ffffc4 	addi	r3,r3,-1
 1809394:	11800217 	ldw	r6,8(r2)
 1809398:	1c001526 	beq	r3,r16,18093f0 <__call_exitprocs+0x150>
 180939c:	10000215 	stw	zero,8(r2)
 18093a0:	303fe726 	beq	r6,zero,1809340 <__call_exitprocs+0xa0>
 18093a4:	00c00044 	movi	r3,1
 18093a8:	1c06983a 	sll	r3,r3,r16
 18093ac:	90804017 	ldw	r2,256(r18)
 18093b0:	8cc00117 	ldw	r19,4(r17)
 18093b4:	1884703a 	and	r2,r3,r2
 18093b8:	10001426 	beq	r2,zero,180940c <__call_exitprocs+0x16c>
 18093bc:	90804117 	ldw	r2,260(r18)
 18093c0:	1884703a 	and	r2,r3,r2
 18093c4:	10000c1e 	bne	r2,zero,18093f8 <__call_exitprocs+0x158>
 18093c8:	2105883a 	add	r2,r4,r4
 18093cc:	1485883a 	add	r2,r2,r18
 18093d0:	11400017 	ldw	r5,0(r2)
 18093d4:	e009883a 	mov	r4,fp
 18093d8:	303ee83a 	callr	r6
 18093dc:	88800117 	ldw	r2,4(r17)
 18093e0:	98bfc81e 	bne	r19,r2,1809304 <__call_exitprocs+0x64>
 18093e4:	b8800017 	ldw	r2,0(r23)
 18093e8:	147fd526 	beq	r2,r17,1809340 <__call_exitprocs+0xa0>
 18093ec:	003fc506 	br	1809304 <__call_exitprocs+0x64>
 18093f0:	8c000115 	stw	r16,4(r17)
 18093f4:	003fea06 	br	18093a0 <__call_exitprocs+0x100>
 18093f8:	2105883a 	add	r2,r4,r4
 18093fc:	1485883a 	add	r2,r2,r18
 1809400:	11000017 	ldw	r4,0(r2)
 1809404:	303ee83a 	callr	r6
 1809408:	003ff406 	br	18093dc <__call_exitprocs+0x13c>
 180940c:	303ee83a 	callr	r6
 1809410:	003ff206 	br	18093dc <__call_exitprocs+0x13c>
 1809414:	88800117 	ldw	r2,4(r17)
 1809418:	1000081e 	bne	r2,zero,180943c <__call_exitprocs+0x19c>
 180941c:	89000017 	ldw	r4,0(r17)
 1809420:	20000726 	beq	r4,zero,1809440 <__call_exitprocs+0x1a0>
 1809424:	b9000015 	stw	r4,0(r23)
 1809428:	8809883a 	mov	r4,r17
 180942c:	00000000 	call	0 <__alt_mem_sdram-0x1800000>
 1809430:	bc400017 	ldw	r17,0(r23)
 1809434:	883fb71e 	bne	r17,zero,1809314 <__call_exitprocs+0x74>
 1809438:	003fc506 	br	1809350 <__call_exitprocs+0xb0>
 180943c:	89000017 	ldw	r4,0(r17)
 1809440:	882f883a 	mov	r23,r17
 1809444:	2023883a 	mov	r17,r4
 1809448:	883fb21e 	bne	r17,zero,1809314 <__call_exitprocs+0x74>
 180944c:	003fc006 	br	1809350 <__call_exitprocs+0xb0>

01809450 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
 1809450:	defffd04 	addi	sp,sp,-12
 1809454:	df000215 	stw	fp,8(sp)
 1809458:	df000204 	addi	fp,sp,8
 180945c:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
 1809460:	e0bfff17 	ldw	r2,-4(fp)
 1809464:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 1809468:	e0bffe17 	ldw	r2,-8(fp)
 180946c:	1005003a 	cmpeq	r2,r2,zero
 1809470:	1000021e 	bne	r2,zero,180947c <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
 1809474:	002af070 	cmpltui	zero,zero,43969
 1809478:	00000106 	br	1809480 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
 180947c:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
 1809480:	e037883a 	mov	sp,fp
 1809484:	df000017 	ldw	fp,0(sp)
 1809488:	dec00104 	addi	sp,sp,4
 180948c:	f800283a 	ret

01809490 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 1809490:	defffd04 	addi	sp,sp,-12
 1809494:	dfc00215 	stw	ra,8(sp)
 1809498:	df000115 	stw	fp,4(sp)
 180949c:	df000104 	addi	fp,sp,4
 18094a0:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
 18094a4:	e13fff17 	ldw	r4,-4(fp)
 18094a8:	18094500 	call	1809450 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 18094ac:	003fff06 	br	18094ac <_exit+0x1c>
 18094b0:	0180929c 	xori	r6,zero,586
