ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.arch armv6s-m
  18              		.syntax unified
  19              		.code	16
  20              		.thumb_func
  21              		.fpu softvfp
  23              	MX_GPIO_Init:
  24              	.LFB46:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "os.h"
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 2


  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  44:Core/Src/main.c **** TIM_HandleTypeDef htim16;
  45:Core/Src/main.c **** TIM_HandleTypeDef htim17;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** UART_HandleTypeDef huart2;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/main.c **** void SystemClock_Config(void);
  55:Core/Src/main.c **** static void MX_GPIO_Init(void);
  56:Core/Src/main.c **** static void MX_TIM3_Init(void);
  57:Core/Src/main.c **** static void MX_TIM16_Init(void);
  58:Core/Src/main.c **** static void MX_TIM17_Init(void);
  59:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  60:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  65:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* USER CODE END 0 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /**
  70:Core/Src/main.c ****   * @brief  The application entry point.
  71:Core/Src/main.c ****   * @retval int
  72:Core/Src/main.c ****   */
  73:Core/Src/main.c **** int main(void)
  74:Core/Src/main.c **** {
  75:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE END 1 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  82:Core/Src/main.c ****   HAL_Init();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END Init */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* Configure the system clock */
  89:Core/Src/main.c ****   SystemClock_Config();
  90:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 3


  91:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE END SysInit */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Initialize all configured peripherals */
  96:Core/Src/main.c ****   MX_GPIO_Init();
  97:Core/Src/main.c ****   MX_TIM3_Init();
  98:Core/Src/main.c ****   MX_TIM16_Init();
  99:Core/Src/main.c ****   MX_TIM17_Init();
 100:Core/Src/main.c ****   MX_USART2_UART_Init();
 101:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 102:Core/Src/main.c ****     HAL_TIM_Base_Start_IT(&htim17);
 103:Core/Src/main.c ****     HAL_TIM_Base_Start_IT(&htim16);
 104:Core/Src/main.c **** 	Os_Init_Task();
 105:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 106:Core/Src/main.c ****   Os_Init_Task();
 107:Core/Src/main.c ****   /* USER CODE END 2 */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* Infinite loop */
 110:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 111:Core/Src/main.c ****   while (1)
 112:Core/Src/main.c ****   {
 113:Core/Src/main.c ****     /* USER CODE END WHILE */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 116:Core/Src/main.c ****   }
 117:Core/Src/main.c ****   /* USER CODE END 3 */
 118:Core/Src/main.c **** }
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** /**
 121:Core/Src/main.c ****   * @brief System Clock Configuration
 122:Core/Src/main.c ****   * @retval None
 123:Core/Src/main.c ****   */
 124:Core/Src/main.c **** void SystemClock_Config(void)
 125:Core/Src/main.c **** {
 126:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 127:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 130:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 131:Core/Src/main.c ****   */
 132:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 134:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 139:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 140:Core/Src/main.c ****   {
 141:Core/Src/main.c ****     Error_Handler();
 142:Core/Src/main.c ****   }
 143:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 144:Core/Src/main.c ****   */
 145:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 146:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 147:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 4


 148:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 149:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 152:Core/Src/main.c ****   {
 153:Core/Src/main.c ****     Error_Handler();
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c **** }
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** /**
 158:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 159:Core/Src/main.c ****   * @param None
 160:Core/Src/main.c ****   * @retval None
 161:Core/Src/main.c ****   */
 162:Core/Src/main.c **** static void MX_TIM3_Init(void)
 163:Core/Src/main.c **** {
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 170:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 171:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 176:Core/Src/main.c ****   htim3.Instance = TIM3;
 177:Core/Src/main.c ****   htim3.Init.Prescaler = 47;
 178:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 179:Core/Src/main.c ****   htim3.Init.Period = 999;
 180:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 181:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 182:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 183:Core/Src/main.c ****   {
 184:Core/Src/main.c ****     Error_Handler();
 185:Core/Src/main.c ****   }
 186:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 187:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 188:Core/Src/main.c ****   {
 189:Core/Src/main.c ****     Error_Handler();
 190:Core/Src/main.c ****   }
 191:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 192:Core/Src/main.c ****   {
 193:Core/Src/main.c ****     Error_Handler();
 194:Core/Src/main.c ****   }
 195:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 196:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 197:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 198:Core/Src/main.c ****   {
 199:Core/Src/main.c ****     Error_Handler();
 200:Core/Src/main.c ****   }
 201:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 202:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 203:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 204:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 5


 205:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 206:Core/Src/main.c ****   {
 207:Core/Src/main.c ****     Error_Handler();
 208:Core/Src/main.c ****   }
 209:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 212:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 213:Core/Src/main.c **** 
 214:Core/Src/main.c **** }
 215:Core/Src/main.c **** 
 216:Core/Src/main.c **** /**
 217:Core/Src/main.c ****   * @brief TIM16 Initialization Function
 218:Core/Src/main.c ****   * @param None
 219:Core/Src/main.c ****   * @retval None
 220:Core/Src/main.c ****   */
 221:Core/Src/main.c **** static void MX_TIM16_Init(void)
 222:Core/Src/main.c **** {
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 0 */
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   /* USER CODE END TIM16_Init 0 */
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 1 */
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   /* USER CODE END TIM16_Init 1 */
 231:Core/Src/main.c ****   htim16.Instance = TIM16;
 232:Core/Src/main.c ****   htim16.Init.Prescaler = 47;
 233:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 234:Core/Src/main.c ****   htim16.Init.Period = 100;
 235:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 236:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 237:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 238:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 239:Core/Src/main.c ****   {
 240:Core/Src/main.c ****     Error_Handler();
 241:Core/Src/main.c ****   }
 242:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 2 */
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /* USER CODE END TIM16_Init 2 */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c **** }
 247:Core/Src/main.c **** 
 248:Core/Src/main.c **** /**
 249:Core/Src/main.c ****   * @brief TIM17 Initialization Function
 250:Core/Src/main.c ****   * @param None
 251:Core/Src/main.c ****   * @retval None
 252:Core/Src/main.c ****   */
 253:Core/Src/main.c **** static void MX_TIM17_Init(void)
 254:Core/Src/main.c **** {
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 0 */
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* USER CODE END TIM17_Init 0 */
 259:Core/Src/main.c **** 
 260:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 1 */
 261:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 6


 262:Core/Src/main.c ****   /* USER CODE END TIM17_Init 1 */
 263:Core/Src/main.c ****   htim17.Instance = TIM17;
 264:Core/Src/main.c ****   htim17.Init.Prescaler = 47;
 265:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 266:Core/Src/main.c ****   htim17.Init.Period = 10000;
 267:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 268:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 269:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 270:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 271:Core/Src/main.c ****   {
 272:Core/Src/main.c ****     Error_Handler();
 273:Core/Src/main.c ****   }
 274:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 2 */
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****   /* USER CODE END TIM17_Init 2 */
 277:Core/Src/main.c **** 
 278:Core/Src/main.c **** }
 279:Core/Src/main.c **** 
 280:Core/Src/main.c **** /**
 281:Core/Src/main.c ****   * @brief USART2 Initialization Function
 282:Core/Src/main.c ****   * @param None
 283:Core/Src/main.c ****   * @retval None
 284:Core/Src/main.c ****   */
 285:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 286:Core/Src/main.c **** {
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 289:Core/Src/main.c **** 
 290:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 293:Core/Src/main.c **** 
 294:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 295:Core/Src/main.c ****   huart2.Instance = USART2;
 296:Core/Src/main.c ****   huart2.Init.BaudRate = 38400;
 297:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 298:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 299:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 300:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 301:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 302:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 303:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 304:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 305:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 306:Core/Src/main.c ****   {
 307:Core/Src/main.c ****     Error_Handler();
 308:Core/Src/main.c ****   }
 309:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 312:Core/Src/main.c **** 
 313:Core/Src/main.c **** }
 314:Core/Src/main.c **** 
 315:Core/Src/main.c **** /**
 316:Core/Src/main.c ****   * @brief GPIO Initialization Function
 317:Core/Src/main.c ****   * @param None
 318:Core/Src/main.c ****   * @retval None
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 7


 319:Core/Src/main.c ****   */
 320:Core/Src/main.c **** static void MX_GPIO_Init(void)
 321:Core/Src/main.c **** {
  26              		.loc 1 321 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 4, -16
  34              		.cfi_offset 5, -12
  35              		.cfi_offset 6, -8
  36              		.cfi_offset 14, -4
  37 0002 88B0     		sub	sp, sp, #32
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
 322:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 322 3 view .LVU1
  41              		.loc 1 322 20 is_stmt 0 view .LVU2
  42 0004 1422     		movs	r2, #20
  43 0006 0021     		movs	r1, #0
  44 0008 03A8     		add	r0, sp, #12
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 325:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  47              		.loc 1 325 3 is_stmt 1 view .LVU3
  48              	.LBB4:
  49              		.loc 1 325 3 view .LVU4
  50              		.loc 1 325 3 view .LVU5
  51 000e 224B     		ldr	r3, .L2
  52 0010 5969     		ldr	r1, [r3, #20]
  53 0012 8020     		movs	r0, #128
  54 0014 0003     		lsls	r0, r0, #12
  55 0016 0143     		orrs	r1, r0
  56 0018 5961     		str	r1, [r3, #20]
  57              		.loc 1 325 3 view .LVU6
  58 001a 5A69     		ldr	r2, [r3, #20]
  59 001c 0240     		ands	r2, r0
  60 001e 0092     		str	r2, [sp]
  61              		.loc 1 325 3 view .LVU7
  62 0020 009A     		ldr	r2, [sp]
  63              	.LBE4:
  64              		.loc 1 325 3 view .LVU8
 326:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  65              		.loc 1 326 3 view .LVU9
  66              	.LBB5:
  67              		.loc 1 326 3 view .LVU10
  68              		.loc 1 326 3 view .LVU11
  69 0022 5969     		ldr	r1, [r3, #20]
  70 0024 8020     		movs	r0, #128
  71 0026 C003     		lsls	r0, r0, #15
  72 0028 0143     		orrs	r1, r0
  73 002a 5961     		str	r1, [r3, #20]
  74              		.loc 1 326 3 view .LVU12
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 8


  75 002c 5A69     		ldr	r2, [r3, #20]
  76 002e 0240     		ands	r2, r0
  77 0030 0192     		str	r2, [sp, #4]
  78              		.loc 1 326 3 view .LVU13
  79 0032 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 326 3 view .LVU14
 327:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 327 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 327 3 view .LVU16
  85              		.loc 1 327 3 view .LVU17
  86 0034 5A69     		ldr	r2, [r3, #20]
  87 0036 8021     		movs	r1, #128
  88 0038 8902     		lsls	r1, r1, #10
  89 003a 0A43     		orrs	r2, r1
  90 003c 5A61     		str	r2, [r3, #20]
  91              		.loc 1 327 3 view .LVU18
  92 003e 5B69     		ldr	r3, [r3, #20]
  93 0040 0B40     		ands	r3, r1
  94 0042 0293     		str	r3, [sp, #8]
  95              		.loc 1 327 3 view .LVU19
  96 0044 029B     		ldr	r3, [sp, #8]
  97              	.LBE6:
  98              		.loc 1 327 3 view .LVU20
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 330:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
  99              		.loc 1 330 3 view .LVU21
 100 0046 9026     		movs	r6, #144
 101 0048 F605     		lsls	r6, r6, #23
 102 004a 0022     		movs	r2, #0
 103 004c 2021     		movs	r1, #32
 104 004e 3000     		movs	r0, r6
 105 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
 106              	.LVL1:
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 333:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 107              		.loc 1 333 3 view .LVU22
 108              		.loc 1 333 23 is_stmt 0 view .LVU23
 109 0054 8023     		movs	r3, #128
 110 0056 9B01     		lsls	r3, r3, #6
 111 0058 0393     		str	r3, [sp, #12]
 334:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 112              		.loc 1 334 3 is_stmt 1 view .LVU24
 113              		.loc 1 334 24 is_stmt 0 view .LVU25
 114 005a 104B     		ldr	r3, .L2+4
 115 005c 0493     		str	r3, [sp, #16]
 335:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 116              		.loc 1 335 3 is_stmt 1 view .LVU26
 117              		.loc 1 335 24 is_stmt 0 view .LVU27
 118 005e 0024     		movs	r4, #0
 119 0060 0594     		str	r4, [sp, #20]
 336:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 120              		.loc 1 336 3 is_stmt 1 view .LVU28
 121 0062 0F4D     		ldr	r5, .L2+8
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 9


 122 0064 03A9     		add	r1, sp, #12
 123 0066 2800     		movs	r0, r5
 124 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 125              	.LVL2:
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 339:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 126              		.loc 1 339 3 view .LVU29
 127              		.loc 1 339 23 is_stmt 0 view .LVU30
 128 006c 2023     		movs	r3, #32
 129 006e 0393     		str	r3, [sp, #12]
 340:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 130              		.loc 1 340 3 is_stmt 1 view .LVU31
 131              		.loc 1 340 24 is_stmt 0 view .LVU32
 132 0070 1F3B     		subs	r3, r3, #31
 133 0072 0493     		str	r3, [sp, #16]
 341:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 134              		.loc 1 341 3 is_stmt 1 view .LVU33
 135              		.loc 1 341 24 is_stmt 0 view .LVU34
 136 0074 0594     		str	r4, [sp, #20]
 342:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 137              		.loc 1 342 3 is_stmt 1 view .LVU35
 138              		.loc 1 342 25 is_stmt 0 view .LVU36
 139 0076 0694     		str	r4, [sp, #24]
 343:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 140              		.loc 1 343 3 is_stmt 1 view .LVU37
 141 0078 03A9     		add	r1, sp, #12
 142 007a 3000     		movs	r0, r6
 143 007c FFF7FEFF 		bl	HAL_GPIO_Init
 144              	.LVL3:
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /*Configure GPIO pin : PC12 */
 346:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12;
 145              		.loc 1 346 3 view .LVU38
 146              		.loc 1 346 23 is_stmt 0 view .LVU39
 147 0080 8023     		movs	r3, #128
 148 0082 5B01     		lsls	r3, r3, #5
 149 0084 0393     		str	r3, [sp, #12]
 347:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 150              		.loc 1 347 3 is_stmt 1 view .LVU40
 151              		.loc 1 347 24 is_stmt 0 view .LVU41
 152 0086 0494     		str	r4, [sp, #16]
 348:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 153              		.loc 1 348 3 is_stmt 1 view .LVU42
 154              		.loc 1 348 24 is_stmt 0 view .LVU43
 155 0088 0594     		str	r4, [sp, #20]
 349:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 156              		.loc 1 349 3 is_stmt 1 view .LVU44
 157 008a 03A9     		add	r1, sp, #12
 158 008c 2800     		movs	r0, r5
 159 008e FFF7FEFF 		bl	HAL_GPIO_Init
 160              	.LVL4:
 350:Core/Src/main.c **** 
 351:Core/Src/main.c **** }
 161              		.loc 1 351 1 is_stmt 0 view .LVU45
 162 0092 08B0     		add	sp, sp, #32
 163              		@ sp needed
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 10


 164 0094 70BD     		pop	{r4, r5, r6, pc}
 165              	.L3:
 166 0096 C046     		.align	2
 167              	.L2:
 168 0098 00100240 		.word	1073876992
 169 009c 00002110 		.word	270598144
 170 00a0 00080048 		.word	1207961600
 171              		.cfi_endproc
 172              	.LFE46:
 174              		.section	.text.Error_Handler,"ax",%progbits
 175              		.align	1
 176              		.global	Error_Handler
 177              		.syntax unified
 178              		.code	16
 179              		.thumb_func
 180              		.fpu softvfp
 182              	Error_Handler:
 183              	.LFB47:
 352:Core/Src/main.c **** 
 353:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 354:Core/Src/main.c **** 
 355:Core/Src/main.c **** /* USER CODE END 4 */
 356:Core/Src/main.c **** 
 357:Core/Src/main.c **** /**
 358:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 359:Core/Src/main.c ****   * @retval None
 360:Core/Src/main.c ****   */
 361:Core/Src/main.c **** void Error_Handler(void)
 362:Core/Src/main.c **** {
 184              		.loc 1 362 1 is_stmt 1 view -0
 185              		.cfi_startproc
 186              		@ Volatile: function does not return.
 187              		@ args = 0, pretend = 0, frame = 0
 188              		@ frame_needed = 0, uses_anonymous_args = 0
 189              		@ link register save eliminated.
 363:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 364:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 365:Core/Src/main.c ****   __disable_irq();
 190              		.loc 1 365 3 view .LVU47
 191              	.LBB7:
 192              	.LBI7:
 193              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 11


  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 12


  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 13


 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 194              		.loc 2 140 27 view .LVU48
 195              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 196              		.loc 2 142 3 view .LVU49
 197              		.syntax divided
 198              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 199 0000 72B6     		cpsid i
 200              	@ 0 "" 2
 201              		.thumb
 202              		.syntax unified
 203              	.L5:
 204              	.LBE8:
 205              	.LBE7:
 366:Core/Src/main.c ****   while (1)
 206              		.loc 1 366 3 discriminator 1 view .LVU50
 367:Core/Src/main.c ****   {
 368:Core/Src/main.c ****   }
 207              		.loc 1 368 3 discriminator 1 view .LVU51
 366:Core/Src/main.c ****   while (1)
 208              		.loc 1 366 9 discriminator 1 view .LVU52
 209 0002 FEE7     		b	.L5
 210              		.cfi_endproc
 211              	.LFE47:
 213              		.section	.text.MX_TIM3_Init,"ax",%progbits
 214              		.align	1
 215              		.syntax unified
 216              		.code	16
 217              		.thumb_func
 218              		.fpu softvfp
 220              	MX_TIM3_Init:
 221              	.LFB42:
 163:Core/Src/main.c **** 
 222              		.loc 1 163 1 view -0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 56
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 226 0000 00B5     		push	{lr}
 227              	.LCFI2:
 228              		.cfi_def_cfa_offset 4
 229              		.cfi_offset 14, -4
 230 0002 8FB0     		sub	sp, sp, #60
 231              	.LCFI3:
 232              		.cfi_def_cfa_offset 64
 169:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 233              		.loc 1 169 3 view .LVU54
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 14


 169:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 234              		.loc 1 169 26 is_stmt 0 view .LVU55
 235 0004 1022     		movs	r2, #16
 236 0006 0021     		movs	r1, #0
 237 0008 0AA8     		add	r0, sp, #40
 238 000a FFF7FEFF 		bl	memset
 239              	.LVL5:
 170:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 240              		.loc 1 170 3 is_stmt 1 view .LVU56
 170:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 241              		.loc 1 170 27 is_stmt 0 view .LVU57
 242 000e 0822     		movs	r2, #8
 243 0010 0021     		movs	r1, #0
 244 0012 08A8     		add	r0, sp, #32
 245 0014 FFF7FEFF 		bl	memset
 246              	.LVL6:
 171:Core/Src/main.c **** 
 247              		.loc 1 171 3 is_stmt 1 view .LVU58
 171:Core/Src/main.c **** 
 248              		.loc 1 171 22 is_stmt 0 view .LVU59
 249 0018 1C22     		movs	r2, #28
 250 001a 0021     		movs	r1, #0
 251 001c 01A8     		add	r0, sp, #4
 252 001e FFF7FEFF 		bl	memset
 253              	.LVL7:
 176:Core/Src/main.c ****   htim3.Init.Prescaler = 47;
 254              		.loc 1 176 3 is_stmt 1 view .LVU60
 176:Core/Src/main.c ****   htim3.Init.Prescaler = 47;
 255              		.loc 1 176 18 is_stmt 0 view .LVU61
 256 0022 2148     		ldr	r0, .L17
 257 0024 214B     		ldr	r3, .L17+4
 258 0026 0360     		str	r3, [r0]
 177:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 259              		.loc 1 177 3 is_stmt 1 view .LVU62
 177:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 260              		.loc 1 177 24 is_stmt 0 view .LVU63
 261 0028 2F23     		movs	r3, #47
 262 002a 4360     		str	r3, [r0, #4]
 178:Core/Src/main.c ****   htim3.Init.Period = 999;
 263              		.loc 1 178 3 is_stmt 1 view .LVU64
 178:Core/Src/main.c ****   htim3.Init.Period = 999;
 264              		.loc 1 178 26 is_stmt 0 view .LVU65
 265 002c 0023     		movs	r3, #0
 266 002e 8360     		str	r3, [r0, #8]
 179:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 267              		.loc 1 179 3 is_stmt 1 view .LVU66
 179:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 268              		.loc 1 179 21 is_stmt 0 view .LVU67
 269 0030 1F4A     		ldr	r2, .L17+8
 270 0032 C260     		str	r2, [r0, #12]
 180:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 271              		.loc 1 180 3 is_stmt 1 view .LVU68
 180:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 272              		.loc 1 180 28 is_stmt 0 view .LVU69
 273 0034 0361     		str	r3, [r0, #16]
 181:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 274              		.loc 1 181 3 is_stmt 1 view .LVU70
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 15


 181:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 275              		.loc 1 181 32 is_stmt 0 view .LVU71
 276 0036 8361     		str	r3, [r0, #24]
 182:Core/Src/main.c ****   {
 277              		.loc 1 182 3 is_stmt 1 view .LVU72
 182:Core/Src/main.c ****   {
 278              		.loc 1 182 7 is_stmt 0 view .LVU73
 279 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 280              	.LVL8:
 182:Core/Src/main.c ****   {
 281              		.loc 1 182 6 view .LVU74
 282 003c 0028     		cmp	r0, #0
 283 003e 28D1     		bne	.L12
 186:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 284              		.loc 1 186 3 is_stmt 1 view .LVU75
 186:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 285              		.loc 1 186 34 is_stmt 0 view .LVU76
 286 0040 8023     		movs	r3, #128
 287 0042 5B01     		lsls	r3, r3, #5
 288 0044 0A93     		str	r3, [sp, #40]
 187:Core/Src/main.c ****   {
 289              		.loc 1 187 3 is_stmt 1 view .LVU77
 187:Core/Src/main.c ****   {
 290              		.loc 1 187 7 is_stmt 0 view .LVU78
 291 0046 0AA9     		add	r1, sp, #40
 292 0048 1748     		ldr	r0, .L17
 293 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 294              	.LVL9:
 187:Core/Src/main.c ****   {
 295              		.loc 1 187 6 view .LVU79
 296 004e 0028     		cmp	r0, #0
 297 0050 21D1     		bne	.L13
 191:Core/Src/main.c ****   {
 298              		.loc 1 191 3 is_stmt 1 view .LVU80
 191:Core/Src/main.c ****   {
 299              		.loc 1 191 7 is_stmt 0 view .LVU81
 300 0052 1548     		ldr	r0, .L17
 301 0054 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 302              	.LVL10:
 191:Core/Src/main.c ****   {
 303              		.loc 1 191 6 view .LVU82
 304 0058 0028     		cmp	r0, #0
 305 005a 1ED1     		bne	.L14
 195:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 306              		.loc 1 195 3 is_stmt 1 view .LVU83
 195:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 307              		.loc 1 195 37 is_stmt 0 view .LVU84
 308 005c 0023     		movs	r3, #0
 309 005e 0893     		str	r3, [sp, #32]
 196:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 310              		.loc 1 196 3 is_stmt 1 view .LVU85
 196:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 311              		.loc 1 196 33 is_stmt 0 view .LVU86
 312 0060 0993     		str	r3, [sp, #36]
 197:Core/Src/main.c ****   {
 313              		.loc 1 197 3 is_stmt 1 view .LVU87
 197:Core/Src/main.c ****   {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 16


 314              		.loc 1 197 7 is_stmt 0 view .LVU88
 315 0062 08A9     		add	r1, sp, #32
 316 0064 1048     		ldr	r0, .L17
 317 0066 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 318              	.LVL11:
 197:Core/Src/main.c ****   {
 319              		.loc 1 197 6 view .LVU89
 320 006a 0028     		cmp	r0, #0
 321 006c 17D1     		bne	.L15
 201:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 322              		.loc 1 201 3 is_stmt 1 view .LVU90
 201:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 323              		.loc 1 201 20 is_stmt 0 view .LVU91
 324 006e 6023     		movs	r3, #96
 325 0070 0193     		str	r3, [sp, #4]
 202:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 326              		.loc 1 202 3 is_stmt 1 view .LVU92
 202:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 327              		.loc 1 202 19 is_stmt 0 view .LVU93
 328 0072 0023     		movs	r3, #0
 329 0074 0293     		str	r3, [sp, #8]
 203:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 330              		.loc 1 203 3 is_stmt 1 view .LVU94
 203:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 331              		.loc 1 203 24 is_stmt 0 view .LVU95
 332 0076 0393     		str	r3, [sp, #12]
 204:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 333              		.loc 1 204 3 is_stmt 1 view .LVU96
 204:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 334              		.loc 1 204 24 is_stmt 0 view .LVU97
 335 0078 0593     		str	r3, [sp, #20]
 205:Core/Src/main.c ****   {
 336              		.loc 1 205 3 is_stmt 1 view .LVU98
 205:Core/Src/main.c ****   {
 337              		.loc 1 205 7 is_stmt 0 view .LVU99
 338 007a 0022     		movs	r2, #0
 339 007c 01A9     		add	r1, sp, #4
 340 007e 0A48     		ldr	r0, .L17
 341 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 342              	.LVL12:
 205:Core/Src/main.c ****   {
 343              		.loc 1 205 6 view .LVU100
 344 0084 0028     		cmp	r0, #0
 345 0086 0CD1     		bne	.L16
 212:Core/Src/main.c **** 
 346              		.loc 1 212 3 is_stmt 1 view .LVU101
 347 0088 0748     		ldr	r0, .L17
 348 008a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 349              	.LVL13:
 214:Core/Src/main.c **** 
 350              		.loc 1 214 1 is_stmt 0 view .LVU102
 351 008e 0FB0     		add	sp, sp, #60
 352              		@ sp needed
 353 0090 00BD     		pop	{pc}
 354              	.L12:
 184:Core/Src/main.c ****   }
 355              		.loc 1 184 5 is_stmt 1 view .LVU103
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 17


 356 0092 FFF7FEFF 		bl	Error_Handler
 357              	.LVL14:
 358              	.L13:
 189:Core/Src/main.c ****   }
 359              		.loc 1 189 5 view .LVU104
 360 0096 FFF7FEFF 		bl	Error_Handler
 361              	.LVL15:
 362              	.L14:
 193:Core/Src/main.c ****   }
 363              		.loc 1 193 5 view .LVU105
 364 009a FFF7FEFF 		bl	Error_Handler
 365              	.LVL16:
 366              	.L15:
 199:Core/Src/main.c ****   }
 367              		.loc 1 199 5 view .LVU106
 368 009e FFF7FEFF 		bl	Error_Handler
 369              	.LVL17:
 370              	.L16:
 207:Core/Src/main.c ****   }
 371              		.loc 1 207 5 view .LVU107
 372 00a2 FFF7FEFF 		bl	Error_Handler
 373              	.LVL18:
 374              	.L18:
 375 00a6 C046     		.align	2
 376              	.L17:
 377 00a8 00000000 		.word	htim3
 378 00ac 00040040 		.word	1073742848
 379 00b0 E7030000 		.word	999
 380              		.cfi_endproc
 381              	.LFE42:
 383              		.section	.text.MX_TIM16_Init,"ax",%progbits
 384              		.align	1
 385              		.syntax unified
 386              		.code	16
 387              		.thumb_func
 388              		.fpu softvfp
 390              	MX_TIM16_Init:
 391              	.LFB43:
 222:Core/Src/main.c **** 
 392              		.loc 1 222 1 view -0
 393              		.cfi_startproc
 394              		@ args = 0, pretend = 0, frame = 0
 395              		@ frame_needed = 0, uses_anonymous_args = 0
 396 0000 10B5     		push	{r4, lr}
 397              	.LCFI4:
 398              		.cfi_def_cfa_offset 8
 399              		.cfi_offset 4, -8
 400              		.cfi_offset 14, -4
 231:Core/Src/main.c ****   htim16.Init.Prescaler = 47;
 401              		.loc 1 231 3 view .LVU109
 231:Core/Src/main.c ****   htim16.Init.Prescaler = 47;
 402              		.loc 1 231 19 is_stmt 0 view .LVU110
 403 0002 0948     		ldr	r0, .L22
 404 0004 094B     		ldr	r3, .L22+4
 405 0006 0360     		str	r3, [r0]
 232:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 406              		.loc 1 232 3 is_stmt 1 view .LVU111
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 18


 232:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 407              		.loc 1 232 25 is_stmt 0 view .LVU112
 408 0008 2F23     		movs	r3, #47
 409 000a 4360     		str	r3, [r0, #4]
 233:Core/Src/main.c ****   htim16.Init.Period = 100;
 410              		.loc 1 233 3 is_stmt 1 view .LVU113
 233:Core/Src/main.c ****   htim16.Init.Period = 100;
 411              		.loc 1 233 27 is_stmt 0 view .LVU114
 412 000c 0023     		movs	r3, #0
 413 000e 8360     		str	r3, [r0, #8]
 234:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 414              		.loc 1 234 3 is_stmt 1 view .LVU115
 234:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 415              		.loc 1 234 22 is_stmt 0 view .LVU116
 416 0010 6422     		movs	r2, #100
 417 0012 C260     		str	r2, [r0, #12]
 235:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 418              		.loc 1 235 3 is_stmt 1 view .LVU117
 235:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 419              		.loc 1 235 29 is_stmt 0 view .LVU118
 420 0014 0361     		str	r3, [r0, #16]
 236:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 421              		.loc 1 236 3 is_stmt 1 view .LVU119
 236:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 422              		.loc 1 236 33 is_stmt 0 view .LVU120
 423 0016 4361     		str	r3, [r0, #20]
 237:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 424              		.loc 1 237 3 is_stmt 1 view .LVU121
 237:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 425              		.loc 1 237 33 is_stmt 0 view .LVU122
 426 0018 8361     		str	r3, [r0, #24]
 238:Core/Src/main.c ****   {
 427              		.loc 1 238 3 is_stmt 1 view .LVU123
 238:Core/Src/main.c ****   {
 428              		.loc 1 238 7 is_stmt 0 view .LVU124
 429 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 430              	.LVL19:
 238:Core/Src/main.c ****   {
 431              		.loc 1 238 6 view .LVU125
 432 001e 0028     		cmp	r0, #0
 433 0020 00D1     		bne	.L21
 246:Core/Src/main.c **** 
 434              		.loc 1 246 1 view .LVU126
 435              		@ sp needed
 436 0022 10BD     		pop	{r4, pc}
 437              	.L21:
 240:Core/Src/main.c ****   }
 438              		.loc 1 240 5 is_stmt 1 view .LVU127
 439 0024 FFF7FEFF 		bl	Error_Handler
 440              	.LVL20:
 441              	.L23:
 442              		.align	2
 443              	.L22:
 444 0028 00000000 		.word	htim16
 445 002c 00440140 		.word	1073824768
 446              		.cfi_endproc
 447              	.LFE43:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 19


 449              		.section	.text.MX_TIM17_Init,"ax",%progbits
 450              		.align	1
 451              		.syntax unified
 452              		.code	16
 453              		.thumb_func
 454              		.fpu softvfp
 456              	MX_TIM17_Init:
 457              	.LFB44:
 254:Core/Src/main.c **** 
 458              		.loc 1 254 1 view -0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462 0000 10B5     		push	{r4, lr}
 463              	.LCFI5:
 464              		.cfi_def_cfa_offset 8
 465              		.cfi_offset 4, -8
 466              		.cfi_offset 14, -4
 263:Core/Src/main.c ****   htim17.Init.Prescaler = 47;
 467              		.loc 1 263 3 view .LVU129
 263:Core/Src/main.c ****   htim17.Init.Prescaler = 47;
 468              		.loc 1 263 19 is_stmt 0 view .LVU130
 469 0002 0948     		ldr	r0, .L27
 470 0004 094B     		ldr	r3, .L27+4
 471 0006 0360     		str	r3, [r0]
 264:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 472              		.loc 1 264 3 is_stmt 1 view .LVU131
 264:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 473              		.loc 1 264 25 is_stmt 0 view .LVU132
 474 0008 2F23     		movs	r3, #47
 475 000a 4360     		str	r3, [r0, #4]
 265:Core/Src/main.c ****   htim17.Init.Period = 10000;
 476              		.loc 1 265 3 is_stmt 1 view .LVU133
 265:Core/Src/main.c ****   htim17.Init.Period = 10000;
 477              		.loc 1 265 27 is_stmt 0 view .LVU134
 478 000c 0023     		movs	r3, #0
 479 000e 8360     		str	r3, [r0, #8]
 266:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 480              		.loc 1 266 3 is_stmt 1 view .LVU135
 266:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 481              		.loc 1 266 22 is_stmt 0 view .LVU136
 482 0010 074A     		ldr	r2, .L27+8
 483 0012 C260     		str	r2, [r0, #12]
 267:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 484              		.loc 1 267 3 is_stmt 1 view .LVU137
 267:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 485              		.loc 1 267 29 is_stmt 0 view .LVU138
 486 0014 0361     		str	r3, [r0, #16]
 268:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 487              		.loc 1 268 3 is_stmt 1 view .LVU139
 268:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 488              		.loc 1 268 33 is_stmt 0 view .LVU140
 489 0016 4361     		str	r3, [r0, #20]
 269:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 490              		.loc 1 269 3 is_stmt 1 view .LVU141
 269:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 491              		.loc 1 269 33 is_stmt 0 view .LVU142
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 20


 492 0018 8361     		str	r3, [r0, #24]
 270:Core/Src/main.c ****   {
 493              		.loc 1 270 3 is_stmt 1 view .LVU143
 270:Core/Src/main.c ****   {
 494              		.loc 1 270 7 is_stmt 0 view .LVU144
 495 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 496              	.LVL21:
 270:Core/Src/main.c ****   {
 497              		.loc 1 270 6 view .LVU145
 498 001e 0028     		cmp	r0, #0
 499 0020 00D1     		bne	.L26
 278:Core/Src/main.c **** 
 500              		.loc 1 278 1 view .LVU146
 501              		@ sp needed
 502 0022 10BD     		pop	{r4, pc}
 503              	.L26:
 272:Core/Src/main.c ****   }
 504              		.loc 1 272 5 is_stmt 1 view .LVU147
 505 0024 FFF7FEFF 		bl	Error_Handler
 506              	.LVL22:
 507              	.L28:
 508              		.align	2
 509              	.L27:
 510 0028 00000000 		.word	htim17
 511 002c 00480140 		.word	1073825792
 512 0030 10270000 		.word	10000
 513              		.cfi_endproc
 514              	.LFE44:
 516              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 517              		.align	1
 518              		.syntax unified
 519              		.code	16
 520              		.thumb_func
 521              		.fpu softvfp
 523              	MX_USART2_UART_Init:
 524              	.LFB45:
 286:Core/Src/main.c **** 
 525              		.loc 1 286 1 view -0
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 0
 528              		@ frame_needed = 0, uses_anonymous_args = 0
 529 0000 10B5     		push	{r4, lr}
 530              	.LCFI6:
 531              		.cfi_def_cfa_offset 8
 532              		.cfi_offset 4, -8
 533              		.cfi_offset 14, -4
 295:Core/Src/main.c ****   huart2.Init.BaudRate = 38400;
 534              		.loc 1 295 3 view .LVU149
 295:Core/Src/main.c ****   huart2.Init.BaudRate = 38400;
 535              		.loc 1 295 19 is_stmt 0 view .LVU150
 536 0002 0B48     		ldr	r0, .L32
 537 0004 0B4B     		ldr	r3, .L32+4
 538 0006 0360     		str	r3, [r0]
 296:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 539              		.loc 1 296 3 is_stmt 1 view .LVU151
 296:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 540              		.loc 1 296 24 is_stmt 0 view .LVU152
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 21


 541 0008 9623     		movs	r3, #150
 542 000a 1B02     		lsls	r3, r3, #8
 543 000c 4360     		str	r3, [r0, #4]
 297:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 544              		.loc 1 297 3 is_stmt 1 view .LVU153
 297:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 545              		.loc 1 297 26 is_stmt 0 view .LVU154
 546 000e 0023     		movs	r3, #0
 547 0010 8360     		str	r3, [r0, #8]
 298:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 548              		.loc 1 298 3 is_stmt 1 view .LVU155
 298:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 549              		.loc 1 298 24 is_stmt 0 view .LVU156
 550 0012 C360     		str	r3, [r0, #12]
 299:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 551              		.loc 1 299 3 is_stmt 1 view .LVU157
 299:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 552              		.loc 1 299 22 is_stmt 0 view .LVU158
 553 0014 0361     		str	r3, [r0, #16]
 300:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 554              		.loc 1 300 3 is_stmt 1 view .LVU159
 300:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 555              		.loc 1 300 20 is_stmt 0 view .LVU160
 556 0016 0C22     		movs	r2, #12
 557 0018 4261     		str	r2, [r0, #20]
 301:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 558              		.loc 1 301 3 is_stmt 1 view .LVU161
 301:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 559              		.loc 1 301 25 is_stmt 0 view .LVU162
 560 001a 8361     		str	r3, [r0, #24]
 302:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 561              		.loc 1 302 3 is_stmt 1 view .LVU163
 302:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 562              		.loc 1 302 28 is_stmt 0 view .LVU164
 563 001c C361     		str	r3, [r0, #28]
 303:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 564              		.loc 1 303 3 is_stmt 1 view .LVU165
 303:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 565              		.loc 1 303 30 is_stmt 0 view .LVU166
 566 001e 0362     		str	r3, [r0, #32]
 304:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 567              		.loc 1 304 3 is_stmt 1 view .LVU167
 304:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 568              		.loc 1 304 38 is_stmt 0 view .LVU168
 569 0020 4362     		str	r3, [r0, #36]
 305:Core/Src/main.c ****   {
 570              		.loc 1 305 3 is_stmt 1 view .LVU169
 305:Core/Src/main.c ****   {
 571              		.loc 1 305 7 is_stmt 0 view .LVU170
 572 0022 FFF7FEFF 		bl	HAL_UART_Init
 573              	.LVL23:
 305:Core/Src/main.c ****   {
 574              		.loc 1 305 6 view .LVU171
 575 0026 0028     		cmp	r0, #0
 576 0028 00D1     		bne	.L31
 313:Core/Src/main.c **** 
 577              		.loc 1 313 1 view .LVU172
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 22


 578              		@ sp needed
 579 002a 10BD     		pop	{r4, pc}
 580              	.L31:
 307:Core/Src/main.c ****   }
 581              		.loc 1 307 5 is_stmt 1 view .LVU173
 582 002c FFF7FEFF 		bl	Error_Handler
 583              	.LVL24:
 584              	.L33:
 585              		.align	2
 586              	.L32:
 587 0030 00000000 		.word	huart2
 588 0034 00440040 		.word	1073759232
 589              		.cfi_endproc
 590              	.LFE45:
 592              		.section	.text.SystemClock_Config,"ax",%progbits
 593              		.align	1
 594              		.global	SystemClock_Config
 595              		.syntax unified
 596              		.code	16
 597              		.thumb_func
 598              		.fpu softvfp
 600              	SystemClock_Config:
 601              	.LFB41:
 125:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 602              		.loc 1 125 1 view -0
 603              		.cfi_startproc
 604              		@ args = 0, pretend = 0, frame = 64
 605              		@ frame_needed = 0, uses_anonymous_args = 0
 606 0000 00B5     		push	{lr}
 607              	.LCFI7:
 608              		.cfi_def_cfa_offset 4
 609              		.cfi_offset 14, -4
 610 0002 91B0     		sub	sp, sp, #68
 611              	.LCFI8:
 612              		.cfi_def_cfa_offset 72
 126:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 613              		.loc 1 126 3 view .LVU175
 126:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 614              		.loc 1 126 22 is_stmt 0 view .LVU176
 615 0004 3022     		movs	r2, #48
 616 0006 0021     		movs	r1, #0
 617 0008 04A8     		add	r0, sp, #16
 618 000a FFF7FEFF 		bl	memset
 619              	.LVL25:
 127:Core/Src/main.c **** 
 620              		.loc 1 127 3 is_stmt 1 view .LVU177
 127:Core/Src/main.c **** 
 621              		.loc 1 127 22 is_stmt 0 view .LVU178
 622 000e 1022     		movs	r2, #16
 623 0010 0021     		movs	r1, #0
 624 0012 6846     		mov	r0, sp
 625 0014 FFF7FEFF 		bl	memset
 626              	.LVL26:
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 627              		.loc 1 132 3 is_stmt 1 view .LVU179
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 628              		.loc 1 132 36 is_stmt 0 view .LVU180
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 23


 629 0018 0223     		movs	r3, #2
 630 001a 0493     		str	r3, [sp, #16]
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 631              		.loc 1 133 3 is_stmt 1 view .LVU181
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 632              		.loc 1 133 30 is_stmt 0 view .LVU182
 633 001c 0122     		movs	r2, #1
 634 001e 0792     		str	r2, [sp, #28]
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 635              		.loc 1 134 3 is_stmt 1 view .LVU183
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 636              		.loc 1 134 41 is_stmt 0 view .LVU184
 637 0020 0F32     		adds	r2, r2, #15
 638 0022 0892     		str	r2, [sp, #32]
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 639              		.loc 1 135 3 is_stmt 1 view .LVU185
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 640              		.loc 1 135 34 is_stmt 0 view .LVU186
 641 0024 0C93     		str	r3, [sp, #48]
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 642              		.loc 1 136 3 is_stmt 1 view .LVU187
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 643              		.loc 1 136 35 is_stmt 0 view .LVU188
 644 0026 8023     		movs	r3, #128
 645 0028 1B02     		lsls	r3, r3, #8
 646 002a 0D93     		str	r3, [sp, #52]
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 647              		.loc 1 137 3 is_stmt 1 view .LVU189
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 648              		.loc 1 137 32 is_stmt 0 view .LVU190
 649 002c 8023     		movs	r3, #128
 650 002e 5B03     		lsls	r3, r3, #13
 651 0030 0E93     		str	r3, [sp, #56]
 138:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 652              		.loc 1 138 3 is_stmt 1 view .LVU191
 139:Core/Src/main.c ****   {
 653              		.loc 1 139 3 view .LVU192
 139:Core/Src/main.c ****   {
 654              		.loc 1 139 7 is_stmt 0 view .LVU193
 655 0032 04A8     		add	r0, sp, #16
 656 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 657              	.LVL27:
 139:Core/Src/main.c ****   {
 658              		.loc 1 139 6 view .LVU194
 659 0038 0028     		cmp	r0, #0
 660 003a 0ED1     		bne	.L37
 145:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 661              		.loc 1 145 3 is_stmt 1 view .LVU195
 145:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 662              		.loc 1 145 31 is_stmt 0 view .LVU196
 663 003c 0723     		movs	r3, #7
 664 003e 0093     		str	r3, [sp]
 147:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 665              		.loc 1 147 3 is_stmt 1 view .LVU197
 147:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 666              		.loc 1 147 34 is_stmt 0 view .LVU198
 667 0040 053B     		subs	r3, r3, #5
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 24


 668 0042 0193     		str	r3, [sp, #4]
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 669              		.loc 1 148 3 is_stmt 1 view .LVU199
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 670              		.loc 1 148 35 is_stmt 0 view .LVU200
 671 0044 0023     		movs	r3, #0
 672 0046 0293     		str	r3, [sp, #8]
 149:Core/Src/main.c **** 
 673              		.loc 1 149 3 is_stmt 1 view .LVU201
 149:Core/Src/main.c **** 
 674              		.loc 1 149 36 is_stmt 0 view .LVU202
 675 0048 0393     		str	r3, [sp, #12]
 151:Core/Src/main.c ****   {
 676              		.loc 1 151 3 is_stmt 1 view .LVU203
 151:Core/Src/main.c ****   {
 677              		.loc 1 151 7 is_stmt 0 view .LVU204
 678 004a 0121     		movs	r1, #1
 679 004c 6846     		mov	r0, sp
 680 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 681              	.LVL28:
 151:Core/Src/main.c ****   {
 682              		.loc 1 151 6 view .LVU205
 683 0052 0028     		cmp	r0, #0
 684 0054 03D1     		bne	.L38
 155:Core/Src/main.c **** 
 685              		.loc 1 155 1 view .LVU206
 686 0056 11B0     		add	sp, sp, #68
 687              		@ sp needed
 688 0058 00BD     		pop	{pc}
 689              	.L37:
 141:Core/Src/main.c ****   }
 690              		.loc 1 141 5 is_stmt 1 view .LVU207
 691 005a FFF7FEFF 		bl	Error_Handler
 692              	.LVL29:
 693              	.L38:
 153:Core/Src/main.c ****   }
 694              		.loc 1 153 5 view .LVU208
 695 005e FFF7FEFF 		bl	Error_Handler
 696              	.LVL30:
 697              		.cfi_endproc
 698              	.LFE41:
 700              		.section	.text.main,"ax",%progbits
 701              		.align	1
 702              		.global	main
 703              		.syntax unified
 704              		.code	16
 705              		.thumb_func
 706              		.fpu softvfp
 708              	main:
 709              	.LFB40:
  74:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 710              		.loc 1 74 1 view -0
 711              		.cfi_startproc
 712              		@ Volatile: function does not return.
 713              		@ args = 0, pretend = 0, frame = 0
 714              		@ frame_needed = 0, uses_anonymous_args = 0
 715 0000 10B5     		push	{r4, lr}
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 25


 716              	.LCFI9:
 717              		.cfi_def_cfa_offset 8
 718              		.cfi_offset 4, -8
 719              		.cfi_offset 14, -4
  82:Core/Src/main.c **** 
 720              		.loc 1 82 3 view .LVU210
 721 0002 FFF7FEFF 		bl	HAL_Init
 722              	.LVL31:
  89:Core/Src/main.c **** 
 723              		.loc 1 89 3 view .LVU211
 724 0006 FFF7FEFF 		bl	SystemClock_Config
 725              	.LVL32:
  96:Core/Src/main.c ****   MX_TIM3_Init();
 726              		.loc 1 96 3 view .LVU212
 727 000a FFF7FEFF 		bl	MX_GPIO_Init
 728              	.LVL33:
  97:Core/Src/main.c ****   MX_TIM16_Init();
 729              		.loc 1 97 3 view .LVU213
 730 000e FFF7FEFF 		bl	MX_TIM3_Init
 731              	.LVL34:
  98:Core/Src/main.c ****   MX_TIM17_Init();
 732              		.loc 1 98 3 view .LVU214
 733 0012 FFF7FEFF 		bl	MX_TIM16_Init
 734              	.LVL35:
  99:Core/Src/main.c ****   MX_USART2_UART_Init();
 735              		.loc 1 99 3 view .LVU215
 736 0016 FFF7FEFF 		bl	MX_TIM17_Init
 737              	.LVL36:
 100:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 738              		.loc 1 100 3 view .LVU216
 739 001a FFF7FEFF 		bl	MX_USART2_UART_Init
 740              	.LVL37:
 102:Core/Src/main.c ****     HAL_TIM_Base_Start_IT(&htim16);
 741              		.loc 1 102 5 view .LVU217
 742 001e 0748     		ldr	r0, .L41
 743 0020 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 744              	.LVL38:
 103:Core/Src/main.c **** 	Os_Init_Task();
 745              		.loc 1 103 5 view .LVU218
 746 0024 0648     		ldr	r0, .L41+4
 747 0026 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 748              	.LVL39:
 104:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 749              		.loc 1 104 2 view .LVU219
 750 002a FFF7FEFF 		bl	Os_Init_Task
 751              	.LVL40:
 105:Core/Src/main.c ****   Os_Init_Task();
 752              		.loc 1 105 3 view .LVU220
 753 002e 0021     		movs	r1, #0
 754 0030 0448     		ldr	r0, .L41+8
 755 0032 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 756              	.LVL41:
 106:Core/Src/main.c ****   /* USER CODE END 2 */
 757              		.loc 1 106 3 view .LVU221
 758 0036 FFF7FEFF 		bl	Os_Init_Task
 759              	.LVL42:
 760              	.L40:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 26


 111:Core/Src/main.c ****   {
 761              		.loc 1 111 3 discriminator 1 view .LVU222
 116:Core/Src/main.c ****   /* USER CODE END 3 */
 762              		.loc 1 116 3 discriminator 1 view .LVU223
 111:Core/Src/main.c ****   {
 763              		.loc 1 111 9 discriminator 1 view .LVU224
 764 003a FEE7     		b	.L40
 765              	.L42:
 766              		.align	2
 767              	.L41:
 768 003c 00000000 		.word	htim17
 769 0040 00000000 		.word	htim16
 770 0044 00000000 		.word	htim3
 771              		.cfi_endproc
 772              	.LFE40:
 774              		.global	huart2
 775              		.global	htim17
 776              		.global	htim16
 777              		.global	htim3
 778              		.section	.bss.htim16,"aw",%nobits
 779              		.align	2
 782              	htim16:
 783 0000 00000000 		.space	180
 783      00000000 
 783      00000000 
 783      00000000 
 783      00000000 
 784              		.section	.bss.htim17,"aw",%nobits
 785              		.align	2
 788              	htim17:
 789 0000 00000000 		.space	180
 789      00000000 
 789      00000000 
 789      00000000 
 789      00000000 
 790              		.section	.bss.htim3,"aw",%nobits
 791              		.align	2
 794              	htim3:
 795 0000 00000000 		.space	180
 795      00000000 
 795      00000000 
 795      00000000 
 795      00000000 
 796              		.section	.bss.huart2,"aw",%nobits
 797              		.align	2
 800              	huart2:
 801 0000 00000000 		.space	132
 801      00000000 
 801      00000000 
 801      00000000 
 801      00000000 
 802              		.text
 803              	.Letext0:
 804              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\20_q4_major\\arm-none-eabi\\include\\machine\\_default_ty
 805              		.file 4 "d:\\3.tools\\arm_gcc_toolchain\\20_q4_major\\arm-none-eabi\\include\\sys\\_stdint.h"
 806              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070xb.h"
 807              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 27


 808              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 809              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 810              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 811              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 812              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 813              		.file 12 "Core/Inc/main.h"
 814              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim_ex.h"
 815              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 816              		.file 15 "Core/Inc/os.h"
 817              		.file 16 "<built-in>"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s 			page 28


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:16     .text.MX_GPIO_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:168    .text.MX_GPIO_Init:00000098 $d
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:175    .text.Error_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:182    .text.Error_Handler:00000000 Error_Handler
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:214    .text.MX_TIM3_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:220    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:377    .text.MX_TIM3_Init:000000a8 $d
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:794    .bss.htim3:00000000 htim3
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:384    .text.MX_TIM16_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:390    .text.MX_TIM16_Init:00000000 MX_TIM16_Init
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:444    .text.MX_TIM16_Init:00000028 $d
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:782    .bss.htim16:00000000 htim16
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:450    .text.MX_TIM17_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:456    .text.MX_TIM17_Init:00000000 MX_TIM17_Init
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:510    .text.MX_TIM17_Init:00000028 $d
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:788    .bss.htim17:00000000 htim17
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:517    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:523    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:587    .text.MX_USART2_UART_Init:00000030 $d
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:800    .bss.huart2:00000000 huart2
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:593    .text.SystemClock_Config:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:600    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:701    .text.main:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:708    .text.main:00000000 main
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:768    .text.main:0000003c $d
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:779    .bss.htim16:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:785    .bss.htim17:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:791    .bss.htim3:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccvqyCKl.s:797    .bss.huart2:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start_IT
Os_Init_Task
HAL_TIM_PWM_Start
