
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

00010f34 <.init>:
   10f34:	push	{r3, lr}
   10f38:	bl	112ac <ftello64@plt+0x4c>
   10f3c:	pop	{r3, pc}

Disassembly of section .plt:

00010f40 <fdopen@plt-0x14>:
   10f40:	push	{lr}		; (str lr, [sp, #-4]!)
   10f44:	ldr	lr, [pc, #4]	; 10f50 <fdopen@plt-0x4>
   10f48:	add	lr, pc, lr
   10f4c:	ldr	pc, [lr, #8]!
   10f50:	strheq	r9, [r1], -r0

00010f54 <fdopen@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #102400	; 0x19000
   10f5c:	ldr	pc, [ip, #176]!	; 0xb0

00010f60 <calloc@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #102400	; 0x19000
   10f68:	ldr	pc, [ip, #168]!	; 0xa8

00010f6c <fputs_unlocked@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #102400	; 0x19000
   10f74:	ldr	pc, [ip, #160]!	; 0xa0

00010f78 <raise@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #102400	; 0x19000
   10f80:	ldr	pc, [ip, #152]!	; 0x98

00010f84 <strcmp@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #102400	; 0x19000
   10f8c:	ldr	pc, [ip, #144]!	; 0x90

00010f90 <posix_fadvise64@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #102400	; 0x19000
   10f98:	ldr	pc, [ip, #136]!	; 0x88

00010f9c <fflush@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #102400	; 0x19000
   10fa4:	ldr	pc, [ip, #128]!	; 0x80

00010fa8 <free@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #102400	; 0x19000
   10fb0:	ldr	pc, [ip, #120]!	; 0x78

00010fb4 <ferror@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #102400	; 0x19000
   10fbc:	ldr	pc, [ip, #112]!	; 0x70

00010fc0 <_exit@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #102400	; 0x19000
   10fc8:	ldr	pc, [ip, #104]!	; 0x68

00010fcc <memcpy@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #102400	; 0x19000
   10fd4:	ldr	pc, [ip, #96]!	; 0x60

00010fd8 <__strtoull_internal@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #102400	; 0x19000
   10fe0:	ldr	pc, [ip, #88]!	; 0x58

00010fe4 <mbsinit@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #102400	; 0x19000
   10fec:	ldr	pc, [ip, #80]!	; 0x50

00010ff0 <fwrite_unlocked@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #102400	; 0x19000
   10ff8:	ldr	pc, [ip, #72]!	; 0x48

00010ffc <memcmp@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #102400	; 0x19000
   11004:	ldr	pc, [ip, #64]!	; 0x40

00011008 <stpcpy@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #102400	; 0x19000
   11010:	ldr	pc, [ip, #56]!	; 0x38

00011014 <fputc_unlocked@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #102400	; 0x19000
   1101c:	ldr	pc, [ip, #48]!	; 0x30

00011020 <dcgettext@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #102400	; 0x19000
   11028:	ldr	pc, [ip, #40]!	; 0x28

0001102c <dup2@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #102400	; 0x19000
   11034:	ldr	pc, [ip, #32]!

00011038 <realloc@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #102400	; 0x19000
   11040:	ldr	pc, [ip, #24]!

00011044 <textdomain@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #102400	; 0x19000
   1104c:	ldr	pc, [ip, #16]!

00011050 <rawmemchr@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #102400	; 0x19000
   11058:	ldr	pc, [ip, #8]!

0001105c <iswprint@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #102400	; 0x19000
   11064:	ldr	pc, [ip, #0]!

00011068 <__fxstat64@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #24, 20	; 0x18000
   11070:	ldr	pc, [ip, #4088]!	; 0xff8

00011074 <fwrite@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #24, 20	; 0x18000
   1107c:	ldr	pc, [ip, #4080]!	; 0xff0

00011080 <lseek64@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #24, 20	; 0x18000
   11088:	ldr	pc, [ip, #4072]!	; 0xfe8

0001108c <__ctype_get_mb_cur_max@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #24, 20	; 0x18000
   11094:	ldr	pc, [ip, #4064]!	; 0xfe0

00011098 <fread@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #24, 20	; 0x18000
   110a0:	ldr	pc, [ip, #4056]!	; 0xfd8

000110a4 <__fpending@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #24, 20	; 0x18000
   110ac:	ldr	pc, [ip, #4048]!	; 0xfd0

000110b0 <mbrtowc@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #24, 20	; 0x18000
   110b8:	ldr	pc, [ip, #4040]!	; 0xfc8

000110bc <error@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #24, 20	; 0x18000
   110c4:	ldr	pc, [ip, #4032]!	; 0xfc0

000110c8 <open64@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #24, 20	; 0x18000
   110d0:	ldr	pc, [ip, #4024]!	; 0xfb8

000110d4 <malloc@plt>:
   110d4:	add	ip, pc, #0, 12
   110d8:	add	ip, ip, #24, 20	; 0x18000
   110dc:	ldr	pc, [ip, #4016]!	; 0xfb0

000110e0 <__libc_start_main@plt>:
   110e0:	add	ip, pc, #0, 12
   110e4:	add	ip, ip, #24, 20	; 0x18000
   110e8:	ldr	pc, [ip, #4008]!	; 0xfa8

000110ec <__freading@plt>:
   110ec:	add	ip, pc, #0, 12
   110f0:	add	ip, ip, #24, 20	; 0x18000
   110f4:	ldr	pc, [ip, #4000]!	; 0xfa0

000110f8 <__gmon_start__@plt>:
   110f8:	add	ip, pc, #0, 12
   110fc:	add	ip, ip, #24, 20	; 0x18000
   11100:	ldr	pc, [ip, #3992]!	; 0xf98

00011104 <freopen64@plt>:
   11104:	add	ip, pc, #0, 12
   11108:	add	ip, ip, #24, 20	; 0x18000
   1110c:	ldr	pc, [ip, #3984]!	; 0xf90

00011110 <getopt_long@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #24, 20	; 0x18000
   11118:	ldr	pc, [ip, #3976]!	; 0xf88

0001111c <__ctype_b_loc@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #24, 20	; 0x18000
   11124:	ldr	pc, [ip, #3968]!	; 0xf80

00011128 <exit@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #24, 20	; 0x18000
   11130:	ldr	pc, [ip, #3960]!	; 0xf78

00011134 <strlen@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #24, 20	; 0x18000
   1113c:	ldr	pc, [ip, #3952]!	; 0xf70

00011140 <strchr@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #24, 20	; 0x18000
   11148:	ldr	pc, [ip, #3944]!	; 0xf68

0001114c <__errno_location@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #24, 20	; 0x18000
   11154:	ldr	pc, [ip, #3936]!	; 0xf60

00011158 <__cxa_atexit@plt>:
   11158:	add	ip, pc, #0, 12
   1115c:	add	ip, ip, #24, 20	; 0x18000
   11160:	ldr	pc, [ip, #3928]!	; 0xf58

00011164 <setvbuf@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #24, 20	; 0x18000
   1116c:	ldr	pc, [ip, #3920]!	; 0xf50

00011170 <memset@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #24, 20	; 0x18000
   11178:	ldr	pc, [ip, #3912]!	; 0xf48

0001117c <__printf_chk@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #24, 20	; 0x18000
   11184:	ldr	pc, [ip, #3904]!	; 0xf40

00011188 <fileno@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #24, 20	; 0x18000
   11190:	ldr	pc, [ip, #3896]!	; 0xf38

00011194 <__fprintf_chk@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #24, 20	; 0x18000
   1119c:	ldr	pc, [ip, #3888]!	; 0xf30

000111a0 <fclose@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #24, 20	; 0x18000
   111a8:	ldr	pc, [ip, #3880]!	; 0xf28

000111ac <fseeko64@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #24, 20	; 0x18000
   111b4:	ldr	pc, [ip, #3872]!	; 0xf20

000111b8 <fcntl64@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #24, 20	; 0x18000
   111c0:	ldr	pc, [ip, #3864]!	; 0xf18

000111c4 <__uflow@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #24, 20	; 0x18000
   111cc:	ldr	pc, [ip, #3856]!	; 0xf10

000111d0 <setlocale@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #24, 20	; 0x18000
   111d8:	ldr	pc, [ip, #3848]!	; 0xf08

000111dc <__explicit_bzero_chk@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #24, 20	; 0x18000
   111e4:	ldr	pc, [ip, #3840]!	; 0xf00

000111e8 <strrchr@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #24, 20	; 0x18000
   111f0:	ldr	pc, [ip, #3832]!	; 0xef8

000111f4 <nl_langinfo@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #24, 20	; 0x18000
   111fc:	ldr	pc, [ip, #3824]!	; 0xef0

00011200 <fopen64@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #24, 20	; 0x18000
   11208:	ldr	pc, [ip, #3816]!	; 0xee8

0001120c <bindtextdomain@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #24, 20	; 0x18000
   11214:	ldr	pc, [ip, #3808]!	; 0xee0

00011218 <fread_unlocked@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #24, 20	; 0x18000
   11220:	ldr	pc, [ip, #3800]!	; 0xed8

00011224 <getrandom@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #24, 20	; 0x18000
   1122c:	ldr	pc, [ip, #3792]!	; 0xed0

00011230 <strncmp@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #24, 20	; 0x18000
   11238:	ldr	pc, [ip, #3784]!	; 0xec8

0001123c <abort@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #24, 20	; 0x18000
   11244:	ldr	pc, [ip, #3776]!	; 0xec0

00011248 <close@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #24, 20	; 0x18000
   11250:	ldr	pc, [ip, #3768]!	; 0xeb8

00011254 <__assert_fail@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #24, 20	; 0x18000
   1125c:	ldr	pc, [ip, #3760]!	; 0xeb0

00011260 <ftello64@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #24, 20	; 0x18000
   11268:	ldr	pc, [ip, #3752]!	; 0xea8

Disassembly of section .text:

00011270 <.text>:
   11270:	mov	fp, #0
   11274:	mov	lr, #0
   11278:	pop	{r1}		; (ldr r1, [sp], #4)
   1127c:	mov	r2, sp
   11280:	push	{r2}		; (str r2, [sp, #-4]!)
   11284:	push	{r0}		; (str r0, [sp, #-4]!)
   11288:	ldr	ip, [pc, #16]	; 112a0 <ftello64@plt+0x40>
   1128c:	push	{ip}		; (str ip, [sp, #-4]!)
   11290:	ldr	r0, [pc, #12]	; 112a4 <ftello64@plt+0x44>
   11294:	ldr	r3, [pc, #12]	; 112a8 <ftello64@plt+0x48>
   11298:	bl	110e0 <__libc_start_main@plt>
   1129c:	bl	1123c <abort@plt>
   112a0:	andeq	r8, r1, r8, ror #27
   112a4:	andeq	r1, r1, r8, asr #14
   112a8:	andeq	r8, r1, r8, lsl #27
   112ac:	ldr	r3, [pc, #20]	; 112c8 <ftello64@plt+0x68>
   112b0:	ldr	r2, [pc, #20]	; 112cc <ftello64@plt+0x6c>
   112b4:	add	r3, pc, r3
   112b8:	ldr	r2, [r3, r2]
   112bc:	cmp	r2, #0
   112c0:	bxeq	lr
   112c4:	b	110f8 <__gmon_start__@plt>
   112c8:	andeq	r8, r1, r4, asr #26
   112cc:	andeq	r0, r0, r4, lsl r1
   112d0:	ldr	r0, [pc, #24]	; 112f0 <ftello64@plt+0x90>
   112d4:	ldr	r3, [pc, #24]	; 112f4 <ftello64@plt+0x94>
   112d8:	cmp	r3, r0
   112dc:	bxeq	lr
   112e0:	ldr	r3, [pc, #16]	; 112f8 <ftello64@plt+0x98>
   112e4:	cmp	r3, #0
   112e8:	bxeq	lr
   112ec:	bx	r3
   112f0:	andeq	sl, r2, r8, ror #2
   112f4:	andeq	sl, r2, r8, ror #2
   112f8:	andeq	r0, r0, r0
   112fc:	ldr	r0, [pc, #36]	; 11328 <ftello64@plt+0xc8>
   11300:	ldr	r1, [pc, #36]	; 1132c <ftello64@plt+0xcc>
   11304:	sub	r1, r1, r0
   11308:	asr	r1, r1, #2
   1130c:	add	r1, r1, r1, lsr #31
   11310:	asrs	r1, r1, #1
   11314:	bxeq	lr
   11318:	ldr	r3, [pc, #16]	; 11330 <ftello64@plt+0xd0>
   1131c:	cmp	r3, #0
   11320:	bxeq	lr
   11324:	bx	r3
   11328:	andeq	sl, r2, r8, ror #2
   1132c:	andeq	sl, r2, r8, ror #2
   11330:	andeq	r0, r0, r0
   11334:	push	{r4, lr}
   11338:	ldr	r4, [pc, #24]	; 11358 <ftello64@plt+0xf8>
   1133c:	ldrb	r3, [r4]
   11340:	cmp	r3, #0
   11344:	popne	{r4, pc}
   11348:	bl	112d0 <ftello64@plt+0x70>
   1134c:	mov	r3, #1
   11350:	strb	r3, [r4]
   11354:	pop	{r4, pc}
   11358:	andeq	sl, r2, ip, lsl #3
   1135c:	b	112fc <ftello64@plt+0x9c>
   11360:	push	{lr}		; (str lr, [sp, #-4]!)
   11364:	sub	sp, sp, #68	; 0x44
   11368:	subs	r4, r0, #0
   1136c:	beq	113b4 <ftello64@plt+0x154>
   11370:	movw	r3, #41336	; 0xa178
   11374:	movt	r3, #2
   11378:	ldr	r5, [r3]
   1137c:	mov	r2, #5
   11380:	movw	r1, #36592	; 0x8ef0
   11384:	movt	r1, #1
   11388:	mov	r0, #0
   1138c:	bl	11020 <dcgettext@plt>
   11390:	movw	r3, #41368	; 0xa198
   11394:	movt	r3, #2
   11398:	ldr	r3, [r3]
   1139c:	mov	r2, r0
   113a0:	mov	r1, #1
   113a4:	mov	r0, r5
   113a8:	bl	11194 <__fprintf_chk@plt>
   113ac:	mov	r0, r4
   113b0:	bl	11128 <exit@plt>
   113b4:	mov	r2, #5
   113b8:	movw	r1, #36632	; 0x8f18
   113bc:	movt	r1, #1
   113c0:	mov	r0, #0
   113c4:	bl	11020 <dcgettext@plt>
   113c8:	movw	r3, #41368	; 0xa198
   113cc:	movt	r3, #2
   113d0:	ldr	r2, [r3]
   113d4:	str	r2, [sp]
   113d8:	mov	r3, r2
   113dc:	mov	r1, r0
   113e0:	mov	r0, #1
   113e4:	bl	1117c <__printf_chk@plt>
   113e8:	mov	r2, #5
   113ec:	movw	r1, #36728	; 0x8f78
   113f0:	movt	r1, #1
   113f4:	mov	r0, #0
   113f8:	bl	11020 <dcgettext@plt>
   113fc:	movw	r5, #41348	; 0xa184
   11400:	movt	r5, #2
   11404:	ldr	r1, [r5]
   11408:	bl	10f6c <fputs_unlocked@plt>
   1140c:	mov	r2, #5
   11410:	movw	r1, #36796	; 0x8fbc
   11414:	movt	r1, #1
   11418:	mov	r0, #0
   1141c:	bl	11020 <dcgettext@plt>
   11420:	ldr	r1, [r5]
   11424:	bl	10f6c <fputs_unlocked@plt>
   11428:	mov	r2, #5
   1142c:	movw	r1, #36852	; 0x8ff4
   11430:	movt	r1, #1
   11434:	mov	r0, #0
   11438:	bl	11020 <dcgettext@plt>
   1143c:	ldr	r1, [r5]
   11440:	bl	10f6c <fputs_unlocked@plt>
   11444:	mov	r2, #5
   11448:	movw	r1, #36928	; 0x9040
   1144c:	movt	r1, #1
   11450:	mov	r0, #0
   11454:	bl	11020 <dcgettext@plt>
   11458:	ldr	r1, [r5]
   1145c:	bl	10f6c <fputs_unlocked@plt>
   11460:	mov	r2, #5
   11464:	movw	r1, #37312	; 0x91c0
   11468:	movt	r1, #1
   1146c:	mov	r0, #0
   11470:	bl	11020 <dcgettext@plt>
   11474:	ldr	r1, [r5]
   11478:	bl	10f6c <fputs_unlocked@plt>
   1147c:	mov	r2, #5
   11480:	movw	r1, #37376	; 0x9200
   11484:	movt	r1, #1
   11488:	mov	r0, #0
   1148c:	bl	11020 <dcgettext@plt>
   11490:	ldr	r1, [r5]
   11494:	bl	10f6c <fputs_unlocked@plt>
   11498:	mov	r2, #5
   1149c:	movw	r1, #37424	; 0x9230
   114a0:	movt	r1, #1
   114a4:	mov	r0, #0
   114a8:	bl	11020 <dcgettext@plt>
   114ac:	ldr	r1, [r5]
   114b0:	bl	10f6c <fputs_unlocked@plt>
   114b4:	movw	r0, #36368	; 0x8e10
   114b8:	movt	r0, #1
   114bc:	ldr	r1, [r0]
   114c0:	ldr	r3, [r0, #4]
   114c4:	str	r1, [sp, #8]
   114c8:	str	r3, [sp, #12]
   114cc:	ldrd	r2, [r0, #8]
   114d0:	strd	r2, [sp, #16]
   114d4:	ldrd	r2, [r0, #16]
   114d8:	strd	r2, [sp, #24]
   114dc:	ldrd	r2, [r0, #24]
   114e0:	strd	r2, [sp, #32]
   114e4:	ldrd	r2, [r0, #32]
   114e8:	strd	r2, [sp, #40]	; 0x28
   114ec:	ldrd	r2, [r0, #40]	; 0x28
   114f0:	strd	r2, [sp, #48]	; 0x30
   114f4:	ldrd	r2, [r0, #48]	; 0x30
   114f8:	strd	r2, [sp, #56]	; 0x38
   114fc:	cmp	r1, #0
   11500:	addeq	r5, sp, #8
   11504:	beq	11530 <ftello64@plt+0x2d0>
   11508:	add	r5, sp, #8
   1150c:	movw	r6, #36584	; 0x8ee8
   11510:	movt	r6, #1
   11514:	mov	r0, r6
   11518:	bl	10f84 <strcmp@plt>
   1151c:	cmp	r0, #0
   11520:	beq	11530 <ftello64@plt+0x2d0>
   11524:	ldr	r1, [r5, #8]!
   11528:	cmp	r1, #0
   1152c:	bne	11514 <ftello64@plt+0x2b4>
   11530:	ldr	r5, [r5, #4]
   11534:	cmp	r5, #0
   11538:	beq	11694 <ftello64@plt+0x434>
   1153c:	mov	r2, #5
   11540:	movw	r1, #37480	; 0x9268
   11544:	movt	r1, #1
   11548:	mov	r0, #0
   1154c:	bl	11020 <dcgettext@plt>
   11550:	movw	r3, #37504	; 0x9280
   11554:	movt	r3, #1
   11558:	movw	r2, #37544	; 0x92a8
   1155c:	movt	r2, #1
   11560:	mov	r1, r0
   11564:	mov	r0, #1
   11568:	bl	1117c <__printf_chk@plt>
   1156c:	mov	r1, #0
   11570:	mov	r0, #5
   11574:	bl	111d0 <setlocale@plt>
   11578:	cmp	r0, #0
   1157c:	beq	11598 <ftello64@plt+0x338>
   11580:	mov	r2, #3
   11584:	movw	r1, #37560	; 0x92b8
   11588:	movt	r1, #1
   1158c:	bl	11230 <strncmp@plt>
   11590:	cmp	r0, #0
   11594:	bne	11614 <ftello64@plt+0x3b4>
   11598:	mov	r2, #5
   1159c:	movw	r1, #37636	; 0x9304
   115a0:	movt	r1, #1
   115a4:	mov	r0, #0
   115a8:	bl	11020 <dcgettext@plt>
   115ac:	movw	r6, #36584	; 0x8ee8
   115b0:	movt	r6, #1
   115b4:	mov	r3, r6
   115b8:	movw	r2, #37504	; 0x9280
   115bc:	movt	r2, #1
   115c0:	mov	r1, r0
   115c4:	mov	r0, #1
   115c8:	bl	1117c <__printf_chk@plt>
   115cc:	mov	r2, #5
   115d0:	movw	r1, #37664	; 0x9320
   115d4:	movt	r1, #1
   115d8:	mov	r0, #0
   115dc:	bl	11020 <dcgettext@plt>
   115e0:	mov	r1, r0
   115e4:	movw	r2, #38068	; 0x94b4
   115e8:	movt	r2, #1
   115ec:	movw	r3, #39592	; 0x9aa8
   115f0:	movt	r3, #1
   115f4:	cmp	r5, r6
   115f8:	moveq	r3, r2
   115fc:	mov	r2, r5
   11600:	mov	r0, #1
   11604:	bl	1117c <__printf_chk@plt>
   11608:	b	113ac <ftello64@plt+0x14c>
   1160c:	movw	r5, #36584	; 0x8ee8
   11610:	movt	r5, #1
   11614:	mov	r2, #5
   11618:	movw	r1, #37564	; 0x92bc
   1161c:	movt	r1, #1
   11620:	mov	r0, #0
   11624:	bl	11020 <dcgettext@plt>
   11628:	movw	r3, #41348	; 0xa184
   1162c:	movt	r3, #2
   11630:	ldr	r1, [r3]
   11634:	bl	10f6c <fputs_unlocked@plt>
   11638:	b	11598 <ftello64@plt+0x338>
   1163c:	mov	r2, #5
   11640:	movw	r1, #37636	; 0x9304
   11644:	movt	r1, #1
   11648:	mov	r0, #0
   1164c:	bl	11020 <dcgettext@plt>
   11650:	movw	r5, #36584	; 0x8ee8
   11654:	movt	r5, #1
   11658:	mov	r3, r5
   1165c:	movw	r2, #37504	; 0x9280
   11660:	movt	r2, #1
   11664:	mov	r1, r0
   11668:	mov	r0, #1
   1166c:	bl	1117c <__printf_chk@plt>
   11670:	mov	r2, #5
   11674:	movw	r1, #37664	; 0x9320
   11678:	movt	r1, #1
   1167c:	mov	r0, #0
   11680:	bl	11020 <dcgettext@plt>
   11684:	mov	r1, r0
   11688:	movw	r3, #38068	; 0x94b4
   1168c:	movt	r3, #1
   11690:	b	115fc <ftello64@plt+0x39c>
   11694:	mov	r2, #5
   11698:	movw	r1, #37480	; 0x9268
   1169c:	movt	r1, #1
   116a0:	mov	r0, #0
   116a4:	bl	11020 <dcgettext@plt>
   116a8:	movw	r3, #37504	; 0x9280
   116ac:	movt	r3, #1
   116b0:	movw	r2, #37544	; 0x92a8
   116b4:	movt	r2, #1
   116b8:	mov	r1, r0
   116bc:	mov	r0, #1
   116c0:	bl	1117c <__printf_chk@plt>
   116c4:	mov	r1, #0
   116c8:	mov	r0, #5
   116cc:	bl	111d0 <setlocale@plt>
   116d0:	cmp	r0, #0
   116d4:	beq	1163c <ftello64@plt+0x3dc>
   116d8:	mov	r2, #3
   116dc:	movw	r1, #37560	; 0x92b8
   116e0:	movt	r1, #1
   116e4:	bl	11230 <strncmp@plt>
   116e8:	cmp	r0, #0
   116ec:	bne	1160c <ftello64@plt+0x3ac>
   116f0:	mov	r2, #5
   116f4:	movw	r1, #37636	; 0x9304
   116f8:	movt	r1, #1
   116fc:	mov	r0, #0
   11700:	bl	11020 <dcgettext@plt>
   11704:	movw	r5, #36584	; 0x8ee8
   11708:	movt	r5, #1
   1170c:	mov	r3, r5
   11710:	movw	r2, #37504	; 0x9280
   11714:	movt	r2, #1
   11718:	mov	r1, r0
   1171c:	mov	r0, #1
   11720:	bl	1117c <__printf_chk@plt>
   11724:	mov	r2, #5
   11728:	movw	r1, #37664	; 0x9320
   1172c:	movt	r1, #1
   11730:	mov	r0, #0
   11734:	bl	11020 <dcgettext@plt>
   11738:	mov	r1, r0
   1173c:	movw	r3, #38068	; 0x94b4
   11740:	movt	r3, #1
   11744:	b	115fc <ftello64@plt+0x39c>
   11748:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1174c:	strd	r6, [sp, #8]
   11750:	strd	r8, [sp, #16]
   11754:	strd	sl, [sp, #24]
   11758:	str	lr, [sp, #32]
   1175c:	sub	sp, sp, #196	; 0xc4
   11760:	str	r0, [sp, #28]
   11764:	mov	r7, r1
   11768:	ldr	r0, [r1]
   1176c:	bl	12d28 <ftello64@plt+0x1ac8>
   11770:	movw	r1, #39592	; 0x9aa8
   11774:	movt	r1, #1
   11778:	mov	r0, #6
   1177c:	bl	111d0 <setlocale@plt>
   11780:	movw	r4, #37548	; 0x92ac
   11784:	movt	r4, #1
   11788:	movw	r1, #37728	; 0x9360
   1178c:	movt	r1, #1
   11790:	mov	r0, r4
   11794:	bl	1120c <bindtextdomain@plt>
   11798:	mov	r0, r4
   1179c:	bl	11044 <textdomain@plt>
   117a0:	movw	r0, #9800	; 0x2648
   117a4:	movt	r0, #1
   117a8:	bl	18dec <ftello64@plt+0x7b8c>
   117ac:	mov	r9, #0
   117b0:	mov	r8, #10
   117b4:	str	r9, [sp, #44]	; 0x2c
   117b8:	str	r9, [sp, #40]	; 0x28
   117bc:	mvn	r3, #0
   117c0:	str	r3, [sp, #52]	; 0x34
   117c4:	mov	r4, r9
   117c8:	str	r3, [sp, #48]	; 0x30
   117cc:	str	r9, [sp, #36]	; 0x24
   117d0:	str	r9, [sp, #32]
   117d4:	movw	sl, #37916	; 0x941c
   117d8:	movt	sl, #1
   117dc:	movw	fp, #41352	; 0xa188
   117e0:	movt	fp, #2
   117e4:	b	11aa4 <ftello64@plt+0x844>
   117e8:	cmn	r0, #2
   117ec:	beq	11a8c <ftello64@plt+0x82c>
   117f0:	ble	11910 <ftello64@plt+0x6b0>
   117f4:	cmp	r0, #101	; 0x65
   117f8:	beq	11a9c <ftello64@plt+0x83c>
   117fc:	cmp	r0, #105	; 0x69
   11800:	bne	11a94 <ftello64@plt+0x834>
   11804:	ldr	r5, [fp]
   11808:	mov	r1, #45	; 0x2d
   1180c:	mov	r0, r5
   11810:	bl	11140 <strchr@plt>
   11814:	mov	r4, r0
   11818:	clz	r3, r0
   1181c:	lsr	r3, r3, #5
   11820:	str	r3, [sp, #64]	; 0x40
   11824:	ldr	r3, [sp, #36]	; 0x24
   11828:	cmp	r3, #0
   1182c:	bne	11994 <ftello64@plt+0x734>
   11830:	cmp	r0, #0
   11834:	beq	124e4 <ftello64@plt+0x1284>
   11838:	mov	r5, #0
   1183c:	strb	r5, [r0]
   11840:	ldr	r3, [fp]
   11844:	str	r3, [sp, #36]	; 0x24
   11848:	movw	r3, #37784	; 0x9398
   1184c:	movt	r3, #1
   11850:	mov	r2, #5
   11854:	str	r3, [sp, #56]	; 0x38
   11858:	mov	r1, r3
   1185c:	mov	r0, r5
   11860:	bl	11020 <dcgettext@plt>
   11864:	str	r5, [sp, #16]
   11868:	str	r0, [sp, #12]
   1186c:	movw	r6, #39592	; 0x9aa8
   11870:	movt	r6, #1
   11874:	str	r6, [sp, #8]
   11878:	mvn	r2, #0
   1187c:	mov	r3, #0
   11880:	strd	r2, [sp]
   11884:	mov	r2, #0
   11888:	mov	r3, #0
   1188c:	ldr	r0, [sp, #36]	; 0x24
   11890:	bl	16d18 <ftello64@plt+0x5ab8>
   11894:	str	r0, [sp, #48]	; 0x30
   11898:	mov	r3, #45	; 0x2d
   1189c:	strb	r3, [r4], #1
   118a0:	mov	r2, #5
   118a4:	ldr	r1, [sp, #56]	; 0x38
   118a8:	mov	r0, r5
   118ac:	bl	11020 <dcgettext@plt>
   118b0:	str	r5, [sp, #16]
   118b4:	str	r0, [sp, #12]
   118b8:	str	r6, [sp, #8]
   118bc:	mvn	r2, #0
   118c0:	mov	r3, #0
   118c4:	strd	r2, [sp]
   118c8:	mov	r2, #0
   118cc:	mov	r3, #0
   118d0:	mov	r0, r4
   118d4:	bl	16d18 <ftello64@plt+0x5ab8>
   118d8:	mov	r4, r0
   118dc:	ldr	r2, [sp, #48]	; 0x30
   118e0:	sub	r3, r0, r2
   118e4:	cmn	r3, #1
   118e8:	movne	r3, #0
   118ec:	moveq	r3, #1
   118f0:	cmp	r2, r0
   118f4:	eorhi	r3, r3, #1
   118f8:	ldr	r2, [sp, #64]	; 0x40
   118fc:	orrs	r3, r2, r3
   11900:	bne	1252c <ftello64@plt+0x12cc>
   11904:	mov	r3, #1
   11908:	str	r3, [sp, #36]	; 0x24
   1190c:	b	11aa4 <ftello64@plt+0x844>
   11910:	cmn	r0, #3
   11914:	bne	11a94 <ftello64@plt+0x834>
   11918:	movw	r3, #41248	; 0xa120
   1191c:	movt	r3, #2
   11920:	movw	r0, #41348	; 0xa184
   11924:	movt	r0, #2
   11928:	mov	r4, #0
   1192c:	str	r4, [sp, #4]
   11930:	movw	r2, #37904	; 0x9410
   11934:	movt	r2, #1
   11938:	str	r2, [sp]
   1193c:	ldr	r3, [r3]
   11940:	movw	r2, #37544	; 0x92a8
   11944:	movt	r2, #1
   11948:	movw	r1, #36584	; 0x8ee8
   1194c:	movt	r1, #1
   11950:	ldr	r0, [r0]
   11954:	bl	16644 <ftello64@plt+0x53e4>
   11958:	mov	r0, r4
   1195c:	bl	11128 <exit@plt>
   11960:	cmp	r0, #111	; 0x6f
   11964:	bne	11a94 <ftello64@plt+0x834>
   11968:	ldr	r3, [sp, #40]	; 0x28
   1196c:	cmp	r3, #0
   11970:	beq	11988 <ftello64@plt+0x728>
   11974:	ldr	r1, [fp]
   11978:	mov	r0, r3
   1197c:	bl	10f84 <strcmp@plt>
   11980:	cmp	r0, #0
   11984:	bne	11a44 <ftello64@plt+0x7e4>
   11988:	ldr	r3, [fp]
   1198c:	str	r3, [sp, #40]	; 0x28
   11990:	b	11aa4 <ftello64@plt+0x844>
   11994:	mov	r2, #5
   11998:	movw	r1, #37752	; 0x9378
   1199c:	movt	r1, #1
   119a0:	mov	r0, #0
   119a4:	bl	11020 <dcgettext@plt>
   119a8:	mov	r2, r0
   119ac:	mov	r1, #0
   119b0:	mov	r0, #1
   119b4:	bl	110bc <error@plt>
   119b8:	movw	r3, #39592	; 0x9aa8
   119bc:	movt	r3, #1
   119c0:	str	r3, [sp]
   119c4:	add	r3, sp, #88	; 0x58
   119c8:	mov	r2, #10
   119cc:	mov	r1, #0
   119d0:	ldr	r0, [fp]
   119d4:	bl	16e80 <ftello64@plt+0x5c20>
   119d8:	cmp	r0, #0
   119dc:	bne	11a00 <ftello64@plt+0x7a0>
   119e0:	ldr	r0, [sp, #52]	; 0x34
   119e4:	mov	r1, #0
   119e8:	ldrd	r2, [sp, #88]	; 0x58
   119ec:	cmp	r3, r1
   119f0:	cmpeq	r2, r0
   119f4:	movhi	r2, r0
   119f8:	str	r2, [sp, #52]	; 0x34
   119fc:	b	11aa4 <ftello64@plt+0x844>
   11a00:	cmp	r0, #1
   11a04:	beq	11aa4 <ftello64@plt+0x844>
   11a08:	mov	r2, #5
   11a0c:	movw	r1, #37812	; 0x93b4
   11a10:	movt	r1, #1
   11a14:	mov	r0, #0
   11a18:	bl	11020 <dcgettext@plt>
   11a1c:	mov	r4, r0
   11a20:	movw	r3, #41352	; 0xa188
   11a24:	movt	r3, #2
   11a28:	ldr	r0, [r3]
   11a2c:	bl	15024 <ftello64@plt+0x3dc4>
   11a30:	mov	r3, r0
   11a34:	mov	r2, r4
   11a38:	mov	r1, #0
   11a3c:	mov	r0, #1
   11a40:	bl	110bc <error@plt>
   11a44:	mov	r2, #5
   11a48:	movw	r1, #37836	; 0x93cc
   11a4c:	movt	r1, #1
   11a50:	mov	r0, #0
   11a54:	bl	11020 <dcgettext@plt>
   11a58:	mov	r2, r0
   11a5c:	mov	r1, #0
   11a60:	mov	r0, #1
   11a64:	bl	110bc <error@plt>
   11a68:	mov	r2, #5
   11a6c:	movw	r1, #37868	; 0x93ec
   11a70:	movt	r1, #1
   11a74:	mov	r0, #0
   11a78:	bl	11020 <dcgettext@plt>
   11a7c:	mov	r2, r0
   11a80:	mov	r1, #0
   11a84:	mov	r0, #1
   11a88:	bl	110bc <error@plt>
   11a8c:	mov	r0, #0
   11a90:	bl	11360 <ftello64@plt+0x100>
   11a94:	mov	r0, #1
   11a98:	bl	11360 <ftello64@plt+0x100>
   11a9c:	mov	r3, #1
   11aa0:	str	r3, [sp, #32]
   11aa4:	mov	r3, #0
   11aa8:	str	r3, [sp]
   11aac:	ldr	r3, [pc, #2928]	; 12624 <ftello64@plt+0x13c4>
   11ab0:	mov	r2, sl
   11ab4:	mov	r1, r7
   11ab8:	ldr	r0, [sp, #28]
   11abc:	bl	11110 <getopt_long@plt>
   11ac0:	cmn	r0, #1
   11ac4:	beq	11b2c <ftello64@plt+0x8cc>
   11ac8:	cmp	r0, #110	; 0x6e
   11acc:	beq	119b8 <ftello64@plt+0x758>
   11ad0:	ble	117e8 <ftello64@plt+0x588>
   11ad4:	cmp	r0, #114	; 0x72
   11ad8:	beq	11b1c <ftello64@plt+0x8bc>
   11adc:	ble	11960 <ftello64@plt+0x700>
   11ae0:	cmp	r0, #122	; 0x7a
   11ae4:	beq	11b24 <ftello64@plt+0x8c4>
   11ae8:	cmp	r0, #256	; 0x100
   11aec:	bne	11a94 <ftello64@plt+0x834>
   11af0:	ldr	r3, [sp, #44]	; 0x2c
   11af4:	cmp	r3, #0
   11af8:	beq	11b10 <ftello64@plt+0x8b0>
   11afc:	ldr	r1, [fp]
   11b00:	mov	r0, r3
   11b04:	bl	10f84 <strcmp@plt>
   11b08:	cmp	r0, #0
   11b0c:	bne	11a68 <ftello64@plt+0x808>
   11b10:	ldr	r3, [fp]
   11b14:	str	r3, [sp, #44]	; 0x2c
   11b18:	b	11aa4 <ftello64@plt+0x844>
   11b1c:	mov	r9, #1
   11b20:	b	11aa4 <ftello64@plt+0x844>
   11b24:	mov	r8, #0
   11b28:	b	11aa4 <ftello64@plt+0x844>
   11b2c:	ldr	r3, [sp, #32]
   11b30:	ldr	r2, [sp, #36]	; 0x24
   11b34:	ands	r3, r3, r2
   11b38:	str	r3, [sp, #68]	; 0x44
   11b3c:	bne	11ca4 <ftello64@plt+0xa44>
   11b40:	movw	r3, #41328	; 0xa170
   11b44:	movt	r3, #2
   11b48:	ldr	r5, [r3]
   11b4c:	ldr	r3, [sp, #28]
   11b50:	sub	r6, r3, r5
   11b54:	add	sl, r7, r5, lsl #2
   11b58:	ldr	r3, [sp, #36]	; 0x24
   11b5c:	cmp	r3, #0
   11b60:	beq	11cd0 <ftello64@plt+0xa70>
   11b64:	cmp	r6, #0
   11b68:	bgt	125d0 <ftello64@plt+0x1370>
   11b6c:	ldr	r3, [sp, #52]	; 0x34
   11b70:	cmp	r3, #0
   11b74:	ldreq	r3, [sp, #52]	; 0x34
   11b78:	streq	r3, [sp, #56]	; 0x38
   11b7c:	moveq	sl, #0
   11b80:	bne	11e9c <ftello64@plt+0xc3c>
   11b84:	ldr	r3, [sp, #52]	; 0x34
   11b88:	ldr	r2, [sp, #56]	; 0x38
   11b8c:	cmp	r3, r2
   11b90:	movcs	r3, r9
   11b94:	orrcc	r3, r9, #1
   11b98:	cmp	r3, #0
   11b9c:	ldreq	r5, [sp, #56]	; 0x38
   11ba0:	bne	11fa0 <ftello64@plt+0xd40>
   11ba4:	ldr	r1, [sp, #56]	; 0x38
   11ba8:	mov	r0, r5
   11bac:	bl	15324 <ftello64@plt+0x40c4>
   11bb0:	mov	r1, r0
   11bb4:	ldr	r0, [sp, #44]	; 0x2c
   11bb8:	bl	15080 <ftello64@plt+0x3e20>
   11bbc:	subs	r3, r0, #0
   11bc0:	str	r3, [sp, #64]	; 0x40
   11bc4:	beq	120ac <ftello64@plt+0xe4c>
   11bc8:	ldr	r3, [sp, #52]	; 0x34
   11bcc:	clz	r6, r3
   11bd0:	lsr	r6, r6, #5
   11bd4:	ldr	r3, [sp, #32]
   11bd8:	ldr	r2, [sp, #36]	; 0x24
   11bdc:	orr	r3, r3, r2
   11be0:	orrs	r3, r6, r3
   11be4:	streq	r3, [sp, #68]	; 0x44
   11be8:	moveq	r3, #0
   11bec:	streq	r3, [sp, #28]
   11bf0:	beq	122e0 <ftello64@plt+0x1080>
   11bf4:	mov	r3, #0
   11bf8:	str	r3, [sp, #28]
   11bfc:	ldr	r2, [sp, #56]	; 0x38
   11c00:	mov	r1, r5
   11c04:	ldr	r0, [sp, #64]	; 0x40
   11c08:	bl	1536c <ftello64@plt+0x410c>
   11c0c:	mov	r4, r0
   11c10:	ldr	r3, [sp, #40]	; 0x28
   11c14:	cmp	r3, #0
   11c18:	beq	11c40 <ftello64@plt+0x9e0>
   11c1c:	movw	r3, #41348	; 0xa184
   11c20:	movt	r3, #2
   11c24:	ldr	r2, [r3]
   11c28:	movw	r1, #38056	; 0x94a8
   11c2c:	movt	r1, #1
   11c30:	ldr	r0, [sp, #40]	; 0x28
   11c34:	bl	1294c <ftello64@plt+0x16ec>
   11c38:	cmp	r0, #0
   11c3c:	beq	12324 <ftello64@plt+0x10c4>
   11c40:	ldr	r3, [sp, #68]	; 0x44
   11c44:	cmp	r3, #0
   11c48:	bne	12478 <ftello64@plt+0x1218>
   11c4c:	ldr	r3, [sp, #36]	; 0x24
   11c50:	cmp	r3, #0
   11c54:	bne	12498 <ftello64@plt+0x1238>
   11c58:	mov	r7, #0
   11c5c:	movw	r8, #41348	; 0xa184
   11c60:	movt	r8, #2
   11c64:	mov	r9, #1
   11c68:	cmp	r7, r5
   11c6c:	beq	124dc <ftello64@plt+0x127c>
   11c70:	ldr	r3, [r4, r7, lsl #2]
   11c74:	add	r2, sl, r3, lsl #2
   11c78:	ldr	r0, [sl, r3, lsl #2]
   11c7c:	ldr	r6, [r2, #4]
   11c80:	sub	r6, r6, r0
   11c84:	ldr	r3, [r8]
   11c88:	mov	r2, r6
   11c8c:	mov	r1, r9
   11c90:	bl	10ff0 <fwrite_unlocked@plt>
   11c94:	cmp	r6, r0
   11c98:	bne	1244c <ftello64@plt+0x11ec>
   11c9c:	add	r7, r7, #1
   11ca0:	b	11c68 <ftello64@plt+0xa08>
   11ca4:	mov	r2, #5
   11ca8:	movw	r1, #37928	; 0x9428
   11cac:	movt	r1, #1
   11cb0:	mov	r0, #0
   11cb4:	bl	11020 <dcgettext@plt>
   11cb8:	mov	r2, r0
   11cbc:	mov	r1, #0
   11cc0:	mov	r0, r1
   11cc4:	bl	110bc <error@plt>
   11cc8:	mov	r0, #1
   11ccc:	bl	11360 <ftello64@plt+0x100>
   11cd0:	ldr	r3, [sp, #32]
   11cd4:	eor	r3, r3, #1
   11cd8:	cmp	r6, #1
   11cdc:	movle	r3, #0
   11ce0:	andgt	r3, r3, #1
   11ce4:	cmp	r3, #0
   11ce8:	bne	12590 <ftello64@plt+0x1330>
   11cec:	ldr	r3, [sp, #52]	; 0x34
   11cf0:	cmp	r3, #0
   11cf4:	beq	11f90 <ftello64@plt+0xd30>
   11cf8:	ldr	r3, [sp, #32]
   11cfc:	cmp	r3, #0
   11d00:	bne	11e34 <ftello64@plt+0xbd4>
   11d04:	ldr	r3, [sp, #36]	; 0x24
   11d08:	cmp	r3, #0
   11d0c:	bne	11e9c <ftello64@plt+0xc3c>
   11d10:	cmp	r6, #1
   11d14:	bne	11d34 <ftello64@plt+0xad4>
   11d18:	ldr	r6, [r7, r5, lsl #2]
   11d1c:	movw	r1, #37964	; 0x944c
   11d20:	movt	r1, #1
   11d24:	mov	r0, r6
   11d28:	bl	10f84 <strcmp@plt>
   11d2c:	cmp	r0, #0
   11d30:	bne	11eb4 <ftello64@plt+0xc54>
   11d34:	movw	r3, #41344	; 0xa180
   11d38:	movt	r3, #2
   11d3c:	mov	r1, #2
   11d40:	ldr	r0, [r3]
   11d44:	bl	12788 <ftello64@plt+0x1528>
   11d48:	ldr	r3, [sp, #52]	; 0x34
   11d4c:	cmn	r3, #1
   11d50:	movne	r3, #0
   11d54:	moveq	r3, #1
   11d58:	orrs	r3, r9, r3
   11d5c:	bne	11dd8 <ftello64@plt+0xb78>
   11d60:	add	r2, sp, #88	; 0x58
   11d64:	mov	r1, #0
   11d68:	mov	r0, #3
   11d6c:	bl	11068 <__fxstat64@plt>
   11d70:	cmp	r0, #0
   11d74:	bne	12578 <ftello64@plt+0x1318>
   11d78:	ldr	r3, [sp, #104]	; 0x68
   11d7c:	and	r3, r3, #53248	; 0xd000
   11d80:	cmp	r3, #32768	; 0x8000
   11d84:	bne	12578 <ftello64@plt+0x1318>
   11d88:	ldr	r5, [sp, #136]	; 0x88
   11d8c:	ldr	r6, [sp, #140]	; 0x8c
   11d90:	mov	r3, #1
   11d94:	str	r3, [sp]
   11d98:	mov	r2, #0
   11d9c:	mov	r3, #0
   11da0:	bl	11080 <lseek64@plt>
   11da4:	cmp	r0, #0
   11da8:	sbcs	r3, r1, #0
   11dac:	blt	12578 <ftello64@plt+0x1318>
   11db0:	subs	r3, r5, r0
   11db4:	str	r3, [sp, #72]	; 0x48
   11db8:	sbc	r3, r6, r1
   11dbc:	str	r3, [sp, #76]	; 0x4c
   11dc0:	mov	r2, #8388608	; 0x800000
   11dc4:	mov	r3, #0
   11dc8:	ldrd	r0, [sp, #72]	; 0x48
   11dcc:	cmp	r2, r0
   11dd0:	sbcs	r3, r3, r1
   11dd4:	blt	12578 <ftello64@plt+0x1318>
   11dd8:	movw	r3, #41344	; 0xa180
   11ddc:	movt	r3, #2
   11de0:	add	r2, sp, #88	; 0x58
   11de4:	mov	r1, #0
   11de8:	ldr	r0, [r3]
   11dec:	bl	15de8 <ftello64@plt+0x4b88>
   11df0:	subs	r5, r0, #0
   11df4:	beq	11f08 <ftello64@plt+0xca8>
   11df8:	ldr	r3, [sp, #88]	; 0x58
   11dfc:	cmp	r3, #0
   11e00:	beq	11e20 <ftello64@plt+0xbc0>
   11e04:	add	r2, r5, r3
   11e08:	ldrb	r2, [r2, #-1]
   11e0c:	cmp	r2, r8
   11e10:	beq	11e20 <ftello64@plt+0xbc0>
   11e14:	add	r2, r3, #1
   11e18:	str	r2, [sp, #88]	; 0x58
   11e1c:	strb	r8, [r5, r3]
   11e20:	ldr	r6, [sp, #88]	; 0x58
   11e24:	add	r6, r5, r6
   11e28:	mov	r0, r5
   11e2c:	mov	r7, #0
   11e30:	b	11f44 <ftello64@plt+0xce4>
   11e34:	str	r6, [sp, #56]	; 0x38
   11e38:	mov	r7, r6
   11e3c:	mov	r5, #0
   11e40:	b	11e54 <ftello64@plt+0xbf4>
   11e44:	ldr	r0, [sl, r5, lsl #2]
   11e48:	bl	11134 <strlen@plt>
   11e4c:	add	r7, r7, r0
   11e50:	add	r5, r5, #1
   11e54:	cmp	r6, r5
   11e58:	bgt	11e44 <ftello64@plt+0xbe4>
   11e5c:	mov	r0, r7
   11e60:	bl	1671c <ftello64@plt+0x54bc>
   11e64:	mov	r5, r0
   11e68:	mov	r7, #0
   11e6c:	b	11e8c <ftello64@plt+0xc2c>
   11e70:	ldr	r1, [sl, r7, lsl #2]
   11e74:	mov	r0, r5
   11e78:	bl	11008 <stpcpy@plt>
   11e7c:	str	r5, [sl, r7, lsl #2]
   11e80:	mov	r5, r0
   11e84:	strb	r8, [r5], #1
   11e88:	add	r7, r7, #1
   11e8c:	cmp	r6, r7
   11e90:	bgt	11e70 <ftello64@plt+0xc10>
   11e94:	str	r5, [sl, r6, lsl #2]
   11e98:	b	11b84 <ftello64@plt+0x924>
   11e9c:	add	r3, r4, #1
   11ea0:	ldr	r2, [sp, #48]	; 0x30
   11ea4:	sub	r3, r3, r2
   11ea8:	str	r3, [sp, #56]	; 0x38
   11eac:	mov	sl, #0
   11eb0:	b	11b84 <ftello64@plt+0x924>
   11eb4:	movw	r3, #41344	; 0xa180
   11eb8:	movt	r3, #2
   11ebc:	ldr	r2, [r3]
   11ec0:	movw	r1, #37968	; 0x9450
   11ec4:	movt	r1, #1
   11ec8:	mov	r0, r6
   11ecc:	bl	1294c <ftello64@plt+0x16ec>
   11ed0:	cmp	r0, #0
   11ed4:	bne	11d34 <ftello64@plt+0xad4>
   11ed8:	bl	1114c <__errno_location@plt>
   11edc:	ldr	r4, [r0]
   11ee0:	ldr	r2, [r7, r5, lsl #2]
   11ee4:	mov	r1, #3
   11ee8:	mov	r0, #0
   11eec:	bl	14e58 <ftello64@plt+0x3bf8>
   11ef0:	mov	r3, r0
   11ef4:	movw	r2, #37808	; 0x93b0
   11ef8:	movt	r2, #1
   11efc:	mov	r1, r4
   11f00:	mov	r0, #1
   11f04:	bl	110bc <error@plt>
   11f08:	bl	1114c <__errno_location@plt>
   11f0c:	ldr	r4, [r0]
   11f10:	mov	r2, #5
   11f14:	movw	r1, #38584	; 0x96b8
   11f18:	movt	r1, #1
   11f1c:	mov	r0, #0
   11f20:	bl	11020 <dcgettext@plt>
   11f24:	mov	r2, r0
   11f28:	mov	r1, r4
   11f2c:	mov	r0, #1
   11f30:	bl	110bc <error@plt>
   11f34:	add	r7, r7, #1
   11f38:	mov	r1, r8
   11f3c:	bl	11050 <rawmemchr@plt>
   11f40:	add	r0, r0, #1
   11f44:	cmp	r6, r0
   11f48:	bhi	11f34 <ftello64@plt+0xcd4>
   11f4c:	str	r7, [sp, #56]	; 0x38
   11f50:	mov	r1, #4
   11f54:	add	r0, r7, #1
   11f58:	bl	1689c <ftello64@plt+0x563c>
   11f5c:	mov	sl, r0
   11f60:	str	r5, [r0]
   11f64:	mov	r6, r0
   11f68:	add	r7, r0, r7, lsl #2
   11f6c:	mov	r0, r5
   11f70:	b	11f84 <ftello64@plt+0xd24>
   11f74:	mov	r1, r8
   11f78:	bl	11050 <rawmemchr@plt>
   11f7c:	add	r0, r0, #1
   11f80:	str	r0, [r6, #4]!
   11f84:	cmp	r7, r6
   11f88:	bne	11f74 <ftello64@plt+0xd14>
   11f8c:	b	11b84 <ftello64@plt+0x924>
   11f90:	ldr	r3, [sp, #52]	; 0x34
   11f94:	str	r3, [sp, #56]	; 0x38
   11f98:	mov	sl, #0
   11f9c:	b	11b84 <ftello64@plt+0x924>
   11fa0:	cmp	r9, #0
   11fa4:	ldreq	r5, [sp, #52]	; 0x34
   11fa8:	beq	11ba4 <ftello64@plt+0x944>
   11fac:	mvn	r1, #0
   11fb0:	ldr	r0, [sp, #44]	; 0x2c
   11fb4:	bl	15080 <ftello64@plt+0x3e20>
   11fb8:	subs	r3, r0, #0
   11fbc:	str	r3, [sp, #64]	; 0x40
   11fc0:	beq	120ac <ftello64@plt+0xe4c>
   11fc4:	ldr	r3, [sp, #68]	; 0x44
   11fc8:	cmp	r3, #0
   11fcc:	beq	125f0 <ftello64@plt+0x1390>
   11fd0:	movw	r3, #41344	; 0xa180
   11fd4:	movt	r3, #2
   11fd8:	ldr	r3, [r3]
   11fdc:	str	r3, [sp, #44]	; 0x2c
   11fe0:	ldr	r3, [sp, #52]	; 0x34
   11fe4:	cmp	r3, #1024	; 0x400
   11fe8:	movcc	r5, r3
   11fec:	movcs	r5, #1024	; 0x400
   11ff0:	mov	r1, #12
   11ff4:	mov	r0, r5
   11ff8:	bl	16a58 <ftello64@plt+0x57f8>
   11ffc:	str	r0, [sp, #28]
   12000:	mov	fp, #0
   12004:	mov	r6, #0
   12008:	mov	r7, #0
   1200c:	ldr	r2, [sp, #52]	; 0x34
   12010:	mov	r3, #0
   12014:	strd	r2, [sp, #56]	; 0x38
   12018:	mov	r3, sl
   1201c:	mov	sl, r9
   12020:	mov	r9, r4
   12024:	mov	r4, fp
   12028:	mov	fp, r5
   1202c:	mov	r5, r3
   12030:	ldrd	r2, [sp, #56]	; 0x38
   12034:	cmp	r7, r3
   12038:	cmpeq	r6, r2
   1203c:	bcs	12100 <ftello64@plt+0xea0>
   12040:	mov	r2, r8
   12044:	ldr	r1, [sp, #44]	; 0x2c
   12048:	mov	r3, #12
   1204c:	ldr	r0, [sp, #28]
   12050:	mla	r0, r3, r6, r0
   12054:	bl	12bc0 <ftello64@plt+0x1960>
   12058:	subs	r4, r0, #0
   1205c:	beq	120f0 <ftello64@plt+0xe90>
   12060:	adds	r6, r6, #1
   12064:	adc	r7, r7, #0
   12068:	mov	r3, #0
   1206c:	cmp	r7, r3
   12070:	cmpeq	r6, fp
   12074:	bcc	12030 <ftello64@plt+0xdd0>
   12078:	add	fp, fp, #1024	; 0x400
   1207c:	mov	r2, #12
   12080:	mov	r1, fp
   12084:	ldr	r0, [sp, #28]
   12088:	bl	167f4 <ftello64@plt+0x5594>
   1208c:	mov	r3, r0
   12090:	str	r0, [sp, #28]
   12094:	mov	r2, #12288	; 0x3000
   12098:	mov	r1, #0
   1209c:	mov	r0, #12
   120a0:	mla	r0, r0, r6, r3
   120a4:	bl	11170 <memset@plt>
   120a8:	b	12030 <ftello64@plt+0xdd0>
   120ac:	bl	1114c <__errno_location@plt>
   120b0:	ldr	r4, [r0]
   120b4:	movw	r2, #37716	; 0x9354
   120b8:	movt	r2, #1
   120bc:	ldr	r3, [sp, #44]	; 0x2c
   120c0:	cmp	r3, #0
   120c4:	moveq	r3, r2
   120c8:	mov	r2, r3
   120cc:	mov	r1, #3
   120d0:	mov	r0, #0
   120d4:	bl	14e58 <ftello64@plt+0x3bf8>
   120d8:	mov	r3, r0
   120dc:	movw	r2, #37808	; 0x93b0
   120e0:	movt	r2, #1
   120e4:	mov	r1, r4
   120e8:	mov	r0, #1
   120ec:	bl	110bc <error@plt>
   120f0:	mov	r4, r9
   120f4:	mov	r9, sl
   120f8:	mov	sl, r5
   120fc:	b	121c8 <ftello64@plt+0xf68>
   12100:	mov	fp, r4
   12104:	mov	r4, r9
   12108:	mov	r9, sl
   1210c:	mov	sl, r5
   12110:	cmp	fp, #0
   12114:	beq	121c8 <ftello64@plt+0xf68>
   12118:	add	r0, sp, #88	; 0x58
   1211c:	bl	12bac <ftello64@plt+0x194c>
   12120:	str	r4, [sp, #72]	; 0x48
   12124:	mov	fp, r8
   12128:	str	r9, [sp, #80]	; 0x50
   1212c:	ldrd	r8, [sp, #56]	; 0x38
   12130:	str	r5, [sp, #84]	; 0x54
   12134:	ldr	sl, [sp, #28]
   12138:	b	12144 <ftello64@plt+0xee4>
   1213c:	mov	r6, r4
   12140:	mov	r7, r5
   12144:	adds	r4, r6, #1
   12148:	adc	r5, r7, #0
   1214c:	mov	r2, r6
   12150:	mov	r3, r7
   12154:	ldr	r0, [sp, #64]	; 0x40
   12158:	bl	150ac <ftello64@plt+0x3e4c>
   1215c:	cmp	r9, r1
   12160:	cmpeq	r8, r0
   12164:	movhi	r3, #12
   12168:	mlahi	r0, r3, r0, sl
   1216c:	addls	r0, sp, #88	; 0x58
   12170:	mov	r2, fp
   12174:	ldr	r1, [sp, #44]	; 0x2c
   12178:	bl	12bc0 <ftello64@plt+0x1960>
   1217c:	cmp	r0, #0
   12180:	beq	121a8 <ftello64@plt+0xf48>
   12184:	orrs	r3, r6, r7
   12188:	bne	1213c <ftello64@plt+0xedc>
   1218c:	ldr	r4, [sp, #72]	; 0x48
   12190:	mov	r8, fp
   12194:	ldr	r9, [sp, #80]	; 0x50
   12198:	ldr	sl, [sp, #84]	; 0x54
   1219c:	mov	r6, #1
   121a0:	mov	r7, #0
   121a4:	b	121c0 <ftello64@plt+0xf60>
   121a8:	ldr	r4, [sp, #72]	; 0x48
   121ac:	mov	r8, fp
   121b0:	ldr	r9, [sp, #80]	; 0x50
   121b4:	ldr	sl, [sp, #84]	; 0x54
   121b8:	orrs	r3, r6, r7
   121bc:	beq	12290 <ftello64@plt+0x1030>
   121c0:	add	r0, sp, #88	; 0x58
   121c4:	bl	12d0c <ftello64@plt+0x1aac>
   121c8:	ldr	r3, [sp, #44]	; 0x2c
   121cc:	ldr	r3, [r3]
   121d0:	tst	r3, #32
   121d4:	bne	122b4 <ftello64@plt+0x1054>
   121d8:	ldrd	r2, [sp, #56]	; 0x38
   121dc:	mov	r5, r2
   121e0:	cmp	r3, r7
   121e4:	cmpeq	r2, r6
   121e8:	movhi	r5, r6
   121ec:	str	r5, [sp, #56]	; 0x38
   121f0:	ldr	r3, [sp, #52]	; 0x34
   121f4:	clz	r6, r3
   121f8:	lsr	r6, r6, #5
   121fc:	ldr	r3, [sp, #32]
   12200:	ldr	r2, [sp, #36]	; 0x24
   12204:	orr	r3, r3, r2
   12208:	orrs	r3, r6, r3
   1220c:	beq	122e0 <ftello64@plt+0x1080>
   12210:	cmp	r9, #0
   12214:	beq	11bfc <ftello64@plt+0x99c>
   12218:	ldr	r3, [sp, #40]	; 0x28
   1221c:	cmp	r3, #0
   12220:	beq	12248 <ftello64@plt+0xfe8>
   12224:	movw	r3, #41348	; 0xa184
   12228:	movt	r3, #2
   1222c:	ldr	r2, [r3]
   12230:	movw	r1, #38056	; 0x94a8
   12234:	movt	r1, #1
   12238:	ldr	r0, [sp, #40]	; 0x28
   1223c:	bl	1294c <ftello64@plt+0x16ec>
   12240:	cmp	r0, #0
   12244:	beq	12324 <ftello64@plt+0x10c4>
   12248:	cmp	r6, #0
   1224c:	bne	124dc <ftello64@plt+0x127c>
   12250:	ldr	r3, [sp, #56]	; 0x38
   12254:	cmp	r3, #0
   12258:	beq	12354 <ftello64@plt+0x10f4>
   1225c:	ldr	r3, [sp, #36]	; 0x24
   12260:	cmp	r3, #0
   12264:	beq	123fc <ftello64@plt+0x119c>
   12268:	add	r6, r4, #1
   1226c:	ldr	fp, [sp, #48]	; 0x30
   12270:	sub	r6, r6, fp
   12274:	mov	r4, #0
   12278:	subs	r6, r6, #1
   1227c:	sbc	sl, r4, #0
   12280:	movw	r7, #38016	; 0x9480
   12284:	movt	r7, #1
   12288:	mov	r9, #1
   1228c:	b	1237c <ftello64@plt+0x111c>
   12290:	mov	r2, #5
   12294:	movw	r1, #37972	; 0x9454
   12298:	movt	r1, #1
   1229c:	mov	r0, #0
   122a0:	bl	11020 <dcgettext@plt>
   122a4:	mov	r2, r0
   122a8:	mov	r1, #75	; 0x4b
   122ac:	mov	r0, #1
   122b0:	bl	110bc <error@plt>
   122b4:	bl	1114c <__errno_location@plt>
   122b8:	ldr	r4, [r0]
   122bc:	mov	r2, #5
   122c0:	movw	r1, #38584	; 0x96b8
   122c4:	movt	r1, #1
   122c8:	mov	r0, #0
   122cc:	bl	11020 <dcgettext@plt>
   122d0:	mov	r2, r0
   122d4:	mov	r1, r4
   122d8:	mov	r0, #1
   122dc:	bl	110bc <error@plt>
   122e0:	movw	r3, #41344	; 0xa180
   122e4:	movt	r3, #2
   122e8:	ldr	r0, [r3]
   122ec:	bl	127c8 <ftello64@plt+0x1568>
   122f0:	cmp	r0, #0
   122f4:	beq	12210 <ftello64@plt+0xfb0>
   122f8:	bl	1114c <__errno_location@plt>
   122fc:	ldr	r4, [r0]
   12300:	mov	r2, #5
   12304:	movw	r1, #38584	; 0x96b8
   12308:	movt	r1, #1
   1230c:	mov	r0, #0
   12310:	bl	11020 <dcgettext@plt>
   12314:	mov	r2, r0
   12318:	mov	r1, r4
   1231c:	mov	r0, #1
   12320:	bl	110bc <error@plt>
   12324:	bl	1114c <__errno_location@plt>
   12328:	ldr	r4, [r0]
   1232c:	ldr	r2, [sp, #40]	; 0x28
   12330:	mov	r1, #3
   12334:	mov	r0, #0
   12338:	bl	14e58 <ftello64@plt+0x3bf8>
   1233c:	mov	r3, r0
   12340:	movw	r2, #37808	; 0x93b0
   12344:	movt	r2, #1
   12348:	mov	r1, r4
   1234c:	mov	r0, #1
   12350:	bl	110bc <error@plt>
   12354:	mov	r2, #5
   12358:	movw	r1, #37996	; 0x946c
   1235c:	movt	r1, #1
   12360:	mov	r0, #0
   12364:	bl	11020 <dcgettext@plt>
   12368:	mov	r2, r0
   1236c:	mov	r1, #0
   12370:	mov	r0, #1
   12374:	bl	110bc <error@plt>
   12378:	add	r4, r4, #1
   1237c:	cmp	r5, r4
   12380:	beq	124dc <ftello64@plt+0x127c>
   12384:	mov	r2, r6
   12388:	mov	r3, sl
   1238c:	ldr	r0, [sp, #64]	; 0x40
   12390:	bl	150ac <ftello64@plt+0x3e4c>
   12394:	mov	r3, r8
   12398:	add	r2, fp, r0
   1239c:	mov	r1, r7
   123a0:	mov	r0, r9
   123a4:	bl	1117c <__printf_chk@plt>
   123a8:	cmp	r0, #0
   123ac:	bge	12378 <ftello64@plt+0x1118>
   123b0:	b	1244c <ftello64@plt+0x11ec>
   123b4:	add	r6, r6, #1
   123b8:	cmp	r5, r6
   123bc:	beq	124dc <ftello64@plt+0x127c>
   123c0:	mov	r2, r7
   123c4:	mov	r3, r9
   123c8:	ldr	r0, [sp, #64]	; 0x40
   123cc:	bl	150ac <ftello64@plt+0x3e4c>
   123d0:	add	r3, sl, r0, lsl #2
   123d4:	ldr	r0, [sl, r0, lsl #2]
   123d8:	ldr	r4, [r3, #4]
   123dc:	sub	r4, r4, r0
   123e0:	ldr	r3, [r8]
   123e4:	mov	r2, r4
   123e8:	mov	r1, #1
   123ec:	bl	10ff0 <fwrite_unlocked@plt>
   123f0:	cmp	r4, r0
   123f4:	beq	123b4 <ftello64@plt+0x1154>
   123f8:	b	1244c <ftello64@plt+0x11ec>
   123fc:	mov	r6, #0
   12400:	ldr	r7, [sp, #56]	; 0x38
   12404:	subs	r7, r7, #1
   12408:	sbc	r9, r6, #0
   1240c:	movw	r8, #41348	; 0xa184
   12410:	movt	r8, #2
   12414:	b	123b8 <ftello64@plt+0x1158>
   12418:	add	r6, r6, #1
   1241c:	cmp	sl, r6
   12420:	beq	124dc <ftello64@plt+0x127c>
   12424:	ldr	r5, [r4, r6, lsl #2]
   12428:	mla	r5, fp, r5, r8
   1242c:	ldr	r3, [r7]
   12430:	ldr	r2, [r5, #4]
   12434:	mov	r1, r9
   12438:	ldr	r0, [r5, #8]
   1243c:	bl	10ff0 <fwrite_unlocked@plt>
   12440:	ldr	r3, [r5, #4]
   12444:	cmp	r0, r3
   12448:	beq	12418 <ftello64@plt+0x11b8>
   1244c:	bl	1114c <__errno_location@plt>
   12450:	ldr	r4, [r0]
   12454:	mov	r2, #5
   12458:	movw	r1, #38024	; 0x9488
   1245c:	movt	r1, #1
   12460:	mov	r0, #0
   12464:	bl	11020 <dcgettext@plt>
   12468:	mov	r2, r0
   1246c:	mov	r1, r4
   12470:	mov	r0, #1
   12474:	bl	110bc <error@plt>
   12478:	mov	r6, #0
   1247c:	mov	fp, #12
   12480:	movw	r7, #41348	; 0xa184
   12484:	movt	r7, #2
   12488:	mov	r9, #1
   1248c:	ldr	r8, [sp, #28]
   12490:	ldr	sl, [sp, #56]	; 0x38
   12494:	b	1241c <ftello64@plt+0x11bc>
   12498:	mov	r6, #0
   1249c:	movw	r7, #38016	; 0x9480
   124a0:	movt	r7, #1
   124a4:	mov	r9, #1
   124a8:	ldr	sl, [sp, #48]	; 0x30
   124ac:	cmp	r6, r5
   124b0:	beq	124dc <ftello64@plt+0x127c>
   124b4:	ldr	r2, [r4, r6, lsl #2]
   124b8:	mov	r3, r8
   124bc:	add	r2, sl, r2
   124c0:	mov	r1, r7
   124c4:	mov	r0, r9
   124c8:	bl	1117c <__printf_chk@plt>
   124cc:	cmp	r0, #0
   124d0:	blt	1244c <ftello64@plt+0x11ec>
   124d4:	add	r6, r6, #1
   124d8:	b	124ac <ftello64@plt+0x124c>
   124dc:	mov	r0, #0
   124e0:	bl	11128 <exit@plt>
   124e4:	mov	r2, #5
   124e8:	movw	r1, #37784	; 0x9398
   124ec:	movt	r1, #1
   124f0:	mov	r0, #0
   124f4:	bl	11020 <dcgettext@plt>
   124f8:	mov	r3, #0
   124fc:	str	r3, [sp, #16]
   12500:	str	r0, [sp, #12]
   12504:	movw	r3, #39592	; 0x9aa8
   12508:	movt	r3, #1
   1250c:	str	r3, [sp, #8]
   12510:	mvn	r2, #0
   12514:	mov	r3, #0
   12518:	strd	r2, [sp]
   1251c:	mov	r2, #0
   12520:	mov	r3, #0
   12524:	mov	r0, r5
   12528:	bl	16d18 <ftello64@plt+0x5ab8>
   1252c:	bl	1114c <__errno_location@plt>
   12530:	ldr	r4, [r0]
   12534:	mov	r2, #5
   12538:	movw	r1, #37784	; 0x9398
   1253c:	movt	r1, #1
   12540:	mov	r0, #0
   12544:	bl	11020 <dcgettext@plt>
   12548:	mov	r5, r0
   1254c:	movw	r3, #41352	; 0xa188
   12550:	movt	r3, #2
   12554:	ldr	r0, [r3]
   12558:	bl	15024 <ftello64@plt+0x3dc4>
   1255c:	str	r0, [sp]
   12560:	mov	r3, r5
   12564:	movw	r2, #37804	; 0x93ac
   12568:	movt	r2, #1
   1256c:	mov	r1, r4
   12570:	mov	r0, #1
   12574:	bl	110bc <error@plt>
   12578:	mov	sl, #0
   1257c:	mvn	r3, #0
   12580:	str	r3, [sp, #56]	; 0x38
   12584:	mov	r3, #1
   12588:	str	r3, [sp, #68]	; 0x44
   1258c:	b	11fac <ftello64@plt+0xd4c>
   12590:	mov	r2, #5
   12594:	movw	r1, #38036	; 0x9494
   12598:	movt	r1, #1
   1259c:	mov	r0, #0
   125a0:	bl	11020 <dcgettext@plt>
   125a4:	mov	r4, r0
   125a8:	mov	r3, #4
   125ac:	ldr	r0, [sl, r3]
   125b0:	bl	15024 <ftello64@plt+0x3dc4>
   125b4:	mov	r3, r0
   125b8:	mov	r2, r4
   125bc:	mov	r1, #0
   125c0:	mov	r0, r1
   125c4:	bl	110bc <error@plt>
   125c8:	mov	r0, #1
   125cc:	bl	11360 <ftello64@plt+0x100>
   125d0:	mov	r2, #5
   125d4:	movw	r1, #38036	; 0x9494
   125d8:	movt	r1, #1
   125dc:	mov	r0, #0
   125e0:	bl	11020 <dcgettext@plt>
   125e4:	mov	r4, r0
   125e8:	mov	r3, #0
   125ec:	b	125ac <ftello64@plt+0x134c>
   125f0:	ldr	r3, [sp, #52]	; 0x34
   125f4:	clz	r6, r3
   125f8:	lsr	r6, r6, #5
   125fc:	ldr	r3, [sp, #32]
   12600:	ldr	r2, [sp, #36]	; 0x24
   12604:	orr	r3, r3, r2
   12608:	orrs	r3, r6, r3
   1260c:	ldreq	r5, [sp, #52]	; 0x34
   12610:	moveq	r3, #0
   12614:	streq	r3, [sp, #28]
   12618:	beq	122e0 <ftello64@plt+0x1080>
   1261c:	ldr	r5, [sp, #52]	; 0x34
   12620:	b	12218 <ftello64@plt+0xfb8>
   12624:	andeq	r8, r1, r8, asr #28
   12628:	movw	r3, #41360	; 0xa190
   1262c:	movt	r3, #2
   12630:	str	r0, [r3]
   12634:	bx	lr
   12638:	movw	r3, #41360	; 0xa190
   1263c:	movt	r3, #2
   12640:	strb	r0, [r3, #4]
   12644:	bx	lr
   12648:	strd	r4, [sp, #-16]!
   1264c:	str	r6, [sp, #8]
   12650:	str	lr, [sp, #12]
   12654:	sub	sp, sp, #8
   12658:	movw	r3, #41348	; 0xa184
   1265c:	movt	r3, #2
   12660:	ldr	r0, [r3]
   12664:	bl	174dc <ftello64@plt+0x627c>
   12668:	cmp	r0, #0
   1266c:	beq	12694 <ftello64@plt+0x1434>
   12670:	movw	r3, #41360	; 0xa190
   12674:	movt	r3, #2
   12678:	ldrb	r3, [r3, #4]
   1267c:	cmp	r3, #0
   12680:	beq	126c0 <ftello64@plt+0x1460>
   12684:	bl	1114c <__errno_location@plt>
   12688:	ldr	r3, [r0]
   1268c:	cmp	r3, #32
   12690:	bne	126c0 <ftello64@plt+0x1460>
   12694:	movw	r3, #41336	; 0xa178
   12698:	movt	r3, #2
   1269c:	ldr	r0, [r3]
   126a0:	bl	174dc <ftello64@plt+0x627c>
   126a4:	cmp	r0, #0
   126a8:	bne	12748 <ftello64@plt+0x14e8>
   126ac:	add	sp, sp, #8
   126b0:	ldrd	r4, [sp]
   126b4:	ldr	r6, [sp, #8]
   126b8:	add	sp, sp, #12
   126bc:	pop	{pc}		; (ldr pc, [sp], #4)
   126c0:	mov	r2, #5
   126c4:	movw	r1, #38024	; 0x9488
   126c8:	movt	r1, #1
   126cc:	mov	r0, #0
   126d0:	bl	11020 <dcgettext@plt>
   126d4:	mov	r4, r0
   126d8:	movw	r3, #41360	; 0xa190
   126dc:	movt	r3, #2
   126e0:	ldr	r5, [r3]
   126e4:	cmp	r5, #0
   126e8:	beq	12728 <ftello64@plt+0x14c8>
   126ec:	bl	1114c <__errno_location@plt>
   126f0:	ldr	r6, [r0]
   126f4:	mov	r0, r5
   126f8:	bl	14e20 <ftello64@plt+0x3bc0>
   126fc:	str	r4, [sp]
   12700:	mov	r3, r0
   12704:	movw	r2, #37804	; 0x93ac
   12708:	movt	r2, #1
   1270c:	mov	r1, r6
   12710:	mov	r0, #0
   12714:	bl	110bc <error@plt>
   12718:	movw	r3, #41252	; 0xa124
   1271c:	movt	r3, #2
   12720:	ldr	r0, [r3]
   12724:	bl	10fc0 <_exit@plt>
   12728:	bl	1114c <__errno_location@plt>
   1272c:	mov	r3, r4
   12730:	movw	r2, #37808	; 0x93b0
   12734:	movt	r2, #1
   12738:	ldr	r1, [r0]
   1273c:	mov	r0, #0
   12740:	bl	110bc <error@plt>
   12744:	b	12718 <ftello64@plt+0x14b8>
   12748:	movw	r3, #41252	; 0xa124
   1274c:	movt	r3, #2
   12750:	ldr	r0, [r3]
   12754:	bl	10fc0 <_exit@plt>
   12758:	strd	r4, [sp, #-12]!
   1275c:	str	lr, [sp, #8]
   12760:	sub	sp, sp, #20
   12764:	ldr	r1, [sp, #40]	; 0x28
   12768:	str	r1, [sp, #8]
   1276c:	ldrd	r4, [sp, #32]
   12770:	strd	r4, [sp]
   12774:	bl	10f90 <posix_fadvise64@plt>
   12778:	add	sp, sp, #20
   1277c:	ldrd	r4, [sp]
   12780:	add	sp, sp, #8
   12784:	pop	{pc}		; (ldr pc, [sp], #4)
   12788:	cmp	r0, #0
   1278c:	bxeq	lr
   12790:	str	r4, [sp, #-8]!
   12794:	str	lr, [sp, #4]
   12798:	sub	sp, sp, #16
   1279c:	mov	r4, r1
   127a0:	bl	11188 <fileno@plt>
   127a4:	str	r4, [sp, #8]
   127a8:	mov	r2, #0
   127ac:	mov	r3, #0
   127b0:	strd	r2, [sp]
   127b4:	bl	10f90 <posix_fadvise64@plt>
   127b8:	add	sp, sp, #16
   127bc:	ldr	r4, [sp]
   127c0:	add	sp, sp, #4
   127c4:	pop	{pc}		; (ldr pc, [sp], #4)
   127c8:	strd	r4, [sp, #-16]!
   127cc:	str	r6, [sp, #8]
   127d0:	str	lr, [sp, #12]
   127d4:	sub	sp, sp, #8
   127d8:	mov	r4, r0
   127dc:	bl	11188 <fileno@plt>
   127e0:	cmp	r0, #0
   127e4:	blt	1285c <ftello64@plt+0x15fc>
   127e8:	mov	r0, r4
   127ec:	bl	110ec <__freading@plt>
   127f0:	cmp	r0, #0
   127f4:	beq	12828 <ftello64@plt+0x15c8>
   127f8:	mov	r0, r4
   127fc:	bl	11188 <fileno@plt>
   12800:	mov	r3, #1
   12804:	str	r3, [sp]
   12808:	mov	r2, #0
   1280c:	mov	r3, #0
   12810:	bl	11080 <lseek64@plt>
   12814:	mvn	r2, #0
   12818:	mvn	r3, #0
   1281c:	cmp	r1, r3
   12820:	cmpeq	r0, r2
   12824:	beq	12868 <ftello64@plt+0x1608>
   12828:	mov	r0, r4
   1282c:	bl	12884 <ftello64@plt+0x1624>
   12830:	cmp	r0, #0
   12834:	beq	12868 <ftello64@plt+0x1608>
   12838:	bl	1114c <__errno_location@plt>
   1283c:	mov	r5, r0
   12840:	ldr	r6, [r0]
   12844:	mov	r0, r4
   12848:	bl	111a0 <fclose@plt>
   1284c:	cmp	r6, #0
   12850:	strne	r6, [r5]
   12854:	mvnne	r0, #0
   12858:	b	12870 <ftello64@plt+0x1610>
   1285c:	mov	r0, r4
   12860:	bl	111a0 <fclose@plt>
   12864:	b	12870 <ftello64@plt+0x1610>
   12868:	mov	r0, r4
   1286c:	bl	111a0 <fclose@plt>
   12870:	add	sp, sp, #8
   12874:	ldrd	r4, [sp]
   12878:	ldr	r6, [sp, #8]
   1287c:	add	sp, sp, #12
   12880:	pop	{pc}		; (ldr pc, [sp], #4)
   12884:	str	r4, [sp, #-8]!
   12888:	str	lr, [sp, #4]
   1288c:	sub	sp, sp, #8
   12890:	subs	r4, r0, #0
   12894:	beq	128a8 <ftello64@plt+0x1648>
   12898:	mov	r0, r4
   1289c:	bl	110ec <__freading@plt>
   128a0:	cmp	r0, #0
   128a4:	bne	128c0 <ftello64@plt+0x1660>
   128a8:	mov	r0, r4
   128ac:	bl	10f9c <fflush@plt>
   128b0:	add	sp, sp, #8
   128b4:	ldr	r4, [sp]
   128b8:	add	sp, sp, #4
   128bc:	pop	{pc}		; (ldr pc, [sp], #4)
   128c0:	ldr	r3, [r4]
   128c4:	tst	r3, #256	; 0x100
   128c8:	bne	128d8 <ftello64@plt+0x1678>
   128cc:	mov	r0, r4
   128d0:	bl	10f9c <fflush@plt>
   128d4:	b	128b0 <ftello64@plt+0x1650>
   128d8:	mov	r3, #1
   128dc:	str	r3, [sp]
   128e0:	mov	r2, #0
   128e4:	mov	r3, #0
   128e8:	mov	r0, r4
   128ec:	bl	12aec <ftello64@plt+0x188c>
   128f0:	b	128cc <ftello64@plt+0x166c>
   128f4:	str	r4, [sp, #-8]!
   128f8:	str	lr, [sp, #4]
   128fc:	mov	r4, r0
   12900:	mov	r1, #0
   12904:	movw	r0, #38272	; 0x9580
   12908:	movt	r0, #1
   1290c:	bl	110c8 <open64@plt>
   12910:	cmp	r4, r0
   12914:	moveq	r0, #1
   12918:	beq	12928 <ftello64@plt+0x16c8>
   1291c:	cmp	r0, #0
   12920:	movlt	r0, #0
   12924:	bge	12934 <ftello64@plt+0x16d4>
   12928:	ldr	r4, [sp]
   1292c:	add	sp, sp, #4
   12930:	pop	{pc}		; (ldr pc, [sp], #4)
   12934:	bl	11248 <close@plt>
   12938:	bl	1114c <__errno_location@plt>
   1293c:	mov	r3, #9
   12940:	str	r3, [r0]
   12944:	mov	r0, #0
   12948:	b	12928 <ftello64@plt+0x16c8>
   1294c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   12950:	strd	r6, [sp, #8]
   12954:	strd	r8, [sp, #16]
   12958:	str	sl, [sp, #24]
   1295c:	str	lr, [sp, #28]
   12960:	mov	r8, r0
   12964:	mov	r9, r1
   12968:	mov	r6, r2
   1296c:	mov	r0, r2
   12970:	bl	11188 <fileno@plt>
   12974:	cmp	r0, #1
   12978:	beq	12a54 <ftello64@plt+0x17f4>
   1297c:	cmp	r0, #2
   12980:	beq	129a4 <ftello64@plt+0x1744>
   12984:	cmp	r0, #0
   12988:	beq	12a60 <ftello64@plt+0x1800>
   1298c:	mov	r1, #2
   12990:	mov	r0, r1
   12994:	bl	1102c <dup2@plt>
   12998:	subs	r4, r0, #2
   1299c:	movne	r4, #1
   129a0:	b	129a8 <ftello64@plt+0x1748>
   129a4:	mov	r4, #0
   129a8:	mov	r1, #1
   129ac:	mov	r0, r1
   129b0:	bl	1102c <dup2@plt>
   129b4:	subs	r7, r0, #1
   129b8:	movne	r7, #1
   129bc:	mov	r1, #0
   129c0:	mov	r0, r1
   129c4:	bl	1102c <dup2@plt>
   129c8:	adds	r5, r0, #0
   129cc:	movne	r5, #1
   129d0:	cmp	r5, #0
   129d4:	bne	12a70 <ftello64@plt+0x1810>
   129d8:	cmp	r7, #0
   129dc:	bne	12a88 <ftello64@plt+0x1828>
   129e0:	cmp	r4, #0
   129e4:	beq	129f8 <ftello64@plt+0x1798>
   129e8:	mov	r0, #2
   129ec:	bl	128f4 <ftello64@plt+0x1694>
   129f0:	cmp	r0, #0
   129f4:	beq	12ad0 <ftello64@plt+0x1870>
   129f8:	mov	r2, r6
   129fc:	mov	r1, r9
   12a00:	mov	r0, r8
   12a04:	bl	11104 <freopen64@plt>
   12a08:	mov	r6, r0
   12a0c:	bl	1114c <__errno_location@plt>
   12a10:	mov	r8, r0
   12a14:	ldr	r9, [r0]
   12a18:	cmp	r4, #0
   12a1c:	bne	12ae0 <ftello64@plt+0x1880>
   12a20:	cmp	r7, #0
   12a24:	bne	12ab0 <ftello64@plt+0x1850>
   12a28:	cmp	r5, #0
   12a2c:	bne	12ac4 <ftello64@plt+0x1864>
   12a30:	cmp	r6, #0
   12a34:	streq	r9, [r8]
   12a38:	mov	r0, r6
   12a3c:	ldrd	r4, [sp]
   12a40:	ldrd	r6, [sp, #8]
   12a44:	ldrd	r8, [sp, #16]
   12a48:	ldr	sl, [sp, #24]
   12a4c:	add	sp, sp, #28
   12a50:	pop	{pc}		; (ldr pc, [sp], #4)
   12a54:	mov	r4, #0
   12a58:	mov	r7, r4
   12a5c:	b	129bc <ftello64@plt+0x175c>
   12a60:	mov	r4, #0
   12a64:	mov	r7, r4
   12a68:	mov	r5, r4
   12a6c:	b	129d0 <ftello64@plt+0x1770>
   12a70:	mov	r0, #0
   12a74:	bl	128f4 <ftello64@plt+0x1694>
   12a78:	cmp	r0, #0
   12a7c:	bne	129d8 <ftello64@plt+0x1778>
   12a80:	mov	r6, #0
   12a84:	b	12a0c <ftello64@plt+0x17ac>
   12a88:	mov	r0, #1
   12a8c:	bl	128f4 <ftello64@plt+0x1694>
   12a90:	cmp	r0, #0
   12a94:	bne	129e0 <ftello64@plt+0x1780>
   12a98:	bl	1114c <__errno_location@plt>
   12a9c:	mov	r8, r0
   12aa0:	ldr	r9, [r0]
   12aa4:	cmp	r4, #0
   12aa8:	moveq	r6, #0
   12aac:	bne	12abc <ftello64@plt+0x185c>
   12ab0:	mov	r0, #1
   12ab4:	bl	11248 <close@plt>
   12ab8:	b	12a28 <ftello64@plt+0x17c8>
   12abc:	mov	r6, #0
   12ac0:	b	12ae0 <ftello64@plt+0x1880>
   12ac4:	mov	r0, #0
   12ac8:	bl	11248 <close@plt>
   12acc:	b	12a30 <ftello64@plt+0x17d0>
   12ad0:	bl	1114c <__errno_location@plt>
   12ad4:	mov	r8, r0
   12ad8:	ldr	r9, [r0]
   12adc:	mov	r6, #0
   12ae0:	mov	r0, #2
   12ae4:	bl	11248 <close@plt>
   12ae8:	b	12a20 <ftello64@plt+0x17c0>
   12aec:	str	r4, [sp, #-16]!
   12af0:	strd	r6, [sp, #4]
   12af4:	str	lr, [sp, #12]
   12af8:	sub	sp, sp, #8
   12afc:	mov	r4, r0
   12b00:	mov	r6, r2
   12b04:	mov	r7, r3
   12b08:	ldr	r2, [r0, #8]
   12b0c:	ldr	r3, [r0, #4]
   12b10:	cmp	r2, r3
   12b14:	beq	12b44 <ftello64@plt+0x18e4>
   12b18:	ldr	r3, [sp, #24]
   12b1c:	str	r3, [sp]
   12b20:	mov	r2, r6
   12b24:	mov	r3, r7
   12b28:	mov	r0, r4
   12b2c:	bl	111ac <fseeko64@plt>
   12b30:	add	sp, sp, #8
   12b34:	ldr	r4, [sp]
   12b38:	ldrd	r6, [sp, #4]
   12b3c:	add	sp, sp, #12
   12b40:	pop	{pc}		; (ldr pc, [sp], #4)
   12b44:	ldr	r2, [r0, #20]
   12b48:	ldr	r3, [r0, #16]
   12b4c:	cmp	r2, r3
   12b50:	bne	12b18 <ftello64@plt+0x18b8>
   12b54:	ldr	r3, [r0, #36]	; 0x24
   12b58:	cmp	r3, #0
   12b5c:	bne	12b18 <ftello64@plt+0x18b8>
   12b60:	bl	11188 <fileno@plt>
   12b64:	ldr	r3, [sp, #24]
   12b68:	str	r3, [sp]
   12b6c:	mov	r2, r6
   12b70:	mov	r3, r7
   12b74:	bl	11080 <lseek64@plt>
   12b78:	mvn	r2, #0
   12b7c:	mvn	r3, #0
   12b80:	cmp	r1, r3
   12b84:	cmpeq	r0, r2
   12b88:	beq	12ba4 <ftello64@plt+0x1944>
   12b8c:	ldr	r3, [r4]
   12b90:	bic	r3, r3, #16
   12b94:	str	r3, [r4]
   12b98:	strd	r0, [r4, #80]	; 0x50
   12b9c:	mov	r0, #0
   12ba0:	b	12b30 <ftello64@plt+0x18d0>
   12ba4:	mvn	r0, #0
   12ba8:	b	12b30 <ftello64@plt+0x18d0>
   12bac:	mov	r3, #0
   12bb0:	str	r3, [r0]
   12bb4:	str	r3, [r0, #4]
   12bb8:	str	r3, [r0, #8]
   12bbc:	bx	lr
   12bc0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12bc4:	strd	r6, [sp, #8]
   12bc8:	strd	r8, [sp, #16]
   12bcc:	strd	sl, [sp, #24]
   12bd0:	str	lr, [sp, #32]
   12bd4:	sub	sp, sp, #20
   12bd8:	ldr	r9, [r0, #8]
   12bdc:	ldr	r7, [r0]
   12be0:	add	r7, r9, r7
   12be4:	ldr	r3, [r1]
   12be8:	tst	r3, #16
   12bec:	movne	r0, #0
   12bf0:	bne	12cd4 <ftello64@plt+0x1a74>
   12bf4:	mov	r8, r2
   12bf8:	mov	r5, r1
   12bfc:	mov	sl, r0
   12c00:	mov	r4, r9
   12c04:	mov	fp, #1
   12c08:	str	r2, [sp, #12]
   12c0c:	b	12c8c <ftello64@plt+0x1a2c>
   12c10:	mov	r0, r5
   12c14:	bl	111c4 <__uflow@plt>
   12c18:	mov	r6, r0
   12c1c:	cmn	r0, #1
   12c20:	bne	12ca8 <ftello64@plt+0x1a48>
   12c24:	cmp	r9, r4
   12c28:	beq	12cb4 <ftello64@plt+0x1a54>
   12c2c:	ldr	r3, [r5]
   12c30:	tst	r3, #32
   12c34:	bne	12cbc <ftello64@plt+0x1a5c>
   12c38:	ldrb	r3, [r4, #-1]
   12c3c:	cmp	r3, r8
   12c40:	beq	12cc8 <ftello64@plt+0x1a68>
   12c44:	ldr	r6, [sp, #12]
   12c48:	cmp	r4, r7
   12c4c:	bne	12cc4 <ftello64@plt+0x1a64>
   12c50:	ldr	r4, [sl]
   12c54:	str	fp, [sp]
   12c58:	mvn	r3, #0
   12c5c:	mov	r2, fp
   12c60:	mov	r1, sl
   12c64:	mov	r0, r9
   12c68:	bl	16968 <ftello64@plt+0x5708>
   12c6c:	mov	r9, r0
   12c70:	add	r4, r0, r4
   12c74:	str	r0, [sl, #8]
   12c78:	ldr	r7, [sl]
   12c7c:	add	r7, r0, r7
   12c80:	strb	r6, [r4], #1
   12c84:	cmp	r8, r6
   12c88:	beq	12cc8 <ftello64@plt+0x1a68>
   12c8c:	ldr	r3, [r5, #4]
   12c90:	ldr	r2, [r5, #8]
   12c94:	cmp	r3, r2
   12c98:	bcs	12c10 <ftello64@plt+0x19b0>
   12c9c:	add	r2, r3, #1
   12ca0:	str	r2, [r5, #4]
   12ca4:	ldrb	r6, [r3]
   12ca8:	cmp	r4, r7
   12cac:	bne	12c80 <ftello64@plt+0x1a20>
   12cb0:	b	12c50 <ftello64@plt+0x19f0>
   12cb4:	mov	r0, #0
   12cb8:	b	12cd4 <ftello64@plt+0x1a74>
   12cbc:	mov	r0, #0
   12cc0:	b	12cd4 <ftello64@plt+0x1a74>
   12cc4:	strb	r8, [r4], #1
   12cc8:	sub	r4, r4, r9
   12ccc:	str	r4, [sl, #4]
   12cd0:	mov	r0, sl
   12cd4:	add	sp, sp, #20
   12cd8:	ldrd	r4, [sp]
   12cdc:	ldrd	r6, [sp, #8]
   12ce0:	ldrd	r8, [sp, #16]
   12ce4:	ldrd	sl, [sp, #24]
   12ce8:	add	sp, sp, #32
   12cec:	pop	{pc}		; (ldr pc, [sp], #4)
   12cf0:	str	r4, [sp, #-8]!
   12cf4:	str	lr, [sp, #4]
   12cf8:	mov	r2, #10
   12cfc:	bl	12bc0 <ftello64@plt+0x1960>
   12d00:	ldr	r4, [sp]
   12d04:	add	sp, sp, #4
   12d08:	pop	{pc}		; (ldr pc, [sp], #4)
   12d0c:	str	r4, [sp, #-8]!
   12d10:	str	lr, [sp, #4]
   12d14:	ldr	r0, [r0, #8]
   12d18:	bl	17618 <ftello64@plt+0x63b8>
   12d1c:	ldr	r4, [sp]
   12d20:	add	sp, sp, #4
   12d24:	pop	{pc}		; (ldr pc, [sp], #4)
   12d28:	strd	r4, [sp, #-16]!
   12d2c:	str	r6, [sp, #8]
   12d30:	str	lr, [sp, #12]
   12d34:	subs	r4, r0, #0
   12d38:	beq	12dd4 <ftello64@plt+0x1b74>
   12d3c:	mov	r1, #47	; 0x2f
   12d40:	mov	r0, r4
   12d44:	bl	111e8 <strrchr@plt>
   12d48:	subs	r5, r0, #0
   12d4c:	beq	12dac <ftello64@plt+0x1b4c>
   12d50:	add	r6, r5, #1
   12d54:	sub	r3, r6, r4
   12d58:	cmp	r3, #6
   12d5c:	ble	12dac <ftello64@plt+0x1b4c>
   12d60:	mov	r2, #7
   12d64:	movw	r1, #38340	; 0x95c4
   12d68:	movt	r1, #1
   12d6c:	sub	r0, r5, #6
   12d70:	bl	11230 <strncmp@plt>
   12d74:	cmp	r0, #0
   12d78:	bne	12dac <ftello64@plt+0x1b4c>
   12d7c:	mov	r2, #3
   12d80:	movw	r1, #38348	; 0x95cc
   12d84:	movt	r1, #1
   12d88:	mov	r0, r6
   12d8c:	bl	11230 <strncmp@plt>
   12d90:	cmp	r0, #0
   12d94:	movne	r4, r6
   12d98:	bne	12dac <ftello64@plt+0x1b4c>
   12d9c:	add	r4, r5, #4
   12da0:	movw	r3, #41320	; 0xa168
   12da4:	movt	r3, #2
   12da8:	str	r4, [r3]
   12dac:	movw	r3, #41368	; 0xa198
   12db0:	movt	r3, #2
   12db4:	str	r4, [r3]
   12db8:	movw	r3, #41324	; 0xa16c
   12dbc:	movt	r3, #2
   12dc0:	str	r4, [r3]
   12dc4:	ldrd	r4, [sp]
   12dc8:	ldr	r6, [sp, #8]
   12dcc:	add	sp, sp, #12
   12dd0:	pop	{pc}		; (ldr pc, [sp], #4)
   12dd4:	movw	r3, #41336	; 0xa178
   12dd8:	movt	r3, #2
   12ddc:	ldr	r3, [r3]
   12de0:	mov	r2, #55	; 0x37
   12de4:	mov	r1, #1
   12de8:	movw	r0, #38284	; 0x958c
   12dec:	movt	r0, #1
   12df0:	bl	11074 <fwrite@plt>
   12df4:	bl	1123c <abort@plt>
   12df8:	mov	r2, #0
   12dfc:	mov	r3, #0
   12e00:	strd	r2, [r0]
   12e04:	strd	r2, [r0, #8]
   12e08:	strd	r2, [r0, #16]
   12e0c:	strd	r2, [r0, #24]
   12e10:	strd	r2, [r0, #32]
   12e14:	strd	r2, [r0, #40]	; 0x28
   12e18:	cmp	r1, #10
   12e1c:	beq	12e28 <ftello64@plt+0x1bc8>
   12e20:	str	r1, [r0]
   12e24:	bx	lr
   12e28:	str	r4, [sp, #-8]!
   12e2c:	str	lr, [sp, #4]
   12e30:	bl	1123c <abort@plt>
   12e34:	strd	r4, [sp, #-16]!
   12e38:	str	r6, [sp, #8]
   12e3c:	str	lr, [sp, #12]
   12e40:	mov	r5, r0
   12e44:	mov	r6, r1
   12e48:	mov	r2, #5
   12e4c:	mov	r1, r0
   12e50:	mov	r0, #0
   12e54:	bl	11020 <dcgettext@plt>
   12e58:	mov	r4, r0
   12e5c:	cmp	r5, r0
   12e60:	beq	12e78 <ftello64@plt+0x1c18>
   12e64:	mov	r0, r4
   12e68:	ldrd	r4, [sp]
   12e6c:	ldr	r6, [sp, #8]
   12e70:	add	sp, sp, #12
   12e74:	pop	{pc}		; (ldr pc, [sp], #4)
   12e78:	bl	1877c <ftello64@plt+0x751c>
   12e7c:	ldrb	r3, [r0]
   12e80:	bic	r3, r3, #32
   12e84:	cmp	r3, #85	; 0x55
   12e88:	bne	12f0c <ftello64@plt+0x1cac>
   12e8c:	ldrb	r3, [r0, #1]
   12e90:	bic	r3, r3, #32
   12e94:	cmp	r3, #84	; 0x54
   12e98:	bne	12ed0 <ftello64@plt+0x1c70>
   12e9c:	ldrb	r3, [r0, #2]
   12ea0:	bic	r3, r3, #32
   12ea4:	cmp	r3, #70	; 0x46
   12ea8:	bne	12ed0 <ftello64@plt+0x1c70>
   12eac:	ldrb	r3, [r0, #3]
   12eb0:	cmp	r3, #45	; 0x2d
   12eb4:	bne	12ed0 <ftello64@plt+0x1c70>
   12eb8:	ldrb	r3, [r0, #4]
   12ebc:	cmp	r3, #56	; 0x38
   12ec0:	bne	12ed0 <ftello64@plt+0x1c70>
   12ec4:	ldrb	r3, [r0, #5]
   12ec8:	cmp	r3, #0
   12ecc:	beq	12eec <ftello64@plt+0x1c8c>
   12ed0:	movw	r4, #38436	; 0x9624
   12ed4:	movt	r4, #1
   12ed8:	movw	r3, #38456	; 0x9638
   12edc:	movt	r3, #1
   12ee0:	cmp	r6, #9
   12ee4:	movne	r4, r3
   12ee8:	b	12e64 <ftello64@plt+0x1c04>
   12eec:	ldrb	r2, [r4]
   12ef0:	movw	r4, #38452	; 0x9634
   12ef4:	movt	r4, #1
   12ef8:	movw	r3, #38440	; 0x9628
   12efc:	movt	r3, #1
   12f00:	cmp	r2, #96	; 0x60
   12f04:	movne	r4, r3
   12f08:	b	12e64 <ftello64@plt+0x1c04>
   12f0c:	cmp	r3, #71	; 0x47
   12f10:	bne	12ed0 <ftello64@plt+0x1c70>
   12f14:	ldrb	r3, [r0, #1]
   12f18:	bic	r3, r3, #32
   12f1c:	cmp	r3, #66	; 0x42
   12f20:	bne	12ed0 <ftello64@plt+0x1c70>
   12f24:	ldrb	r3, [r0, #2]
   12f28:	cmp	r3, #49	; 0x31
   12f2c:	bne	12ed0 <ftello64@plt+0x1c70>
   12f30:	ldrb	r3, [r0, #3]
   12f34:	cmp	r3, #56	; 0x38
   12f38:	bne	12ed0 <ftello64@plt+0x1c70>
   12f3c:	ldrb	r3, [r0, #4]
   12f40:	cmp	r3, #48	; 0x30
   12f44:	bne	12ed0 <ftello64@plt+0x1c70>
   12f48:	ldrb	r3, [r0, #5]
   12f4c:	cmp	r3, #51	; 0x33
   12f50:	bne	12ed0 <ftello64@plt+0x1c70>
   12f54:	ldrb	r3, [r0, #6]
   12f58:	cmp	r3, #48	; 0x30
   12f5c:	bne	12ed0 <ftello64@plt+0x1c70>
   12f60:	ldrb	r3, [r0, #7]
   12f64:	cmp	r3, #0
   12f68:	bne	12ed0 <ftello64@plt+0x1c70>
   12f6c:	ldrb	r2, [r4]
   12f70:	movw	r4, #38448	; 0x9630
   12f74:	movt	r4, #1
   12f78:	movw	r3, #38444	; 0x962c
   12f7c:	movt	r3, #1
   12f80:	cmp	r2, #96	; 0x60
   12f84:	movne	r4, r3
   12f88:	b	12e64 <ftello64@plt+0x1c04>
   12f8c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12f90:	strd	r6, [sp, #8]
   12f94:	strd	r8, [sp, #16]
   12f98:	strd	sl, [sp, #24]
   12f9c:	str	lr, [sp, #32]
   12fa0:	sub	sp, sp, #116	; 0x74
   12fa4:	str	r0, [sp, #64]	; 0x40
   12fa8:	mov	r8, r1
   12fac:	str	r2, [sp, #48]	; 0x30
   12fb0:	str	r3, [sp, #24]
   12fb4:	ldr	r7, [sp, #152]	; 0x98
   12fb8:	bl	1108c <__ctype_get_mb_cur_max@plt>
   12fbc:	str	r0, [sp, #76]	; 0x4c
   12fc0:	ldr	r3, [sp, #156]	; 0x9c
   12fc4:	ubfx	r3, r3, #1, #1
   12fc8:	str	r3, [sp, #32]
   12fcc:	mov	r3, #1
   12fd0:	str	r3, [sp, #40]	; 0x28
   12fd4:	mov	r3, #0
   12fd8:	str	r3, [sp, #68]	; 0x44
   12fdc:	str	r3, [sp, #36]	; 0x24
   12fe0:	str	r3, [sp, #28]
   12fe4:	str	r3, [sp, #52]	; 0x34
   12fe8:	str	r3, [sp, #60]	; 0x3c
   12fec:	str	r3, [sp, #72]	; 0x48
   12ff0:	movw	r3, #38460	; 0x963c
   12ff4:	movt	r3, #1
   12ff8:	str	r3, [sp, #80]	; 0x50
   12ffc:	mov	r9, r8
   13000:	mov	sl, r7
   13004:	cmp	sl, #10
   13008:	ldrls	pc, [pc, sl, lsl #2]
   1300c:	b	131d0 <ftello64@plt+0x1f70>
   13010:	andeq	r3, r1, r0, ror r0
   13014:	andeq	r3, r1, r4, asr #32
   13018:	andeq	r3, r1, r8, lsr #3
   1301c:	andeq	r3, r1, ip, lsr r0
   13020:	andeq	r3, r1, ip, asr r1
   13024:	andeq	r3, r1, r0, lsl #1
   13028:	andeq	r4, r1, ip, asr #8
   1302c:	ldrdeq	r3, [r1], -r4
   13030:	strheq	r3, [r1], -ip
   13034:	strheq	r3, [r1], -ip
   13038:	strheq	r3, [r1], -ip
   1303c:	mov	r3, #1
   13040:	str	r3, [sp, #28]
   13044:	mov	r3, #1
   13048:	str	r3, [sp, #32]
   1304c:	str	r3, [sp, #52]	; 0x34
   13050:	movw	r3, #38456	; 0x9638
   13054:	movt	r3, #1
   13058:	str	r3, [sp, #60]	; 0x3c
   1305c:	mov	fp, #0
   13060:	mov	sl, #2
   13064:	mov	r6, #0
   13068:	ldr	r8, [sp, #64]	; 0x40
   1306c:	b	138e4 <ftello64@plt+0x2684>
   13070:	mov	fp, sl
   13074:	mov	r3, #0
   13078:	str	r3, [sp, #32]
   1307c:	b	13064 <ftello64@plt+0x1e04>
   13080:	ldr	r3, [sp, #32]
   13084:	cmp	r3, #0
   13088:	bne	131e8 <ftello64@plt+0x1f88>
   1308c:	cmp	r9, #0
   13090:	beq	1320c <ftello64@plt+0x1fac>
   13094:	mov	r3, #34	; 0x22
   13098:	ldr	r2, [sp, #64]	; 0x40
   1309c:	strb	r3, [r2]
   130a0:	mov	fp, #1
   130a4:	str	fp, [sp, #28]
   130a8:	str	fp, [sp, #52]	; 0x34
   130ac:	movw	r3, #38436	; 0x9624
   130b0:	movt	r3, #1
   130b4:	str	r3, [sp, #60]	; 0x3c
   130b8:	b	13064 <ftello64@plt+0x1e04>
   130bc:	cmp	sl, #10
   130c0:	bne	130f4 <ftello64@plt+0x1e94>
   130c4:	ldr	r3, [sp, #32]
   130c8:	cmp	r3, #0
   130cc:	movne	fp, #0
   130d0:	beq	1311c <ftello64@plt+0x1ebc>
   130d4:	ldr	r0, [sp, #168]	; 0xa8
   130d8:	bl	11134 <strlen@plt>
   130dc:	str	r0, [sp, #52]	; 0x34
   130e0:	ldr	r3, [sp, #168]	; 0xa8
   130e4:	str	r3, [sp, #60]	; 0x3c
   130e8:	mov	r3, #1
   130ec:	str	r3, [sp, #28]
   130f0:	b	13064 <ftello64@plt+0x1e04>
   130f4:	mov	r1, sl
   130f8:	ldr	r0, [sp, #80]	; 0x50
   130fc:	bl	12e34 <ftello64@plt+0x1bd4>
   13100:	str	r0, [sp, #164]	; 0xa4
   13104:	mov	r1, sl
   13108:	movw	r0, #38456	; 0x9638
   1310c:	movt	r0, #1
   13110:	bl	12e34 <ftello64@plt+0x1bd4>
   13114:	str	r0, [sp, #168]	; 0xa8
   13118:	b	130c4 <ftello64@plt+0x1e64>
   1311c:	ldr	r3, [sp, #164]	; 0xa4
   13120:	ldrb	r3, [r3]
   13124:	cmp	r3, #0
   13128:	beq	13154 <ftello64@plt+0x1ef4>
   1312c:	ldr	r2, [sp, #164]	; 0xa4
   13130:	mov	fp, #0
   13134:	ldr	r1, [sp, #64]	; 0x40
   13138:	cmp	r9, fp
   1313c:	strbhi	r3, [r1, fp]
   13140:	add	fp, fp, #1
   13144:	ldrb	r3, [r2, #1]!
   13148:	cmp	r3, #0
   1314c:	bne	13138 <ftello64@plt+0x1ed8>
   13150:	b	130d4 <ftello64@plt+0x1e74>
   13154:	mov	fp, #0
   13158:	b	130d4 <ftello64@plt+0x1e74>
   1315c:	ldr	r3, [sp, #32]
   13160:	cmp	r3, #0
   13164:	bne	13044 <ftello64@plt+0x1de4>
   13168:	mov	r3, #1
   1316c:	str	r3, [sp, #28]
   13170:	cmp	r9, #0
   13174:	beq	13228 <ftello64@plt+0x1fc8>
   13178:	mov	r3, #39	; 0x27
   1317c:	ldr	r2, [sp, #64]	; 0x40
   13180:	strb	r3, [r2]
   13184:	mov	r3, #0
   13188:	str	r3, [sp, #32]
   1318c:	mov	fp, #1
   13190:	str	fp, [sp, #52]	; 0x34
   13194:	movw	r3, #38456	; 0x9638
   13198:	movt	r3, #1
   1319c:	str	r3, [sp, #60]	; 0x3c
   131a0:	mov	sl, #2
   131a4:	b	13064 <ftello64@plt+0x1e04>
   131a8:	ldr	r3, [sp, #32]
   131ac:	cmp	r3, #0
   131b0:	beq	13170 <ftello64@plt+0x1f10>
   131b4:	mov	r3, #1
   131b8:	str	r3, [sp, #52]	; 0x34
   131bc:	movw	r3, #38456	; 0x9638
   131c0:	movt	r3, #1
   131c4:	str	r3, [sp, #60]	; 0x3c
   131c8:	mov	fp, #0
   131cc:	b	13064 <ftello64@plt+0x1e04>
   131d0:	bl	1123c <abort@plt>
   131d4:	mov	fp, #0
   131d8:	str	fp, [sp, #32]
   131dc:	mov	r3, #1
   131e0:	str	r3, [sp, #28]
   131e4:	b	13064 <ftello64@plt+0x1e04>
   131e8:	ldr	r3, [sp, #32]
   131ec:	str	r3, [sp, #28]
   131f0:	mov	r3, #1
   131f4:	str	r3, [sp, #52]	; 0x34
   131f8:	movw	r3, #38436	; 0x9624
   131fc:	movt	r3, #1
   13200:	str	r3, [sp, #60]	; 0x3c
   13204:	mov	fp, #0
   13208:	b	13064 <ftello64@plt+0x1e04>
   1320c:	mov	fp, #1
   13210:	str	fp, [sp, #28]
   13214:	str	fp, [sp, #52]	; 0x34
   13218:	movw	r3, #38436	; 0x9624
   1321c:	movt	r3, #1
   13220:	str	r3, [sp, #60]	; 0x3c
   13224:	b	13064 <ftello64@plt+0x1e04>
   13228:	mov	r3, #0
   1322c:	str	r3, [sp, #32]
   13230:	mov	fp, #1
   13234:	str	fp, [sp, #52]	; 0x34
   13238:	movw	r3, #38456	; 0x9638
   1323c:	movt	r3, #1
   13240:	str	r3, [sp, #60]	; 0x3c
   13244:	mov	sl, #2
   13248:	b	13064 <ftello64@plt+0x1e04>
   1324c:	mov	r3, r2
   13250:	add	r4, r6, r2
   13254:	ldr	r2, [sp, #24]
   13258:	cmp	r3, #1
   1325c:	movls	r3, #0
   13260:	movhi	r3, #1
   13264:	cmn	r2, #1
   13268:	movne	r3, #0
   1326c:	cmp	r3, #0
   13270:	beq	13280 <ftello64@plt+0x2020>
   13274:	ldr	r0, [sp, #48]	; 0x30
   13278:	bl	11134 <strlen@plt>
   1327c:	str	r0, [sp, #24]
   13280:	ldr	r3, [sp, #24]
   13284:	cmp	r4, r3
   13288:	bhi	14474 <ftello64@plt+0x3214>
   1328c:	ldr	r3, [sp, #48]	; 0x30
   13290:	add	r4, r3, r6
   13294:	ldr	r2, [sp, #52]	; 0x34
   13298:	ldr	r1, [sp, #60]	; 0x3c
   1329c:	mov	r0, r4
   132a0:	bl	10ffc <memcmp@plt>
   132a4:	cmp	r0, #0
   132a8:	bne	14474 <ftello64@plt+0x3214>
   132ac:	ldr	r3, [sp, #32]
   132b0:	cmp	r3, #0
   132b4:	bne	134c4 <ftello64@plt+0x2264>
   132b8:	ldrb	r4, [r4]
   132bc:	cmp	r4, #126	; 0x7e
   132c0:	ldrls	pc, [pc, r4, lsl #2]
   132c4:	b	13d78 <ftello64@plt+0x2b18>
   132c8:	andeq	r3, r1, r8, lsl #10
   132cc:	andeq	r3, r1, r8, ror sp
   132d0:	andeq	r3, r1, r8, ror sp
   132d4:	andeq	r3, r1, r8, ror sp
   132d8:	andeq	r3, r1, r8, ror sp
   132dc:	andeq	r3, r1, r8, ror sp
   132e0:	andeq	r3, r1, r8, ror sp
   132e4:	andeq	r3, r1, r0, lsr #24
   132e8:	andeq	r3, r1, r4, lsr #15
   132ec:	andeq	r3, r1, r8, asr #22
   132f0:	strdeq	r3, [r1], -r4
   132f4:	andeq	r3, r1, ip, asr fp
   132f8:			; <UNDEFINED> instruction: 0x000137b8
   132fc:	andeq	r3, r1, ip, asr #15
   13300:	andeq	r3, r1, r8, ror sp
   13304:	andeq	r3, r1, r8, ror sp
   13308:	andeq	r3, r1, r8, ror sp
   1330c:	andeq	r3, r1, r8, ror sp
   13310:	andeq	r3, r1, r8, ror sp
   13314:	andeq	r3, r1, r8, ror sp
   13318:	andeq	r3, r1, r8, ror sp
   1331c:	andeq	r3, r1, r8, ror sp
   13320:	andeq	r3, r1, r8, ror sp
   13324:	andeq	r3, r1, r8, ror sp
   13328:	andeq	r3, r1, r8, ror sp
   1332c:	andeq	r3, r1, r8, ror sp
   13330:	andeq	r3, r1, r8, ror sp
   13334:	andeq	r3, r1, r8, ror sp
   13338:	andeq	r3, r1, r8, ror sp
   1333c:	andeq	r3, r1, r8, ror sp
   13340:	andeq	r3, r1, r8, ror sp
   13344:	andeq	r3, r1, r8, ror sp
   13348:	muleq	r1, r4, ip
   1334c:			; <UNDEFINED> instruction: 0x00013cb8
   13350:			; <UNDEFINED> instruction: 0x00013cb8
   13354:	andeq	r3, r1, r0, asr ip
   13358:			; <UNDEFINED> instruction: 0x00013cb8
   1335c:	ldrdeq	r4, [r1], -r8
   13360:			; <UNDEFINED> instruction: 0x00013cb8
   13364:	ldrdeq	r3, [r1], -r8
   13368:			; <UNDEFINED> instruction: 0x00013cb8
   1336c:			; <UNDEFINED> instruction: 0x00013cb8
   13370:			; <UNDEFINED> instruction: 0x00013cb8
   13374:	ldrdeq	r4, [r1], -r8
   13378:	ldrdeq	r4, [r1], -r8
   1337c:	ldrdeq	r4, [r1], -r8
   13380:	ldrdeq	r4, [r1], -r8
   13384:	ldrdeq	r4, [r1], -r8
   13388:	ldrdeq	r4, [r1], -r8
   1338c:	ldrdeq	r4, [r1], -r8
   13390:	ldrdeq	r4, [r1], -r8
   13394:	ldrdeq	r4, [r1], -r8
   13398:	ldrdeq	r4, [r1], -r8
   1339c:	ldrdeq	r4, [r1], -r8
   133a0:	ldrdeq	r4, [r1], -r8
   133a4:	ldrdeq	r4, [r1], -r8
   133a8:	ldrdeq	r4, [r1], -r8
   133ac:	ldrdeq	r4, [r1], -r8
   133b0:	ldrdeq	r4, [r1], -r8
   133b4:			; <UNDEFINED> instruction: 0x00013cb8
   133b8:			; <UNDEFINED> instruction: 0x00013cb8
   133bc:			; <UNDEFINED> instruction: 0x00013cb8
   133c0:			; <UNDEFINED> instruction: 0x00013cb8
   133c4:	andeq	r3, r1, r8, lsr r6
   133c8:	andeq	r3, r1, r8, ror sp
   133cc:	ldrdeq	r4, [r1], -r8
   133d0:	ldrdeq	r4, [r1], -r8
   133d4:	ldrdeq	r4, [r1], -r8
   133d8:	ldrdeq	r4, [r1], -r8
   133dc:	ldrdeq	r4, [r1], -r8
   133e0:	ldrdeq	r4, [r1], -r8
   133e4:	ldrdeq	r4, [r1], -r8
   133e8:	ldrdeq	r4, [r1], -r8
   133ec:	ldrdeq	r4, [r1], -r8
   133f0:	ldrdeq	r4, [r1], -r8
   133f4:	ldrdeq	r4, [r1], -r8
   133f8:	ldrdeq	r4, [r1], -r8
   133fc:	ldrdeq	r4, [r1], -r8
   13400:	ldrdeq	r4, [r1], -r8
   13404:	ldrdeq	r4, [r1], -r8
   13408:	ldrdeq	r4, [r1], -r8
   1340c:	ldrdeq	r4, [r1], -r8
   13410:	ldrdeq	r4, [r1], -r8
   13414:	ldrdeq	r4, [r1], -r8
   13418:	ldrdeq	r4, [r1], -r8
   1341c:	ldrdeq	r4, [r1], -r8
   13420:	ldrdeq	r4, [r1], -r8
   13424:	ldrdeq	r4, [r1], -r8
   13428:	ldrdeq	r4, [r1], -r8
   1342c:	ldrdeq	r4, [r1], -r8
   13430:	ldrdeq	r4, [r1], -r8
   13434:			; <UNDEFINED> instruction: 0x00013cb8
   13438:	andeq	r3, r1, r0, ror fp
   1343c:	ldrdeq	r4, [r1], -r8
   13440:			; <UNDEFINED> instruction: 0x00013cb8
   13444:	ldrdeq	r4, [r1], -r8
   13448:			; <UNDEFINED> instruction: 0x00013cb8
   1344c:	ldrdeq	r4, [r1], -r8
   13450:	ldrdeq	r4, [r1], -r8
   13454:	ldrdeq	r4, [r1], -r8
   13458:	ldrdeq	r4, [r1], -r8
   1345c:	ldrdeq	r4, [r1], -r8
   13460:	ldrdeq	r4, [r1], -r8
   13464:	ldrdeq	r4, [r1], -r8
   13468:	ldrdeq	r4, [r1], -r8
   1346c:	ldrdeq	r4, [r1], -r8
   13470:	ldrdeq	r4, [r1], -r8
   13474:	ldrdeq	r4, [r1], -r8
   13478:	ldrdeq	r4, [r1], -r8
   1347c:	ldrdeq	r4, [r1], -r8
   13480:	ldrdeq	r4, [r1], -r8
   13484:	ldrdeq	r4, [r1], -r8
   13488:	ldrdeq	r4, [r1], -r8
   1348c:	ldrdeq	r4, [r1], -r8
   13490:	ldrdeq	r4, [r1], -r8
   13494:	ldrdeq	r4, [r1], -r8
   13498:	ldrdeq	r4, [r1], -r8
   1349c:	ldrdeq	r4, [r1], -r8
   134a0:	ldrdeq	r4, [r1], -r8
   134a4:	ldrdeq	r4, [r1], -r8
   134a8:	ldrdeq	r4, [r1], -r8
   134ac:	ldrdeq	r4, [r1], -r8
   134b0:	ldrdeq	r4, [r1], -r8
   134b4:	andeq	r3, r1, r0, lsr ip
   134b8:			; <UNDEFINED> instruction: 0x00013cb8
   134bc:	andeq	r3, r1, r0, lsr ip
   134c0:	andeq	r3, r1, r0, asr ip
   134c4:	mov	r8, r9
   134c8:	mov	r7, sl
   134cc:	b	143cc <ftello64@plt+0x316c>
   134d0:	ldr	r3, [sp, #28]
   134d4:	cmp	r3, #0
   134d8:	bne	134f8 <ftello64@plt+0x2298>
   134dc:	ldr	r3, [sp, #156]	; 0x9c
   134e0:	tst	r3, #1
   134e4:	bne	138e0 <ftello64@plt+0x2680>
   134e8:	ldr	r3, [sp, #28]
   134ec:	str	r3, [sp, #44]	; 0x2c
   134f0:	mov	r5, r3
   134f4:	b	13800 <ftello64@plt+0x25a0>
   134f8:	ldr	r3, [sp, #32]
   134fc:	cmp	r3, #0
   13500:	bne	1437c <ftello64@plt+0x311c>
   13504:	str	r3, [sp, #44]	; 0x2c
   13508:	ldr	r3, [sp, #36]	; 0x24
   1350c:	eor	r3, r3, #1
   13510:	cmp	sl, #2
   13514:	movne	r3, #0
   13518:	andeq	r3, r3, #1
   1351c:	cmp	r3, #0
   13520:	beq	13578 <ftello64@plt+0x2318>
   13524:	cmp	r9, fp
   13528:	movhi	r2, #39	; 0x27
   1352c:	strbhi	r2, [r8, fp]
   13530:	add	r2, fp, #1
   13534:	cmp	r9, r2
   13538:	movhi	r1, #36	; 0x24
   1353c:	strbhi	r1, [r8, r2]
   13540:	add	r2, fp, #2
   13544:	cmp	r9, r2
   13548:	movhi	r1, #39	; 0x27
   1354c:	strbhi	r1, [r8, r2]
   13550:	add	r2, fp, #3
   13554:	cmp	r9, r2
   13558:	bls	14438 <ftello64@plt+0x31d8>
   1355c:	mov	r1, #92	; 0x5c
   13560:	strb	r1, [r8, r2]
   13564:	add	fp, fp, #4
   13568:	str	r3, [sp, #36]	; 0x24
   1356c:	mov	r5, #0
   13570:	mov	r4, #48	; 0x30
   13574:	b	1384c <ftello64@plt+0x25ec>
   13578:	cmp	r9, fp
   1357c:	bhi	135a4 <ftello64@plt+0x2344>
   13580:	add	r1, fp, #1
   13584:	ldr	r2, [sp, #56]	; 0x38
   13588:	cmp	r2, #0
   1358c:	bne	135cc <ftello64@plt+0x236c>
   13590:	mov	r3, r5
   13594:	ldr	r5, [sp, #56]	; 0x38
   13598:	mov	fp, r1
   1359c:	mov	r4, #48	; 0x30
   135a0:	b	13800 <ftello64@plt+0x25a0>
   135a4:	mov	r2, #92	; 0x5c
   135a8:	strb	r2, [r8, fp]
   135ac:	add	r1, fp, #1
   135b0:	ldr	r2, [sp, #56]	; 0x38
   135b4:	cmp	r2, #0
   135b8:	moveq	r3, r5
   135bc:	moveq	r5, r2
   135c0:	moveq	fp, r1
   135c4:	moveq	r4, #48	; 0x30
   135c8:	beq	1384c <ftello64@plt+0x25ec>
   135cc:	add	r2, r6, #1
   135d0:	ldr	r0, [sp, #24]
   135d4:	cmp	r2, r0
   135d8:	bcs	135f4 <ftello64@plt+0x2394>
   135dc:	ldr	r0, [sp, #48]	; 0x30
   135e0:	ldrb	r2, [r0, r2]
   135e4:	sub	r2, r2, #48	; 0x30
   135e8:	uxtb	r2, r2
   135ec:	cmp	r2, #9
   135f0:	bls	1360c <ftello64@plt+0x23ac>
   135f4:	mov	r2, r3
   135f8:	mov	r3, r5
   135fc:	mov	r5, r2
   13600:	mov	fp, r1
   13604:	mov	r4, #48	; 0x30
   13608:	b	13824 <ftello64@plt+0x25c4>
   1360c:	cmp	r9, r1
   13610:	movhi	r2, #48	; 0x30
   13614:	strbhi	r2, [r8, r1]
   13618:	add	r2, fp, #2
   1361c:	cmp	r9, r2
   13620:	movhi	r1, #48	; 0x30
   13624:	strbhi	r1, [r8, r2]
   13628:	add	r1, fp, #3
   1362c:	b	135f4 <ftello64@plt+0x2394>
   13630:	mov	r3, #0
   13634:	str	r3, [sp, #44]	; 0x2c
   13638:	cmp	sl, #2
   1363c:	beq	13658 <ftello64@plt+0x23f8>
   13640:	cmp	sl, #5
   13644:	beq	13670 <ftello64@plt+0x2410>
   13648:	mov	r5, #0
   1364c:	mov	r3, r5
   13650:	mov	r4, #63	; 0x3f
   13654:	b	13800 <ftello64@plt+0x25a0>
   13658:	ldr	r3, [sp, #32]
   1365c:	cmp	r3, #0
   13660:	bne	14388 <ftello64@plt+0x3128>
   13664:	mov	r5, r3
   13668:	mov	r4, #63	; 0x3f
   1366c:	b	13d68 <ftello64@plt+0x2b08>
   13670:	ldr	r3, [sp, #156]	; 0x9c
   13674:	tst	r3, #4
   13678:	beq	141a0 <ftello64@plt+0x2f40>
   1367c:	add	r2, r6, #2
   13680:	ldr	r3, [sp, #24]
   13684:	cmp	r2, r3
   13688:	bcs	141b0 <ftello64@plt+0x2f50>
   1368c:	ldr	r3, [sp, #48]	; 0x30
   13690:	add	r3, r3, r6
   13694:	ldrb	r4, [r3, #1]
   13698:	cmp	r4, #63	; 0x3f
   1369c:	movne	r5, #0
   136a0:	movne	r3, r5
   136a4:	movne	r4, #63	; 0x3f
   136a8:	bne	13800 <ftello64@plt+0x25a0>
   136ac:	ldr	r3, [sp, #48]	; 0x30
   136b0:	ldrb	r1, [r3, r2]
   136b4:	sub	r3, r1, #33	; 0x21
   136b8:	cmp	r3, #29
   136bc:	ldrls	pc, [pc, r3, lsl #2]
   136c0:	b	141c0 <ftello64@plt+0x2f60>
   136c4:	andeq	r3, r1, ip, lsr r7
   136c8:	andeq	r4, r1, r0, asr #3
   136cc:	andeq	r4, r1, r0, asr #3
   136d0:	andeq	r4, r1, r0, asr #3
   136d4:	andeq	r4, r1, r0, asr #3
   136d8:	andeq	r4, r1, r0, asr #3
   136dc:	andeq	r3, r1, ip, lsr r7
   136e0:	andeq	r3, r1, ip, lsr r7
   136e4:	andeq	r3, r1, ip, lsr r7
   136e8:	andeq	r4, r1, r0, asr #3
   136ec:	andeq	r4, r1, r0, asr #3
   136f0:	andeq	r4, r1, r0, asr #3
   136f4:	andeq	r3, r1, ip, lsr r7
   136f8:	andeq	r4, r1, r0, asr #3
   136fc:	andeq	r3, r1, ip, lsr r7
   13700:	andeq	r4, r1, r0, asr #3
   13704:	andeq	r4, r1, r0, asr #3
   13708:	andeq	r4, r1, r0, asr #3
   1370c:	andeq	r4, r1, r0, asr #3
   13710:	andeq	r4, r1, r0, asr #3
   13714:	andeq	r4, r1, r0, asr #3
   13718:	andeq	r4, r1, r0, asr #3
   1371c:	andeq	r4, r1, r0, asr #3
   13720:	andeq	r4, r1, r0, asr #3
   13724:	andeq	r4, r1, r0, asr #3
   13728:	andeq	r4, r1, r0, asr #3
   1372c:	andeq	r4, r1, r0, asr #3
   13730:	andeq	r3, r1, ip, lsr r7
   13734:	andeq	r3, r1, ip, lsr r7
   13738:	andeq	r3, r1, ip, lsr r7
   1373c:	ldr	r3, [sp, #32]
   13740:	cmp	r3, #0
   13744:	bne	1442c <ftello64@plt+0x31cc>
   13748:	cmp	r9, fp
   1374c:	movhi	r3, #63	; 0x3f
   13750:	strbhi	r3, [r8, fp]
   13754:	add	r3, fp, #1
   13758:	cmp	r9, r3
   1375c:	movhi	r0, #34	; 0x22
   13760:	strbhi	r0, [r8, r3]
   13764:	add	r3, fp, #2
   13768:	cmp	r9, r3
   1376c:	movhi	r0, #34	; 0x22
   13770:	strbhi	r0, [r8, r3]
   13774:	add	r3, fp, #3
   13778:	cmp	r9, r3
   1377c:	movhi	r0, #63	; 0x3f
   13780:	strbhi	r0, [r8, r3]
   13784:	add	fp, fp, #4
   13788:	ldr	r3, [sp, #32]
   1378c:	mov	r5, r3
   13790:	mov	r4, r1
   13794:	mov	r6, r2
   13798:	b	13800 <ftello64@plt+0x25a0>
   1379c:	mov	r3, #0
   137a0:	str	r3, [sp, #44]	; 0x2c
   137a4:	mov	r4, #8
   137a8:	mov	r3, #98	; 0x62
   137ac:	b	137ec <ftello64@plt+0x258c>
   137b0:	mov	r3, #0
   137b4:	str	r3, [sp, #44]	; 0x2c
   137b8:	mov	r4, #12
   137bc:	mov	r3, #102	; 0x66
   137c0:	b	137ec <ftello64@plt+0x258c>
   137c4:	mov	r3, #0
   137c8:	str	r3, [sp, #44]	; 0x2c
   137cc:	mov	r4, #13
   137d0:	mov	r3, #114	; 0x72
   137d4:	ldr	r2, [sp, #32]
   137d8:	cmp	sl, #2
   137dc:	movne	r2, #0
   137e0:	andeq	r2, r2, #1
   137e4:	cmp	r2, #0
   137e8:	bne	13c0c <ftello64@plt+0x29ac>
   137ec:	ldr	r2, [sp, #28]
   137f0:	cmp	r2, #0
   137f4:	bne	141f4 <ftello64@plt+0x2f94>
   137f8:	mov	r5, r2
   137fc:	mov	r3, r2
   13800:	ldr	r2, [sp, #28]
   13804:	eor	r2, r2, #1
   13808:	cmp	sl, #2
   1380c:	orreq	r2, r2, #1
   13810:	eor	r2, r2, #1
   13814:	ldr	r1, [sp, #32]
   13818:	orr	r2, r1, r2
   1381c:	tst	r2, #255	; 0xff
   13820:	beq	1384c <ftello64@plt+0x25ec>
   13824:	ldr	r2, [sp, #160]	; 0xa0
   13828:	cmp	r2, #0
   1382c:	beq	1384c <ftello64@plt+0x25ec>
   13830:	ubfx	r1, r4, #5, #8
   13834:	and	r2, r4, #31
   13838:	ldr	r0, [sp, #160]	; 0xa0
   1383c:	ldr	r1, [r0, r1, lsl #2]
   13840:	lsr	r2, r1, r2
   13844:	tst	r2, #1
   13848:	bne	13858 <ftello64@plt+0x25f8>
   1384c:	ldr	r2, [sp, #44]	; 0x2c
   13850:	cmp	r2, #0
   13854:	beq	13bac <ftello64@plt+0x294c>
   13858:	ldr	r3, [sp, #32]
   1385c:	cmp	r3, #0
   13860:	bne	143ac <ftello64@plt+0x314c>
   13864:	ldr	r3, [sp, #36]	; 0x24
   13868:	eor	r3, r3, #1
   1386c:	cmp	sl, #2
   13870:	movne	r3, #0
   13874:	andeq	r3, r3, #1
   13878:	cmp	r3, #0
   1387c:	beq	138b4 <ftello64@plt+0x2654>
   13880:	cmp	r9, fp
   13884:	movhi	r2, #39	; 0x27
   13888:	strbhi	r2, [r8, fp]
   1388c:	add	r2, fp, #1
   13890:	cmp	r9, r2
   13894:	movhi	r1, #36	; 0x24
   13898:	strbhi	r1, [r8, r2]
   1389c:	add	r2, fp, #2
   138a0:	cmp	r9, r2
   138a4:	movhi	r1, #39	; 0x27
   138a8:	strbhi	r1, [r8, r2]
   138ac:	add	fp, fp, #3
   138b0:	str	r3, [sp, #36]	; 0x24
   138b4:	cmp	r9, fp
   138b8:	movhi	r3, #92	; 0x5c
   138bc:	strbhi	r3, [r8, fp]
   138c0:	add	fp, fp, #1
   138c4:	cmp	fp, r9
   138c8:	strbcc	r4, [r8, fp]
   138cc:	add	fp, fp, #1
   138d0:	cmp	r5, #0
   138d4:	ldr	r3, [sp, #40]	; 0x28
   138d8:	moveq	r3, r5
   138dc:	str	r3, [sp, #40]	; 0x28
   138e0:	add	r6, r6, #1
   138e4:	ldr	r3, [sp, #24]
   138e8:	cmn	r3, #1
   138ec:	beq	1421c <ftello64@plt+0x2fbc>
   138f0:	ldr	r3, [sp, #24]
   138f4:	subs	r5, r3, r6
   138f8:	movne	r5, #1
   138fc:	cmp	r5, #0
   13900:	beq	14230 <ftello64@plt+0x2fd0>
   13904:	ldr	r3, [sp, #28]
   13908:	cmp	sl, #2
   1390c:	moveq	r3, #0
   13910:	andne	r3, r3, #1
   13914:	str	r3, [sp, #56]	; 0x38
   13918:	ldr	r2, [sp, #52]	; 0x34
   1391c:	adds	r7, r2, #0
   13920:	movne	r7, #1
   13924:	ands	r3, r3, r7
   13928:	str	r3, [sp, #44]	; 0x2c
   1392c:	bne	1324c <ftello64@plt+0x1fec>
   13930:	ldr	r3, [sp, #48]	; 0x30
   13934:	ldrb	r4, [r3, r6]
   13938:	cmp	r4, #126	; 0x7e
   1393c:	ldrls	pc, [pc, r4, lsl #2]
   13940:	b	13d78 <ftello64@plt+0x2b18>
   13944:	ldrdeq	r3, [r1], -r0
   13948:	andeq	r3, r1, r8, ror sp
   1394c:	andeq	r3, r1, r8, ror sp
   13950:	andeq	r3, r1, r8, ror sp
   13954:	andeq	r3, r1, r8, ror sp
   13958:	andeq	r3, r1, r8, ror sp
   1395c:	andeq	r3, r1, r8, ror sp
   13960:	andeq	r3, r1, r8, lsl ip
   13964:	andeq	r3, r1, r4, lsr #15
   13968:	andeq	r3, r1, r8, asr #22
   1396c:	andeq	r3, r1, ip, ror #23
   13970:	andeq	r3, r1, ip, asr fp
   13974:			; <UNDEFINED> instruction: 0x000137b8
   13978:	andeq	r3, r1, ip, asr #15
   1397c:	andeq	r3, r1, r8, ror sp
   13980:	andeq	r3, r1, r8, ror sp
   13984:	andeq	r3, r1, r8, ror sp
   13988:	andeq	r3, r1, r8, ror sp
   1398c:	andeq	r3, r1, r8, ror sp
   13990:	andeq	r3, r1, r8, ror sp
   13994:	andeq	r3, r1, r8, ror sp
   13998:	andeq	r3, r1, r8, ror sp
   1399c:	andeq	r3, r1, r8, ror sp
   139a0:	andeq	r3, r1, r8, ror sp
   139a4:	andeq	r3, r1, r8, ror sp
   139a8:	andeq	r3, r1, r8, ror sp
   139ac:	andeq	r3, r1, r8, ror sp
   139b0:	andeq	r3, r1, r8, ror sp
   139b4:	andeq	r3, r1, r8, ror sp
   139b8:	andeq	r3, r1, r8, ror sp
   139bc:	andeq	r3, r1, r8, ror sp
   139c0:	andeq	r3, r1, r8, ror sp
   139c4:	muleq	r1, r4, ip
   139c8:	muleq	r1, r0, ip
   139cc:	muleq	r1, r0, ip
   139d0:	andeq	r3, r1, r0, asr ip
   139d4:	muleq	r1, r0, ip
   139d8:	muleq	r1, r8, r1
   139dc:	muleq	r1, r0, ip
   139e0:	ldrdeq	r3, [r1], -r8
   139e4:	muleq	r1, r0, ip
   139e8:	muleq	r1, r0, ip
   139ec:	muleq	r1, r0, ip
   139f0:	muleq	r1, r8, r1
   139f4:	muleq	r1, r8, r1
   139f8:	muleq	r1, r8, r1
   139fc:	muleq	r1, r8, r1
   13a00:	muleq	r1, r8, r1
   13a04:	muleq	r1, r8, r1
   13a08:	muleq	r1, r8, r1
   13a0c:	muleq	r1, r8, r1
   13a10:	muleq	r1, r8, r1
   13a14:	muleq	r1, r8, r1
   13a18:	muleq	r1, r8, r1
   13a1c:	muleq	r1, r8, r1
   13a20:	muleq	r1, r8, r1
   13a24:	muleq	r1, r8, r1
   13a28:	muleq	r1, r8, r1
   13a2c:	muleq	r1, r8, r1
   13a30:	muleq	r1, r0, ip
   13a34:	muleq	r1, r0, ip
   13a38:	muleq	r1, r0, ip
   13a3c:	muleq	r1, r0, ip
   13a40:	andeq	r3, r1, r8, lsr r6
   13a44:	andeq	r3, r1, r8, ror sp
   13a48:	muleq	r1, r8, r1
   13a4c:	muleq	r1, r8, r1
   13a50:	muleq	r1, r8, r1
   13a54:	muleq	r1, r8, r1
   13a58:	muleq	r1, r8, r1
   13a5c:	muleq	r1, r8, r1
   13a60:	muleq	r1, r8, r1
   13a64:	muleq	r1, r8, r1
   13a68:	muleq	r1, r8, r1
   13a6c:	muleq	r1, r8, r1
   13a70:	muleq	r1, r8, r1
   13a74:	muleq	r1, r8, r1
   13a78:	muleq	r1, r8, r1
   13a7c:	muleq	r1, r8, r1
   13a80:	muleq	r1, r8, r1
   13a84:	muleq	r1, r8, r1
   13a88:	muleq	r1, r8, r1
   13a8c:	muleq	r1, r8, r1
   13a90:	muleq	r1, r8, r1
   13a94:	muleq	r1, r8, r1
   13a98:	muleq	r1, r8, r1
   13a9c:	muleq	r1, r8, r1
   13aa0:	muleq	r1, r8, r1
   13aa4:	muleq	r1, r8, r1
   13aa8:	muleq	r1, r8, r1
   13aac:	muleq	r1, r8, r1
   13ab0:	muleq	r1, r0, ip
   13ab4:	andeq	r3, r1, r0, ror fp
   13ab8:	muleq	r1, r8, r1
   13abc:	muleq	r1, r0, ip
   13ac0:	muleq	r1, r8, r1
   13ac4:	muleq	r1, r0, ip
   13ac8:	muleq	r1, r8, r1
   13acc:	muleq	r1, r8, r1
   13ad0:	muleq	r1, r8, r1
   13ad4:	muleq	r1, r8, r1
   13ad8:	muleq	r1, r8, r1
   13adc:	muleq	r1, r8, r1
   13ae0:	muleq	r1, r8, r1
   13ae4:	muleq	r1, r8, r1
   13ae8:	muleq	r1, r8, r1
   13aec:	muleq	r1, r8, r1
   13af0:	muleq	r1, r8, r1
   13af4:	muleq	r1, r8, r1
   13af8:	muleq	r1, r8, r1
   13afc:	muleq	r1, r8, r1
   13b00:	muleq	r1, r8, r1
   13b04:	muleq	r1, r8, r1
   13b08:	muleq	r1, r8, r1
   13b0c:	muleq	r1, r8, r1
   13b10:	muleq	r1, r8, r1
   13b14:	muleq	r1, r8, r1
   13b18:	muleq	r1, r8, r1
   13b1c:	muleq	r1, r8, r1
   13b20:	muleq	r1, r8, r1
   13b24:	muleq	r1, r8, r1
   13b28:	muleq	r1, r8, r1
   13b2c:	muleq	r1, r8, r1
   13b30:	andeq	r3, r1, r0, lsr ip
   13b34:	muleq	r1, r0, ip
   13b38:	andeq	r3, r1, r0, lsr ip
   13b3c:	andeq	r3, r1, r0, asr ip
   13b40:	mov	r3, #0
   13b44:	str	r3, [sp, #44]	; 0x2c
   13b48:	mov	r4, #9
   13b4c:	mov	r3, #116	; 0x74
   13b50:	b	137d4 <ftello64@plt+0x2574>
   13b54:	mov	r3, #0
   13b58:	str	r3, [sp, #44]	; 0x2c
   13b5c:	mov	r4, #11
   13b60:	mov	r3, #118	; 0x76
   13b64:	b	137ec <ftello64@plt+0x258c>
   13b68:	mov	r3, #0
   13b6c:	str	r3, [sp, #44]	; 0x2c
   13b70:	cmp	sl, #2
   13b74:	beq	13b98 <ftello64@plt+0x2938>
   13b78:	ldr	r3, [sp, #28]
   13b7c:	ldr	r2, [sp, #32]
   13b80:	and	r3, r3, r2
   13b84:	tst	r7, r3
   13b88:	bne	1420c <ftello64@plt+0x2fac>
   13b8c:	mov	r4, #92	; 0x5c
   13b90:	mov	r3, r4
   13b94:	b	137ec <ftello64@plt+0x258c>
   13b98:	ldr	r3, [sp, #32]
   13b9c:	cmp	r3, #0
   13ba0:	bne	14394 <ftello64@plt+0x3134>
   13ba4:	mov	r5, r3
   13ba8:	mov	r4, #92	; 0x5c
   13bac:	eor	r3, r3, #1
   13bb0:	ldr	r2, [sp, #36]	; 0x24
   13bb4:	and	r3, r3, r2
   13bb8:	tst	r3, #255	; 0xff
   13bbc:	beq	138c4 <ftello64@plt+0x2664>
   13bc0:	cmp	r9, fp
   13bc4:	movhi	r3, #39	; 0x27
   13bc8:	strbhi	r3, [r8, fp]
   13bcc:	add	r3, fp, #1
   13bd0:	cmp	r9, r3
   13bd4:	movhi	r2, #39	; 0x27
   13bd8:	strbhi	r2, [r8, r3]
   13bdc:	add	fp, fp, #2
   13be0:	mov	r3, #0
   13be4:	str	r3, [sp, #36]	; 0x24
   13be8:	b	138c4 <ftello64@plt+0x2664>
   13bec:	mov	r3, #110	; 0x6e
   13bf0:	b	137d4 <ftello64@plt+0x2574>
   13bf4:	mov	r3, #110	; 0x6e
   13bf8:	b	137d4 <ftello64@plt+0x2574>
   13bfc:	mov	r3, #0
   13c00:	str	r3, [sp, #44]	; 0x2c
   13c04:	mov	r3, #110	; 0x6e
   13c08:	b	137d4 <ftello64@plt+0x2574>
   13c0c:	mov	r8, r9
   13c10:	mov	r7, #2
   13c14:	b	143b4 <ftello64@plt+0x3154>
   13c18:	mov	r3, #97	; 0x61
   13c1c:	b	137ec <ftello64@plt+0x258c>
   13c20:	mov	r3, #97	; 0x61
   13c24:	b	137ec <ftello64@plt+0x258c>
   13c28:	mov	r3, #0
   13c2c:	str	r3, [sp, #44]	; 0x2c
   13c30:	ldr	r3, [sp, #24]
   13c34:	cmn	r3, #1
   13c38:	beq	13c64 <ftello64@plt+0x2a04>
   13c3c:	ldr	r3, [sp, #24]
   13c40:	subs	r3, r3, #1
   13c44:	movne	r3, #1
   13c48:	cmp	r3, #0
   13c4c:	bne	141cc <ftello64@plt+0x2f6c>
   13c50:	cmp	r6, #0
   13c54:	beq	13c94 <ftello64@plt+0x2a34>
   13c58:	mov	r5, #0
   13c5c:	mov	r3, r5
   13c60:	b	13800 <ftello64@plt+0x25a0>
   13c64:	ldr	r3, [sp, #48]	; 0x30
   13c68:	ldrb	r3, [r3, #1]
   13c6c:	adds	r3, r3, #0
   13c70:	movne	r3, #1
   13c74:	b	13c48 <ftello64@plt+0x29e8>
   13c78:	mov	r3, #0
   13c7c:	str	r3, [sp, #44]	; 0x2c
   13c80:	b	13c50 <ftello64@plt+0x29f0>
   13c84:	mov	r3, #0
   13c88:	str	r3, [sp, #44]	; 0x2c
   13c8c:	b	13c94 <ftello64@plt+0x2a34>
   13c90:	ldr	r5, [sp, #44]	; 0x2c
   13c94:	ldr	r3, [sp, #32]
   13c98:	cmp	sl, #2
   13c9c:	movne	r3, #0
   13ca0:	andeq	r3, r3, #1
   13ca4:	cmp	r3, #0
   13ca8:	beq	13800 <ftello64@plt+0x25a0>
   13cac:	mov	r8, r9
   13cb0:	mov	r7, #2
   13cb4:	b	143b4 <ftello64@plt+0x3154>
   13cb8:	ldr	r5, [sp, #32]
   13cbc:	b	13c94 <ftello64@plt+0x2a34>
   13cc0:	mov	r3, #0
   13cc4:	str	r3, [sp, #44]	; 0x2c
   13cc8:	mov	r5, r3
   13ccc:	b	13c94 <ftello64@plt+0x2a34>
   13cd0:	mov	r3, #0
   13cd4:	str	r3, [sp, #44]	; 0x2c
   13cd8:	cmp	sl, #2
   13cdc:	strne	r5, [sp, #68]	; 0x44
   13ce0:	movne	r3, #0
   13ce4:	movne	r4, #39	; 0x27
   13ce8:	bne	13800 <ftello64@plt+0x25a0>
   13cec:	ldr	r3, [sp, #32]
   13cf0:	cmp	r3, #0
   13cf4:	bne	143a0 <ftello64@plt+0x3140>
   13cf8:	ldr	r3, [sp, #72]	; 0x48
   13cfc:	clz	r3, r3
   13d00:	lsr	r3, r3, #5
   13d04:	cmp	r9, #0
   13d08:	moveq	r3, #0
   13d0c:	cmp	r3, #0
   13d10:	movne	r3, #0
   13d14:	bne	13d3c <ftello64@plt+0x2adc>
   13d18:	cmp	r9, fp
   13d1c:	movhi	r3, #39	; 0x27
   13d20:	strbhi	r3, [r8, fp]
   13d24:	add	r3, fp, #1
   13d28:	cmp	r9, r3
   13d2c:	movhi	r2, #92	; 0x5c
   13d30:	strbhi	r2, [r8, r3]
   13d34:	mov	r3, r9
   13d38:	ldr	r9, [sp, #72]	; 0x48
   13d3c:	add	r2, fp, #2
   13d40:	cmp	r2, r3
   13d44:	movcc	r1, #39	; 0x27
   13d48:	strbcc	r1, [r8, r2]
   13d4c:	add	fp, fp, #3
   13d50:	str	r5, [sp, #68]	; 0x44
   13d54:	ldr	r2, [sp, #32]
   13d58:	str	r2, [sp, #36]	; 0x24
   13d5c:	str	r9, [sp, #72]	; 0x48
   13d60:	mov	r9, r3
   13d64:	mov	r4, #39	; 0x27
   13d68:	mov	r3, #0
   13d6c:	b	1384c <ftello64@plt+0x25ec>
   13d70:	mov	r3, #0
   13d74:	str	r3, [sp, #44]	; 0x2c
   13d78:	ldr	r7, [sp, #76]	; 0x4c
   13d7c:	cmp	r7, #1
   13d80:	bne	13db8 <ftello64@plt+0x2b58>
   13d84:	bl	1111c <__ctype_b_loc@plt>
   13d88:	ldr	r2, [r0]
   13d8c:	lsl	r3, r4, #1
   13d90:	ldrh	r5, [r2, r3]
   13d94:	ubfx	r5, r5, #14, #1
   13d98:	mov	ip, r7
   13d9c:	eor	r3, r5, #1
   13da0:	ldr	r2, [sp, #28]
   13da4:	and	r3, r3, r2
   13da8:	ands	r3, r3, #255	; 0xff
   13dac:	beq	13800 <ftello64@plt+0x25a0>
   13db0:	mov	r5, #0
   13db4:	b	14014 <ftello64@plt+0x2db4>
   13db8:	mov	r2, #0
   13dbc:	mov	r3, #0
   13dc0:	strd	r2, [sp, #104]	; 0x68
   13dc4:	ldr	r3, [sp, #24]
   13dc8:	cmn	r3, #1
   13dcc:	beq	13df0 <ftello64@plt+0x2b90>
   13dd0:	mov	r3, #0
   13dd4:	str	r4, [sp, #88]	; 0x58
   13dd8:	str	fp, [sp, #92]	; 0x5c
   13ddc:	str	r8, [sp, #56]	; 0x38
   13de0:	mov	r8, r3
   13de4:	str	r9, [sp, #84]	; 0x54
   13de8:	ldr	r9, [sp, #48]	; 0x30
   13dec:	b	13f3c <ftello64@plt+0x2cdc>
   13df0:	ldr	r0, [sp, #48]	; 0x30
   13df4:	bl	11134 <strlen@plt>
   13df8:	str	r0, [sp, #24]
   13dfc:	b	13dd0 <ftello64@plt+0x2b70>
   13e00:	mov	r1, fp
   13e04:	ldr	r4, [sp, #88]	; 0x58
   13e08:	mov	r2, r8
   13e0c:	mov	ip, r8
   13e10:	ldr	fp, [sp, #92]	; 0x5c
   13e14:	ldr	r8, [sp, #56]	; 0x38
   13e18:	ldr	r9, [sp, #84]	; 0x54
   13e1c:	ldr	r0, [sp, #24]
   13e20:	cmp	r7, r0
   13e24:	bcs	13fdc <ftello64@plt+0x2d7c>
   13e28:	ldrb	r3, [r1]
   13e2c:	cmp	r3, #0
   13e30:	beq	13fe4 <ftello64@plt+0x2d84>
   13e34:	mov	r3, r1
   13e38:	add	r2, r2, #1
   13e3c:	add	r1, r6, r2
   13e40:	cmp	r0, r1
   13e44:	bls	13fec <ftello64@plt+0x2d8c>
   13e48:	ldrb	r1, [r3, #1]!
   13e4c:	cmp	r1, #0
   13e50:	bne	13e38 <ftello64@plt+0x2bd8>
   13e54:	mov	ip, r2
   13e58:	mov	r5, #0
   13e5c:	b	1400c <ftello64@plt+0x2dac>
   13e60:	ldr	r3, [sp, #56]	; 0x38
   13e64:	str	r3, [sp, #64]	; 0x40
   13e68:	ldr	r8, [sp, #84]	; 0x54
   13e6c:	mov	r7, #2
   13e70:	b	143b4 <ftello64@plt+0x3154>
   13e74:	cmp	r2, r7
   13e78:	beq	13f18 <ftello64@plt+0x2cb8>
   13e7c:	ldrb	r3, [r2], #1
   13e80:	sub	r3, r3, #91	; 0x5b
   13e84:	cmp	r3, #33	; 0x21
   13e88:	ldrls	pc, [pc, r3, lsl #2]
   13e8c:	b	13e74 <ftello64@plt+0x2c14>
   13e90:	andeq	r3, r1, r0, ror #28
   13e94:	andeq	r3, r1, r0, ror #28
   13e98:	andeq	r3, r1, r4, ror lr
   13e9c:	andeq	r3, r1, r0, ror #28
   13ea0:	andeq	r3, r1, r4, ror lr
   13ea4:	andeq	r3, r1, r0, ror #28
   13ea8:	andeq	r3, r1, r4, ror lr
   13eac:	andeq	r3, r1, r4, ror lr
   13eb0:	andeq	r3, r1, r4, ror lr
   13eb4:	andeq	r3, r1, r4, ror lr
   13eb8:	andeq	r3, r1, r4, ror lr
   13ebc:	andeq	r3, r1, r4, ror lr
   13ec0:	andeq	r3, r1, r4, ror lr
   13ec4:	andeq	r3, r1, r4, ror lr
   13ec8:	andeq	r3, r1, r4, ror lr
   13ecc:	andeq	r3, r1, r4, ror lr
   13ed0:	andeq	r3, r1, r4, ror lr
   13ed4:	andeq	r3, r1, r4, ror lr
   13ed8:	andeq	r3, r1, r4, ror lr
   13edc:	andeq	r3, r1, r4, ror lr
   13ee0:	andeq	r3, r1, r4, ror lr
   13ee4:	andeq	r3, r1, r4, ror lr
   13ee8:	andeq	r3, r1, r4, ror lr
   13eec:	andeq	r3, r1, r4, ror lr
   13ef0:	andeq	r3, r1, r4, ror lr
   13ef4:	andeq	r3, r1, r4, ror lr
   13ef8:	andeq	r3, r1, r4, ror lr
   13efc:	andeq	r3, r1, r4, ror lr
   13f00:	andeq	r3, r1, r4, ror lr
   13f04:	andeq	r3, r1, r4, ror lr
   13f08:	andeq	r3, r1, r4, ror lr
   13f0c:	andeq	r3, r1, r4, ror lr
   13f10:	andeq	r3, r1, r4, ror lr
   13f14:	andeq	r3, r1, r0, ror #28
   13f18:	ldr	r0, [sp, #100]	; 0x64
   13f1c:	bl	1105c <iswprint@plt>
   13f20:	cmp	r0, #0
   13f24:	moveq	r5, #0
   13f28:	add	r8, r8, r4
   13f2c:	add	r0, sp, #104	; 0x68
   13f30:	bl	10fe4 <mbsinit@plt>
   13f34:	cmp	r0, #0
   13f38:	bne	13fa8 <ftello64@plt+0x2d48>
   13f3c:	add	r7, r6, r8
   13f40:	add	fp, r9, r7
   13f44:	add	r3, sp, #104	; 0x68
   13f48:	ldr	r2, [sp, #24]
   13f4c:	sub	r2, r2, r7
   13f50:	mov	r1, fp
   13f54:	add	r0, sp, #100	; 0x64
   13f58:	bl	187c0 <ftello64@plt+0x7560>
   13f5c:	subs	r4, r0, #0
   13f60:	beq	13ff8 <ftello64@plt+0x2d98>
   13f64:	cmn	r4, #1
   13f68:	beq	13fc0 <ftello64@plt+0x2d60>
   13f6c:	cmn	r4, #2
   13f70:	beq	13e00 <ftello64@plt+0x2ba0>
   13f74:	ldr	r3, [sp, #32]
   13f78:	cmp	sl, #2
   13f7c:	movne	r3, #0
   13f80:	andeq	r3, r3, #1
   13f84:	cmp	r3, #0
   13f88:	beq	13f18 <ftello64@plt+0x2cb8>
   13f8c:	cmp	r4, #1
   13f90:	bls	13f18 <ftello64@plt+0x2cb8>
   13f94:	add	r2, r7, #1
   13f98:	add	r2, r9, r2
   13f9c:	add	r3, r9, r4
   13fa0:	add	r7, r3, r7
   13fa4:	b	13e7c <ftello64@plt+0x2c1c>
   13fa8:	ldr	r4, [sp, #88]	; 0x58
   13fac:	mov	ip, r8
   13fb0:	ldr	fp, [sp, #92]	; 0x5c
   13fb4:	ldr	r8, [sp, #56]	; 0x38
   13fb8:	ldr	r9, [sp, #84]	; 0x54
   13fbc:	b	1400c <ftello64@plt+0x2dac>
   13fc0:	ldr	r4, [sp, #88]	; 0x58
   13fc4:	mov	ip, r8
   13fc8:	ldr	fp, [sp, #92]	; 0x5c
   13fcc:	ldr	r8, [sp, #56]	; 0x38
   13fd0:	ldr	r9, [sp, #84]	; 0x54
   13fd4:	mov	r5, #0
   13fd8:	b	1400c <ftello64@plt+0x2dac>
   13fdc:	mov	r5, #0
   13fe0:	b	1400c <ftello64@plt+0x2dac>
   13fe4:	mov	r5, #0
   13fe8:	b	1400c <ftello64@plt+0x2dac>
   13fec:	mov	ip, r2
   13ff0:	mov	r5, #0
   13ff4:	b	1400c <ftello64@plt+0x2dac>
   13ff8:	ldr	r4, [sp, #88]	; 0x58
   13ffc:	mov	ip, r8
   14000:	ldr	fp, [sp, #92]	; 0x5c
   14004:	ldr	r8, [sp, #56]	; 0x38
   14008:	ldr	r9, [sp, #84]	; 0x54
   1400c:	cmp	ip, #1
   14010:	bls	13d9c <ftello64@plt+0x2b3c>
   14014:	add	lr, r6, ip
   14018:	ldr	r3, [sp, #48]	; 0x30
   1401c:	add	r1, r3, r6
   14020:	mov	r3, #0
   14024:	eor	r0, r5, #1
   14028:	ldr	r2, [sp, #28]
   1402c:	and	r0, r0, r2
   14030:	uxtb	r0, r0
   14034:	str	r0, [sp, #56]	; 0x38
   14038:	mov	r7, #92	; 0x5c
   1403c:	ldr	ip, [sp, #36]	; 0x24
   14040:	str	r5, [sp, #84]	; 0x54
   14044:	ldr	r2, [sp, #44]	; 0x2c
   14048:	b	140b8 <ftello64@plt+0x2e58>
   1404c:	cmp	r2, #0
   14050:	beq	14060 <ftello64@plt+0x2e00>
   14054:	cmp	r9, fp
   14058:	strbhi	r7, [r8, fp]
   1405c:	add	fp, fp, #1
   14060:	add	r5, r6, #1
   14064:	cmp	r5, lr
   14068:	bcs	14174 <ftello64@plt+0x2f14>
   1406c:	eor	r2, r3, #1
   14070:	and	r2, r2, ip
   14074:	ands	r2, r2, #255	; 0xff
   14078:	beq	14190 <ftello64@plt+0x2f30>
   1407c:	cmp	r9, fp
   14080:	movhi	r2, #39	; 0x27
   14084:	strbhi	r2, [r8, fp]
   14088:	add	r2, fp, #1
   1408c:	cmp	r9, r2
   14090:	movhi	ip, #39	; 0x27
   14094:	strbhi	ip, [r8, r2]
   14098:	add	fp, fp, #2
   1409c:	ldr	ip, [sp, #56]	; 0x38
   140a0:	mov	r2, ip
   140a4:	mov	r6, r5
   140a8:	cmp	r9, fp
   140ac:	strbhi	r4, [r8, fp]
   140b0:	add	fp, fp, #1
   140b4:	ldrb	r4, [r1, #1]!
   140b8:	cmp	r0, #0
   140bc:	beq	1404c <ftello64@plt+0x2dec>
   140c0:	ldr	r3, [sp, #32]
   140c4:	cmp	r3, #0
   140c8:	bne	1435c <ftello64@plt+0x30fc>
   140cc:	eor	r3, ip, #1
   140d0:	cmp	sl, #2
   140d4:	movne	r3, #0
   140d8:	andeq	r3, r3, #1
   140dc:	cmp	r3, #0
   140e0:	beq	14118 <ftello64@plt+0x2eb8>
   140e4:	cmp	r9, fp
   140e8:	movhi	ip, #39	; 0x27
   140ec:	strbhi	ip, [r8, fp]
   140f0:	add	ip, fp, #1
   140f4:	cmp	r9, ip
   140f8:	movhi	r5, #36	; 0x24
   140fc:	strbhi	r5, [r8, ip]
   14100:	add	ip, fp, #2
   14104:	cmp	r9, ip
   14108:	movhi	r5, #39	; 0x27
   1410c:	strbhi	r5, [r8, ip]
   14110:	add	fp, fp, #3
   14114:	mov	ip, r3
   14118:	cmp	r9, fp
   1411c:	strbhi	r7, [r8, fp]
   14120:	add	r3, fp, #1
   14124:	cmp	r9, r3
   14128:	bls	14138 <ftello64@plt+0x2ed8>
   1412c:	lsr	r5, r4, #6
   14130:	add	r5, r5, #48	; 0x30
   14134:	strb	r5, [r8, r3]
   14138:	add	r3, fp, #2
   1413c:	cmp	r9, r3
   14140:	bls	14150 <ftello64@plt+0x2ef0>
   14144:	ubfx	r5, r4, #3, #3
   14148:	add	r5, r5, #48	; 0x30
   1414c:	strb	r5, [r8, r3]
   14150:	add	fp, fp, #3
   14154:	and	r4, r4, #7
   14158:	add	r4, r4, #48	; 0x30
   1415c:	add	r5, r6, #1
   14160:	cmp	r5, lr
   14164:	bcs	14180 <ftello64@plt+0x2f20>
   14168:	ldr	r3, [sp, #56]	; 0x38
   1416c:	mov	r6, r5
   14170:	b	140a8 <ftello64@plt+0x2e48>
   14174:	str	ip, [sp, #36]	; 0x24
   14178:	ldr	r5, [sp, #84]	; 0x54
   1417c:	b	13bac <ftello64@plt+0x294c>
   14180:	str	ip, [sp, #36]	; 0x24
   14184:	ldr	r5, [sp, #84]	; 0x54
   14188:	mov	r3, r0
   1418c:	b	13bac <ftello64@plt+0x294c>
   14190:	mov	r6, r5
   14194:	b	140a8 <ftello64@plt+0x2e48>
   14198:	ldr	r3, [sp, #44]	; 0x2c
   1419c:	b	13800 <ftello64@plt+0x25a0>
   141a0:	mov	r5, #0
   141a4:	mov	r3, r5
   141a8:	mov	r4, #63	; 0x3f
   141ac:	b	13800 <ftello64@plt+0x25a0>
   141b0:	mov	r5, #0
   141b4:	mov	r3, r5
   141b8:	mov	r4, #63	; 0x3f
   141bc:	b	13800 <ftello64@plt+0x25a0>
   141c0:	mov	r5, #0
   141c4:	mov	r3, r5
   141c8:	b	13800 <ftello64@plt+0x25a0>
   141cc:	mov	r5, #0
   141d0:	mov	r3, r5
   141d4:	b	13800 <ftello64@plt+0x25a0>
   141d8:	ldr	r5, [sp, #44]	; 0x2c
   141dc:	ldr	r3, [sp, #32]
   141e0:	b	13800 <ftello64@plt+0x25a0>
   141e4:	ldr	r5, [sp, #44]	; 0x2c
   141e8:	mov	r3, #0
   141ec:	str	r3, [sp, #44]	; 0x2c
   141f0:	b	13800 <ftello64@plt+0x25a0>
   141f4:	mov	r4, r3
   141f8:	mov	r5, #0
   141fc:	b	13858 <ftello64@plt+0x25f8>
   14200:	mov	r5, #0
   14204:	mov	r4, #97	; 0x61
   14208:	b	13858 <ftello64@plt+0x25f8>
   1420c:	mov	r5, #0
   14210:	mov	r3, r5
   14214:	mov	r4, #92	; 0x5c
   14218:	b	13bac <ftello64@plt+0x294c>
   1421c:	ldr	r3, [sp, #48]	; 0x30
   14220:	ldrb	r5, [r3, r6]
   14224:	adds	r5, r5, #0
   14228:	movne	r5, #1
   1422c:	b	138fc <ftello64@plt+0x269c>
   14230:	cmp	sl, #2
   14234:	movne	r3, #0
   14238:	moveq	r3, #1
   1423c:	ldr	r1, [sp, #32]
   14240:	cmp	fp, #0
   14244:	andeq	r2, r3, r1
   14248:	movne	r2, #0
   1424c:	cmp	r2, #0
   14250:	bne	14370 <ftello64@plt+0x3110>
   14254:	eor	r2, r1, #1
   14258:	uxtb	r2, r2
   1425c:	and	r3, r3, r2
   14260:	ldr	r1, [sp, #68]	; 0x44
   14264:	ands	r3, r1, r3
   14268:	beq	142fc <ftello64@plt+0x309c>
   1426c:	ldr	r2, [sp, #40]	; 0x28
   14270:	cmp	r2, #0
   14274:	bne	142ac <ftello64@plt+0x304c>
   14278:	ldr	r2, [sp, #72]	; 0x48
   1427c:	adds	r2, r2, #0
   14280:	movne	r2, #1
   14284:	cmp	r9, #0
   14288:	movne	r2, #0
   1428c:	str	r2, [sp, #68]	; 0x44
   14290:	mov	sl, #2
   14294:	ldr	r1, [sp, #40]	; 0x28
   14298:	str	r1, [sp, #32]
   1429c:	cmp	r2, #0
   142a0:	beq	142f0 <ftello64@plt+0x3090>
   142a4:	ldr	r9, [sp, #72]	; 0x48
   142a8:	b	13004 <ftello64@plt+0x1da4>
   142ac:	ldr	r3, [sp, #168]	; 0xa8
   142b0:	str	r3, [sp, #16]
   142b4:	ldr	r3, [sp, #164]	; 0xa4
   142b8:	str	r3, [sp, #12]
   142bc:	ldr	r3, [sp, #160]	; 0xa0
   142c0:	str	r3, [sp, #8]
   142c4:	ldr	r3, [sp, #156]	; 0x9c
   142c8:	str	r3, [sp, #4]
   142cc:	mov	r3, #5
   142d0:	str	r3, [sp]
   142d4:	ldr	r3, [sp, #24]
   142d8:	ldr	r2, [sp, #48]	; 0x30
   142dc:	ldr	r1, [sp, #72]	; 0x48
   142e0:	ldr	r0, [sp, #64]	; 0x40
   142e4:	bl	12f8c <ftello64@plt+0x1d2c>
   142e8:	mov	fp, r0
   142ec:	b	1440c <ftello64@plt+0x31ac>
   142f0:	mov	r8, r9
   142f4:	mov	r2, r3
   142f8:	b	14300 <ftello64@plt+0x30a0>
   142fc:	mov	r8, r9
   14300:	ldr	r3, [sp, #60]	; 0x3c
   14304:	cmp	r3, #0
   14308:	moveq	r2, #0
   1430c:	andne	r2, r2, #1
   14310:	cmp	r2, #0
   14314:	beq	14344 <ftello64@plt+0x30e4>
   14318:	mov	r2, r3
   1431c:	ldrb	r3, [r3]
   14320:	cmp	r3, #0
   14324:	beq	14344 <ftello64@plt+0x30e4>
   14328:	ldr	r1, [sp, #64]	; 0x40
   1432c:	cmp	r8, fp
   14330:	strbhi	r3, [r1, fp]
   14334:	add	fp, fp, #1
   14338:	ldrb	r3, [r2, #1]!
   1433c:	cmp	r3, #0
   14340:	bne	1432c <ftello64@plt+0x30cc>
   14344:	cmp	r8, fp
   14348:	bls	1440c <ftello64@plt+0x31ac>
   1434c:	mov	r3, #0
   14350:	ldr	r2, [sp, #64]	; 0x40
   14354:	strb	r3, [r2, fp]
   14358:	b	1440c <ftello64@plt+0x31ac>
   1435c:	mov	r8, r9
   14360:	mov	r7, sl
   14364:	ldr	r3, [sp, #32]
   14368:	str	r3, [sp, #28]
   1436c:	b	143b4 <ftello64@plt+0x3154>
   14370:	mov	r8, r9
   14374:	mov	r7, #2
   14378:	b	143b4 <ftello64@plt+0x3154>
   1437c:	mov	r8, r9
   14380:	mov	r7, sl
   14384:	b	143b4 <ftello64@plt+0x3154>
   14388:	mov	r8, r9
   1438c:	mov	r7, sl
   14390:	b	143b4 <ftello64@plt+0x3154>
   14394:	mov	r8, r9
   14398:	mov	r7, sl
   1439c:	b	143b4 <ftello64@plt+0x3154>
   143a0:	mov	r8, r9
   143a4:	mov	r7, sl
   143a8:	b	143b4 <ftello64@plt+0x3154>
   143ac:	mov	r8, r9
   143b0:	mov	r7, sl
   143b4:	ldr	r3, [sp, #28]
   143b8:	cmp	r7, #2
   143bc:	movne	r3, #0
   143c0:	andeq	r3, r3, #1
   143c4:	cmp	r3, #0
   143c8:	movne	r7, #4
   143cc:	ldr	r3, [sp, #168]	; 0xa8
   143d0:	str	r3, [sp, #16]
   143d4:	ldr	r3, [sp, #164]	; 0xa4
   143d8:	str	r3, [sp, #12]
   143dc:	mov	r3, #0
   143e0:	str	r3, [sp, #8]
   143e4:	ldr	r3, [sp, #156]	; 0x9c
   143e8:	bic	r3, r3, #2
   143ec:	str	r3, [sp, #4]
   143f0:	str	r7, [sp]
   143f4:	ldr	r3, [sp, #24]
   143f8:	ldr	r2, [sp, #48]	; 0x30
   143fc:	mov	r1, r8
   14400:	ldr	r0, [sp, #64]	; 0x40
   14404:	bl	12f8c <ftello64@plt+0x1d2c>
   14408:	mov	fp, r0
   1440c:	mov	r0, fp
   14410:	add	sp, sp, #116	; 0x74
   14414:	ldrd	r4, [sp]
   14418:	ldrd	r6, [sp, #8]
   1441c:	ldrd	r8, [sp, #16]
   14420:	ldrd	sl, [sp, #24]
   14424:	add	sp, sp, #32
   14428:	pop	{pc}		; (ldr pc, [sp], #4)
   1442c:	mov	r8, r9
   14430:	mov	r7, sl
   14434:	b	143cc <ftello64@plt+0x316c>
   14438:	add	fp, fp, #4
   1443c:	str	r3, [sp, #36]	; 0x24
   14440:	mov	r5, #0
   14444:	mov	r4, #48	; 0x30
   14448:	b	13800 <ftello64@plt+0x25a0>
   1444c:	mov	r3, #1
   14450:	str	r3, [sp, #32]
   14454:	str	r3, [sp, #28]
   14458:	str	r3, [sp, #52]	; 0x34
   1445c:	movw	r3, #38436	; 0x9624
   14460:	movt	r3, #1
   14464:	str	r3, [sp, #60]	; 0x3c
   14468:	mov	fp, #0
   1446c:	mov	sl, #5
   14470:	b	13064 <ftello64@plt+0x1e04>
   14474:	ldr	r3, [sp, #48]	; 0x30
   14478:	ldrb	r4, [r3, r6]
   1447c:	cmp	r4, #126	; 0x7e
   14480:	ldrls	pc, [pc, r4, lsl #2]
   14484:	b	13d70 <ftello64@plt+0x2b10>
   14488:	strdeq	r3, [r1], -r8
   1448c:	andeq	r3, r1, r0, ror sp
   14490:	andeq	r3, r1, r0, ror sp
   14494:	andeq	r3, r1, r0, ror sp
   14498:	andeq	r3, r1, r0, ror sp
   1449c:	andeq	r3, r1, r0, ror sp
   144a0:	andeq	r3, r1, r0, ror sp
   144a4:	andeq	r4, r1, r0, lsl #4
   144a8:	muleq	r1, ip, r7
   144ac:	andeq	r3, r1, r0, asr #22
   144b0:	strdeq	r3, [r1], -ip
   144b4:	andeq	r3, r1, r4, asr fp
   144b8:			; <UNDEFINED> instruction: 0x000137b0
   144bc:	andeq	r3, r1, r4, asr #15
   144c0:	andeq	r3, r1, r0, ror sp
   144c4:	andeq	r3, r1, r0, ror sp
   144c8:	andeq	r3, r1, r0, ror sp
   144cc:	andeq	r3, r1, r0, ror sp
   144d0:	andeq	r3, r1, r0, ror sp
   144d4:	andeq	r3, r1, r0, ror sp
   144d8:	andeq	r3, r1, r0, ror sp
   144dc:	andeq	r3, r1, r0, ror sp
   144e0:	andeq	r3, r1, r0, ror sp
   144e4:	andeq	r3, r1, r0, ror sp
   144e8:	andeq	r3, r1, r0, ror sp
   144ec:	andeq	r3, r1, r0, ror sp
   144f0:	andeq	r3, r1, r0, ror sp
   144f4:	andeq	r3, r1, r0, ror sp
   144f8:	andeq	r3, r1, r0, ror sp
   144fc:	andeq	r3, r1, r0, ror sp
   14500:	andeq	r3, r1, r0, ror sp
   14504:	andeq	r3, r1, r0, ror sp
   14508:	andeq	r3, r1, r4, lsl #25
   1450c:	andeq	r3, r1, r0, asr #25
   14510:	andeq	r3, r1, r0, asr #25
   14514:	andeq	r3, r1, r8, ror ip
   14518:	andeq	r3, r1, r0, asr #25
   1451c:	andeq	r4, r1, r4, ror #3
   14520:	andeq	r3, r1, r0, asr #25
   14524:	ldrdeq	r3, [r1], -r0
   14528:	andeq	r3, r1, r0, asr #25
   1452c:	andeq	r3, r1, r0, asr #25
   14530:	andeq	r3, r1, r0, asr #25
   14534:	andeq	r4, r1, r4, ror #3
   14538:	andeq	r4, r1, r4, ror #3
   1453c:	andeq	r4, r1, r4, ror #3
   14540:	andeq	r4, r1, r4, ror #3
   14544:	andeq	r4, r1, r4, ror #3
   14548:	andeq	r4, r1, r4, ror #3
   1454c:	andeq	r4, r1, r4, ror #3
   14550:	andeq	r4, r1, r4, ror #3
   14554:	andeq	r4, r1, r4, ror #3
   14558:	andeq	r4, r1, r4, ror #3
   1455c:	andeq	r4, r1, r4, ror #3
   14560:	andeq	r4, r1, r4, ror #3
   14564:	andeq	r4, r1, r4, ror #3
   14568:	andeq	r4, r1, r4, ror #3
   1456c:	andeq	r4, r1, r4, ror #3
   14570:	andeq	r4, r1, r4, ror #3
   14574:	andeq	r3, r1, r0, asr #25
   14578:	andeq	r3, r1, r0, asr #25
   1457c:	andeq	r3, r1, r0, asr #25
   14580:	andeq	r3, r1, r0, asr #25
   14584:	andeq	r3, r1, r0, lsr r6
   14588:	andeq	r3, r1, r0, ror sp
   1458c:	andeq	r4, r1, r4, ror #3
   14590:	andeq	r4, r1, r4, ror #3
   14594:	andeq	r4, r1, r4, ror #3
   14598:	andeq	r4, r1, r4, ror #3
   1459c:	andeq	r4, r1, r4, ror #3
   145a0:	andeq	r4, r1, r4, ror #3
   145a4:	andeq	r4, r1, r4, ror #3
   145a8:	andeq	r4, r1, r4, ror #3
   145ac:	andeq	r4, r1, r4, ror #3
   145b0:	andeq	r4, r1, r4, ror #3
   145b4:	andeq	r4, r1, r4, ror #3
   145b8:	andeq	r4, r1, r4, ror #3
   145bc:	andeq	r4, r1, r4, ror #3
   145c0:	andeq	r4, r1, r4, ror #3
   145c4:	andeq	r4, r1, r4, ror #3
   145c8:	andeq	r4, r1, r4, ror #3
   145cc:	andeq	r4, r1, r4, ror #3
   145d0:	andeq	r4, r1, r4, ror #3
   145d4:	andeq	r4, r1, r4, ror #3
   145d8:	andeq	r4, r1, r4, ror #3
   145dc:	andeq	r4, r1, r4, ror #3
   145e0:	andeq	r4, r1, r4, ror #3
   145e4:	andeq	r4, r1, r4, ror #3
   145e8:	andeq	r4, r1, r4, ror #3
   145ec:	andeq	r4, r1, r4, ror #3
   145f0:	andeq	r4, r1, r4, ror #3
   145f4:	andeq	r3, r1, r0, asr #25
   145f8:	andeq	r3, r1, r8, ror #22
   145fc:	andeq	r4, r1, r4, ror #3
   14600:	andeq	r3, r1, r0, asr #25
   14604:	andeq	r4, r1, r4, ror #3
   14608:	andeq	r3, r1, r0, asr #25
   1460c:	andeq	r4, r1, r4, ror #3
   14610:	andeq	r4, r1, r4, ror #3
   14614:	andeq	r4, r1, r4, ror #3
   14618:	andeq	r4, r1, r4, ror #3
   1461c:	andeq	r4, r1, r4, ror #3
   14620:	andeq	r4, r1, r4, ror #3
   14624:	andeq	r4, r1, r4, ror #3
   14628:	andeq	r4, r1, r4, ror #3
   1462c:	andeq	r4, r1, r4, ror #3
   14630:	andeq	r4, r1, r4, ror #3
   14634:	andeq	r4, r1, r4, ror #3
   14638:	andeq	r4, r1, r4, ror #3
   1463c:	andeq	r4, r1, r4, ror #3
   14640:	andeq	r4, r1, r4, ror #3
   14644:	andeq	r4, r1, r4, ror #3
   14648:	andeq	r4, r1, r4, ror #3
   1464c:	andeq	r4, r1, r4, ror #3
   14650:	andeq	r4, r1, r4, ror #3
   14654:	andeq	r4, r1, r4, ror #3
   14658:	andeq	r4, r1, r4, ror #3
   1465c:	andeq	r4, r1, r4, ror #3
   14660:	andeq	r4, r1, r4, ror #3
   14664:	andeq	r4, r1, r4, ror #3
   14668:	andeq	r4, r1, r4, ror #3
   1466c:	andeq	r4, r1, r4, ror #3
   14670:	andeq	r4, r1, r4, ror #3
   14674:	andeq	r3, r1, r8, lsr #24
   14678:	andeq	r3, r1, r0, asr #25
   1467c:	andeq	r3, r1, r8, lsr #24
   14680:	andeq	r3, r1, r8, ror ip
   14684:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14688:	strd	r6, [sp, #8]
   1468c:	strd	r8, [sp, #16]
   14690:	strd	sl, [sp, #24]
   14694:	str	lr, [sp, #32]
   14698:	sub	sp, sp, #52	; 0x34
   1469c:	mov	r5, r0
   146a0:	str	r1, [sp, #24]
   146a4:	str	r2, [sp, #28]
   146a8:	mov	r4, r3
   146ac:	bl	1114c <__errno_location@plt>
   146b0:	str	r0, [sp, #32]
   146b4:	ldr	r3, [r0]
   146b8:	str	r3, [sp, #36]	; 0x24
   146bc:	movw	r3, #41256	; 0xa128
   146c0:	movt	r3, #2
   146c4:	ldr	r6, [r3]
   146c8:	cmn	r5, #-2147483647	; 0x80000001
   146cc:	movne	r3, #0
   146d0:	moveq	r3, #1
   146d4:	orrs	r3, r3, r5, lsr #31
   146d8:	bne	1483c <ftello64@plt+0x35dc>
   146dc:	movw	r3, #41256	; 0xa128
   146e0:	movt	r3, #2
   146e4:	ldr	r2, [r3, #4]
   146e8:	cmp	r2, r5
   146ec:	bgt	1475c <ftello64@plt+0x34fc>
   146f0:	str	r2, [sp, #44]	; 0x2c
   146f4:	add	r3, r3, #8
   146f8:	cmp	r6, r3
   146fc:	beq	14840 <ftello64@plt+0x35e0>
   14700:	sub	r2, r5, r2
   14704:	mov	r3, #8
   14708:	str	r3, [sp]
   1470c:	mvn	r3, #-2147483648	; 0x80000000
   14710:	add	r2, r2, #1
   14714:	add	r1, sp, #44	; 0x2c
   14718:	mov	r0, r6
   1471c:	bl	16968 <ftello64@plt+0x5708>
   14720:	mov	r6, r0
   14724:	movw	r3, #41256	; 0xa128
   14728:	movt	r3, #2
   1472c:	str	r0, [r3]
   14730:	movw	r7, #41256	; 0xa128
   14734:	movt	r7, #2
   14738:	ldr	r0, [r7, #4]
   1473c:	ldr	r2, [sp, #44]	; 0x2c
   14740:	sub	r2, r2, r0
   14744:	lsl	r2, r2, #3
   14748:	mov	r1, #0
   1474c:	add	r0, r6, r0, lsl #3
   14750:	bl	11170 <memset@plt>
   14754:	ldr	r3, [sp, #44]	; 0x2c
   14758:	str	r3, [r7, #4]
   1475c:	add	fp, r6, r5, lsl #3
   14760:	ldr	r8, [r6, r5, lsl #3]
   14764:	ldr	r7, [fp, #4]
   14768:	ldr	r3, [r4, #4]
   1476c:	orr	r9, r3, #1
   14770:	add	sl, r4, #8
   14774:	ldr	r3, [r4, #44]	; 0x2c
   14778:	str	r3, [sp, #16]
   1477c:	ldr	r3, [r4, #40]	; 0x28
   14780:	str	r3, [sp, #12]
   14784:	str	sl, [sp, #8]
   14788:	str	r9, [sp, #4]
   1478c:	ldr	r3, [r4]
   14790:	str	r3, [sp]
   14794:	ldr	r3, [sp, #28]
   14798:	ldr	r2, [sp, #24]
   1479c:	mov	r1, r8
   147a0:	mov	r0, r7
   147a4:	bl	12f8c <ftello64@plt+0x1d2c>
   147a8:	cmp	r8, r0
   147ac:	bhi	14810 <ftello64@plt+0x35b0>
   147b0:	add	r8, r0, #1
   147b4:	str	r8, [r6, r5, lsl #3]
   147b8:	movw	r3, #41372	; 0xa19c
   147bc:	movt	r3, #2
   147c0:	cmp	r7, r3
   147c4:	beq	147d0 <ftello64@plt+0x3570>
   147c8:	mov	r0, r7
   147cc:	bl	17618 <ftello64@plt+0x63b8>
   147d0:	mov	r0, r8
   147d4:	bl	16764 <ftello64@plt+0x5504>
   147d8:	mov	r7, r0
   147dc:	str	r0, [fp, #4]
   147e0:	ldr	r3, [r4, #44]	; 0x2c
   147e4:	str	r3, [sp, #16]
   147e8:	ldr	r3, [r4, #40]	; 0x28
   147ec:	str	r3, [sp, #12]
   147f0:	str	sl, [sp, #8]
   147f4:	str	r9, [sp, #4]
   147f8:	ldr	r3, [r4]
   147fc:	str	r3, [sp]
   14800:	ldr	r3, [sp, #28]
   14804:	ldr	r2, [sp, #24]
   14808:	mov	r1, r8
   1480c:	bl	12f8c <ftello64@plt+0x1d2c>
   14810:	ldr	r3, [sp, #32]
   14814:	ldr	r2, [sp, #36]	; 0x24
   14818:	str	r2, [r3]
   1481c:	mov	r0, r7
   14820:	add	sp, sp, #52	; 0x34
   14824:	ldrd	r4, [sp]
   14828:	ldrd	r6, [sp, #8]
   1482c:	ldrd	r8, [sp, #16]
   14830:	ldrd	sl, [sp, #24]
   14834:	add	sp, sp, #32
   14838:	pop	{pc}		; (ldr pc, [sp], #4)
   1483c:	bl	1123c <abort@plt>
   14840:	sub	r2, r5, r2
   14844:	mov	r3, #8
   14848:	str	r3, [sp]
   1484c:	mvn	r3, #-2147483648	; 0x80000000
   14850:	add	r2, r2, #1
   14854:	add	r1, sp, #44	; 0x2c
   14858:	mov	r0, #0
   1485c:	bl	16968 <ftello64@plt+0x5708>
   14860:	mov	r6, r0
   14864:	movw	r3, #41256	; 0xa128
   14868:	movt	r3, #2
   1486c:	str	r0, [r3]
   14870:	ldrd	r2, [r3, #8]
   14874:	strd	r2, [r0]
   14878:	b	14730 <ftello64@plt+0x34d0>
   1487c:	strd	r4, [sp, #-16]!
   14880:	str	r6, [sp, #8]
   14884:	str	lr, [sp, #12]
   14888:	mov	r4, r0
   1488c:	bl	1114c <__errno_location@plt>
   14890:	mov	r5, r0
   14894:	ldr	r6, [r0]
   14898:	cmp	r4, #0
   1489c:	ldr	r3, [pc, #32]	; 148c4 <ftello64@plt+0x3664>
   148a0:	moveq	r4, r3
   148a4:	mov	r1, #48	; 0x30
   148a8:	mov	r0, r4
   148ac:	bl	16ad8 <ftello64@plt+0x5878>
   148b0:	str	r6, [r5]
   148b4:	ldrd	r4, [sp]
   148b8:	ldr	r6, [sp, #8]
   148bc:	add	sp, sp, #12
   148c0:	pop	{pc}		; (ldr pc, [sp], #4)
   148c4:	muleq	r2, ip, r2
   148c8:	subs	r3, r0, #0
   148cc:	ldr	r2, [pc, #8]	; 148dc <ftello64@plt+0x367c>
   148d0:	moveq	r3, r2
   148d4:	ldr	r0, [r3]
   148d8:	bx	lr
   148dc:	muleq	r2, ip, r2
   148e0:	subs	r3, r0, #0
   148e4:	ldr	r2, [pc, #8]	; 148f4 <ftello64@plt+0x3694>
   148e8:	moveq	r3, r2
   148ec:	str	r1, [r3]
   148f0:	bx	lr
   148f4:	muleq	r2, ip, r2
   148f8:	push	{lr}		; (str lr, [sp, #-4]!)
   148fc:	subs	r3, r0, #0
   14900:	ldr	r0, [pc, #44]	; 14934 <ftello64@plt+0x36d4>
   14904:	moveq	r3, r0
   14908:	add	r3, r3, #8
   1490c:	lsr	lr, r1, #5
   14910:	and	r1, r1, #31
   14914:	ldr	ip, [r3, lr, lsl #2]
   14918:	lsr	r0, ip, r1
   1491c:	eor	r2, r2, r0
   14920:	and	r2, r2, #1
   14924:	eor	r1, ip, r2, lsl r1
   14928:	str	r1, [r3, lr, lsl #2]
   1492c:	and	r0, r0, #1
   14930:	pop	{pc}		; (ldr pc, [sp], #4)
   14934:	muleq	r2, ip, r2
   14938:	subs	r3, r0, #0
   1493c:	ldr	r2, [pc, #12]	; 14950 <ftello64@plt+0x36f0>
   14940:	moveq	r3, r2
   14944:	ldr	r0, [r3, #4]
   14948:	str	r1, [r3, #4]
   1494c:	bx	lr
   14950:	muleq	r2, ip, r2
   14954:	subs	r3, r0, #0
   14958:	ldr	r0, [pc, #44]	; 1498c <ftello64@plt+0x372c>
   1495c:	moveq	r3, r0
   14960:	mov	r0, #10
   14964:	str	r0, [r3]
   14968:	cmp	r2, #0
   1496c:	cmpne	r1, #0
   14970:	beq	14980 <ftello64@plt+0x3720>
   14974:	str	r1, [r3, #40]	; 0x28
   14978:	str	r2, [r3, #44]	; 0x2c
   1497c:	bx	lr
   14980:	str	r4, [sp, #-8]!
   14984:	str	lr, [sp, #4]
   14988:	bl	1123c <abort@plt>
   1498c:	muleq	r2, ip, r2
   14990:	strd	r4, [sp, #-32]!	; 0xffffffe0
   14994:	strd	r6, [sp, #8]
   14998:	strd	r8, [sp, #16]
   1499c:	str	sl, [sp, #24]
   149a0:	str	lr, [sp, #28]
   149a4:	sub	sp, sp, #24
   149a8:	mov	r7, r0
   149ac:	mov	r8, r1
   149b0:	mov	r9, r2
   149b4:	mov	sl, r3
   149b8:	ldr	r4, [sp, #56]	; 0x38
   149bc:	cmp	r4, #0
   149c0:	ldr	r3, [pc, #104]	; 14a30 <ftello64@plt+0x37d0>
   149c4:	moveq	r4, r3
   149c8:	bl	1114c <__errno_location@plt>
   149cc:	mov	r5, r0
   149d0:	ldr	r6, [r0]
   149d4:	ldr	r3, [r4, #44]	; 0x2c
   149d8:	str	r3, [sp, #16]
   149dc:	ldr	r3, [r4, #40]	; 0x28
   149e0:	str	r3, [sp, #12]
   149e4:	add	r3, r4, #8
   149e8:	str	r3, [sp, #8]
   149ec:	ldr	r3, [r4, #4]
   149f0:	str	r3, [sp, #4]
   149f4:	ldr	r3, [r4]
   149f8:	str	r3, [sp]
   149fc:	mov	r3, sl
   14a00:	mov	r2, r9
   14a04:	mov	r1, r8
   14a08:	mov	r0, r7
   14a0c:	bl	12f8c <ftello64@plt+0x1d2c>
   14a10:	str	r6, [r5]
   14a14:	add	sp, sp, #24
   14a18:	ldrd	r4, [sp]
   14a1c:	ldrd	r6, [sp, #8]
   14a20:	ldrd	r8, [sp, #16]
   14a24:	ldr	sl, [sp, #24]
   14a28:	add	sp, sp, #28
   14a2c:	pop	{pc}		; (ldr pc, [sp], #4)
   14a30:	muleq	r2, ip, r2
   14a34:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14a38:	strd	r6, [sp, #8]
   14a3c:	strd	r8, [sp, #16]
   14a40:	strd	sl, [sp, #24]
   14a44:	str	lr, [sp, #32]
   14a48:	sub	sp, sp, #44	; 0x2c
   14a4c:	mov	r8, r0
   14a50:	mov	sl, r1
   14a54:	mov	r6, r2
   14a58:	subs	r4, r3, #0
   14a5c:	ldr	r3, [pc, #200]	; 14b2c <ftello64@plt+0x38cc>
   14a60:	moveq	r4, r3
   14a64:	bl	1114c <__errno_location@plt>
   14a68:	mov	r7, r0
   14a6c:	ldr	fp, [r0]
   14a70:	ldr	r5, [r4, #4]
   14a74:	cmp	r6, #0
   14a78:	orreq	r5, r5, #1
   14a7c:	add	r9, r4, #8
   14a80:	ldr	r3, [r4, #44]	; 0x2c
   14a84:	str	r3, [sp, #16]
   14a88:	ldr	r3, [r4, #40]	; 0x28
   14a8c:	str	r3, [sp, #12]
   14a90:	str	r9, [sp, #8]
   14a94:	str	r5, [sp, #4]
   14a98:	ldr	r3, [r4]
   14a9c:	str	r3, [sp]
   14aa0:	str	sl, [sp, #36]	; 0x24
   14aa4:	mov	r3, sl
   14aa8:	str	r8, [sp, #32]
   14aac:	mov	r2, r8
   14ab0:	mov	r1, #0
   14ab4:	mov	r0, r1
   14ab8:	bl	12f8c <ftello64@plt+0x1d2c>
   14abc:	mov	sl, r0
   14ac0:	add	r8, r0, #1
   14ac4:	mov	r0, r8
   14ac8:	bl	16764 <ftello64@plt+0x5504>
   14acc:	str	r0, [sp, #28]
   14ad0:	ldr	r3, [r4, #44]	; 0x2c
   14ad4:	str	r3, [sp, #16]
   14ad8:	ldr	r3, [r4, #40]	; 0x28
   14adc:	str	r3, [sp, #12]
   14ae0:	str	r9, [sp, #8]
   14ae4:	str	r5, [sp, #4]
   14ae8:	ldr	r3, [r4]
   14aec:	str	r3, [sp]
   14af0:	ldr	r3, [sp, #36]	; 0x24
   14af4:	ldr	r2, [sp, #32]
   14af8:	mov	r1, r8
   14afc:	bl	12f8c <ftello64@plt+0x1d2c>
   14b00:	str	fp, [r7]
   14b04:	cmp	r6, #0
   14b08:	strne	sl, [r6]
   14b0c:	ldr	r0, [sp, #28]
   14b10:	add	sp, sp, #44	; 0x2c
   14b14:	ldrd	r4, [sp]
   14b18:	ldrd	r6, [sp, #8]
   14b1c:	ldrd	r8, [sp, #16]
   14b20:	ldrd	sl, [sp, #24]
   14b24:	add	sp, sp, #32
   14b28:	pop	{pc}		; (ldr pc, [sp], #4)
   14b2c:	muleq	r2, ip, r2
   14b30:	str	r4, [sp, #-8]!
   14b34:	str	lr, [sp, #4]
   14b38:	mov	r3, r2
   14b3c:	mov	r2, #0
   14b40:	bl	14a34 <ftello64@plt+0x37d4>
   14b44:	ldr	r4, [sp]
   14b48:	add	sp, sp, #4
   14b4c:	pop	{pc}		; (ldr pc, [sp], #4)
   14b50:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14b54:	strd	r6, [sp, #8]
   14b58:	str	r8, [sp, #16]
   14b5c:	str	lr, [sp, #20]
   14b60:	movw	r3, #41256	; 0xa128
   14b64:	movt	r3, #2
   14b68:	ldr	r7, [r3]
   14b6c:	ldr	r3, [r3, #4]
   14b70:	cmp	r3, #1
   14b74:	ble	14ba0 <ftello64@plt+0x3940>
   14b78:	mov	r4, #1
   14b7c:	add	r6, r7, #4
   14b80:	movw	r5, #41256	; 0xa128
   14b84:	movt	r5, #2
   14b88:	ldr	r0, [r6, r4, lsl #3]
   14b8c:	bl	17618 <ftello64@plt+0x63b8>
   14b90:	add	r4, r4, #1
   14b94:	ldr	r3, [r5, #4]
   14b98:	cmp	r3, r4
   14b9c:	bgt	14b88 <ftello64@plt+0x3928>
   14ba0:	ldr	r0, [r7, #4]
   14ba4:	movw	r3, #41372	; 0xa19c
   14ba8:	movt	r3, #2
   14bac:	cmp	r0, r3
   14bb0:	beq	14bd4 <ftello64@plt+0x3974>
   14bb4:	bl	17618 <ftello64@plt+0x63b8>
   14bb8:	movw	r3, #41256	; 0xa128
   14bbc:	movt	r3, #2
   14bc0:	mov	r2, #256	; 0x100
   14bc4:	str	r2, [r3, #8]
   14bc8:	movw	r2, #41372	; 0xa19c
   14bcc:	movt	r2, #2
   14bd0:	str	r2, [r3, #12]
   14bd4:	ldr	r3, [pc, #64]	; 14c1c <ftello64@plt+0x39bc>
   14bd8:	cmp	r7, r3
   14bdc:	beq	14bf8 <ftello64@plt+0x3998>
   14be0:	mov	r0, r7
   14be4:	bl	17618 <ftello64@plt+0x63b8>
   14be8:	movw	r3, #41256	; 0xa128
   14bec:	movt	r3, #2
   14bf0:	add	r2, r3, #8
   14bf4:	str	r2, [r3]
   14bf8:	movw	r3, #41256	; 0xa128
   14bfc:	movt	r3, #2
   14c00:	mov	r2, #1
   14c04:	str	r2, [r3, #4]
   14c08:	ldrd	r4, [sp]
   14c0c:	ldrd	r6, [sp, #8]
   14c10:	ldr	r8, [sp, #16]
   14c14:	add	sp, sp, #20
   14c18:	pop	{pc}		; (ldr pc, [sp], #4)
   14c1c:	andeq	sl, r2, r0, lsr r1
   14c20:	str	r4, [sp, #-8]!
   14c24:	str	lr, [sp, #4]
   14c28:	ldr	r3, [pc, #16]	; 14c40 <ftello64@plt+0x39e0>
   14c2c:	mvn	r2, #0
   14c30:	bl	14684 <ftello64@plt+0x3424>
   14c34:	ldr	r4, [sp]
   14c38:	add	sp, sp, #4
   14c3c:	pop	{pc}		; (ldr pc, [sp], #4)
   14c40:	muleq	r2, ip, r2
   14c44:	str	r4, [sp, #-8]!
   14c48:	str	lr, [sp, #4]
   14c4c:	ldr	r3, [pc, #12]	; 14c60 <ftello64@plt+0x3a00>
   14c50:	bl	14684 <ftello64@plt+0x3424>
   14c54:	ldr	r4, [sp]
   14c58:	add	sp, sp, #4
   14c5c:	pop	{pc}		; (ldr pc, [sp], #4)
   14c60:	muleq	r2, ip, r2
   14c64:	str	r4, [sp, #-8]!
   14c68:	str	lr, [sp, #4]
   14c6c:	mov	r1, r0
   14c70:	mov	r0, #0
   14c74:	bl	14c20 <ftello64@plt+0x39c0>
   14c78:	ldr	r4, [sp]
   14c7c:	add	sp, sp, #4
   14c80:	pop	{pc}		; (ldr pc, [sp], #4)
   14c84:	str	r4, [sp, #-8]!
   14c88:	str	lr, [sp, #4]
   14c8c:	mov	r2, r1
   14c90:	mov	r1, r0
   14c94:	mov	r0, #0
   14c98:	bl	14c44 <ftello64@plt+0x39e4>
   14c9c:	ldr	r4, [sp]
   14ca0:	add	sp, sp, #4
   14ca4:	pop	{pc}		; (ldr pc, [sp], #4)
   14ca8:	strd	r4, [sp, #-12]!
   14cac:	str	lr, [sp, #8]
   14cb0:	sub	sp, sp, #52	; 0x34
   14cb4:	mov	r4, r0
   14cb8:	mov	r5, r2
   14cbc:	mov	r0, sp
   14cc0:	bl	12df8 <ftello64@plt+0x1b98>
   14cc4:	mov	r3, sp
   14cc8:	mvn	r2, #0
   14ccc:	mov	r1, r5
   14cd0:	mov	r0, r4
   14cd4:	bl	14684 <ftello64@plt+0x3424>
   14cd8:	add	sp, sp, #52	; 0x34
   14cdc:	ldrd	r4, [sp]
   14ce0:	add	sp, sp, #8
   14ce4:	pop	{pc}		; (ldr pc, [sp], #4)
   14ce8:	strd	r4, [sp, #-16]!
   14cec:	str	r6, [sp, #8]
   14cf0:	str	lr, [sp, #12]
   14cf4:	sub	sp, sp, #48	; 0x30
   14cf8:	mov	r4, r0
   14cfc:	mov	r5, r2
   14d00:	mov	r6, r3
   14d04:	mov	r0, sp
   14d08:	bl	12df8 <ftello64@plt+0x1b98>
   14d0c:	mov	r3, sp
   14d10:	mov	r2, r6
   14d14:	mov	r1, r5
   14d18:	mov	r0, r4
   14d1c:	bl	14684 <ftello64@plt+0x3424>
   14d20:	add	sp, sp, #48	; 0x30
   14d24:	ldrd	r4, [sp]
   14d28:	ldr	r6, [sp, #8]
   14d2c:	add	sp, sp, #12
   14d30:	pop	{pc}		; (ldr pc, [sp], #4)
   14d34:	str	r4, [sp, #-8]!
   14d38:	str	lr, [sp, #4]
   14d3c:	mov	r2, r1
   14d40:	mov	r1, r0
   14d44:	mov	r0, #0
   14d48:	bl	14ca8 <ftello64@plt+0x3a48>
   14d4c:	ldr	r4, [sp]
   14d50:	add	sp, sp, #4
   14d54:	pop	{pc}		; (ldr pc, [sp], #4)
   14d58:	str	r4, [sp, #-8]!
   14d5c:	str	lr, [sp, #4]
   14d60:	mov	r3, r2
   14d64:	mov	r2, r1
   14d68:	mov	r1, r0
   14d6c:	mov	r0, #0
   14d70:	bl	14ce8 <ftello64@plt+0x3a88>
   14d74:	ldr	r4, [sp]
   14d78:	add	sp, sp, #4
   14d7c:	pop	{pc}		; (ldr pc, [sp], #4)
   14d80:	strd	r4, [sp, #-12]!
   14d84:	str	lr, [sp, #8]
   14d88:	sub	sp, sp, #52	; 0x34
   14d8c:	mov	r4, r0
   14d90:	mov	r5, r1
   14d94:	mov	r1, r2
   14d98:	ldr	r0, [pc, #92]	; 14dfc <ftello64@plt+0x3b9c>
   14d9c:	ldrd	r2, [r0]
   14da0:	strd	r2, [sp]
   14da4:	ldrd	r2, [r0, #8]
   14da8:	strd	r2, [sp, #8]
   14dac:	ldrd	r2, [r0, #16]
   14db0:	strd	r2, [sp, #16]
   14db4:	ldrd	r2, [r0, #24]
   14db8:	strd	r2, [sp, #24]
   14dbc:	ldrd	r2, [r0, #32]
   14dc0:	strd	r2, [sp, #32]
   14dc4:	ldrd	r2, [r0, #40]	; 0x28
   14dc8:	strd	r2, [sp, #40]	; 0x28
   14dcc:	mov	r2, #1
   14dd0:	mov	r0, sp
   14dd4:	bl	148f8 <ftello64@plt+0x3698>
   14dd8:	mov	r3, sp
   14ddc:	mov	r2, r5
   14de0:	mov	r1, r4
   14de4:	mov	r0, #0
   14de8:	bl	14684 <ftello64@plt+0x3424>
   14dec:	add	sp, sp, #52	; 0x34
   14df0:	ldrd	r4, [sp]
   14df4:	add	sp, sp, #8
   14df8:	pop	{pc}		; (ldr pc, [sp], #4)
   14dfc:	muleq	r2, ip, r2
   14e00:	str	r4, [sp, #-8]!
   14e04:	str	lr, [sp, #4]
   14e08:	mov	r2, r1
   14e0c:	mvn	r1, #0
   14e10:	bl	14d80 <ftello64@plt+0x3b20>
   14e14:	ldr	r4, [sp]
   14e18:	add	sp, sp, #4
   14e1c:	pop	{pc}		; (ldr pc, [sp], #4)
   14e20:	str	r4, [sp, #-8]!
   14e24:	str	lr, [sp, #4]
   14e28:	mov	r1, #58	; 0x3a
   14e2c:	bl	14e00 <ftello64@plt+0x3ba0>
   14e30:	ldr	r4, [sp]
   14e34:	add	sp, sp, #4
   14e38:	pop	{pc}		; (ldr pc, [sp], #4)
   14e3c:	str	r4, [sp, #-8]!
   14e40:	str	lr, [sp, #4]
   14e44:	mov	r2, #58	; 0x3a
   14e48:	bl	14d80 <ftello64@plt+0x3b20>
   14e4c:	ldr	r4, [sp]
   14e50:	add	sp, sp, #4
   14e54:	pop	{pc}		; (ldr pc, [sp], #4)
   14e58:	strd	r4, [sp, #-12]!
   14e5c:	str	lr, [sp, #8]
   14e60:	sub	sp, sp, #100	; 0x64
   14e64:	mov	r4, r0
   14e68:	mov	r5, r2
   14e6c:	mov	r0, sp
   14e70:	bl	12df8 <ftello64@plt+0x1b98>
   14e74:	ldrd	r2, [sp]
   14e78:	strd	r2, [sp, #48]	; 0x30
   14e7c:	ldrd	r2, [sp, #8]
   14e80:	strd	r2, [sp, #56]	; 0x38
   14e84:	ldrd	r2, [sp, #16]
   14e88:	strd	r2, [sp, #64]	; 0x40
   14e8c:	ldrd	r2, [sp, #24]
   14e90:	strd	r2, [sp, #72]	; 0x48
   14e94:	ldrd	r2, [sp, #32]
   14e98:	strd	r2, [sp, #80]	; 0x50
   14e9c:	ldrd	r2, [sp, #40]	; 0x28
   14ea0:	strd	r2, [sp, #88]	; 0x58
   14ea4:	mov	r2, #1
   14ea8:	mov	r1, #58	; 0x3a
   14eac:	add	r0, sp, #48	; 0x30
   14eb0:	bl	148f8 <ftello64@plt+0x3698>
   14eb4:	add	r3, sp, #48	; 0x30
   14eb8:	mvn	r2, #0
   14ebc:	mov	r1, r5
   14ec0:	mov	r0, r4
   14ec4:	bl	14684 <ftello64@plt+0x3424>
   14ec8:	add	sp, sp, #100	; 0x64
   14ecc:	ldrd	r4, [sp]
   14ed0:	add	sp, sp, #8
   14ed4:	pop	{pc}		; (ldr pc, [sp], #4)
   14ed8:	strd	r4, [sp, #-20]!	; 0xffffffec
   14edc:	strd	r6, [sp, #8]
   14ee0:	str	lr, [sp, #16]
   14ee4:	sub	sp, sp, #52	; 0x34
   14ee8:	mov	r4, r0
   14eec:	mov	r5, r3
   14ef0:	ldr	r3, [pc, #92]	; 14f54 <ftello64@plt+0x3cf4>
   14ef4:	ldrd	r6, [r3]
   14ef8:	strd	r6, [sp]
   14efc:	ldrd	r6, [r3, #8]
   14f00:	strd	r6, [sp, #8]
   14f04:	ldrd	r6, [r3, #16]
   14f08:	strd	r6, [sp, #16]
   14f0c:	ldrd	r6, [r3, #24]
   14f10:	strd	r6, [sp, #24]
   14f14:	ldrd	r6, [r3, #32]
   14f18:	strd	r6, [sp, #32]
   14f1c:	ldrd	r6, [r3, #40]	; 0x28
   14f20:	strd	r6, [sp, #40]	; 0x28
   14f24:	mov	r0, sp
   14f28:	bl	14954 <ftello64@plt+0x36f4>
   14f2c:	mov	r3, sp
   14f30:	ldr	r2, [sp, #72]	; 0x48
   14f34:	mov	r1, r5
   14f38:	mov	r0, r4
   14f3c:	bl	14684 <ftello64@plt+0x3424>
   14f40:	add	sp, sp, #52	; 0x34
   14f44:	ldrd	r4, [sp]
   14f48:	ldrd	r6, [sp, #8]
   14f4c:	add	sp, sp, #16
   14f50:	pop	{pc}		; (ldr pc, [sp], #4)
   14f54:	muleq	r2, ip, r2
   14f58:	push	{lr}		; (str lr, [sp, #-4]!)
   14f5c:	sub	sp, sp, #12
   14f60:	mvn	ip, #0
   14f64:	str	ip, [sp]
   14f68:	bl	14ed8 <ftello64@plt+0x3c78>
   14f6c:	add	sp, sp, #12
   14f70:	pop	{pc}		; (ldr pc, [sp], #4)
   14f74:	str	r4, [sp, #-8]!
   14f78:	str	lr, [sp, #4]
   14f7c:	mov	r3, r2
   14f80:	mov	r2, r1
   14f84:	mov	r1, r0
   14f88:	mov	r0, #0
   14f8c:	bl	14f58 <ftello64@plt+0x3cf8>
   14f90:	ldr	r4, [sp]
   14f94:	add	sp, sp, #4
   14f98:	pop	{pc}		; (ldr pc, [sp], #4)
   14f9c:	push	{lr}		; (str lr, [sp, #-4]!)
   14fa0:	sub	sp, sp, #12
   14fa4:	str	r3, [sp]
   14fa8:	mov	r3, r2
   14fac:	mov	r2, r1
   14fb0:	mov	r1, r0
   14fb4:	mov	r0, #0
   14fb8:	bl	14ed8 <ftello64@plt+0x3c78>
   14fbc:	add	sp, sp, #12
   14fc0:	pop	{pc}		; (ldr pc, [sp], #4)
   14fc4:	str	r4, [sp, #-8]!
   14fc8:	str	lr, [sp, #4]
   14fcc:	ldr	r3, [pc, #12]	; 14fe0 <ftello64@plt+0x3d80>
   14fd0:	bl	14684 <ftello64@plt+0x3424>
   14fd4:	ldr	r4, [sp]
   14fd8:	add	sp, sp, #4
   14fdc:	pop	{pc}		; (ldr pc, [sp], #4)
   14fe0:	andeq	sl, r2, r8, lsr r1
   14fe4:	str	r4, [sp, #-8]!
   14fe8:	str	lr, [sp, #4]
   14fec:	mov	r2, r1
   14ff0:	mov	r1, r0
   14ff4:	mov	r0, #0
   14ff8:	bl	14fc4 <ftello64@plt+0x3d64>
   14ffc:	ldr	r4, [sp]
   15000:	add	sp, sp, #4
   15004:	pop	{pc}		; (ldr pc, [sp], #4)
   15008:	str	r4, [sp, #-8]!
   1500c:	str	lr, [sp, #4]
   15010:	mvn	r2, #0
   15014:	bl	14fc4 <ftello64@plt+0x3d64>
   15018:	ldr	r4, [sp]
   1501c:	add	sp, sp, #4
   15020:	pop	{pc}		; (ldr pc, [sp], #4)
   15024:	str	r4, [sp, #-8]!
   15028:	str	lr, [sp, #4]
   1502c:	mov	r1, r0
   15030:	mov	r0, #0
   15034:	bl	15008 <ftello64@plt+0x3da8>
   15038:	ldr	r4, [sp]
   1503c:	add	sp, sp, #4
   15040:	pop	{pc}		; (ldr pc, [sp], #4)
   15044:	strd	r4, [sp, #-16]!
   15048:	str	r6, [sp, #8]
   1504c:	str	lr, [sp, #12]
   15050:	mov	r4, r0
   15054:	mov	r0, #24
   15058:	bl	1671c <ftello64@plt+0x54bc>
   1505c:	str	r4, [r0]
   15060:	mov	r4, #0
   15064:	mov	r5, #0
   15068:	strd	r4, [r0, #16]
   1506c:	strd	r4, [r0, #8]
   15070:	ldrd	r4, [sp]
   15074:	ldr	r6, [sp, #8]
   15078:	add	sp, sp, #12
   1507c:	pop	{pc}		; (ldr pc, [sp], #4)
   15080:	str	r4, [sp, #-8]!
   15084:	str	lr, [sp, #4]
   15088:	bl	15694 <ftello64@plt+0x4434>
   1508c:	cmp	r0, #0
   15090:	beq	15098 <ftello64@plt+0x3e38>
   15094:	bl	15044 <ftello64@plt+0x3de4>
   15098:	ldr	r4, [sp]
   1509c:	add	sp, sp, #4
   150a0:	pop	{pc}		; (ldr pc, [sp], #4)
   150a4:	ldr	r0, [r0]
   150a8:	bx	lr
   150ac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   150b0:	strd	r6, [sp, #8]
   150b4:	strd	r8, [sp, #16]
   150b8:	strd	sl, [sp, #24]
   150bc:	str	lr, [sp, #32]
   150c0:	sub	sp, sp, #44	; 0x2c
   150c4:	str	r0, [sp, #28]
   150c8:	mov	sl, r2
   150cc:	mov	fp, r3
   150d0:	ldr	r2, [r0]
   150d4:	str	r2, [sp, #24]
   150d8:	ldrd	r6, [r0, #8]
   150dc:	ldrd	r4, [r0, #16]
   150e0:	adds	r3, sl, #1
   150e4:	str	r3, [sp, #8]
   150e8:	adc	r3, fp, #0
   150ec:	str	r3, [sp, #12]
   150f0:	b	151b8 <ftello64@plt+0x3f58>
   150f4:	add	r1, sp, #32
   150f8:	ldr	r0, [sp, #24]
   150fc:	bl	15810 <ftello64@plt+0x45b0>
   15100:	add	ip, sp, #31
   15104:	lsl	r3, r7, #8
   15108:	orr	r3, r3, r6, lsr #24
   1510c:	lsl	r2, r6, #8
   15110:	ldrb	r0, [ip, #1]!
   15114:	mov	r1, #0
   15118:	adds	r6, r0, r2
   1511c:	adc	r7, r1, r3
   15120:	lsl	r3, r5, #8
   15124:	orr	r3, r3, r4, lsr #24
   15128:	lsl	r2, r4, #8
   1512c:	adds	r4, r2, #255	; 0xff
   15130:	adc	r5, r3, #0
   15134:	cmp	fp, r5
   15138:	cmpeq	sl, r4
   1513c:	bhi	15104 <ftello64@plt+0x3ea4>
   15140:	cmp	r5, fp
   15144:	cmpeq	r4, sl
   15148:	beq	151f8 <ftello64@plt+0x3f98>
   1514c:	subs	r0, r4, sl
   15150:	str	r0, [sp, #16]
   15154:	sbc	r3, r5, fp
   15158:	mov	r1, r3
   1515c:	str	r3, [sp, #20]
   15160:	ldr	r2, [sp, #8]
   15164:	ldr	r3, [sp, #12]
   15168:	bl	18c14 <ftello64@plt+0x79b4>
   1516c:	mov	r8, r2
   15170:	mov	r9, r3
   15174:	ldr	r2, [sp, #8]
   15178:	ldr	r3, [sp, #12]
   1517c:	mov	r0, r6
   15180:	mov	r1, r7
   15184:	bl	18c14 <ftello64@plt+0x79b4>
   15188:	subs	r1, r4, r8
   1518c:	str	r1, [sp]
   15190:	sbc	r1, r5, r9
   15194:	str	r1, [sp, #4]
   15198:	ldrd	r0, [sp]
   1519c:	cmp	r7, r1
   151a0:	cmpeq	r6, r0
   151a4:	bls	15230 <ftello64@plt+0x3fd0>
   151a8:	subs	r4, r8, #1
   151ac:	sbc	r5, r9, #0
   151b0:	mov	r6, r2
   151b4:	mov	r7, r3
   151b8:	cmp	r5, fp
   151bc:	cmpeq	r4, sl
   151c0:	bcs	15140 <ftello64@plt+0x3ee0>
   151c4:	mov	r0, r4
   151c8:	mov	r1, r5
   151cc:	mov	r2, #0
   151d0:	lsl	r3, r1, #8
   151d4:	orr	r3, r3, r0, lsr #24
   151d8:	lsl	ip, r0, #8
   151dc:	adds	r0, ip, #255	; 0xff
   151e0:	adc	r1, r3, #0
   151e4:	add	r2, r2, #1
   151e8:	cmp	fp, r1
   151ec:	cmpeq	sl, r0
   151f0:	bhi	151d0 <ftello64@plt+0x3f70>
   151f4:	b	150f4 <ftello64@plt+0x3e94>
   151f8:	mov	r2, #0
   151fc:	mov	r3, #0
   15200:	ldr	r1, [sp, #28]
   15204:	strd	r2, [r1, #16]
   15208:	strd	r2, [r1, #8]
   1520c:	mov	r0, r6
   15210:	mov	r1, r7
   15214:	add	sp, sp, #44	; 0x2c
   15218:	ldrd	r4, [sp]
   1521c:	ldrd	r6, [sp, #8]
   15220:	ldrd	r8, [sp, #16]
   15224:	ldrd	sl, [sp, #24]
   15228:	add	sp, sp, #32
   1522c:	pop	{pc}		; (ldr pc, [sp], #4)
   15230:	mov	sl, r2
   15234:	mov	r9, r3
   15238:	ldr	r8, [sp, #8]
   1523c:	mov	r2, r8
   15240:	ldr	r5, [sp, #12]
   15244:	mov	r3, r5
   15248:	mov	r0, r6
   1524c:	mov	r1, r7
   15250:	bl	18c14 <ftello64@plt+0x79b4>
   15254:	ldr	r4, [sp, #28]
   15258:	strd	r0, [r4, #8]
   1525c:	mov	r2, r8
   15260:	mov	r3, r5
   15264:	ldr	r0, [sp, #16]
   15268:	ldr	r1, [sp, #20]
   1526c:	bl	18c14 <ftello64@plt+0x79b4>
   15270:	strd	r0, [r4, #16]
   15274:	mov	r6, sl
   15278:	mov	r7, r9
   1527c:	b	1520c <ftello64@plt+0x3fac>
   15280:	str	r4, [sp, #-8]!
   15284:	str	lr, [sp, #4]
   15288:	mov	r4, r0
   1528c:	mvn	r2, #0
   15290:	mov	r1, #24
   15294:	bl	111dc <__explicit_bzero_chk@plt>
   15298:	mov	r0, r4
   1529c:	bl	17618 <ftello64@plt+0x63b8>
   152a0:	ldr	r4, [sp]
   152a4:	add	sp, sp, #4
   152a8:	pop	{pc}		; (ldr pc, [sp], #4)
   152ac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   152b0:	strd	r6, [sp, #8]
   152b4:	str	r8, [sp, #16]
   152b8:	str	lr, [sp, #20]
   152bc:	mov	r5, r0
   152c0:	ldr	r0, [r0]
   152c4:	bl	15970 <ftello64@plt+0x4710>
   152c8:	mov	r6, r0
   152cc:	bl	1114c <__errno_location@plt>
   152d0:	mov	r4, r0
   152d4:	ldr	r7, [r0]
   152d8:	mov	r0, r5
   152dc:	bl	15280 <ftello64@plt+0x4020>
   152e0:	str	r7, [r4]
   152e4:	mov	r0, r6
   152e8:	ldrd	r4, [sp]
   152ec:	ldrd	r6, [sp, #8]
   152f0:	ldr	r8, [sp, #16]
   152f4:	add	sp, sp, #20
   152f8:	pop	{pc}		; (ldr pc, [sp], #4)
   152fc:	ldr	r3, [r0]
   15300:	udiv	r0, r3, r1
   15304:	mls	r0, r0, r1, r3
   15308:	bx	lr
   1530c:	ldr	r0, [r0]
   15310:	ldr	r3, [r1]
   15314:	cmp	r0, r3
   15318:	movne	r0, #0
   1531c:	moveq	r0, #1
   15320:	bx	lr
   15324:	strd	r4, [sp, #-16]!
   15328:	strd	r6, [sp, #8]
   1532c:	cmp	r1, #0
   15330:	clzne	r2, r1
   15334:	rsbne	r2, r2, #31
   15338:	mvneq	r2, #0
   1533c:	add	r2, r2, #1
   15340:	asr	r5, r2, #31
   15344:	umull	r6, r7, r2, r0
   15348:	mla	r7, r0, r5, r7
   1534c:	adds	r2, r6, #7
   15350:	adc	r0, r7, #0
   15354:	lsr	r2, r2, #3
   15358:	orr	r0, r2, r0, lsl #29
   1535c:	ldrd	r4, [sp]
   15360:	ldrd	r6, [sp, #8]
   15364:	add	sp, sp, #16
   15368:	bx	lr
   1536c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15370:	strd	r6, [sp, #8]
   15374:	strd	r8, [sp, #16]
   15378:	strd	sl, [sp, #24]
   1537c:	str	lr, [sp, #32]
   15380:	sub	sp, sp, #36	; 0x24
   15384:	subs	r8, r1, #0
   15388:	beq	15540 <ftello64@plt+0x42e0>
   1538c:	mov	r6, r2
   15390:	mov	r4, r0
   15394:	str	r0, [sp, #12]
   15398:	cmp	r8, #1
   1539c:	bne	153c8 <ftello64@plt+0x4168>
   153a0:	mov	r0, #4
   153a4:	bl	1671c <ftello64@plt+0x54bc>
   153a8:	mov	r5, r0
   153ac:	subs	r2, r6, #1
   153b0:	mov	r3, #0
   153b4:	sbc	r3, r3, #0
   153b8:	mov	r0, r4
   153bc:	bl	150ac <ftello64@plt+0x3e4c>
   153c0:	str	r0, [r5]
   153c4:	b	15544 <ftello64@plt+0x42e4>
   153c8:	cmp	r2, #131072	; 0x20000
   153cc:	bcc	155bc <ftello64@plt+0x435c>
   153d0:	udiv	r3, r2, r8
   153d4:	cmp	r3, #31
   153d8:	bhi	15564 <ftello64@plt+0x4304>
   153dc:	mov	r1, #4
   153e0:	mov	r0, r2
   153e4:	bl	1689c <ftello64@plt+0x563c>
   153e8:	mov	r5, r0
   153ec:	sub	r2, r5, #4
   153f0:	mov	r3, #0
   153f4:	str	r3, [r2, #4]!
   153f8:	add	r3, r3, #1
   153fc:	cmp	r6, r3
   15400:	bne	153f4 <ftello64@plt+0x4194>
   15404:	mov	fp, #0
   15408:	str	fp, [sp, #8]
   1540c:	b	155ac <ftello64@plt+0x434c>
   15410:	bl	16bb0 <ftello64@plt+0x5950>
   15414:	mov	r0, #8
   15418:	bl	1671c <ftello64@plt+0x54bc>
   1541c:	mov	r7, r0
   15420:	str	r4, [r0, #4]
   15424:	str	r4, [r0]
   15428:	b	154c8 <ftello64@plt+0x4268>
   1542c:	mov	r0, #8
   15430:	bl	1671c <ftello64@plt+0x54bc>
   15434:	mov	r9, r0
   15438:	str	sl, [r0, #4]
   1543c:	str	sl, [r0]
   15440:	b	154d0 <ftello64@plt+0x4270>
   15444:	bl	16bb0 <ftello64@plt+0x5950>
   15448:	bl	16bb0 <ftello64@plt+0x5950>
   1544c:	ldr	r3, [r5, r4, lsl #2]
   15450:	ldr	r2, [r5, sl, lsl #2]
   15454:	str	r2, [r5, r4, lsl #2]
   15458:	str	r3, [r5, sl, lsl #2]
   1545c:	add	r4, r4, #1
   15460:	cmp	r8, r4
   15464:	beq	15514 <ftello64@plt+0x42b4>
   15468:	sub	r2, r6, r4
   1546c:	subs	r2, r2, #1
   15470:	mov	r3, #0
   15474:	sbc	r3, r3, #0
   15478:	ldr	r0, [sp, #12]
   1547c:	bl	150ac <ftello64@plt+0x3e4c>
   15480:	add	sl, r4, r0
   15484:	cmp	fp, #0
   15488:	beq	1544c <ftello64@plt+0x41ec>
   1548c:	str	r4, [sp, #24]
   15490:	mov	r9, #0
   15494:	str	r9, [sp, #28]
   15498:	add	r1, sp, #24
   1549c:	ldr	r0, [sp, #8]
   154a0:	bl	18648 <ftello64@plt+0x73e8>
   154a4:	mov	r7, r0
   154a8:	str	sl, [sp, #16]
   154ac:	str	r9, [sp, #20]
   154b0:	add	r1, sp, #16
   154b4:	ldr	r0, [sp, #8]
   154b8:	bl	18648 <ftello64@plt+0x73e8>
   154bc:	mov	r9, r0
   154c0:	cmp	r7, #0
   154c4:	beq	15414 <ftello64@plt+0x41b4>
   154c8:	cmp	r9, #0
   154cc:	beq	1542c <ftello64@plt+0x41cc>
   154d0:	ldr	r3, [r7, #4]
   154d4:	ldr	r2, [r9, #4]
   154d8:	str	r2, [r7, #4]
   154dc:	str	r3, [r9, #4]
   154e0:	mov	r1, r7
   154e4:	ldr	r0, [sp, #8]
   154e8:	bl	18608 <ftello64@plt+0x73a8>
   154ec:	cmp	r0, #0
   154f0:	beq	15444 <ftello64@plt+0x41e4>
   154f4:	mov	r1, r9
   154f8:	ldr	r0, [sp, #8]
   154fc:	bl	18608 <ftello64@plt+0x73a8>
   15500:	cmp	r0, #0
   15504:	beq	15448 <ftello64@plt+0x41e8>
   15508:	ldr	r3, [r7, #4]
   1550c:	str	r3, [r5, r4, lsl #2]
   15510:	b	1545c <ftello64@plt+0x41fc>
   15514:	cmp	fp, #0
   15518:	beq	15528 <ftello64@plt+0x42c8>
   1551c:	ldr	r0, [sp, #8]
   15520:	bl	18220 <ftello64@plt+0x6fc0>
   15524:	b	15544 <ftello64@plt+0x42e4>
   15528:	mov	r2, #4
   1552c:	mov	r1, r8
   15530:	mov	r0, r5
   15534:	bl	167f4 <ftello64@plt+0x5594>
   15538:	mov	r5, r0
   1553c:	b	15544 <ftello64@plt+0x42e4>
   15540:	mov	r5, #0
   15544:	mov	r0, r5
   15548:	add	sp, sp, #36	; 0x24
   1554c:	ldrd	r4, [sp]
   15550:	ldrd	r6, [sp, #8]
   15554:	ldrd	r8, [sp, #16]
   15558:	ldrd	sl, [sp, #24]
   1555c:	add	sp, sp, #32
   15560:	pop	{pc}		; (ldr pc, [sp], #4)
   15564:	movw	r3, #30232	; 0x7618
   15568:	movt	r3, #1
   1556c:	str	r3, [sp]
   15570:	movw	r3, #21260	; 0x530c
   15574:	movt	r3, #1
   15578:	movw	r2, #21244	; 0x52fc
   1557c:	movt	r2, #1
   15580:	mov	r1, #0
   15584:	lsl	r0, r8, #1
   15588:	bl	18054 <ftello64@plt+0x6df4>
   1558c:	subs	r3, r0, #0
   15590:	str	r3, [sp, #8]
   15594:	beq	15410 <ftello64@plt+0x41b0>
   15598:	mov	r1, #4
   1559c:	mov	r0, r8
   155a0:	bl	1689c <ftello64@plt+0x563c>
   155a4:	mov	r5, r0
   155a8:	mov	fp, #1
   155ac:	cmp	r8, #0
   155b0:	beq	15514 <ftello64@plt+0x42b4>
   155b4:	mov	r4, #0
   155b8:	b	15468 <ftello64@plt+0x4208>
   155bc:	mov	r1, #4
   155c0:	mov	r0, r2
   155c4:	bl	1689c <ftello64@plt+0x563c>
   155c8:	mov	r5, r0
   155cc:	cmp	r6, #0
   155d0:	moveq	fp, #0
   155d4:	streq	fp, [sp, #8]
   155d8:	bne	153ec <ftello64@plt+0x418c>
   155dc:	b	155ac <ftello64@plt+0x434c>
   155e0:	str	r7, [sp, #-8]!
   155e4:	str	lr, [sp, #4]
   155e8:	subs	r5, r0, #0
   155ec:	beq	15644 <ftello64@plt+0x43e4>
   155f0:	movw	r3, #41252	; 0xa124
   155f4:	movt	r3, #2
   155f8:	ldr	r6, [r3]
   155fc:	bl	1114c <__errno_location@plt>
   15600:	ldr	r4, [r0]
   15604:	cmp	r4, #0
   15608:	mov	r2, #5
   1560c:	movweq	r1, #38564	; 0x96a4
   15610:	movteq	r1, #1
   15614:	movwne	r1, #38580	; 0x96b4
   15618:	movtne	r1, #1
   1561c:	mov	r0, #0
   15620:	bl	11020 <dcgettext@plt>
   15624:	mov	r7, r0
   15628:	mov	r0, r5
   1562c:	bl	15024 <ftello64@plt+0x3dc4>
   15630:	mov	r3, r0
   15634:	mov	r2, r7
   15638:	mov	r1, r4
   1563c:	mov	r0, r6
   15640:	bl	110bc <error@plt>
   15644:	bl	1123c <abort@plt>
   15648:	strd	r4, [sp, #-16]!
   1564c:	str	r6, [sp, #8]
   15650:	str	lr, [sp, #12]
   15654:	mov	r4, r0
   15658:	ldr	r5, [r0]
   1565c:	mvn	r2, #0
   15660:	movw	r1, #2076	; 0x81c
   15664:	bl	111dc <__explicit_bzero_chk@plt>
   15668:	mov	r0, r4
   1566c:	bl	17618 <ftello64@plt+0x63b8>
   15670:	cmp	r5, #0
   15674:	moveq	r0, #0
   15678:	beq	15684 <ftello64@plt+0x4424>
   1567c:	mov	r0, r5
   15680:	bl	127c8 <ftello64@plt+0x1568>
   15684:	ldrd	r4, [sp]
   15688:	ldr	r6, [sp, #8]
   1568c:	add	sp, sp, #12
   15690:	pop	{pc}		; (ldr pc, [sp], #4)
   15694:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15698:	strd	r6, [sp, #8]
   1569c:	strd	r8, [sp, #16]
   156a0:	strd	sl, [sp, #24]
   156a4:	str	lr, [sp, #32]
   156a8:	sub	sp, sp, #4
   156ac:	subs	r6, r1, #0
   156b0:	beq	15730 <ftello64@plt+0x44d0>
   156b4:	mov	r7, r0
   156b8:	cmp	r0, #0
   156bc:	beq	157ac <ftello64@plt+0x454c>
   156c0:	movw	r1, #38596	; 0x96c4
   156c4:	movt	r1, #1
   156c8:	bl	17568 <ftello64@plt+0x6308>
   156cc:	subs	r5, r0, #0
   156d0:	beq	157a4 <ftello64@plt+0x4544>
   156d4:	movw	r0, #2076	; 0x81c
   156d8:	bl	1671c <ftello64@plt+0x54bc>
   156dc:	mov	r4, r0
   156e0:	str	r5, [r0]
   156e4:	movw	r3, #21984	; 0x55e0
   156e8:	movt	r3, #1
   156ec:	str	r3, [r0, #4]
   156f0:	str	r7, [r0, #8]
   156f4:	cmp	r6, #2048	; 0x800
   156f8:	movcc	r3, r6
   156fc:	movcs	r3, #2048	; 0x800
   15700:	mov	r2, #0
   15704:	add	r1, r0, #12
   15708:	mov	r0, r5
   1570c:	bl	11164 <setvbuf@plt>
   15710:	mov	r0, r4
   15714:	add	sp, sp, #4
   15718:	ldrd	r4, [sp]
   1571c:	ldrd	r6, [sp, #8]
   15720:	ldrd	r8, [sp, #16]
   15724:	ldrd	sl, [sp, #24]
   15728:	add	sp, sp, #32
   1572c:	pop	{pc}		; (ldr pc, [sp], #4)
   15730:	movw	r0, #2076	; 0x81c
   15734:	bl	1671c <ftello64@plt+0x54bc>
   15738:	mov	r4, r0
   1573c:	mov	r2, #0
   15740:	str	r2, [r0]
   15744:	movw	r3, #21984	; 0x55e0
   15748:	movt	r3, #1
   1574c:	str	r3, [r0, #4]
   15750:	str	r2, [r0, #8]
   15754:	b	15710 <ftello64@plt+0x44b0>
   15758:	cmp	r5, r6
   1575c:	bcs	157f4 <ftello64@plt+0x4594>
   15760:	mov	r2, fp
   15764:	sub	r1, r6, r5
   15768:	mov	r0, r5
   1576c:	bl	11224 <getrandom@plt>
   15770:	cmp	r0, #0
   15774:	addge	r5, r5, r0
   15778:	bge	15758 <ftello64@plt+0x44f8>
   1577c:	bl	1114c <__errno_location@plt>
   15780:	mov	r8, r0
   15784:	ldr	r9, [r0]
   15788:	cmp	r9, #4
   1578c:	beq	15758 <ftello64@plt+0x44f8>
   15790:	mov	r0, r4
   15794:	bl	15648 <ftello64@plt+0x43e8>
   15798:	str	r9, [r8]
   1579c:	mov	r4, r7
   157a0:	b	15710 <ftello64@plt+0x44b0>
   157a4:	mov	r4, r5
   157a8:	b	15710 <ftello64@plt+0x44b0>
   157ac:	movw	r0, #2076	; 0x81c
   157b0:	bl	1671c <ftello64@plt+0x54bc>
   157b4:	mov	r4, r0
   157b8:	mov	r3, #0
   157bc:	str	r3, [r0]
   157c0:	movw	r2, #21984	; 0x55e0
   157c4:	movt	r2, #1
   157c8:	str	r2, [r0, #4]
   157cc:	str	r3, [r0, #8]
   157d0:	str	r3, [r0, #12]
   157d4:	add	sl, r0, #16
   157d8:	cmp	r6, #1024	; 0x400
   157dc:	addls	r6, sl, r6
   157e0:	addhi	r6, sl, #1024	; 0x400
   157e4:	cmp	sl, r6
   157e8:	movcc	r5, sl
   157ec:	movcc	fp, #0
   157f0:	bcc	15760 <ftello64@plt+0x4500>
   157f4:	mov	r0, sl
   157f8:	bl	15bc8 <ftello64@plt+0x4968>
   157fc:	b	15710 <ftello64@plt+0x44b0>
   15800:	str	r1, [r0, #4]
   15804:	bx	lr
   15808:	str	r1, [r0, #8]
   1580c:	bx	lr
   15810:	strd	r4, [sp, #-32]!	; 0xffffffe0
   15814:	strd	r6, [sp, #8]
   15818:	strd	r8, [sp, #16]
   1581c:	str	sl, [sp, #24]
   15820:	str	lr, [sp, #28]
   15824:	mov	r6, r0
   15828:	mov	r5, r1
   1582c:	mov	r4, r2
   15830:	ldr	r3, [r0]
   15834:	cmp	r3, #0
   15838:	beq	15894 <ftello64@plt+0x4634>
   1583c:	mov	r8, #1
   15840:	ldr	r3, [r6]
   15844:	mov	r2, r4
   15848:	mov	r1, r8
   1584c:	mov	r0, r5
   15850:	bl	11218 <fread_unlocked@plt>
   15854:	mov	r7, r0
   15858:	bl	1114c <__errno_location@plt>
   1585c:	ldr	r2, [r0]
   15860:	add	r5, r5, r7
   15864:	subs	r4, r4, r7
   15868:	beq	158bc <ftello64@plt+0x465c>
   1586c:	ldr	r3, [r6]
   15870:	ldr	r3, [r3]
   15874:	and	r3, r3, #32
   15878:	cmp	r3, #0
   1587c:	moveq	r2, r3
   15880:	str	r2, [r0]
   15884:	ldr	r3, [r6, #4]
   15888:	ldr	r0, [r6, #8]
   1588c:	blx	r3
   15890:	b	15840 <ftello64@plt+0x45e0>
   15894:	ldr	r7, [r0, #12]
   15898:	cmp	r2, r7
   1589c:	bls	1594c <ftello64@plt+0x46ec>
   158a0:	add	r8, r0, #1040	; 0x410
   158a4:	add	r8, r8, #12
   158a8:	add	sl, r0, #16
   158ac:	mov	r9, #1024	; 0x400
   158b0:	b	158ec <ftello64@plt+0x468c>
   158b4:	mov	r3, #0
   158b8:	str	r3, [r6, #12]
   158bc:	ldrd	r4, [sp]
   158c0:	ldrd	r6, [sp, #8]
   158c4:	ldrd	r8, [sp, #16]
   158c8:	ldr	sl, [sp, #24]
   158cc:	add	sp, sp, #28
   158d0:	pop	{pc}		; (ldr pc, [sp], #4)
   158d4:	mov	r1, r8
   158d8:	mov	r0, sl
   158dc:	bl	15988 <ftello64@plt+0x4728>
   158e0:	mov	r7, r9
   158e4:	cmp	r4, #1024	; 0x400
   158e8:	bls	15948 <ftello64@plt+0x46e8>
   158ec:	rsb	r1, r7, #1024	; 0x400
   158f0:	mov	r2, r7
   158f4:	add	r1, r8, r1
   158f8:	mov	r0, r5
   158fc:	bl	10fcc <memcpy@plt>
   15900:	add	r5, r5, r7
   15904:	sub	r4, r4, r7
   15908:	tst	r5, #3
   1590c:	bne	158d4 <ftello64@plt+0x4674>
   15910:	cmp	r4, #1024	; 0x400
   15914:	bcc	158d4 <ftello64@plt+0x4674>
   15918:	add	r7, r6, #16
   1591c:	mov	r1, r5
   15920:	mov	r0, r7
   15924:	bl	15988 <ftello64@plt+0x4728>
   15928:	add	r5, r5, #1024	; 0x400
   1592c:	subs	r4, r4, #1024	; 0x400
   15930:	beq	158b4 <ftello64@plt+0x4654>
   15934:	cmp	r4, #1024	; 0x400
   15938:	bcs	1591c <ftello64@plt+0x46bc>
   1593c:	mov	r1, r8
   15940:	add	r0, r6, #16
   15944:	bl	15988 <ftello64@plt+0x4728>
   15948:	mov	r7, #1024	; 0x400
   1594c:	sub	r1, r6, r7
   15950:	mov	r2, r4
   15954:	add	r1, r1, #2064	; 0x810
   15958:	add	r1, r1, #12
   1595c:	mov	r0, r5
   15960:	bl	10fcc <memcpy@plt>
   15964:	sub	r4, r7, r4
   15968:	str	r4, [r6, #12]
   1596c:	b	158bc <ftello64@plt+0x465c>
   15970:	str	r4, [sp, #-8]!
   15974:	str	lr, [sp, #4]
   15978:	bl	15648 <ftello64@plt+0x43e8>
   1597c:	ldr	r4, [sp]
   15980:	add	sp, sp, #4
   15984:	pop	{pc}		; (ldr pc, [sp], #4)
   15988:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1598c:	strd	r6, [sp, #8]
   15990:	str	r8, [sp, #16]
   15994:	str	lr, [sp, #20]
   15998:	ldr	r3, [r0, #1024]	; 0x400
   1599c:	ldr	r6, [r0, #1028]	; 0x404
   159a0:	ldr	r2, [r0, #1032]	; 0x408
   159a4:	add	r2, r2, #1
   159a8:	str	r2, [r0, #1032]	; 0x408
   159ac:	add	r8, r6, r2
   159b0:	mov	lr, r0
   159b4:	add	r4, r1, #16
   159b8:	add	r2, r0, #16
   159bc:	add	r5, r0, #528	; 0x210
   159c0:	eor	r3, r3, r3, lsl #13
   159c4:	ldr	ip, [r2, #496]	; 0x1f0
   159c8:	add	r3, r3, ip
   159cc:	ldr	ip, [r2, #-16]
   159d0:	and	r6, ip, #1020	; 0x3fc
   159d4:	ldr	r6, [lr, r6]
   159d8:	add	r6, r3, r6
   159dc:	add	r6, r6, r8
   159e0:	str	r6, [r2, #-16]
   159e4:	lsr	r6, r6, #8
   159e8:	and	r6, r6, #1020	; 0x3fc
   159ec:	ldr	r7, [lr, r6]
   159f0:	add	r7, ip, r7
   159f4:	str	r7, [r4, #-16]
   159f8:	eor	r3, r3, r3, lsr #6
   159fc:	ldr	ip, [r2, #500]	; 0x1f4
   15a00:	add	r3, r3, ip
   15a04:	ldr	r6, [r2, #-12]
   15a08:	and	ip, r6, #1020	; 0x3fc
   15a0c:	ldr	ip, [lr, ip]
   15a10:	add	ip, r3, ip
   15a14:	add	ip, ip, r7
   15a18:	str	ip, [r2, #-12]
   15a1c:	lsr	ip, ip, #8
   15a20:	and	ip, ip, #1020	; 0x3fc
   15a24:	ldr	r8, [lr, ip]
   15a28:	add	r8, r6, r8
   15a2c:	str	r8, [r4, #-12]
   15a30:	eor	r3, r3, r3, lsl #2
   15a34:	ldr	ip, [r2, #504]	; 0x1f8
   15a38:	add	r3, r3, ip
   15a3c:	ldr	ip, [r2, #-8]
   15a40:	and	r6, ip, #1020	; 0x3fc
   15a44:	ldr	r6, [lr, r6]
   15a48:	add	r6, r3, r6
   15a4c:	add	r6, r6, r8
   15a50:	str	r6, [r2, #-8]
   15a54:	lsr	r6, r6, #8
   15a58:	and	r6, r6, #1020	; 0x3fc
   15a5c:	ldr	r7, [lr, r6]
   15a60:	add	r7, ip, r7
   15a64:	str	r7, [r4, #-8]
   15a68:	eor	r3, r3, r3, lsr #16
   15a6c:	ldr	ip, [r2, #508]	; 0x1fc
   15a70:	add	r3, r3, ip
   15a74:	ldr	r6, [r2, #-4]
   15a78:	and	ip, r6, #1020	; 0x3fc
   15a7c:	ldr	ip, [lr, ip]
   15a80:	add	ip, r3, ip
   15a84:	add	ip, ip, r7
   15a88:	str	ip, [r2, #-4]
   15a8c:	lsr	ip, ip, #8
   15a90:	and	ip, ip, #1020	; 0x3fc
   15a94:	ldr	r8, [lr, ip]
   15a98:	add	r8, r6, r8
   15a9c:	str	r8, [r4, #-4]
   15aa0:	add	r4, r4, #16
   15aa4:	add	r2, r2, #16
   15aa8:	cmp	r2, r5
   15aac:	bne	159c0 <ftello64@plt+0x4760>
   15ab0:	add	r1, r1, #528	; 0x210
   15ab4:	add	r2, r0, #528	; 0x210
   15ab8:	add	r4, r0, #1040	; 0x410
   15abc:	eor	r3, r3, r3, lsl #13
   15ac0:	ldr	ip, [r2, #-528]	; 0xfffffdf0
   15ac4:	add	r3, r3, ip
   15ac8:	ldr	ip, [r2, #-16]
   15acc:	and	r5, ip, #1020	; 0x3fc
   15ad0:	ldr	r6, [lr, r5]
   15ad4:	add	r6, r3, r6
   15ad8:	add	r6, r6, r8
   15adc:	str	r6, [r2, #-16]
   15ae0:	lsr	r6, r6, #8
   15ae4:	and	r6, r6, #1020	; 0x3fc
   15ae8:	ldr	r7, [lr, r6]
   15aec:	add	r7, ip, r7
   15af0:	str	r7, [r1, #-16]
   15af4:	eor	r3, r3, r3, lsr #6
   15af8:	ldr	ip, [r2, #-524]	; 0xfffffdf4
   15afc:	add	r3, r3, ip
   15b00:	ldr	r5, [r2, #-12]
   15b04:	and	ip, r5, #1020	; 0x3fc
   15b08:	ldr	ip, [lr, ip]
   15b0c:	add	ip, r3, ip
   15b10:	add	ip, ip, r7
   15b14:	str	ip, [r2, #-12]
   15b18:	lsr	ip, ip, #8
   15b1c:	and	ip, ip, #1020	; 0x3fc
   15b20:	ldr	r6, [lr, ip]
   15b24:	add	r6, r5, r6
   15b28:	str	r6, [r1, #-12]
   15b2c:	eor	r3, r3, r3, lsl #2
   15b30:	ldr	ip, [r2, #-520]	; 0xfffffdf8
   15b34:	add	r3, r3, ip
   15b38:	ldr	ip, [r2, #-8]
   15b3c:	and	r5, ip, #1020	; 0x3fc
   15b40:	ldr	r5, [lr, r5]
   15b44:	add	r5, r3, r5
   15b48:	add	r5, r5, r6
   15b4c:	str	r5, [r2, #-8]
   15b50:	lsr	r5, r5, #8
   15b54:	and	r5, r5, #1020	; 0x3fc
   15b58:	ldr	r5, [lr, r5]
   15b5c:	add	r5, ip, r5
   15b60:	str	r5, [r1, #-8]
   15b64:	eor	r3, r3, r3, lsr #16
   15b68:	ldr	ip, [r2, #-516]	; 0xfffffdfc
   15b6c:	add	r3, r3, ip
   15b70:	ldr	r6, [r2, #-4]
   15b74:	and	ip, r6, #1020	; 0x3fc
   15b78:	ldr	ip, [lr, ip]
   15b7c:	add	ip, r3, ip
   15b80:	add	ip, ip, r5
   15b84:	str	ip, [r2, #-4]
   15b88:	lsr	ip, ip, #8
   15b8c:	and	ip, ip, #1020	; 0x3fc
   15b90:	ldr	r8, [lr, ip]
   15b94:	add	r8, r6, r8
   15b98:	str	r8, [r1, #-4]
   15b9c:	add	r1, r1, #16
   15ba0:	add	r2, r2, #16
   15ba4:	cmp	r2, r4
   15ba8:	bne	15abc <ftello64@plt+0x485c>
   15bac:	str	r3, [r0, #1024]	; 0x400
   15bb0:	str	r8, [r0, #1028]	; 0x404
   15bb4:	ldrd	r4, [sp]
   15bb8:	ldrd	r6, [sp, #8]
   15bbc:	ldr	r8, [sp, #16]
   15bc0:	add	sp, sp, #20
   15bc4:	pop	{pc}		; (ldr pc, [sp], #4)
   15bc8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   15bcc:	strd	r6, [sp, #8]
   15bd0:	strd	r8, [sp, #16]
   15bd4:	str	sl, [sp, #24]
   15bd8:	str	lr, [sp, #28]
   15bdc:	mov	r2, r0
   15be0:	add	r6, r0, #1024	; 0x400
   15be4:	mov	r9, r0
   15be8:	movw	r5, #37145	; 0x9119
   15bec:	movt	r5, #12384	; 0x3060
   15bf0:	movw	r4, #59931	; 0xea1b
   15bf4:	movt	r4, #50415	; 0xc4ef
   15bf8:	movw	lr, #15433	; 0x3c49
   15bfc:	movt	lr, #42266	; 0xa51a
   15c00:	movw	ip, #19064	; 0x4a78
   15c04:	movt	ip, #55594	; 0xd92a
   15c08:	movw	r1, #6872	; 0x1ad8
   15c0c:	movt	r1, #3906	; 0xf42
   15c10:	movw	r8, #15947	; 0x3e4b
   15c14:	movt	r8, #49942	; 0xc316
   15c18:	mov	r7, #89	; 0x59
   15c1c:	movt	r7, #38361	; 0x95d9
   15c20:	movw	r3, #57178	; 0xdf5a
   15c24:	movt	r3, #4967	; 0x1367
   15c28:	ldr	sl, [r9]
   15c2c:	add	r3, r3, sl
   15c30:	ldr	sl, [r9, #4]
   15c34:	add	r7, r7, sl
   15c38:	ldr	sl, [r9, #8]
   15c3c:	add	r8, r8, sl
   15c40:	eor	r3, r3, r7, lsl #11
   15c44:	ldr	sl, [r9, #12]
   15c48:	add	sl, r3, sl
   15c4c:	add	r1, sl, r1
   15c50:	add	r7, r7, r8
   15c54:	eor	r7, r7, r8, lsr #2
   15c58:	ldr	sl, [r9, #16]
   15c5c:	add	sl, r7, sl
   15c60:	add	ip, sl, ip
   15c64:	add	r8, r8, r1
   15c68:	eor	r8, r8, r1, lsl #8
   15c6c:	ldr	sl, [r9, #20]
   15c70:	add	sl, r8, sl
   15c74:	add	lr, sl, lr
   15c78:	add	r1, r1, ip
   15c7c:	eor	r1, r1, ip, lsr #16
   15c80:	ldr	sl, [r9, #24]
   15c84:	add	sl, r1, sl
   15c88:	add	r4, sl, r4
   15c8c:	add	ip, ip, lr
   15c90:	eor	ip, ip, lr, lsl #10
   15c94:	ldr	sl, [r9, #28]
   15c98:	add	sl, ip, sl
   15c9c:	add	r5, sl, r5
   15ca0:	add	lr, lr, r4
   15ca4:	eor	lr, lr, r4, lsr #4
   15ca8:	add	r3, r3, lr
   15cac:	add	r4, r4, r5
   15cb0:	eor	r4, r4, r5, lsl #8
   15cb4:	add	r7, r7, r4
   15cb8:	add	r5, r5, r3
   15cbc:	eor	r5, r5, r3, lsr #9
   15cc0:	add	r8, r8, r5
   15cc4:	add	r3, r3, r7
   15cc8:	str	r3, [r9]
   15ccc:	str	r7, [r9, #4]
   15cd0:	str	r8, [r9, #8]
   15cd4:	str	r1, [r9, #12]
   15cd8:	str	ip, [r9, #16]
   15cdc:	str	lr, [r9, #20]
   15ce0:	str	r4, [r9, #24]
   15ce4:	str	r5, [r9, #28]
   15ce8:	add	r9, r9, #32
   15cec:	cmp	r9, r6
   15cf0:	bne	15c28 <ftello64@plt+0x49c8>
   15cf4:	ldr	r9, [r2]
   15cf8:	add	r3, r3, r9
   15cfc:	ldr	r9, [r2, #4]
   15d00:	add	r7, r7, r9
   15d04:	ldr	r9, [r2, #8]
   15d08:	add	r8, r8, r9
   15d0c:	eor	r3, r3, r7, lsl #11
   15d10:	ldr	r9, [r2, #12]
   15d14:	add	r9, r3, r9
   15d18:	add	r1, r9, r1
   15d1c:	add	r7, r7, r8
   15d20:	eor	r7, r7, r8, lsr #2
   15d24:	ldr	r9, [r2, #16]
   15d28:	add	r9, r7, r9
   15d2c:	add	ip, r9, ip
   15d30:	add	r8, r8, r1
   15d34:	eor	r8, r8, r1, lsl #8
   15d38:	ldr	r9, [r2, #20]
   15d3c:	add	r9, r8, r9
   15d40:	add	lr, r9, lr
   15d44:	add	r1, r1, ip
   15d48:	eor	r1, r1, ip, lsr #16
   15d4c:	ldr	r9, [r2, #24]
   15d50:	add	r9, r1, r9
   15d54:	add	r4, r9, r4
   15d58:	add	ip, ip, lr
   15d5c:	eor	ip, ip, lr, lsl #10
   15d60:	ldr	r9, [r2, #28]
   15d64:	add	r9, ip, r9
   15d68:	add	r5, r9, r5
   15d6c:	add	lr, lr, r4
   15d70:	eor	lr, lr, r4, lsr #4
   15d74:	add	r3, r3, lr
   15d78:	add	r4, r4, r5
   15d7c:	eor	r4, r4, r5, lsl #8
   15d80:	add	r7, r7, r4
   15d84:	add	r5, r5, r3
   15d88:	eor	r5, r5, r3, lsr #9
   15d8c:	add	r8, r8, r5
   15d90:	add	r3, r3, r7
   15d94:	str	r3, [r2]
   15d98:	str	r7, [r2, #4]
   15d9c:	str	r8, [r2, #8]
   15da0:	str	r1, [r2, #12]
   15da4:	str	ip, [r2, #16]
   15da8:	str	lr, [r2, #20]
   15dac:	str	r4, [r2, #24]
   15db0:	str	r5, [r2, #28]
   15db4:	add	r2, r2, #32
   15db8:	cmp	r2, r6
   15dbc:	bne	15cf4 <ftello64@plt+0x4a94>
   15dc0:	mov	r3, #0
   15dc4:	str	r3, [r0, #1032]	; 0x408
   15dc8:	str	r3, [r0, #1028]	; 0x404
   15dcc:	str	r3, [r0, #1024]	; 0x400
   15dd0:	ldrd	r4, [sp]
   15dd4:	ldrd	r6, [sp, #8]
   15dd8:	ldrd	r8, [sp, #16]
   15ddc:	ldr	sl, [sp, #24]
   15de0:	add	sp, sp, #28
   15de4:	pop	{pc}		; (ldr pc, [sp], #4)
   15de8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15dec:	strd	r6, [sp, #8]
   15df0:	strd	r8, [sp, #16]
   15df4:	strd	sl, [sp, #24]
   15df8:	str	lr, [sp, #32]
   15dfc:	sub	sp, sp, #124	; 0x7c
   15e00:	str	r0, [sp, #4]
   15e04:	str	r1, [sp, #8]
   15e08:	str	r2, [sp, #12]
   15e0c:	bl	11188 <fileno@plt>
   15e10:	add	r2, sp, #16
   15e14:	mov	r1, r0
   15e18:	mov	r0, #3
   15e1c:	bl	11068 <__fxstat64@plt>
   15e20:	cmp	r0, #0
   15e24:	blt	15ebc <ftello64@plt+0x4c5c>
   15e28:	ldr	r3, [sp, #32]
   15e2c:	and	r3, r3, #61440	; 0xf000
   15e30:	cmp	r3, #32768	; 0x8000
   15e34:	movne	r4, #8192	; 0x2000
   15e38:	beq	15e64 <ftello64@plt+0x4c04>
   15e3c:	mov	r0, r4
   15e40:	bl	17444 <ftello64@plt+0x61e4>
   15e44:	subs	r7, r0, #0
   15e48:	beq	1606c <ftello64@plt+0x4e0c>
   15e4c:	mov	r6, #0
   15e50:	mov	fp, #1
   15e54:	mvn	r9, #-2147483648	; 0x80000000
   15e58:	ldr	r3, [sp, #8]
   15e5c:	and	sl, r3, #2
   15e60:	b	15fb0 <ftello64@plt+0x4d50>
   15e64:	ldr	r0, [sp, #4]
   15e68:	bl	11260 <ftello64@plt>
   15e6c:	cmp	r0, #0
   15e70:	sbcs	r3, r1, #0
   15e74:	blt	15ec4 <ftello64@plt+0x4c64>
   15e78:	ldrd	r2, [sp, #64]	; 0x40
   15e7c:	cmp	r0, r2
   15e80:	sbcs	ip, r1, r3
   15e84:	bge	15ecc <ftello64@plt+0x4c6c>
   15e88:	subs	r4, r2, r0
   15e8c:	sbc	r5, r3, r1
   15e90:	mvn	r2, #-2147483647	; 0x80000001
   15e94:	mov	r3, #0
   15e98:	cmp	r2, r4
   15e9c:	sbcs	r3, r3, r5
   15ea0:	addge	r4, r4, #1
   15ea4:	bge	15e3c <ftello64@plt+0x4bdc>
   15ea8:	bl	1114c <__errno_location@plt>
   15eac:	mov	r3, #12
   15eb0:	str	r3, [r0]
   15eb4:	mov	r7, #0
   15eb8:	b	1606c <ftello64@plt+0x4e0c>
   15ebc:	mov	r4, #8192	; 0x2000
   15ec0:	b	15e3c <ftello64@plt+0x4bdc>
   15ec4:	mov	r4, #8192	; 0x2000
   15ec8:	b	15e3c <ftello64@plt+0x4bdc>
   15ecc:	mov	r4, #8192	; 0x2000
   15ed0:	b	15e3c <ftello64@plt+0x4bdc>
   15ed4:	bl	1114c <__errno_location@plt>
   15ed8:	ldr	r8, [r0]
   15edc:	ldr	r0, [sp, #4]
   15ee0:	bl	10fb4 <ferror@plt>
   15ee4:	cmp	r0, #0
   15ee8:	bne	1604c <ftello64@plt+0x4dec>
   15eec:	sub	r3, r4, #1
   15ef0:	cmp	r3, r6
   15ef4:	bls	15f6c <ftello64@plt+0x4d0c>
   15ef8:	ldr	r3, [sp, #8]
   15efc:	tst	r3, #2
   15f00:	beq	15f58 <ftello64@plt+0x4cf8>
   15f04:	add	r0, r6, #1
   15f08:	bl	17444 <ftello64@plt+0x61e4>
   15f0c:	subs	r5, r0, #0
   15f10:	beq	15f44 <ftello64@plt+0x4ce4>
   15f14:	mov	r2, r6
   15f18:	mov	r1, r7
   15f1c:	mov	r0, r5
   15f20:	bl	10fcc <memcpy@plt>
   15f24:	mvn	r2, #0
   15f28:	mov	r1, r4
   15f2c:	mov	r0, r7
   15f30:	bl	111dc <__explicit_bzero_chk@plt>
   15f34:	mov	r0, r7
   15f38:	bl	17618 <ftello64@plt+0x63b8>
   15f3c:	mov	r7, r5
   15f40:	b	15f6c <ftello64@plt+0x4d0c>
   15f44:	mvn	r2, #0
   15f48:	sub	r1, r4, r6
   15f4c:	add	r0, r7, r6
   15f50:	bl	111dc <__explicit_bzero_chk@plt>
   15f54:	b	15f6c <ftello64@plt+0x4d0c>
   15f58:	add	r1, r6, #1
   15f5c:	mov	r0, r7
   15f60:	bl	17480 <ftello64@plt+0x6220>
   15f64:	cmp	r0, #0
   15f68:	movne	r7, r0
   15f6c:	mov	r3, #0
   15f70:	strb	r3, [r7, r6]
   15f74:	ldr	r3, [sp, #12]
   15f78:	str	r6, [r3]
   15f7c:	b	1606c <ftello64@plt+0x4e0c>
   15f80:	mov	r2, r4
   15f84:	mov	r1, r7
   15f88:	mov	r0, r8
   15f8c:	bl	10fcc <memcpy@plt>
   15f90:	mvn	r2, #0
   15f94:	mov	r1, r4
   15f98:	mov	r0, r7
   15f9c:	bl	111dc <__explicit_bzero_chk@plt>
   15fa0:	mov	r0, r7
   15fa4:	bl	17618 <ftello64@plt+0x63b8>
   15fa8:	mov	r4, r5
   15fac:	mov	r7, r8
   15fb0:	sub	r5, r4, r6
   15fb4:	ldr	r3, [sp, #4]
   15fb8:	mov	r2, r5
   15fbc:	mov	r1, fp
   15fc0:	add	r0, r7, r6
   15fc4:	bl	11098 <fread@plt>
   15fc8:	add	r6, r6, r0
   15fcc:	cmp	r5, r0
   15fd0:	bne	15ed4 <ftello64@plt+0x4c74>
   15fd4:	cmn	r4, #-2147483647	; 0x80000001
   15fd8:	beq	16048 <ftello64@plt+0x4de8>
   15fdc:	lsr	r5, r4, #1
   15fe0:	sub	r3, r9, r5
   15fe4:	cmp	r3, r4
   15fe8:	addhi	r5, r5, r4
   15fec:	movls	r5, r9
   15ff0:	cmp	sl, #0
   15ff4:	beq	16028 <ftello64@plt+0x4dc8>
   15ff8:	mov	r0, r5
   15ffc:	bl	17444 <ftello64@plt+0x61e4>
   16000:	subs	r8, r0, #0
   16004:	bne	15f80 <ftello64@plt+0x4d20>
   16008:	bl	1114c <__errno_location@plt>
   1600c:	ldr	r8, [r0]
   16010:	mov	r4, r5
   16014:	mvn	r2, #0
   16018:	mov	r1, r4
   1601c:	mov	r0, r7
   16020:	bl	111dc <__explicit_bzero_chk@plt>
   16024:	b	16058 <ftello64@plt+0x4df8>
   16028:	mov	r1, r5
   1602c:	mov	r0, r7
   16030:	bl	17480 <ftello64@plt+0x6220>
   16034:	subs	r8, r0, #0
   16038:	bne	15fa8 <ftello64@plt+0x4d48>
   1603c:	bl	1114c <__errno_location@plt>
   16040:	ldr	r8, [r0]
   16044:	b	16058 <ftello64@plt+0x4df8>
   16048:	mov	r8, #12
   1604c:	ldr	r3, [sp, #8]
   16050:	tst	r3, #2
   16054:	bne	16014 <ftello64@plt+0x4db4>
   16058:	mov	r0, r7
   1605c:	bl	17618 <ftello64@plt+0x63b8>
   16060:	bl	1114c <__errno_location@plt>
   16064:	str	r8, [r0]
   16068:	mov	r7, #0
   1606c:	mov	r0, r7
   16070:	add	sp, sp, #124	; 0x7c
   16074:	ldrd	r4, [sp]
   16078:	ldrd	r6, [sp, #8]
   1607c:	ldrd	r8, [sp, #16]
   16080:	ldrd	sl, [sp, #24]
   16084:	add	sp, sp, #32
   16088:	pop	{pc}		; (ldr pc, [sp], #4)
   1608c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   16090:	strd	r6, [sp, #8]
   16094:	str	r8, [sp, #16]
   16098:	str	lr, [sp, #20]
   1609c:	mov	r4, r1
   160a0:	mov	r6, r2
   160a4:	and	r1, r1, #1
   160a8:	movw	r2, #38600	; 0x96c8
   160ac:	movt	r2, #1
   160b0:	movw	r3, #38604	; 0x96cc
   160b4:	movt	r3, #1
   160b8:	cmp	r1, #0
   160bc:	movne	r1, r2
   160c0:	moveq	r1, r3
   160c4:	bl	11200 <fopen64@plt>
   160c8:	subs	r5, r0, #0
   160cc:	beq	16160 <ftello64@plt+0x4f00>
   160d0:	ands	r7, r4, #2
   160d4:	bne	16114 <ftello64@plt+0x4eb4>
   160d8:	mov	r2, r6
   160dc:	mov	r1, r4
   160e0:	mov	r0, r5
   160e4:	bl	15de8 <ftello64@plt+0x4b88>
   160e8:	mov	r4, r0
   160ec:	mov	r0, r5
   160f0:	bl	127c8 <ftello64@plt+0x1568>
   160f4:	cmp	r0, #0
   160f8:	bne	1612c <ftello64@plt+0x4ecc>
   160fc:	mov	r0, r4
   16100:	ldrd	r4, [sp]
   16104:	ldrd	r6, [sp, #8]
   16108:	ldr	r8, [sp, #16]
   1610c:	add	sp, sp, #20
   16110:	pop	{pc}		; (ldr pc, [sp], #4)
   16114:	mov	r3, #0
   16118:	mov	r2, #2
   1611c:	mov	r1, r3
   16120:	mov	r0, r5
   16124:	bl	11164 <setvbuf@plt>
   16128:	b	160d8 <ftello64@plt+0x4e78>
   1612c:	cmp	r4, #0
   16130:	beq	160fc <ftello64@plt+0x4e9c>
   16134:	cmp	r7, #0
   16138:	bne	1614c <ftello64@plt+0x4eec>
   1613c:	mov	r0, r4
   16140:	bl	17618 <ftello64@plt+0x63b8>
   16144:	mov	r4, #0
   16148:	b	160fc <ftello64@plt+0x4e9c>
   1614c:	mvn	r2, #0
   16150:	ldr	r1, [r6]
   16154:	mov	r0, r4
   16158:	bl	111dc <__explicit_bzero_chk@plt>
   1615c:	b	1613c <ftello64@plt+0x4edc>
   16160:	mov	r4, r5
   16164:	b	160fc <ftello64@plt+0x4e9c>
   16168:	strd	r4, [sp, #-16]!
   1616c:	str	r6, [sp, #8]
   16170:	str	lr, [sp, #12]
   16174:	sub	sp, sp, #32
   16178:	mov	r4, r0
   1617c:	ldr	r5, [sp, #48]	; 0x30
   16180:	ldr	r6, [sp, #52]	; 0x34
   16184:	cmp	r1, #0
   16188:	beq	16254 <ftello64@plt+0x4ff4>
   1618c:	str	r3, [sp, #4]
   16190:	str	r2, [sp]
   16194:	mov	r3, r1
   16198:	movw	r2, #38608	; 0x96d0
   1619c:	movt	r2, #1
   161a0:	mov	r1, #1
   161a4:	bl	11194 <__fprintf_chk@plt>
   161a8:	mov	r2, #5
   161ac:	movw	r1, #38628	; 0x96e4
   161b0:	movt	r1, #1
   161b4:	mov	r0, #0
   161b8:	bl	11020 <dcgettext@plt>
   161bc:	movw	r3, #2022	; 0x7e6
   161c0:	str	r3, [sp]
   161c4:	mov	r3, r0
   161c8:	movw	r2, #39356	; 0x99bc
   161cc:	movt	r2, #1
   161d0:	mov	r1, #1
   161d4:	mov	r0, r4
   161d8:	bl	11194 <__fprintf_chk@plt>
   161dc:	mov	r1, r4
   161e0:	mov	r0, #10
   161e4:	bl	11014 <fputc_unlocked@plt>
   161e8:	mov	r2, #5
   161ec:	movw	r1, #38632	; 0x96e8
   161f0:	movt	r1, #1
   161f4:	mov	r0, #0
   161f8:	bl	11020 <dcgettext@plt>
   161fc:	movw	r3, #38804	; 0x9794
   16200:	movt	r3, #1
   16204:	mov	r2, r0
   16208:	mov	r1, #1
   1620c:	mov	r0, r4
   16210:	bl	11194 <__fprintf_chk@plt>
   16214:	mov	r1, r4
   16218:	mov	r0, #10
   1621c:	bl	11014 <fputc_unlocked@plt>
   16220:	cmp	r6, #9
   16224:	ldrls	pc, [pc, r6, lsl #2]
   16228:	b	1652c <ftello64@plt+0x52cc>
   1622c:	muleq	r1, r8, r2
   16230:	andeq	r6, r1, r0, ror r2
   16234:	andeq	r6, r1, ip, lsr #5
   16238:	andeq	r6, r1, r0, ror #5
   1623c:	andeq	r6, r1, ip, lsl r3
   16240:	andeq	r6, r1, r0, ror #6
   16244:	andeq	r6, r1, ip, lsr #7
   16248:	andeq	r6, r1, r0, lsl #8
   1624c:	andeq	r6, r1, ip, asr r4
   16250:	andeq	r6, r1, r0, asr #9
   16254:	str	r3, [sp]
   16258:	mov	r3, r2
   1625c:	movw	r2, #38620	; 0x96dc
   16260:	movt	r2, #1
   16264:	mov	r1, #1
   16268:	bl	11194 <__fprintf_chk@plt>
   1626c:	b	161a8 <ftello64@plt+0x4f48>
   16270:	mov	r2, #5
   16274:	movw	r1, #38840	; 0x97b8
   16278:	movt	r1, #1
   1627c:	mov	r0, #0
   16280:	bl	11020 <dcgettext@plt>
   16284:	ldr	r3, [r5]
   16288:	mov	r2, r0
   1628c:	mov	r1, #1
   16290:	mov	r0, r4
   16294:	bl	11194 <__fprintf_chk@plt>
   16298:	add	sp, sp, #32
   1629c:	ldrd	r4, [sp]
   162a0:	ldr	r6, [sp, #8]
   162a4:	add	sp, sp, #12
   162a8:	pop	{pc}		; (ldr pc, [sp], #4)
   162ac:	mov	r2, #5
   162b0:	movw	r1, #38856	; 0x97c8
   162b4:	movt	r1, #1
   162b8:	mov	r0, #0
   162bc:	bl	11020 <dcgettext@plt>
   162c0:	ldr	r3, [r5, #4]
   162c4:	str	r3, [sp]
   162c8:	ldr	r3, [r5]
   162cc:	mov	r2, r0
   162d0:	mov	r1, #1
   162d4:	mov	r0, r4
   162d8:	bl	11194 <__fprintf_chk@plt>
   162dc:	b	16298 <ftello64@plt+0x5038>
   162e0:	mov	r2, #5
   162e4:	movw	r1, #38880	; 0x97e0
   162e8:	movt	r1, #1
   162ec:	mov	r0, #0
   162f0:	bl	11020 <dcgettext@plt>
   162f4:	ldr	r3, [r5, #8]
   162f8:	str	r3, [sp, #4]
   162fc:	ldr	r3, [r5, #4]
   16300:	str	r3, [sp]
   16304:	ldr	r3, [r5]
   16308:	mov	r2, r0
   1630c:	mov	r1, #1
   16310:	mov	r0, r4
   16314:	bl	11194 <__fprintf_chk@plt>
   16318:	b	16298 <ftello64@plt+0x5038>
   1631c:	mov	r2, #5
   16320:	movw	r1, #38908	; 0x97fc
   16324:	movt	r1, #1
   16328:	mov	r0, #0
   1632c:	bl	11020 <dcgettext@plt>
   16330:	ldr	r3, [r5, #12]
   16334:	str	r3, [sp, #8]
   16338:	ldr	r3, [r5, #8]
   1633c:	str	r3, [sp, #4]
   16340:	ldr	r3, [r5, #4]
   16344:	str	r3, [sp]
   16348:	ldr	r3, [r5]
   1634c:	mov	r2, r0
   16350:	mov	r1, #1
   16354:	mov	r0, r4
   16358:	bl	11194 <__fprintf_chk@plt>
   1635c:	b	16298 <ftello64@plt+0x5038>
   16360:	mov	r2, #5
   16364:	movw	r1, #38940	; 0x981c
   16368:	movt	r1, #1
   1636c:	mov	r0, #0
   16370:	bl	11020 <dcgettext@plt>
   16374:	ldr	r3, [r5, #16]
   16378:	str	r3, [sp, #12]
   1637c:	ldr	r3, [r5, #12]
   16380:	str	r3, [sp, #8]
   16384:	ldr	r3, [r5, #8]
   16388:	str	r3, [sp, #4]
   1638c:	ldr	r3, [r5, #4]
   16390:	str	r3, [sp]
   16394:	ldr	r3, [r5]
   16398:	mov	r2, r0
   1639c:	mov	r1, #1
   163a0:	mov	r0, r4
   163a4:	bl	11194 <__fprintf_chk@plt>
   163a8:	b	16298 <ftello64@plt+0x5038>
   163ac:	mov	r2, #5
   163b0:	movw	r1, #38976	; 0x9840
   163b4:	movt	r1, #1
   163b8:	mov	r0, #0
   163bc:	bl	11020 <dcgettext@plt>
   163c0:	ldr	r3, [r5, #20]
   163c4:	str	r3, [sp, #16]
   163c8:	ldr	r3, [r5, #16]
   163cc:	str	r3, [sp, #12]
   163d0:	ldr	r3, [r5, #12]
   163d4:	str	r3, [sp, #8]
   163d8:	ldr	r3, [r5, #8]
   163dc:	str	r3, [sp, #4]
   163e0:	ldr	r3, [r5, #4]
   163e4:	str	r3, [sp]
   163e8:	ldr	r3, [r5]
   163ec:	mov	r2, r0
   163f0:	mov	r1, #1
   163f4:	mov	r0, r4
   163f8:	bl	11194 <__fprintf_chk@plt>
   163fc:	b	16298 <ftello64@plt+0x5038>
   16400:	mov	r2, #5
   16404:	movw	r1, #39016	; 0x9868
   16408:	movt	r1, #1
   1640c:	mov	r0, #0
   16410:	bl	11020 <dcgettext@plt>
   16414:	ldr	r3, [r5, #24]
   16418:	str	r3, [sp, #20]
   1641c:	ldr	r3, [r5, #20]
   16420:	str	r3, [sp, #16]
   16424:	ldr	r3, [r5, #16]
   16428:	str	r3, [sp, #12]
   1642c:	ldr	r3, [r5, #12]
   16430:	str	r3, [sp, #8]
   16434:	ldr	r3, [r5, #8]
   16438:	str	r3, [sp, #4]
   1643c:	ldr	r3, [r5, #4]
   16440:	str	r3, [sp]
   16444:	ldr	r3, [r5]
   16448:	mov	r2, r0
   1644c:	mov	r1, #1
   16450:	mov	r0, r4
   16454:	bl	11194 <__fprintf_chk@plt>
   16458:	b	16298 <ftello64@plt+0x5038>
   1645c:	mov	r2, #5
   16460:	movw	r1, #39060	; 0x9894
   16464:	movt	r1, #1
   16468:	mov	r0, #0
   1646c:	bl	11020 <dcgettext@plt>
   16470:	ldr	r3, [r5, #28]
   16474:	str	r3, [sp, #24]
   16478:	ldr	r3, [r5, #24]
   1647c:	str	r3, [sp, #20]
   16480:	ldr	r3, [r5, #20]
   16484:	str	r3, [sp, #16]
   16488:	ldr	r3, [r5, #16]
   1648c:	str	r3, [sp, #12]
   16490:	ldr	r3, [r5, #12]
   16494:	str	r3, [sp, #8]
   16498:	ldr	r3, [r5, #8]
   1649c:	str	r3, [sp, #4]
   164a0:	ldr	r3, [r5, #4]
   164a4:	str	r3, [sp]
   164a8:	ldr	r3, [r5]
   164ac:	mov	r2, r0
   164b0:	mov	r1, #1
   164b4:	mov	r0, r4
   164b8:	bl	11194 <__fprintf_chk@plt>
   164bc:	b	16298 <ftello64@plt+0x5038>
   164c0:	mov	r2, #5
   164c4:	movw	r1, #39108	; 0x98c4
   164c8:	movt	r1, #1
   164cc:	mov	r0, #0
   164d0:	bl	11020 <dcgettext@plt>
   164d4:	ldr	r3, [r5, #32]
   164d8:	str	r3, [sp, #28]
   164dc:	ldr	r3, [r5, #28]
   164e0:	str	r3, [sp, #24]
   164e4:	ldr	r3, [r5, #24]
   164e8:	str	r3, [sp, #20]
   164ec:	ldr	r3, [r5, #20]
   164f0:	str	r3, [sp, #16]
   164f4:	ldr	r3, [r5, #16]
   164f8:	str	r3, [sp, #12]
   164fc:	ldr	r3, [r5, #12]
   16500:	str	r3, [sp, #8]
   16504:	ldr	r3, [r5, #8]
   16508:	str	r3, [sp, #4]
   1650c:	ldr	r3, [r5, #4]
   16510:	str	r3, [sp]
   16514:	ldr	r3, [r5]
   16518:	mov	r2, r0
   1651c:	mov	r1, #1
   16520:	mov	r0, r4
   16524:	bl	11194 <__fprintf_chk@plt>
   16528:	b	16298 <ftello64@plt+0x5038>
   1652c:	mov	r2, #5
   16530:	movw	r1, #39160	; 0x98f8
   16534:	movt	r1, #1
   16538:	mov	r0, #0
   1653c:	bl	11020 <dcgettext@plt>
   16540:	ldr	r3, [r5, #32]
   16544:	str	r3, [sp, #28]
   16548:	ldr	r3, [r5, #28]
   1654c:	str	r3, [sp, #24]
   16550:	ldr	r3, [r5, #24]
   16554:	str	r3, [sp, #20]
   16558:	ldr	r3, [r5, #20]
   1655c:	str	r3, [sp, #16]
   16560:	ldr	r3, [r5, #16]
   16564:	str	r3, [sp, #12]
   16568:	ldr	r3, [r5, #12]
   1656c:	str	r3, [sp, #8]
   16570:	ldr	r3, [r5, #8]
   16574:	str	r3, [sp, #4]
   16578:	ldr	r3, [r5, #4]
   1657c:	str	r3, [sp]
   16580:	ldr	r3, [r5]
   16584:	mov	r2, r0
   16588:	mov	r1, #1
   1658c:	mov	r0, r4
   16590:	bl	11194 <__fprintf_chk@plt>
   16594:	b	16298 <ftello64@plt+0x5038>
   16598:	strd	r4, [sp, #-12]!
   1659c:	str	lr, [sp, #8]
   165a0:	sub	sp, sp, #12
   165a4:	ldr	r5, [sp, #24]
   165a8:	ldr	ip, [r5]
   165ac:	cmp	ip, #0
   165b0:	beq	165e8 <ftello64@plt+0x5388>
   165b4:	mov	lr, r5
   165b8:	mov	ip, #0
   165bc:	add	ip, ip, #1
   165c0:	ldr	r4, [lr, #4]!
   165c4:	cmp	r4, #0
   165c8:	bne	165bc <ftello64@plt+0x535c>
   165cc:	str	ip, [sp, #4]
   165d0:	str	r5, [sp]
   165d4:	bl	16168 <ftello64@plt+0x4f08>
   165d8:	add	sp, sp, #12
   165dc:	ldrd	r4, [sp]
   165e0:	add	sp, sp, #8
   165e4:	pop	{pc}		; (ldr pc, [sp], #4)
   165e8:	mov	ip, #0
   165ec:	b	165cc <ftello64@plt+0x536c>
   165f0:	strd	r4, [sp, #-12]!
   165f4:	str	lr, [sp, #8]
   165f8:	sub	sp, sp, #52	; 0x34
   165fc:	ldr	r5, [sp, #64]	; 0x40
   16600:	add	r4, sp, #8
   16604:	mov	ip, #0
   16608:	ldr	lr, [r5], #4
   1660c:	str	lr, [r4], #4
   16610:	cmp	lr, #0
   16614:	beq	16624 <ftello64@plt+0x53c4>
   16618:	add	ip, ip, #1
   1661c:	cmp	ip, #10
   16620:	bne	16608 <ftello64@plt+0x53a8>
   16624:	str	ip, [sp, #4]
   16628:	add	ip, sp, #8
   1662c:	str	ip, [sp]
   16630:	bl	16168 <ftello64@plt+0x4f08>
   16634:	add	sp, sp, #52	; 0x34
   16638:	ldrd	r4, [sp]
   1663c:	add	sp, sp, #8
   16640:	pop	{pc}		; (ldr pc, [sp], #4)
   16644:	push	{r3}		; (str r3, [sp, #-4]!)
   16648:	push	{lr}		; (str lr, [sp, #-4]!)
   1664c:	sub	sp, sp, #16
   16650:	add	r3, sp, #24
   16654:	str	r3, [sp, #12]
   16658:	str	r3, [sp]
   1665c:	ldr	r3, [sp, #20]
   16660:	bl	165f0 <ftello64@plt+0x5390>
   16664:	add	sp, sp, #16
   16668:	pop	{lr}		; (ldr lr, [sp], #4)
   1666c:	add	sp, sp, #4
   16670:	bx	lr
   16674:	str	r4, [sp, #-8]!
   16678:	str	lr, [sp, #4]
   1667c:	movw	r3, #41348	; 0xa184
   16680:	movt	r3, #2
   16684:	ldr	r1, [r3]
   16688:	mov	r0, #10
   1668c:	bl	11014 <fputc_unlocked@plt>
   16690:	mov	r2, #5
   16694:	movw	r1, #39220	; 0x9934
   16698:	movt	r1, #1
   1669c:	mov	r0, #0
   166a0:	bl	11020 <dcgettext@plt>
   166a4:	movw	r2, #39240	; 0x9948
   166a8:	movt	r2, #1
   166ac:	mov	r1, r0
   166b0:	mov	r0, #1
   166b4:	bl	1117c <__printf_chk@plt>
   166b8:	mov	r2, #5
   166bc:	movw	r1, #39264	; 0x9960
   166c0:	movt	r1, #1
   166c4:	mov	r0, #0
   166c8:	bl	11020 <dcgettext@plt>
   166cc:	movw	r3, #37504	; 0x9280
   166d0:	movt	r3, #1
   166d4:	movw	r2, #37544	; 0x92a8
   166d8:	movt	r2, #1
   166dc:	mov	r1, r0
   166e0:	mov	r0, #1
   166e4:	bl	1117c <__printf_chk@plt>
   166e8:	mov	r2, #5
   166ec:	movw	r1, #39284	; 0x9974
   166f0:	movt	r1, #1
   166f4:	mov	r0, #0
   166f8:	bl	11020 <dcgettext@plt>
   166fc:	movw	r2, #39324	; 0x999c
   16700:	movt	r2, #1
   16704:	mov	r1, r0
   16708:	mov	r0, #1
   1670c:	bl	1117c <__printf_chk@plt>
   16710:	ldr	r4, [sp]
   16714:	add	sp, sp, #4
   16718:	pop	{pc}		; (ldr pc, [sp], #4)
   1671c:	str	r4, [sp, #-8]!
   16720:	str	lr, [sp, #4]
   16724:	bl	17444 <ftello64@plt+0x61e4>
   16728:	cmp	r0, #0
   1672c:	beq	1673c <ftello64@plt+0x54dc>
   16730:	ldr	r4, [sp]
   16734:	add	sp, sp, #4
   16738:	pop	{pc}		; (ldr pc, [sp], #4)
   1673c:	bl	16bb0 <ftello64@plt+0x5950>
   16740:	str	r4, [sp, #-8]!
   16744:	str	lr, [sp, #4]
   16748:	bl	17444 <ftello64@plt+0x61e4>
   1674c:	cmp	r0, #0
   16750:	beq	16760 <ftello64@plt+0x5500>
   16754:	ldr	r4, [sp]
   16758:	add	sp, sp, #4
   1675c:	pop	{pc}		; (ldr pc, [sp], #4)
   16760:	bl	16bb0 <ftello64@plt+0x5950>
   16764:	str	r4, [sp, #-8]!
   16768:	str	lr, [sp, #4]
   1676c:	bl	1671c <ftello64@plt+0x54bc>
   16770:	ldr	r4, [sp]
   16774:	add	sp, sp, #4
   16778:	pop	{pc}		; (ldr pc, [sp], #4)
   1677c:	strd	r4, [sp, #-16]!
   16780:	str	r6, [sp, #8]
   16784:	str	lr, [sp, #12]
   16788:	mov	r5, r0
   1678c:	mov	r4, r1
   16790:	bl	17480 <ftello64@plt+0x6220>
   16794:	cmp	r0, #0
   16798:	beq	167ac <ftello64@plt+0x554c>
   1679c:	ldrd	r4, [sp]
   167a0:	ldr	r6, [sp, #8]
   167a4:	add	sp, sp, #12
   167a8:	pop	{pc}		; (ldr pc, [sp], #4)
   167ac:	adds	r4, r4, #0
   167b0:	movne	r4, #1
   167b4:	cmp	r5, #0
   167b8:	moveq	r4, #1
   167bc:	cmp	r4, #0
   167c0:	beq	1679c <ftello64@plt+0x553c>
   167c4:	bl	16bb0 <ftello64@plt+0x5950>
   167c8:	str	r4, [sp, #-8]!
   167cc:	str	lr, [sp, #4]
   167d0:	cmp	r1, #0
   167d4:	orreq	r1, r1, #1
   167d8:	bl	17480 <ftello64@plt+0x6220>
   167dc:	cmp	r0, #0
   167e0:	beq	167f0 <ftello64@plt+0x5590>
   167e4:	ldr	r4, [sp]
   167e8:	add	sp, sp, #4
   167ec:	pop	{pc}		; (ldr pc, [sp], #4)
   167f0:	bl	16bb0 <ftello64@plt+0x5950>
   167f4:	strd	r4, [sp, #-16]!
   167f8:	str	r6, [sp, #8]
   167fc:	str	lr, [sp, #12]
   16800:	mov	r4, r0
   16804:	mov	r6, r1
   16808:	mov	r5, r2
   1680c:	bl	18830 <ftello64@plt+0x75d0>
   16810:	cmp	r0, #0
   16814:	beq	16828 <ftello64@plt+0x55c8>
   16818:	ldrd	r4, [sp]
   1681c:	ldr	r6, [sp, #8]
   16820:	add	sp, sp, #12
   16824:	pop	{pc}		; (ldr pc, [sp], #4)
   16828:	cmp	r4, #0
   1682c:	beq	1683c <ftello64@plt+0x55dc>
   16830:	cmp	r6, #0
   16834:	cmpne	r5, #0
   16838:	beq	16818 <ftello64@plt+0x55b8>
   1683c:	bl	16bb0 <ftello64@plt+0x5950>
   16840:	str	r4, [sp, #-8]!
   16844:	str	lr, [sp, #4]
   16848:	bl	167f4 <ftello64@plt+0x5594>
   1684c:	ldr	r4, [sp]
   16850:	add	sp, sp, #4
   16854:	pop	{pc}		; (ldr pc, [sp], #4)
   16858:	str	r4, [sp, #-8]!
   1685c:	str	lr, [sp, #4]
   16860:	mov	ip, r1
   16864:	mov	r3, r2
   16868:	cmp	r2, #0
   1686c:	cmpne	r1, #0
   16870:	moveq	r3, #1
   16874:	moveq	ip, r3
   16878:	mov	r2, r3
   1687c:	mov	r1, ip
   16880:	bl	18830 <ftello64@plt+0x75d0>
   16884:	cmp	r0, #0
   16888:	beq	16898 <ftello64@plt+0x5638>
   1688c:	ldr	r4, [sp]
   16890:	add	sp, sp, #4
   16894:	pop	{pc}		; (ldr pc, [sp], #4)
   16898:	bl	16bb0 <ftello64@plt+0x5950>
   1689c:	str	r4, [sp, #-8]!
   168a0:	str	lr, [sp, #4]
   168a4:	mov	r2, r1
   168a8:	mov	r1, r0
   168ac:	mov	r0, #0
   168b0:	bl	167f4 <ftello64@plt+0x5594>
   168b4:	ldr	r4, [sp]
   168b8:	add	sp, sp, #4
   168bc:	pop	{pc}		; (ldr pc, [sp], #4)
   168c0:	str	r4, [sp, #-8]!
   168c4:	str	lr, [sp, #4]
   168c8:	mov	r2, r1
   168cc:	mov	r1, r0
   168d0:	mov	r0, #0
   168d4:	bl	16858 <ftello64@plt+0x55f8>
   168d8:	ldr	r4, [sp]
   168dc:	add	sp, sp, #4
   168e0:	pop	{pc}		; (ldr pc, [sp], #4)
   168e4:	strd	r4, [sp, #-16]!
   168e8:	str	r6, [sp, #8]
   168ec:	str	lr, [sp, #12]
   168f0:	mov	r5, r1
   168f4:	ldr	r4, [r1]
   168f8:	cmp	r0, #0
   168fc:	beq	1692c <ftello64@plt+0x56cc>
   16900:	lsr	r3, r4, #1
   16904:	add	r3, r3, #1
   16908:	adds	r4, r4, r3
   1690c:	bcs	16948 <ftello64@plt+0x56e8>
   16910:	mov	r1, r4
   16914:	bl	167f4 <ftello64@plt+0x5594>
   16918:	str	r4, [r5]
   1691c:	ldrd	r4, [sp]
   16920:	ldr	r6, [sp, #8]
   16924:	add	sp, sp, #12
   16928:	pop	{pc}		; (ldr pc, [sp], #4)
   1692c:	cmp	r4, #0
   16930:	bne	16910 <ftello64@plt+0x56b0>
   16934:	mov	r4, #64	; 0x40
   16938:	udiv	r4, r4, r2
   1693c:	cmp	r2, #64	; 0x40
   16940:	addhi	r4, r4, #1
   16944:	b	16910 <ftello64@plt+0x56b0>
   16948:	bl	16bb0 <ftello64@plt+0x5950>
   1694c:	str	r4, [sp, #-8]!
   16950:	str	lr, [sp, #4]
   16954:	mov	r2, #1
   16958:	bl	168e4 <ftello64@plt+0x5684>
   1695c:	ldr	r4, [sp]
   16960:	add	sp, sp, #4
   16964:	pop	{pc}		; (ldr pc, [sp], #4)
   16968:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1696c:	strd	r6, [sp, #8]
   16970:	str	r8, [sp, #16]
   16974:	str	lr, [sp, #20]
   16978:	mov	r5, r1
   1697c:	ldr	lr, [sp, #24]
   16980:	ldr	ip, [r1]
   16984:	asr	r4, ip, #1
   16988:	adds	r4, ip, r4
   1698c:	movvs	r1, #1
   16990:	movvc	r1, #0
   16994:	cmp	r1, #0
   16998:	mvnne	r4, #-2147483648	; 0x80000000
   1699c:	mvn	r8, r3
   169a0:	lsr	r8, r8, #31
   169a4:	cmp	r3, r4
   169a8:	movge	r1, #0
   169ac:	andlt	r1, r8, #1
   169b0:	cmp	r1, #0
   169b4:	movne	r4, r3
   169b8:	smull	r6, r7, r4, lr
   169bc:	asr	r1, r6, #31
   169c0:	cmp	r1, r7
   169c4:	bne	169dc <ftello64@plt+0x577c>
   169c8:	mov	r1, r6
   169cc:	cmp	r6, #63	; 0x3f
   169d0:	movle	r1, #64	; 0x40
   169d4:	ble	169e0 <ftello64@plt+0x5780>
   169d8:	b	169ec <ftello64@plt+0x578c>
   169dc:	mvn	r1, #-2147483648	; 0x80000000
   169e0:	sdiv	r4, r1, lr
   169e4:	mls	r6, lr, r4, r1
   169e8:	sub	r1, r1, r6
   169ec:	cmp	r0, #0
   169f0:	moveq	r6, #0
   169f4:	streq	r6, [r5]
   169f8:	sub	r6, r4, ip
   169fc:	cmp	r6, r2
   16a00:	bge	16a38 <ftello64@plt+0x57d8>
   16a04:	adds	r2, ip, r2
   16a08:	mov	r4, r2
   16a0c:	bvs	16a54 <ftello64@plt+0x57f4>
   16a10:	cmp	r2, r3
   16a14:	movle	r3, #0
   16a18:	andgt	r3, r8, #1
   16a1c:	cmp	r3, #0
   16a20:	bne	16a54 <ftello64@plt+0x57f4>
   16a24:	smull	r2, r3, r2, lr
   16a28:	asr	ip, r2, #31
   16a2c:	mov	r1, r2
   16a30:	cmp	ip, r3
   16a34:	bne	16a54 <ftello64@plt+0x57f4>
   16a38:	bl	1677c <ftello64@plt+0x551c>
   16a3c:	str	r4, [r5]
   16a40:	ldrd	r4, [sp]
   16a44:	ldrd	r6, [sp, #8]
   16a48:	ldr	r8, [sp, #16]
   16a4c:	add	sp, sp, #20
   16a50:	pop	{pc}		; (ldr pc, [sp], #4)
   16a54:	bl	16bb0 <ftello64@plt+0x5950>
   16a58:	str	r4, [sp, #-8]!
   16a5c:	str	lr, [sp, #4]
   16a60:	bl	173d0 <ftello64@plt+0x6170>
   16a64:	cmp	r0, #0
   16a68:	beq	16a78 <ftello64@plt+0x5818>
   16a6c:	ldr	r4, [sp]
   16a70:	add	sp, sp, #4
   16a74:	pop	{pc}		; (ldr pc, [sp], #4)
   16a78:	bl	16bb0 <ftello64@plt+0x5950>
   16a7c:	str	r4, [sp, #-8]!
   16a80:	str	lr, [sp, #4]
   16a84:	mov	r1, #1
   16a88:	bl	16a58 <ftello64@plt+0x57f8>
   16a8c:	ldr	r4, [sp]
   16a90:	add	sp, sp, #4
   16a94:	pop	{pc}		; (ldr pc, [sp], #4)
   16a98:	str	r4, [sp, #-8]!
   16a9c:	str	lr, [sp, #4]
   16aa0:	bl	173d0 <ftello64@plt+0x6170>
   16aa4:	cmp	r0, #0
   16aa8:	beq	16ab8 <ftello64@plt+0x5858>
   16aac:	ldr	r4, [sp]
   16ab0:	add	sp, sp, #4
   16ab4:	pop	{pc}		; (ldr pc, [sp], #4)
   16ab8:	bl	16bb0 <ftello64@plt+0x5950>
   16abc:	str	r4, [sp, #-8]!
   16ac0:	str	lr, [sp, #4]
   16ac4:	mov	r1, #1
   16ac8:	bl	16a98 <ftello64@plt+0x5838>
   16acc:	ldr	r4, [sp]
   16ad0:	add	sp, sp, #4
   16ad4:	pop	{pc}		; (ldr pc, [sp], #4)
   16ad8:	strd	r4, [sp, #-16]!
   16adc:	str	r6, [sp, #8]
   16ae0:	str	lr, [sp, #12]
   16ae4:	mov	r5, r0
   16ae8:	mov	r4, r1
   16aec:	mov	r0, r1
   16af0:	bl	1671c <ftello64@plt+0x54bc>
   16af4:	mov	r2, r4
   16af8:	mov	r1, r5
   16afc:	bl	10fcc <memcpy@plt>
   16b00:	ldrd	r4, [sp]
   16b04:	ldr	r6, [sp, #8]
   16b08:	add	sp, sp, #12
   16b0c:	pop	{pc}		; (ldr pc, [sp], #4)
   16b10:	strd	r4, [sp, #-16]!
   16b14:	str	r6, [sp, #8]
   16b18:	str	lr, [sp, #12]
   16b1c:	mov	r5, r0
   16b20:	mov	r4, r1
   16b24:	mov	r0, r1
   16b28:	bl	16740 <ftello64@plt+0x54e0>
   16b2c:	mov	r2, r4
   16b30:	mov	r1, r5
   16b34:	bl	10fcc <memcpy@plt>
   16b38:	ldrd	r4, [sp]
   16b3c:	ldr	r6, [sp, #8]
   16b40:	add	sp, sp, #12
   16b44:	pop	{pc}		; (ldr pc, [sp], #4)
   16b48:	strd	r4, [sp, #-16]!
   16b4c:	str	r6, [sp, #8]
   16b50:	str	lr, [sp, #12]
   16b54:	mov	r5, r0
   16b58:	mov	r4, r1
   16b5c:	add	r0, r1, #1
   16b60:	bl	16740 <ftello64@plt+0x54e0>
   16b64:	mov	r2, #0
   16b68:	strb	r2, [r0, r4]
   16b6c:	mov	r2, r4
   16b70:	mov	r1, r5
   16b74:	bl	10fcc <memcpy@plt>
   16b78:	ldrd	r4, [sp]
   16b7c:	ldr	r6, [sp, #8]
   16b80:	add	sp, sp, #12
   16b84:	pop	{pc}		; (ldr pc, [sp], #4)
   16b88:	str	r4, [sp, #-8]!
   16b8c:	str	lr, [sp, #4]
   16b90:	mov	r4, r0
   16b94:	bl	11134 <strlen@plt>
   16b98:	add	r1, r0, #1
   16b9c:	mov	r0, r4
   16ba0:	bl	16ad8 <ftello64@plt+0x5878>
   16ba4:	ldr	r4, [sp]
   16ba8:	add	sp, sp, #4
   16bac:	pop	{pc}		; (ldr pc, [sp], #4)
   16bb0:	str	r4, [sp, #-8]!
   16bb4:	str	lr, [sp, #4]
   16bb8:	movw	r3, #41252	; 0xa124
   16bbc:	movt	r3, #2
   16bc0:	ldr	r4, [r3]
   16bc4:	mov	r2, #5
   16bc8:	movw	r1, #39404	; 0x99ec
   16bcc:	movt	r1, #1
   16bd0:	mov	r0, #0
   16bd4:	bl	11020 <dcgettext@plt>
   16bd8:	mov	r3, r0
   16bdc:	movw	r2, #37808	; 0x93b0
   16be0:	movt	r2, #1
   16be4:	mov	r1, #0
   16be8:	mov	r0, r4
   16bec:	bl	110bc <error@plt>
   16bf0:	bl	1123c <abort@plt>
   16bf4:	strd	r4, [sp, #-16]!
   16bf8:	str	r6, [sp, #8]
   16bfc:	str	lr, [sp, #12]
   16c00:	sub	sp, sp, #16
   16c04:	mov	r6, r0
   16c08:	mov	r4, r2
   16c0c:	mov	r5, r3
   16c10:	ldr	r3, [sp, #40]	; 0x28
   16c14:	str	r3, [sp]
   16c18:	add	r3, sp, #8
   16c1c:	mov	r2, r1
   16c20:	mov	r1, #0
   16c24:	bl	16e80 <ftello64@plt+0x5c20>
   16c28:	cmp	r0, #0
   16c2c:	bne	16ca4 <ftello64@plt+0x5a44>
   16c30:	ldrd	r0, [sp, #8]
   16c34:	ldrd	r2, [sp, #32]
   16c38:	cmp	r1, r3
   16c3c:	cmpeq	r0, r2
   16c40:	movhi	r3, #1
   16c44:	movls	r3, #0
   16c48:	cmp	r1, r5
   16c4c:	cmpeq	r0, r4
   16c50:	orrcc	r3, r3, #1
   16c54:	cmp	r3, #0
   16c58:	bne	16c70 <ftello64@plt+0x5a10>
   16c5c:	add	sp, sp, #16
   16c60:	ldrd	r4, [sp]
   16c64:	ldr	r6, [sp, #8]
   16c68:	add	sp, sp, #12
   16c6c:	pop	{pc}		; (ldr pc, [sp], #4)
   16c70:	mvn	r2, #-1073741824	; 0xc0000000
   16c74:	mov	r3, #0
   16c78:	cmp	r1, r3
   16c7c:	cmpeq	r0, r2
   16c80:	bls	16c94 <ftello64@plt+0x5a34>
   16c84:	bl	1114c <__errno_location@plt>
   16c88:	mov	r3, #75	; 0x4b
   16c8c:	str	r3, [r0]
   16c90:	b	16cb4 <ftello64@plt+0x5a54>
   16c94:	bl	1114c <__errno_location@plt>
   16c98:	mov	r3, #34	; 0x22
   16c9c:	str	r3, [r0]
   16ca0:	b	16cb4 <ftello64@plt+0x5a54>
   16ca4:	cmp	r0, #1
   16ca8:	beq	16cf8 <ftello64@plt+0x5a98>
   16cac:	cmp	r0, #3
   16cb0:	beq	16d08 <ftello64@plt+0x5aa8>
   16cb4:	ldr	r3, [sp, #48]	; 0x30
   16cb8:	cmp	r3, #0
   16cbc:	moveq	r3, #1
   16cc0:	str	r3, [sp, #48]	; 0x30
   16cc4:	bl	1114c <__errno_location@plt>
   16cc8:	ldr	r4, [r0]
   16ccc:	cmp	r4, #22
   16cd0:	moveq	r4, #0
   16cd4:	mov	r0, r6
   16cd8:	bl	15024 <ftello64@plt+0x3dc4>
   16cdc:	str	r0, [sp]
   16ce0:	ldr	r3, [sp, #44]	; 0x2c
   16ce4:	movw	r2, #37804	; 0x93ac
   16ce8:	movt	r2, #1
   16cec:	mov	r1, r4
   16cf0:	ldr	r0, [sp, #48]	; 0x30
   16cf4:	bl	110bc <error@plt>
   16cf8:	bl	1114c <__errno_location@plt>
   16cfc:	mov	r3, #75	; 0x4b
   16d00:	str	r3, [r0]
   16d04:	b	16cb4 <ftello64@plt+0x5a54>
   16d08:	bl	1114c <__errno_location@plt>
   16d0c:	mov	r3, #0
   16d10:	str	r3, [r0]
   16d14:	b	16cb4 <ftello64@plt+0x5a54>
   16d18:	strd	r4, [sp, #-12]!
   16d1c:	str	lr, [sp, #8]
   16d20:	sub	sp, sp, #28
   16d24:	ldr	r1, [sp, #56]	; 0x38
   16d28:	str	r1, [sp, #16]
   16d2c:	ldr	r1, [sp, #52]	; 0x34
   16d30:	str	r1, [sp, #12]
   16d34:	ldr	r1, [sp, #48]	; 0x30
   16d38:	str	r1, [sp, #8]
   16d3c:	ldrd	r4, [sp, #40]	; 0x28
   16d40:	strd	r4, [sp]
   16d44:	mov	r1, #10
   16d48:	bl	16bf4 <ftello64@plt+0x5994>
   16d4c:	add	sp, sp, #28
   16d50:	ldrd	r4, [sp]
   16d54:	add	sp, sp, #8
   16d58:	pop	{pc}		; (ldr pc, [sp], #4)
   16d5c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16d60:	strd	r6, [sp, #8]
   16d64:	strd	r8, [sp, #16]
   16d68:	strd	sl, [sp, #24]
   16d6c:	str	lr, [sp, #32]
   16d70:	sub	sp, sp, #12
   16d74:	str	r0, [sp, #4]
   16d78:	cmp	r2, #0
   16d7c:	beq	16e78 <ftello64@plt+0x5c18>
   16d80:	sub	ip, r2, #1
   16d84:	ldrd	r2, [r0]
   16d88:	mov	r0, #0
   16d8c:	mov	r8, r1
   16d90:	asr	r9, r1, #31
   16d94:	str	r1, [sp]
   16d98:	b	16de8 <ftello64@plt+0x5b88>
   16d9c:	orrs	r4, r2, r3
   16da0:	movne	lr, #1
   16da4:	b	16df8 <ftello64@plt+0x5b98>
   16da8:	mov	sl, r3
   16dac:	ldr	fp, [sp]
   16db0:	umull	r6, r7, r1, r2
   16db4:	mov	r4, r7
   16db8:	mov	r5, #0
   16dbc:	umlal	r4, r5, sl, fp
   16dc0:	cmp	r5, #0
   16dc4:	bne	16e2c <ftello64@plt+0x5bcc>
   16dc8:	cmp	lr, #0
   16dcc:	bne	16e44 <ftello64@plt+0x5be4>
   16dd0:	mov	r2, r6
   16dd4:	mov	r3, r4
   16dd8:	orr	r0, r0, lr
   16ddc:	sub	ip, ip, #1
   16de0:	cmn	ip, #1
   16de4:	beq	16e54 <ftello64@plt+0x5bf4>
   16de8:	mov	lr, #0
   16dec:	cmp	r8, #0
   16df0:	sbcs	r4, r9, #0
   16df4:	blt	16d9c <ftello64@plt+0x5b3c>
   16df8:	cmp	r9, #0
   16dfc:	bne	16e18 <ftello64@plt+0x5bb8>
   16e00:	cmp	r3, #0
   16e04:	bne	16da8 <ftello64@plt+0x5b48>
   16e08:	umull	r2, r3, r1, r2
   16e0c:	mov	r6, r2
   16e10:	mov	r4, r3
   16e14:	b	16dc8 <ftello64@plt+0x5b68>
   16e18:	cmp	r3, #0
   16e1c:	bne	16e2c <ftello64@plt+0x5bcc>
   16e20:	mov	sl, r9
   16e24:	mov	fp, r2
   16e28:	b	16db0 <ftello64@plt+0x5b50>
   16e2c:	mul	r4, r1, r3
   16e30:	mla	r4, r2, r9, r4
   16e34:	umull	r6, r7, r1, r2
   16e38:	add	r4, r4, r7
   16e3c:	mov	lr, #1
   16e40:	b	16dc8 <ftello64@plt+0x5b68>
   16e44:	mvn	r2, #0
   16e48:	mvn	r3, #0
   16e4c:	mov	lr, #1
   16e50:	b	16dd8 <ftello64@plt+0x5b78>
   16e54:	ldr	r1, [sp, #4]
   16e58:	strd	r2, [r1]
   16e5c:	add	sp, sp, #12
   16e60:	ldrd	r4, [sp]
   16e64:	ldrd	r6, [sp, #8]
   16e68:	ldrd	r8, [sp, #16]
   16e6c:	ldrd	sl, [sp, #24]
   16e70:	add	sp, sp, #32
   16e74:	pop	{pc}		; (ldr pc, [sp], #4)
   16e78:	mov	r0, #0
   16e7c:	b	16e5c <ftello64@plt+0x5bfc>
   16e80:	strd	r4, [sp, #-28]!	; 0xffffffe4
   16e84:	strd	r6, [sp, #8]
   16e88:	strd	r8, [sp, #16]
   16e8c:	str	lr, [sp, #24]
   16e90:	sub	sp, sp, #20
   16e94:	cmp	r2, #36	; 0x24
   16e98:	bhi	16eec <ftello64@plt+0x5c8c>
   16e9c:	mov	r5, r0
   16ea0:	mov	r6, r1
   16ea4:	mov	r7, r2
   16ea8:	mov	r9, r3
   16eac:	cmp	r1, #0
   16eb0:	addeq	r6, sp, #12
   16eb4:	bl	1114c <__errno_location@plt>
   16eb8:	mov	r8, r0
   16ebc:	mov	r3, #0
   16ec0:	str	r3, [r0]
   16ec4:	ldrb	r4, [r5]
   16ec8:	bl	1111c <__ctype_b_loc@plt>
   16ecc:	ldr	r1, [r0]
   16ed0:	mov	r2, r5
   16ed4:	lsl	r3, r4, #1
   16ed8:	ldrh	r3, [r1, r3]
   16edc:	tst	r3, #8192	; 0x2000
   16ee0:	beq	16f0c <ftello64@plt+0x5cac>
   16ee4:	ldrb	r4, [r2, #1]!
   16ee8:	b	16ed4 <ftello64@plt+0x5c74>
   16eec:	movw	r3, #39424	; 0x9a00
   16ef0:	movt	r3, #1
   16ef4:	mov	r2, #85	; 0x55
   16ef8:	movw	r1, #39436	; 0x9a0c
   16efc:	movt	r1, #1
   16f00:	movw	r0, #39452	; 0x9a1c
   16f04:	movt	r0, #1
   16f08:	bl	11254 <__assert_fail@plt>
   16f0c:	cmp	r4, #45	; 0x2d
   16f10:	moveq	r4, #4
   16f14:	beq	170a8 <ftello64@plt+0x5e48>
   16f18:	mov	r3, #0
   16f1c:	mov	r2, r7
   16f20:	mov	r1, r6
   16f24:	mov	r0, r5
   16f28:	bl	10fd8 <__strtoull_internal@plt>
   16f2c:	strd	r0, [sp]
   16f30:	ldr	r7, [r6]
   16f34:	cmp	r7, r5
   16f38:	beq	16f5c <ftello64@plt+0x5cfc>
   16f3c:	ldr	r3, [r8]
   16f40:	cmp	r3, #0
   16f44:	beq	17080 <ftello64@plt+0x5e20>
   16f48:	cmp	r3, #34	; 0x22
   16f4c:	moveq	r4, #1
   16f50:	beq	17084 <ftello64@plt+0x5e24>
   16f54:	mov	r4, #4
   16f58:	b	170a8 <ftello64@plt+0x5e48>
   16f5c:	ldr	r3, [sp, #48]	; 0x30
   16f60:	cmp	r3, #0
   16f64:	beq	173c0 <ftello64@plt+0x6160>
   16f68:	ldrb	r1, [r5]
   16f6c:	cmp	r1, #0
   16f70:	moveq	r4, #4
   16f74:	beq	170a8 <ftello64@plt+0x5e48>
   16f78:	mov	r0, r3
   16f7c:	bl	11140 <strchr@plt>
   16f80:	cmp	r0, #0
   16f84:	beq	173c8 <ftello64@plt+0x6168>
   16f88:	mov	r2, #1
   16f8c:	mov	r3, #0
   16f90:	strd	r2, [sp]
   16f94:	ldrb	r5, [r7]
   16f98:	mov	r4, #0
   16f9c:	mov	r1, r5
   16fa0:	ldr	r0, [sp, #48]	; 0x30
   16fa4:	bl	11140 <strchr@plt>
   16fa8:	cmp	r0, #0
   16fac:	beq	170c4 <ftello64@plt+0x5e64>
   16fb0:	sub	r3, r5, #69	; 0x45
   16fb4:	cmp	r3, #47	; 0x2f
   16fb8:	ldrls	pc, [pc, r3, lsl #2]
   16fbc:	b	17210 <ftello64@plt+0x5fb0>
   16fc0:	ldrdeq	r7, [r1], -r4
   16fc4:	andeq	r7, r1, r0, lsl r2
   16fc8:	ldrdeq	r7, [r1], -r4
   16fcc:	andeq	r7, r1, r0, lsl r2
   16fd0:	andeq	r7, r1, r0, lsl r2
   16fd4:	andeq	r7, r1, r0, lsl r2
   16fd8:	ldrdeq	r7, [r1], -r4
   16fdc:	andeq	r7, r1, r0, lsl r2
   16fe0:	ldrdeq	r7, [r1], -r4
   16fe4:	andeq	r7, r1, r0, lsl r2
   16fe8:	andeq	r7, r1, r0, lsl r2
   16fec:	ldrdeq	r7, [r1], -r4
   16ff0:	andeq	r7, r1, r0, lsl r2
   16ff4:	andeq	r7, r1, r0, lsl r2
   16ff8:	andeq	r7, r1, r0, lsl r2
   16ffc:	ldrdeq	r7, [r1], -r4
   17000:	andeq	r7, r1, r0, lsl r2
   17004:	andeq	r7, r1, r0, lsl r2
   17008:	andeq	r7, r1, r0, lsl r2
   1700c:	andeq	r7, r1, r0, lsl r2
   17010:	ldrdeq	r7, [r1], -r4
   17014:	ldrdeq	r7, [r1], -r4
   17018:	andeq	r7, r1, r0, lsl r2
   1701c:	andeq	r7, r1, r0, lsl r2
   17020:	andeq	r7, r1, r0, lsl r2
   17024:	andeq	r7, r1, r0, lsl r2
   17028:	andeq	r7, r1, r0, lsl r2
   1702c:	andeq	r7, r1, r0, lsl r2
   17030:	andeq	r7, r1, r0, lsl r2
   17034:	andeq	r7, r1, r0, lsl r2
   17038:	andeq	r7, r1, r0, lsl r2
   1703c:	andeq	r7, r1, r0, lsl r2
   17040:	andeq	r7, r1, r0, lsl r2
   17044:	andeq	r7, r1, r0, lsl r2
   17048:	ldrdeq	r7, [r1], -r4
   1704c:	andeq	r7, r1, r0, lsl r2
   17050:	andeq	r7, r1, r0, lsl r2
   17054:	andeq	r7, r1, r0, lsl r2
   17058:	ldrdeq	r7, [r1], -r4
   1705c:	andeq	r7, r1, r0, lsl r2
   17060:	ldrdeq	r7, [r1], -r4
   17064:	andeq	r7, r1, r0, lsl r2
   17068:	andeq	r7, r1, r0, lsl r2
   1706c:	andeq	r7, r1, r0, lsl r2
   17070:	andeq	r7, r1, r0, lsl r2
   17074:	andeq	r7, r1, r0, lsl r2
   17078:	andeq	r7, r1, r0, lsl r2
   1707c:	ldrdeq	r7, [r1], -r4
   17080:	mov	r4, #0
   17084:	ldr	r3, [sp, #48]	; 0x30
   17088:	cmp	r3, #0
   1708c:	strdeq	r0, [r9]
   17090:	beq	170a8 <ftello64@plt+0x5e48>
   17094:	ldrb	r5, [r7]
   17098:	cmp	r5, #0
   1709c:	bne	16f9c <ftello64@plt+0x5d3c>
   170a0:	ldrd	r2, [sp]
   170a4:	strd	r2, [r9]
   170a8:	mov	r0, r4
   170ac:	add	sp, sp, #20
   170b0:	ldrd	r4, [sp]
   170b4:	ldrd	r6, [sp, #8]
   170b8:	ldrd	r8, [sp, #16]
   170bc:	add	sp, sp, #24
   170c0:	pop	{pc}		; (ldr pc, [sp], #4)
   170c4:	ldrd	r2, [sp]
   170c8:	strd	r2, [r9]
   170cc:	orr	r4, r4, #2
   170d0:	b	170a8 <ftello64@plt+0x5e48>
   170d4:	mov	r1, #48	; 0x30
   170d8:	ldr	r0, [sp, #48]	; 0x30
   170dc:	bl	11140 <strchr@plt>
   170e0:	cmp	r0, #0
   170e4:	beq	1721c <ftello64@plt+0x5fbc>
   170e8:	ldrb	r3, [r7, #1]
   170ec:	cmp	r3, #68	; 0x44
   170f0:	beq	17228 <ftello64@plt+0x5fc8>
   170f4:	cmp	r3, #105	; 0x69
   170f8:	beq	171f8 <ftello64@plt+0x5f98>
   170fc:	cmp	r3, #66	; 0x42
   17100:	moveq	r7, #2
   17104:	movne	r7, #1
   17108:	moveq	r1, #1000	; 0x3e8
   1710c:	movne	r1, #1024	; 0x400
   17110:	sub	r5, r5, #66	; 0x42
   17114:	cmp	r5, #53	; 0x35
   17118:	ldrls	pc, [pc, r5, lsl #2]
   1711c:	b	1738c <ftello64@plt+0x612c>
   17120:	andeq	r7, r1, ip, ror r2
   17124:	andeq	r7, r1, ip, lsl #7
   17128:	andeq	r7, r1, ip, lsl #7
   1712c:	andeq	r7, r1, r4, asr #5
   17130:	andeq	r7, r1, ip, lsl #7
   17134:	ldrdeq	r7, [r1], -r4
   17138:	andeq	r7, r1, ip, lsl #7
   1713c:	andeq	r7, r1, ip, lsl #7
   17140:	andeq	r7, r1, ip, lsl #7
   17144:	andeq	r7, r1, r4, ror #5
   17148:	andeq	r7, r1, ip, lsl #7
   1714c:	strdeq	r7, [r1], -r4
   17150:	andeq	r7, r1, ip, lsl #7
   17154:	andeq	r7, r1, ip, lsl #7
   17158:	andeq	r7, r1, r4, lsl #6
   1715c:	andeq	r7, r1, ip, lsl #7
   17160:	andeq	r7, r1, ip, lsl #7
   17164:	andeq	r7, r1, ip, lsl #7
   17168:	andeq	r7, r1, r4, lsl r3
   1716c:	andeq	r7, r1, ip, lsl #7
   17170:	andeq	r7, r1, ip, lsl #7
   17174:	andeq	r7, r1, ip, lsl #7
   17178:	andeq	r7, r1, ip, lsl #7
   1717c:	andeq	r7, r1, ip, ror #6
   17180:	andeq	r7, r1, ip, ror r3
   17184:	andeq	r7, r1, ip, lsl #7
   17188:	andeq	r7, r1, ip, lsl #7
   1718c:	andeq	r7, r1, ip, lsl #7
   17190:	andeq	r7, r1, ip, lsl #7
   17194:	andeq	r7, r1, ip, lsl #7
   17198:	andeq	r7, r1, ip, lsl #7
   1719c:	andeq	r7, r1, ip, lsl #7
   171a0:	andeq	r7, r1, r4, lsr r2
   171a4:	muleq	r1, ip, r3
   171a8:	andeq	r7, r1, ip, lsl #7
   171ac:	andeq	r7, r1, ip, lsl #7
   171b0:	andeq	r7, r1, ip, lsl #7
   171b4:	ldrdeq	r7, [r1], -r4
   171b8:	andeq	r7, r1, ip, lsl #7
   171bc:	andeq	r7, r1, ip, lsl #7
   171c0:	andeq	r7, r1, ip, lsl #7
   171c4:	andeq	r7, r1, r4, ror #5
   171c8:	andeq	r7, r1, ip, lsl #7
   171cc:	strdeq	r7, [r1], -r4
   171d0:	andeq	r7, r1, ip, lsl #7
   171d4:	andeq	r7, r1, ip, lsl #7
   171d8:	andeq	r7, r1, ip, lsl #7
   171dc:	andeq	r7, r1, ip, lsl #7
   171e0:	andeq	r7, r1, ip, lsl #7
   171e4:	andeq	r7, r1, ip, lsl #7
   171e8:	andeq	r7, r1, r4, lsl r3
   171ec:	andeq	r7, r1, ip, lsl #7
   171f0:	andeq	r7, r1, ip, lsl #7
   171f4:	andeq	r7, r1, r4, lsr #6
   171f8:	ldrb	r3, [r7, #2]
   171fc:	cmp	r3, #66	; 0x42
   17200:	movne	r7, #1
   17204:	moveq	r7, #3
   17208:	mov	r1, #1024	; 0x400
   1720c:	b	17110 <ftello64@plt+0x5eb0>
   17210:	mov	r7, #1
   17214:	mov	r1, #1024	; 0x400
   17218:	b	17110 <ftello64@plt+0x5eb0>
   1721c:	mov	r7, #1
   17220:	mov	r1, #1024	; 0x400
   17224:	b	17110 <ftello64@plt+0x5eb0>
   17228:	mov	r7, #2
   1722c:	mov	r1, #1000	; 0x3e8
   17230:	b	17110 <ftello64@plt+0x5eb0>
   17234:	ldr	r3, [sp]
   17238:	ldr	ip, [sp, #4]
   1723c:	lsl	r2, ip, #9
   17240:	orr	r2, r2, r3, lsr #23
   17244:	lsl	r3, r3, #9
   17248:	mov	r0, #0
   1724c:	mov	r1, r0
   17250:	lsr	r0, ip, #23
   17254:	orrs	r1, r0, r1
   17258:	streq	r3, [sp]
   1725c:	streq	r2, [sp, #4]
   17260:	moveq	r0, #0
   17264:	beq	173a0 <ftello64@plt+0x6140>
   17268:	mvn	r2, #0
   1726c:	mvn	r3, #0
   17270:	strd	r2, [sp]
   17274:	mov	r0, #1
   17278:	b	173a0 <ftello64@plt+0x6140>
   1727c:	ldr	r3, [sp]
   17280:	ldr	ip, [sp, #4]
   17284:	lsl	r2, ip, #10
   17288:	orr	r2, r2, r3, lsr #22
   1728c:	lsl	r3, r3, #10
   17290:	mov	r0, #0
   17294:	mov	r1, r0
   17298:	lsr	r0, ip, #22
   1729c:	orrs	r1, r0, r1
   172a0:	streq	r3, [sp]
   172a4:	streq	r2, [sp, #4]
   172a8:	moveq	r0, #0
   172ac:	beq	173a0 <ftello64@plt+0x6140>
   172b0:	mvn	r2, #0
   172b4:	mvn	r3, #0
   172b8:	strd	r2, [sp]
   172bc:	mov	r0, #1
   172c0:	b	173a0 <ftello64@plt+0x6140>
   172c4:	mov	r2, #6
   172c8:	mov	r0, sp
   172cc:	bl	16d5c <ftello64@plt+0x5afc>
   172d0:	b	173a0 <ftello64@plt+0x6140>
   172d4:	mov	r2, #3
   172d8:	mov	r0, sp
   172dc:	bl	16d5c <ftello64@plt+0x5afc>
   172e0:	b	173a0 <ftello64@plt+0x6140>
   172e4:	mov	r2, #1
   172e8:	mov	r0, sp
   172ec:	bl	16d5c <ftello64@plt+0x5afc>
   172f0:	b	173a0 <ftello64@plt+0x6140>
   172f4:	mov	r2, #2
   172f8:	mov	r0, sp
   172fc:	bl	16d5c <ftello64@plt+0x5afc>
   17300:	b	173a0 <ftello64@plt+0x6140>
   17304:	mov	r2, #5
   17308:	mov	r0, sp
   1730c:	bl	16d5c <ftello64@plt+0x5afc>
   17310:	b	173a0 <ftello64@plt+0x6140>
   17314:	mov	r2, #4
   17318:	mov	r0, sp
   1731c:	bl	16d5c <ftello64@plt+0x5afc>
   17320:	b	173a0 <ftello64@plt+0x6140>
   17324:	ldr	r3, [sp]
   17328:	ldr	r2, [sp, #4]
   1732c:	adds	r3, r3, r3
   17330:	adc	r2, r2, r2
   17334:	mov	r1, #0
   17338:	mov	r0, r1
   1733c:	ldr	r1, [sp, #4]
   17340:	lsr	r1, r1, #31
   17344:	orrs	r1, r1, r0
   17348:	streq	r3, [sp]
   1734c:	streq	r2, [sp, #4]
   17350:	moveq	r0, #0
   17354:	beq	173a0 <ftello64@plt+0x6140>
   17358:	mvn	r2, #0
   1735c:	mvn	r3, #0
   17360:	strd	r2, [sp]
   17364:	mov	r0, #1
   17368:	b	173a0 <ftello64@plt+0x6140>
   1736c:	mov	r2, #8
   17370:	mov	r0, sp
   17374:	bl	16d5c <ftello64@plt+0x5afc>
   17378:	b	173a0 <ftello64@plt+0x6140>
   1737c:	mov	r2, #7
   17380:	mov	r0, sp
   17384:	bl	16d5c <ftello64@plt+0x5afc>
   17388:	b	173a0 <ftello64@plt+0x6140>
   1738c:	ldrd	r2, [sp]
   17390:	strd	r2, [r9]
   17394:	orr	r4, r4, #2
   17398:	b	170a8 <ftello64@plt+0x5e48>
   1739c:	mov	r0, #0
   173a0:	orr	r4, r4, r0
   173a4:	ldr	r3, [r6]
   173a8:	add	r2, r3, r7
   173ac:	str	r2, [r6]
   173b0:	ldrb	r3, [r3, r7]
   173b4:	cmp	r3, #0
   173b8:	orrne	r4, r4, #2
   173bc:	b	170a0 <ftello64@plt+0x5e40>
   173c0:	mov	r4, #4
   173c4:	b	170a8 <ftello64@plt+0x5e48>
   173c8:	mov	r4, #4
   173cc:	b	170a8 <ftello64@plt+0x5e48>
   173d0:	strd	r4, [sp, #-16]!
   173d4:	str	r6, [sp, #8]
   173d8:	str	lr, [sp, #12]
   173dc:	cmp	r1, #0
   173e0:	cmpne	r0, #0
   173e4:	beq	17420 <ftello64@plt+0x61c0>
   173e8:	mov	r2, r0
   173ec:	mov	r3, r1
   173f0:	umull	r4, r5, r0, r1
   173f4:	adds	r1, r5, #0
   173f8:	movne	r1, #1
   173fc:	cmp	r4, #0
   17400:	movlt	r1, #1
   17404:	cmp	r1, #0
   17408:	beq	17428 <ftello64@plt+0x61c8>
   1740c:	bl	1114c <__errno_location@plt>
   17410:	mov	r3, #12
   17414:	str	r3, [r0]
   17418:	mov	r0, #0
   1741c:	b	17434 <ftello64@plt+0x61d4>
   17420:	mov	r3, #1
   17424:	mov	r2, r3
   17428:	mov	r1, r3
   1742c:	mov	r0, r2
   17430:	bl	10f60 <calloc@plt>
   17434:	ldrd	r4, [sp]
   17438:	ldr	r6, [sp, #8]
   1743c:	add	sp, sp, #12
   17440:	pop	{pc}		; (ldr pc, [sp], #4)
   17444:	str	r4, [sp, #-8]!
   17448:	str	lr, [sp, #4]
   1744c:	cmp	r0, #0
   17450:	beq	1746c <ftello64@plt+0x620c>
   17454:	bge	17470 <ftello64@plt+0x6210>
   17458:	bl	1114c <__errno_location@plt>
   1745c:	mov	r3, #12
   17460:	str	r3, [r0]
   17464:	mov	r0, #0
   17468:	b	17474 <ftello64@plt+0x6214>
   1746c:	mov	r0, #1
   17470:	bl	110d4 <malloc@plt>
   17474:	ldr	r4, [sp]
   17478:	add	sp, sp, #4
   1747c:	pop	{pc}		; (ldr pc, [sp], #4)
   17480:	str	r4, [sp, #-8]!
   17484:	str	lr, [sp, #4]
   17488:	cmp	r0, #0
   1748c:	beq	174b0 <ftello64@plt+0x6250>
   17490:	cmp	r1, #0
   17494:	beq	174bc <ftello64@plt+0x625c>
   17498:	cmp	r1, #0
   1749c:	blt	174c8 <ftello64@plt+0x6268>
   174a0:	bl	11038 <realloc@plt>
   174a4:	ldr	r4, [sp]
   174a8:	add	sp, sp, #4
   174ac:	pop	{pc}		; (ldr pc, [sp], #4)
   174b0:	mov	r0, r1
   174b4:	bl	17444 <ftello64@plt+0x61e4>
   174b8:	b	174a4 <ftello64@plt+0x6244>
   174bc:	bl	17618 <ftello64@plt+0x63b8>
   174c0:	mov	r0, #0
   174c4:	b	174a4 <ftello64@plt+0x6244>
   174c8:	bl	1114c <__errno_location@plt>
   174cc:	mov	r3, #12
   174d0:	str	r3, [r0]
   174d4:	mov	r0, #0
   174d8:	b	174a4 <ftello64@plt+0x6244>
   174dc:	strd	r4, [sp, #-16]!
   174e0:	str	r6, [sp, #8]
   174e4:	str	lr, [sp, #12]
   174e8:	mov	r5, r0
   174ec:	bl	110a4 <__fpending@plt>
   174f0:	mov	r6, r0
   174f4:	ldr	r4, [r5]
   174f8:	and	r4, r4, #32
   174fc:	mov	r0, r5
   17500:	bl	127c8 <ftello64@plt+0x1568>
   17504:	cmp	r4, #0
   17508:	bne	1753c <ftello64@plt+0x62dc>
   1750c:	cmp	r0, #0
   17510:	beq	1752c <ftello64@plt+0x62cc>
   17514:	cmp	r6, #0
   17518:	bne	17558 <ftello64@plt+0x62f8>
   1751c:	bl	1114c <__errno_location@plt>
   17520:	ldr	r0, [r0]
   17524:	subs	r0, r0, #9
   17528:	mvnne	r0, #0
   1752c:	ldrd	r4, [sp]
   17530:	ldr	r6, [sp, #8]
   17534:	add	sp, sp, #12
   17538:	pop	{pc}		; (ldr pc, [sp], #4)
   1753c:	cmp	r0, #0
   17540:	bne	17560 <ftello64@plt+0x6300>
   17544:	bl	1114c <__errno_location@plt>
   17548:	mov	r3, #0
   1754c:	str	r3, [r0]
   17550:	mvn	r0, #0
   17554:	b	1752c <ftello64@plt+0x62cc>
   17558:	mvn	r0, #0
   1755c:	b	1752c <ftello64@plt+0x62cc>
   17560:	mvn	r0, #0
   17564:	b	1752c <ftello64@plt+0x62cc>
   17568:	strd	r4, [sp, #-16]!
   1756c:	str	r6, [sp, #8]
   17570:	str	lr, [sp, #12]
   17574:	mov	r5, r1
   17578:	bl	11200 <fopen64@plt>
   1757c:	subs	r4, r0, #0
   17580:	beq	17594 <ftello64@plt+0x6334>
   17584:	mov	r0, r4
   17588:	bl	11188 <fileno@plt>
   1758c:	cmp	r0, #2
   17590:	bls	175a8 <ftello64@plt+0x6348>
   17594:	mov	r0, r4
   17598:	ldrd	r4, [sp]
   1759c:	ldr	r6, [sp, #8]
   175a0:	add	sp, sp, #12
   175a4:	pop	{pc}		; (ldr pc, [sp], #4)
   175a8:	bl	1886c <ftello64@plt+0x760c>
   175ac:	subs	r6, r0, #0
   175b0:	blt	175f8 <ftello64@plt+0x6398>
   175b4:	mov	r0, r4
   175b8:	bl	127c8 <ftello64@plt+0x1568>
   175bc:	cmp	r0, #0
   175c0:	bne	175d8 <ftello64@plt+0x6378>
   175c4:	mov	r1, r5
   175c8:	mov	r0, r6
   175cc:	bl	10f54 <fdopen@plt>
   175d0:	subs	r4, r0, #0
   175d4:	bne	17594 <ftello64@plt+0x6334>
   175d8:	bl	1114c <__errno_location@plt>
   175dc:	mov	r4, r0
   175e0:	ldr	r5, [r0]
   175e4:	mov	r0, r6
   175e8:	bl	11248 <close@plt>
   175ec:	str	r5, [r4]
   175f0:	mov	r4, #0
   175f4:	b	17594 <ftello64@plt+0x6334>
   175f8:	bl	1114c <__errno_location@plt>
   175fc:	mov	r5, r0
   17600:	ldr	r6, [r0]
   17604:	mov	r0, r4
   17608:	bl	127c8 <ftello64@plt+0x1568>
   1760c:	str	r6, [r5]
   17610:	mov	r4, #0
   17614:	b	17594 <ftello64@plt+0x6334>
   17618:	strd	r4, [sp, #-12]!
   1761c:	str	lr, [sp, #8]
   17620:	sub	sp, sp, #12
   17624:	mov	r5, r0
   17628:	bl	1114c <__errno_location@plt>
   1762c:	mov	r4, r0
   17630:	ldr	r3, [r0]
   17634:	str	r3, [sp]
   17638:	str	r3, [sp, #4]
   1763c:	mov	r3, #0
   17640:	str	r3, [r0]
   17644:	mov	r0, r5
   17648:	bl	10fa8 <free@plt>
   1764c:	ldr	r3, [r4]
   17650:	clz	r3, r3
   17654:	lsr	r3, r3, #5
   17658:	add	r2, sp, #8
   1765c:	add	r3, r2, r3, lsl #2
   17660:	ldr	r3, [r3, #-8]
   17664:	str	r3, [r4]
   17668:	add	sp, sp, #12
   1766c:	ldrd	r4, [sp]
   17670:	add	sp, sp, #8
   17674:	pop	{pc}		; (ldr pc, [sp], #4)
   17678:	ror	r0, r0, #3
   1767c:	udiv	r3, r0, r1
   17680:	mls	r0, r3, r1, r0
   17684:	bx	lr
   17688:	cmp	r1, r0
   1768c:	movne	r0, #0
   17690:	moveq	r0, #1
   17694:	bx	lr
   17698:	ldr	r2, [r0, #20]
   1769c:	movw	r3, #39492	; 0x9a44
   176a0:	movt	r3, #1
   176a4:	cmp	r2, r3
   176a8:	beq	17744 <ftello64@plt+0x64e4>
   176ac:	vldr	s15, [r2, #8]
   176b0:	vldr	s14, [pc, #148]	; 1774c <ftello64@plt+0x64ec>
   176b4:	vcmpe.f32	s15, s14
   176b8:	vmrs	APSR_nzcv, fpscr
   176bc:	ble	1771c <ftello64@plt+0x64bc>
   176c0:	vldr	s14, [pc, #136]	; 17750 <ftello64@plt+0x64f0>
   176c4:	vcmpe.f32	s15, s14
   176c8:	vmrs	APSR_nzcv, fpscr
   176cc:	bpl	1771c <ftello64@plt+0x64bc>
   176d0:	vldr	s13, [r2, #12]
   176d4:	vldr	s14, [pc, #120]	; 17754 <ftello64@plt+0x64f4>
   176d8:	vcmpe.f32	s13, s14
   176dc:	vmrs	APSR_nzcv, fpscr
   176e0:	ble	1771c <ftello64@plt+0x64bc>
   176e4:	vldr	s14, [r2]
   176e8:	vcmpe.f32	s14, #0.0
   176ec:	vmrs	APSR_nzcv, fpscr
   176f0:	blt	1771c <ftello64@plt+0x64bc>
   176f4:	vldr	s13, [pc, #80]	; 1774c <ftello64@plt+0x64ec>
   176f8:	vadd.f32	s14, s14, s13
   176fc:	vldr	s13, [r2, #4]
   17700:	vcmpe.f32	s14, s13
   17704:	vmrs	APSR_nzcv, fpscr
   17708:	bpl	1771c <ftello64@plt+0x64bc>
   1770c:	vldr	s12, [pc, #68]	; 17758 <ftello64@plt+0x64f8>
   17710:	vcmpe.f32	s13, s12
   17714:	vmrs	APSR_nzcv, fpscr
   17718:	bls	17730 <ftello64@plt+0x64d0>
   1771c:	movw	r3, #39492	; 0x9a44
   17720:	movt	r3, #1
   17724:	str	r3, [r0, #20]
   17728:	mov	r0, #0
   1772c:	bx	lr
   17730:	vcmpe.f32	s15, s14
   17734:	vmrs	APSR_nzcv, fpscr
   17738:	ble	1771c <ftello64@plt+0x64bc>
   1773c:	mov	r0, #1
   17740:	bx	lr
   17744:	mov	r0, #1
   17748:	bx	lr
   1774c:	stclcc	12, cr12, [ip, #820]	; 0x334
   17750:	svccc	0x00666666
   17754:	svccc	0x008ccccd
   17758:	svccc	0x00800000
   1775c:	ldrb	r3, [r1, #16]
   17760:	cmp	r3, #0
   17764:	bne	17790 <ftello64@plt+0x6530>
   17768:	vmov	s15, r0
   1776c:	vcvt.f32.u32	s15, s15
   17770:	vldr	s13, [r1, #8]
   17774:	vdiv.f32	s14, s15, s13
   17778:	vldr	s15, [pc, #224]	; 17860 <ftello64@plt+0x6600>
   1777c:	vcmpe.f32	s14, s15
   17780:	vmrs	APSR_nzcv, fpscr
   17784:	bge	17850 <ftello64@plt+0x65f0>
   17788:	vcvt.u32.f32	s15, s14
   1778c:	vmov	r0, s15
   17790:	cmp	r0, #10
   17794:	movcc	r0, #10
   17798:	orr	r0, r0, #1
   1779c:	cmn	r0, #1
   177a0:	beq	177b4 <ftello64@plt+0x6554>
   177a4:	push	{lr}		; (str lr, [sp, #-4]!)
   177a8:	movw	lr, #43691	; 0xaaab
   177ac:	movt	lr, #43690	; 0xaaaa
   177b0:	b	177dc <ftello64@plt+0x657c>
   177b4:	mov	r0, #0
   177b8:	bx	lr
   177bc:	mov	r3, #3
   177c0:	udiv	r2, r0, r3
   177c4:	mls	r3, r3, r2, r0
   177c8:	cmp	r3, #0
   177cc:	bne	1782c <ftello64@plt+0x65cc>
   177d0:	add	r0, r0, #2
   177d4:	cmn	r0, #1
   177d8:	beq	17858 <ftello64@plt+0x65f8>
   177dc:	cmp	r0, #9
   177e0:	bls	177bc <ftello64@plt+0x655c>
   177e4:	umull	r2, r3, lr, r0
   177e8:	lsr	r3, r3, #1
   177ec:	add	r3, r3, r3, lsl #1
   177f0:	cmp	r0, r3
   177f4:	beq	177d0 <ftello64@plt+0x6570>
   177f8:	mov	r1, #16
   177fc:	mov	r2, #9
   17800:	mov	r3, #3
   17804:	add	r2, r2, r1
   17808:	add	r3, r3, #2
   1780c:	cmp	r2, r0
   17810:	bcs	177c0 <ftello64@plt+0x6560>
   17814:	add	r1, r1, #8
   17818:	udiv	ip, r0, r3
   1781c:	mls	ip, r3, ip, r0
   17820:	cmp	ip, #0
   17824:	bne	17804 <ftello64@plt+0x65a4>
   17828:	b	177d0 <ftello64@plt+0x6570>
   1782c:	lsl	r2, r0, #2
   17830:	lsr	r3, r0, #30
   17834:	adds	r3, r3, #0
   17838:	movne	r3, #1
   1783c:	cmp	r2, #0
   17840:	movlt	r3, #1
   17844:	cmp	r3, #0
   17848:	movne	r0, #0
   1784c:	pop	{pc}		; (ldr pc, [sp], #4)
   17850:	mov	r0, #0
   17854:	bx	lr
   17858:	mov	r0, #0
   1785c:	b	1784c <ftello64@plt+0x65ec>
   17860:	svcmi	0x00800000
   17864:	str	r4, [sp, #-8]!
   17868:	str	lr, [sp, #4]
   1786c:	mov	r4, r0
   17870:	mov	r0, r1
   17874:	ldr	r3, [r4, #24]
   17878:	ldr	r1, [r4, #8]
   1787c:	blx	r3
   17880:	ldr	r3, [r4, #8]
   17884:	cmp	r3, r0
   17888:	bls	178a0 <ftello64@plt+0x6640>
   1788c:	ldr	r3, [r4]
   17890:	add	r0, r3, r0, lsl #3
   17894:	ldr	r4, [sp]
   17898:	add	sp, sp, #4
   1789c:	pop	{pc}		; (ldr pc, [sp], #4)
   178a0:	bl	1123c <abort@plt>
   178a4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   178a8:	strd	r6, [sp, #8]
   178ac:	strd	r8, [sp, #16]
   178b0:	strd	sl, [sp, #24]
   178b4:	str	lr, [sp, #32]
   178b8:	sub	sp, sp, #4
   178bc:	ldr	r7, [r1]
   178c0:	ldr	r3, [r1, #4]
   178c4:	cmp	r7, r3
   178c8:	bcs	17a20 <ftello64@plt+0x67c0>
   178cc:	mov	fp, r2
   178d0:	mov	r9, r1
   178d4:	mov	r6, r0
   178d8:	add	r7, r7, #8
   178dc:	mov	sl, #0
   178e0:	b	179b4 <ftello64@plt+0x6754>
   178e4:	str	r5, [r0]
   178e8:	ldr	r2, [r6, #12]
   178ec:	add	r2, r2, #1
   178f0:	str	r2, [r6, #12]
   178f4:	str	sl, [r4]
   178f8:	ldr	r2, [r6, #36]	; 0x24
   178fc:	str	r2, [r4, #4]
   17900:	str	r4, [r6, #36]	; 0x24
   17904:	mov	r4, r3
   17908:	cmp	r3, #0
   1790c:	beq	17940 <ftello64@plt+0x66e0>
   17910:	ldr	r5, [r4]
   17914:	mov	r1, r5
   17918:	mov	r0, r6
   1791c:	bl	17864 <ftello64@plt+0x6604>
   17920:	ldr	r3, [r4, #4]
   17924:	ldr	r2, [r0]
   17928:	cmp	r2, #0
   1792c:	beq	178e4 <ftello64@plt+0x6684>
   17930:	ldr	r2, [r0, #4]
   17934:	str	r2, [r4, #4]
   17938:	str	r4, [r0, #4]
   1793c:	b	17904 <ftello64@plt+0x66a4>
   17940:	ldr	r4, [r8, #-8]
   17944:	str	sl, [r8, #-4]
   17948:	cmp	fp, #0
   1794c:	bne	179a0 <ftello64@plt+0x6740>
   17950:	mov	r1, r4
   17954:	mov	r0, r6
   17958:	bl	17864 <ftello64@plt+0x6604>
   1795c:	mov	r5, r0
   17960:	ldr	r3, [r0]
   17964:	cmp	r3, #0
   17968:	beq	179ec <ftello64@plt+0x678c>
   1796c:	ldr	r0, [r6, #36]	; 0x24
   17970:	cmp	r0, #0
   17974:	beq	179d4 <ftello64@plt+0x6774>
   17978:	ldr	r3, [r0, #4]
   1797c:	str	r3, [r6, #36]	; 0x24
   17980:	str	r4, [r0]
   17984:	ldr	r3, [r5, #4]
   17988:	str	r3, [r0, #4]
   1798c:	str	r0, [r5, #4]
   17990:	str	sl, [r8, #-8]
   17994:	ldr	r3, [r9, #12]
   17998:	sub	r3, r3, #1
   1799c:	str	r3, [r9, #12]
   179a0:	add	r2, r7, #8
   179a4:	ldr	r3, [r9, #4]
   179a8:	cmp	r3, r7
   179ac:	bls	17a00 <ftello64@plt+0x67a0>
   179b0:	mov	r7, r2
   179b4:	mov	r8, r7
   179b8:	ldr	r3, [r7, #-8]
   179bc:	cmp	r3, #0
   179c0:	beq	179a0 <ftello64@plt+0x6740>
   179c4:	ldr	r4, [r7, #-4]
   179c8:	cmp	r4, #0
   179cc:	bne	17910 <ftello64@plt+0x66b0>
   179d0:	b	17940 <ftello64@plt+0x66e0>
   179d4:	mov	r0, #8
   179d8:	bl	17444 <ftello64@plt+0x61e4>
   179dc:	cmp	r0, #0
   179e0:	bne	17980 <ftello64@plt+0x6720>
   179e4:	mov	r0, fp
   179e8:	b	17a04 <ftello64@plt+0x67a4>
   179ec:	str	r4, [r0]
   179f0:	ldr	r3, [r6, #12]
   179f4:	add	r3, r3, #1
   179f8:	str	r3, [r6, #12]
   179fc:	b	17990 <ftello64@plt+0x6730>
   17a00:	mov	r0, #1
   17a04:	add	sp, sp, #4
   17a08:	ldrd	r4, [sp]
   17a0c:	ldrd	r6, [sp, #8]
   17a10:	ldrd	r8, [sp, #16]
   17a14:	ldrd	sl, [sp, #24]
   17a18:	add	sp, sp, #32
   17a1c:	pop	{pc}		; (ldr pc, [sp], #4)
   17a20:	mov	r0, #1
   17a24:	b	17a04 <ftello64@plt+0x67a4>
   17a28:	strd	r4, [sp, #-24]!	; 0xffffffe8
   17a2c:	strd	r6, [sp, #8]
   17a30:	str	r8, [sp, #16]
   17a34:	str	lr, [sp, #20]
   17a38:	mov	r6, r0
   17a3c:	mov	r5, r1
   17a40:	mov	r7, r2
   17a44:	mov	r8, r3
   17a48:	bl	17864 <ftello64@plt+0x6604>
   17a4c:	mov	r4, r0
   17a50:	str	r0, [r7]
   17a54:	ldr	r0, [r0]
   17a58:	cmp	r0, #0
   17a5c:	beq	17ad8 <ftello64@plt+0x6878>
   17a60:	cmp	r0, r5
   17a64:	beq	17aec <ftello64@plt+0x688c>
   17a68:	ldr	r3, [r6, #28]
   17a6c:	mov	r1, r0
   17a70:	mov	r0, r5
   17a74:	blx	r3
   17a78:	cmp	r0, #0
   17a7c:	bne	17aec <ftello64@plt+0x688c>
   17a80:	ldr	r0, [r4, #4]
   17a84:	cmp	r0, #0
   17a88:	beq	17ad8 <ftello64@plt+0x6878>
   17a8c:	ldr	r1, [r0]
   17a90:	cmp	r5, r1
   17a94:	beq	17ac8 <ftello64@plt+0x6868>
   17a98:	ldr	r3, [r6, #28]
   17a9c:	mov	r0, r5
   17aa0:	blx	r3
   17aa4:	cmp	r0, #0
   17aa8:	bne	17ac8 <ftello64@plt+0x6868>
   17aac:	ldr	r4, [r4, #4]
   17ab0:	ldr	r0, [r4, #4]
   17ab4:	cmp	r0, #0
   17ab8:	beq	17ad8 <ftello64@plt+0x6878>
   17abc:	ldr	r1, [r0]
   17ac0:	cmp	r1, r5
   17ac4:	bne	17a98 <ftello64@plt+0x6838>
   17ac8:	ldr	r3, [r4, #4]
   17acc:	ldr	r0, [r3]
   17ad0:	cmp	r8, #0
   17ad4:	bne	17b2c <ftello64@plt+0x68cc>
   17ad8:	ldrd	r4, [sp]
   17adc:	ldrd	r6, [sp, #8]
   17ae0:	ldr	r8, [sp, #16]
   17ae4:	add	sp, sp, #20
   17ae8:	pop	{pc}		; (ldr pc, [sp], #4)
   17aec:	ldr	r0, [r4]
   17af0:	cmp	r8, #0
   17af4:	beq	17ad8 <ftello64@plt+0x6878>
   17af8:	ldr	r1, [r4, #4]
   17afc:	cmp	r1, #0
   17b00:	moveq	r3, #0
   17b04:	streq	r3, [r4]
   17b08:	beq	17ad8 <ftello64@plt+0x6878>
   17b0c:	ldrd	r2, [r1]
   17b10:	strd	r2, [r4]
   17b14:	mov	r3, #0
   17b18:	str	r3, [r1]
   17b1c:	ldr	r3, [r6, #36]	; 0x24
   17b20:	str	r3, [r1, #4]
   17b24:	str	r1, [r6, #36]	; 0x24
   17b28:	b	17ad8 <ftello64@plt+0x6878>
   17b2c:	ldr	r2, [r3, #4]
   17b30:	str	r2, [r4, #4]
   17b34:	mov	r2, #0
   17b38:	str	r2, [r3]
   17b3c:	ldr	r2, [r6, #36]	; 0x24
   17b40:	str	r2, [r3, #4]
   17b44:	str	r3, [r6, #36]	; 0x24
   17b48:	b	17ad8 <ftello64@plt+0x6878>
   17b4c:	ldr	r0, [r0, #8]
   17b50:	bx	lr
   17b54:	ldr	r0, [r0, #12]
   17b58:	bx	lr
   17b5c:	ldr	r0, [r0, #16]
   17b60:	bx	lr
   17b64:	ldr	r2, [r0]
   17b68:	ldr	r3, [r0, #4]
   17b6c:	cmp	r2, r3
   17b70:	bcs	17be0 <ftello64@plt+0x6980>
   17b74:	add	r1, r2, #8
   17b78:	sub	ip, r3, #1
   17b7c:	sub	ip, ip, r2
   17b80:	bic	ip, ip, #7
   17b84:	add	r2, r2, #16
   17b88:	add	ip, ip, r2
   17b8c:	mov	r0, #0
   17b90:	b	17bac <ftello64@plt+0x694c>
   17b94:	mov	r2, #1
   17b98:	cmp	r0, r2
   17b9c:	movcc	r0, r2
   17ba0:	add	r1, r1, #8
   17ba4:	cmp	r1, ip
   17ba8:	beq	17bdc <ftello64@plt+0x697c>
   17bac:	ldr	r3, [r1, #-8]
   17bb0:	cmp	r3, #0
   17bb4:	beq	17ba0 <ftello64@plt+0x6940>
   17bb8:	ldr	r3, [r1, #-4]
   17bbc:	cmp	r3, #0
   17bc0:	beq	17b94 <ftello64@plt+0x6934>
   17bc4:	mov	r2, #1
   17bc8:	add	r2, r2, #1
   17bcc:	ldr	r3, [r3, #4]
   17bd0:	cmp	r3, #0
   17bd4:	bne	17bc8 <ftello64@plt+0x6968>
   17bd8:	b	17b98 <ftello64@plt+0x6938>
   17bdc:	bx	lr
   17be0:	mov	r0, #0
   17be4:	bx	lr
   17be8:	push	{lr}		; (str lr, [sp, #-4]!)
   17bec:	ldr	r2, [r0]
   17bf0:	ldr	r3, [r0, #4]
   17bf4:	cmp	r2, r3
   17bf8:	bcs	17c60 <ftello64@plt+0x6a00>
   17bfc:	add	r1, r2, #8
   17c00:	sub	ip, r3, #1
   17c04:	sub	ip, ip, r2
   17c08:	bic	ip, ip, #7
   17c0c:	add	r2, r2, #16
   17c10:	add	ip, ip, r2
   17c14:	mov	r2, #0
   17c18:	mov	lr, r2
   17c1c:	b	17c2c <ftello64@plt+0x69cc>
   17c20:	add	r1, r1, #8
   17c24:	cmp	r1, ip
   17c28:	beq	17c68 <ftello64@plt+0x6a08>
   17c2c:	ldr	r3, [r1, #-8]
   17c30:	cmp	r3, #0
   17c34:	beq	17c20 <ftello64@plt+0x69c0>
   17c38:	add	lr, lr, #1
   17c3c:	add	r2, r2, #1
   17c40:	ldr	r3, [r1, #-4]
   17c44:	cmp	r3, #0
   17c48:	beq	17c20 <ftello64@plt+0x69c0>
   17c4c:	add	r2, r2, #1
   17c50:	ldr	r3, [r3, #4]
   17c54:	cmp	r3, #0
   17c58:	bne	17c4c <ftello64@plt+0x69ec>
   17c5c:	b	17c20 <ftello64@plt+0x69c0>
   17c60:	mov	r2, #0
   17c64:	mov	lr, r2
   17c68:	ldr	r3, [r0, #12]
   17c6c:	cmp	r3, lr
   17c70:	movne	r0, #0
   17c74:	beq	17c7c <ftello64@plt+0x6a1c>
   17c78:	pop	{pc}		; (ldr pc, [sp], #4)
   17c7c:	ldr	r0, [r0, #16]
   17c80:	cmp	r0, r2
   17c84:	movne	r0, #0
   17c88:	moveq	r0, #1
   17c8c:	b	17c78 <ftello64@plt+0x6a18>
   17c90:	strd	r4, [sp, #-24]!	; 0xffffffe8
   17c94:	strd	r6, [sp, #8]
   17c98:	str	r8, [sp, #16]
   17c9c:	str	lr, [sp, #20]
   17ca0:	sub	sp, sp, #8
   17ca4:	mov	r6, r0
   17ca8:	mov	r4, r1
   17cac:	ldr	r5, [r0, #8]
   17cb0:	ldr	r7, [r0, #12]
   17cb4:	bl	17b64 <ftello64@plt+0x6904>
   17cb8:	mov	r8, r0
   17cbc:	ldr	r3, [r6, #16]
   17cc0:	movw	r2, #39512	; 0x9a58
   17cc4:	movt	r2, #1
   17cc8:	mov	r1, #1
   17ccc:	mov	r0, r4
   17cd0:	bl	11194 <__fprintf_chk@plt>
   17cd4:	mov	r3, r5
   17cd8:	movw	r2, #39536	; 0x9a70
   17cdc:	movt	r2, #1
   17ce0:	mov	r1, #1
   17ce4:	mov	r0, r4
   17ce8:	bl	11194 <__fprintf_chk@plt>
   17cec:	vmov	s15, r7
   17cf0:	vcvt.f64.u32	d6, s15
   17cf4:	vldr	d7, [pc, #92]	; 17d58 <ftello64@plt+0x6af8>
   17cf8:	vmul.f64	d6, d6, d7
   17cfc:	vmov	s15, r5
   17d00:	vcvt.f64.u32	d7, s15
   17d04:	vdiv.f64	d5, d6, d7
   17d08:	vstr	d5, [sp]
   17d0c:	mov	r3, r7
   17d10:	movw	r2, #39560	; 0x9a88
   17d14:	movt	r2, #1
   17d18:	mov	r1, #1
   17d1c:	mov	r0, r4
   17d20:	bl	11194 <__fprintf_chk@plt>
   17d24:	mov	r3, r8
   17d28:	movw	r2, #39596	; 0x9aac
   17d2c:	movt	r2, #1
   17d30:	mov	r1, #1
   17d34:	mov	r0, r4
   17d38:	bl	11194 <__fprintf_chk@plt>
   17d3c:	add	sp, sp, #8
   17d40:	ldrd	r4, [sp]
   17d44:	ldrd	r6, [sp, #8]
   17d48:	ldr	r8, [sp, #16]
   17d4c:	add	sp, sp, #20
   17d50:	pop	{pc}		; (ldr pc, [sp], #4)
   17d54:	nop	{0}
   17d58:	andeq	r0, r0, r0
   17d5c:	subsmi	r0, r9, r0
   17d60:	strd	r4, [sp, #-16]!
   17d64:	str	r6, [sp, #8]
   17d68:	str	lr, [sp, #12]
   17d6c:	mov	r6, r0
   17d70:	mov	r5, r1
   17d74:	bl	17864 <ftello64@plt+0x6604>
   17d78:	ldr	r1, [r0]
   17d7c:	cmp	r1, #0
   17d80:	beq	17dd4 <ftello64@plt+0x6b74>
   17d84:	mov	r4, r0
   17d88:	cmp	r1, r5
   17d8c:	beq	17dbc <ftello64@plt+0x6b5c>
   17d90:	ldr	r3, [r6, #28]
   17d94:	mov	r0, r5
   17d98:	blx	r3
   17d9c:	cmp	r0, #0
   17da0:	bne	17dbc <ftello64@plt+0x6b5c>
   17da4:	ldr	r4, [r4, #4]
   17da8:	cmp	r4, #0
   17dac:	beq	17dc0 <ftello64@plt+0x6b60>
   17db0:	ldr	r1, [r4]
   17db4:	cmp	r1, r5
   17db8:	bne	17d90 <ftello64@plt+0x6b30>
   17dbc:	ldr	r4, [r4]
   17dc0:	mov	r0, r4
   17dc4:	ldrd	r4, [sp]
   17dc8:	ldr	r6, [sp, #8]
   17dcc:	add	sp, sp, #12
   17dd0:	pop	{pc}		; (ldr pc, [sp], #4)
   17dd4:	mov	r4, r1
   17dd8:	b	17dc0 <ftello64@plt+0x6b60>
   17ddc:	ldr	r3, [r0, #16]
   17de0:	cmp	r3, #0
   17de4:	beq	17e3c <ftello64@plt+0x6bdc>
   17de8:	ldr	r2, [r0]
   17dec:	ldr	r1, [r0, #4]
   17df0:	cmp	r2, r1
   17df4:	bcs	17e30 <ftello64@plt+0x6bd0>
   17df8:	ldr	r0, [r2]
   17dfc:	cmp	r0, #0
   17e00:	bxne	lr
   17e04:	mov	r3, r2
   17e08:	sub	r1, r1, #1
   17e0c:	sub	r1, r1, r2
   17e10:	bic	r1, r1, #7
   17e14:	add	r2, r2, r1
   17e18:	cmp	r3, r2
   17e1c:	beq	17e30 <ftello64@plt+0x6bd0>
   17e20:	ldr	r0, [r3, #8]!
   17e24:	cmp	r0, #0
   17e28:	beq	17e18 <ftello64@plt+0x6bb8>
   17e2c:	bx	lr
   17e30:	str	r4, [sp, #-8]!
   17e34:	str	lr, [sp, #4]
   17e38:	bl	1123c <abort@plt>
   17e3c:	mov	r0, #0
   17e40:	bx	lr
   17e44:	strd	r4, [sp, #-16]!
   17e48:	str	r6, [sp, #8]
   17e4c:	str	lr, [sp, #12]
   17e50:	mov	r5, r0
   17e54:	mov	r4, r1
   17e58:	bl	17864 <ftello64@plt+0x6604>
   17e5c:	mov	r2, r0
   17e60:	mov	r3, r0
   17e64:	b	17e74 <ftello64@plt+0x6c14>
   17e68:	ldr	r3, [r3, #4]
   17e6c:	cmp	r3, #0
   17e70:	beq	17e90 <ftello64@plt+0x6c30>
   17e74:	ldr	r1, [r3]
   17e78:	cmp	r1, r4
   17e7c:	bne	17e68 <ftello64@plt+0x6c08>
   17e80:	ldr	r3, [r3, #4]
   17e84:	cmp	r3, #0
   17e88:	ldrne	r0, [r3]
   17e8c:	bne	17eb4 <ftello64@plt+0x6c54>
   17e90:	ldr	r3, [r5, #4]
   17e94:	add	r2, r2, #8
   17e98:	cmp	r3, r2
   17e9c:	bls	17eb0 <ftello64@plt+0x6c50>
   17ea0:	ldr	r0, [r2]
   17ea4:	cmp	r0, #0
   17ea8:	beq	17e94 <ftello64@plt+0x6c34>
   17eac:	b	17eb4 <ftello64@plt+0x6c54>
   17eb0:	mov	r0, #0
   17eb4:	ldrd	r4, [sp]
   17eb8:	ldr	r6, [sp, #8]
   17ebc:	add	sp, sp, #12
   17ec0:	pop	{pc}		; (ldr pc, [sp], #4)
   17ec4:	strd	r4, [sp, #-12]!
   17ec8:	str	lr, [sp, #8]
   17ecc:	ldr	r4, [r0]
   17ed0:	ldr	r3, [r0, #4]
   17ed4:	cmp	r4, r3
   17ed8:	bcs	17f40 <ftello64@plt+0x6ce0>
   17edc:	mov	r5, r0
   17ee0:	mov	r0, #0
   17ee4:	b	17ef8 <ftello64@plt+0x6c98>
   17ee8:	add	r4, r4, #8
   17eec:	ldr	r3, [r5, #4]
   17ef0:	cmp	r3, r4
   17ef4:	bls	17f34 <ftello64@plt+0x6cd4>
   17ef8:	ldr	r3, [r4]
   17efc:	cmp	r3, #0
   17f00:	beq	17ee8 <ftello64@plt+0x6c88>
   17f04:	cmp	r2, r0
   17f08:	bls	17f34 <ftello64@plt+0x6cd4>
   17f0c:	add	ip, r1, r0, lsl #2
   17f10:	mov	r3, r4
   17f14:	add	r0, r0, #1
   17f18:	ldr	lr, [r3]
   17f1c:	str	lr, [ip], #4
   17f20:	ldr	r3, [r3, #4]
   17f24:	cmp	r3, #0
   17f28:	beq	17ee8 <ftello64@plt+0x6c88>
   17f2c:	cmp	r2, r0
   17f30:	bne	17f14 <ftello64@plt+0x6cb4>
   17f34:	ldrd	r4, [sp]
   17f38:	add	sp, sp, #8
   17f3c:	pop	{pc}		; (ldr pc, [sp], #4)
   17f40:	mov	r0, #0
   17f44:	b	17f34 <ftello64@plt+0x6cd4>
   17f48:	strd	r4, [sp, #-32]!	; 0xffffffe0
   17f4c:	strd	r6, [sp, #8]
   17f50:	strd	r8, [sp, #16]
   17f54:	str	sl, [sp, #24]
   17f58:	str	lr, [sp, #28]
   17f5c:	ldr	r8, [r0]
   17f60:	ldr	r3, [r0, #4]
   17f64:	cmp	r8, r3
   17f68:	bcs	17fc8 <ftello64@plt+0x6d68>
   17f6c:	mov	r7, r2
   17f70:	mov	r6, r1
   17f74:	mov	r9, r0
   17f78:	mov	r5, #0
   17f7c:	b	17f90 <ftello64@plt+0x6d30>
   17f80:	add	r8, r8, #8
   17f84:	ldr	r3, [r9, #4]
   17f88:	cmp	r3, r8
   17f8c:	bls	17fcc <ftello64@plt+0x6d6c>
   17f90:	ldr	r3, [r8]
   17f94:	cmp	r3, #0
   17f98:	beq	17f80 <ftello64@plt+0x6d20>
   17f9c:	mov	r4, r8
   17fa0:	mov	r1, r7
   17fa4:	ldr	r0, [r4]
   17fa8:	blx	r6
   17fac:	cmp	r0, #0
   17fb0:	beq	17fcc <ftello64@plt+0x6d6c>
   17fb4:	add	r5, r5, #1
   17fb8:	ldr	r4, [r4, #4]
   17fbc:	cmp	r4, #0
   17fc0:	bne	17fa0 <ftello64@plt+0x6d40>
   17fc4:	b	17f80 <ftello64@plt+0x6d20>
   17fc8:	mov	r5, #0
   17fcc:	mov	r0, r5
   17fd0:	ldrd	r4, [sp]
   17fd4:	ldrd	r6, [sp, #8]
   17fd8:	ldrd	r8, [sp, #16]
   17fdc:	ldr	sl, [sp, #24]
   17fe0:	add	sp, sp, #28
   17fe4:	pop	{pc}		; (ldr pc, [sp], #4)
   17fe8:	ldrb	r2, [r0]
   17fec:	cmp	r2, #0
   17ff0:	beq	1801c <ftello64@plt+0x6dbc>
   17ff4:	mov	r3, #0
   17ff8:	rsb	r3, r3, r3, lsl #5
   17ffc:	add	r3, r3, r2
   18000:	udiv	r2, r3, r1
   18004:	mls	r3, r1, r2, r3
   18008:	ldrb	r2, [r0, #1]!
   1800c:	cmp	r2, #0
   18010:	bne	17ff8 <ftello64@plt+0x6d98>
   18014:	mov	r0, r3
   18018:	bx	lr
   1801c:	mov	r3, #0
   18020:	b	18014 <ftello64@plt+0x6db4>
   18024:	strd	r4, [sp, #-8]!
   18028:	movw	r3, #39492	; 0x9a44
   1802c:	movt	r3, #1
   18030:	ldrd	r4, [r3]
   18034:	strd	r4, [r0]
   18038:	ldrd	r4, [r3, #8]
   1803c:	strd	r4, [r0, #8]
   18040:	ldr	r3, [r3, #16]
   18044:	str	r3, [r0, #16]
   18048:	ldrd	r4, [sp]
   1804c:	add	sp, sp, #8
   18050:	bx	lr
   18054:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18058:	strd	r6, [sp, #8]
   1805c:	str	r8, [sp, #16]
   18060:	str	lr, [sp, #20]
   18064:	mov	r8, r0
   18068:	mov	r5, r1
   1806c:	subs	r7, r2, #0
   18070:	movw	r2, #30328	; 0x7678
   18074:	movt	r2, #1
   18078:	cmp	r7, #0
   1807c:	moveq	r7, r2
   18080:	subs	r6, r3, #0
   18084:	movw	r3, #30344	; 0x7688
   18088:	movt	r3, #1
   1808c:	cmp	r6, #0
   18090:	moveq	r6, r3
   18094:	mov	r0, #40	; 0x28
   18098:	bl	17444 <ftello64@plt+0x61e4>
   1809c:	subs	r4, r0, #0
   180a0:	beq	18120 <ftello64@plt+0x6ec0>
   180a4:	movw	r3, #39492	; 0x9a44
   180a8:	movt	r3, #1
   180ac:	cmp	r5, #0
   180b0:	moveq	r5, r3
   180b4:	str	r5, [r4, #20]
   180b8:	mov	r0, r4
   180bc:	bl	17698 <ftello64@plt+0x6438>
   180c0:	cmp	r0, #0
   180c4:	beq	18138 <ftello64@plt+0x6ed8>
   180c8:	mov	r1, r5
   180cc:	mov	r0, r8
   180d0:	bl	1775c <ftello64@plt+0x64fc>
   180d4:	str	r0, [r4, #8]
   180d8:	cmp	r0, #0
   180dc:	beq	18138 <ftello64@plt+0x6ed8>
   180e0:	mov	r1, #8
   180e4:	bl	173d0 <ftello64@plt+0x6170>
   180e8:	str	r0, [r4]
   180ec:	cmp	r0, #0
   180f0:	beq	18138 <ftello64@plt+0x6ed8>
   180f4:	ldr	r3, [r4, #8]
   180f8:	add	r0, r0, r3, lsl #3
   180fc:	str	r0, [r4, #4]
   18100:	mov	r3, #0
   18104:	str	r3, [r4, #12]
   18108:	str	r3, [r4, #16]
   1810c:	str	r7, [r4, #24]
   18110:	str	r6, [r4, #28]
   18114:	ldr	r2, [sp, #24]
   18118:	str	r2, [r4, #32]
   1811c:	str	r3, [r4, #36]	; 0x24
   18120:	mov	r0, r4
   18124:	ldrd	r4, [sp]
   18128:	ldrd	r6, [sp, #8]
   1812c:	ldr	r8, [sp, #16]
   18130:	add	sp, sp, #20
   18134:	pop	{pc}		; (ldr pc, [sp], #4)
   18138:	mov	r0, r4
   1813c:	bl	17618 <ftello64@plt+0x63b8>
   18140:	mov	r4, #0
   18144:	b	18120 <ftello64@plt+0x6ec0>
   18148:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1814c:	strd	r6, [sp, #8]
   18150:	str	r8, [sp, #16]
   18154:	str	lr, [sp, #20]
   18158:	mov	r5, r0
   1815c:	ldr	r6, [r0]
   18160:	ldr	r3, [r0, #4]
   18164:	cmp	r6, r3
   18168:	bcs	18200 <ftello64@plt+0x6fa0>
   1816c:	add	r6, r6, #8
   18170:	mov	r7, #0
   18174:	b	181e0 <ftello64@plt+0x6f80>
   18178:	str	r7, [r4]
   1817c:	ldr	r3, [r4, #4]
   18180:	ldr	r2, [r5, #36]	; 0x24
   18184:	str	r2, [r4, #4]
   18188:	str	r4, [r5, #36]	; 0x24
   1818c:	mov	r4, r3
   18190:	cmp	r3, #0
   18194:	beq	181b0 <ftello64@plt+0x6f50>
   18198:	ldr	r3, [r5, #32]
   1819c:	cmp	r3, #0
   181a0:	beq	18178 <ftello64@plt+0x6f18>
   181a4:	ldr	r0, [r4]
   181a8:	blx	r3
   181ac:	b	18178 <ftello64@plt+0x6f18>
   181b0:	ldr	r3, [r5, #32]
   181b4:	cmp	r3, #0
   181b8:	beq	181c4 <ftello64@plt+0x6f64>
   181bc:	ldr	r0, [r8, #-8]
   181c0:	blx	r3
   181c4:	str	r7, [r8, #-8]
   181c8:	str	r7, [r8, #-4]
   181cc:	add	r2, r6, #8
   181d0:	ldr	r3, [r5, #4]
   181d4:	cmp	r3, r6
   181d8:	bls	18200 <ftello64@plt+0x6fa0>
   181dc:	mov	r6, r2
   181e0:	mov	r8, r6
   181e4:	ldr	r3, [r6, #-8]
   181e8:	cmp	r3, #0
   181ec:	beq	181cc <ftello64@plt+0x6f6c>
   181f0:	ldr	r4, [r6, #-4]
   181f4:	cmp	r4, #0
   181f8:	bne	18198 <ftello64@plt+0x6f38>
   181fc:	b	181b0 <ftello64@plt+0x6f50>
   18200:	mov	r3, #0
   18204:	str	r3, [r5, #12]
   18208:	str	r3, [r5, #16]
   1820c:	ldrd	r4, [sp]
   18210:	ldrd	r6, [sp, #8]
   18214:	ldr	r8, [sp, #16]
   18218:	add	sp, sp, #20
   1821c:	pop	{pc}		; (ldr pc, [sp], #4)
   18220:	strd	r4, [sp, #-16]!
   18224:	str	r6, [sp, #8]
   18228:	str	lr, [sp, #12]
   1822c:	mov	r6, r0
   18230:	ldr	r3, [r0, #32]
   18234:	cmp	r3, #0
   18238:	beq	18298 <ftello64@plt+0x7038>
   1823c:	ldr	r3, [r0, #16]
   18240:	cmp	r3, #0
   18244:	beq	18298 <ftello64@plt+0x7038>
   18248:	ldr	r5, [r0]
   1824c:	ldr	r3, [r0, #4]
   18250:	cmp	r5, r3
   18254:	bcc	1826c <ftello64@plt+0x700c>
   18258:	b	182a8 <ftello64@plt+0x7048>
   1825c:	add	r5, r5, #8
   18260:	ldr	r3, [r6, #4]
   18264:	cmp	r3, r5
   18268:	bls	18298 <ftello64@plt+0x7038>
   1826c:	ldr	r3, [r5]
   18270:	cmp	r3, #0
   18274:	beq	1825c <ftello64@plt+0x6ffc>
   18278:	mov	r4, r5
   1827c:	ldr	r3, [r6, #32]
   18280:	ldr	r0, [r4]
   18284:	blx	r3
   18288:	ldr	r4, [r4, #4]
   1828c:	cmp	r4, #0
   18290:	bne	1827c <ftello64@plt+0x701c>
   18294:	b	1825c <ftello64@plt+0x6ffc>
   18298:	ldr	r5, [r6]
   1829c:	ldr	r3, [r6, #4]
   182a0:	cmp	r5, r3
   182a4:	bcc	182f8 <ftello64@plt+0x7098>
   182a8:	ldr	r0, [r6, #36]	; 0x24
   182ac:	cmp	r0, #0
   182b0:	beq	182c8 <ftello64@plt+0x7068>
   182b4:	ldr	r4, [r0, #4]
   182b8:	bl	17618 <ftello64@plt+0x63b8>
   182bc:	mov	r0, r4
   182c0:	cmp	r4, #0
   182c4:	bne	182b4 <ftello64@plt+0x7054>
   182c8:	ldr	r0, [r6]
   182cc:	bl	17618 <ftello64@plt+0x63b8>
   182d0:	mov	r0, r6
   182d4:	bl	17618 <ftello64@plt+0x63b8>
   182d8:	ldrd	r4, [sp]
   182dc:	ldr	r6, [sp, #8]
   182e0:	add	sp, sp, #12
   182e4:	pop	{pc}		; (ldr pc, [sp], #4)
   182e8:	add	r5, r5, #8
   182ec:	ldr	r3, [r6, #4]
   182f0:	cmp	r3, r5
   182f4:	bls	182a8 <ftello64@plt+0x7048>
   182f8:	ldr	r0, [r5, #4]
   182fc:	cmp	r0, #0
   18300:	beq	182e8 <ftello64@plt+0x7088>
   18304:	ldr	r4, [r0, #4]
   18308:	bl	17618 <ftello64@plt+0x63b8>
   1830c:	mov	r0, r4
   18310:	cmp	r4, #0
   18314:	bne	18304 <ftello64@plt+0x70a4>
   18318:	b	182e8 <ftello64@plt+0x7088>
   1831c:	strd	r4, [sp, #-12]!
   18320:	str	lr, [sp, #8]
   18324:	sub	sp, sp, #44	; 0x2c
   18328:	mov	r4, r0
   1832c:	mov	r0, r1
   18330:	ldr	r1, [r4, #20]
   18334:	bl	1775c <ftello64@plt+0x64fc>
   18338:	subs	r5, r0, #0
   1833c:	beq	18434 <ftello64@plt+0x71d4>
   18340:	ldr	r3, [r4, #8]
   18344:	cmp	r3, r5
   18348:	beq	1844c <ftello64@plt+0x71ec>
   1834c:	mov	r1, #8
   18350:	mov	r0, r5
   18354:	bl	173d0 <ftello64@plt+0x6170>
   18358:	str	r0, [sp]
   1835c:	cmp	r0, #0
   18360:	beq	18454 <ftello64@plt+0x71f4>
   18364:	str	r5, [sp, #8]
   18368:	add	r0, r0, r5, lsl #3
   1836c:	str	r0, [sp, #4]
   18370:	mov	r2, #0
   18374:	str	r2, [sp, #12]
   18378:	str	r2, [sp, #16]
   1837c:	ldr	r3, [r4, #20]
   18380:	str	r3, [sp, #20]
   18384:	ldr	r3, [r4, #24]
   18388:	str	r3, [sp, #24]
   1838c:	ldr	r3, [r4, #28]
   18390:	str	r3, [sp, #28]
   18394:	ldr	r3, [r4, #32]
   18398:	str	r3, [sp, #32]
   1839c:	ldr	r3, [r4, #36]	; 0x24
   183a0:	str	r3, [sp, #36]	; 0x24
   183a4:	mov	r1, r4
   183a8:	mov	r0, sp
   183ac:	bl	178a4 <ftello64@plt+0x6644>
   183b0:	subs	r5, r0, #0
   183b4:	bne	183fc <ftello64@plt+0x719c>
   183b8:	ldr	r3, [sp, #36]	; 0x24
   183bc:	str	r3, [r4, #36]	; 0x24
   183c0:	mov	r2, #1
   183c4:	mov	r1, sp
   183c8:	mov	r0, r4
   183cc:	bl	178a4 <ftello64@plt+0x6644>
   183d0:	cmp	r0, #0
   183d4:	beq	18430 <ftello64@plt+0x71d0>
   183d8:	mov	r2, #0
   183dc:	mov	r1, sp
   183e0:	mov	r0, r4
   183e4:	bl	178a4 <ftello64@plt+0x6644>
   183e8:	cmp	r0, #0
   183ec:	beq	18430 <ftello64@plt+0x71d0>
   183f0:	ldr	r0, [sp]
   183f4:	bl	17618 <ftello64@plt+0x63b8>
   183f8:	b	18438 <ftello64@plt+0x71d8>
   183fc:	ldr	r0, [r4]
   18400:	bl	17618 <ftello64@plt+0x63b8>
   18404:	ldr	r3, [sp]
   18408:	str	r3, [r4]
   1840c:	ldr	r3, [sp, #4]
   18410:	str	r3, [r4, #4]
   18414:	ldr	r3, [sp, #8]
   18418:	str	r3, [r4, #8]
   1841c:	ldr	r3, [sp, #12]
   18420:	str	r3, [r4, #12]
   18424:	ldr	r3, [sp, #36]	; 0x24
   18428:	str	r3, [r4, #36]	; 0x24
   1842c:	b	18438 <ftello64@plt+0x71d8>
   18430:	bl	1123c <abort@plt>
   18434:	mov	r5, #0
   18438:	mov	r0, r5
   1843c:	add	sp, sp, #44	; 0x2c
   18440:	ldrd	r4, [sp]
   18444:	add	sp, sp, #8
   18448:	pop	{pc}		; (ldr pc, [sp], #4)
   1844c:	mov	r5, #1
   18450:	b	18438 <ftello64@plt+0x71d8>
   18454:	mov	r5, #0
   18458:	b	18438 <ftello64@plt+0x71d8>
   1845c:	strd	r4, [sp, #-16]!
   18460:	str	r6, [sp, #8]
   18464:	str	lr, [sp, #12]
   18468:	sub	sp, sp, #8
   1846c:	subs	r5, r1, #0
   18470:	beq	184bc <ftello64@plt+0x725c>
   18474:	mov	r4, r0
   18478:	mov	r6, r2
   1847c:	mov	r3, #0
   18480:	add	r2, sp, #4
   18484:	mov	r1, r5
   18488:	bl	17a28 <ftello64@plt+0x67c8>
   1848c:	cmp	r0, #0
   18490:	beq	184c0 <ftello64@plt+0x7260>
   18494:	cmp	r6, #0
   18498:	moveq	r0, #0
   1849c:	beq	184a8 <ftello64@plt+0x7248>
   184a0:	str	r0, [r6]
   184a4:	mov	r0, #0
   184a8:	add	sp, sp, #8
   184ac:	ldrd	r4, [sp]
   184b0:	ldr	r6, [sp, #8]
   184b4:	add	sp, sp, #12
   184b8:	pop	{pc}		; (ldr pc, [sp], #4)
   184bc:	bl	1123c <abort@plt>
   184c0:	vldr	s15, [r4, #12]
   184c4:	vcvt.f32.u32	s14, s15
   184c8:	ldr	r3, [r4, #20]
   184cc:	vldr	s15, [r4, #8]
   184d0:	vcvt.f32.u32	s15, s15
   184d4:	vldr	s13, [r3, #8]
   184d8:	vmul.f32	s15, s15, s13
   184dc:	vcmpe.f32	s14, s15
   184e0:	vmrs	APSR_nzcv, fpscr
   184e4:	bgt	18534 <ftello64@plt+0x72d4>
   184e8:	ldr	r3, [sp, #4]
   184ec:	ldr	r2, [r3]
   184f0:	cmp	r2, #0
   184f4:	beq	185e0 <ftello64@plt+0x7380>
   184f8:	ldr	r0, [r4, #36]	; 0x24
   184fc:	cmp	r0, #0
   18500:	beq	185c8 <ftello64@plt+0x7368>
   18504:	ldr	r3, [r0, #4]
   18508:	str	r3, [r4, #36]	; 0x24
   1850c:	str	r5, [r0]
   18510:	ldr	r3, [sp, #4]
   18514:	ldr	r2, [r3, #4]
   18518:	str	r2, [r0, #4]
   1851c:	str	r0, [r3, #4]
   18520:	ldr	r3, [r4, #16]
   18524:	add	r3, r3, #1
   18528:	str	r3, [r4, #16]
   1852c:	mov	r0, #1
   18530:	b	184a8 <ftello64@plt+0x7248>
   18534:	mov	r0, r4
   18538:	bl	17698 <ftello64@plt+0x6438>
   1853c:	ldr	r3, [r4, #20]
   18540:	vldr	s13, [r3, #8]
   18544:	vldr	s15, [r4, #8]
   18548:	vcvt.f32.u32	s15, s15
   1854c:	vldr	s14, [r4, #12]
   18550:	vcvt.f32.u32	s14, s14
   18554:	vmul.f32	s12, s13, s15
   18558:	vcmpe.f32	s14, s12
   1855c:	vmrs	APSR_nzcv, fpscr
   18560:	ble	184e8 <ftello64@plt+0x7288>
   18564:	ldrb	r2, [r3, #16]
   18568:	cmp	r2, #0
   1856c:	vldr	s14, [r3, #12]
   18570:	vmul.f32	s15, s15, s14
   18574:	vmuleq.f32	s15, s15, s13
   18578:	vldr	s14, [pc, #132]	; 18604 <ftello64@plt+0x73a4>
   1857c:	vcmpe.f32	s15, s14
   18580:	vmrs	APSR_nzcv, fpscr
   18584:	mvnge	r0, #0
   18588:	bge	184a8 <ftello64@plt+0x7248>
   1858c:	vcvt.u32.f32	s15, s15
   18590:	vmov	r1, s15
   18594:	mov	r0, r4
   18598:	bl	1831c <ftello64@plt+0x70bc>
   1859c:	cmp	r0, #0
   185a0:	mvneq	r0, #0
   185a4:	beq	184a8 <ftello64@plt+0x7248>
   185a8:	mov	r3, #0
   185ac:	add	r2, sp, #4
   185b0:	mov	r1, r5
   185b4:	mov	r0, r4
   185b8:	bl	17a28 <ftello64@plt+0x67c8>
   185bc:	cmp	r0, #0
   185c0:	beq	184e8 <ftello64@plt+0x7288>
   185c4:	bl	1123c <abort@plt>
   185c8:	mov	r0, #8
   185cc:	bl	17444 <ftello64@plt+0x61e4>
   185d0:	cmp	r0, #0
   185d4:	mvneq	r0, #0
   185d8:	beq	184a8 <ftello64@plt+0x7248>
   185dc:	b	1850c <ftello64@plt+0x72ac>
   185e0:	str	r5, [r3]
   185e4:	ldr	r3, [r4, #16]
   185e8:	add	r3, r3, #1
   185ec:	str	r3, [r4, #16]
   185f0:	ldr	r3, [r4, #12]
   185f4:	add	r3, r3, #1
   185f8:	str	r3, [r4, #12]
   185fc:	mov	r0, #1
   18600:	b	184a8 <ftello64@plt+0x7248>
   18604:	svcmi	0x00800000
   18608:	str	r4, [sp, #-8]!
   1860c:	str	lr, [sp, #4]
   18610:	sub	sp, sp, #8
   18614:	mov	r4, r1
   18618:	add	r2, sp, #4
   1861c:	bl	1845c <ftello64@plt+0x71fc>
   18620:	cmn	r0, #1
   18624:	moveq	r0, #0
   18628:	beq	18638 <ftello64@plt+0x73d8>
   1862c:	cmp	r0, #0
   18630:	ldreq	r0, [sp, #4]
   18634:	movne	r0, r4
   18638:	add	sp, sp, #8
   1863c:	ldr	r4, [sp]
   18640:	add	sp, sp, #4
   18644:	pop	{pc}		; (ldr pc, [sp], #4)
   18648:	strd	r4, [sp, #-16]!
   1864c:	str	r6, [sp, #8]
   18650:	str	lr, [sp, #12]
   18654:	sub	sp, sp, #8
   18658:	mov	r4, r0
   1865c:	mov	r3, #1
   18660:	add	r2, sp, #4
   18664:	bl	17a28 <ftello64@plt+0x67c8>
   18668:	subs	r5, r0, #0
   1866c:	beq	1868c <ftello64@plt+0x742c>
   18670:	ldr	r3, [r4, #16]
   18674:	sub	r3, r3, #1
   18678:	str	r3, [r4, #16]
   1867c:	ldr	r3, [sp, #4]
   18680:	ldr	r3, [r3]
   18684:	cmp	r3, #0
   18688:	beq	186a4 <ftello64@plt+0x7444>
   1868c:	mov	r0, r5
   18690:	add	sp, sp, #8
   18694:	ldrd	r4, [sp]
   18698:	ldr	r6, [sp, #8]
   1869c:	add	sp, sp, #12
   186a0:	pop	{pc}		; (ldr pc, [sp], #4)
   186a4:	ldr	r3, [r4, #12]
   186a8:	sub	r3, r3, #1
   186ac:	str	r3, [r4, #12]
   186b0:	vmov	s15, r3
   186b4:	vcvt.f32.u32	s15, s15
   186b8:	ldr	r3, [r4, #20]
   186bc:	vldr	s14, [r4, #8]
   186c0:	vcvt.f32.u32	s14, s14
   186c4:	vldr	s13, [r3]
   186c8:	vmul.f32	s14, s14, s13
   186cc:	vcmpe.f32	s15, s14
   186d0:	vmrs	APSR_nzcv, fpscr
   186d4:	bpl	1868c <ftello64@plt+0x742c>
   186d8:	mov	r0, r4
   186dc:	bl	17698 <ftello64@plt+0x6438>
   186e0:	ldr	r3, [r4, #20]
   186e4:	vldr	s15, [r4, #8]
   186e8:	vcvt.f32.u32	s15, s15
   186ec:	vldr	s14, [r4, #12]
   186f0:	vcvt.f32.u32	s13, s14
   186f4:	vldr	s14, [r3]
   186f8:	vmul.f32	s14, s15, s14
   186fc:	vcmpe.f32	s13, s14
   18700:	vmrs	APSR_nzcv, fpscr
   18704:	bpl	1868c <ftello64@plt+0x742c>
   18708:	ldrb	r2, [r3, #16]
   1870c:	cmp	r2, #0
   18710:	vldr	s14, [r3, #4]
   18714:	vmuleq.f32	s15, s15, s14
   18718:	vldreq	s14, [r3, #8]
   1871c:	vmul.f32	s15, s15, s14
   18720:	vcvt.u32.f32	s15, s15
   18724:	vmov	r1, s15
   18728:	mov	r0, r4
   1872c:	bl	1831c <ftello64@plt+0x70bc>
   18730:	cmp	r0, #0
   18734:	bne	1868c <ftello64@plt+0x742c>
   18738:	ldr	r0, [r4, #36]	; 0x24
   1873c:	cmp	r0, #0
   18740:	beq	18758 <ftello64@plt+0x74f8>
   18744:	ldr	r6, [r0, #4]
   18748:	bl	17618 <ftello64@plt+0x63b8>
   1874c:	mov	r0, r6
   18750:	cmp	r6, #0
   18754:	bne	18744 <ftello64@plt+0x74e4>
   18758:	mov	r3, #0
   1875c:	str	r3, [r4, #36]	; 0x24
   18760:	b	1868c <ftello64@plt+0x742c>
   18764:	str	r4, [sp, #-8]!
   18768:	str	lr, [sp, #4]
   1876c:	bl	18648 <ftello64@plt+0x73e8>
   18770:	ldr	r4, [sp]
   18774:	add	sp, sp, #4
   18778:	pop	{pc}		; (ldr pc, [sp], #4)
   1877c:	str	r4, [sp, #-8]!
   18780:	str	lr, [sp, #4]
   18784:	mov	r0, #14
   18788:	bl	111f4 <nl_langinfo@plt>
   1878c:	cmp	r0, #0
   18790:	beq	187b4 <ftello64@plt+0x7554>
   18794:	ldrb	r2, [r0]
   18798:	movw	r3, #39620	; 0x9ac4
   1879c:	movt	r3, #1
   187a0:	cmp	r2, #0
   187a4:	moveq	r0, r3
   187a8:	ldr	r4, [sp]
   187ac:	add	sp, sp, #4
   187b0:	pop	{pc}		; (ldr pc, [sp], #4)
   187b4:	movw	r0, #39620	; 0x9ac4
   187b8:	movt	r0, #1
   187bc:	b	187a8 <ftello64@plt+0x7548>
   187c0:	strd	r4, [sp, #-20]!	; 0xffffffec
   187c4:	strd	r6, [sp, #8]
   187c8:	str	lr, [sp, #16]
   187cc:	sub	sp, sp, #12
   187d0:	mov	r7, r1
   187d4:	mov	r5, r2
   187d8:	subs	r6, r0, #0
   187dc:	addeq	r6, sp, #4
   187e0:	mov	r0, r6
   187e4:	bl	110b0 <mbrtowc@plt>
   187e8:	mov	r4, r0
   187ec:	cmp	r5, #0
   187f0:	cmnne	r0, #3
   187f4:	bhi	18810 <ftello64@plt+0x75b0>
   187f8:	mov	r0, r4
   187fc:	add	sp, sp, #12
   18800:	ldrd	r4, [sp]
   18804:	ldrd	r6, [sp, #8]
   18808:	add	sp, sp, #16
   1880c:	pop	{pc}		; (ldr pc, [sp], #4)
   18810:	mov	r0, #0
   18814:	bl	18af8 <ftello64@plt+0x7898>
   18818:	cmp	r0, #0
   1881c:	bne	187f8 <ftello64@plt+0x7598>
   18820:	ldrb	r3, [r7]
   18824:	str	r3, [r6]
   18828:	mov	r4, #1
   1882c:	b	187f8 <ftello64@plt+0x7598>
   18830:	str	r4, [sp, #-8]!
   18834:	str	lr, [sp, #4]
   18838:	umull	r2, r3, r1, r2
   1883c:	cmp	r3, #0
   18840:	bne	18858 <ftello64@plt+0x75f8>
   18844:	mov	r1, r2
   18848:	bl	17480 <ftello64@plt+0x6220>
   1884c:	ldr	r4, [sp]
   18850:	add	sp, sp, #4
   18854:	pop	{pc}		; (ldr pc, [sp], #4)
   18858:	bl	1114c <__errno_location@plt>
   1885c:	mov	r3, #12
   18860:	str	r3, [r0]
   18864:	mov	r0, #0
   18868:	b	1884c <ftello64@plt+0x75ec>
   1886c:	str	r4, [sp, #-8]!
   18870:	str	lr, [sp, #4]
   18874:	mov	r2, #3
   18878:	mov	r1, #0
   1887c:	bl	1888c <ftello64@plt+0x762c>
   18880:	ldr	r4, [sp]
   18884:	add	sp, sp, #4
   18888:	pop	{pc}		; (ldr pc, [sp], #4)
   1888c:	push	{r1, r2, r3}
   18890:	strd	r4, [sp, #-16]!
   18894:	str	r6, [sp, #8]
   18898:	str	lr, [sp, #12]
   1889c:	sub	sp, sp, #12
   188a0:	mov	r5, r0
   188a4:	ldr	r1, [sp, #28]
   188a8:	add	r3, sp, #32
   188ac:	str	r3, [sp, #4]
   188b0:	cmp	r1, #0
   188b4:	beq	188fc <ftello64@plt+0x769c>
   188b8:	movw	r3, #1030	; 0x406
   188bc:	cmp	r1, r3
   188c0:	beq	18938 <ftello64@plt+0x76d8>
   188c4:	cmp	r1, #11
   188c8:	beq	18ae8 <ftello64@plt+0x7888>
   188cc:	bgt	18a74 <ftello64@plt+0x7814>
   188d0:	cmp	r1, #3
   188d4:	beq	18ae8 <ftello64@plt+0x7888>
   188d8:	ble	18a34 <ftello64@plt+0x77d4>
   188dc:	cmp	r1, #8
   188e0:	beq	18a54 <ftello64@plt+0x77f4>
   188e4:	ble	18a4c <ftello64@plt+0x77ec>
   188e8:	cmp	r1, #9
   188ec:	beq	18ae8 <ftello64@plt+0x7888>
   188f0:	cmp	r1, #10
   188f4:	bne	18aac <ftello64@plt+0x784c>
   188f8:	b	18a54 <ftello64@plt+0x77f4>
   188fc:	ldr	r3, [sp, #4]
   18900:	add	r2, r3, #4
   18904:	str	r2, [sp, #4]
   18908:	ldr	r2, [r3]
   1890c:	mov	r1, #0
   18910:	bl	111b8 <fcntl64@plt>
   18914:	mov	r4, r0
   18918:	mov	r0, r4
   1891c:	add	sp, sp, #12
   18920:	ldrd	r4, [sp]
   18924:	ldr	r6, [sp, #8]
   18928:	ldr	lr, [sp, #12]
   1892c:	add	sp, sp, #16
   18930:	add	sp, sp, #12
   18934:	bx	lr
   18938:	ldr	r3, [sp, #4]
   1893c:	add	r2, r3, #4
   18940:	str	r2, [sp, #4]
   18944:	ldr	r6, [r3]
   18948:	movw	r3, #41676	; 0xa2cc
   1894c:	movt	r3, #2
   18950:	ldr	r3, [r3]
   18954:	cmp	r3, #0
   18958:	blt	189c0 <ftello64@plt+0x7760>
   1895c:	mov	r2, r6
   18960:	movw	r1, #1030	; 0x406
   18964:	bl	111b8 <fcntl64@plt>
   18968:	subs	r4, r0, #0
   1896c:	blt	18984 <ftello64@plt+0x7724>
   18970:	movw	r3, #41676	; 0xa2cc
   18974:	movt	r3, #2
   18978:	mov	r2, #1
   1897c:	str	r2, [r3]
   18980:	b	18918 <ftello64@plt+0x76b8>
   18984:	bl	1114c <__errno_location@plt>
   18988:	ldr	r3, [r0]
   1898c:	cmp	r3, #22
   18990:	bne	18970 <ftello64@plt+0x7710>
   18994:	mov	r2, r6
   18998:	mov	r1, #0
   1899c:	mov	r0, r5
   189a0:	bl	111b8 <fcntl64@plt>
   189a4:	subs	r4, r0, #0
   189a8:	blt	18918 <ftello64@plt+0x76b8>
   189ac:	movw	r3, #41676	; 0xa2cc
   189b0:	movt	r3, #2
   189b4:	mvn	r2, #0
   189b8:	str	r2, [r3]
   189bc:	b	189e8 <ftello64@plt+0x7788>
   189c0:	mov	r2, r6
   189c4:	mov	r1, #0
   189c8:	bl	111b8 <fcntl64@plt>
   189cc:	subs	r4, r0, #0
   189d0:	blt	18918 <ftello64@plt+0x76b8>
   189d4:	movw	r3, #41676	; 0xa2cc
   189d8:	movt	r3, #2
   189dc:	ldr	r3, [r3]
   189e0:	cmn	r3, #1
   189e4:	bne	18918 <ftello64@plt+0x76b8>
   189e8:	mov	r1, #1
   189ec:	mov	r0, r4
   189f0:	bl	111b8 <fcntl64@plt>
   189f4:	subs	r2, r0, #0
   189f8:	blt	18a14 <ftello64@plt+0x77b4>
   189fc:	orr	r2, r2, #1
   18a00:	mov	r1, #2
   18a04:	mov	r0, r4
   18a08:	bl	111b8 <fcntl64@plt>
   18a0c:	cmn	r0, #1
   18a10:	bne	18918 <ftello64@plt+0x76b8>
   18a14:	bl	1114c <__errno_location@plt>
   18a18:	mov	r5, r0
   18a1c:	ldr	r6, [r0]
   18a20:	mov	r0, r4
   18a24:	bl	11248 <close@plt>
   18a28:	str	r6, [r5]
   18a2c:	mvn	r4, #0
   18a30:	b	18918 <ftello64@plt+0x76b8>
   18a34:	cmp	r1, #1
   18a38:	beq	18ae8 <ftello64@plt+0x7888>
   18a3c:	bgt	18a54 <ftello64@plt+0x77f4>
   18a40:	cmp	r1, #0
   18a44:	bne	18aac <ftello64@plt+0x784c>
   18a48:	b	18a54 <ftello64@plt+0x77f4>
   18a4c:	cmp	r1, #4
   18a50:	bne	18aac <ftello64@plt+0x784c>
   18a54:	ldr	r3, [sp, #4]
   18a58:	add	r2, r3, #4
   18a5c:	str	r2, [sp, #4]
   18a60:	ldr	r2, [r3]
   18a64:	mov	r0, r5
   18a68:	bl	111b8 <fcntl64@plt>
   18a6c:	mov	r4, r0
   18a70:	b	18918 <ftello64@plt+0x76b8>
   18a74:	movw	r3, #1031	; 0x407
   18a78:	cmp	r1, r3
   18a7c:	bgt	18acc <ftello64@plt+0x786c>
   18a80:	movw	r3, #1030	; 0x406
   18a84:	cmp	r1, r3
   18a88:	bge	18a54 <ftello64@plt+0x77f4>
   18a8c:	movw	r3, #1025	; 0x401
   18a90:	cmp	r1, r3
   18a94:	beq	18ae8 <ftello64@plt+0x7888>
   18a98:	movw	r3, #1026	; 0x402
   18a9c:	cmp	r1, r3
   18aa0:	beq	18a54 <ftello64@plt+0x77f4>
   18aa4:	cmp	r1, #1024	; 0x400
   18aa8:	beq	18a54 <ftello64@plt+0x77f4>
   18aac:	ldr	r3, [sp, #4]
   18ab0:	add	r2, r3, #4
   18ab4:	str	r2, [sp, #4]
   18ab8:	ldr	r2, [r3]
   18abc:	mov	r0, r5
   18ac0:	bl	111b8 <fcntl64@plt>
   18ac4:	mov	r4, r0
   18ac8:	b	18918 <ftello64@plt+0x76b8>
   18acc:	movw	r3, #1033	; 0x409
   18ad0:	cmp	r1, r3
   18ad4:	beq	18a54 <ftello64@plt+0x77f4>
   18ad8:	blt	18ae8 <ftello64@plt+0x7888>
   18adc:	movw	r3, #1034	; 0x40a
   18ae0:	cmp	r1, r3
   18ae4:	bne	18aac <ftello64@plt+0x784c>
   18ae8:	mov	r0, r5
   18aec:	bl	111b8 <fcntl64@plt>
   18af0:	mov	r4, r0
   18af4:	b	18918 <ftello64@plt+0x76b8>
   18af8:	push	{lr}		; (str lr, [sp, #-4]!)
   18afc:	sub	sp, sp, #268	; 0x10c
   18b00:	movw	r2, #257	; 0x101
   18b04:	add	r1, sp, #4
   18b08:	bl	18b54 <ftello64@plt+0x78f4>
   18b0c:	cmp	r0, #0
   18b10:	movne	r0, #0
   18b14:	bne	18b4c <ftello64@plt+0x78ec>
   18b18:	movw	r1, #39628	; 0x9acc
   18b1c:	movt	r1, #1
   18b20:	add	r0, sp, #4
   18b24:	bl	10f84 <strcmp@plt>
   18b28:	cmp	r0, #0
   18b2c:	beq	18b48 <ftello64@plt+0x78e8>
   18b30:	movw	r1, #39632	; 0x9ad0
   18b34:	movt	r1, #1
   18b38:	add	r0, sp, #4
   18b3c:	bl	10f84 <strcmp@plt>
   18b40:	adds	r0, r0, #0
   18b44:	movne	r0, #1
   18b48:	and	r0, r0, #1
   18b4c:	add	sp, sp, #268	; 0x10c
   18b50:	pop	{pc}		; (ldr pc, [sp], #4)
   18b54:	strd	r4, [sp, #-16]!
   18b58:	str	r6, [sp, #8]
   18b5c:	str	lr, [sp, #12]
   18b60:	mov	r6, r1
   18b64:	mov	r4, r2
   18b68:	mov	r1, #0
   18b6c:	bl	111d0 <setlocale@plt>
   18b70:	subs	r5, r0, #0
   18b74:	beq	18bb8 <ftello64@plt+0x7958>
   18b78:	mov	r0, r5
   18b7c:	bl	11134 <strlen@plt>
   18b80:	cmp	r4, r0
   18b84:	bhi	18bd4 <ftello64@plt+0x7974>
   18b88:	cmp	r4, #0
   18b8c:	moveq	r0, #34	; 0x22
   18b90:	beq	18be8 <ftello64@plt+0x7988>
   18b94:	sub	r4, r4, #1
   18b98:	mov	r2, r4
   18b9c:	mov	r1, r5
   18ba0:	mov	r0, r6
   18ba4:	bl	10fcc <memcpy@plt>
   18ba8:	mov	r3, #0
   18bac:	strb	r3, [r6, r4]
   18bb0:	mov	r0, #34	; 0x22
   18bb4:	b	18be8 <ftello64@plt+0x7988>
   18bb8:	cmp	r4, #0
   18bbc:	moveq	r0, #22
   18bc0:	beq	18be8 <ftello64@plt+0x7988>
   18bc4:	mov	r3, #0
   18bc8:	strb	r3, [r6]
   18bcc:	mov	r0, #22
   18bd0:	b	18be8 <ftello64@plt+0x7988>
   18bd4:	add	r2, r0, #1
   18bd8:	mov	r1, r5
   18bdc:	mov	r0, r6
   18be0:	bl	10fcc <memcpy@plt>
   18be4:	mov	r0, #0
   18be8:	ldrd	r4, [sp]
   18bec:	ldr	r6, [sp, #8]
   18bf0:	add	sp, sp, #12
   18bf4:	pop	{pc}		; (ldr pc, [sp], #4)
   18bf8:	str	r4, [sp, #-8]!
   18bfc:	str	lr, [sp, #4]
   18c00:	mov	r1, #0
   18c04:	bl	111d0 <setlocale@plt>
   18c08:	ldr	r4, [sp]
   18c0c:	add	sp, sp, #4
   18c10:	pop	{pc}		; (ldr pc, [sp], #4)
   18c14:	cmp	r3, #0
   18c18:	cmpeq	r2, #0
   18c1c:	bne	18c34 <ftello64@plt+0x79d4>
   18c20:	cmp	r1, #0
   18c24:	cmpeq	r0, #0
   18c28:	mvnne	r1, #0
   18c2c:	mvnne	r0, #0
   18c30:	b	18c50 <ftello64@plt+0x79f0>
   18c34:	sub	sp, sp, #8
   18c38:	push	{sp, lr}
   18c3c:	bl	18c60 <ftello64@plt+0x7a00>
   18c40:	ldr	lr, [sp, #4]
   18c44:	add	sp, sp, #8
   18c48:	pop	{r2, r3}
   18c4c:	bx	lr
   18c50:	push	{r1, lr}
   18c54:	mov	r0, #8
   18c58:	bl	10f78 <raise@plt>
   18c5c:	pop	{r1, pc}
   18c60:	cmp	r1, r3
   18c64:	cmpeq	r0, r2
   18c68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18c6c:	mov	r4, r0
   18c70:	movcc	r0, #0
   18c74:	mov	r5, r1
   18c78:	ldr	lr, [sp, #36]	; 0x24
   18c7c:	movcc	r1, r0
   18c80:	bcc	18d7c <ftello64@plt+0x7b1c>
   18c84:	cmp	r3, #0
   18c88:	clzeq	ip, r2
   18c8c:	clzne	ip, r3
   18c90:	addeq	ip, ip, #32
   18c94:	cmp	r5, #0
   18c98:	clzeq	r1, r4
   18c9c:	addeq	r1, r1, #32
   18ca0:	clzne	r1, r5
   18ca4:	sub	ip, ip, r1
   18ca8:	sub	sl, ip, #32
   18cac:	lsl	r9, r3, ip
   18cb0:	rsb	fp, ip, #32
   18cb4:	orr	r9, r9, r2, lsl sl
   18cb8:	orr	r9, r9, r2, lsr fp
   18cbc:	lsl	r8, r2, ip
   18cc0:	cmp	r5, r9
   18cc4:	cmpeq	r4, r8
   18cc8:	movcc	r0, #0
   18ccc:	movcc	r1, r0
   18cd0:	bcc	18cec <ftello64@plt+0x7a8c>
   18cd4:	mov	r0, #1
   18cd8:	subs	r4, r4, r8
   18cdc:	lsl	r1, r0, sl
   18ce0:	orr	r1, r1, r0, lsr fp
   18ce4:	lsl	r0, r0, ip
   18ce8:	sbc	r5, r5, r9
   18cec:	cmp	ip, #0
   18cf0:	beq	18d7c <ftello64@plt+0x7b1c>
   18cf4:	lsr	r6, r8, #1
   18cf8:	orr	r6, r6, r9, lsl #31
   18cfc:	lsr	r7, r9, #1
   18d00:	mov	r2, ip
   18d04:	b	18d28 <ftello64@plt+0x7ac8>
   18d08:	subs	r3, r4, r6
   18d0c:	sbc	r8, r5, r7
   18d10:	adds	r3, r3, r3
   18d14:	adc	r8, r8, r8
   18d18:	adds	r4, r3, #1
   18d1c:	adc	r5, r8, #0
   18d20:	subs	r2, r2, #1
   18d24:	beq	18d44 <ftello64@plt+0x7ae4>
   18d28:	cmp	r5, r7
   18d2c:	cmpeq	r4, r6
   18d30:	bcs	18d08 <ftello64@plt+0x7aa8>
   18d34:	adds	r4, r4, r4
   18d38:	adc	r5, r5, r5
   18d3c:	subs	r2, r2, #1
   18d40:	bne	18d28 <ftello64@plt+0x7ac8>
   18d44:	lsr	r3, r4, ip
   18d48:	orr	r3, r3, r5, lsl fp
   18d4c:	lsr	r2, r5, ip
   18d50:	orr	r3, r3, r5, lsr sl
   18d54:	adds	r0, r0, r4
   18d58:	mov	r4, r3
   18d5c:	lsl	r3, r2, ip
   18d60:	orr	r3, r3, r4, lsl sl
   18d64:	lsl	ip, r4, ip
   18d68:	orr	r3, r3, r4, lsr fp
   18d6c:	adc	r1, r1, r5
   18d70:	subs	r0, r0, ip
   18d74:	mov	r5, r2
   18d78:	sbc	r1, r1, r3
   18d7c:	cmp	lr, #0
   18d80:	strdne	r4, [lr]
   18d84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18d88:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18d8c:	mov	r7, r0
   18d90:	ldr	r6, [pc, #72]	; 18de0 <ftello64@plt+0x7b80>
   18d94:	ldr	r5, [pc, #72]	; 18de4 <ftello64@plt+0x7b84>
   18d98:	add	r6, pc, r6
   18d9c:	add	r5, pc, r5
   18da0:	sub	r6, r6, r5
   18da4:	mov	r8, r1
   18da8:	mov	r9, r2
   18dac:	bl	10f34 <fdopen@plt-0x20>
   18db0:	asrs	r6, r6, #2
   18db4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   18db8:	mov	r4, #0
   18dbc:	add	r4, r4, #1
   18dc0:	ldr	r3, [r5], #4
   18dc4:	mov	r2, r9
   18dc8:	mov	r1, r8
   18dcc:	mov	r0, r7
   18dd0:	blx	r3
   18dd4:	cmp	r6, r4
   18dd8:	bne	18dbc <ftello64@plt+0x7b5c>
   18ddc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18de0:	andeq	r1, r1, r4, ror r1
   18de4:	andeq	r1, r1, ip, ror #2
   18de8:	bx	lr
   18dec:	ldr	r3, [pc, #12]	; 18e00 <ftello64@plt+0x7ba0>
   18df0:	mov	r1, #0
   18df4:	add	r3, pc, r3
   18df8:	ldr	r2, [r3]
   18dfc:	b	11158 <__cxa_atexit@plt>
   18e00:	andeq	r1, r1, r0, lsr #6

Disassembly of section .fini:

00018e04 <.fini>:
   18e04:	push	{r3, lr}
   18e08:	pop	{r3, pc}
