// Seed: 1192992733
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output id_22;
  input id_21;
  output id_20;
  output id_19;
  output id_18;
  output id_17;
  output id_16;
  input id_15;
  input id_14;
  output id_13;
  input id_12;
  output id_11;
  input id_10;
  input id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_17 = 1;
endmodule
`timescale 1 ps / 1 ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  logic id_5;
  class id_6;
    int id_7;
    function new(input integer id_8, input id_9);
      begin
        if (id_8) id_8 = 1'b0;
        for (int id_10 = 1; id_1; id_8 = id_8) begin
          if (id_2) begin
            if (id_1) begin
              id_3 <= id_7;
              id_4 <= 1'h0;
              id_9 = 1;
              id_8 <= id_1;
            end
          end else if ("" && ~id_7) begin
            for (id_9 = 1; 1; id_1 = 1'h0) begin
              id_6 = 1;
              id_3[1] <= id_2;
            end
          end else id_6 = 1;
        end
        SystemTFIdentifier;
      end
    endfunction : new
  endclass : id_11
  always @(1'b0)
    if ("" && 1 && 1'b0) begin
      if (id_5) begin
        id_11 <= id_7;
        id_4  <= 1;
      end
    end else id_9 <= id_11;
endmodule
