verilog work "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/fa_11.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/sixtnbitfa_6.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/shift_8.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/comp_5.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/boolean_9.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/counter_10.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/alu_1.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/tester16_4.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/display_3.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
