Analysis & Synthesis report for eth_sdram_dac
Sat Nov 22 16:38:54 2025
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|cur_state
 11. State Machine - |eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state
 12. State Machine - |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cur_state
 13. State Machine - |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cur_state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component
 21. Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated
 22. Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component
 23. Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated
 24. Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component
 25. Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated
 26. Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component
 27. Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 28. Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component
 29. Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 30. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 31. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated
 32. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p
 33. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p
 34. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram
 35. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_brp
 36. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_bwp
 37. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 38. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11
 39. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 40. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11
 41. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 42. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated
 43. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p
 44. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p
 45. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram
 46. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_e98:rs_dgwp
 47. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3
 48. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_brp
 49. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_bwp
 50. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 51. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4
 52. Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component
 53. Parameter Settings for User Entity Instance: eth_top:u_eth_top
 54. Parameter Settings for User Entity Instance: eth_top:u_eth_top|pll:u_pll|altpll:altpll_component
 55. Parameter Settings for User Entity Instance: eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component
 56. Parameter Settings for User Entity Instance: eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component
 57. Parameter Settings for User Entity Instance: eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component
 58. Parameter Settings for User Entity Instance: eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component
 59. Parameter Settings for User Entity Instance: eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component
 60. Parameter Settings for User Entity Instance: eth_top:u_eth_top|arp:u_arp
 61. Parameter Settings for User Entity Instance: eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx
 62. Parameter Settings for User Entity Instance: eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx
 63. Parameter Settings for User Entity Instance: eth_top:u_eth_top|udp:u_udp
 64. Parameter Settings for User Entity Instance: eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx
 65. Parameter Settings for User Entity Instance: eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx
 66. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 67. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 68. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl
 69. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 70. altpll Parameter Settings by Entity Instance
 71. dcfifo Parameter Settings by Entity Instance
 72. Port Connectivity Checks: "sdram_top:u_sdram_top"
 73. Port Connectivity Checks: "eth_top:u_eth_top|udp:u_udp|crc32_d8:u_crc32_d8"
 74. Port Connectivity Checks: "eth_top:u_eth_top|udp:u_udp"
 75. Port Connectivity Checks: "eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8"
 76. Port Connectivity Checks: "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk"
 77. Port Connectivity Checks: "eth_top:u_eth_top|pll:u_pll"
 78. SignalTap II Logic Analyzer Settings
 79. Elapsed Time Per Partition
 80. Connections to In-System Debugging Instance "auto_signaltap_0"
 81. Analysis & Synthesis Messages
 82. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 22 16:38:53 2025       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; eth_sdram_dac                               ;
; Top-level Entity Name              ; eth_sdram_dac                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,281                                       ;
;     Total combinational functions  ; 1,662                                       ;
;     Dedicated logic registers      ; 1,421                                       ;
; Total registers                    ; 1433                                        ;
; Total pins                         ; 58                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 32,768                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; eth_sdram_dac      ; eth_sdram_dac      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-20        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+----------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; ../rtl/eth_sdram_dac.v                       ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v                       ;         ;
; ../rtl/eth_top/eth_top.v                     ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_top.v                     ;         ;
; ../rtl/eth_top/eth_ctrl.v                    ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_ctrl.v                    ;         ;
; ../rtl/eth_top/udp/udp.v                     ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp.v                     ;         ;
; ../rtl/eth_top/udp/udp_tx.v                  ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v                  ;         ;
; ../rtl/eth_top/udp/udp_rx.v                  ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_rx.v                  ;         ;
; ../rtl/eth_top/gmii_to_rgmii/gmii_to_rgmii.v ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/gmii_to_rgmii.v ;         ;
; ../rtl/eth_top/gmii_to_rgmii/rgmii_tx.v      ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/rgmii_tx.v      ;         ;
; ../rtl/eth_top/gmii_to_rgmii/rgmii_rx.v      ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/rgmii_rx.v      ;         ;
; ../rtl/eth_top/arp/arp.v                     ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp.v                     ;         ;
; ../rtl/eth_top/arp/arp_tx.v                  ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v                  ;         ;
; ../rtl/eth_top/arp/arp_rx.v                  ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_rx.v                  ;         ;
; ../rtl/eth_top/arp/crc32_d8.v                ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/crc32_d8.v                ;         ;
; ../rtl/udp_32_to_8bit.v                      ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/udp_32_to_8bit.v                      ;         ;
; ../rtl/sdram/sdram_top.v                     ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_top.v                     ;         ;
; ../rtl/sdram/sdram_data.v                    ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_data.v                    ;         ;
; ../rtl/sdram/sdram_ctrl.v                    ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_ctrl.v                    ;         ;
; ../rtl/sdram/sdram_controller.v              ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_controller.v              ;         ;
; ../rtl/sdram/sdram_cmd.v                     ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_cmd.v                     ;         ;
; ../rtl/sdram/sdram_para.v                    ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_para.v                    ;         ;
; ../rtl/sdram/sdram_fifo_ctrl.v               ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_fifo_ctrl.v               ;         ;
; ../rtl/sdram/rdfifo.v                        ; yes             ; User Wizard-Generated File   ; D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/rdfifo.v                        ;         ;
; ../rtl/sdram/wrfifo.v                        ; yes             ; User Wizard-Generated File   ; D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/wrfifo.v                        ;         ;
; ../rtl/key/touch.v                           ; yes             ; User Verilog HDL File        ; D:/quartus13.0/project/climb_intermediate_project/rtl/key/touch.v                           ;         ;
; ipcore/pll_clk.v                             ; yes             ; User Wizard-Generated File   ; D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll_clk.v                      ;         ;
; ipcore/pll.v                                 ; yes             ; User Wizard-Generated File   ; D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll.v                          ;         ;
; ipcore/ddo_x4.v                              ; yes             ; User Wizard-Generated File   ; D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddo_x4.v                       ;         ;
; ipcore/ddo_x1.v                              ; yes             ; User Wizard-Generated File   ; D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddo_x1.v                       ;         ;
; ipcore/ddi_x4.v                              ; yes             ; User Wizard-Generated File   ; D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddi_x4.v                       ;         ;
; ipcore/ddi_x1.v                              ; yes             ; User Wizard-Generated File   ; D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddi_x1.v                       ;         ;
; altpll.tdf                                   ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/altpll.tdf                          ;         ;
; aglobal130.inc                               ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/aglobal130.inc                      ;         ;
; stratix_pll.inc                              ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/stratix_pll.inc                     ;         ;
; stratixii_pll.inc                            ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/stratixii_pll.inc                   ;         ;
; cycloneii_pll.inc                            ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/cycloneii_pll.inc                   ;         ;
; db/pll_clk_altpll1.v                         ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/pll_clk_altpll1.v                  ;         ;
; db/pll_altpll1.v                             ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/pll_altpll1.v                      ;         ;
; altddio_in.tdf                               ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/altddio_in.tdf                      ;         ;
; stratix_ddio.inc                             ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/stratix_ddio.inc                    ;         ;
; cyclone_ddio.inc                             ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/cyclone_ddio.inc                    ;         ;
; db/ddio_in_bhf.tdf                           ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_bhf.tdf                    ;         ;
; db/ddio_in_8hf.tdf                           ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_in_8hf.tdf                    ;         ;
; altddio_out.tdf                              ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/altddio_out.tdf                     ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; stratix_lcell.inc                            ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/stratix_lcell.inc                   ;         ;
; db/ddio_out_s9j.tdf                          ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_out_s9j.tdf                   ;         ;
; db/ddio_out_p9j.tdf                          ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/ddio_out_p9j.tdf                   ;         ;
; dcfifo.tdf                                   ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/dcfifo.tdf                          ;         ;
; lpm_counter.inc                              ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/lpm_counter.inc                     ;         ;
; lpm_add_sub.inc                              ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/lpm_add_sub.inc                     ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; a_graycounter.inc                            ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/a_graycounter.inc                   ;         ;
; a_fefifo.inc                                 ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/a_fefifo.inc                        ;         ;
; a_gray2bin.inc                               ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/a_gray2bin.inc                      ;         ;
; dffpipe.inc                                  ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/dffpipe.inc                         ;         ;
; alt_sync_fifo.inc                            ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/alt_sync_fifo.inc                   ;         ;
; lpm_compare.inc                              ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/lpm_compare.inc                     ;         ;
; altsyncram_fifo.inc                          ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/altsyncram_fifo.inc                 ;         ;
; db/dcfifo_pkl1.tdf                           ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_pkl1.tdf                    ;         ;
; db/a_gray2bin_7ib.tdf                        ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/a_gray2bin_7ib.tdf                 ;         ;
; db/a_graycounter_677.tdf                     ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/a_graycounter_677.tdf              ;         ;
; db/a_graycounter_2lc.tdf                     ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/a_graycounter_2lc.tdf              ;         ;
; db/altsyncram_gj31.tdf                       ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/altsyncram_gj31.tdf                ;         ;
; db/dffpipe_pe9.tdf                           ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/dffpipe_pe9.tdf                    ;         ;
; db/alt_synch_pipe_vd8.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/alt_synch_pipe_vd8.tdf             ;         ;
; db/dffpipe_qe9.tdf                           ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/dffpipe_qe9.tdf                    ;         ;
; db/cmpr_c66.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/cmpr_c66.tdf                       ;         ;
; db/cmpr_b66.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/cmpr_b66.tdf                       ;         ;
; db/mux_j28.tdf                               ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/mux_j28.tdf                        ;         ;
; db/dcfifo_cll1.tdf                           ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/dcfifo_cll1.tdf                    ;         ;
; db/alt_synch_pipe_e98.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/alt_synch_pipe_e98.tdf             ;         ;
; db/alt_synch_pipe_0e8.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/alt_synch_pipe_0e8.tdf             ;         ;
; db/dffpipe_re9.tdf                           ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/dffpipe_re9.tdf                    ;         ;
; sld_signaltap.vhd                            ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/sld_signaltap.vhd                   ;         ;
; sld_signaltap_impl.vhd                       ; yes             ; Encrypted Megafunction       ; d:/quartus13.0/software/quartus/libraries/megafunctions/sld_signaltap_impl.vhd              ;         ;
; sld_ela_control.vhd                          ; yes             ; Encrypted Megafunction       ; d:/quartus13.0/software/quartus/libraries/megafunctions/sld_ela_control.vhd                 ;         ;
; lpm_shiftreg.tdf                             ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/lpm_shiftreg.tdf                    ;         ;
; lpm_constant.inc                             ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/lpm_constant.inc                    ;         ;
; dffeea.inc                                   ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/dffeea.inc                          ;         ;
; sld_mbpmg.vhd                                ; yes             ; Encrypted Megafunction       ; d:/quartus13.0/software/quartus/libraries/megafunctions/sld_mbpmg.vhd                       ;         ;
; sld_ela_trigger_flow_mgr.vhd                 ; yes             ; Encrypted Megafunction       ; d:/quartus13.0/software/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd        ;         ;
; sld_buffer_manager.vhd                       ; yes             ; Encrypted Megafunction       ; d:/quartus13.0/software/quartus/libraries/megafunctions/sld_buffer_manager.vhd              ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                                   ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                                   ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/altram.inc                          ;         ;
; db/altsyncram_6u14.tdf                       ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/altsyncram_6u14.tdf                ;         ;
; altdpram.tdf                                 ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/altdpram.tdf                        ;         ;
; memmodes.inc                                 ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/others/maxplus2/memmodes.inc                      ;         ;
; a_hdffe.inc                                  ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/a_hdffe.inc                         ;         ;
; alt_le_rden_reg.inc                          ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/alt_le_rden_reg.inc                 ;         ;
; altsyncram.inc                               ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/altsyncram.inc                      ;         ;
; lpm_mux.tdf                                  ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/lpm_mux.tdf                         ;         ;
; muxlut.inc                                   ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/muxlut.inc                          ;         ;
; bypassff.inc                                 ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/bypassff.inc                        ;         ;
; altshift.inc                                 ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/altshift.inc                        ;         ;
; db/mux_rsc.tdf                               ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/mux_rsc.tdf                        ;         ;
; lpm_decode.tdf                               ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/lpm_decode.tdf                      ;         ;
; declut.inc                                   ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/declut.inc                          ;         ;
; db/decode_dvf.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/decode_dvf.tdf                     ;         ;
; lpm_counter.tdf                              ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/lpm_counter.tdf                     ;         ;
; cmpconst.inc                                 ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/cmpconst.inc                        ;         ;
; alt_counter_stratix.inc                      ; yes             ; Megafunction                 ; d:/quartus13.0/software/quartus/libraries/megafunctions/alt_counter_stratix.inc             ;         ;
; db/cntr_vei.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/cntr_vei.tdf                       ;         ;
; db/cntr_g9j.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/cntr_g9j.tdf                       ;         ;
; db/cntr_egi.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/cntr_egi.tdf                       ;         ;
; db/cmpr_rgc.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/cmpr_rgc.tdf                       ;         ;
; db/cntr_23j.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/cntr_23j.tdf                       ;         ;
; db/cmpr_ngc.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/quartus13.0/project/climb_intermediate_project/par/db/cmpr_ngc.tdf                       ;         ;
; sld_rom_sr.vhd                               ; yes             ; Encrypted Megafunction       ; d:/quartus13.0/software/quartus/libraries/megafunctions/sld_rom_sr.vhd                      ;         ;
; sld_hub.vhd                                  ; yes             ; Encrypted Megafunction       ; d:/quartus13.0/software/quartus/libraries/megafunctions/sld_hub.vhd                         ;         ;
; sld_jtag_hub.vhd                             ; yes             ; Encrypted Megafunction       ; d:/quartus13.0/software/quartus/libraries/megafunctions/sld_jtag_hub.vhd                    ;         ;
; udp_32_to_8bit.v                             ; yes             ; Auto-Found Verilog HDL File  ; udp_32_to_8bit.v                                                                            ;         ;
+----------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 2,281   ;
;                                             ;         ;
; Total combinational functions               ; 1662    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 830     ;
;     -- 3 input functions                    ; 279     ;
;     -- <=2 input functions                  ; 553     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 1468    ;
;     -- arithmetic mode                      ; 194     ;
;                                             ;         ;
; Total registers                             ; 1433    ;
;     -- Dedicated logic registers            ; 1421    ;
;     -- I/O registers                        ; 24      ;
;                                             ;         ;
; I/O pins                                    ; 58      ;
; Total memory bits                           ; 32768   ;
; Embedded Multiplier 9-bit elements          ; 0       ;
; Total PLLs                                  ; 2       ;
;     -- PLLs                                 ; 2       ;
;                                             ;         ;
; Maximum fan-out node                        ; rst_n~0 ;
; Maximum fan-out                             ; 954     ;
; Total fan-out                               ; 11052   ;
; Average fan-out                             ; 3.40    ;
+---------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |eth_sdram_dac                                                                                          ; 1662 (3)          ; 1421 (0)     ; 32768       ; 0            ; 0       ; 0         ; 58   ; 0            ; |eth_sdram_dac                                                                                                                                                                                                                                                                                                                                     ;              ;
;    |eth_top:u_eth_top|                                                                                  ; 809 (0)           ; 618 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top                                                                                                                                                                                                                                                                                                                   ;              ;
;       |arp:u_arp|                                                                                       ; 625 (0)           ; 422 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp                                                                                                                                                                                                                                                                                                         ;              ;
;          |arp_rx:u_arp_rx|                                                                              ; 267 (267)         ; 279 (279)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx                                                                                                                                                                                                                                                                                         ;              ;
;          |arp_tx:u_arp_tx|                                                                              ; 299 (299)         ; 111 (111)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx                                                                                                                                                                                                                                                                                         ;              ;
;          |crc32_d8:u_crc32_d8|                                                                          ; 59 (59)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8                                                                                                                                                                                                                                                                                     ;              ;
;       |eth_ctrl:u_eth_ctrl|                                                                             ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|eth_ctrl:u_eth_ctrl                                                                                                                                                                                                                                                                                               ;              ;
;       |gmii_to_rgmii:u_gmii_to_rgmii|                                                                   ; 1 (0)             ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii                                                                                                                                                                                                                                                                                     ;              ;
;          |rgmii_rx:u_rgmii_rx|                                                                          ; 1 (1)             ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx                                                                                                                                                                                                                                                                 ;              ;
;             |ddi_x1:ddi_x1_inst|                                                                        ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst                                                                                                                                                                                                                                              ;              ;
;                |altddio_in:ALTDDIO_IN_component|                                                        ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component                                                                                                                                                                                                              ;              ;
;                   |ddio_in_8hf:auto_generated|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated                                                                                                                                                                                   ;              ;
;             |ddi_x4:ddi_x4_inst|                                                                        ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst                                                                                                                                                                                                                                              ;              ;
;                |altddio_in:ALTDDIO_IN_component|                                                        ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component                                                                                                                                                                                                              ;              ;
;                   |ddio_in_bhf:auto_generated|                                                          ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated                                                                                                                                                                                   ;              ;
;          |rgmii_tx:u_rgmii_tx|                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx                                                                                                                                                                                                                                                                 ;              ;
;             |ddo_x1:ddo_x1_clk|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk                                                                                                                                                                                                                                               ;              ;
;                |altddio_out:ALTDDIO_OUT_component|                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                             ;              ;
;                   |ddio_out_p9j:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                                 ;              ;
;             |ddo_x1:ddo_x1_inst|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst                                                                                                                                                                                                                                              ;              ;
;                |altddio_out:ALTDDIO_OUT_component|                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                            ;              ;
;                   |ddio_out_p9j:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                                ;              ;
;             |ddo_x4:ddo_x4_inst|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst                                                                                                                                                                                                                                              ;              ;
;                |altddio_out:ALTDDIO_OUT_component|                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                            ;              ;
;                   |ddio_out_s9j:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated                                                                                                                                                                                ;              ;
;       |pll:u_pll|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|pll:u_pll                                                                                                                                                                                                                                                                                                         ;              ;
;          |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|pll:u_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                 ;              ;
;             |pll_altpll1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|pll:u_pll|altpll:altpll_component|pll_altpll1:auto_generated                                                                                                                                                                                                                                                      ;              ;
;       |udp:u_udp|                                                                                       ; 182 (0)           ; 179 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|udp:u_udp                                                                                                                                                                                                                                                                                                         ;              ;
;          |udp_rx:u_udp_rx|                                                                              ; 182 (182)         ; 179 (179)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx                                                                                                                                                                                                                                                                                         ;              ;
;    |pll_clk:u_pll_clk|                                                                                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|pll_clk:u_pll_clk                                                                                                                                                                                                                                                                                                                   ;              ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                                                                                                                                                                                                           ;              ;
;          |pll_clk_altpll1:auto_generated|                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated                                                                                                                                                                                                                                                            ;              ;
;    |sdram_top:u_sdram_top|                                                                              ; 440 (0)           ; 320 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top                                                                                                                                                                                                                                                                                                               ;              ;
;       |sdram_controller:u_sdram_controller|                                                             ; 174 (0)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                                                                                                                                                                           ;              ;
;          |sdram_cmd:u_sdram_cmd|                                                                        ; 68 (68)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                                                                                                                                                                                     ;              ;
;          |sdram_ctrl:u_sdram_ctrl|                                                                      ; 103 (103)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                                                                                                                                                                                   ;              ;
;          |sdram_data:u_sdram_data|                                                                      ; 3 (3)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                                                                                                                                                                                   ;              ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|                                                               ; 266 (44)          ; 234 (38)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                                                                                                                                                                             ;              ;
;          |rdfifo:u_rdfifo|                                                                              ; 110 (0)           ; 98 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                                                                                                                                                                             ;              ;
;             |dcfifo:dcfifo_component|                                                                   ; 110 (0)           ; 98 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                     ;              ;
;                |dcfifo_cll1:auto_generated|                                                             ; 110 (15)          ; 98 (37)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated                                                                                                                                                                                                          ;              ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                          ;              ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                          ;              ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                         ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                              ;              ;
;                   |a_graycounter_677:rdptr_g1p|                                                         ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                              ;              ;
;                   |alt_synch_pipe_0e8:ws_dgrp|                                                          ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                                                                                                                                                               ;              ;
;                      |dffpipe_re9:dffpipe4|                                                             ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4                                                                                                                                                          ;              ;
;                   |altsyncram_gj31:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram                                                                                                                                                                                 ;              ;
;                   |cmpr_c66:rdempty_eq_comp1_lsb|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb                                                                                                                                                                            ;              ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                                                                                                                                                                              ;              ;
;                   |dffpipe_pe9:ws_brp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                       ;              ;
;                   |dffpipe_pe9:ws_bwp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                       ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                            ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                            ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                           ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                           ;              ;
;          |wrfifo:u_wrfifo|                                                                              ; 112 (0)           ; 98 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                                                                                                                                                                             ;              ;
;             |dcfifo:dcfifo_component|                                                                   ; 112 (0)           ; 98 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                     ;              ;
;                |dcfifo_pkl1:auto_generated|                                                             ; 112 (16)          ; 98 (37)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated                                                                                                                                                                                                          ;              ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                                                          ;              ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                                                          ;              ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                         ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                              ;              ;
;                   |a_graycounter_677:rdptr_g1p|                                                         ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                              ;              ;
;                   |alt_synch_pipe_vd8:rs_dgwp|                                                          ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                                                                                                                                                                               ;              ;
;                      |dffpipe_qe9:dffpipe11|                                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11                                                                                                                                                         ;              ;
;                   |altsyncram_gj31:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram                                                                                                                                                                                 ;              ;
;                   |cmpr_c66:rdempty_eq_comp1_lsb|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb                                                                                                                                                                            ;              ;
;                   |cmpr_c66:wrfull_eq_comp1_lsb|                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb                                                                                                                                                                             ;              ;
;                   |dffpipe_pe9:rs_brp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                       ;              ;
;                   |dffpipe_pe9:rs_bwp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                       ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                            ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                            ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                           ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                           ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 118 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 117 (79)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 273 (1)           ; 382 (16)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 272 (0)           ; 366 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 272 (19)          ; 366 (66)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ;              ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ;              ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ;              ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                       ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ;              ;
;                |altsyncram_6u14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated                                                                                                                                          ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 85 (85)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ;              ;
;             |sld_ela_control:ela_control|                                                               ; 20 (1)            ; 56 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 16 (0)            ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1 ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 3 (3)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 87 (9)            ; 74 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ;              ;
;                   |cntr_vei:auto_generated|                                                             ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated                                                      ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ;              ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                               ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ;              ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                     ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ;              ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ;              ;
;    |touch:u_touch|                                                                                      ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|touch:u_touch                                                                                                                                                                                                                                                                                                                       ;              ;
;    |udp_32_to_8bit:u_udp_32_to_8bit|                                                                    ; 18 (18)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_sdram_dac|udp_32_to_8bit:u_udp_32_to_8bit                                                                                                                                                                                                                                                                                                     ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                       ; IP Include File                                                        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Altera ; ALTDDIO_IN   ; 13.0    ; N/A          ; N/A          ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst ; D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddi_x1.v  ;
; Altera ; ALTDDIO_IN   ; 13.0    ; N/A          ; N/A          ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst ; D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddi_x4.v  ;
; Altera ; ALTDDIO_OUT  ; 13.0    ; N/A          ; N/A          ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk  ; D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddo_x1.v  ;
; Altera ; ALTDDIO_OUT  ; 13.0    ; N/A          ; N/A          ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst ; D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddo_x1.v  ;
; Altera ; ALTDDIO_OUT  ; 13.0    ; N/A          ; N/A          ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst ; D:/quartus13.0/project/climb_intermediate_project/par/ipcore/ddo_x4.v  ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |eth_sdram_dac|eth_top:u_eth_top|pll:u_pll                                                            ; D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll.v     ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |eth_sdram_dac|pll_clk:u_pll_clk                                                                      ; D:/quartus13.0/project/climb_intermediate_project/par/ipcore/pll_clk.v ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                ; D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/rdfifo.v   ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                ; D:/quartus13.0/project/climb_intermediate_project/rtl/sdram/wrfifo.v   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|cur_state                                                                                                 ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+
; Name                   ; cur_state.st_crc ; cur_state.st_tx_data ; cur_state.st_ip_head ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_check_sum ; cur_state.st_idle ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+
; cur_state.st_idle      ; 0                ; 0                    ; 0                    ; 0                     ; 0                     ; 0                      ; 0                 ;
; cur_state.st_check_sum ; 0                ; 0                    ; 0                    ; 0                     ; 0                     ; 1                      ; 1                 ;
; cur_state.st_preamble  ; 0                ; 0                    ; 0                    ; 0                     ; 1                     ; 0                      ; 1                 ;
; cur_state.st_eth_head  ; 0                ; 0                    ; 0                    ; 1                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_ip_head   ; 0                ; 0                    ; 1                    ; 0                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_tx_data   ; 0                ; 1                    ; 0                    ; 0                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_crc       ; 1                ; 0                    ; 0                    ; 0                     ; 0                     ; 0                      ; 1                 ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state                                                                                                  ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+
; Name                  ; cur_state.st_rx_end ; cur_state.st_rx_data ; cur_state.st_udp_head ; cur_state.st_ip_head ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_idle ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+
; cur_state.st_idle     ; 0                   ; 0                    ; 0                     ; 0                    ; 0                     ; 0                     ; 0                 ;
; cur_state.st_preamble ; 0                   ; 0                    ; 0                     ; 0                    ; 0                     ; 1                     ; 1                 ;
; cur_state.st_eth_head ; 0                   ; 0                    ; 0                     ; 0                    ; 1                     ; 0                     ; 1                 ;
; cur_state.st_ip_head  ; 0                   ; 0                    ; 0                     ; 1                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_udp_head ; 0                   ; 0                    ; 1                     ; 0                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_rx_data  ; 0                   ; 1                    ; 0                     ; 0                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_rx_end   ; 1                   ; 0                    ; 0                     ; 0                    ; 0                     ; 0                     ; 1                 ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cur_state                                                 ;
+-----------------------+------------------+-----------------------+-----------------------+-----------------------+-------------------+
; Name                  ; cur_state.st_crc ; cur_state.st_arp_data ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_idle ;
+-----------------------+------------------+-----------------------+-----------------------+-----------------------+-------------------+
; cur_state.st_idle     ; 0                ; 0                     ; 0                     ; 0                     ; 0                 ;
; cur_state.st_preamble ; 0                ; 0                     ; 0                     ; 1                     ; 1                 ;
; cur_state.st_eth_head ; 0                ; 0                     ; 1                     ; 0                     ; 1                 ;
; cur_state.st_arp_data ; 0                ; 1                     ; 0                     ; 0                     ; 1                 ;
; cur_state.st_crc      ; 1                ; 0                     ; 0                     ; 0                     ; 1                 ;
+-----------------------+------------------+-----------------------+-----------------------+-----------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cur_state                                                    ;
+-----------------------+---------------------+-----------------------+-----------------------+-----------------------+-------------------+
; Name                  ; cur_state.st_rx_end ; cur_state.st_arp_data ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_idle ;
+-----------------------+---------------------+-----------------------+-----------------------+-----------------------+-------------------+
; cur_state.st_idle     ; 0                   ; 0                     ; 0                     ; 0                     ; 0                 ;
; cur_state.st_preamble ; 0                   ; 0                     ; 0                     ; 1                     ; 1                 ;
; cur_state.st_eth_head ; 0                   ; 0                     ; 1                     ; 0                     ; 1                 ;
; cur_state.st_arp_data ; 0                   ; 1                     ; 0                     ; 0                     ; 1                 ;
; cur_state.st_rx_end   ; 1                   ; 0                     ; 0                     ; 0                     ; 1                 ;
+-----------------------+---------------------+-----------------------+-----------------------+-----------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[3]  ; no                                                               ; yes                                        ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[2]  ; no                                                               ; yes                                        ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[1]  ; no                                                               ; yes                                        ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[3] ; no                                                               ; yes                                        ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[2] ; no                                                               ; yes                                        ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[1] ; no                                                               ; yes                                        ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[3]  ; no                                                               ; yes                                        ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[2]  ; no                                                               ; yes                                        ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[1]  ; no                                                               ; yes                                        ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                                                                                             ; Reason for Removal                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[3,4]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|start_en_d0                                                                                                   ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|start_en_d1                                                                                                   ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_data_num[0..15]                                                                                            ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[0,1]                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[0..2]                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[2..15]                                                                                              ; Stuck at GND due to stuck port clock_enable                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[3..15]                                                                                                ; Stuck at GND due to stuck port clock_enable                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|trig_tx_en                                                                                                    ; Stuck at GND due to stuck port data_in                                               ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                      ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|eth_ctrl:u_eth_ctrl|udp_tx_busy                                                                                                         ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_done                                                                                                       ; Lost fanout                                                                          ;
; eth_top:u_eth_top|eth_ctrl:u_eth_ctrl|protocol_sw                                                                                                         ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|ip_head_byte_num[0,1]                                                                                         ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[7][7]                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[7][6]                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[7][5]                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[7][4]                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[7][3]                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[7][2]                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|gmii_tx_en                                                                                                    ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|crc32_d8:u_crc32_d8|crc_data[0..31]                                                                                           ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|crc_clr                                                                                                       ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|check_buffer[0..31]                                                                                           ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][31]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][30]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][29]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][28]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][27]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][26]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][25]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][24]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][23]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][22]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][21]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][20]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][19]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][18]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][17]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][16]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][15]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][14]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][13]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][12]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][11]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][10]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][9]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][8]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][7]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][6]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][5]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][4]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][3]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][2]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][1]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[6][0]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][31]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][30]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][29]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][28]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][27]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][26]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][25]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][24]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][23]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][22]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][21]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][20]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][19]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][18]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][17]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][16]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][15]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][14]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][13]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][12]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][11]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][10]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][9]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][8]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][7]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][6]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][5]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][4]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][3]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][2]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][1]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[5][0]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][31]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][30]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][29]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][28]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][27]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][26]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][25]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][24]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][23]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][22]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][21]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][20]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][19]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][18]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][17]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][16]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][15]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][14]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][13]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][12]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][11]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][10]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][9]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][8]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][7]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][6]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][5]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][4]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][3]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][2]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][1]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[4][0]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][31]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][30]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][29]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][28]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][27]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][26]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][25]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][24]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][23]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][22]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][21]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][20]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][19]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][18]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][17]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][16]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][15]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][14]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][13]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][12]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][11]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][10]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][9]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][8]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][7]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][6]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][5]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][4]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][3]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][2]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][1]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[3][0]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][31]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][30]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][29]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][28]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][27]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][26]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][25]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][24]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][23]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][22]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][21]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][20]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][19]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][18]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][17]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][16]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][15]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][14]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][13]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][12]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][11]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][10]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][9]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][8]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][7]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][6]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][5]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][4]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][3]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][2]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][1]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][0]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][31]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][30]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][29]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][28]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][27]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][26]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][25]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][24]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][23]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][22]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][21]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][20]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][19]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][18]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][17]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][15]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][14]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][13]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][12]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][11]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][10]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][9]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][8]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][7]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][6]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][5]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][4]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][3]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][2]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][1]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[1][0]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][31]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][30]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][29]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][28]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][27]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][26]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][25]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][24]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][23]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][22]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][21]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][20]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][19]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][18]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][17]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][16]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][15]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][14]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][13]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][12]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][11]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][10]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][9]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][8]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][7]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][6]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][5]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][4]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][3]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][2]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][1]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|ip_head[0][0]                                                                                                 ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|crc_en                                                                                                        ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|gmii_txd[0..7]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_done_t                                                                                                     ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[5][7]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[5][6]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[5][5]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[5][4]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[5][3]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[5][2]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[5][1]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[5][0]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[4][7]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[4][6]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[4][5]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[4][4]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[4][3]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[4][2]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[4][1]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[4][0]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[3][7]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[3][6]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[3][5]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[3][4]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[3][3]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[3][2]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[3][1]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[3][0]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[2][7]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[2][6]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[2][5]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[2][4]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[2][3]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[2][2]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[2][1]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[2][0]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[1][7]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[1][6]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[1][5]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[1][4]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[1][3]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[1][2]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[1][1]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[1][0]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[0][7]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[0][6]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[0][5]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[0][4]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[0][3]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[0][2]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[0][1]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|eth_head[0][0]                                                                                                ; Lost fanout                                                                          ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[10] ; Lost fanout                                                                          ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[10] ; Lost fanout                                                                          ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[10] ; Lost fanout                                                                          ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[10] ; Lost fanout                                                                          ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[0..7]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8] ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0..7]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8] ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                        ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                        ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[5][7]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[23][7]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[5][6]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[23][6]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[5][5]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[23][5]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[5][4]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[23][4]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[5][3]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[23][3]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[5][2]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[23][2]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[5][1]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[23][1]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[5][0]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[23][0]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[4][7]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][7]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[4][6]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][6]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[4][5]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][5]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[4][4]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][4]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[4][3]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][3]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[4][2]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][2]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[4][1]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][1]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[4][0]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][0]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[3][7]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[21][7]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[3][6]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[21][6]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[3][5]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[21][5]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[3][4]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[21][4]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[3][3]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[21][3]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[3][2]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[21][2]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[3][1]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[21][1]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[3][0]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[21][0]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[2][7]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][7]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[2][6]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][6]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[2][5]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][5]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[2][4]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][4]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[2][3]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][3]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[2][2]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][2]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[2][1]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][1]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[2][0]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][0]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[1][7]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][7]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[1][6]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][6]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[1][5]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][5]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[1][4]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][4]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[1][3]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][3]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[1][2]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][2]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[1][1]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][1]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[1][0]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][0]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[0][7]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][7]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[0][6]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][6]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[0][5]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][5]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[0][4]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][4]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[0][3]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][3]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[0][2]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][2]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[0][1]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][1]              ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|eth_head[0][0]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][0]              ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                        ; Stuck at GND due to stuck port data_in                                               ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8]                                                                                  ; Stuck at GND due to stuck port data_in                                               ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8]                                                                                  ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_en_cnt[0]                                                                                                 ; Merged with eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|data_cnt[0]                  ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[7][1]                                                                                                ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]               ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_en_cnt[1]                                                                                                 ; Merged with eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|data_cnt[1]                  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                        ; Stuck at GND due to stuck port data_in                                               ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                        ; Stuck at GND due to stuck port data_in                                               ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|skip_en                                                                                                       ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|cnt[0..4]                                                                                                     ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_byte_sel[0,1]                                                                                              ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[5..15]                                                                                               ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|real_add_cnt[0..4]                                                                                            ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[0..4]                                                                                                ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|cur_state.st_idle                                                                                             ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|cur_state.st_check_sum                                                                                        ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|cur_state.st_preamble                                                                                         ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|cur_state.st_eth_head                                                                                         ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|cur_state.st_ip_head                                                                                          ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|cur_state.st_tx_data                                                                                          ; Lost fanout                                                                          ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|cur_state.st_crc                                                                                              ; Lost fanout                                                                          ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_tx_en                                                                                                    ; Merged with eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cur_state.st_idle            ;
; Total Number of Removed Registers = 528                                                                                                                   ;                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                               ;
+--------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal        ; Registers Removed due to This Register                                   ;
+--------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|start_en_d0            ; Stuck at GND              ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_data_num[15],             ;
;                                                                    ; due to stuck port data_in ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_data_num[14],             ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_data_num[13],             ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_data_num[12],             ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_data_num[11],             ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_data_num[10],             ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_data_num[9],              ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_data_num[8],              ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_data_num[7],              ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_data_num[6],              ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_data_num[5],              ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_data_num[4],              ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_data_num[3],              ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_data_num[2],              ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_data_num[1],              ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_data_num[0],              ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[1],                ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[0],                ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[2],                  ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[1],                  ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[0],                  ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[15],               ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[14],               ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[13],               ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[12],               ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[11],               ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[10],               ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[9],                ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[8],                ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[7],                ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[6],                ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[5],                ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[4],                ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[3],                ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|total_num[2],                ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[15],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[14],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[13],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[12],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[11],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[10],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[9],                  ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[8],                  ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[7],                  ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[6],                  ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[5],                  ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[4],                  ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|udp_num[3],                  ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|trig_tx_en,                  ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|check_buffer[15],            ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|check_buffer[14],            ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|check_buffer[13],            ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|check_buffer[12],            ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|check_buffer[11],            ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|check_buffer[10],            ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|check_buffer[9],             ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|check_buffer[8],             ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|check_buffer[7],             ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|check_buffer[6],             ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|check_buffer[5],             ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|check_buffer[4],             ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|check_buffer[3],             ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|check_buffer[2],             ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|check_buffer[1],             ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|check_buffer[0],             ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|skip_en,                     ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|cnt[4],                      ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|cnt[3],                      ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|cnt[2],                      ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|cnt[1],                      ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|cnt[0],                      ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_byte_sel[1],              ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_byte_sel[0],              ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[15],                ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[14],                ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[13],                ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|cur_state.st_idle            ;
; eth_top:u_eth_top|eth_ctrl:u_eth_ctrl|udp_tx_busy                  ; Stuck at GND              ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_done,                     ;
;                                                                    ; due to stuck port data_in ; eth_top:u_eth_top|eth_ctrl:u_eth_ctrl|protocol_sw,                       ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|gmii_tx_en,                  ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|gmii_txd[7],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|gmii_txd[6],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|gmii_txd[5],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|gmii_txd[4],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|gmii_txd[3],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|gmii_txd[2],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|gmii_txd[1],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|gmii_txd[0],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_done_t                    ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[12]           ; Lost Fanouts              ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[11],                ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[10],                ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[9],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[8],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[7],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[6],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[5],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[4],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[3]                  ;
; eth_top:u_eth_top|udp:u_udp|crc32_d8:u_crc32_d8|crc_data[0]        ; Lost Fanouts              ; eth_top:u_eth_top|udp:u_udp|crc32_d8:u_crc32_d8|crc_data[30],            ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|crc32_d8:u_crc32_d8|crc_data[24],            ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|crc_clr,                     ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|crc_en                       ;
; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|real_add_cnt[4]        ; Lost Fanouts              ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[2],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[1],                 ;
;                                                                    ;                           ; eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[0]                  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en ; Stuck at GND              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8] ;
;                                                                    ; due to stuck port data_in ;                                                                          ;
+--------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1421  ;
; Number of registers using Synchronous Clear  ; 95    ;
; Number of registers using Synchronous Load   ; 35    ;
; Number of registers using Asynchronous Clear ; 1141  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 996   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                       ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                       ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0 ; 8       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][4]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[21][4]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[23][4]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][4]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[19]                                                                                                      ; 2       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[11]                                                                                                      ; 2       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[3]                                                                                                       ; 2       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[29]                                                                                                      ; 6       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[28]                                                                                                      ; 5       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[31]                                                                                                      ; 3       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[25]                                                                                                      ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][4]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][4]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[26][0]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][0]                                                                                                       ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[23][0]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][0]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][0]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[21][0]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[7]                                                                                                       ; 2       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[15]                                                                                                      ; 2       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[23]                                                                                                      ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][0]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]                                                                                                        ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][5]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[25][5]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[27][5]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[21][5]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][5]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[23][5]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[18]                                                                                                      ; 2       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[10]                                                                                                      ; 2       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[2]                                                                                                       ; 2       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[27]                                                                                                      ; 7       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[24]                                                                                                      ; 5       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[30]                                                                                                      ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][5]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][5]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[27][1]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][1]                                                                                                       ; 2       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[22]                                                                                                      ; 2       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[6]                                                                                                       ; 2       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[14]                                                                                                      ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][1]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[21][1]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][1]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][1]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[23][1]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[24][6]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[27][6]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][6]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[21][6]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[23][6]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][6]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[26]                                                                                                      ; 4       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[9]                                                                                                       ; 2       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[1]                                                                                                       ; 2       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[17]                                                                                                      ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][6]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][6]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[27][2]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][2]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[21][2]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[23][2]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][2]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[13]                                                                                                      ; 2       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[21]                                                                                                      ; 3       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[5]                                                                                                       ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][2]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][2]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[25][7]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[24][7]                                                                                                       ; 1       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][7]                                                                                                       ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[21][7]                                                                                                       ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][7]                                                                                                       ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[23][7]                                                                                                       ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][7]                                                                                                       ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][7]                                                                                                       ; 2       ;
; Total number of inverted registers = 138*                                                                                                                         ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[20]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[0]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |eth_sdram_dac|udp_32_to_8bit:u_udp_32_to_8bit|dac_data[0]                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|data_cnt[1]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]                                              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[1]                                               ;
; 7:1                ; 48 bits   ; 192 LEs       ; 48 LEs               ; 144 LEs                ; Yes        ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[2]                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|tx_byte_sel[0]                                            ;
; 10:1               ; 48 bits   ; 288 LEs       ; 48 LEs               ; 240 LEs                ; Yes        ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[35]                                             ;
; 12:1               ; 6 bits    ; 48 LEs        ; 6 LEs                ; 42 LEs                 ; Yes        ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cnt[0]                                                    ;
; 14:1               ; 5 bits    ; 45 LEs        ; 5 LEs                ; 40 LEs                 ; Yes        ; |eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx|cnt[4]                                                    ;
; 14:1               ; 5 bits    ; 45 LEs        ; 10 LEs               ; 35 LEs                 ; Yes        ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[3]                                                    ;
; 50:1               ; 5 bits    ; 165 LEs       ; 130 LEs              ; 35 LEs                 ; Yes        ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]                                               ;
; 50:1               ; 2 bits    ; 66 LEs        ; 48 LEs               ; 18 LEs                 ; Yes        ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[0]                                               ;
; 23:1               ; 5 bits    ; 75 LEs        ; 5 LEs                ; 70 LEs                 ; Yes        ; |eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[4]                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[25]                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]        ;
; 20:1               ; 5 bits    ; 65 LEs        ; 40 LEs               ; 25 LEs                 ; Yes        ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]         ;
; 23:1               ; 2 bits    ; 30 LEs        ; 8 LEs                ; 22 LEs                 ; Yes        ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]           ;
; 26:1               ; 8 bits    ; 136 LEs       ; 80 LEs               ; 56 LEs                 ; Yes        ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|skip_en                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |eth_sdram_dac|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |eth_sdram_dac|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |eth_sdram_dac|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |eth_sdram_dac|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |eth_sdram_dac|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |eth_sdram_dac|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                       ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                             ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                             ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                     ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                          ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                       ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                             ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                             ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                     ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                          ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                               ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                              ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                           ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                            ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                               ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                              ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                           ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                            ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                              ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                             ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                          ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                           ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_e98:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Signed Integer             ;
; CLK2_MULTIPLY_BY              ; 1                         ; Signed Integer             ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 50                        ; Signed Integer             ;
; CLK2_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; -2083                     ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK3                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; pll_clk_altpll1           ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:u_eth_top                      ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:u_eth_top|pll:u_pll|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------------------------+
; Parameter Name                ; Value                 ; Type                                     ;
+-------------------------------+-----------------------+------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                  ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                  ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                  ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                  ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                  ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                  ;
; INCLK0_INPUT_FREQUENCY        ; 8000                  ; Signed Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                  ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                  ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                  ;
; LOCK_HIGH                     ; 1                     ; Untyped                                  ;
; LOCK_LOW                      ; 1                     ; Untyped                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                  ;
; SKIP_VCO                      ; OFF                   ; Untyped                                  ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                  ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                  ;
; BANDWIDTH                     ; 0                     ; Untyped                                  ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                  ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                  ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                  ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                  ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                  ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                  ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                  ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                  ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                  ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                  ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                                  ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                                  ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer                           ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                  ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                  ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                  ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                  ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                  ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                  ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                  ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                                  ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                                  ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                           ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                  ;
; CLK0_PHASE_SHIFT              ; 3000                  ; Untyped                                  ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                  ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                  ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                  ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                  ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                  ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                  ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                  ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                  ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                  ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                  ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                  ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                  ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                  ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                  ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                                  ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                  ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                  ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                  ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                  ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                  ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                  ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                  ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                  ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                  ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                  ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                  ;
; VCO_MIN                       ; 0                     ; Untyped                                  ;
; VCO_MAX                       ; 0                     ; Untyped                                  ;
; VCO_CENTER                    ; 0                     ; Untyped                                  ;
; PFD_MIN                       ; 0                     ; Untyped                                  ;
; PFD_MAX                       ; 0                     ; Untyped                                  ;
; M_INITIAL                     ; 0                     ; Untyped                                  ;
; M                             ; 0                     ; Untyped                                  ;
; N                             ; 1                     ; Untyped                                  ;
; M2                            ; 1                     ; Untyped                                  ;
; N2                            ; 1                     ; Untyped                                  ;
; SS                            ; 1                     ; Untyped                                  ;
; C0_HIGH                       ; 0                     ; Untyped                                  ;
; C1_HIGH                       ; 0                     ; Untyped                                  ;
; C2_HIGH                       ; 0                     ; Untyped                                  ;
; C3_HIGH                       ; 0                     ; Untyped                                  ;
; C4_HIGH                       ; 0                     ; Untyped                                  ;
; C5_HIGH                       ; 0                     ; Untyped                                  ;
; C6_HIGH                       ; 0                     ; Untyped                                  ;
; C7_HIGH                       ; 0                     ; Untyped                                  ;
; C8_HIGH                       ; 0                     ; Untyped                                  ;
; C9_HIGH                       ; 0                     ; Untyped                                  ;
; C0_LOW                        ; 0                     ; Untyped                                  ;
; C1_LOW                        ; 0                     ; Untyped                                  ;
; C2_LOW                        ; 0                     ; Untyped                                  ;
; C3_LOW                        ; 0                     ; Untyped                                  ;
; C4_LOW                        ; 0                     ; Untyped                                  ;
; C5_LOW                        ; 0                     ; Untyped                                  ;
; C6_LOW                        ; 0                     ; Untyped                                  ;
; C7_LOW                        ; 0                     ; Untyped                                  ;
; C8_LOW                        ; 0                     ; Untyped                                  ;
; C9_LOW                        ; 0                     ; Untyped                                  ;
; C0_INITIAL                    ; 0                     ; Untyped                                  ;
; C1_INITIAL                    ; 0                     ; Untyped                                  ;
; C2_INITIAL                    ; 0                     ; Untyped                                  ;
; C3_INITIAL                    ; 0                     ; Untyped                                  ;
; C4_INITIAL                    ; 0                     ; Untyped                                  ;
; C5_INITIAL                    ; 0                     ; Untyped                                  ;
; C6_INITIAL                    ; 0                     ; Untyped                                  ;
; C7_INITIAL                    ; 0                     ; Untyped                                  ;
; C8_INITIAL                    ; 0                     ; Untyped                                  ;
; C9_INITIAL                    ; 0                     ; Untyped                                  ;
; C0_MODE                       ; BYPASS                ; Untyped                                  ;
; C1_MODE                       ; BYPASS                ; Untyped                                  ;
; C2_MODE                       ; BYPASS                ; Untyped                                  ;
; C3_MODE                       ; BYPASS                ; Untyped                                  ;
; C4_MODE                       ; BYPASS                ; Untyped                                  ;
; C5_MODE                       ; BYPASS                ; Untyped                                  ;
; C6_MODE                       ; BYPASS                ; Untyped                                  ;
; C7_MODE                       ; BYPASS                ; Untyped                                  ;
; C8_MODE                       ; BYPASS                ; Untyped                                  ;
; C9_MODE                       ; BYPASS                ; Untyped                                  ;
; C0_PH                         ; 0                     ; Untyped                                  ;
; C1_PH                         ; 0                     ; Untyped                                  ;
; C2_PH                         ; 0                     ; Untyped                                  ;
; C3_PH                         ; 0                     ; Untyped                                  ;
; C4_PH                         ; 0                     ; Untyped                                  ;
; C5_PH                         ; 0                     ; Untyped                                  ;
; C6_PH                         ; 0                     ; Untyped                                  ;
; C7_PH                         ; 0                     ; Untyped                                  ;
; C8_PH                         ; 0                     ; Untyped                                  ;
; C9_PH                         ; 0                     ; Untyped                                  ;
; L0_HIGH                       ; 1                     ; Untyped                                  ;
; L1_HIGH                       ; 1                     ; Untyped                                  ;
; G0_HIGH                       ; 1                     ; Untyped                                  ;
; G1_HIGH                       ; 1                     ; Untyped                                  ;
; G2_HIGH                       ; 1                     ; Untyped                                  ;
; G3_HIGH                       ; 1                     ; Untyped                                  ;
; E0_HIGH                       ; 1                     ; Untyped                                  ;
; E1_HIGH                       ; 1                     ; Untyped                                  ;
; E2_HIGH                       ; 1                     ; Untyped                                  ;
; E3_HIGH                       ; 1                     ; Untyped                                  ;
; L0_LOW                        ; 1                     ; Untyped                                  ;
; L1_LOW                        ; 1                     ; Untyped                                  ;
; G0_LOW                        ; 1                     ; Untyped                                  ;
; G1_LOW                        ; 1                     ; Untyped                                  ;
; G2_LOW                        ; 1                     ; Untyped                                  ;
; G3_LOW                        ; 1                     ; Untyped                                  ;
; E0_LOW                        ; 1                     ; Untyped                                  ;
; E1_LOW                        ; 1                     ; Untyped                                  ;
; E2_LOW                        ; 1                     ; Untyped                                  ;
; E3_LOW                        ; 1                     ; Untyped                                  ;
; L0_INITIAL                    ; 1                     ; Untyped                                  ;
; L1_INITIAL                    ; 1                     ; Untyped                                  ;
; G0_INITIAL                    ; 1                     ; Untyped                                  ;
; G1_INITIAL                    ; 1                     ; Untyped                                  ;
; G2_INITIAL                    ; 1                     ; Untyped                                  ;
; G3_INITIAL                    ; 1                     ; Untyped                                  ;
; E0_INITIAL                    ; 1                     ; Untyped                                  ;
; E1_INITIAL                    ; 1                     ; Untyped                                  ;
; E2_INITIAL                    ; 1                     ; Untyped                                  ;
; E3_INITIAL                    ; 1                     ; Untyped                                  ;
; L0_MODE                       ; BYPASS                ; Untyped                                  ;
; L1_MODE                       ; BYPASS                ; Untyped                                  ;
; G0_MODE                       ; BYPASS                ; Untyped                                  ;
; G1_MODE                       ; BYPASS                ; Untyped                                  ;
; G2_MODE                       ; BYPASS                ; Untyped                                  ;
; G3_MODE                       ; BYPASS                ; Untyped                                  ;
; E0_MODE                       ; BYPASS                ; Untyped                                  ;
; E1_MODE                       ; BYPASS                ; Untyped                                  ;
; E2_MODE                       ; BYPASS                ; Untyped                                  ;
; E3_MODE                       ; BYPASS                ; Untyped                                  ;
; L0_PH                         ; 0                     ; Untyped                                  ;
; L1_PH                         ; 0                     ; Untyped                                  ;
; G0_PH                         ; 0                     ; Untyped                                  ;
; G1_PH                         ; 0                     ; Untyped                                  ;
; G2_PH                         ; 0                     ; Untyped                                  ;
; G3_PH                         ; 0                     ; Untyped                                  ;
; E0_PH                         ; 0                     ; Untyped                                  ;
; E1_PH                         ; 0                     ; Untyped                                  ;
; E2_PH                         ; 0                     ; Untyped                                  ;
; E3_PH                         ; 0                     ; Untyped                                  ;
; M_PH                          ; 0                     ; Untyped                                  ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                  ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                  ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                  ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                  ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                  ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                  ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                  ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                  ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                  ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                  ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                  ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                  ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                  ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                  ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                  ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                  ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                  ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                  ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                  ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                  ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                  ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                  ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                  ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                  ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                  ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                  ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                  ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                  ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                  ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                  ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                                  ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                  ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                  ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                  ;
; CBXI_PARAMETER                ; pll_altpll1           ; Untyped                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                  ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                  ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                  ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                           ;
+-------------------------------+-----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                              ;
; WIDTH                  ; 4            ; Signed Integer                                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                     ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_in_bhf  ; Untyped                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                     ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_in_8hf  ; Untyped                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; WIDTH                  ; 4            ; Signed Integer                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                       ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                       ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_s9j ; Untyped                                                                                                                       ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                       ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                       ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                       ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                      ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                      ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                      ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                      ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:u_eth_top|arp:u_arp            ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx ;
+----------------+--------------------------------------------------+----------------------+
; Parameter Name ; Value                                            ; Type                 ;
+----------------+--------------------------------------------------+----------------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary      ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary      ;
+----------------+--------------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx ;
+----------------+--------------------------------------------------+----------------------+
; Parameter Name ; Value                                            ; Type                 ;
+----------------+--------------------------------------------------+----------------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary      ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary      ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary      ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary      ;
+----------------+--------------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:u_eth_top|udp:u_udp            ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx ;
+----------------+--------------------------------------------------+----------------------+
; Parameter Name ; Value                                            ; Type                 ;
+----------------+--------------------------------------------------+----------------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary      ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary      ;
+----------------+--------------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx ;
+----------------+--------------------------------------------------+----------------------+
; Parameter Name ; Value                                            ; Type                 ;
+----------------+--------------------------------------------------+----------------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary      ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary      ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary      ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary      ;
+----------------+--------------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_pkl1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_cll1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                             ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 0000000100 ; Unsigned Binary                                                                                  ;
; TRC_CLK        ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRSC_CLK       ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                                  ;
; TCL_CLK        ; 0000000011 ; Unsigned Binary                                                                                  ;
; TWR_CLK        ; 0000000010 ; Unsigned Binary                                                                                  ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                      ;
+-------------------------------------------------+---------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                             ; Type           ;
+-------------------------------------------------+---------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                     ; String         ;
; sld_node_info                                   ; 805334528                                         ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                 ; Signed Integer ;
; sld_data_bits                                   ; 8                                                 ; Untyped        ;
; sld_trigger_bits                                ; 8                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                ; Signed Integer ;
; sld_node_crc_hiword                             ; 21756                                             ; Untyped        ;
; sld_node_crc_loword                             ; 38739                                             ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                 ; Signed Integer ;
; sld_sample_depth                                ; 2048                                              ; Untyped        ;
; sld_segment_size                                ; 2048                                              ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                              ; String         ;
; sld_state_bits                                  ; 11                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                              ; String         ;
; sld_inversion_mask_length                       ; 49                                                ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                 ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                        ;
+-------------------------------+-----------------------------------------------------+
; Name                          ; Value                                               ;
+-------------------------------+-----------------------------------------------------+
; Number of entity instances    ; 2                                                   ;
; Entity Instance               ; pll_clk:u_pll_clk|altpll:altpll_component           ;
;     -- OPERATION_MODE         ; NORMAL                                              ;
;     -- PLL_TYPE               ; AUTO                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                   ;
; Entity Instance               ; eth_top:u_eth_top|pll:u_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                              ;
;     -- PLL_TYPE               ; AUTO                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 8000                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                   ;
+-------------------------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                               ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 8                                                                                               ;
;     -- LPM_NUMWORDS        ; 1024                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 8                                                                                               ;
;     -- LPM_NUMWORDS        ; 1024                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:u_sdram_top"                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; wr_min_addr       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_len[8..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_len[9]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_min_addr       ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_len[8..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_len[9]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sdram_read_valid  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sdram_pingpang_en ; Input  ; Info     ; Stuck at GND                                                                        ;
; sdram_init_done   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_top:u_eth_top|udp:u_udp|crc32_d8:u_crc32_d8"                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; crc_next[23..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_top:u_eth_top|udp:u_udp"                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; rec_pkt_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rec_byte_num ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_req       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8"                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; crc_next[23..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; datain_h ; Input ; Info     ; Stuck at VCC                                                                        ;
; datain_l ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "eth_top:u_eth_top|pll:u_pll" ;
+--------+--------+----------+----------------------------+
; Port   ; Type   ; Severity ; Details                    ;
+--------+--------+----------+----------------------------+
; locked ; Output ; Info     ; Explicitly unconnected     ;
+--------+--------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 8                   ; 8                ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:03     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                ;
+-----------------------------------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                    ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection ; Details                                                                                                                                                        ;
+-----------------------------------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_to_dac:u_sdram_to_dac|dac_data[0] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sdram_to_dac:u_sdram_to_dac|dac_data[0] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sdram_to_dac:u_sdram_to_dac|dac_data[1] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sdram_to_dac:u_sdram_to_dac|dac_data[1] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sdram_to_dac:u_sdram_to_dac|dac_data[2] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sdram_to_dac:u_sdram_to_dac|dac_data[2] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sdram_to_dac:u_sdram_to_dac|dac_data[3] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sdram_to_dac:u_sdram_to_dac|dac_data[3] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sdram_to_dac:u_sdram_to_dac|dac_data[4] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sdram_to_dac:u_sdram_to_dac|dac_data[4] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sdram_to_dac:u_sdram_to_dac|dac_data[5] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sdram_to_dac:u_sdram_to_dac|dac_data[5] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sdram_to_dac:u_sdram_to_dac|dac_data[6] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sdram_to_dac:u_sdram_to_dac|dac_data[6] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sdram_to_dac:u_sdram_to_dac|dac_data[7] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sdram_to_dac:u_sdram_to_dac|dac_data[7] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sys_clk                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sys_clk           ; N/A                                                                                                                                                            ;
+-----------------------------------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sat Nov 22 16:38:43 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eth_sdram_dac -c eth_sdram_dac
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_sdram_dac.v
    Info (12023): Found entity 1: eth_sdram_dac
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_top.v
    Info (12023): Found entity 1: eth_top
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/eth_ctrl.v
    Info (12023): Found entity 1: eth_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp.v
    Info (12023): Found entity 1: udp
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_tx.v
    Info (12023): Found entity 1: udp_tx
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/udp/udp_rx.v
    Info (12023): Found entity 1: udp_rx
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/gmii_to_rgmii.v
    Info (12023): Found entity 1: gmii_to_rgmii
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/rgmii_tx.v
    Info (12023): Found entity 1: rgmii_tx
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/gmii_to_rgmii/rgmii_rx.v
    Info (12023): Found entity 1: rgmii_rx
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp.v
    Info (12023): Found entity 1: arp
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_tx.v
    Info (12023): Found entity 1: arp_tx
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/arp_rx.v
    Info (12023): Found entity 1: arp_rx
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/eth_top/arp/crc32_d8.v
    Info (12023): Found entity 1: crc32_d8
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/udp_32_to_8bit.v
    Info (12023): Found entity 1: udp_32_to_8bit
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_data.v
    Info (12023): Found entity 1: sdram_data
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd
Info (12021): Found 0 design units, including 0 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/sdram_fifo_ctrl.v
    Info (12023): Found entity 1: sdram_fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/sdram/wrfifo.v
    Info (12023): Found entity 1: wrfifo
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/key/touch.v
    Info (12023): Found entity 1: touch
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/rtl/key/key_debounce.v
    Info (12023): Found entity 1: key_debounce
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll_clk.v
    Info (12023): Found entity 1: pll_clk
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/ddo_x4.v
    Info (12023): Found entity 1: ddo_x4
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/ddo_x1.v
    Info (12023): Found entity 1: ddo_x1
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/ddi_x4.v
    Info (12023): Found entity 1: ddi_x4
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/ddi_x1.v
    Info (12023): Found entity 1: ddi_x1
Info (12021): Found 1 design units, including 1 entities, in source file /quartus13.0/project/climb_intermediate_project/bdf/bdf_top2.bdf
    Info (12023): Found entity 1: bdf_top2
Info (12127): Elaborating entity "eth_sdram_dac" for the top level hierarchy
Info (12128): Elaborating entity "pll_clk" for hierarchy "pll_clk:u_pll_clk"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_clk:u_pll_clk|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_clk:u_pll_clk|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2083"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "50"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll1.v
    Info (12023): Found entity 1: pll_clk_altpll1
Info (12128): Elaborating entity "pll_clk_altpll1" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated"
Info (12128): Elaborating entity "eth_top" for hierarchy "eth_top:u_eth_top"
Info (12128): Elaborating entity "pll" for hierarchy "eth_top:u_eth_top|pll:u_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "eth_top:u_eth_top|pll:u_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "eth_top:u_eth_top|pll:u_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "eth_top:u_eth_top|pll:u_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "8000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll1.v
    Info (12023): Found entity 1: pll_altpll1
Info (12128): Elaborating entity "pll_altpll1" for hierarchy "eth_top:u_eth_top|pll:u_pll|altpll:altpll_component|pll_altpll1:auto_generated"
Info (12128): Elaborating entity "gmii_to_rgmii" for hierarchy "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii"
Info (12128): Elaborating entity "rgmii_rx" for hierarchy "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx"
Info (12128): Elaborating entity "ddi_x4" for hierarchy "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst"
Info (12128): Elaborating entity "altddio_in" for hierarchy "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component"
Info (12130): Elaborated megafunction instantiation "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component"
Info (12133): Instantiated megafunction "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_bhf.tdf
    Info (12023): Found entity 1: ddio_in_bhf
Info (12128): Elaborating entity "ddio_in_bhf" for hierarchy "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated"
Info (12128): Elaborating entity "ddi_x1" for hierarchy "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst"
Info (12128): Elaborating entity "altddio_in" for hierarchy "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component"
Info (12130): Elaborated megafunction instantiation "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component"
Info (12133): Instantiated megafunction "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_8hf.tdf
    Info (12023): Found entity 1: ddio_in_8hf
Info (12128): Elaborating entity "ddio_in_8hf" for hierarchy "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated"
Info (12128): Elaborating entity "rgmii_tx" for hierarchy "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx"
Info (12128): Elaborating entity "ddo_x4" for hierarchy "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst"
Info (12128): Elaborating entity "altddio_out" for hierarchy "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component"
Info (12130): Elaborated megafunction instantiation "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component"
Info (12133): Instantiated megafunction "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf
    Info (12023): Found entity 1: ddio_out_s9j
Info (12128): Elaborating entity "ddio_out_s9j" for hierarchy "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated"
Info (12128): Elaborating entity "ddo_x1" for hierarchy "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst"
Info (12128): Elaborating entity "altddio_out" for hierarchy "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component"
Info (12130): Elaborated megafunction instantiation "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component"
Info (12133): Instantiated megafunction "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf
    Info (12023): Found entity 1: ddio_out_p9j
Info (12128): Elaborating entity "ddio_out_p9j" for hierarchy "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated"
Info (12128): Elaborating entity "arp" for hierarchy "eth_top:u_eth_top|arp:u_arp"
Info (12128): Elaborating entity "arp_rx" for hierarchy "eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx"
Info (12128): Elaborating entity "arp_tx" for hierarchy "eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx"
Info (10041): Inferred latch for "arp_data[0][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[0][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[0][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[0][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[0][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[0][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[0][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[0][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[1][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[1][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[1][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[1][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[1][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[1][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[1][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[1][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[2][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[2][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[2][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[2][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[2][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[2][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[2][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[2][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[3][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[3][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[3][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[3][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[3][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[3][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[3][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[3][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[4][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[4][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[4][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[4][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[4][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[4][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[4][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[4][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[5][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[5][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[5][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[5][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[5][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[5][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[5][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[5][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[6][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[6][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[6][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[6][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[6][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[6][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[6][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[6][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[8][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[8][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[8][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[8][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[8][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[8][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[8][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[8][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[9][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[9][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[9][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[9][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[9][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[9][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[9][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[9][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[10][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[10][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[10][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[10][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[10][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[10][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[10][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[10][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[11][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[11][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[11][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[11][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[11][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[11][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[11][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[11][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[12][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[12][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[12][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[12][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[12][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[12][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[12][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[12][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[13][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[13][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[13][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[13][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[13][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[13][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[13][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[13][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[14][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[14][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[14][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[14][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[14][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[14][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[14][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[14][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[15][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[15][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[15][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[15][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[15][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[15][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[15][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[15][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[16][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[16][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[16][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[16][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[16][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[16][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[16][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[16][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[17][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[17][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[17][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[17][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[17][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[17][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[17][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "arp_data[17][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[6][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[6][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[6][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[6][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[6][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[6][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[6][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[6][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[7][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[7][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[7][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[7][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[7][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[7][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[7][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[7][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[8][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[8][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[8][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[8][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[8][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[8][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[8][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[8][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[9][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[9][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[9][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[9][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[9][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[9][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[9][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[9][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[10][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[10][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[10][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[10][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[10][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[10][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[10][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[10][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[11][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[11][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[11][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[11][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[11][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[11][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[11][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[11][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[12][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[12][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[12][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[12][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[12][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[12][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[12][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[12][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[13][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[13][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[13][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[13][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[13][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[13][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[13][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "eth_head[13][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[0][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[0][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[0][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[0][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[0][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[0][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[0][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[0][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[1][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[1][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[1][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[1][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[1][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[1][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[1][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[1][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[2][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[2][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[2][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[2][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[2][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[2][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[2][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[2][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[3][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[3][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[3][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[3][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[3][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[3][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[3][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[3][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[4][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[4][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[4][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[4][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[4][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[4][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[4][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[4][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[5][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[5][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[5][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[5][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[5][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[5][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[5][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[5][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[6][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[6][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[6][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[6][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[6][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[6][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[6][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[6][7]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[7][0]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[7][1]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[7][2]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[7][3]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[7][4]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[7][5]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[7][6]" at arp_tx.v(123)
Info (10041): Inferred latch for "preamble[7][7]" at arp_tx.v(123)
Info (12128): Elaborating entity "crc32_d8" for hierarchy "eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8"
Info (12128): Elaborating entity "udp" for hierarchy "eth_top:u_eth_top|udp:u_udp"
Info (12128): Elaborating entity "udp_rx" for hierarchy "eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx"
Info (12128): Elaborating entity "udp_tx" for hierarchy "eth_top:u_eth_top|udp:u_udp|udp_tx:u_udp_tx"
Info (10041): Inferred latch for "eth_head[6][0]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[6][1]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[6][2]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[6][3]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[6][4]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[6][5]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[6][6]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[6][7]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[7][0]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[7][1]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[7][2]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[7][3]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[7][4]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[7][5]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[7][6]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[7][7]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[8][0]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[8][1]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[8][2]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[8][3]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[8][4]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[8][5]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[8][6]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[8][7]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[9][0]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[9][1]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[9][2]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[9][3]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[9][4]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[9][5]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[9][6]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[9][7]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[10][0]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[10][1]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[10][2]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[10][3]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[10][4]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[10][5]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[10][6]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[10][7]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[11][0]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[11][1]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[11][2]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[11][3]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[11][4]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[11][5]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[11][6]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[11][7]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[12][0]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[12][1]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[12][2]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[12][3]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[12][4]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[12][5]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[12][6]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[12][7]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[13][0]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[13][1]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[13][2]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[13][3]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[13][4]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[13][5]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[13][6]" at udp_tx.v(174)
Info (10041): Inferred latch for "eth_head[13][7]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[0][0]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[0][1]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[0][2]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[0][3]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[0][4]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[0][5]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[0][6]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[0][7]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[1][0]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[1][1]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[1][2]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[1][3]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[1][4]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[1][5]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[1][6]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[1][7]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[2][0]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[2][1]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[2][2]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[2][3]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[2][4]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[2][5]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[2][6]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[2][7]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[3][0]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[3][1]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[3][2]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[3][3]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[3][4]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[3][5]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[3][6]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[3][7]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[4][0]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[4][1]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[4][2]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[4][3]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[4][4]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[4][5]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[4][6]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[4][7]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[5][0]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[5][1]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[5][2]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[5][3]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[5][4]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[5][5]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[5][6]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[5][7]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[6][0]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[6][1]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[6][2]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[6][3]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[6][4]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[6][5]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[6][6]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[6][7]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[7][0]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[7][1]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[7][2]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[7][3]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[7][4]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[7][5]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[7][6]" at udp_tx.v(174)
Info (10041): Inferred latch for "preamble[7][7]" at udp_tx.v(174)
Info (12128): Elaborating entity "eth_ctrl" for hierarchy "eth_top:u_eth_top|eth_ctrl:u_eth_ctrl"
Info (12128): Elaborating entity "touch" for hierarchy "touch:u_touch"
Info (12128): Elaborating entity "udp_32_to_8bit" for hierarchy "udp_32_to_8bit:u_udp_32_to_8bit"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:u_sdram_top"
Info (12128): Elaborating entity "sdram_fifo_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl"
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_pkl1.tdf
    Info (12023): Found entity 1: dcfifo_pkl1
Info (12128): Elaborating entity "dcfifo_pkl1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gj31.tdf
    Info (12023): Found entity 1: altsyncram_gj31
Info (12128): Elaborating entity "altsyncram_gj31" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11"
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_cll1.tdf
    Info (12023): Found entity 1: dcfifo_cll1
Info (12128): Elaborating entity "dcfifo_cll1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e98
Info (12128): Elaborating entity "alt_synch_pipe_e98" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_e98:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4"
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd"
Info (12128): Elaborating entity "sdram_data" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "eth_top:u_eth_top|tx_start_en" is missing source, defaulting to GND
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6u14.tdf
    Info (12023): Found entity 1: altsyncram_6u14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vei.tdf
    Info (12023): Found entity 1: cntr_vei
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND
    Warning (13410): Pin "dac_data_final[0]" is stuck at GND
    Warning (13410): Pin "dac_data_final[1]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 389 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/quartus13.0/project/climb_intermediate_project/par/output_files/eth_sdram_dac.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 1 of its 17 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 16 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2425 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 42 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 2330 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4728 megabytes
    Info: Processing ended: Sat Nov 22 16:38:54 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/quartus13.0/project/climb_intermediate_project/par/output_files/eth_sdram_dac.map.smsg.


