Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Nov 27 13:29:28 2021
| Host         : fitwig running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   |  8219 |     0 |     70560 | 11.65 |
|   LUT as Logic             |  7612 |     0 |     70560 | 10.79 |
|   LUT as Memory            |   607 |     0 |     28800 |  2.11 |
|     LUT as Distributed RAM |   144 |     0 |           |       |
|     LUT as Shift Register  |   463 |     0 |           |       |
| CLB Registers              | 11129 |     0 |    141120 |  7.89 |
|   Register as Flip Flop    | 11129 |     0 |    141120 |  7.89 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |   151 |     0 |      8820 |  1.71 |
| F7 Muxes                   |   162 |     0 |     35280 |  0.46 |
| F8 Muxes                   |     2 |     0 |     17640 |  0.01 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 107   |          Yes |           - |          Set |
| 328   |          Yes |           - |        Reset |
| 310   |          Yes |         Set |            - |
| 10384 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  1947 |     0 |      8820 | 22.07 |
|   CLBL                                     |  1280 |     0 |           |       |
|   CLBM                                     |   667 |     0 |           |       |
| LUT as Logic                               |  7612 |     0 |     70560 | 10.79 |
|   using O5 output only                     |   216 |       |           |       |
|   using O6 output only                     |  5799 |       |           |       |
|   using O5 and O6                          |  1597 |       |           |       |
| LUT as Memory                              |   607 |     0 |     28800 |  2.11 |
|   LUT as Distributed RAM                   |   144 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   144 |       |           |       |
|   LUT as Shift Register                    |   463 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   256 |       |           |       |
|     using O5 and O6                        |   207 |       |           |       |
| CLB Registers                              | 11129 |     0 |    141120 |  7.89 |
|   Register driven from within the CLB      |  5233 |       |           |       |
|   Register driven from outside the CLB     |  5896 |       |           |       |
|     LUT in front of the register is unused |  4170 |       |           |       |
|     LUT in front of the register is used   |  1726 |       |           |       |
| Unique Control Sets                        |   558 |       |     17640 |  3.16 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  6.5 |     0 |       216 |  3.01 |
|   RAMB36/FIFO*    |    4 |     0 |       216 |  1.85 |
|     RAMB36E2 only |    4 |       |           |       |
|   RAMB18          |    5 |     0 |       432 |  1.16 |
|     RAMB18E2 only |    5 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |       360 |  2.50 |
|   DSP48E2 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |       196 |  2.04 |
|   BUFGCE             |    3 |     0 |        88 |  3.41 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |         3 | 33.33 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 10384 |            Register |
| LUT6       |  3346 |                 CLB |
| LUT5       |  1803 |                 CLB |
| LUT3       |  1732 |                 CLB |
| LUT4       |  1164 |                 CLB |
| LUT2       |   927 |                 CLB |
| SRL16E     |   392 |                 CLB |
| FDCE       |   328 |            Register |
| FDSE       |   310 |            Register |
| SRLC32E    |   274 |                 CLB |
| RAMD32     |   252 |                 CLB |
| LUT1       |   237 |                 CLB |
| MUXF7      |   162 |                 CLB |
| CARRY8     |   151 |                 CLB |
| FDPE       |   107 |            Register |
| RAMS32     |    36 |                 CLB |
| DSP48E2    |     9 |          Arithmetic |
| RAMB18E2   |     5 |            BLOCKRAM |
| SRLC16E    |     4 |                 CLB |
| RAMB36E2   |     4 |            BLOCKRAM |
| BUFGCE     |     3 |               Clock |
| MUXF8      |     2 |                 CLB |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| BUFG_PS    |     1 |               Clock |
| BSCANE2    |     1 |       Configuration |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_1 |    1 |
| design_1_xbar_0              |    1 |
| design_1_v_tpg_0_0           |    1 |
| design_1_v_tc_0_0            |    1 |
| design_1_v_axi4s_vid_out_0_0 |    1 |
| design_1_rst_ps8_0_100M_0    |    1 |
| design_1_proc_sys_reset_0_0  |    1 |
| design_1_ila_1_0             |    1 |
| design_1_ila_0_0             |    1 |
| design_1_clk_wiz_0_0         |    1 |
| design_1_auto_pc_1           |    1 |
| design_1_auto_pc_0           |    1 |
| design_1_auto_ds_1           |    1 |
| design_1_auto_ds_0           |    1 |
| dbg_hub                      |    1 |
+------------------------------+------+


