

================================================================
== Vitis HLS Report for 'getTanhDouble'
================================================================
* Date:           Sun Jun 23 03:39:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        getTanhDouble
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.338 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    35004|    35004|  0.175 ms|  0.175 ms|  35005|  35005|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |    35002|    35002|        38|         35|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 35, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 35, D = 38, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.85>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 41 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 42 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:14]   --->   Operation 43 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:12]   --->   Operation 44 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %addr_in"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %addr_out"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln14 = store i10 0, i10 %i" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:14]   --->   Operation 51 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 52 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.body" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:17]   --->   Operation 54 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:17]   --->   Operation 55 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.93ns)   --->   "%icmp_ln17 = icmp_eq  i10 %i_1, i10 1000" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:17]   --->   Operation 56 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.93ns)   --->   "%add_ln17 = add i10 %i_1, i10 1" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:17]   --->   Operation 57 'add' 'add_ln17' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.body.split_ifconv, void %for.end" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:17]   --->   Operation 58 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i10 %i_1" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:17]   --->   Operation 59 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%addr_in_addr = getelementptr i32 %addr_in, i64 0, i64 %zext_ln17" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:18]   --->   Operation 60 'getelementptr' 'addr_in_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (1.29ns)   --->   "%addr_in_load = load i10 %addr_in_addr" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:18]   --->   Operation 61 'load' 'addr_in_load' <Predicate = (!icmp_ln17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 62 [1/1] (0.46ns)   --->   "%store_ln14 = store i10 %add_ln17, i10 %i" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:14]   --->   Operation 62 'store' 'store_ln14' <Predicate = (!icmp_ln17)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 63 [1/2] (1.29ns)   --->   "%addr_in_load = load i10 %addr_in_addr" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:18]   --->   Operation 63 'load' 'addr_in_load' <Predicate = (!icmp_ln17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %addr_in_load" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:18]   --->   Operation 64 'zext' 'zext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln18" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:18]   --->   Operation 65 'getelementptr' 'A_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:18]   --->   Operation 66 'load' 'A_load' <Predicate = (!icmp_ln17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 3.11>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 67 'load' 'reuse_reg_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 68 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:18]   --->   Operation 69 'load' 'A_load' <Predicate = (!icmp_ln17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_3 : Operation 70 [1/1] (1.36ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln18" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:18]   --->   Operation 70 'icmp' 'addr_cmp' <Predicate = (!icmp_ln17)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.43ns)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %A_load" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:18]   --->   Operation 71 'select' 'reuse_select' <Predicate = (!icmp_ln17)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reuse_select, i32 52, i32 62" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:20]   --->   Operation 72 'partselect' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i64 %reuse_select" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:20]   --->   Operation 73 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.96ns)   --->   "%icmp_ln20 = icmp_ne  i11 %tmp, i11 2047" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:20]   --->   Operation 74 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.31ns)   --->   "%icmp_ln20_1 = icmp_eq  i52 %trunc_ln20, i52 0" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:20]   --->   Operation 75 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:34]   --->   Operation 129 'ret' 'ret_ln34' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%beta = bitcast i64 %reuse_select" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:18]   --->   Operation 76 'bitcast' 'beta' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 77 [6/6] (3.33ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 77 'dmul' 'mul_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 78 [5/6] (3.33ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 78 'dmul' 'mul_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 79 [4/6] (3.33ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 79 'dmul' 'mul_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 80 [3/6] (3.33ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 80 'dmul' 'mul_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 81 [2/6] (3.33ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 81 'dmul' 'mul_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.33>
ST_9 : Operation 82 [1/6] (3.33ns)   --->   "%mul_i = dmul i64 %beta, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 82 'dmul' 'mul_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.17>
ST_10 : Operation 83 [5/5] (3.17ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 83 'dadd' 'add_i' <Predicate = (!icmp_ln17)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.17>
ST_11 : Operation 84 [4/5] (3.17ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 84 'dadd' 'add_i' <Predicate = (!icmp_ln17)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.17>
ST_12 : Operation 85 [3/5] (3.17ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 85 'dadd' 'add_i' <Predicate = (!icmp_ln17)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.17>
ST_13 : Operation 86 [2/5] (3.17ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 86 'dadd' 'add_i' <Predicate = (!icmp_ln17)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.17>
ST_14 : Operation 87 [1/5] (3.17ns)   --->   "%add_i = dadd i64 %mul_i, i64 19.5238" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 87 'dadd' 'add_i' <Predicate = (!icmp_ln17)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.33>
ST_15 : Operation 88 [6/6] (3.33ns)   --->   "%mul1_i = dmul i64 %add_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 88 'dmul' 'mul1_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.33>
ST_16 : Operation 89 [5/6] (3.33ns)   --->   "%mul1_i = dmul i64 %add_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 89 'dmul' 'mul1_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.33>
ST_17 : Operation 90 [4/6] (3.33ns)   --->   "%mul1_i = dmul i64 %add_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 90 'dmul' 'mul1_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.33>
ST_18 : Operation 91 [3/6] (3.33ns)   --->   "%mul1_i = dmul i64 %add_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 91 'dmul' 'mul1_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.33>
ST_19 : Operation 92 [2/6] (3.33ns)   --->   "%mul1_i = dmul i64 %add_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 92 'dmul' 'mul1_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.33>
ST_20 : Operation 93 [1/6] (3.33ns)   --->   "%mul1_i = dmul i64 %add_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 93 'dmul' 'mul1_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.33>
ST_21 : Operation 94 [6/6] (3.33ns)   --->   "%mul2_i = dmul i64 %mul1_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 94 'dmul' 'mul2_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.33>
ST_22 : Operation 95 [5/6] (3.33ns)   --->   "%mul2_i = dmul i64 %mul1_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 95 'dmul' 'mul2_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.33>
ST_23 : Operation 96 [4/6] (3.33ns)   --->   "%mul2_i = dmul i64 %mul1_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 96 'dmul' 'mul2_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.33>
ST_24 : Operation 97 [3/6] (3.33ns)   --->   "%mul2_i = dmul i64 %mul1_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 97 'dmul' 'mul2_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.33>
ST_25 : Operation 98 [2/6] (3.33ns)   --->   "%mul2_i = dmul i64 %mul1_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 98 'dmul' 'mul2_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.33>
ST_26 : Operation 99 [1/6] (3.33ns)   --->   "%mul2_i = dmul i64 %mul1_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 99 'dmul' 'mul2_i' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.17>
ST_27 : Operation 100 [5/5] (3.17ns)   --->   "%add3_i = dadd i64 %mul2_i, i64 3.70476" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 100 'dadd' 'add3_i' <Predicate = (!icmp_ln17)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.17>
ST_28 : Operation 101 [4/5] (3.17ns)   --->   "%add3_i = dadd i64 %mul2_i, i64 3.70476" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 101 'dadd' 'add3_i' <Predicate = (!icmp_ln17)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.17>
ST_29 : Operation 102 [3/5] (3.17ns)   --->   "%add3_i = dadd i64 %mul2_i, i64 3.70476" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 102 'dadd' 'add3_i' <Predicate = (!icmp_ln17)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.17>
ST_30 : Operation 103 [2/5] (3.17ns)   --->   "%add3_i = dadd i64 %mul2_i, i64 3.70476" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 103 'dadd' 'add3_i' <Predicate = (!icmp_ln17)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.17>
ST_31 : Operation 104 [1/5] (3.17ns)   --->   "%add3_i = dadd i64 %mul2_i, i64 3.70476" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 104 'dadd' 'add3_i' <Predicate = (!icmp_ln17)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.33>
ST_32 : Operation 105 [2/2] (2.05ns)   --->   "%tmp_1 = fcmp_oge  i64 %beta, i64 1" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:20]   --->   Operation 105 'dcmp' 'tmp_1' <Predicate = (!icmp_ln17)> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 106 [6/6] (3.33ns)   --->   "%result = dmul i64 %add3_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 106 'dmul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.33>
ST_33 : Operation 107 [1/2] (2.05ns)   --->   "%tmp_1 = fcmp_oge  i64 %beta, i64 1" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:20]   --->   Operation 107 'dcmp' 'tmp_1' <Predicate = (!icmp_ln17)> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 108 [5/6] (3.33ns)   --->   "%result = dmul i64 %add3_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 108 'dmul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.33>
ST_34 : Operation 109 [4/6] (3.33ns)   --->   "%result = dmul i64 %add3_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 109 'dmul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.33>
ST_35 : Operation 110 [3/6] (3.33ns)   --->   "%result = dmul i64 %add3_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 110 'dmul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.33>
ST_36 : Operation 111 [2/6] (3.33ns)   --->   "%result = dmul i64 %add3_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 111 'dmul' 'result' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 112 [1/1] (0.00ns)   --->   "%addr_out_addr = getelementptr i32 %addr_out, i64 0, i64 %zext_ln17" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:31]   --->   Operation 112 'getelementptr' 'addr_out_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 113 [2/2] (1.29ns)   --->   "%addr_out_load = load i10 %addr_out_addr" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:31]   --->   Operation 113 'load' 'addr_out_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 37 <SV = 36> <Delay = 3.33>
ST_37 : Operation 114 [1/6] (3.33ns)   --->   "%result = dmul i64 %add3_i, i64 %beta" [HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27]   --->   Operation 114 'dmul' 'result' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 115 [1/2] (1.29ns)   --->   "%addr_out_load = load i10 %addr_out_addr" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:31]   --->   Operation 115 'load' 'addr_out_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_37 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i32 %addr_out_load" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:31]   --->   Operation 116 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 117 [1/1] (0.46ns)   --->   "%store_ln31 = store i64 %zext_ln31, i64 %reuse_addr_reg" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:31]   --->   Operation 117 'store' 'store_ln31' <Predicate = true> <Delay = 0.46>

State 38 <SV = 37> <Delay = 1.73>
ST_38 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:14]   --->   Operation 118 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 119 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:14]   --->   Operation 119 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:17]   --->   Operation 120 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%or_ln20 = or i1 %icmp_ln20_1, i1 %icmp_ln20" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:20]   --->   Operation 121 'or' 'or_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%and_ln20 = and i1 %or_ln20, i1 %tmp_1" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:20]   --->   Operation 122 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%bitcast_ln31 = bitcast i64 %result" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:31]   --->   Operation 123 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 124 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln31 = select i1 %and_ln20, i64 4607182418800017408, i64 %bitcast_ln31" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:31]   --->   Operation 124 'select' 'select_ln31' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 125 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i64 %A, i64 0, i64 %zext_ln31" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:31]   --->   Operation 125 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 126 [1/1] (1.29ns)   --->   "%store_ln31 = store i64 %select_ln31, i10 %A_addr_1" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:31]   --->   Operation 126 'store' 'store_ln31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_38 : Operation 127 [1/1] (0.46ns)   --->   "%store_ln31 = store i64 %select_ln31, i64 %reuse_reg" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:31]   --->   Operation 127 'store' 'store_ln31' <Predicate = true> <Delay = 0.46>
ST_38 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.body" [HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:17]   --->   Operation 128 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.853ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln14', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:14) of constant 0 on local variable 'i', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:14 [14]  (0.460 ns)
	'load' operation 10 bit ('i', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:17) on local variable 'i', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:14 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln17', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:17) [20]  (0.933 ns)
	'store' operation 0 bit ('store_ln14', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:14) of variable 'add_ln17', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:17 on local variable 'i', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:14 [60]  (0.460 ns)

 <State 2>: 2.594ns
The critical path consists of the following:
	'load' operation 32 bit ('addr_in_load', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:18) on array 'addr_in' [29]  (1.297 ns)
	'getelementptr' operation 10 bit ('A_addr', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:18) [31]  (0.000 ns)
	'load' operation 64 bit ('A_load', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:18) on array 'A' [34]  (1.297 ns)

 <State 3>: 3.115ns
The critical path consists of the following:
	'load' operation 64 bit ('reuse_addr_reg_load') on local variable 'reuse_addr_reg' [33]  (0.000 ns)
	'icmp' operation 1 bit ('addr_cmp', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:18) [35]  (1.362 ns)
	'select' operation 64 bit ('reuse_select', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:18) [36]  (0.438 ns)
	'icmp' operation 1 bit ('icmp_ln20_1', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:20) [41]  (1.315 ns)

 <State 4>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [45]  (3.338 ns)

 <State 5>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [45]  (3.338 ns)

 <State 6>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [45]  (3.338 ns)

 <State 7>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [45]  (3.338 ns)

 <State 8>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [45]  (3.338 ns)

 <State 9>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [45]  (3.338 ns)

 <State 10>: 3.176ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [46]  (3.176 ns)

 <State 11>: 3.176ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [46]  (3.176 ns)

 <State 12>: 3.176ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [46]  (3.176 ns)

 <State 13>: 3.176ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [46]  (3.176 ns)

 <State 14>: 3.176ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [46]  (3.176 ns)

 <State 15>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [47]  (3.338 ns)

 <State 16>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [47]  (3.338 ns)

 <State 17>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [47]  (3.338 ns)

 <State 18>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [47]  (3.338 ns)

 <State 19>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [47]  (3.338 ns)

 <State 20>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [47]  (3.338 ns)

 <State 21>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [48]  (3.338 ns)

 <State 22>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [48]  (3.338 ns)

 <State 23>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [48]  (3.338 ns)

 <State 24>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [48]  (3.338 ns)

 <State 25>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [48]  (3.338 ns)

 <State 26>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [48]  (3.338 ns)

 <State 27>: 3.176ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add3_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [49]  (3.176 ns)

 <State 28>: 3.176ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add3_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [49]  (3.176 ns)

 <State 29>: 3.176ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add3_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [49]  (3.176 ns)

 <State 30>: 3.176ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add3_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [49]  (3.176 ns)

 <State 31>: 3.176ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add3_i', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [49]  (3.176 ns)

 <State 32>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('result', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [50]  (3.338 ns)

 <State 33>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('result', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [50]  (3.338 ns)

 <State 34>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('result', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [50]  (3.338 ns)

 <State 35>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('result', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [50]  (3.338 ns)

 <State 36>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('result', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [50]  (3.338 ns)

 <State 37>: 3.338ns
The critical path consists of the following:
	'dmul' operation 64 bit ('result', HLS-benchmarks/DSS/getTanhDouble/src/g.cpp:17->HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:27) [50]  (3.338 ns)

 <State 38>: 1.735ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln20', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:20) [42]  (0.000 ns)
	'and' operation 1 bit ('and_ln20', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:20) [44]  (0.000 ns)
	'select' operation 64 bit ('select_ln31', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:31) [55]  (0.438 ns)
	'store' operation 0 bit ('store_ln31', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:31) of variable 'select_ln31', HLS-benchmarks/DSS/getTanhDouble/src/getTanhDouble.cpp:31 on array 'A' [57]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
