// Seed: 4270939540
module module_0 #(
    parameter id_12 = 32'd11,
    parameter id_2  = 32'd68,
    parameter id_5  = 32'd67
) (
    output logic _id_2,
    input id_3,
    output id_4,
    input _id_5,
    input id_6,
    input logic id_7,
    output id_8,
    output logic id_9,
    output id_10,
    output logic id_11
);
  logic _id_12 = 1;
  always @(id_10[id_5] or posedge id_10)
    if (1)
      if (1 == id_5) id_1[id_2 : id_12] <= id_6[1 : 1];
      else id_8 <= {1, id_8};
endmodule
