#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ed6883ce20 .scope module, "triFullAdder" "triFullAdder" 2 8;
 .timescale 0 0;
v000001ed689212d0_0 .var "t_a", 2 0;
v000001ed68921b90_0 .var "t_b", 2 0;
v000001ed68920c90_0 .var "t_cin", 0 0;
v000001ed689214b0_0 .net "t_cout", 0 0, L_000001ed68922590;  1 drivers
v000001ed68920510_0 .net "t_s", 2 0, L_000001ed68920fb0;  1 drivers
S_000001ed6883cfb0 .scope module, "i_full_adder3" "full_adder3" 2 15, 2 1 0, S_000001ed6883ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a_i";
    .port_info 1 /INPUT 3 "b_i";
    .port_info 2 /INPUT 1 "c_i";
    .port_info 3 /OUTPUT 3 "s_o";
    .port_info 4 /OUTPUT 1 "c_o";
v000001ed68921870_0 .net "a_i", 2 0, v000001ed689212d0_0;  1 drivers
v000001ed68921cd0_0 .net "b_i", 2 0, v000001ed68921b90_0;  1 drivers
v000001ed68921c30_0 .net "c1", 0 0, L_000001ed689221a0;  1 drivers
v000001ed68921730_0 .net "c2", 0 0, L_000001ed68922750;  1 drivers
v000001ed68921050_0 .net "c_i", 0 0, v000001ed68920c90_0;  1 drivers
v000001ed68921d70_0 .net "c_o", 0 0, L_000001ed68922590;  alias, 1 drivers
v000001ed689203d0_0 .net "s_o", 2 0, L_000001ed68920fb0;  alias, 1 drivers
L_000001ed68920650 .part v000001ed689212d0_0, 0, 1;
L_000001ed68921690 .part v000001ed68921b90_0, 0, 1;
L_000001ed68920f10 .part v000001ed689212d0_0, 1, 1;
L_000001ed689217d0 .part v000001ed68921b90_0, 1, 1;
L_000001ed68921910 .part v000001ed689212d0_0, 2, 1;
L_000001ed689219b0 .part v000001ed68921b90_0, 2, 1;
L_000001ed68920fb0 .concat8 [ 1 1 1 0], L_000001ed688b6f50, L_000001ed689227c0, L_000001ed68922210;
S_000001ed6883d140 .scope module, "fa0" "Full_adder" 2 3, 3 1 0, S_000001ed6883cfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001ed688b6a80 .functor XOR 1, L_000001ed68920650, L_000001ed68921690, C4<0>, C4<0>;
L_000001ed688b6f50 .functor XOR 1, L_000001ed688b6a80, v000001ed68920c90_0, C4<0>, C4<0>;
L_000001ed688b6af0 .functor AND 1, L_000001ed68920650, L_000001ed68921690, C4<1>, C4<1>;
L_000001ed688b6fc0 .functor AND 1, L_000001ed688b6a80, v000001ed68920c90_0, C4<1>, C4<1>;
L_000001ed689221a0 .functor OR 1, L_000001ed688b6af0, L_000001ed688b6fc0, C4<0>, C4<0>;
v000001ed688b9370_0 .net "a", 0 0, L_000001ed68920650;  1 drivers
v000001ed688b8c90_0 .net "b", 0 0, L_000001ed68921690;  1 drivers
v000001ed688b9550_0 .net "cin", 0 0, v000001ed68920c90_0;  alias, 1 drivers
v000001ed688b8790_0 .net "cout", 0 0, L_000001ed689221a0;  alias, 1 drivers
v000001ed688b8d30_0 .net "s", 0 0, L_000001ed688b6f50;  1 drivers
v000001ed688b8e70_0 .net "u1", 0 0, L_000001ed688b6a80;  1 drivers
v000001ed688b8dd0_0 .net "u2", 0 0, L_000001ed688b6af0;  1 drivers
v000001ed688b8ab0_0 .net "u3", 0 0, L_000001ed688b6fc0;  1 drivers
S_000001ed68892ce0 .scope module, "fa1" "Full_adder" 2 4, 3 1 0, S_000001ed6883cfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001ed68922f30 .functor XOR 1, L_000001ed68920f10, L_000001ed689217d0, C4<0>, C4<0>;
L_000001ed689227c0 .functor XOR 1, L_000001ed68922f30, L_000001ed689221a0, C4<0>, C4<0>;
L_000001ed68922e50 .functor AND 1, L_000001ed68920f10, L_000001ed689217d0, C4<1>, C4<1>;
L_000001ed68922bb0 .functor AND 1, L_000001ed68922f30, L_000001ed689221a0, C4<1>, C4<1>;
L_000001ed68922750 .functor OR 1, L_000001ed68922e50, L_000001ed68922bb0, C4<0>, C4<0>;
v000001ed688b8830_0 .net "a", 0 0, L_000001ed68920f10;  1 drivers
v000001ed688b8b50_0 .net "b", 0 0, L_000001ed689217d0;  1 drivers
v000001ed688b88d0_0 .net "cin", 0 0, L_000001ed689221a0;  alias, 1 drivers
v000001ed688b8970_0 .net "cout", 0 0, L_000001ed68922750;  alias, 1 drivers
v000001ed688b8bf0_0 .net "s", 0 0, L_000001ed689227c0;  1 drivers
v000001ed688b8fb0_0 .net "u1", 0 0, L_000001ed68922f30;  1 drivers
v000001ed688b9050_0 .net "u2", 0 0, L_000001ed68922e50;  1 drivers
v000001ed689215f0_0 .net "u3", 0 0, L_000001ed68922bb0;  1 drivers
S_000001ed68892e70 .scope module, "fa2" "Full_adder" 2 5, 3 1 0, S_000001ed6883cfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001ed689226e0 .functor XOR 1, L_000001ed68921910, L_000001ed689219b0, C4<0>, C4<0>;
L_000001ed68922210 .functor XOR 1, L_000001ed689226e0, L_000001ed68922750, C4<0>, C4<0>;
L_000001ed68922440 .functor AND 1, L_000001ed68921910, L_000001ed689219b0, C4<1>, C4<1>;
L_000001ed689220c0 .functor AND 1, L_000001ed689226e0, L_000001ed68922750, C4<1>, C4<1>;
L_000001ed68922590 .functor OR 1, L_000001ed68922440, L_000001ed689220c0, C4<0>, C4<0>;
v000001ed68921190_0 .net "a", 0 0, L_000001ed68921910;  1 drivers
v000001ed68921af0_0 .net "b", 0 0, L_000001ed689219b0;  1 drivers
v000001ed68920ab0_0 .net "cin", 0 0, L_000001ed68922750;  alias, 1 drivers
v000001ed68921a50_0 .net "cout", 0 0, L_000001ed68922590;  alias, 1 drivers
v000001ed68921410_0 .net "s", 0 0, L_000001ed68922210;  1 drivers
v000001ed68920470_0 .net "u1", 0 0, L_000001ed689226e0;  1 drivers
v000001ed68921230_0 .net "u2", 0 0, L_000001ed68922440;  1 drivers
v000001ed68920a10_0 .net "u3", 0 0, L_000001ed689220c0;  1 drivers
    .scope S_000001ed6883ce20;
T_0 ;
    %vpi_call 2 23 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ed689212d0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ed68921b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed68920c90_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001ed689214b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ed68920510_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 31 "$display", "t_a:%b + t_b:%b + t_cin:%b = t_cout:%b t_s:%b (Success)", v000001ed689212d0_0, v000001ed68921b90_0, v000001ed68920c90_0, v000001ed689214b0_0, v000001ed68920510_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 35 "$display", "t_a:%b + t_b:%b + t_cin:%b = t_cout:%b t_s:%b (Fail!)", v000001ed689212d0_0, v000001ed68921b90_0, v000001ed68920c90_0, v000001ed689214b0_0, v000001ed68920510_0 {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ed689212d0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ed68921b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed68920c90_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001ed689214b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ed68920510_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 45 "$display", "t_a:%b + t_b:%b + t_cin:%b = t_cout:%b t_s:%b (Success)", v000001ed689212d0_0, v000001ed68921b90_0, v000001ed68920c90_0, v000001ed689214b0_0, v000001ed68920510_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 49 "$display", "t_a:%b + t_b:%b + t_cin:%b = t_cout:%b t_s:%b (Fail!)", v000001ed689212d0_0, v000001ed68921b90_0, v000001ed68920c90_0, v000001ed689214b0_0, v000001ed68920510_0 {0 0 0};
    %vpi_call 2 51 "$finish" {0 0 0};
T_0.3 ;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\triFullAdder.v";
    ".\Full_adder.v";
