{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698803278635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698803278641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 12:47:58 2023 " "Processing started: Wed Nov 01 12:47:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698803278641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698803278641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proximity_sensor -c proximity_sensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off proximity_sensor -c proximity_sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698803278641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698803279229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698803279229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file sensor_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_driver " "Found entity 1: sensor_driver" {  } { { "sensor_driver.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/proximity_sensor/sensor_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698803286619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698803286619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_proximity.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_proximity.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_proximity " "Found entity 1: tb_proximity" {  } { { "tb_proximity.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/proximity_sensor/tb_proximity.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698803286623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698803286623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proximity.sv 1 1 " "Found 1 design units, including 1 entities, in source file proximity.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proximity " "Found entity 1: proximity" {  } { { "proximity.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/proximity_sensor/proximity.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698803286627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698803286627 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "clk tb_proximity.sv(4) " "Verilog HDL Module Declaration error at tb_proximity.sv(4): top module port \"clk\" is not found in the port list" {  } { { "tb_proximity.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/proximity_sensor/tb_proximity.sv" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1698803286628 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "gpio tb_proximity.sv(5) " "Verilog HDL Module Declaration error at tb_proximity.sv(5): top module port \"gpio\" is not found in the port list" {  } { { "tb_proximity.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/proximity_sensor/tb_proximity.sv" 5 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1698803286628 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "distance tb_proximity.sv(6) " "Verilog HDL Module Declaration error at tb_proximity.sv(6): top module port \"distance\" is not found in the port list" {  } { { "tb_proximity.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/proximity_sensor/tb_proximity.sv" 6 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1698803286628 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 tb_proximity.sv(14) " "Verilog HDL error at tb_proximity.sv(14): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_proximity.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/proximity_sensor/tb_proximity.sv" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698803286628 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLOCK_50 tb_proximity.sv(23) " "Verilog HDL error at tb_proximity.sv(23): object \"CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_proximity.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/proximity_sensor/tb_proximity.sv" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698803286628 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO tb_proximity.sv(24) " "Verilog HDL error at tb_proximity.sv(24): object \"GPIO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_proximity.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/proximity_sensor/tb_proximity.sv" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698803286628 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO tb_proximity.sv(29) " "Verilog HDL error at tb_proximity.sv(29): object \"GPIO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_proximity.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/proximity_sensor/tb_proximity.sv" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698803286628 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO tb_proximity.sv(34) " "Verilog HDL error at tb_proximity.sv(34): object \"GPIO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_proximity.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/proximity_sensor/tb_proximity.sv" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698803286628 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO tb_proximity.sv(35) " "Verilog HDL error at tb_proximity.sv(35): object \"GPIO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_proximity.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/proximity_sensor/tb_proximity.sv" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698803286628 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698803286719 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 01 12:48:06 2023 " "Processing ended: Wed Nov 01 12:48:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698803286719 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698803286719 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698803286719 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698803286719 ""}
