// Seed: 2847989228
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3
);
  assign id_5[1] = -id_2;
  assign module_1.type_7 = 0;
  wire id_6;
  assign id_5['b0] = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3
    , id_16,
    input supply0 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    input uwire id_8,
    input wor id_9,
    input uwire id_10,
    output wire id_11,
    input uwire id_12,
    input tri id_13,
    input supply1 id_14
    , id_17
);
  tri1 id_18;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_2
  );
  assign id_16[1] = id_5;
  wire id_19;
  always @(negedge 1 == 1'b0) begin : LABEL_0
    deassign id_11;
    fork
      #1 id_18 = 1;
      id_20.id_21(id_20);
    join
  end
endmodule
