<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:35:35.093-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_BREADY' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:35:25.444-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWUSER' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:35:25.347-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWREGION' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:35:25.326-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWQOS' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:35:25.301-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWPROT' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:35:25.281-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWCACHE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:35:25.257-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWLOCK' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:35:25.237-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWBURST' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:35:25.214-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWSIZE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:35:25.176-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWLEN' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:35:25.155-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:35:25.121-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWADDR' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:35:25.103-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWVALID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:35:25.086-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:31.277-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:31.257-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:31.237-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:31.216-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:31.198-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:31.179-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:31.159-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:31.139-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:31.121-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:31.100-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:31.051-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:31.033-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:23.816-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:23.170-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:23.152-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:16.832-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:16.796-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T00:34:16.778-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
