

================================================================
== Vitis HLS Report for 'decode_1_Pipeline_VITIS_LOOP_482_1'
================================================================
* Date:           Tue Jun 18 12:24:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.560 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      134|      134|  0.670 us|  0.670 us|  134|  134|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_482_1  |      132|      132|         7|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     394|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     4|      330|      98|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     184|    -|
|Register             |        -|     -|      413|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     4|      743|     740|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |mul_32s_10ns_32_2_1_U194  |mul_32s_10ns_32_2_1  |        0|   2|  165|  49|    0|
    |mul_32s_9s_32_2_1_U195    |mul_32s_9s_32_2_1    |        0|   2|  165|  49|    0|
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |Total                     |                     |        0|   4|  330|  98|    0|
    +--------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln482_fu_170_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln487_fu_239_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln488_1_fu_282_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln488_fu_278_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln489_fu_297_p2     |         +|   0|  0|  39|          32|          32|
    |u_fu_211_p2             |         +|   0|  0|  39|          32|           9|
    |v_fu_217_p2             |         +|   0|  0|  39|          32|           9|
    |icmp_ln482_fu_164_p2    |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln493_fu_263_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln498_fu_356_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln503_fu_408_p2    |      icmp|   0|  0|  23|          16|           1|
    |or_ln487_fu_233_p2      |        or|   0|  0|  32|          32|           8|
    |or_ln491_fu_325_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln496_fu_376_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln501_fu_428_p2      |        or|   0|  0|   2|           1|           1|
    |b_fu_434_p3             |    select|   0|  0|   8|           1|           8|
    |g_fu_382_p3             |    select|   0|  0|   8|           1|           8|
    |r_fu_329_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln491_fu_317_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln496_fu_368_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln501_fu_420_p3  |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln491_fu_312_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln496_fu_362_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln501_fu_414_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 394|         299|         207|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |IDCTBuff_address0                 |  14|          3|    9|         27|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|    7|         14|
    |grp_fu_140_p0                     |  14|          3|   32|         96|
    |grp_fu_140_p1                     |  14|          3|   10|         30|
    |grp_fu_146_p0                     |  14|          3|   32|         96|
    |grp_fu_146_p1                     |  14|          3|    9|         27|
    |i_6_fu_70                         |   9|          2|    7|         14|
    |rgb_buf_address0                  |  14|          3|   10|         30|
    |rgb_buf_d0                        |  14|          3|    8|         24|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 184|         40|  131|        373|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln487_reg_511                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |b_reg_537                         |   8|   0|    8|          0|
    |g_reg_532                         |   8|   0|    8|          0|
    |i_6_fu_70                         |   7|   0|    7|          0|
    |i_reg_449                         |   7|   0|    7|          0|
    |i_reg_449_pp0_iter1_reg           |   7|   0|    7|          0|
    |icmp_ln482_reg_454                |   1|   0|    1|          0|
    |icmp_ln482_reg_454_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln493_reg_527                |   1|   0|    1|          0|
    |mul_ln488_1_reg_516               |  32|   0|   32|          0|
    |mul_ln488_reg_500                 |  32|   0|   32|          0|
    |or_ln487_reg_505                  |  24|   0|   32|          8|
    |reg_152                           |  32|   0|   32|          0|
    |tmp_reg_521                       |   1|   0|    1|          0|
    |u_reg_478                         |  32|   0|   32|          0|
    |v_reg_484                         |  32|   0|   32|          0|
    |zext_ln482_reg_490                |   7|   0|   64|         57|
    |zext_ln484_reg_458                |   6|   0|   64|         58|
    |zext_ln485_reg_468                |   6|   0|   64|         58|
    |zext_ln484_reg_458                |  64|  32|   64|         58|
    |zext_ln485_reg_468                |  64|  32|   64|         58|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 413|  64|  594|        297|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  decode.1_Pipeline_VITIS_LOOP_482_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  decode.1_Pipeline_VITIS_LOOP_482_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  decode.1_Pipeline_VITIS_LOOP_482_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  decode.1_Pipeline_VITIS_LOOP_482_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  decode.1_Pipeline_VITIS_LOOP_482_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  decode.1_Pipeline_VITIS_LOOP_482_1|  return value|
|IDCTBuff_address0  |  out|    9|   ap_memory|                            IDCTBuff|         array|
|IDCTBuff_ce0       |  out|    1|   ap_memory|                            IDCTBuff|         array|
|IDCTBuff_q0        |   in|   32|   ap_memory|                            IDCTBuff|         array|
|IDCTBuff_address1  |  out|    9|   ap_memory|                            IDCTBuff|         array|
|IDCTBuff_ce1       |  out|    1|   ap_memory|                            IDCTBuff|         array|
|IDCTBuff_q1        |   in|   32|   ap_memory|                            IDCTBuff|         array|
|rgb_buf_address0   |  out|   10|   ap_memory|                             rgb_buf|         array|
|rgb_buf_ce0        |  out|    1|   ap_memory|                             rgb_buf|         array|
|rgb_buf_we0        |  out|    1|   ap_memory|                             rgb_buf|         array|
|rgb_buf_d0         |  out|    8|   ap_memory|                             rgb_buf|         array|
|rgb_buf_address1   |  out|   10|   ap_memory|                             rgb_buf|         array|
|rgb_buf_ce1        |  out|    1|   ap_memory|                             rgb_buf|         array|
|rgb_buf_we1        |  out|    1|   ap_memory|                             rgb_buf|         array|
|rgb_buf_d1         |  out|    8|   ap_memory|                             rgb_buf|         array|
+-------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:480->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 10 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln480 = store i7 0, i7 %i_6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:480->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 11 'store' 'store_ln480' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i7 %i_6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.85ns)   --->   "%icmp_ln482 = icmp_eq  i7 %i, i7 64" [benchmarks/chstone/jpeg/src/jpeg_decode.c:482->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 14 'icmp' 'icmp_ln482' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%add_ln482 = add i7 %i, i7 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:482->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 15 'add' 'add_ln482' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln482 = br i1 %icmp_ln482, void %for.body.i.split, void %for.inc45.preheader.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:482->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 16 'br' 'br_ln482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln484 = trunc i7 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 17 'trunc' 'trunc_ln484' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %trunc_ln484" [benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 18 'bitconcatenate' 'zext_ln' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln484 = zext i7 %zext_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 19 'zext' 'zext_ln484' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_1 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln484" [benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 20 'getelementptr' 'IDCTBuff_addr_1' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.29ns)   --->   "%IDCTBuff_load = load i9 %IDCTBuff_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 21 'load' 'IDCTBuff_load' <Predicate = (!icmp_ln482)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %trunc_ln484" [benchmarks/chstone/jpeg/src/jpeg_decode.c:485->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 22 'bitconcatenate' 'zext_ln1' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln485 = zext i8 %zext_ln1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:485->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 23 'zext' 'zext_ln485' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_2 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln485" [benchmarks/chstone/jpeg/src/jpeg_decode.c:485->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 24 'getelementptr' 'IDCTBuff_addr_2' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.29ns)   --->   "%IDCTBuff_load_2 = load i9 %IDCTBuff_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:485->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 25 'load' 'IDCTBuff_load_2' <Predicate = (!icmp_ln482)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln480 = store i7 %add_ln482, i7 %i_6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:480->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 26 'store' 'store_ln480' <Predicate = (!icmp_ln482)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 27 [1/2] (1.29ns)   --->   "%IDCTBuff_load = load i9 %IDCTBuff_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 27 'load' 'IDCTBuff_load' <Predicate = (!icmp_ln482)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_2 : Operation 28 [1/1] (1.14ns)   --->   "%u = add i32 %IDCTBuff_load, i32 4294967168" [benchmarks/chstone/jpeg/src/jpeg_decode.c:484->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 28 'add' 'u' <Predicate = (!icmp_ln482)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] (1.29ns)   --->   "%IDCTBuff_load_2 = load i9 %IDCTBuff_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:485->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 29 'load' 'IDCTBuff_load_2' <Predicate = (!icmp_ln482)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_2 : Operation 30 [1/1] (1.14ns)   --->   "%v = add i32 %IDCTBuff_load_2, i32 4294967168" [benchmarks/chstone/jpeg/src/jpeg_decode.c:485->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 30 'add' 'v' <Predicate = (!icmp_ln482)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 31 [2/2] (2.89ns)   --->   "%mul_ln487 = mul i32 %v, i32 359" [benchmarks/chstone/jpeg/src/jpeg_decode.c:487->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 31 'mul' 'mul_ln487' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [2/2] (2.89ns)   --->   "%mul_ln488 = mul i32 %u, i32 4294967208" [benchmarks/chstone/jpeg/src/jpeg_decode.c:488->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 32 'mul' 'mul_ln488' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i7 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:482->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 33 'zext' 'zext_ln482' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%IDCTBuff_addr = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln482" [benchmarks/chstone/jpeg/src/jpeg_decode.c:483->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 34 'getelementptr' 'IDCTBuff_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (1.29ns)   --->   "%y = load i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:483->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 35 'load' 'y' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_4 : Operation 36 [1/2] (2.89ns)   --->   "%mul_ln487 = mul i32 %v, i32 359" [benchmarks/chstone/jpeg/src/jpeg_decode.c:487->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 36 'mul' 'mul_ln487' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/2] (2.89ns)   --->   "%mul_ln488 = mul i32 %u, i32 4294967208" [benchmarks/chstone/jpeg/src/jpeg_decode.c:488->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 37 'mul' 'mul_ln488' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [2/2] (2.89ns)   --->   "%mul_ln488_1 = mul i32 %v, i32 4294967114" [benchmarks/chstone/jpeg/src/jpeg_decode.c:488->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 38 'mul' 'mul_ln488_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [2/2] (2.89ns)   --->   "%mul_ln489 = mul i32 %u, i32 454" [benchmarks/chstone/jpeg/src/jpeg_decode.c:489->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 39 'mul' 'mul_ln489' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.56>
ST_5 : Operation 40 [1/2] (1.29ns)   --->   "%y = load i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:483->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 40 'load' 'y' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln487 = shl i32 %y, i32 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:487->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 41 'shl' 'shl_ln487' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln487 = or i32 %shl_ln487, i32 128" [benchmarks/chstone/jpeg/src/jpeg_decode.c:487->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 42 'or' 'or_ln487' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.14ns)   --->   "%add_ln487 = add i32 %mul_ln487, i32 %or_ln487" [benchmarks/chstone/jpeg/src/jpeg_decode.c:487->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 43 'add' 'add_ln487' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/2] (2.89ns)   --->   "%mul_ln488_1 = mul i32 %v, i32 4294967114" [benchmarks/chstone/jpeg/src/jpeg_decode.c:488->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 44 'mul' 'mul_ln488_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/2] (2.89ns)   --->   "%mul_ln489 = mul i32 %u, i32 454" [benchmarks/chstone/jpeg/src/jpeg_decode.c:489->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 45 'mul' 'mul_ln489' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln487, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:491->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 46 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln487, i32 16, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:493->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 47 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.12ns)   --->   "%icmp_ln493 = icmp_sgt  i16 %tmp_7, i16 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:493->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 48 'icmp' 'icmp_ln493' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 83 'ret' 'ret_ln0' <Predicate = (icmp_ln482)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln487, i32 8, i32 15" [benchmarks/chstone/jpeg/src/jpeg_decode.c:478->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 49 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln488 = add i32 %or_ln487, i32 %mul_ln488_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:488->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 50 'add' 'add_ln488' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 51 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln488_1 = add i32 %add_ln488, i32 %mul_ln488" [benchmarks/chstone/jpeg/src/jpeg_decode.c:488->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 51 'add' 'add_ln488_1' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node g)   --->   "%trunc_ln478_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln488_1, i32 8, i32 15" [benchmarks/chstone/jpeg/src/jpeg_decode.c:478->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 52 'partselect' 'trunc_ln478_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.14ns)   --->   "%add_ln489 = add i32 %mul_ln489, i32 %or_ln487" [benchmarks/chstone/jpeg/src/jpeg_decode.c:489->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 53 'add' 'add_ln489' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node b)   --->   "%trunc_ln478_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln489, i32 8, i32 15" [benchmarks/chstone/jpeg/src/jpeg_decode.c:478->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 54 'partselect' 'trunc_ln478_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%xor_ln491 = xor i1 %tmp, i1 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:491->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 55 'xor' 'xor_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%select_ln491 = select i1 %xor_ln491, i8 255, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:491->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 56 'select' 'select_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%or_ln491 = or i1 %tmp, i1 %icmp_ln493" [benchmarks/chstone/jpeg/src/jpeg_decode.c:491->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 57 'or' 'or_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.40ns) (out node of the LUT)   --->   "%r = select i1 %or_ln491, i8 %select_ln491, i8 %trunc_ln8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:491->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 58 'select' 'r' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln488_1, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:496->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 59 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln488_1, i32 16, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:498->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 60 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.12ns)   --->   "%icmp_ln498 = icmp_sgt  i16 %tmp_9, i16 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:498->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 61 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node g)   --->   "%xor_ln496 = xor i1 %tmp_8, i1 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:496->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 62 'xor' 'xor_ln496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node g)   --->   "%select_ln496 = select i1 %xor_ln496, i8 255, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:496->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 63 'select' 'select_ln496' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node g)   --->   "%or_ln496 = or i1 %tmp_8, i1 %icmp_ln498" [benchmarks/chstone/jpeg/src/jpeg_decode.c:496->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 64 'or' 'or_ln496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.40ns) (out node of the LUT)   --->   "%g = select i1 %or_ln496, i8 %select_ln496, i8 %trunc_ln478_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:496->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 65 'select' 'g' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln489, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:501->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 66 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln489, i32 16, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:503->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 67 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.12ns)   --->   "%icmp_ln503 = icmp_sgt  i16 %tmp_11, i16 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:503->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 68 'icmp' 'icmp_ln503' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node b)   --->   "%xor_ln501 = xor i1 %tmp_10, i1 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:501->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 69 'xor' 'xor_ln501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node b)   --->   "%select_ln501 = select i1 %xor_ln501, i8 255, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:501->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 70 'select' 'select_ln501' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node b)   --->   "%or_ln501 = or i1 %tmp_10, i1 %icmp_ln503" [benchmarks/chstone/jpeg/src/jpeg_decode.c:501->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 71 'or' 'or_ln501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.40ns) (out node of the LUT)   --->   "%b = select i1 %or_ln501, i8 %select_ln501, i8 %trunc_ln478_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:501->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 72 'select' 'b' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%rgb_buf_addr = getelementptr i8 %rgb_buf, i64 0, i64 %zext_ln482" [benchmarks/chstone/jpeg/src/jpeg_decode.c:506->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 73 'getelementptr' 'rgb_buf_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.29ns)   --->   "%store_ln506 = store i8 %r, i10 %rgb_buf_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:506->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 74 'store' 'store_ln506' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln480 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:480->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 75 'specpipeline' 'specpipeline_ln480' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln480 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [benchmarks/chstone/jpeg/src/jpeg_decode.c:480->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln480' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln482 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [benchmarks/chstone/jpeg/src/jpeg_decode.c:482->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 77 'specloopname' 'specloopname_ln482' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%rgb_buf_addr_1 = getelementptr i8 %rgb_buf, i64 0, i64 %zext_ln484" [benchmarks/chstone/jpeg/src/jpeg_decode.c:507->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 78 'getelementptr' 'rgb_buf_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.29ns)   --->   "%store_ln507 = store i8 %g, i10 %rgb_buf_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:507->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 79 'store' 'store_ln507' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%rgb_buf_addr_2 = getelementptr i8 %rgb_buf, i64 0, i64 %zext_ln485" [benchmarks/chstone/jpeg/src/jpeg_decode.c:508->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 80 'getelementptr' 'rgb_buf_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.29ns)   --->   "%store_ln508 = store i8 %b, i10 %rgb_buf_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:508->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 81 'store' 'store_ln508' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln482 = br void %for.body.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:482->benchmarks/chstone/jpeg/src/jpeg_decode.c:829]   --->   Operation 82 'br' 'br_ln482' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IDCTBuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rgb_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_6                     (alloca           ) [ 01000000]
store_ln480             (store            ) [ 00000000]
br_ln0                  (br               ) [ 00000000]
i                       (load             ) [ 01111000]
icmp_ln482              (icmp             ) [ 01111100]
add_ln482               (add              ) [ 00000000]
br_ln482                (br               ) [ 00000000]
trunc_ln484             (trunc            ) [ 00000000]
zext_ln                 (bitconcatenate   ) [ 00000000]
zext_ln484              (zext             ) [ 01111111]
IDCTBuff_addr_1         (getelementptr    ) [ 00100000]
zext_ln1                (bitconcatenate   ) [ 00000000]
zext_ln485              (zext             ) [ 01111111]
IDCTBuff_addr_2         (getelementptr    ) [ 00100000]
store_ln480             (store            ) [ 00000000]
IDCTBuff_load           (load             ) [ 00000000]
u                       (add              ) [ 01111100]
IDCTBuff_load_2         (load             ) [ 00000000]
v                       (add              ) [ 01111100]
zext_ln482              (zext             ) [ 01100110]
IDCTBuff_addr           (getelementptr    ) [ 01000100]
mul_ln487               (mul              ) [ 01000100]
mul_ln488               (mul              ) [ 01100110]
y                       (load             ) [ 00000000]
shl_ln487               (shl              ) [ 00000000]
or_ln487                (or               ) [ 00100010]
add_ln487               (add              ) [ 00100010]
mul_ln488_1             (mul              ) [ 00100010]
mul_ln489               (mul              ) [ 00100010]
tmp                     (bitselect        ) [ 00100010]
tmp_7                   (partselect       ) [ 00000000]
icmp_ln493              (icmp             ) [ 00100010]
trunc_ln8               (partselect       ) [ 00000000]
add_ln488               (add              ) [ 00000000]
add_ln488_1             (add              ) [ 00000000]
trunc_ln478_1           (partselect       ) [ 00000000]
add_ln489               (add              ) [ 00000000]
trunc_ln478_2           (partselect       ) [ 00000000]
xor_ln491               (xor              ) [ 00000000]
select_ln491            (select           ) [ 00000000]
or_ln491                (or               ) [ 00000000]
r                       (select           ) [ 00000000]
tmp_8                   (bitselect        ) [ 00000000]
tmp_9                   (partselect       ) [ 00000000]
icmp_ln498              (icmp             ) [ 00000000]
xor_ln496               (xor              ) [ 00000000]
select_ln496            (select           ) [ 00000000]
or_ln496                (or               ) [ 00000000]
g                       (select           ) [ 01000001]
tmp_10                  (bitselect        ) [ 00000000]
tmp_11                  (partselect       ) [ 00000000]
icmp_ln503              (icmp             ) [ 00000000]
xor_ln501               (xor              ) [ 00000000]
select_ln501            (select           ) [ 00000000]
or_ln501                (or               ) [ 00000000]
b                       (select           ) [ 01000001]
rgb_buf_addr            (getelementptr    ) [ 00000000]
store_ln506             (store            ) [ 00000000]
specpipeline_ln480      (specpipeline     ) [ 00000000]
speclooptripcount_ln480 (speclooptripcount) [ 00000000]
specloopname_ln482      (specloopname     ) [ 00000000]
rgb_buf_addr_1          (getelementptr    ) [ 00000000]
store_ln507             (store            ) [ 00000000]
rgb_buf_addr_2          (getelementptr    ) [ 00000000]
store_ln508             (store            ) [ 00000000]
br_ln482                (br               ) [ 00000000]
ret_ln0                 (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IDCTBuff">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDCTBuff"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rgb_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_buf"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_6_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="IDCTBuff_addr_1_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="7" slack="0"/>
<pin id="78" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IDCTBuff_addr_1/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="9" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="0"/>
<pin id="86" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="87" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="0"/>
<pin id="89" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IDCTBuff_load/1 IDCTBuff_load_2/1 y/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="IDCTBuff_addr_2_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="8" slack="0"/>
<pin id="95" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IDCTBuff_addr_2/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="IDCTBuff_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="7" slack="0"/>
<pin id="103" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IDCTBuff_addr/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="rgb_buf_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="7" slack="2"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rgb_buf_addr/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="10" slack="1"/>
<pin id="128" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="130" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln506/6 store_ln507/7 store_ln508/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="rgb_buf_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="6"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rgb_buf_addr_1/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="rgb_buf_addr_2_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="6"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rgb_buf_addr_2/7 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="0" index="1" bw="10" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln487/3 mul_ln489/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="0" index="1" bw="9" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln488/3 mul_ln488_1/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln487 mul_ln489 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln480_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="7" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln480/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln482_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="7" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln482/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln482_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln482/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln484_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln484/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln484_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln484/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="2" slack="0"/>
<pin id="196" dir="0" index="2" bw="6" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln485_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln485/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln480_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln480/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="u_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="v_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln482_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="3"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln482/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="shl_ln487_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln487/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="or_ln487_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln487/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln487_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln487/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_7_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="0" index="3" bw="6" slack="0"/>
<pin id="258" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln493_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln493/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln8_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="0" index="3" bw="5" slack="0"/>
<pin id="274" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln488_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="0" index="1" bw="32" slack="1"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln488/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln488_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln488_1/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln478_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="0" index="3" bw="5" slack="0"/>
<pin id="292" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln478_1/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln489_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln489/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln478_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="0" index="3" bw="5" slack="0"/>
<pin id="307" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln478_2/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xor_ln491_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln491/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="select_ln491_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="0" index="2" bw="8" slack="0"/>
<pin id="321" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln491/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="or_ln491_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="1" slack="1"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln491/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="r_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="0" index="2" bw="8" slack="0"/>
<pin id="333" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_8_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_9_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="0" index="3" bw="6" slack="0"/>
<pin id="351" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln498_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="xor_ln496_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln496/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln496_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="0" index="2" bw="8" slack="0"/>
<pin id="372" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln496/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="or_ln496_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln496/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="g_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="g/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_10_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="6" slack="0"/>
<pin id="394" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_11_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="6" slack="0"/>
<pin id="402" dir="0" index="3" bw="6" slack="0"/>
<pin id="403" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln503_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln503/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="xor_ln501_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln501/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="select_ln501_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="0"/>
<pin id="423" dir="0" index="2" bw="8" slack="0"/>
<pin id="424" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln501/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="or_ln501_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln501/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="b_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="0"/>
<pin id="437" dir="0" index="2" bw="8" slack="0"/>
<pin id="438" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b/6 "/>
</bind>
</comp>

<comp id="442" class="1005" name="i_6_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="0"/>
<pin id="444" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="449" class="1005" name="i_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="3"/>
<pin id="451" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="454" class="1005" name="icmp_ln482_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln482 "/>
</bind>
</comp>

<comp id="458" class="1005" name="zext_ln484_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="6"/>
<pin id="460" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln484 "/>
</bind>
</comp>

<comp id="463" class="1005" name="IDCTBuff_addr_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="1"/>
<pin id="465" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="IDCTBuff_addr_1 "/>
</bind>
</comp>

<comp id="468" class="1005" name="zext_ln485_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="6"/>
<pin id="470" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln485 "/>
</bind>
</comp>

<comp id="473" class="1005" name="IDCTBuff_addr_2_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="1"/>
<pin id="475" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="IDCTBuff_addr_2 "/>
</bind>
</comp>

<comp id="478" class="1005" name="u_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="484" class="1005" name="v_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="490" class="1005" name="zext_ln482_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="2"/>
<pin id="492" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln482 "/>
</bind>
</comp>

<comp id="495" class="1005" name="IDCTBuff_addr_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="9" slack="1"/>
<pin id="497" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="IDCTBuff_addr "/>
</bind>
</comp>

<comp id="500" class="1005" name="mul_ln488_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="2"/>
<pin id="502" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln488 "/>
</bind>
</comp>

<comp id="505" class="1005" name="or_ln487_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln487 "/>
</bind>
</comp>

<comp id="511" class="1005" name="add_ln487_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln487 "/>
</bind>
</comp>

<comp id="516" class="1005" name="mul_ln488_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln488_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="527" class="1005" name="icmp_ln493_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln493 "/>
</bind>
</comp>

<comp id="532" class="1005" name="g_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="1"/>
<pin id="534" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="g "/>
</bind>
</comp>

<comp id="537" class="1005" name="b_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="1"/>
<pin id="539" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="90"><net_src comp="74" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="91" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="140" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="161" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="176" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="210"><net_src comp="170" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="81" pin="7"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="81" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="231"><net_src comp="81" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="152" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="233" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="239" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="239" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="267"><net_src comp="253" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="48" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="286"><net_src comp="278" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="282" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="301"><net_src comp="152" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="297" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="32" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="316"><net_src comp="14" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="50" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="52" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="317" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="269" pin="4"/><net_sink comp="329" pin=2"/></net>

<net id="337"><net_src comp="329" pin="3"/><net_sink comp="114" pin=1"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="282" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="38" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="282" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="360"><net_src comp="346" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="338" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="14" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="50" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="52" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="338" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="356" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="368" pin="3"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="287" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="36" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="297" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="38" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="404"><net_src comp="40" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="297" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="42" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="412"><net_src comp="398" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="44" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="390" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="14" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="50" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="52" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="390" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="408" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="420" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="302" pin="4"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="70" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="452"><net_src comp="161" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="457"><net_src comp="164" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="188" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="466"><net_src comp="74" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="471"><net_src comp="201" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="476"><net_src comp="91" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="481"><net_src comp="211" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="487"><net_src comp="217" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="493"><net_src comp="223" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="498"><net_src comp="99" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="503"><net_src comp="146" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="508"><net_src comp="233" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="514"><net_src comp="239" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="519"><net_src comp="146" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="524"><net_src comp="245" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="530"><net_src comp="263" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="535"><net_src comp="382" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="540"><net_src comp="434" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rgb_buf | {6 7 }
 - Input state : 
	Port: decode.1_Pipeline_VITIS_LOOP_482_1 : IDCTBuff | {1 2 4 5 }
	Port: decode.1_Pipeline_VITIS_LOOP_482_1 : rgb_buf | {}
  - Chain level:
	State 1
		store_ln480 : 1
		i : 1
		icmp_ln482 : 2
		add_ln482 : 2
		br_ln482 : 3
		trunc_ln484 : 2
		zext_ln : 3
		zext_ln484 : 4
		IDCTBuff_addr_1 : 5
		IDCTBuff_load : 6
		zext_ln1 : 3
		zext_ln485 : 4
		IDCTBuff_addr_2 : 5
		IDCTBuff_load_2 : 6
		store_ln480 : 3
	State 2
		u : 1
		v : 1
	State 3
	State 4
		IDCTBuff_addr : 1
		y : 2
	State 5
		shl_ln487 : 1
		or_ln487 : 1
		add_ln487 : 1
		tmp : 2
		tmp_7 : 2
		icmp_ln493 : 3
	State 6
		add_ln488_1 : 1
		trunc_ln478_1 : 2
		trunc_ln478_2 : 1
		r : 1
		tmp_8 : 2
		tmp_9 : 2
		icmp_ln498 : 3
		xor_ln496 : 3
		select_ln496 : 3
		or_ln496 : 4
		g : 4
		tmp_10 : 1
		tmp_11 : 1
		icmp_ln503 : 2
		xor_ln501 : 2
		select_ln501 : 2
		or_ln501 : 3
		b : 3
		store_ln506 : 2
	State 7
		store_ln507 : 1
		store_ln508 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_140      |    2    |   165   |    49   |
|          |      grp_fu_146      |    2    |   165   |    49   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln482_fu_170   |    0    |    0    |    14   |
|          |       u_fu_211       |    0    |    0    |    39   |
|          |       v_fu_217       |    0    |    0    |    39   |
|    add   |   add_ln487_fu_239   |    0    |    0    |    39   |
|          |   add_ln488_fu_278   |    0    |    0    |    32   |
|          |  add_ln488_1_fu_282  |    0    |    0    |    32   |
|          |   add_ln489_fu_297   |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln482_fu_164  |    0    |    0    |    14   |
|   icmp   |   icmp_ln493_fu_263  |    0    |    0    |    23   |
|          |   icmp_ln498_fu_356  |    0    |    0    |    23   |
|          |   icmp_ln503_fu_408  |    0    |    0    |    23   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln491_fu_317 |    0    |    0    |    8    |
|          |       r_fu_329       |    0    |    0    |    8    |
|  select  |  select_ln496_fu_368 |    0    |    0    |    8    |
|          |       g_fu_382       |    0    |    0    |    8    |
|          |  select_ln501_fu_420 |    0    |    0    |    8    |
|          |       b_fu_434       |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln487_fu_233   |    0    |    0    |    0    |
|    or    |    or_ln491_fu_325   |    0    |    0    |    2    |
|          |    or_ln496_fu_376   |    0    |    0    |    2    |
|          |    or_ln501_fu_428   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   xor_ln491_fu_312   |    0    |    0    |    2    |
|    xor   |   xor_ln496_fu_362   |    0    |    0    |    2    |
|          |   xor_ln501_fu_414   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln484_fu_176  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|    zext_ln_fu_180    |    0    |    0    |    0    |
|          |    zext_ln1_fu_193   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln484_fu_188  |    0    |    0    |    0    |
|   zext   |   zext_ln485_fu_201  |    0    |    0    |    0    |
|          |   zext_ln482_fu_223  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    shl   |   shl_ln487_fu_227   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_245      |    0    |    0    |    0    |
| bitselect|     tmp_8_fu_338     |    0    |    0    |    0    |
|          |     tmp_10_fu_390    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_7_fu_253     |    0    |    0    |    0    |
|          |   trunc_ln8_fu_269   |    0    |    0    |    0    |
|partselect| trunc_ln478_1_fu_287 |    0    |    0    |    0    |
|          | trunc_ln478_2_fu_302 |    0    |    0    |    0    |
|          |     tmp_9_fu_346     |    0    |    0    |    0    |
|          |     tmp_11_fu_398    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    4    |   330   |   475   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|IDCTBuff_addr_1_reg_463|    9   |
|IDCTBuff_addr_2_reg_473|    9   |
| IDCTBuff_addr_reg_495 |    9   |
|   add_ln487_reg_511   |   32   |
|       b_reg_537       |    8   |
|       g_reg_532       |    8   |
|      i_6_reg_442      |    7   |
|       i_reg_449       |    7   |
|   icmp_ln482_reg_454  |    1   |
|   icmp_ln493_reg_527  |    1   |
|  mul_ln488_1_reg_516  |   32   |
|   mul_ln488_reg_500   |   32   |
|    or_ln487_reg_505   |   32   |
|        reg_152        |   32   |
|      tmp_reg_521      |    1   |
|       u_reg_478       |   32   |
|       v_reg_484       |   32   |
|   zext_ln482_reg_490  |   64   |
|   zext_ln484_reg_458  |   64   |
|   zext_ln485_reg_468  |   64   |
+-----------------------+--------+
|         Total         |   476  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   4  |   9  |   36   ||    20   |
|  grp_access_fu_81 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_114 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_114 |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_140    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_140    |  p1  |   2  |  10  |   20   |
|     grp_fu_146    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_146    |  p1  |   2  |   9  |   18   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   238  || 3.76429 ||    65   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   330  |   475  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   65   |
|  Register |    -   |    -   |   476  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   806  |   540  |
+-----------+--------+--------+--------+--------+
