<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
	<title>Shark User Guide: Intel Core Performance Counter Event List</title>
	<meta id="Generator" name="Generator" content="Gutenberg"/>
	<meta id="GeneratorVersion" name="GeneratorVersion" content="v132"/>
	<meta http-equiv="content-type" content="text/html;charset=utf-8"/>
	<meta id="Copyright" name="Copyright" content="Copyright 2009 Apple Inc. All Rights Reserved."/>
	<meta id="IndexTitle" name="IndexTitle" content="Intel Core Performance Counter Event List"/>
	<meta id="xcode-display" name="xcode-display" content="render"/>
	<meta id="toc-file" name="toc-file" content="../toc.html"/>
	<meta id="RESOURCES" content="../../../../Resources" />
	
	<link rel="stylesheet" type="text/css" href="../../../../Resources/CSS/frameset_styles.css"/>
	<script language="JavaScript" type="text/javascript" src="../../../../Resources/JavaScript/lib/prototype.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../Resources/JavaScript/lib/scriptaculous.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../Resources/JavaScript/page.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../Resources/JavaScript/pedia.js"></script>
	<!--[if lte IE 6]>
		<style type="text/css">
			/*<![CDATA[*/ 
			html {overflow-x:auto; overflow-y:hidden;  }
			/*]]>*/
		</style>
	<![endif]-->
</head>    
<body bgcolor="#ffffff" onload="initialize_page();"><a name="//apple_ref/doc/uid/TP40005233-CH22" title="Intel Core Performance Counter Event List"></a>
    <noscript>
    <div id="tocMenu">
        <iframe id="toc_content" name="toc_content" SRC="../toc.html" width="210" height="100%" align="left" frameborder="0">This document set is best viewed in a browser that supports iFrames.</iframe>
    </div>
    </noscript>
    <div id="bodyText">
        <a name="top"></a>
        <div class="hideOnPrint hideInXcode">
        <!-- start of header -->
        <!--#include virtual="/includes/framesetheader" -->
        <!-- end of header -->
        </div>
        
        <!-- start of path -->
<div class="breadcrumb hideOnPrint hideInXcode"><a href="http://developer.apple.com/" target="_top">ADC Home</a> &gt; <a href="../../../../../referencelibrary/index.html#//apple_ref/doc/uid/TP30000943" target="_top">Reference Library</a> &gt; <a href="../../../../index.html#//apple_ref/doc/uid/TP30000440" target="_top">Guides</a> &gt; <a href="../../../index.html#//apple_ref/doc/uid/TP30000440-TP30000436" target="_top">Tools</a> &gt; <a href="../../../Performance-date.html#//apple_ref/doc/uid/TP30000440-TP30000436-TP30000901" target="_top">Performance</a> &gt; <a href="../Introduction/Introduction.html#//apple_ref/doc/uid/TP40005233-CH1-DontLinkElementID_6">Shark User Guide</a> &gt; </div><br class="hideInXcode"/><!-- end of path -->
        
        <div class="mini_nav_text" align="left">
        <span class="navButtons">
        <a href="../MiscellaneousTopics/MiscellaneousTopics.html">&lt; Previous Page</a><span style="margin-left: 8px"><a href="../IntelCore2PMCTablesAppendix/IntelCore2PMCTablesAppendix.html">Next Page &gt;</a></span>
        </span>
        <span id="showHideTOCUpperSpan">
        <a href="#" onclick="showHideTOC();"><img src="../../../../Resources/Images/show_toc_icon.gif" width="15" height="14" border="0" style="margin-bottom: -2px;" alt="" hideText="Hide TOC" showText="Show TOC" /></a> <a href="#" onclick="showHideTOC();">Hide TOC</a>
        </span>
        </div>

        <hr />
        
        
        <a name="//apple_ref/doc/uid/TP40005233-CH22-SW1" title="Intel Core Performance Counter Event List"></a>
<h1>Intel Core Performance Counter Event List</h1>
<p>Intel’s Core processors have 2 performance counters per core. Both are programmable, and can count 111 (#1) or 112 (#2) different types of events. </p><p>Most of the events are reserved, and not listed here. The available events can be modified by enabling <em>Event-Mask</em> bits, in the PMC control registers. There are eight such bits in each programmable PMC. </p><p>In addition, the available events can be modified by enabling any of the eight <em>Event-Mask</em> bits associated with each programmable counter. The event-mask bits are critical to determining exactly which events will be counted. Most of the events can be selected without enabling any event-mask bits at all. The mask bits just modify the type of event slightly or the way the counter gets incremented when the event occurs. In particular, the mask settings often act as an event filter, limiting or expanding the selection of related events that can be counted simultaneously. In contrast, for some types of events you<em>must</em> set event-mask bits properly, in order to count anything at all. These bits are labeled ‘Required’ in the event-mask bit list.</p><p>The table below lists each Event Name, the counter (PMC) number(s) for counters which can count the event, the event’s number, and the valid mask bits that can be enabled, for every useful event type. This last column lists mask bits using numbers between 0 and 7. Missing numbers indicate bits that are reserved and should not be enabled. If no mask bits are valid for that type of event, then “none” is listed.</p><p>In Shark, more complete documentation as to what the event names mean and how each mask bit modifies the count are provided as “tool-tips” when you hover the mouse over an event name in the popup menu, or over a specific  bit name in the  event-mask list. The event-mask bit controls are only accessible from the <em>Advanced View</em> controls shown in the “<span class="content_text"><a href="../OtherProfilingandTracingTechniques/OtherProfilingandTracingTechniques.html#//apple_ref/doc/uid/TP40005233-CH6-SW6">“The Counters Menu.”</a></span> </p><p>For more information on how to configure these counters, see <span class="content_text"><a href="../AdvancedHardwareCounterConfiguration/AdvancedHardwareCounterConfiguration.html#//apple_ref/doc/uid/TP40005233-CH10-SW17">“Intel CPU Performance Counter Configuration.”</a></span></p>
<div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5">

<tr>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Performance Counter Event Name</p></th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Event Number</p></th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>PMC Number</p></th>
<th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Valid Event-Mask Bits</p></th>
</tr>


<tr><td  scope="row"><p>BACLEARS</p></td><td ><p>230	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_BAC_MISSP_EXEC</p></td><td ><p>138	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_BOGUS</p></td><td ><p>228	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_CALL_EXEC</p></td><td ><p>146	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_CALL_MISSP_EXEC</p></td><td ><p>147	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_CND_EXEC</p></td><td ><p>139	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_CND_MISSP_EXEC</p></td><td ><p>140	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_IND_CALL_EXEC</p></td><td ><p>148	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_IND_EXEC</p></td><td ><p>141	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_IND_MISSP_EXEC</p></td><td ><p>142	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_INST_DECODED</p></td><td ><p>224	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_INST_EXEC</p></td><td ><p>136	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_INST_RETIRED</p></td><td ><p>196	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_MISS_PRED_RETIRED</p></td><td ><p>197	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_MISS_PRED_TAKEN_RET</p></td><td ><p>202	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_MISSP_EXEC</p></td><td ><p>137	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_RET_BAC_MISSP_EXEC</p></td><td ><p>145	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_RET_EXEC</p></td><td ><p>143	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_RET_MISSP_EXEC</p></td><td ><p>144	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BR_TAKEN_RETIRED</p></td><td ><p>201	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BTB_MISSES</p></td><td ><p>226	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BUS_BNR_DRV</p></td><td ><p> 97	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BUS_DATA_RCV</p></td><td ><p>100	</p></td><td ><p>1,2</p></td><td ><p>            6  </p></td></tr>
<tr><td  scope="row"><p>BUS_DRDY_CLOCKS</p></td><td ><p> 98	</p></td><td ><p>1,2</p></td><td ><p>          5    </p></td></tr>
<tr><td  scope="row"><p>BUS_LOCK_CLOCKS</p></td><td ><p> 99	</p></td><td ><p>1,2</p></td><td ><p>            6  </p></td></tr>
<tr><td  scope="row"><p>BUS_REQ_OUTSTANDING</p></td><td ><p> 96	</p></td><td ><p>1,2</p></td><td ><p>        4 5 6 7</p></td></tr>
<tr><td  scope="row"><p>BUS_SNOOP_STALL</p></td><td ><p>126	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>BUS_TRAN_ANY</p></td><td ><p>112	</p></td><td ><p>1,2</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p>BUS_TRAN_BRD</p></td><td ><p>101	</p></td><td ><p>1,2</p></td><td ><p>            6  </p></td></tr>
<tr><td  scope="row"><p>BUS_TRAN_BURST</p></td><td ><p>110	</p></td><td ><p>1,2</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p>BUS_TRAN_DEF</p></td><td ><p>109	</p></td><td ><p>1,2</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p>BUS_TRAN_IFETCH</p></td><td ><p>104	</p></td><td ><p>1,2</p></td><td ><p>            6  </p></td></tr>
<tr><td  scope="row"><p>BUS_TRAN_INVAL</p></td><td ><p>105	</p></td><td ><p>1,2</p></td><td ><p>            6  </p></td></tr>
<tr><td  scope="row"><p>BUS_TRAN_MEM</p></td><td ><p>111	</p></td><td ><p>1,2</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p>BUS_TRAN_PWR</p></td><td ><p>106	</p></td><td ><p>1,2</p></td><td ><p>            6  </p></td></tr>
<tr><td  scope="row"><p>BUS_TRAN_RFO</p></td><td ><p>102	</p></td><td ><p>1,2</p></td><td ><p>            6  </p></td></tr>
<tr><td  scope="row"><p>BUS_TRANS_IO</p></td><td ><p>108	</p></td><td ><p>1,2</p></td><td ><p>            6  </p></td></tr>
<tr><td  scope="row"><p>BUS_TRANS_P</p></td><td ><p>107	</p></td><td ><p>1,2</p></td><td ><p>            6  </p></td></tr>
<tr><td  scope="row"><p>BUS_TRANS_WB</p></td><td ><p>103	</p></td><td ><p>1,2</p></td><td ><p>          5 6 7</p></td></tr>
<tr><td  scope="row"><p>CPU_CLK_UNHALTED</p></td><td ><p> 60	</p></td><td ><p>1,2</p></td><td ><p>0 1            </p></td></tr>
<tr><td  scope="row"><p>CYCLES_DIV_BUSY</p></td><td ><p> 20	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>CYCLES_INT_MASKED</p></td><td ><p>198	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>CYCLES_INT_PENDING_AND_MASKED</p></td><td ><p>199	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>DATA_MEM_REFS</p></td><td ><p> 67	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>DCU_LINES_IN</p></td><td ><p> 69	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>DCU_M_LINES_IN</p></td><td ><p> 70	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>DCU_M_LINES_OUT</p></td><td ><p> 71	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>DCU_MISS_OUTSTANDING</p></td><td ><p> 72	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>DCU_SNOOPS</p></td><td ><p>120	</p></td><td ><p>1,2</p></td><td ><p>0 1         6  </p></td></tr>
<tr><td  scope="row"><p>DIV</p></td><td ><p> 19	</p></td><td ><p> 2	</p></td><td ><p>0 1         6  </p></td></tr>
<tr><td  scope="row"><p>DTLB Misses</p></td><td ><p> 73	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>EMON_ESP_UOPS</p></td><td ><p>215	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>EMON_FUSED_UOPS_RET</p></td><td ><p>218	</p></td><td ><p>1,2</p></td><td ><p>0 1            </p></td></tr>
<tr><td  scope="row"><p>EMON_KNI_PREF_DISPATCHED</p></td><td ><p>  7	</p></td><td ><p>1,2</p></td><td ><p>0 1            </p></td></tr>
<tr><td  scope="row"><p>EMON_KNI_PREF_MISS</p></td><td ><p> 75	</p></td><td ><p>1,2</p></td><td ><p>0 1            </p></td></tr>
<tr><td  scope="row"><p>EMON_PREF_RQSTS_DN</p></td><td ><p>248	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>EMON_PREF_RQSTS_UP</p></td><td ><p>240	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>EMON_SIMD_INSTR_RETIRED</p></td><td ><p>206	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>EMON_SSE_SSE2_COMP_INST_RETIRED</p></td><td ><p>217	</p></td><td ><p>1,2</p></td><td ><p>0 1            </p></td></tr>
<tr><td  scope="row"><p>EMON_SSE_SSE2_INST_RETIRED</p></td><td ><p>216	</p></td><td ><p>1,2</p></td><td ><p>0 1 2          </p></td></tr>
<tr><td  scope="row"><p>EMON_SYNCH_UOPS</p></td><td ><p>211	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>EMON_UNFUSION</p></td><td ><p>219	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>EST_TRANS</p></td><td ><p> 58	</p></td><td ><p>1,2</p></td><td ><p>0 1            </p></td></tr>
<tr><td  scope="row"><p>EXTERNAL_BUS_CYCLES</p></td><td ><p>119	</p></td><td ><p>1,2</p></td><td ><p>0 1 2   4      </p></td></tr>
<tr><td  scope="row"><p>EXTERNAL_BUS_QUEUE</p></td><td ><p>125	</p></td><td ><p>1,2</p></td><td ><p>            6  </p></td></tr>
<tr><td  scope="row"><p>FLOPS</p></td><td ><p>193	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>FP_ASSIST</p></td><td ><p> 17	</p></td><td ><p> 2	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>FP_COMP_OPS_EXE</p></td><td ><p> 16	</p></td><td ><p> 1	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>FP_MMX_TRANS</p></td><td ><p>204	</p></td><td ><p>1,2</p></td><td ><p>0              </p></td></tr>
<tr><td  scope="row"><p>HW_INT_RX</p></td><td ><p>200	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>IFU_IFETCH</p></td><td ><p>128	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>IFU_IFETCH_MISS</p></td><td ><p>129	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>IFU_MEM_STALL</p></td><td ><p>134	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>ILD_STALL</p></td><td ><p>135	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>INST_DECODED</p></td><td ><p>208	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>INST_RETIRED</p></td><td ><p>192	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>ITLB_MISS</p></td><td ><p>133	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>L1_CACHEABLE_DATA_READS</p></td><td ><p> 64	</p></td><td ><p>1,2</p></td><td ><p>0 1 2 3        </p></td></tr>
<tr><td  scope="row"><p>L1_CACHEABLE_DATA_READS_AND_WRITES</p></td><td ><p> 68	</p></td><td ><p>1,2</p></td><td ><p>0 1 2 3        </p></td></tr>
<tr><td  scope="row"><p>L1_CACHEABLE_DATA_WRITES</p></td><td ><p> 65	</p></td><td ><p>1,2</p></td><td ><p>0 1 2 3        </p></td></tr>
<tr><td  scope="row"><p>L1_CACHEABLE_LOCK_READS</p></td><td ><p> 66	</p></td><td ><p>1,2</p></td><td ><p>0 1 2 3        </p></td></tr>
<tr><td  scope="row"><p>L1_PREFETCH_REQUEST_MISSES</p></td><td ><p> 79	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>L2_ADS</p></td><td ><p> 33	</p></td><td ><p>1,2</p></td><td ><p>            6  </p></td></tr>
<tr><td  scope="row"><p>L2_DBUS_BUSY</p></td><td ><p> 34	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>L2_DBUS_BUSY_RD</p></td><td ><p> 35	</p></td><td ><p>1,2</p></td><td ><p>            6  </p></td></tr>
<tr><td  scope="row"><p>L2_IFETCH</p></td><td ><p> 40	</p></td><td ><p>1,2</p></td><td ><p>0 1 2 3 4 5 6  </p></td></tr>
<tr><td  scope="row"><p>L2_LD</p></td><td ><p> 41	</p></td><td ><p>1,2</p></td><td ><p>0 1 2 3 4 5 6  </p></td></tr>
<tr><td  scope="row"><p>L2_LINES_IN</p></td><td ><p> 36	</p></td><td ><p>1,2</p></td><td ><p>0 1 2 3 4 5 6  </p></td></tr>
<tr><td  scope="row"><p>L2_LINES_OUT</p></td><td ><p> 38	</p></td><td ><p>1,2</p></td><td ><p>0 1 2 3 4 5 6  </p></td></tr>
<tr><td  scope="row"><p>L2_M_LINES_INM</p></td><td ><p> 37	</p></td><td ><p>1,2</p></td><td ><p>            6  </p></td></tr>
<tr><td  scope="row"><p>L2_M_LINES_OUT</p></td><td ><p> 39	</p></td><td ><p>1,2</p></td><td ><p>0 1 2 3 4 5 6  </p></td></tr>
<tr><td  scope="row"><p>L2_NO_REQUEST_CYCLES</p></td><td ><p> 50	</p></td><td ><p>1,2</p></td><td ><p>            6  </p></td></tr>
<tr><td  scope="row"><p>L2_REJECT_CYCLES</p></td><td ><p> 48	</p></td><td ><p>1,2</p></td><td ><p>            6  </p></td></tr>
<tr><td  scope="row"><p>L2_RQSTS</p></td><td ><p> 46	</p></td><td ><p>1,2</p></td><td ><p>0 1 2 3 4 5 6  </p></td></tr>
<tr><td  scope="row"><p>L2_ST</p></td><td ><p> 42	</p></td><td ><p>1,2</p></td><td ><p>0 1 2 3 4 5 6  </p></td></tr>
<tr><td  scope="row"><p>LD_BLOCKS</p></td><td ><p>  3	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>MISALIGN_MEM_REF</p></td><td ><p>  5	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>MMX_ASSIST</p></td><td ><p>205	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>MMX_INSTR_EXEC</p></td><td ><p>176	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>MMX_INSTR_TYPE_EXEC</p></td><td ><p>179	</p></td><td ><p>1,2</p></td><td ><p>0 1 2 3 4 5    </p></td></tr>
<tr><td  scope="row"><p>MMX_SAT_INSTR_EXEC</p></td><td ><p>177	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>MMX_SAT_INSTR_RET</p></td><td ><p>207	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>MMX_UOPS_EXEC</p></td><td ><p>178	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>MUL</p></td><td ><p> 18	</p></td><td ><p> 2	</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>PARTIAL_RAT_STALLS</p></td><td ><p>210	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>RESOURCE_STALLS</p></td><td ><p>162	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>RET_SEG_RENAMES</p></td><td ><p>214	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>SB_DRAINS</p></td><td ><p>  4	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>SEG_REG_RENAMES</p></td><td ><p>213	</p></td><td ><p>1,2</p></td><td ><p>0 1 2 3        </p></td></tr>
<tr><td  scope="row"><p>SEG_RENAME_STALLS</p></td><td ><p>212	</p></td><td ><p>1,2</p></td><td ><p>0 1 2 3        </p></td></tr>
<tr><td  scope="row"><p>SEGMENT_REG_LOADS</p></td><td ><p>  6	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>SELF_MODIFYING_CODE</p></td><td ><p>195	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>
<tr><td  scope="row"><p>THERMAL_TRIP</p></td><td ><p> 59	</p></td><td ><p>1,2</p></td><td ><p>            6 7</p></td></tr>
<tr><td  scope="row"><p>UOPS_RETIRED</p></td><td ><p>194	</p></td><td ><p>1,2</p></td><td ><p> none </p></td></tr>

</table></div>



        <br /><br /> 
        
        <div class="mini_nav_text" align="left">
        <span class="navButtons">
        <a href="../MiscellaneousTopics/MiscellaneousTopics.html">&lt; Previous Page</a><span style="margin-left: 8px"><a href="../IntelCore2PMCTablesAppendix/IntelCore2PMCTablesAppendix.html">Next Page &gt;</a></span>
        </span>
        <span id="showHideTOCLowerSpan">
        <a href="#" onclick="showHideTOC();"><img src="../../../../Resources/Images/show_toc_icon.gif" width="15" height="14" border="0" style="margin-bottom: -2px;" alt="" /></a> <a href="#" onclick="showHideTOC();">Hide TOC</a>
        </span>
        </div>

        <br/><hr /><div align="center"><p class="content_text" lang="en" dir="ltr"> <!--#if expr="0=1" -->&#x00a9; 2008 Apple Inc. All Rights Reserved. &#40;<!--#endif -->Last updated: 2008-04-14<!--#if expr="0=1" -->&#041;<!--#endif --></p></div>

        
        <div class="hideOnPrint hideInXcode">
        <!-- start of footer -->
        	<table width="100%" border="0" cellpadding="0" cellspacing="0">
		<tr>
			<td><div style="width: 100%; height: 1px; background-color: #919699; margin-top: 5px; margin-bottom: 15px"></div></td>
		</tr>
		<tr>
			<td align="center"><br/>
				<table border="0" cellpadding="0" cellspacing="0" class="graybox">
					<tr>
						<th>Did this document help you?</th>
					</tr>
					<tr>
						<td>
						    <div style="margin-bottom: 8px"><a href="http://developer.apple.com/feedback/?v=1&url=/documentation/DeveloperTools/Conceptual/SharkUserGuide/IntelCorePMCTablesAppendix/IntelCorePMCTablesAppendix.html%3Fid%3DTP40005233-2.0&media=dvd" target=_new>Yes</a>:  Tell us what works for you.</div>
							<div style="margin-bottom: 8px"><a href="http://developer.apple.com/feedback/?v=2&url=/documentation/DeveloperTools/Conceptual/SharkUserGuide/IntelCorePMCTablesAppendix/IntelCorePMCTablesAppendix.html%3Fid%3DTP40005233-2.0&media=dvd" target=_new>It&#8217;s good, but:</a> Report typos, inaccuracies, and so forth.</div>
							<div><a href="http://developer.apple.com/feedback/?v=3&url=/documentation/DeveloperTools/Conceptual/SharkUserGuide/IntelCorePMCTablesAppendix/IntelCorePMCTablesAppendix.html%3Fid%3DTP40005233-2.0&media=dvd" target=_new>It wasn&#8217;t helpful</a>: Tell us what would have helped.</div>
						</td>
					</tr>
				</table>
			</td>
		</tr>
	</table>

        <!--#include virtual="/includes/framesetfooter" -->
        <!-- end of footer -->
        </div>
    </div>
</body>
</html>