Archive member included to satisfy reference by file (symbol)

/usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/libgcc.a(save-restore.o)
                              /tmp/ccy3iggg.ltrans0.ltrans.o (__riscv_save_3)

Discarded input sections

 .text          0x0000000000000000        0x0 /tmp/ccy3iggg.ltrans0.ltrans.o
 .data          0x0000000000000000        0x0 /tmp/ccy3iggg.ltrans0.ltrans.o
 .bss           0x0000000000000000        0x0 /tmp/ccy3iggg.ltrans0.ltrans.o
 .text._write   0x0000000000000000       0x28 /tmp/ccy3iggg.ltrans0.ltrans.o
 .text._sbrk    0x0000000000000000       0x2e /tmp/ccy3iggg.ltrans0.ltrans.o
 .data.APBAHBPrescTable
                0x0000000000000000       0x10 /tmp/ccy3iggg.ltrans0.ltrans.o
 .sdata.ADCPrescTable
                0x0000000000000000        0x4 /tmp/ccy3iggg.ltrans0.ltrans.o
 .sdata.curbrk.0
                0x0000000000000000        0x4 /tmp/ccy3iggg.ltrans0.ltrans.o
 .text          0x0000000000000000        0x0 obj/Release/startup_ch32v30x_D8.o
 .data          0x0000000000000000        0x0 obj/Release/startup_ch32v30x_D8.o
 .bss           0x0000000000000000        0x0 obj/Release/startup_ch32v30x_D8.o
 .data          0x0000000000000000        0x0 /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/libgcc.a(save-restore.o)
 .bss           0x0000000000000000        0x0 /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/libgcc.a(save-restore.o)
 .eh_frame      0x0000000000000000       0xf8 /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/libgcc.a(save-restore.o)

Memory Configuration

Name             Origin             Length             Attributes
FLASH            0x0000000000000000 0x0000000000048000 xr
RAM              0x0000000020000000 0x0000000000008000 xrw
*default*        0x0000000000000000 0xffffffffffffffff

Linker script and memory map

LOAD obj/Release/core_riscv.o
LOAD /tmp/ccy3iggg.ltrans0.ltrans.o
LOAD obj/Release/debug.o
LOAD obj/Release/ch32v30x_adc.o
LOAD obj/Release/ch32v30x_bkp.o
LOAD obj/Release/ch32v30x_can.o
LOAD obj/Release/ch32v30x_crc.o
LOAD obj/Release/ch32v30x_dac.o
LOAD obj/Release/ch32v30x_dbgmcu.o
LOAD obj/Release/ch32v30x_dma.o
LOAD obj/Release/ch32v30x_dvp.o
LOAD obj/Release/ch32v30x_eth.o
LOAD obj/Release/ch32v30x_exti.o
LOAD obj/Release/ch32v30x_flash.o
LOAD obj/Release/ch32v30x_fsmc.o
LOAD obj/Release/ch32v30x_gpio.o
LOAD obj/Release/ch32v30x_i2c.o
LOAD obj/Release/ch32v30x_iwdg.o
LOAD obj/Release/ch32v30x_misc.o
LOAD obj/Release/ch32v30x_opa.o
LOAD obj/Release/ch32v30x_pwr.o
LOAD obj/Release/ch32v30x_rcc.o
LOAD obj/Release/ch32v30x_rng.o
LOAD obj/Release/ch32v30x_rtc.o
LOAD obj/Release/ch32v30x_sdio.o
LOAD obj/Release/ch32v30x_spi.o
LOAD obj/Release/ch32v30x_tim.o
LOAD obj/Release/ch32v30x_usart.o
LOAD obj/Release/ch32v30x_wwdg.o
LOAD obj/Release/startup_ch32v30x_D8.o
LOAD obj/Release/ch32v30x_it.o
LOAD obj/Release/main.o
LOAD obj/Release/system_ch32v30x.o
LOAD /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/../../../../riscv-wch-elf/lib/libg_nano.a
LOAD /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/../../../../riscv-wch-elf/lib/libc_nano.a
LOAD /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/../../../../riscv-wch-elf/lib/libm_nano.a
LOAD /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/../../../../riscv-wch-elf/lib/libnosys.a
LOAD /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/libgcc.a
LOAD /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/../../../../riscv-wch-elf/lib/libc_nano.a
LOAD /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/libgcc.a
START GROUP
LOAD /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/libgcc.a
LOAD /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/../../../../riscv-wch-elf/lib/libc_nano.a
LOAD /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/../../../../riscv-wch-elf/lib/libnosys.a
END GROUP
START GROUP
LOAD /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/libgcc.a
LOAD /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/../../../../riscv-wch-elf/lib/libc_nano.a
LOAD /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/../../../../riscv-wch-elf/lib/libnosys.a
END GROUP
                0x0000000000000800                __stack_size = 0x800
                [!provide]                        PROVIDE (_stack_size = __stack_size)

.init           0x0000000000000000        0x4
                0x0000000000000000                _sinit = .
                0x0000000000000000                . = ALIGN (0x4)
 *(SORT_NONE(.init))
 .init          0x0000000000000000        0x4 obj/Release/startup_ch32v30x_D8.o
                0x0000000000000000                _start
                0x0000000000000004                . = ALIGN (0x4)
                0x0000000000000004                _einit = .

.vector         0x0000000000000004      0x1bc
 *(.vector)
 .vector        0x0000000000000004      0x1a0 obj/Release/startup_ch32v30x_D8.o
                0x00000000000001c0                . = ALIGN (0x40)
 *fill*         0x00000000000001a4       0x1c 

.text           0x00000000000001c0      0x39c
                0x00000000000001c0                . = ALIGN (0x4)
 *(.text)
 .text          0x00000000000001c0       0x60 /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/libgcc.a(save-restore.o)
                0x00000000000001c0                __riscv_save_12
                0x00000000000001c8                __riscv_save_8
                0x00000000000001c8                __riscv_save_11
                0x00000000000001c8                __riscv_save_9
                0x00000000000001c8                __riscv_save_10
                0x00000000000001d6                __riscv_save_7
                0x00000000000001d6                __riscv_save_4
                0x00000000000001d6                __riscv_save_6
                0x00000000000001d6                __riscv_save_5
                0x00000000000001f0                __riscv_save_1
                0x00000000000001f0                __riscv_save_3
                0x00000000000001f0                __riscv_save_2
                0x00000000000001f0                __riscv_save_0
                0x00000000000001fc                __riscv_restore_12
                0x0000000000000200                __riscv_restore_10
                0x0000000000000200                __riscv_restore_11
                0x0000000000000200                __riscv_restore_8
                0x0000000000000200                __riscv_restore_9
                0x000000000000020a                __riscv_restore_5
                0x000000000000020a                __riscv_restore_6
                0x000000000000020a                __riscv_restore_4
                0x000000000000020a                __riscv_restore_7
                0x0000000000000214                __riscv_restore_3
                0x0000000000000214                __riscv_restore_2
                0x0000000000000214                __riscv_restore_0
                0x0000000000000214                __riscv_restore_1
 *(.text.*)
 .text.Delay_Ms.constprop.0
                0x0000000000000220       0x3a /tmp/ccy3iggg.ltrans0.ltrans.o
 .text.NMI_Handler
                0x000000000000025a        0x2 /tmp/ccy3iggg.ltrans0.ltrans.o
                0x000000000000025a                NMI_Handler
 .text.HardFault_Handler
                0x000000000000025c       0x10 /tmp/ccy3iggg.ltrans0.ltrans.o
                0x000000000000025c                HardFault_Handler
 .text.startup.main
                0x000000000000026c      0x16e /tmp/ccy3iggg.ltrans0.ltrans.o
                0x000000000000026c                main
 .text.SystemInit
                0x00000000000003da       0xfa /tmp/ccy3iggg.ltrans0.ltrans.o
                0x00000000000003da                SystemInit
 .text.vector_handler
                0x00000000000004d4        0x2 obj/Release/startup_ch32v30x_D8.o
                0x00000000000004d4                EXTI2_IRQHandler
                0x00000000000004d4                TIM8_TRG_COM_IRQHandler
                0x00000000000004d4                TIM8_CC_IRQHandler
                0x00000000000004d4                UART8_IRQHandler
                0x00000000000004d4                TIM1_CC_IRQHandler
                0x00000000000004d4                TIM6_IRQHandler
                0x00000000000004d4                SysTick_Handler
                0x00000000000004d4                PVD_IRQHandler
                0x00000000000004d4                SDIO_IRQHandler
                0x00000000000004d4                TIM9_BRK_IRQHandler
                0x00000000000004d4                DMA2_Channel8_IRQHandler
                0x00000000000004d4                EXTI3_IRQHandler
                0x00000000000004d4                DMA2_Channel9_IRQHandler
                0x00000000000004d4                TIM10_CC_IRQHandler
                0x00000000000004d4                USBFS_IRQHandler
                0x00000000000004d4                EXTI0_IRQHandler
                0x00000000000004d4                I2C2_EV_IRQHandler
                0x00000000000004d4                TIM10_TRG_COM_IRQHandler
                0x00000000000004d4                ADC1_2_IRQHandler
                0x00000000000004d4                Break_Point_Handler
                0x00000000000004d4                SPI1_IRQHandler
                0x00000000000004d4                TAMPER_IRQHandler
                0x00000000000004d4                TIM8_UP_IRQHandler
                0x00000000000004d4                Ecall_M_Mode_Handler
                0x00000000000004d4                DMA2_Channel2_IRQHandler
                0x00000000000004d4                DMA1_Channel4_IRQHandler
                0x00000000000004d4                TIM9_UP_IRQHandler
                0x00000000000004d4                USART3_IRQHandler
                0x00000000000004d4                RTC_IRQHandler
                0x00000000000004d4                DMA1_Channel7_IRQHandler
                0x00000000000004d4                CAN1_RX1_IRQHandler
                0x00000000000004d4                UART5_IRQHandler
                0x00000000000004d4                TIM4_IRQHandler
                0x00000000000004d4                DMA2_Channel1_IRQHandler
                0x00000000000004d4                I2C1_EV_IRQHandler
                0x00000000000004d4                DMA1_Channel6_IRQHandler
                0x00000000000004d4                UART4_IRQHandler
                0x00000000000004d4                DMA2_Channel4_IRQHandler
                0x00000000000004d4                TIM3_IRQHandler
                0x00000000000004d4                RCC_IRQHandler
                0x00000000000004d4                TIM1_TRG_COM_IRQHandler
                0x00000000000004d4                DMA1_Channel1_IRQHandler
                0x00000000000004d4                DMA2_Channel7_IRQHandler
                0x00000000000004d4                EXTI15_10_IRQHandler
                0x00000000000004d4                TIM7_IRQHandler
                0x00000000000004d4                TIM5_IRQHandler
                0x00000000000004d4                EXTI9_5_IRQHandler
                0x00000000000004d4                SPI2_IRQHandler
                0x00000000000004d4                TIM10_BRK_IRQHandler
                0x00000000000004d4                TIM9_CC_IRQHandler
                0x00000000000004d4                DMA2_Channel5_IRQHandler
                0x00000000000004d4                DMA1_Channel5_IRQHandler
                0x00000000000004d4                EXTI4_IRQHandler
                0x00000000000004d4                USB_LP_CAN1_RX0_IRQHandler
                0x00000000000004d4                RNG_IRQHandler
                0x00000000000004d4                USB_HP_CAN1_TX_IRQHandler
                0x00000000000004d4                DMA1_Channel3_IRQHandler
                0x00000000000004d4                TIM1_UP_IRQHandler
                0x00000000000004d4                WWDG_IRQHandler
                0x00000000000004d4                DMA2_Channel11_IRQHandler
                0x00000000000004d4                Ecall_U_Mode_Handler
                0x00000000000004d4                DMA2_Channel6_IRQHandler
                0x00000000000004d4                TIM2_IRQHandler
                0x00000000000004d4                SW_Handler
                0x00000000000004d4                TIM1_BRK_IRQHandler
                0x00000000000004d4                DMA2_Channel10_IRQHandler
                0x00000000000004d4                EXTI1_IRQHandler
                0x00000000000004d4                RTCAlarm_IRQHandler
                0x00000000000004d4                TIM10_UP_IRQHandler
                0x00000000000004d4                TIM9_TRG_COM_IRQHandler
                0x00000000000004d4                UART7_IRQHandler
                0x00000000000004d4                USART2_IRQHandler
                0x00000000000004d4                UART6_IRQHandler
                0x00000000000004d4                I2C2_ER_IRQHandler
                0x00000000000004d4                DMA1_Channel2_IRQHandler
                0x00000000000004d4                TIM8_BRK_IRQHandler
                0x00000000000004d4                CAN1_SCE_IRQHandler
                0x00000000000004d4                FLASH_IRQHandler
                0x00000000000004d4                USART1_IRQHandler
                0x00000000000004d4                SPI3_IRQHandler
                0x00000000000004d4                I2C1_ER_IRQHandler
                0x00000000000004d4                DMA2_Channel3_IRQHandler
 .text.handle_reset
                0x00000000000004d6       0x84 obj/Release/startup_ch32v30x_D8.o
                0x00000000000004d6                handle_reset
 *(.rodata)
 *(.rodata*)
 *(.gnu.linkonce.t.*)
                0x000000000000055c                . = ALIGN (0x4)
 *fill*         0x000000000000055a        0x2 

.rela.dyn       0x000000000000055c        0x0
 .rela.init     0x000000000000055c        0x0 obj/Release/startup_ch32v30x_D8.o
 .rela.vector   0x000000000000055c        0x0 obj/Release/startup_ch32v30x_D8.o
 .rela.text.handle_reset
                0x000000000000055c        0x0 obj/Release/startup_ch32v30x_D8.o

.fini           0x000000000000055c        0x0
 *(SORT_NONE(.fini))
                0x000000000000055c                . = ALIGN (0x4)
                [!provide]                        PROVIDE (_etext = .)
                [!provide]                        PROVIDE (_eitcm = .)

.preinit_array  0x000000000000055c        0x0
                [!provide]                        PROVIDE (__preinit_array_start = .)
 *(.preinit_array)
                [!provide]                        PROVIDE (__preinit_array_end = .)

.init_array     0x000000000000055c        0x0
                [!provide]                        PROVIDE (__init_array_start = .)
 *(SORT_BY_INIT_PRIORITY(.init_array.*) SORT_BY_INIT_PRIORITY(.ctors.*))
 *(.init_array EXCLUDE_FILE(*crtend?.o *crtend.o *crtbegin?.o *crtbegin.o) .ctors)
                [!provide]                        PROVIDE (__init_array_end = .)

.fini_array     0x000000000000055c        0x0
                [!provide]                        PROVIDE (__fini_array_start = .)
 *(SORT_BY_INIT_PRIORITY(.fini_array.*) SORT_BY_INIT_PRIORITY(.dtors.*))
 *(.fini_array EXCLUDE_FILE(*crtend?.o *crtend.o *crtbegin?.o *crtbegin.o) .dtors)
                [!provide]                        PROVIDE (__fini_array_end = .)

.ctors
 *crtbegin.o(.ctors)
 *crtbegin?.o(.ctors)
 *(EXCLUDE_FILE(*crtend?.o *crtend.o) .ctors)
 *(SORT_BY_NAME(.ctors.*))
 *(.ctors)

.dtors
 *crtbegin.o(.dtors)
 *crtbegin?.o(.dtors)
 *(EXCLUDE_FILE(*crtend?.o *crtend.o) .dtors)
 *(SORT_BY_NAME(.dtors.*))
 *(.dtors)

.dalign         0x0000000020000000        0x0 load address 0x000000000000055c
                0x0000000020000000                . = ALIGN (0x4)
                0x0000000020000000                PROVIDE (_data_vma = .)

.dlalign        0x000000000000055c        0x0
                0x000000000000055c                . = ALIGN (0x4)
                0x000000000000055c                PROVIDE (_data_lma = .)

.data           0x0000000020000000       0x18 load address 0x000000000000055c
 *(.gnu.linkonce.r.*)
 *(.data .data.*)
 .data.AHBPrescTable
                0x0000000020000000       0x10 /tmp/ccy3iggg.ltrans0.ltrans.o
 *(.gnu.linkonce.d.*)
                0x0000000020000010                . = ALIGN (0x8)
                0x0000000020000810                PROVIDE (__global_pointer$ = (. + 0x800))
 *(.sdata .sdata.*)
 .sdata.SystemCoreClock
                0x0000000020000010        0x4 /tmp/ccy3iggg.ltrans0.ltrans.o
 *(.sdata2.*)
 *(.gnu.linkonce.s.*)
                0x0000000020000018                . = ALIGN (0x8)
 *fill*         0x0000000020000014        0x4 
 *(.srodata.cst16)
 *(.srodata.cst8)
 *(.srodata.cst4)
 *(.srodata.cst2)
 *(.srodata .srodata.*)
                0x0000000020000018                . = ALIGN (0x4)
                0x0000000020000018                PROVIDE (_edata = .)

.bss            0x0000000020000018        0x8 load address 0x0000000000000574
                0x0000000020000018                . = ALIGN (0x4)
                0x0000000020000018                PROVIDE (_sbss = .)
 *(.sbss*)
 .sbss.NVIC_Priority_Group
                0x0000000020000018        0x4 /tmp/ccy3iggg.ltrans0.ltrans.o
 .sbss.p_ms     0x000000002000001c        0x2 /tmp/ccy3iggg.ltrans0.ltrans.o
 *(.gnu.linkonce.sb.*)
 *(.bss*)
 *(.gnu.linkonce.b.*)
 *(COMMON*)
                0x0000000020000020                . = ALIGN (0x4)
 *fill*         0x000000002000001e        0x2 
                0x0000000020000020                PROVIDE (_ebss = .)
                0x0000000020000020                PROVIDE (_end = _ebss)
                [!provide]                        PROVIDE (end = .)

.stack          0x0000000020007800      0x800
                0x0000000020007800                PROVIDE (_heap_end = .)
                0x0000000020007800                . = ALIGN (0x4)
                [!provide]                        PROVIDE (_susrstack = .)
                0x0000000020008000                . = (. + __stack_size)
 *fill*         0x0000000020007800      0x800 
                0x0000000020008000                PROVIDE (_eusrstack = .)
OUTPUT(bin/Release/Template elf32-littleriscv)

.comment        0x0000000000000000       0x33
 .comment       0x0000000000000000       0x33 /tmp/ccy3iggg.ltrans0.ltrans.o
                                         0x34 (size before relaxing)

.riscv.attributes
                0x0000000000000000       0x34
 .riscv.attributes
                0x0000000000000000       0x34 /tmp/ccy3iggg.ltrans0.ltrans.o
 .riscv.attributes
                0x0000000000000034       0x32 obj/Release/startup_ch32v30x_D8.o
 .riscv.attributes
                0x0000000000000066       0x32 /usr/local/bin/../lib/gcc/riscv-wch-elf/12.2.0/libgcc.a(save-restore.o)
