<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-ux500 › clock.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Copyright (C) 2009 ST-Ericsson</span>
<span class="cm"> *  Copyright (C) 2009 STMicroelectronics</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;linux/cpufreq.h&gt;</span>

<span class="cp">#include &lt;plat/mtu.h&gt;</span>
<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &quot;clock.h&quot;</span>

<span class="cp">#ifdef CONFIG_DEBUG_FS</span>
<span class="cp">#include &lt;linux/debugfs.h&gt;</span>
<span class="cp">#include &lt;linux/uaccess.h&gt;	</span><span class="cm">/* for copy_from_user */</span><span class="cp"></span>
<span class="k">static</span> <span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">clk_list</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#define PRCC_PCKEN		0x00</span>
<span class="cp">#define PRCC_PCKDIS		0x04</span>
<span class="cp">#define PRCC_KCKEN		0x08</span>
<span class="cp">#define PRCC_KCKDIS		0x0C</span>

<span class="cp">#define PRCM_YYCLKEN0_MGT_SET	0x510</span>
<span class="cp">#define PRCM_YYCLKEN1_MGT_SET	0x514</span>
<span class="cp">#define PRCM_YYCLKEN0_MGT_CLR	0x518</span>
<span class="cp">#define PRCM_YYCLKEN1_MGT_CLR	0x51C</span>
<span class="cp">#define PRCM_YYCLKEN0_MGT_VAL	0x520</span>
<span class="cp">#define PRCM_YYCLKEN1_MGT_VAL	0x524</span>

<span class="cp">#define PRCM_SVAMMDSPCLK_MGT	0x008</span>
<span class="cp">#define PRCM_SIAMMDSPCLK_MGT	0x00C</span>
<span class="cp">#define PRCM_SGACLK_MGT		0x014</span>
<span class="cp">#define PRCM_UARTCLK_MGT	0x018</span>
<span class="cp">#define PRCM_MSP02CLK_MGT	0x01C</span>
<span class="cp">#define PRCM_MSP1CLK_MGT	0x288</span>
<span class="cp">#define PRCM_I2CCLK_MGT		0x020</span>
<span class="cp">#define PRCM_SDMMCCLK_MGT	0x024</span>
<span class="cp">#define PRCM_SLIMCLK_MGT	0x028</span>
<span class="cp">#define PRCM_PER1CLK_MGT	0x02C</span>
<span class="cp">#define PRCM_PER2CLK_MGT	0x030</span>
<span class="cp">#define PRCM_PER3CLK_MGT	0x034</span>
<span class="cp">#define PRCM_PER5CLK_MGT	0x038</span>
<span class="cp">#define PRCM_PER6CLK_MGT	0x03C</span>
<span class="cp">#define PRCM_PER7CLK_MGT	0x040</span>
<span class="cp">#define PRCM_LCDCLK_MGT		0x044</span>
<span class="cp">#define PRCM_BMLCLK_MGT		0x04C</span>
<span class="cp">#define PRCM_HSITXCLK_MGT	0x050</span>
<span class="cp">#define PRCM_HSIRXCLK_MGT	0x054</span>
<span class="cp">#define PRCM_HDMICLK_MGT	0x058</span>
<span class="cp">#define PRCM_APEATCLK_MGT	0x05C</span>
<span class="cp">#define PRCM_APETRACECLK_MGT	0x060</span>
<span class="cp">#define PRCM_MCDECLK_MGT	0x064</span>
<span class="cp">#define PRCM_IPI2CCLK_MGT	0x068</span>
<span class="cp">#define PRCM_DSIALTCLK_MGT	0x06C</span>
<span class="cp">#define PRCM_DMACLK_MGT		0x074</span>
<span class="cp">#define PRCM_B2R2CLK_MGT	0x078</span>
<span class="cp">#define PRCM_TVCLK_MGT		0x07C</span>
<span class="cp">#define PRCM_TCR		0x1C8</span>
<span class="cp">#define PRCM_TCR_STOPPED	(1 &lt;&lt; 16)</span>
<span class="cp">#define PRCM_TCR_DOZE_MODE	(1 &lt;&lt; 17)</span>
<span class="cp">#define PRCM_UNIPROCLK_MGT	0x278</span>
<span class="cp">#define PRCM_SSPCLK_MGT		0x280</span>
<span class="cp">#define PRCM_RNGCLK_MGT		0x284</span>
<span class="cp">#define PRCM_UICCCLK_MGT	0x27C</span>

<span class="cp">#define PRCM_MGT_ENABLE		(1 &lt;&lt; 8)</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">clocks_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__clk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="o">++</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_cluster</span><span class="p">)</span>
			<span class="n">__clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_cluster</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_periph</span><span class="p">)</span>
			<span class="n">__clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_periph</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">&amp;&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">)</span>
			<span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">clk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">__clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_enable</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__clk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">--</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enabled</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">&amp;&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">)</span>
			<span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_periph</span><span class="p">)</span>
			<span class="n">__clk_disable</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_periph</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_cluster</span><span class="p">)</span>
			<span class="n">__clk_disable</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_cluster</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">clk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">__clk_disable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_disable</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * The MTU has a separate, rather complex muxing setup</span>
<span class="cm"> * with alternative parents (peripheral cluster or</span>
<span class="cm"> * ULP or fixed 32768 Hz) depending on settings</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_mtu_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tcr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mtu</span> <span class="o">=</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * One of these is selected eventually</span>
<span class="cm">	 * TODO: Replace the constant with a reference</span>
<span class="cm">	 * to the ULP source once this is modeled.</span>
<span class="cm">	 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clk32k</span> <span class="o">=</span> <span class="mi">32768</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mturate</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">retclk</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_u8500_family</span><span class="p">())</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">__io_address</span><span class="p">(</span><span class="n">U8500_PRCMU_BASE</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">ux500_unknown_soc</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * On a startup, always conifgure the TCR to the doze mode;</span>
<span class="cm">	 * bootloaders do it for us. Do this in the kernel too.</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">PRCM_TCR_DOZE_MODE</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">PRCM_TCR</span><span class="p">);</span>

	<span class="n">tcr</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">PRCM_TCR</span><span class="p">);</span>

	<span class="cm">/* Get the rate from the parent as a default */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_periph</span><span class="p">)</span>
		<span class="n">mturate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_periph</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_cluster</span><span class="p">)</span>
		<span class="n">mturate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_cluster</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="cm">/* We need to be connected SOMEWHERE */</span>
		<span class="n">BUG</span><span class="p">();</span>

	<span class="cm">/* Return the clock selected for this MTU */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tcr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">mtu</span><span class="p">))</span>
		<span class="n">retclk</span> <span class="o">=</span> <span class="n">clk32k</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">retclk</span> <span class="o">=</span> <span class="n">mturate</span><span class="p">;</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;MTU%d clock rate: %lu Hz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">mtu</span><span class="p">,</span> <span class="n">retclk</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">retclk</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If there is a custom getrate callback for this clock,</span>
<span class="cm">	 * it will take precedence.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">get_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">get_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">&amp;&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">get_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">get_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_periph</span><span class="p">)</span>
			<span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_periph</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_cluster</span><span class="p">)</span>
			<span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_cluster</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_get_rate</span><span class="p">);</span>

<span class="kt">long</span> <span class="nf">clk_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*TODO*/</span>
	<span class="k">return</span> <span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_round_rate</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">clk_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_set_rate</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">clk_set_parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*TODO*/</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">ENOSYS</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_set_parent</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clk_prcmu_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cg_set_reg</span> <span class="o">=</span> <span class="n">__io_address</span><span class="p">(</span><span class="n">U8500_PRCMU_BASE</span><span class="p">)</span>
				   <span class="o">+</span> <span class="n">PRCM_YYCLKEN0_MGT_SET</span> <span class="o">+</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">prcmu_cg_off</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">prcmu_cg_bit</span><span class="p">,</span> <span class="n">cg_set_reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clk_prcmu_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cg_clr_reg</span> <span class="o">=</span> <span class="n">__io_address</span><span class="p">(</span><span class="n">U8500_PRCMU_BASE</span><span class="p">)</span>
				   <span class="o">+</span> <span class="n">PRCM_YYCLKEN0_MGT_CLR</span> <span class="o">+</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">prcmu_cg_off</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">prcmu_cg_bit</span><span class="p">,</span> <span class="n">cg_clr_reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clkops</span> <span class="n">clk_prcmu_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">clk_prcmu_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">clk_prcmu_disable</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clkrst_base</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">U8500_CLKRST1_BASE</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">U8500_CLKRST2_BASE</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">U8500_CLKRST3_BASE</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="n">U8500_CLKRST5_BASE</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="n">U8500_CLKRST6_BASE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clk_prcc_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span> <span class="o">=</span> <span class="n">__io_address</span><span class="p">(</span><span class="n">clkrst_base</span><span class="p">[</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">cluster</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">prcc_kernel</span> <span class="o">!=</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">prcc_kernel</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">PRCC_KCKEN</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">prcc_bus</span> <span class="o">!=</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">prcc_bus</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">PRCC_PCKEN</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clk_prcc_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span> <span class="o">=</span> <span class="n">__io_address</span><span class="p">(</span><span class="n">clkrst_base</span><span class="p">[</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">cluster</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">prcc_bus</span> <span class="o">!=</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">prcc_bus</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">PRCC_PCKDIS</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">prcc_kernel</span> <span class="o">!=</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">prcc_kernel</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">PRCC_KCKDIS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clkops</span> <span class="n">clk_prcc_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">clk_prcc_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">clk_prcc_disable</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_32khz</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span>  <span class="s">&quot;clk_32khz&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="mi">32000</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * PRCMU level clock gating</span>
<span class="cm"> */</span>

<span class="cm">/* Bank 0 */</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">svaclk</span><span class="p">,</span>		<span class="mh">0x0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">SVAMMDSPCLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">siaclk</span><span class="p">,</span>		<span class="mh">0x0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">SIAMMDSPCLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">sgaclk</span><span class="p">,</span>		<span class="mh">0x0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">SGACLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK_RATE</span><span class="p">(</span><span class="n">uartclk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="n">UARTCLK</span><span class="p">,</span> <span class="mi">38400000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">msp02clk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="n">MSP02CLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">msp1clk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="n">MSP1CLK</span><span class="p">);</span> <span class="cm">/* v1 */</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK_RATE</span><span class="p">(</span><span class="n">i2cclk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="n">I2CCLK</span><span class="p">,</span> <span class="mi">48000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK_RATE</span><span class="p">(</span><span class="n">sdmmcclk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="n">SDMMCCLK</span><span class="p">,</span> <span class="mi">100000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">slimclk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="n">SLIMCLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">per1clk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="n">PER1CLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">per2clk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="n">PER2CLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">per3clk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="n">PER3CLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">per5clk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="n">PER5CLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK_RATE</span><span class="p">(</span><span class="n">per6clk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="n">PER6CLK</span><span class="p">,</span> <span class="mi">133330000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">lcdclk</span><span class="p">,</span>		<span class="mh">0x0</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="n">LCDCLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">bmlclk</span><span class="p">,</span>		<span class="mh">0x0</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="n">BMLCLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">hsitxclk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="n">HSITXCLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">hsirxclk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="n">HSIRXCLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">hdmiclk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="n">HDMICLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">apeatclk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="n">APEATCLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">apetraceclk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="n">APETRACECLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">mcdeclk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="n">MCDECLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">ipi2clk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="n">IPI2CCLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">dsialtclk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="n">DSIALTCLK</span><span class="p">);</span> <span class="cm">/* v1 */</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">dmaclk</span><span class="p">,</span>		<span class="mh">0x0</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="n">DMACLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">b2r2clk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="n">B2R2CLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">tvclk</span><span class="p">,</span>		<span class="mh">0x0</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="n">TVCLK</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">uniproclk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="n">UNIPROCLK</span><span class="p">);</span> <span class="cm">/* v1 */</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK_RATE</span><span class="p">(</span><span class="n">sspclk</span><span class="p">,</span>	<span class="mh">0x0</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="n">SSPCLK</span><span class="p">,</span> <span class="mi">48000000</span><span class="p">);</span> <span class="cm">/* v1 */</span>

<span class="cm">/* Bank 1 */</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">rngclk</span><span class="p">,</span>		<span class="mh">0x4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">RNGCLK</span><span class="p">);</span> <span class="cm">/* v1 */</span>
<span class="k">static</span> <span class="n">DEFINE_PRCMU_CLK</span><span class="p">(</span><span class="n">uiccclk</span><span class="p">,</span>	<span class="mh">0x4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">UICCCLK</span><span class="p">);</span> <span class="cm">/* v1 */</span>

<span class="cm">/*</span>
<span class="cm"> * PRCC level clock gating</span>
<span class="cm"> * Format: per#, clk, PCKEN bit, KCKEN bit, parent</span>
<span class="cm"> */</span>

<span class="cm">/* Peripheral Cluster #1 */</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">msp3</span><span class="p">,</span>		<span class="mi">11</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_msp1clk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">i2c4</span><span class="p">,</span>		<span class="mi">10</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_i2cclk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">gpio0</span><span class="p">,</span>	<span class="mi">9</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">slimbus0</span><span class="p">,</span>	<span class="mi">8</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_slimclk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">spi3</span><span class="p">,</span>		<span class="mi">7</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">i2c2</span><span class="p">,</span>		<span class="mi">6</span><span class="p">,</span>  <span class="mi">6</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_i2cclk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">sdi0</span><span class="p">,</span>		<span class="mi">5</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sdmmcclk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">msp1</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_msp1clk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">msp0</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_msp02clk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">i2c1</span><span class="p">,</span>		<span class="mi">2</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_i2cclk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">uart1</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>  <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_uartclk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">uart0</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_uartclk</span><span class="p">);</span>

<span class="cm">/* Peripheral Cluster #2 */</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">gpio1</span><span class="p">,</span>	<span class="mi">11</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">ssitx</span><span class="p">,</span>	<span class="mi">10</span><span class="p">,</span>  <span class="mi">7</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">ssirx</span><span class="p">,</span>	 <span class="mi">9</span><span class="p">,</span>  <span class="mi">6</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">spi0</span><span class="p">,</span>		<span class="mi">8</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">sdi3</span><span class="p">,</span>		<span class="mi">7</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sdmmcclk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">sdi1</span><span class="p">,</span>		<span class="mi">6</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sdmmcclk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">msp2</span><span class="p">,</span>		<span class="mi">5</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_msp02clk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">sdi4</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sdmmcclk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">pwl</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span>  <span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">spi1</span><span class="p">,</span>		<span class="mi">2</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">spi2</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">i2c3</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_i2cclk</span><span class="p">);</span>

<span class="cm">/* Peripheral Cluster #3 */</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">gpio2</span><span class="p">,</span>	<span class="mi">8</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">sdi5</span><span class="p">,</span>		<span class="mi">7</span><span class="p">,</span>  <span class="mi">7</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sdmmcclk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">uart2</span><span class="p">,</span>	<span class="mi">6</span><span class="p">,</span>  <span class="mi">6</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_uartclk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">ske</span><span class="p">,</span>		<span class="mi">5</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_32khz</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">sdi2</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sdmmcclk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">i2c0</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_i2cclk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">ssp1</span><span class="p">,</span>		<span class="mi">2</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sspclk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">ssp0</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span>  <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sspclk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">fsmc</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="cm">/* Peripheral Cluster #4 is in the always on domain */</span>

<span class="cm">/* Peripheral Cluster #5 */</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="n">gpio3</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="n">usb</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="cm">/* Peripheral Cluster #6 */</span>

<span class="cm">/* MTU ID in data */</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK_CUSTOM</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="n">mtu1</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">clk_mtu_get_rate</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK_CUSTOM</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="n">mtu0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">clk_mtu_get_rate</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="n">cfgreg</span><span class="p">,</span>	<span class="mi">7</span><span class="p">,</span>  <span class="mi">7</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="n">hash1</span><span class="p">,</span>	<span class="mi">6</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="n">unipro</span><span class="p">,</span>	<span class="mi">5</span><span class="p">,</span>  <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_uniproclk</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="n">pka</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="n">hash0</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="n">cryp0</span><span class="p">,</span>	<span class="mi">2</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="n">cryp1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PRCC_CLK</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="n">rng</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_rngclk</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_dummy_apb_pclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">u8500_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">dummy_apb_pclk</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;apb_pclk&quot;</span><span class="p">),</span>

	<span class="cm">/* Peripheral Cluster #1 */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">gpio0</span><span class="p">,</span>	<span class="s">&quot;gpio.0&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">gpio0</span><span class="p">,</span>	<span class="s">&quot;gpio.1&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">slimbus0</span><span class="p">,</span>	<span class="s">&quot;slimbus0&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">i2c2</span><span class="p">,</span>	<span class="s">&quot;nmk-i2c.2&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">sdi0</span><span class="p">,</span>	<span class="s">&quot;sdi0&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">msp0</span><span class="p">,</span>	<span class="s">&quot;ux500-msp-i2s.0&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">i2c1</span><span class="p">,</span>	<span class="s">&quot;nmk-i2c.1&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">uart1</span><span class="p">,</span>	<span class="s">&quot;uart1&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">uart0</span><span class="p">,</span>	<span class="s">&quot;uart0&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>

	<span class="cm">/* Peripheral Cluster #3 */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">gpio2</span><span class="p">,</span>	<span class="s">&quot;gpio.2&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">gpio2</span><span class="p">,</span>	<span class="s">&quot;gpio.3&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">gpio2</span><span class="p">,</span>	<span class="s">&quot;gpio.4&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">gpio2</span><span class="p">,</span>	<span class="s">&quot;gpio.5&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">sdi5</span><span class="p">,</span>	<span class="s">&quot;sdi5&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">uart2</span><span class="p">,</span>	<span class="s">&quot;uart2&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">ske</span><span class="p">,</span>	<span class="s">&quot;ske&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">ske</span><span class="p">,</span>	<span class="s">&quot;nmk-ske-keypad&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">sdi2</span><span class="p">,</span>	<span class="s">&quot;sdi2&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">i2c0</span><span class="p">,</span>	<span class="s">&quot;nmk-i2c.0&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">fsmc</span><span class="p">,</span>	<span class="s">&quot;fsmc&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>

	<span class="cm">/* Peripheral Cluster #5 */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">gpio3</span><span class="p">,</span>	<span class="s">&quot;gpio.8&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>

	<span class="cm">/* Peripheral Cluster #6 */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">hash1</span><span class="p">,</span>	<span class="s">&quot;hash1&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">pka</span><span class="p">,</span>	<span class="s">&quot;pka&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">hash0</span><span class="p">,</span>	<span class="s">&quot;hash0&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">cryp0</span><span class="p">,</span>	<span class="s">&quot;cryp0&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">cryp1</span><span class="p">,</span>  <span class="s">&quot;cryp1&quot;</span><span class="p">,</span>    <span class="nb">NULL</span><span class="p">),</span>

	<span class="cm">/* PRCMU level clock gating */</span>

	<span class="cm">/* Bank 0 */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">svaclk</span><span class="p">,</span>	<span class="s">&quot;sva&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">siaclk</span><span class="p">,</span>	<span class="s">&quot;sia&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">sgaclk</span><span class="p">,</span>	<span class="s">&quot;sga&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">slimclk</span><span class="p">,</span>	<span class="s">&quot;slim&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">lcdclk</span><span class="p">,</span>	<span class="s">&quot;lcd&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">bmlclk</span><span class="p">,</span>	<span class="s">&quot;bml&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">hsitxclk</span><span class="p">,</span>	<span class="s">&quot;stm-hsi.0&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">hsirxclk</span><span class="p">,</span>	<span class="s">&quot;stm-hsi.1&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">hdmiclk</span><span class="p">,</span>	<span class="s">&quot;hdmi&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">apeatclk</span><span class="p">,</span>	<span class="s">&quot;apeat&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">apetraceclk</span><span class="p">,</span>	<span class="s">&quot;apetrace&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">mcdeclk</span><span class="p">,</span>	<span class="s">&quot;mcde&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">ipi2clk</span><span class="p">,</span>	<span class="s">&quot;ipi2&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">dmaclk</span><span class="p">,</span>	<span class="s">&quot;dma40.0&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">b2r2clk</span><span class="p">,</span>	<span class="s">&quot;b2r2&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">tvclk</span><span class="p">,</span>	<span class="s">&quot;tv&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>

	<span class="cm">/* Peripheral Cluster #1 */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">i2c4</span><span class="p">,</span>	<span class="s">&quot;nmk-i2c.4&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">spi3</span><span class="p">,</span>	<span class="s">&quot;spi3&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">msp1</span><span class="p">,</span>	<span class="s">&quot;ux500-msp-i2s.1&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">msp3</span><span class="p">,</span>	<span class="s">&quot;ux500-msp-i2s.3&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>

	<span class="cm">/* Peripheral Cluster #2 */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">gpio1</span><span class="p">,</span>	<span class="s">&quot;gpio.6&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">gpio1</span><span class="p">,</span>	<span class="s">&quot;gpio.7&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">ssitx</span><span class="p">,</span>	<span class="s">&quot;ssitx&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">ssirx</span><span class="p">,</span>	<span class="s">&quot;ssirx&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">spi0</span><span class="p">,</span>	<span class="s">&quot;spi0&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">sdi3</span><span class="p">,</span>	<span class="s">&quot;sdi3&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">sdi1</span><span class="p">,</span>	<span class="s">&quot;sdi1&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">msp2</span><span class="p">,</span>	<span class="s">&quot;ux500-msp-i2s.2&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">sdi4</span><span class="p">,</span>	<span class="s">&quot;sdi4&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">pwl</span><span class="p">,</span>	<span class="s">&quot;pwl&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">spi1</span><span class="p">,</span>	<span class="s">&quot;spi1&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">spi2</span><span class="p">,</span>	<span class="s">&quot;spi2&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">i2c3</span><span class="p">,</span>	<span class="s">&quot;nmk-i2c.3&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>

	<span class="cm">/* Peripheral Cluster #3 */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">ssp1</span><span class="p">,</span>	<span class="s">&quot;ssp1&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">ssp0</span><span class="p">,</span>	<span class="s">&quot;ssp0&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>

	<span class="cm">/* Peripheral Cluster #5 */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">usb</span><span class="p">,</span>	<span class="s">&quot;musb-ux500.0&quot;</span><span class="p">,</span>	<span class="s">&quot;usb&quot;</span><span class="p">),</span>

	<span class="cm">/* Peripheral Cluster #6 */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">mtu1</span><span class="p">,</span>	<span class="s">&quot;mtu1&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">mtu0</span><span class="p">,</span>	<span class="s">&quot;mtu0&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">cfgreg</span><span class="p">,</span>	<span class="s">&quot;cfgreg&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">hash1</span><span class="p">,</span>	<span class="s">&quot;hash1&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">unipro</span><span class="p">,</span>	<span class="s">&quot;unipro&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">rng</span><span class="p">,</span>	<span class="s">&quot;rng&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>

	<span class="cm">/* PRCMU level clock gating */</span>

	<span class="cm">/* Bank 0 */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">uniproclk</span><span class="p">,</span>	<span class="s">&quot;uniproclk&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">dsialtclk</span><span class="p">,</span>	<span class="s">&quot;dsialt&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">),</span>

	<span class="cm">/* Bank 1 */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">rngclk</span><span class="p">,</span>	<span class="s">&quot;rng&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">uiccclk</span><span class="p">,</span>	<span class="s">&quot;uicc&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">),</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_DEBUG_FS</span>
<span class="cm">/*</span>
<span class="cm"> *	debugfs support to trace clock tree hierarchy and attributes with</span>
<span class="cm"> *	powerdebug</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">dentry</span> <span class="o">*</span><span class="n">clk_debugfs_root</span><span class="p">;</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">clk_debugfs_add_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_lookup</span> <span class="o">*</span><span class="n">cl</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">num</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Check that the clock has not been already registered */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">cl</span><span class="o">-&gt;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">.</span><span class="n">prev</span> <span class="o">!=</span> <span class="n">cl</span><span class="o">-&gt;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">.</span><span class="n">next</span><span class="p">))</span>
			<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cl</span><span class="o">-&gt;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_list</span><span class="p">);</span>

		<span class="n">cl</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">usecount_dbg_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">,</span> <span class="kt">char</span> <span class="n">__user</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
						  <span class="kt">size_t</span> <span class="n">size</span><span class="p">,</span> <span class="n">loff_t</span> <span class="o">*</span><span class="n">off</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span> <span class="o">=</span> <span class="n">file</span><span class="o">-&gt;</span><span class="n">f_dentry</span><span class="o">-&gt;</span><span class="n">d_inode</span><span class="o">-&gt;</span><span class="n">i_private</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">cusecount</span><span class="p">[</span><span class="mi">128</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">len</span><span class="p">;</span>

	<span class="n">len</span> <span class="o">=</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">cusecount</span><span class="p">,</span> <span class="s">&quot;%u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">simple_read_from_buffer</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">off</span><span class="p">,</span> <span class="n">cusecount</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">rate_dbg_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">,</span> <span class="kt">char</span> <span class="n">__user</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
					  <span class="kt">size_t</span> <span class="n">size</span><span class="p">,</span> <span class="n">loff_t</span> <span class="o">*</span><span class="n">off</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span> <span class="o">=</span> <span class="n">file</span><span class="o">-&gt;</span><span class="n">f_dentry</span><span class="o">-&gt;</span><span class="n">d_inode</span><span class="o">-&gt;</span><span class="n">i_private</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">crate</span><span class="p">[</span><span class="mi">128</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rate</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">len</span><span class="p">;</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">len</span> <span class="o">=</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">crate</span><span class="p">,</span> <span class="s">&quot;%u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">simple_read_from_buffer</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">off</span><span class="p">,</span> <span class="n">crate</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">file_operations</span> <span class="n">usecount_fops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">usecount_dbg_read</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">file_operations</span> <span class="n">set_rate_fops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">rate_dbg_read</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dentry</span> <span class="o">*</span><span class="nf">clk_debugfs_register_dir</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">c</span><span class="p">,</span>
						<span class="k">struct</span> <span class="n">dentry</span> <span class="o">*</span><span class="n">p_dentry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dentry</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="o">*</span><span class="n">clk_d</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">p</span><span class="p">)</span>
		<span class="n">p</span> <span class="o">=</span> <span class="s">&quot;BUG&quot;</span><span class="p">;</span>

	<span class="n">clk_d</span> <span class="o">=</span> <span class="n">debugfs_create_dir</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">p_dentry</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk_d</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">d</span> <span class="o">=</span> <span class="n">debugfs_create_file</span><span class="p">(</span><span class="s">&quot;usecount&quot;</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">,</span>
				<span class="n">clk_d</span><span class="p">,</span> <span class="n">c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">usecount_fops</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">d</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_out</span><span class="p">;</span>
	<span class="n">d</span> <span class="o">=</span> <span class="n">debugfs_create_file</span><span class="p">(</span><span class="s">&quot;rate&quot;</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">,</span>
				<span class="n">clk_d</span><span class="p">,</span> <span class="n">c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">set_rate_fops</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">d</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_out</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * TODO : not currently available in ux500</span>
<span class="cm">	 * d = debugfs_create_x32(&quot;flags&quot;, S_IRUGO, clk_d, (u32 *)&amp;c-&gt;flags);</span>
<span class="cm">	 * if (!d)</span>
<span class="cm">	 *	goto err_out;</span>
<span class="cm">	 */</span>

	<span class="k">return</span> <span class="n">clk_d</span><span class="p">;</span>

<span class="nl">err_out:</span>
	<span class="n">debugfs_remove_recursive</span><span class="p">(</span><span class="n">clk_d</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_debugfs_register_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">pa</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">parent_periph</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">bpa</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">parent_cluster</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bpa</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">pa</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dent</span> <span class="o">=</span> <span class="n">clk_debugfs_register_dir</span><span class="p">(</span><span class="n">c</span><span class="p">,</span>
				<span class="n">pa</span> <span class="o">?</span> <span class="n">pa</span><span class="o">-&gt;</span><span class="n">dent</span> <span class="o">:</span> <span class="n">clk_debugfs_root</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">dent</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bpa</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dent_bus</span> <span class="o">=</span> <span class="n">clk_debugfs_register_dir</span><span class="p">(</span><span class="n">c</span><span class="p">,</span>
				<span class="n">bpa</span><span class="o">-&gt;</span><span class="n">dent_bus</span> <span class="o">?</span> <span class="n">bpa</span><span class="o">-&gt;</span><span class="n">dent_bus</span> <span class="o">:</span> <span class="n">bpa</span><span class="o">-&gt;</span><span class="n">dent</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="o">!</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">dent_bus</span><span class="p">)</span> <span class="o">&amp;&amp;</span>  <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">dent</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">debugfs_remove_recursive</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">dent</span><span class="p">);</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">dent</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_debugfs_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">pa</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">parent_periph</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">bpa</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">parent_cluster</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pa</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="o">!</span><span class="n">pa</span><span class="o">-&gt;</span><span class="n">dent</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">pa</span><span class="o">-&gt;</span><span class="n">dent_bus</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">clk_debugfs_register</span><span class="p">(</span><span class="n">pa</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bpa</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="o">!</span><span class="n">bpa</span><span class="o">-&gt;</span><span class="n">dent</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">bpa</span><span class="o">-&gt;</span><span class="n">dent_bus</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">clk_debugfs_register</span><span class="p">(</span><span class="n">bpa</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="o">!</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">dent</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="o">!</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">dent_bus</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">clk_debugfs_register_one</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">clk_debugfs_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dentry</span> <span class="o">*</span><span class="n">d</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">d</span> <span class="o">=</span> <span class="n">debugfs_create_dir</span><span class="p">(</span><span class="s">&quot;clock&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">d</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">clk_debugfs_root</span> <span class="o">=</span> <span class="n">d</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_list</span><span class="p">,</span> <span class="n">list</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">clk_debugfs_register</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err_out</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">err_out:</span>
	<span class="n">debugfs_remove_recursive</span><span class="p">(</span><span class="n">clk_debugfs_root</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* defined(CONFIG_DEBUG_FS) */</span><span class="cp"></span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clk_smp_twd_rate</span> <span class="o">=</span> <span class="mi">500000000</span><span class="p">;</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_smp_twd_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk_smp_twd_rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_smp_twd</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">clk_smp_twd_get_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span>  <span class="s">&quot;smp_twd&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">clk_smp_twd_lookup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="s">&quot;smp_twd&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_smp_twd</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_CPU_FREQ</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_twd_cpufreq_transition</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">nb</span><span class="p">,</span>
				      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">state</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpufreq_freqs</span> <span class="o">*</span><span class="n">f</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="n">CPUFREQ_PRECHANGE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Save frequency in simple Hz */</span>
		<span class="n">clk_smp_twd_rate</span> <span class="o">=</span> <span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">new</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">NOTIFY_OK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">notifier_block</span> <span class="n">clk_twd_cpufreq_nb</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">notifier_call</span> <span class="o">=</span> <span class="n">clk_twd_cpufreq_transition</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="nf">clk_init_smp_twd_cpufreq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cpufreq_register_notifier</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_twd_cpufreq_nb</span><span class="p">,</span>
				  <span class="n">CPUFREQ_TRANSITION_NOTIFIER</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">clk_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">u8500_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">u8500_clks</span><span class="p">));</span>
	<span class="n">clkdev_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_smp_twd_lookup</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_DEBUG_FS</span>
	<span class="n">clk_debugfs_add_table</span><span class="p">(</span><span class="n">u8500_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">u8500_clks</span><span class="p">));</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
