# VHDL_Timer
![Image alt](https://github.com/terramine21/VHDL_Timer/blob/main/divider.PNG)
