{"top":"global.up_sample_glb",
"namespaces":{
  "global":{
    "modules":{
      "cu_op_hcompute_hw_input_global_wrapper_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_glb_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_glb_stencil_write.0","inner_compute.out_hw_input_global_wrapper_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_glb_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_glb_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_glb_stencil_1"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_glb_stencil_1_write.0","inner_compute.out_hw_input_global_wrapper_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_glb_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_glb_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_glb_stencil_2"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_glb_stencil_2_write.0","inner_compute.out_hw_input_global_wrapper_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_global_wrapper_glb_stencil.0"],
          ["self.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_global_wrapper_stencil_1"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_read.0","inner_compute.in0_hw_input_global_wrapper_glb_stencil.0"],
          ["self.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_write.0","inner_compute.out_hw_input_global_wrapper_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_global_wrapper_stencil_2"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_read.0","inner_compute.in0_hw_input_global_wrapper_glb_stencil.0"],
          ["self.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_write.0","inner_compute.out_hw_input_global_wrapper_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_glb_stencil"
          }
        },
        "connections":[
          ["self.nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_read.0","inner_compute.in0_nearest_neighbor_stencil.0"],
          ["self.hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_write.0","inner_compute.out_hw_output_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_glb_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_glb_stencil_1"
          }
        },
        "connections":[
          ["self.nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_1_read.0","inner_compute.in0_nearest_neighbor_stencil.0"],
          ["self.hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_1_write.0","inner_compute.out_hw_output_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_glb_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_glb_stencil_2"
          }
        },
        "connections":[
          ["self.nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_2_read.0","inner_compute.in0_nearest_neighbor_stencil.0"],
          ["self.hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_2_write.0","inner_compute.out_hw_output_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_glb_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_glb_stencil_3"
          }
        },
        "connections":[
          ["self.nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_3_read.0","inner_compute.in0_nearest_neighbor_stencil.0"],
          ["self.hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_3_write.0","inner_compute.out_hw_output_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_glb_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_glb_stencil_4"
          }
        },
        "connections":[
          ["self.nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_4_read.0","inner_compute.in0_nearest_neighbor_stencil.0"],
          ["self.hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_4_write.0","inner_compute.out_hw_output_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_glb_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_glb_stencil_5"
          }
        },
        "connections":[
          ["self.nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_5_read.0","inner_compute.in0_nearest_neighbor_stencil.0"],
          ["self.hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_5_write.0","inner_compute.out_hw_output_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_global_wrapper_stencil_clkwrk_3_op_hcompute_hw_output_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_read.0","inner_compute.in0_hw_output_glb_stencil.0"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_3_op_hcompute_hw_output_global_wrapper_stencil_write.0","inner_compute.out_hw_output_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_global_wrapper_stencil_1"
          }
        },
        "connections":[
          ["self.hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_1_read.0","inner_compute.in0_hw_output_glb_stencil.0"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_1_write.0","inner_compute.out_hw_output_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_global_wrapper_stencil_2"
          }
        },
        "connections":[
          ["self.hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_2_read.0","inner_compute.in0_hw_output_glb_stencil.0"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_2_write.0","inner_compute.out_hw_output_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_global_wrapper_stencil_3"
          }
        },
        "connections":[
          ["self.hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_3_read.0","inner_compute.in0_hw_output_glb_stencil.0"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_3_write.0","inner_compute.out_hw_output_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_global_wrapper_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_global_wrapper_stencil_4"
          }
        },
        "connections":[
          ["self.hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_4_read.0","inner_compute.in0_hw_output_glb_stencil.0"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_4_write.0","inner_compute.out_hw_output_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_global_wrapper_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_global_wrapper_stencil_5"
          }
        },
        "connections":[
          ["self.hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_5_read.0","inner_compute.in0_hw_output_glb_stencil.0"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_5_write.0","inner_compute.out_hw_output_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_nearest_neighbor_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_nearest_neighbor_stencil"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_read.0","inner_compute.in0_hw_input_global_wrapper_global_wrapper_stencil.0"],
          ["self.nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_write.0","inner_compute.out_nearest_neighbor_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_nearest_neighbor_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_nearest_neighbor_stencil_1"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_1_read.0","inner_compute.in0_hw_input_global_wrapper_global_wrapper_stencil.0"],
          ["self.nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_1_write.0","inner_compute.out_nearest_neighbor_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_nearest_neighbor_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_nearest_neighbor_stencil_2"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_2_read.0","inner_compute.in0_hw_input_global_wrapper_global_wrapper_stencil.0"],
          ["self.nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_2_write.0","inner_compute.out_nearest_neighbor_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_nearest_neighbor_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_nearest_neighbor_stencil_3"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_3_read.0","inner_compute.in0_hw_input_global_wrapper_global_wrapper_stencil.0"],
          ["self.nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_3_write.0","inner_compute.out_nearest_neighbor_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_nearest_neighbor_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_nearest_neighbor_stencil_4"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_4_read.0","inner_compute.in0_hw_input_global_wrapper_global_wrapper_stencil.0"],
          ["self.nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_4_write.0","inner_compute.out_nearest_neighbor_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_nearest_neighbor_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_nearest_neighbor_stencil_5"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_5_read.0","inner_compute.in0_hw_input_global_wrapper_global_wrapper_stencil.0"],
          ["self.nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_5_write.0","inner_compute.out_nearest_neighbor_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_input_global_wrapper_glb_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_glb_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_glb_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_glb_stencil_1":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_glb_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_glb_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_glb_stencil_2":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_glb_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_glb_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_global_wrapper_stencil","self.in0_hw_input_global_wrapper_glb_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_global_wrapper_stencil","self.in0_hw_input_global_wrapper_glb_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_global_wrapper_stencil","self.in0_hw_input_global_wrapper_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_glb_stencil":{
        "type":["Record",[
          ["out_hw_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_nearest_neighbor_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_glb_stencil","self.in0_nearest_neighbor_stencil.0"]
        ]
      },
      "hcompute_hw_output_glb_stencil_1":{
        "type":["Record",[
          ["out_hw_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_nearest_neighbor_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_glb_stencil","self.in0_nearest_neighbor_stencil.0"]
        ]
      },
      "hcompute_hw_output_glb_stencil_2":{
        "type":["Record",[
          ["out_hw_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_nearest_neighbor_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_glb_stencil","self.in0_nearest_neighbor_stencil.0"]
        ]
      },
      "hcompute_hw_output_glb_stencil_3":{
        "type":["Record",[
          ["out_hw_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_nearest_neighbor_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_glb_stencil","self.in0_nearest_neighbor_stencil.0"]
        ]
      },
      "hcompute_hw_output_glb_stencil_4":{
        "type":["Record",[
          ["out_hw_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_nearest_neighbor_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_glb_stencil","self.in0_nearest_neighbor_stencil.0"]
        ]
      },
      "hcompute_hw_output_glb_stencil_5":{
        "type":["Record",[
          ["out_hw_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_nearest_neighbor_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_glb_stencil","self.in0_nearest_neighbor_stencil.0"]
        ]
      },
      "hcompute_hw_output_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_output_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_global_wrapper_stencil","self.in0_hw_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_output_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_global_wrapper_stencil","self.in0_hw_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_output_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_global_wrapper_stencil","self.in0_hw_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_global_wrapper_stencil_3":{
        "type":["Record",[
          ["out_hw_output_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_global_wrapper_stencil","self.in0_hw_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_global_wrapper_stencil_4":{
        "type":["Record",[
          ["out_hw_output_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_global_wrapper_stencil","self.in0_hw_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_global_wrapper_stencil_5":{
        "type":["Record",[
          ["out_hw_output_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_global_wrapper_stencil","self.in0_hw_output_glb_stencil.0"]
        ]
      },
      "hcompute_nearest_neighbor_stencil":{
        "type":["Record",[
          ["out_nearest_neighbor_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_nearest_neighbor_stencil","self.in0_hw_input_global_wrapper_global_wrapper_stencil.0"]
        ]
      },
      "hcompute_nearest_neighbor_stencil_1":{
        "type":["Record",[
          ["out_nearest_neighbor_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_nearest_neighbor_stencil","self.in0_hw_input_global_wrapper_global_wrapper_stencil.0"]
        ]
      },
      "hcompute_nearest_neighbor_stencil_2":{
        "type":["Record",[
          ["out_nearest_neighbor_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_nearest_neighbor_stencil","self.in0_hw_input_global_wrapper_global_wrapper_stencil.0"]
        ]
      },
      "hcompute_nearest_neighbor_stencil_3":{
        "type":["Record",[
          ["out_nearest_neighbor_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_nearest_neighbor_stencil","self.in0_hw_input_global_wrapper_global_wrapper_stencil.0"]
        ]
      },
      "hcompute_nearest_neighbor_stencil_4":{
        "type":["Record",[
          ["out_nearest_neighbor_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_nearest_neighbor_stencil","self.in0_hw_input_global_wrapper_global_wrapper_stencil.0"]
        ]
      },
      "hcompute_nearest_neighbor_stencil_5":{
        "type":["Record",[
          ["out_nearest_neighbor_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_nearest_neighbor_stencil","self.in0_hw_input_global_wrapper_global_wrapper_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_read.0","self.op_hcompute_hw_input_global_wrapper_glb_stencil_1_write.0"],
          ["self.op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_read.0","self.op_hcompute_hw_input_global_wrapper_glb_stencil_2_write.0"],
          ["self.op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_read.0","self.op_hcompute_hw_input_global_wrapper_glb_stencil_write.0"]
        ]
      },
      "hw_input_global_wrapper_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_nearest_neighbor_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_nearest_neighbor_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_nearest_neighbor_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_nearest_neighbor_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_nearest_neighbor_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_nearest_neighbor_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_nearest_neighbor_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_nearest_neighbor_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_nearest_neighbor_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_nearest_neighbor_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_nearest_neighbor_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_nearest_neighbor_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,128],"dimensionality":2,"extent":[16,128],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,128],"dimensionality":2,"extent":[64,128],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[4,64,128],"dimensionality":3,"extent":[16,2,128],"read_data_starting_addr":[0],"read_data_stride":[1,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[5],"cycle_stride":[4,64,128],"dimensionality":3,"extent":[16,2,128],"read_data_starting_addr":[0],"read_data_stride":[1,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8],"cycle_stride":[1,64,128],"dimensionality":3,"extent":[64,2,128],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]},"tb2out_1":{"cycle_starting_addr":[8],"cycle_stride":[1,64,128],"dimensionality":3,"extent":[64,2,128],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"lake","verilog_name":"lake__U0"}
          },
          "ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,128],"dimensionality":2,"extent":[16,128],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,128],"dimensionality":2,"extent":[64,128],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[4,64,128],"dimensionality":3,"extent":[16,2,128],"read_data_starting_addr":[0],"read_data_stride":[1,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[5],"cycle_stride":[4,64,128],"dimensionality":3,"extent":[16,2,128],"read_data_starting_addr":[0],"read_data_stride":[1,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8],"cycle_stride":[1,64,128],"dimensionality":3,"extent":[64,2,128],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]},"tb2out_1":{"cycle_starting_addr":[8],"cycle_stride":[1,64,128],"dimensionality":3,"extent":[64,2,128],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"lake","verilog_name":"lake__U2"}
          },
          "ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,128],"dimensionality":2,"extent":[16,128],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,128],"dimensionality":2,"extent":[64,128],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[4,64,128],"dimensionality":3,"extent":[16,2,128],"read_data_starting_addr":[0],"read_data_stride":[1,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[5],"cycle_stride":[4,64,128],"dimensionality":3,"extent":[16,2,128],"read_data_starting_addr":[0],"read_data_stride":[1,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8],"cycle_stride":[1,64,128],"dimensionality":3,"extent":[64,2,128],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]},"tb2out_1":{"cycle_starting_addr":[8],"cycle_stride":[1,64,128],"dimensionality":3,"extent":[64,2,128],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"lake","verilog_name":"lake__U4"}
          },
          "ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_0.chain_chain_en","chain_en_const_U1.out"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_1.chain_chain_en","chain_en_const_U3.out"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2.chain_chain_en","chain_en_const_U5.out"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_write.0"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_write.0"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_nearest_neighbor_stencil_1_read.0"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_nearest_neighbor_stencil_2_read.0"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_nearest_neighbor_stencil_3_read.0"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_1.data_out_1","self.op_hcompute_nearest_neighbor_stencil_4_read.0"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2.data_out_1","self.op_hcompute_nearest_neighbor_stencil_5_read.0"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_0.data_out_1","self.op_hcompute_nearest_neighbor_stencil_read.0"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2.rst_n"]
        ]
      },
      "hw_output_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_glb_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_glb_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_glb_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_glb_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_glb_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_glb_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_glb_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_glb_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_glb_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_glb_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_glb_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_global_wrapper_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_global_wrapper_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_global_wrapper_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_global_wrapper_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_global_wrapper_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_global_wrapper_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_global_wrapper_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_global_wrapper_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_global_wrapper_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_global_wrapper_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_global_wrapper_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_global_wrapper_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_hw_output_global_wrapper_stencil_1_read.0","self.op_hcompute_hw_output_glb_stencil_1_write.0"],
          ["self.op_hcompute_hw_output_global_wrapper_stencil_2_read.0","self.op_hcompute_hw_output_glb_stencil_2_write.0"],
          ["self.op_hcompute_hw_output_global_wrapper_stencil_3_read.0","self.op_hcompute_hw_output_glb_stencil_3_write.0"],
          ["self.op_hcompute_hw_output_global_wrapper_stencil_4_read.0","self.op_hcompute_hw_output_glb_stencil_4_write.0"],
          ["self.op_hcompute_hw_output_global_wrapper_stencil_5_read.0","self.op_hcompute_hw_output_glb_stencil_5_write.0"],
          ["self.op_hcompute_hw_output_global_wrapper_stencil_read.0","self.op_hcompute_hw_output_glb_stencil_write.0"]
        ]
      },
      "nearest_neighbor_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_glb_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_glb_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_glb_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_glb_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_glb_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_glb_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_glb_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_glb_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_glb_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_glb_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_glb_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_glb_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_nearest_neighbor_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_nearest_neighbor_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_nearest_neighbor_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_nearest_neighbor_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_nearest_neighbor_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_nearest_neighbor_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_nearest_neighbor_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_nearest_neighbor_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_nearest_neighbor_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_nearest_neighbor_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_nearest_neighbor_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_nearest_neighbor_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_nearest_neighbor_stencil_1_write.0","self.op_hcompute_hw_output_glb_stencil_1_read.0"],
          ["self.op_hcompute_nearest_neighbor_stencil_2_write.0","self.op_hcompute_hw_output_glb_stencil_2_read.0"],
          ["self.op_hcompute_nearest_neighbor_stencil_3_write.0","self.op_hcompute_hw_output_glb_stencil_3_read.0"],
          ["self.op_hcompute_nearest_neighbor_stencil_4_write.0","self.op_hcompute_hw_output_glb_stencil_4_read.0"],
          ["self.op_hcompute_nearest_neighbor_stencil_5_write.0","self.op_hcompute_hw_output_glb_stencil_5_read.0"],
          ["self.op_hcompute_nearest_neighbor_stencil_write.0","self.op_hcompute_hw_output_glb_stencil_read.0"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_glb_stencil_1_exe_start_pt__U37":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_start_pt__U36":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_glb_stencil_1_write_start_pt__U38":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_glb_stencil_2_exe_start_pt__U32":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_start_pt__U31":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_glb_stencil_2_write_start_pt__U33":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_glb_stencil_exe_start_pt__U42":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_glb_stencil_read_start_pt__U41":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_glb_stencil_write_start_pt__U43":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_1_exe_start_pt__U24":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_1_read_start_pt__U23":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_1_write_start_pt__U25":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_2_exe_start_pt__U20":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_2_read_start_pt__U19":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_2_write_start_pt__U21":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_3_exe_start_pt__U16":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_3_read_start_pt__U15":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_3_write_start_pt__U17":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_4_exe_start_pt__U12":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_4_read_start_pt__U11":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_4_write_start_pt__U13":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_5_exe_start_pt__U8":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_5_read_start_pt__U7":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_5_write_start_pt__U9":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_exe_start_pt__U28":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_read_start_pt__U27":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_global_wrapper_stencil_write_start_pt__U29":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "up_sample_glb":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_en","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_en","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_en","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_global_wrapper_stencil_clkwrk_3_op_hcompute_hw_output_global_wrapper_stencil_write_valid","Bit"],
          ["hw_output_global_wrapper_stencil_clkwrk_3_op_hcompute_hw_output_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_1_write_valid","Bit"],
          ["hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_2_write_valid","Bit"],
          ["hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_3_write_valid","Bit"],
          ["hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_4_write_valid","Bit"],
          ["hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_4_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_5_write_valid","Bit"],
          ["hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U34":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U39":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U44":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_glb_stencil":{
            "modref":"global.hw_input_global_wrapper_glb_stencil_ub"
          },
          "hw_input_global_wrapper_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_global_wrapper_stencil_ub"
          },
          "hw_output_glb_stencil":{
            "modref":"global.hw_output_glb_stencil_ub"
          },
          "nearest_neighbor_stencil":{
            "modref":"global.nearest_neighbor_stencil_ub"
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_glb_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_glb_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_glb_stencil_1_exe_start_pt__U37"
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U35"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,128],"dimensionality":2,"extent":[64,128]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U35"}
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_start_pt__U36"
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_glb_stencil_1_write_start_pt__U38"
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_glb_stencil_2"
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_glb_stencil_2_exe_start_pt__U32"
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U30"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,128],"dimensionality":2,"extent":[64,128]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U30"}
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_start_pt__U31"
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_glb_stencil_2_write_start_pt__U33"
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_glb_stencil_exe_start_pt__U42"
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U40"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,128],"dimensionality":2,"extent":[64,128]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U40"}
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_glb_stencil_read_start_pt__U41"
          },
          "op_hcompute_hw_input_global_wrapper_glb_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_glb_stencil_write_start_pt__U43"
          },
          "op_hcompute_hw_input_global_wrapper_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_output_glb_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_glb_stencil"
          },
          "op_hcompute_hw_output_glb_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_glb_stencil_1"
          },
          "op_hcompute_hw_output_glb_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_glb_stencil_2"
          },
          "op_hcompute_hw_output_glb_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_output_glb_stencil_3"
          },
          "op_hcompute_hw_output_glb_stencil_4":{
            "modref":"global.cu_op_hcompute_hw_output_glb_stencil_4"
          },
          "op_hcompute_hw_output_glb_stencil_5":{
            "modref":"global.cu_op_hcompute_hw_output_glb_stencil_5"
          },
          "op_hcompute_hw_output_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_global_wrapper_stencil"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_1_exe_start_pt__U24"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U22"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[8],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,256]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U22"}
          },
          "op_hcompute_hw_output_global_wrapper_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_1_read_start_pt__U23"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_1_write_start_pt__U25"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_2_exe_start_pt__U20"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U18"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[8],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,256]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U18"}
          },
          "op_hcompute_hw_output_global_wrapper_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_2_read_start_pt__U19"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_2_write_start_pt__U21"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_output_global_wrapper_stencil_3"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_3_exe_start_pt__U16"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_3_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U14"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[8],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,256]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U14"}
          },
          "op_hcompute_hw_output_global_wrapper_stencil_3_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_global_wrapper_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_3_read_start_pt__U15"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_3_write_start_pt__U17"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_4":{
            "modref":"global.cu_op_hcompute_hw_output_global_wrapper_stencil_4"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_4_exe_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_4_exe_start_pt__U12"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_4_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[8],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,256]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U10"}
          },
          "op_hcompute_hw_output_global_wrapper_stencil_4_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_global_wrapper_stencil_4_read_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_4_read_start_pt__U11"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_4_write_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_4_write_start_pt__U13"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_5":{
            "modref":"global.cu_op_hcompute_hw_output_global_wrapper_stencil_5"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_5_exe_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_5_exe_start_pt__U8"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_5_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[8],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,256]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U6"}
          },
          "op_hcompute_hw_output_global_wrapper_stencil_5_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_global_wrapper_stencil_5_read_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_5_read_start_pt__U7"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_5_write_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_5_write_start_pt__U9"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_exe_start_pt__U28"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U26"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[8],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,256]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U26"}
          },
          "op_hcompute_hw_output_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_read_start_pt__U27"
          },
          "op_hcompute_hw_output_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_global_wrapper_stencil_write_start_pt__U29"
          },
          "op_hcompute_nearest_neighbor_stencil":{
            "modref":"global.cu_op_hcompute_nearest_neighbor_stencil"
          },
          "op_hcompute_nearest_neighbor_stencil_1":{
            "modref":"global.cu_op_hcompute_nearest_neighbor_stencil_1"
          },
          "op_hcompute_nearest_neighbor_stencil_2":{
            "modref":"global.cu_op_hcompute_nearest_neighbor_stencil_2"
          },
          "op_hcompute_nearest_neighbor_stencil_3":{
            "modref":"global.cu_op_hcompute_nearest_neighbor_stencil_3"
          },
          "op_hcompute_nearest_neighbor_stencil_4":{
            "modref":"global.cu_op_hcompute_nearest_neighbor_stencil_4"
          },
          "op_hcompute_nearest_neighbor_stencil_5":{
            "modref":"global.cu_op_hcompute_nearest_neighbor_stencil_5"
          }
        },
        "connections":[
          ["self.clk","_U34.clk"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read.0","_U34.in"],
          ["self.clk","_U39.clk"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read.0","_U39.in"],
          ["self.clk","_U44.clk"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read.0","_U44.in"],
          ["self.clk","hw_input_global_wrapper_glb_stencil.clk"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_1.hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_glb_stencil_1_write","hw_input_global_wrapper_glb_stencil.op_hcompute_hw_input_global_wrapper_glb_stencil_1_write"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_2.hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_glb_stencil_2_write","hw_input_global_wrapper_glb_stencil.op_hcompute_hw_input_global_wrapper_glb_stencil_2_write"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil.hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_glb_stencil_write","hw_input_global_wrapper_glb_stencil.op_hcompute_hw_input_global_wrapper_glb_stencil_write"],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1.hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_read","hw_input_global_wrapper_glb_stencil.op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_read"],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2.hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_read","hw_input_global_wrapper_glb_stencil.op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_read"],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil.hw_input_global_wrapper_glb_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_read","hw_input_global_wrapper_glb_stencil.op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_read"],
          ["self.reset","hw_input_global_wrapper_glb_stencil.reset"],
          ["self.clk","hw_input_global_wrapper_global_wrapper_stencil.clk"],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_write","hw_input_global_wrapper_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_write","hw_input_global_wrapper_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_input_global_wrapper_global_wrapper_stencil.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_write","hw_input_global_wrapper_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_write"],
          ["op_hcompute_nearest_neighbor_stencil_1.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_1_read","hw_input_global_wrapper_global_wrapper_stencil.op_hcompute_nearest_neighbor_stencil_1_read"],
          ["op_hcompute_nearest_neighbor_stencil_2.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_2_read","hw_input_global_wrapper_global_wrapper_stencil.op_hcompute_nearest_neighbor_stencil_2_read"],
          ["op_hcompute_nearest_neighbor_stencil_3.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_3_read","hw_input_global_wrapper_global_wrapper_stencil.op_hcompute_nearest_neighbor_stencil_3_read"],
          ["op_hcompute_nearest_neighbor_stencil_4.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_4_read","hw_input_global_wrapper_global_wrapper_stencil.op_hcompute_nearest_neighbor_stencil_4_read"],
          ["op_hcompute_nearest_neighbor_stencil_5.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_5_read","hw_input_global_wrapper_global_wrapper_stencil.op_hcompute_nearest_neighbor_stencil_5_read"],
          ["op_hcompute_nearest_neighbor_stencil.hw_input_global_wrapper_global_wrapper_stencil_op_hcompute_nearest_neighbor_stencil_read","hw_input_global_wrapper_global_wrapper_stencil.op_hcompute_nearest_neighbor_stencil_read"],
          ["self.reset","hw_input_global_wrapper_global_wrapper_stencil.reset"],
          ["self.clk","hw_output_glb_stencil.clk"],
          ["op_hcompute_hw_output_glb_stencil_1.hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_1_write","hw_output_glb_stencil.op_hcompute_hw_output_glb_stencil_1_write"],
          ["op_hcompute_hw_output_glb_stencil_2.hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_2_write","hw_output_glb_stencil.op_hcompute_hw_output_glb_stencil_2_write"],
          ["op_hcompute_hw_output_glb_stencil_3.hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_3_write","hw_output_glb_stencil.op_hcompute_hw_output_glb_stencil_3_write"],
          ["op_hcompute_hw_output_glb_stencil_4.hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_4_write","hw_output_glb_stencil.op_hcompute_hw_output_glb_stencil_4_write"],
          ["op_hcompute_hw_output_glb_stencil_5.hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_5_write","hw_output_glb_stencil.op_hcompute_hw_output_glb_stencil_5_write"],
          ["op_hcompute_hw_output_glb_stencil.hw_output_glb_stencil_op_hcompute_hw_output_glb_stencil_write","hw_output_glb_stencil.op_hcompute_hw_output_glb_stencil_write"],
          ["op_hcompute_hw_output_global_wrapper_stencil_1.hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_1_read","hw_output_glb_stencil.op_hcompute_hw_output_global_wrapper_stencil_1_read"],
          ["op_hcompute_hw_output_global_wrapper_stencil_2.hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_2_read","hw_output_glb_stencil.op_hcompute_hw_output_global_wrapper_stencil_2_read"],
          ["op_hcompute_hw_output_global_wrapper_stencil_3.hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_3_read","hw_output_glb_stencil.op_hcompute_hw_output_global_wrapper_stencil_3_read"],
          ["op_hcompute_hw_output_global_wrapper_stencil_4.hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_4_read","hw_output_glb_stencil.op_hcompute_hw_output_global_wrapper_stencil_4_read"],
          ["op_hcompute_hw_output_global_wrapper_stencil_5.hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_5_read","hw_output_glb_stencil.op_hcompute_hw_output_global_wrapper_stencil_5_read"],
          ["op_hcompute_hw_output_global_wrapper_stencil.hw_output_glb_stencil_op_hcompute_hw_output_global_wrapper_stencil_read","hw_output_glb_stencil.op_hcompute_hw_output_global_wrapper_stencil_read"],
          ["self.reset","hw_output_glb_stencil.reset"],
          ["self.clk","nearest_neighbor_stencil.clk"],
          ["op_hcompute_hw_output_glb_stencil_1.nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_1_read","nearest_neighbor_stencil.op_hcompute_hw_output_glb_stencil_1_read"],
          ["op_hcompute_hw_output_glb_stencil_2.nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_2_read","nearest_neighbor_stencil.op_hcompute_hw_output_glb_stencil_2_read"],
          ["op_hcompute_hw_output_glb_stencil_3.nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_3_read","nearest_neighbor_stencil.op_hcompute_hw_output_glb_stencil_3_read"],
          ["op_hcompute_hw_output_glb_stencil_4.nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_4_read","nearest_neighbor_stencil.op_hcompute_hw_output_glb_stencil_4_read"],
          ["op_hcompute_hw_output_glb_stencil_5.nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_5_read","nearest_neighbor_stencil.op_hcompute_hw_output_glb_stencil_5_read"],
          ["op_hcompute_hw_output_glb_stencil.nearest_neighbor_stencil_op_hcompute_hw_output_glb_stencil_read","nearest_neighbor_stencil.op_hcompute_hw_output_glb_stencil_read"],
          ["op_hcompute_nearest_neighbor_stencil_1.nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_1_write","nearest_neighbor_stencil.op_hcompute_nearest_neighbor_stencil_1_write"],
          ["op_hcompute_nearest_neighbor_stencil_2.nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_2_write","nearest_neighbor_stencil.op_hcompute_nearest_neighbor_stencil_2_write"],
          ["op_hcompute_nearest_neighbor_stencil_3.nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_3_write","nearest_neighbor_stencil.op_hcompute_nearest_neighbor_stencil_3_write"],
          ["op_hcompute_nearest_neighbor_stencil_4.nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_4_write","nearest_neighbor_stencil.op_hcompute_nearest_neighbor_stencil_4_write"],
          ["op_hcompute_nearest_neighbor_stencil_5.nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_5_write","nearest_neighbor_stencil.op_hcompute_nearest_neighbor_stencil_5_write"],
          ["op_hcompute_nearest_neighbor_stencil.nearest_neighbor_stencil_op_hcompute_nearest_neighbor_stencil_write","nearest_neighbor_stencil.op_hcompute_nearest_neighbor_stencil_write"],
          ["self.reset","nearest_neighbor_stencil.reset"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_glb_stencil.clk"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read","op_hcompute_hw_input_global_wrapper_glb_stencil.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_glb_stencil_1.clk"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read","op_hcompute_hw_input_global_wrapper_glb_stencil_1.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_1_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_glb_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_glb_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_glb_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_glb_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_glb_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_start.in","op_hcompute_hw_input_global_wrapper_glb_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_1_write_start.in","op_hcompute_hw_input_global_wrapper_glb_stencil_1_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_en","op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_glb_stencil_2.clk"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read","op_hcompute_hw_input_global_wrapper_glb_stencil_2.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_2_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_glb_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_glb_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_glb_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_glb_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_glb_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_start.in","op_hcompute_hw_input_global_wrapper_glb_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_2_write_start.in","op_hcompute_hw_input_global_wrapper_glb_stencil_2_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_en","op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_start.out"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_glb_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_glb_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_glb_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_glb_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_en","op_hcompute_hw_input_global_wrapper_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_global_wrapper_stencil.clk"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1.clk"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2.clk"],
          ["self.clk","op_hcompute_hw_output_glb_stencil.clk"],
          ["self.clk","op_hcompute_hw_output_glb_stencil_1.clk"],
          ["self.clk","op_hcompute_hw_output_glb_stencil_2.clk"],
          ["self.clk","op_hcompute_hw_output_glb_stencil_3.clk"],
          ["self.clk","op_hcompute_hw_output_glb_stencil_4.clk"],
          ["self.clk","op_hcompute_hw_output_glb_stencil_5.clk"],
          ["self.clk","op_hcompute_hw_output_global_wrapper_stencil.clk"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_3_op_hcompute_hw_output_global_wrapper_stencil_write","op_hcompute_hw_output_global_wrapper_stencil.hw_output_global_wrapper_stencil_clkwrk_3_op_hcompute_hw_output_global_wrapper_stencil_write"],
          ["self.clk","op_hcompute_hw_output_global_wrapper_stencil_1.clk"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_1_write","op_hcompute_hw_output_global_wrapper_stencil_1.hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_output_global_wrapper_stencil_1_port_controller.stencil_valid","op_hcompute_hw_output_global_wrapper_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_global_wrapper_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_output_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_global_wrapper_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_global_wrapper_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_output_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_global_wrapper_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_output_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_output_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_output_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_1_write_valid","op_hcompute_hw_output_global_wrapper_stencil_1_write_start.out"],
          ["self.clk","op_hcompute_hw_output_global_wrapper_stencil_2.clk"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_2_write","op_hcompute_hw_output_global_wrapper_stencil_2.hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_output_global_wrapper_stencil_2_port_controller.stencil_valid","op_hcompute_hw_output_global_wrapper_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_global_wrapper_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_output_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_global_wrapper_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_global_wrapper_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_output_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_global_wrapper_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_output_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_output_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_output_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_2_write_valid","op_hcompute_hw_output_global_wrapper_stencil_2_write_start.out"],
          ["self.clk","op_hcompute_hw_output_global_wrapper_stencil_3.clk"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_3_write","op_hcompute_hw_output_global_wrapper_stencil_3.hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_3_write"],
          ["op_hcompute_hw_output_global_wrapper_stencil_3_port_controller.stencil_valid","op_hcompute_hw_output_global_wrapper_stencil_3_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_global_wrapper_stencil_3_port_controller.clk"],
          ["op_hcompute_hw_output_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_output_global_wrapper_stencil_3_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_global_wrapper_stencil_3_port_controller.flush"],
          ["op_hcompute_hw_output_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_output_global_wrapper_stencil_3_port_controller.rst_n"],
          ["op_hcompute_hw_output_global_wrapper_stencil_3_read_start.in","op_hcompute_hw_output_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_global_wrapper_stencil_3_write_start.in","op_hcompute_hw_output_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_3_write_valid","op_hcompute_hw_output_global_wrapper_stencil_3_write_start.out"],
          ["self.clk","op_hcompute_hw_output_global_wrapper_stencil_4.clk"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_4_write","op_hcompute_hw_output_global_wrapper_stencil_4.hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_4_write"],
          ["op_hcompute_hw_output_global_wrapper_stencil_4_port_controller.stencil_valid","op_hcompute_hw_output_global_wrapper_stencil_4_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_global_wrapper_stencil_4_port_controller.clk"],
          ["op_hcompute_hw_output_global_wrapper_stencil_4_port_controller_clk_en_const.out","op_hcompute_hw_output_global_wrapper_stencil_4_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_global_wrapper_stencil_4_port_controller.flush"],
          ["op_hcompute_hw_output_global_wrapper_stencil_4_port_controller_clk_en_const.out","op_hcompute_hw_output_global_wrapper_stencil_4_port_controller.rst_n"],
          ["op_hcompute_hw_output_global_wrapper_stencil_4_read_start.in","op_hcompute_hw_output_global_wrapper_stencil_4_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_global_wrapper_stencil_4_write_start.in","op_hcompute_hw_output_global_wrapper_stencil_4_port_controller.stencil_valid"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_4_write_valid","op_hcompute_hw_output_global_wrapper_stencil_4_write_start.out"],
          ["self.clk","op_hcompute_hw_output_global_wrapper_stencil_5.clk"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_5_write","op_hcompute_hw_output_global_wrapper_stencil_5.hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_5_write"],
          ["op_hcompute_hw_output_global_wrapper_stencil_5_port_controller.stencil_valid","op_hcompute_hw_output_global_wrapper_stencil_5_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_global_wrapper_stencil_5_port_controller.clk"],
          ["op_hcompute_hw_output_global_wrapper_stencil_5_port_controller_clk_en_const.out","op_hcompute_hw_output_global_wrapper_stencil_5_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_global_wrapper_stencil_5_port_controller.flush"],
          ["op_hcompute_hw_output_global_wrapper_stencil_5_port_controller_clk_en_const.out","op_hcompute_hw_output_global_wrapper_stencil_5_port_controller.rst_n"],
          ["op_hcompute_hw_output_global_wrapper_stencil_5_read_start.in","op_hcompute_hw_output_global_wrapper_stencil_5_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_global_wrapper_stencil_5_write_start.in","op_hcompute_hw_output_global_wrapper_stencil_5_port_controller.stencil_valid"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_5_write_valid","op_hcompute_hw_output_global_wrapper_stencil_5_write_start.out"],
          ["op_hcompute_hw_output_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_output_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_global_wrapper_stencil_read_start.in","op_hcompute_hw_output_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_global_wrapper_stencil_write_start.in","op_hcompute_hw_output_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_output_global_wrapper_stencil_clkwrk_3_op_hcompute_hw_output_global_wrapper_stencil_write_valid","op_hcompute_hw_output_global_wrapper_stencil_write_start.out"],
          ["self.clk","op_hcompute_nearest_neighbor_stencil.clk"],
          ["self.clk","op_hcompute_nearest_neighbor_stencil_1.clk"],
          ["self.clk","op_hcompute_nearest_neighbor_stencil_2.clk"],
          ["self.clk","op_hcompute_nearest_neighbor_stencil_3.clk"],
          ["self.clk","op_hcompute_nearest_neighbor_stencil_4.clk"],
          ["self.clk","op_hcompute_nearest_neighbor_stencil_5.clk"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
