

================================================================
== Vitis HLS Report for 'LSTM_Top_Pipeline_VITIS_LOOP_13_1'
================================================================
* Date:           Thu May 22 16:58:29 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.562 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      802|      802|  8.020 us|  8.020 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |      800|      800|        18|          1|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %in_r, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln13 = store i10 0, i10 %i" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 23 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc.i" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 24 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_11 = load i10 %i" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 25 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln13 = icmp_eq  i10 %i_11, i10 784" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln13 = add i10 %i_11, i10 1" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 27 'add' 'add_ln13' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc.i.split, void %for.end.i.exitStub" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 28 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln13 = store i10 %add_ln13, i10 %i" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 29 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.56>
ST_2 : Operation 30 [1/1] (0.48ns)   --->   "%in_r_read = read i96 @_ssdm_op_Read.axis.volatile.i96P128A, i96 %in_r" [lstm_hls/rnn_top.cpp:16->lstm_hls/rnn_top.cpp:43]   --->   Operation 30 'read' 'in_r_read' <Predicate = true> <Delay = 0.48> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.10> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%in_val_data = trunc i96 %in_r_read" [lstm_hls/rnn_top.cpp:16->lstm_hls/rnn_top.cpp:43]   --->   Operation 31 'trunc' 'in_val_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret = bitcast i32 %in_val_data" [lstm_hls/utils.h:25->lstm_hls/rnn_top.cpp:17->lstm_hls/rnn_top.cpp:43]   --->   Operation 32 'bitcast' 'ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [16/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 33 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 34 [15/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 34 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 35 [14/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 35 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 36 [13/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 36 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 37 [12/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 37 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 38 [11/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 38 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 39 [10/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 39 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 40 [9/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 40 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 41 [8/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 41 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 42 [7/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 42 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 43 [6/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 43 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 44 [5/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 44 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 45 [4/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 45 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 46 [3/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 46 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 47 [2/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 47 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 48 [1/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 48 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 56 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 1.58>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i10 %i_11" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 49 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [lstm_hls/rnn_top.cpp:15->lstm_hls/rnn_top.cpp:43]   --->   Operation 50 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 52 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 53 [1/1] (0.00ns)   --->   "%img_dat_addr = getelementptr i32 %img_dat, i64 0, i64 %zext_ln13" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 53 'getelementptr' 'img_dat_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 54 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln18 = store i32 %div_i, i10 %img_dat_addr" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 54 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_18 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc.i" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 55 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.907ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43) of constant 0 on local variable 'i', lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43 [5]  (1.588 ns)
	'load' operation 10 bit ('i', lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43) on local variable 'i', lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43 [8]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln13', lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43) [9]  (1.731 ns)
	'store' operation 0 bit ('store_ln13', lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43) of variable 'add_ln13', lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43 on local variable 'i', lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43 [23]  (1.588 ns)

 <State 2>: 6.562ns
The critical path consists of the following:
	axis read operation ('in_r_read', lstm_hls/rnn_top.cpp:16->lstm_hls/rnn_top.cpp:43) on port 'in_r' (lstm_hls/rnn_top.cpp:16->lstm_hls/rnn_top.cpp:43) [17]  (0.487 ns)
	'fdiv' operation 32 bit ('div_i', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) [20]  (6.075 ns)

 <State 3>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) [20]  (6.075 ns)

 <State 4>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) [20]  (6.075 ns)

 <State 5>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) [20]  (6.075 ns)

 <State 6>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) [20]  (6.075 ns)

 <State 7>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) [20]  (6.075 ns)

 <State 8>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) [20]  (6.075 ns)

 <State 9>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) [20]  (6.075 ns)

 <State 10>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) [20]  (6.075 ns)

 <State 11>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) [20]  (6.075 ns)

 <State 12>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) [20]  (6.075 ns)

 <State 13>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) [20]  (6.075 ns)

 <State 14>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) [20]  (6.075 ns)

 <State 15>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) [20]  (6.075 ns)

 <State 16>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) [20]  (6.075 ns)

 <State 17>: 6.075ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) [20]  (6.075 ns)

 <State 18>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('img_dat_addr', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) [21]  (0.000 ns)
	'store' operation 0 bit ('store_ln18', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43) of variable 'div_i', lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43 on array 'img_dat' [22]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
