<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAM3S Software Package: Pulse Width Modulation Controller</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">SAM3S Software Package 2.1</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>Pulse Width Modulation Controller<br/>
<small>
[<a class="el" href="group___s_a_m3_s__api.html">Peripheral Software API</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p><div class="dynheader">
Collaboration diagram for Pulse Width Modulation Controller:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_a_m3_s___p_w_m.gif" border="0" alt="" usemap="#group______s__a__m3__s______p__w__m"/>
<map name="group______s__a__m3__s______p__w__m" id="group______s__a__m3__s______p__w__m">
<area shape="rect" id="node2" href="group___s_a_m3_s__api.html" title="Peripheral Software API" alt="" coords="351,8,508,37"/></map>
</td></tr></table></center>
</div>
</p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html">PwmCh_num</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> hardware registers.  <a href="struct_pwm_ch__num.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_cmp.html">PwmCmp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_pwm_cmp.html" title="PwmCmp hardware registers.">PwmCmp</a> hardware registers.  <a href="struct_pwm_cmp.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html">Pwm</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> hardware registers.  <a href="struct_pwm.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd838365b1e8ff1cd90d647ab9f91bc8"></a><!-- doxytag: member="SAM3S_PWM::PWM_CLK_DIVA_Pos" ref="gafd838365b1e8ff1cd90d647ab9f91bc8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CLK_DIVA_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga89c8665c750fe9e496bb150cfac30cd6"></a><!-- doxytag: member="SAM3S_PWM::PWM_CLK_DIVA_Msk" ref="ga89c8665c750fe9e496bb150cfac30cd6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga89c8665c750fe9e496bb150cfac30cd6">PWM_CLK_DIVA_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; PWM_CLK_DIVA_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CLK) CLKA, CLKB Divide Factor <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16461ed8470a94e042b6b0c7b1eac316"></a><!-- doxytag: member="SAM3S_PWM::PWM_CLK_DIVA" ref="ga16461ed8470a94e042b6b0c7b1eac316" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CLK_DIVA</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CLK_DIVA_Msk &amp; ((value) &lt;&lt; PWM_CLK_DIVA_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c7994ea88a42a5f7e712d13777a421c"></a><!-- doxytag: member="SAM3S_PWM::PWM_CLK_PREA_Pos" ref="ga1c7994ea88a42a5f7e712d13777a421c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CLK_PREA_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadbb35b3639a0d9d55ca300d6d3bca442"></a><!-- doxytag: member="SAM3S_PWM::PWM_CLK_PREA_Msk" ref="gadbb35b3639a0d9d55ca300d6d3bca442" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gadbb35b3639a0d9d55ca300d6d3bca442">PWM_CLK_PREA_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PWM_CLK_PREA_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CLK) CLKA, CLKB Source Clock Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3ac408ebfd0225cef38195e24868d97"></a><!-- doxytag: member="SAM3S_PWM::PWM_CLK_PREA" ref="gad3ac408ebfd0225cef38195e24868d97" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CLK_PREA</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CLK_PREA_Msk &amp; ((value) &lt;&lt; PWM_CLK_PREA_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ad68719957eb425c8c4dc8c35a891b1"></a><!-- doxytag: member="SAM3S_PWM::PWM_CLK_DIVB_Pos" ref="ga4ad68719957eb425c8c4dc8c35a891b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CLK_DIVB_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f10b800816f89c333627527117fdf61"></a><!-- doxytag: member="SAM3S_PWM::PWM_CLK_DIVB_Msk" ref="ga0f10b800816f89c333627527117fdf61" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga0f10b800816f89c333627527117fdf61">PWM_CLK_DIVB_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; PWM_CLK_DIVB_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CLK) CLKA, CLKB Divide Factor <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78313c3c81971a4d15098efafe65705d"></a><!-- doxytag: member="SAM3S_PWM::PWM_CLK_DIVB" ref="ga78313c3c81971a4d15098efafe65705d" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CLK_DIVB</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CLK_DIVB_Msk &amp; ((value) &lt;&lt; PWM_CLK_DIVB_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7eafce0edf069cbeca5d806e5b8ae8d"></a><!-- doxytag: member="SAM3S_PWM::PWM_CLK_PREB_Pos" ref="gad7eafce0edf069cbeca5d806e5b8ae8d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CLK_PREB_Pos</b>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga018cb44fee3f5be1802a35baf46b8a25"></a><!-- doxytag: member="SAM3S_PWM::PWM_CLK_PREB_Msk" ref="ga018cb44fee3f5be1802a35baf46b8a25" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga018cb44fee3f5be1802a35baf46b8a25">PWM_CLK_PREB_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PWM_CLK_PREB_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CLK) CLKA, CLKB Source Clock Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e8fe1e42e8c243737138f76d097056b"></a><!-- doxytag: member="SAM3S_PWM::PWM_CLK_PREB" ref="ga9e8fe1e42e8c243737138f76d097056b" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CLK_PREB</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CLK_PREB_Msk &amp; ((value) &lt;&lt; PWM_CLK_PREB_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77c0afa3572c801d2b6cd0290b28aa4b"></a><!-- doxytag: member="SAM3S_PWM::PWM_ENA_CHID0" ref="ga77c0afa3572c801d2b6cd0290b28aa4b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga77c0afa3572c801d2b6cd0290b28aa4b">PWM_ENA_CHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ENA) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a4948f507b7d676ab5b011710d94d5a"></a><!-- doxytag: member="SAM3S_PWM::PWM_ENA_CHID1" ref="ga0a4948f507b7d676ab5b011710d94d5a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga0a4948f507b7d676ab5b011710d94d5a">PWM_ENA_CHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ENA) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8de33fe21d0568c5af66072ea224b374"></a><!-- doxytag: member="SAM3S_PWM::PWM_ENA_CHID2" ref="ga8de33fe21d0568c5af66072ea224b374" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga8de33fe21d0568c5af66072ea224b374">PWM_ENA_CHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ENA) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa51ecf03f17443c907a60d29f7e63ffb"></a><!-- doxytag: member="SAM3S_PWM::PWM_ENA_CHID3" ref="gaa51ecf03f17443c907a60d29f7e63ffb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaa51ecf03f17443c907a60d29f7e63ffb">PWM_ENA_CHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ENA) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4091417cf1ab606fbb4763bb93ba4740"></a><!-- doxytag: member="SAM3S_PWM::PWM_DIS_CHID0" ref="ga4091417cf1ab606fbb4763bb93ba4740" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga4091417cf1ab606fbb4763bb93ba4740">PWM_DIS_CHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_DIS) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga018c7471f812f9bbbfb758e7d1d95a35"></a><!-- doxytag: member="SAM3S_PWM::PWM_DIS_CHID1" ref="ga018c7471f812f9bbbfb758e7d1d95a35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga018c7471f812f9bbbfb758e7d1d95a35">PWM_DIS_CHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_DIS) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74c86b68ac70aee9bb151eae80a19190"></a><!-- doxytag: member="SAM3S_PWM::PWM_DIS_CHID2" ref="ga74c86b68ac70aee9bb151eae80a19190" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga74c86b68ac70aee9bb151eae80a19190">PWM_DIS_CHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_DIS) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga036f740d5b634027628c0f87918132d1"></a><!-- doxytag: member="SAM3S_PWM::PWM_DIS_CHID3" ref="ga036f740d5b634027628c0f87918132d1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga036f740d5b634027628c0f87918132d1">PWM_DIS_CHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_DIS) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a0feb323f0888fcc4eb26f8475021e8"></a><!-- doxytag: member="SAM3S_PWM::PWM_SR_CHID0" ref="ga8a0feb323f0888fcc4eb26f8475021e8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga8a0feb323f0888fcc4eb26f8475021e8">PWM_SR_CHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SR) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02d055995397c049308dbbbc862d2b3c"></a><!-- doxytag: member="SAM3S_PWM::PWM_SR_CHID1" ref="ga02d055995397c049308dbbbc862d2b3c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga02d055995397c049308dbbbc862d2b3c">PWM_SR_CHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SR) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0340aa3419df5dd39b9cd56c4b98862"></a><!-- doxytag: member="SAM3S_PWM::PWM_SR_CHID2" ref="gad0340aa3419df5dd39b9cd56c4b98862" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gad0340aa3419df5dd39b9cd56c4b98862">PWM_SR_CHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SR) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8c704ff17cd4890571f8794c0ae0ecc"></a><!-- doxytag: member="SAM3S_PWM::PWM_SR_CHID3" ref="gab8c704ff17cd4890571f8794c0ae0ecc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gab8c704ff17cd4890571f8794c0ae0ecc">PWM_SR_CHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SR) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacec10dad8055a8b5b3c7d901efc11c44"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER1_CHID0" ref="gacec10dad8055a8b5b3c7d901efc11c44" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gacec10dad8055a8b5b3c7d901efc11c44">PWM_IER1_CHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 0 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf1bd2e8c79a879b4137063f1c78db41"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER1_CHID1" ref="gadf1bd2e8c79a879b4137063f1c78db41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gadf1bd2e8c79a879b4137063f1c78db41">PWM_IER1_CHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 1 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa396fa0bb6991b994c66401939fdabc8"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER1_CHID2" ref="gaa396fa0bb6991b994c66401939fdabc8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaa396fa0bb6991b994c66401939fdabc8">PWM_IER1_CHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 2 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a7cf8ae79684535dd2b5461dd9dae96"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER1_CHID3" ref="ga6a7cf8ae79684535dd2b5461dd9dae96" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga6a7cf8ae79684535dd2b5461dd9dae96">PWM_IER1_CHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER1) Counter Event on Channel 3 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadddf859bc39129c1ea60d629dec93bb4"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER1_FCHID0" ref="gadddf859bc39129c1ea60d629dec93bb4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gadddf859bc39129c1ea60d629dec93bb4">PWM_IER1_FCHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 0 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba6b66691e3a876e5b8307b16f579550"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER1_FCHID1" ref="gaba6b66691e3a876e5b8307b16f579550" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaba6b66691e3a876e5b8307b16f579550">PWM_IER1_FCHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 1 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9694d6928071c3f4655ebabbcc6dbca3"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER1_FCHID2" ref="ga9694d6928071c3f4655ebabbcc6dbca3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga9694d6928071c3f4655ebabbcc6dbca3">PWM_IER1_FCHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 2 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9b0794397320c6bed971ab0a638f6c3"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER1_FCHID3" ref="gab9b0794397320c6bed971ab0a638f6c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gab9b0794397320c6bed971ab0a638f6c3">PWM_IER1_FCHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER1) Fault Protection Trigger on Channel 3 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac74a9e06fc4dd8a1c2e30bcaaa6dd17"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR1_CHID0" ref="gaac74a9e06fc4dd8a1c2e30bcaaa6dd17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaac74a9e06fc4dd8a1c2e30bcaaa6dd17">PWM_IDR1_CHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 0 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80cc87b54b89b298d6bf32700df8cb9a"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR1_CHID1" ref="ga80cc87b54b89b298d6bf32700df8cb9a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga80cc87b54b89b298d6bf32700df8cb9a">PWM_IDR1_CHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 1 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga668fe202fa0cdba3d8e740339740a455"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR1_CHID2" ref="ga668fe202fa0cdba3d8e740339740a455" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga668fe202fa0cdba3d8e740339740a455">PWM_IDR1_CHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 2 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5436d6d3d46e185a265960da08b61718"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR1_CHID3" ref="ga5436d6d3d46e185a265960da08b61718" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga5436d6d3d46e185a265960da08b61718">PWM_IDR1_CHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR1) Counter Event on Channel 3 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d0b864d7c46d711e67f258576bdb695"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR1_FCHID0" ref="ga5d0b864d7c46d711e67f258576bdb695" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga5d0b864d7c46d711e67f258576bdb695">PWM_IDR1_FCHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 0 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga976e7c6018476e56eb5499fe014ecd91"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR1_FCHID1" ref="ga976e7c6018476e56eb5499fe014ecd91" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga976e7c6018476e56eb5499fe014ecd91">PWM_IDR1_FCHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 1 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae1441d80727769a23cf3938e11040fe2"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR1_FCHID2" ref="gae1441d80727769a23cf3938e11040fe2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gae1441d80727769a23cf3938e11040fe2">PWM_IDR1_FCHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 2 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba474b42f512547290bc189f1241469a"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR1_FCHID3" ref="gaba474b42f512547290bc189f1241469a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaba474b42f512547290bc189f1241469a">PWM_IDR1_FCHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR1) Fault Protection Trigger on Channel 3 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ee97f78b7948e40e46566ffbbcbe47c"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR1_CHID0" ref="ga9ee97f78b7948e40e46566ffbbcbe47c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga9ee97f78b7948e40e46566ffbbcbe47c">PWM_IMR1_CHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 0 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga828ed6030cac5bfa5316be0546d17d94"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR1_CHID1" ref="ga828ed6030cac5bfa5316be0546d17d94" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga828ed6030cac5bfa5316be0546d17d94">PWM_IMR1_CHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 1 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f1acc4c35ff8edd7f942f7373df293c"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR1_CHID2" ref="ga6f1acc4c35ff8edd7f942f7373df293c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga6f1acc4c35ff8edd7f942f7373df293c">PWM_IMR1_CHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 2 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e15587fb7becf372540aa69cb05eb80"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR1_CHID3" ref="ga2e15587fb7becf372540aa69cb05eb80" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga2e15587fb7becf372540aa69cb05eb80">PWM_IMR1_CHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR1) Counter Event on Channel 3 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf36c2ed812ff1a0db8cdf19b99a638c5"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR1_FCHID0" ref="gaf36c2ed812ff1a0db8cdf19b99a638c5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaf36c2ed812ff1a0db8cdf19b99a638c5">PWM_IMR1_FCHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 0 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b1b162661cc04e05022140e326c28de"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR1_FCHID1" ref="ga7b1b162661cc04e05022140e326c28de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga7b1b162661cc04e05022140e326c28de">PWM_IMR1_FCHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 1 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6186867169ba180d0a2d5577ffdc7ec9"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR1_FCHID2" ref="ga6186867169ba180d0a2d5577ffdc7ec9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga6186867169ba180d0a2d5577ffdc7ec9">PWM_IMR1_FCHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 2 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac76de31d226d65cee7647b5528702f38"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR1_FCHID3" ref="gac76de31d226d65cee7647b5528702f38" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gac76de31d226d65cee7647b5528702f38">PWM_IMR1_FCHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR1) Fault Protection Trigger on Channel 3 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a88a70dbfc521ccca132513e74e24df"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR1_CHID0" ref="ga9a88a70dbfc521ccca132513e74e24df" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga9a88a70dbfc521ccca132513e74e24df">PWM_ISR1_CHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59c811d09679a3521831806584ba9e78"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR1_CHID1" ref="ga59c811d09679a3521831806584ba9e78" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga59c811d09679a3521831806584ba9e78">PWM_ISR1_CHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga877d53e5a7f56b6fa1a120a152504a75"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR1_CHID2" ref="ga877d53e5a7f56b6fa1a120a152504a75" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga877d53e5a7f56b6fa1a120a152504a75">PWM_ISR1_CHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9bfd7b941b6dd602ec557c93b048b7c"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR1_CHID3" ref="gaa9bfd7b941b6dd602ec557c93b048b7c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaa9bfd7b941b6dd602ec557c93b048b7c">PWM_ISR1_CHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR1) Counter Event on Channel 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57d6aa67fe3a37f1fa0ab36d04be164f"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR1_FCHID0" ref="ga57d6aa67fe3a37f1fa0ab36d04be164f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga57d6aa67fe3a37f1fa0ab36d04be164f">PWM_ISR1_FCHID0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga440b312b3cdf88e66ac626741fbc5427"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR1_FCHID1" ref="ga440b312b3cdf88e66ac626741fbc5427" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga440b312b3cdf88e66ac626741fbc5427">PWM_ISR1_FCHID1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff4258f3fafae81aa9d871e8bf9d656e"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR1_FCHID2" ref="gaff4258f3fafae81aa9d871e8bf9d656e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaff4258f3fafae81aa9d871e8bf9d656e">PWM_ISR1_FCHID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad44b49b584c2c3f42c4b3ca78d9e86bf"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR1_FCHID3" ref="gad44b49b584c2c3f42c4b3ca78d9e86bf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gad44b49b584c2c3f42c4b3ca78d9e86bf">PWM_ISR1_FCHID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR1) Fault Protection Trigger on Channel 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba5a800dc0108c6efdf60e6e87946071"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCM_SYNC0" ref="gaba5a800dc0108c6efdf60e6e87946071" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaba5a800dc0108c6efdf60e6e87946071">PWM_SCM_SYNC0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8238b59e1eedc70791a3c2ac21b6198c"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCM_SYNC1" ref="ga8238b59e1eedc70791a3c2ac21b6198c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga8238b59e1eedc70791a3c2ac21b6198c">PWM_SCM_SYNC1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10d1db9baeea99e727a31c8968e3a5f7"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCM_SYNC2" ref="ga10d1db9baeea99e727a31c8968e3a5f7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga10d1db9baeea99e727a31c8968e3a5f7">PWM_SCM_SYNC2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58c6cd52a750aa0343f28d6fccc7e077"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCM_SYNC3" ref="ga58c6cd52a750aa0343f28d6fccc7e077" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga58c6cd52a750aa0343f28d6fccc7e077">PWM_SCM_SYNC3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SCM) Synchronous Channel 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadbf2544fbd7ecd39ee57719c9cf3ff17"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCM_UPDM_Pos" ref="gadbf2544fbd7ecd39ee57719c9cf3ff17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_SCM_UPDM_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae3588984289a0472559bc899f4d5d6c0"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCM_UPDM_Msk" ref="gae3588984289a0472559bc899f4d5d6c0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gae3588984289a0472559bc899f4d5d6c0">PWM_SCM_UPDM_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; PWM_SCM_UPDM_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SCM) Synchronous Channels Update Mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07abbb7fd1bdf195ef742e35afb09eb6"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCM_UPDM_MODE0" ref="ga07abbb7fd1bdf195ef742e35afb09eb6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga07abbb7fd1bdf195ef742e35afb09eb6">PWM_SCM_UPDM_MODE0</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SCM) Manual write of double buffer registers and manual update of synchronous channels. The update occurs at the begin- ning of the next PWM period, when the bit UPDULOCK in "PWM Sync Channels Update Control Register" on page 55 is set. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d1b5e8907d68adc1a06118c8683fe42"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCM_UPDM_MODE1" ref="ga8d1b5e8907d68adc1a06118c8683fe42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga8d1b5e8907d68adc1a06118c8683fe42">PWM_SCM_UPDM_MODE1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SCM) Manual write of double buffer registers and automatic update of synchronous channels. The update occurs when the Update Period is elapsed. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbf6218250178d29f413eec64ff66ef1"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCM_UPDM_MODE2" ref="gabbf6218250178d29f413eec64ff66ef1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gabbf6218250178d29f413eec64ff66ef1">PWM_SCM_UPDM_MODE2</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SCM) Automatic write of duty-cycle update registers by the PDC and automatic update of synchronous channels. The update occurs when the Update Period is elapsed. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1264bf08a1e9bccb101711725529f141"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCM_PTRM" ref="ga1264bf08a1e9bccb101711725529f141" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga1264bf08a1e9bccb101711725529f141">PWM_SCM_PTRM</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SCM) PDC <a class="el" href="struct_transfer.html">Transfer</a> Request Mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8319d1558b11a46e1b0f77db3ef3d2a0"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCM_PTRCS_Pos" ref="ga8319d1558b11a46e1b0f77db3ef3d2a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_SCM_PTRCS_Pos</b>&nbsp;&nbsp;&nbsp;21</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae9dd366737be0232f74583c2232b8876"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCM_PTRCS_Msk" ref="gae9dd366737be0232f74583c2232b8876" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gae9dd366737be0232f74583c2232b8876">PWM_SCM_PTRCS_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; PWM_SCM_PTRCS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SCM) PDC <a class="el" href="struct_transfer.html">Transfer</a> Request Comparison Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07be61c3ff901842ad052eaae33e4ecd"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCM_PTRCS" ref="ga07be61c3ff901842ad052eaae33e4ecd" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_SCM_PTRCS</b>(value)&nbsp;&nbsp;&nbsp;((PWM_SCM_PTRCS_Msk &amp; ((value) &lt;&lt; PWM_SCM_PTRCS_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacad27e1647e1d8274a07c4212e6c63ab"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCUC_UPDULOCK" ref="gacad27e1647e1d8274a07c4212e6c63ab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gacad27e1647e1d8274a07c4212e6c63ab">PWM_SCUC_UPDULOCK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SCUC) Synchronous Channels Update Unlock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaecca905f6dcaa6990dfca85331fed831"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCUP_UPR_Pos" ref="gaecca905f6dcaa6990dfca85331fed831" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_SCUP_UPR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42e79603be90932d4a539f0414c8c027"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCUP_UPR_Msk" ref="ga42e79603be90932d4a539f0414c8c027" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga42e79603be90932d4a539f0414c8c027">PWM_SCUP_UPR_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PWM_SCUP_UPR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SCUP) Update Period <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1fb56fd3ffaeddc93632bc07b0c3e950"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCUP_UPR" ref="ga1fb56fd3ffaeddc93632bc07b0c3e950" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_SCUP_UPR</b>(value)&nbsp;&nbsp;&nbsp;((PWM_SCUP_UPR_Msk &amp; ((value) &lt;&lt; PWM_SCUP_UPR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a6fdc1b70b29acea060b5bbd14f5f5c"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCUP_UPRCNT_Pos" ref="ga5a6fdc1b70b29acea060b5bbd14f5f5c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_SCUP_UPRCNT_Pos</b>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5b2ddfd6f0cceb76e954d3879e0af41"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCUP_UPRCNT_Msk" ref="gae5b2ddfd6f0cceb76e954d3879e0af41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gae5b2ddfd6f0cceb76e954d3879e0af41">PWM_SCUP_UPRCNT_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PWM_SCUP_UPRCNT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SCUP) Update Period Counter <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05b418ca774b875b519254c4473544bf"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCUP_UPRCNT" ref="ga05b418ca774b875b519254c4473544bf" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_SCUP_UPRCNT</b>(value)&nbsp;&nbsp;&nbsp;((PWM_SCUP_UPRCNT_Msk &amp; ((value) &lt;&lt; PWM_SCUP_UPRCNT_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga062cef0f8665cc8a0374a4ee3bcf7305"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCUPUPD_UPRUPD_Pos" ref="ga062cef0f8665cc8a0374a4ee3bcf7305" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_SCUPUPD_UPRUPD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabccff81cd80055e4a74e218b0b5f0345"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCUPUPD_UPRUPD_Msk" ref="gabccff81cd80055e4a74e218b0b5f0345" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gabccff81cd80055e4a74e218b0b5f0345">PWM_SCUPUPD_UPRUPD_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PWM_SCUPUPD_UPRUPD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SCUPUPD) Update Period Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e3534269b1c6a9b346fb9c941a8e980"></a><!-- doxytag: member="SAM3S_PWM::PWM_SCUPUPD_UPRUPD" ref="ga5e3534269b1c6a9b346fb9c941a8e980" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_SCUPUPD_UPRUPD</b>(value)&nbsp;&nbsp;&nbsp;((PWM_SCUPUPD_UPRUPD_Msk &amp; ((value) &lt;&lt; PWM_SCUPUPD_UPRUPD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80cfa2e47a93ae5d84efefd8bef8bf84"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_WRDY" ref="ga80cfa2e47a93ae5d84efefd8bef8bf84" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga80cfa2e47a93ae5d84efefd8bef8bf84">PWM_IER2_WRDY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Write Ready for Synchronous Channels Update Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4f8b5ca9b23c793b4e1d2108aa1c932a"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_ENDTX" ref="ga4f8b5ca9b23c793b4e1d2108aa1c932a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga4f8b5ca9b23c793b4e1d2108aa1c932a">PWM_IER2_ENDTX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) PDC End of TX Buffer Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad552f0a929ac5c415fce8a1cb67312e9"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_TXBUFE" ref="gad552f0a929ac5c415fce8a1cb67312e9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gad552f0a929ac5c415fce8a1cb67312e9">PWM_IER2_TXBUFE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) PDC TX Buffer Empty Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga953a62894cdd41fbc9ce21d6017efd2d"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_UNRE" ref="ga953a62894cdd41fbc9ce21d6017efd2d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga953a62894cdd41fbc9ce21d6017efd2d">PWM_IER2_UNRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Synchronous Channels Update Underrun Error Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d36911f0ab55b9c3a3c5c74cfe952d0"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_CMPM0" ref="ga0d36911f0ab55b9c3a3c5c74cfe952d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga0d36911f0ab55b9c3a3c5c74cfe952d0">PWM_IER2_CMPM0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Comparison 0 Match Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf86f969f8c5bf773eb2b16c06206b4f"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_CMPM1" ref="gaaf86f969f8c5bf773eb2b16c06206b4f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaaf86f969f8c5bf773eb2b16c06206b4f">PWM_IER2_CMPM1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Comparison 1 Match Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18263d30e12ee83892d12a627bd5b2d9"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_CMPM2" ref="ga18263d30e12ee83892d12a627bd5b2d9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga18263d30e12ee83892d12a627bd5b2d9">PWM_IER2_CMPM2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Comparison 2 Match Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf76789bb910bb6be7e33f80e7ab61478"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_CMPM3" ref="gaf76789bb910bb6be7e33f80e7ab61478" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaf76789bb910bb6be7e33f80e7ab61478">PWM_IER2_CMPM3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Comparison 3 Match Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad34069cf0d0a952ec93e25ab6e0393f0"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_CMPM4" ref="gad34069cf0d0a952ec93e25ab6e0393f0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gad34069cf0d0a952ec93e25ab6e0393f0">PWM_IER2_CMPM4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Comparison 4 Match Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac85a721c9751d05ea064ca180b45d98a"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_CMPM5" ref="gac85a721c9751d05ea064ca180b45d98a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gac85a721c9751d05ea064ca180b45d98a">PWM_IER2_CMPM5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Comparison 5 Match Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a109538ada1094ded88aa1e09d0aca6"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_CMPM6" ref="ga5a109538ada1094ded88aa1e09d0aca6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga5a109538ada1094ded88aa1e09d0aca6">PWM_IER2_CMPM6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Comparison 6 Match Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9a7c0c83f409e3d87e205bc17d3c5e5"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_CMPM7" ref="gaa9a7c0c83f409e3d87e205bc17d3c5e5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaa9a7c0c83f409e3d87e205bc17d3c5e5">PWM_IER2_CMPM7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Comparison 7 Match Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf396a39569076b54e9a66a796b9d293d"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_CMPU0" ref="gaf396a39569076b54e9a66a796b9d293d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaf396a39569076b54e9a66a796b9d293d">PWM_IER2_CMPU0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Comparison 0 Update Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9967f725c1d96722b8fad64a5f64aa5f"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_CMPU1" ref="ga9967f725c1d96722b8fad64a5f64aa5f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga9967f725c1d96722b8fad64a5f64aa5f">PWM_IER2_CMPU1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Comparison 1 Update Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae667128f8fa9c5f9bbd69e95e1048d5b"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_CMPU2" ref="gae667128f8fa9c5f9bbd69e95e1048d5b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gae667128f8fa9c5f9bbd69e95e1048d5b">PWM_IER2_CMPU2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Comparison 2 Update Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8102890a171428ceb327609ef13a6fbe"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_CMPU3" ref="ga8102890a171428ceb327609ef13a6fbe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga8102890a171428ceb327609ef13a6fbe">PWM_IER2_CMPU3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Comparison 3 Update Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58f7af77460aa19da719827f6fbf8ed8"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_CMPU4" ref="ga58f7af77460aa19da719827f6fbf8ed8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga58f7af77460aa19da719827f6fbf8ed8">PWM_IER2_CMPU4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Comparison 4 Update Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaffffa6f11a120f504a27311afad72182"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_CMPU5" ref="gaffffa6f11a120f504a27311afad72182" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaffffa6f11a120f504a27311afad72182">PWM_IER2_CMPU5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Comparison 5 Update Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4540e6876cf084b0b43a3babddcb6eeb"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_CMPU6" ref="ga4540e6876cf084b0b43a3babddcb6eeb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga4540e6876cf084b0b43a3babddcb6eeb">PWM_IER2_CMPU6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Comparison 6 Update Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61e0f7f0a72e26960e25d864347fd490"></a><!-- doxytag: member="SAM3S_PWM::PWM_IER2_CMPU7" ref="ga61e0f7f0a72e26960e25d864347fd490" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga61e0f7f0a72e26960e25d864347fd490">PWM_IER2_CMPU7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IER2) Comparison 7 Update Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98ee7de3368f975b0eea10fcefb8c2f2"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_WRDY" ref="ga98ee7de3368f975b0eea10fcefb8c2f2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga98ee7de3368f975b0eea10fcefb8c2f2">PWM_IDR2_WRDY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Write Ready for Synchronous Channels Update Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e11b83a4bd515bd2e3e01b29103658c"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_ENDTX" ref="ga0e11b83a4bd515bd2e3e01b29103658c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga0e11b83a4bd515bd2e3e01b29103658c">PWM_IDR2_ENDTX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) PDC End of TX Buffer Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5b4dc7bb35420a3a2abc03d061e0365"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_TXBUFE" ref="gae5b4dc7bb35420a3a2abc03d061e0365" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gae5b4dc7bb35420a3a2abc03d061e0365">PWM_IDR2_TXBUFE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) PDC TX Buffer Empty Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94428564f270df1c0e1605970f49f669"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_UNRE" ref="ga94428564f270df1c0e1605970f49f669" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga94428564f270df1c0e1605970f49f669">PWM_IDR2_UNRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Synchronous Channels Update Underrun Error Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab45de8d48554f6be73fd3e08949cea86"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_CMPM0" ref="gab45de8d48554f6be73fd3e08949cea86" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gab45de8d48554f6be73fd3e08949cea86">PWM_IDR2_CMPM0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Comparison 0 Match Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6f97bd578e09de48d19582ba4d00e96"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_CMPM1" ref="gac6f97bd578e09de48d19582ba4d00e96" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gac6f97bd578e09de48d19582ba4d00e96">PWM_IDR2_CMPM1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Comparison 1 Match Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7e538a4712ff4289a80c371e32fa69c"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_CMPM2" ref="gae7e538a4712ff4289a80c371e32fa69c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gae7e538a4712ff4289a80c371e32fa69c">PWM_IDR2_CMPM2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Comparison 2 Match Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b6201a3eeb9896bdb992a8fe2abdee3"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_CMPM3" ref="ga5b6201a3eeb9896bdb992a8fe2abdee3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga5b6201a3eeb9896bdb992a8fe2abdee3">PWM_IDR2_CMPM3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Comparison 3 Match Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf26d7d76c444b2109535e143c1e18e77"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_CMPM4" ref="gaf26d7d76c444b2109535e143c1e18e77" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaf26d7d76c444b2109535e143c1e18e77">PWM_IDR2_CMPM4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Comparison 4 Match Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaeddaa7bca051fe5112906cd2c9393cd"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_CMPM5" ref="gaaeddaa7bca051fe5112906cd2c9393cd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaaeddaa7bca051fe5112906cd2c9393cd">PWM_IDR2_CMPM5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Comparison 5 Match Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8cd11a0634a985265b9aade0459a91e6"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_CMPM6" ref="ga8cd11a0634a985265b9aade0459a91e6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga8cd11a0634a985265b9aade0459a91e6">PWM_IDR2_CMPM6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Comparison 6 Match Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc7b93057992ff6fc2052969a73a7654"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_CMPM7" ref="gabc7b93057992ff6fc2052969a73a7654" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gabc7b93057992ff6fc2052969a73a7654">PWM_IDR2_CMPM7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Comparison 7 Match Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga127c7d3f21eebb3c2404e5295c373567"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_CMPU0" ref="ga127c7d3f21eebb3c2404e5295c373567" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga127c7d3f21eebb3c2404e5295c373567">PWM_IDR2_CMPU0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Comparison 0 Update Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c5a299736bbcce28d62a005a967fd6d"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_CMPU1" ref="ga5c5a299736bbcce28d62a005a967fd6d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga5c5a299736bbcce28d62a005a967fd6d">PWM_IDR2_CMPU1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Comparison 1 Update Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c4148bf2bb9caba0bcab82cd29f5019"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_CMPU2" ref="ga8c4148bf2bb9caba0bcab82cd29f5019" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga8c4148bf2bb9caba0bcab82cd29f5019">PWM_IDR2_CMPU2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Comparison 2 Update Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07119f650f026cfc4c411d07c1944889"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_CMPU3" ref="ga07119f650f026cfc4c411d07c1944889" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga07119f650f026cfc4c411d07c1944889">PWM_IDR2_CMPU3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Comparison 3 Update Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3342a146f8a948c8f0af9d0c46b05a99"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_CMPU4" ref="ga3342a146f8a948c8f0af9d0c46b05a99" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga3342a146f8a948c8f0af9d0c46b05a99">PWM_IDR2_CMPU4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Comparison 4 Update Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac63645d38973d3aa9467ab216d8cdf5d"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_CMPU5" ref="gac63645d38973d3aa9467ab216d8cdf5d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gac63645d38973d3aa9467ab216d8cdf5d">PWM_IDR2_CMPU5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Comparison 5 Update Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad620b71a34180707bcdf2f9da09ee749"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_CMPU6" ref="gad620b71a34180707bcdf2f9da09ee749" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gad620b71a34180707bcdf2f9da09ee749">PWM_IDR2_CMPU6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Comparison 6 Update Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb08f9b69c0bb9eacf4667c27e94549b"></a><!-- doxytag: member="SAM3S_PWM::PWM_IDR2_CMPU7" ref="gaeb08f9b69c0bb9eacf4667c27e94549b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaeb08f9b69c0bb9eacf4667c27e94549b">PWM_IDR2_CMPU7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IDR2) Comparison 7 Update Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81e160d048da79f139239f215faa2ac7"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_WRDY" ref="ga81e160d048da79f139239f215faa2ac7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga81e160d048da79f139239f215faa2ac7">PWM_IMR2_WRDY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Write Ready for Synchronous Channels Update Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f069ff0b9922805af2523077d02a766"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_ENDTX" ref="ga1f069ff0b9922805af2523077d02a766" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga1f069ff0b9922805af2523077d02a766">PWM_IMR2_ENDTX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) PDC End of TX Buffer Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37580230d5091796bcb9f697016e0cf1"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_TXBUFE" ref="ga37580230d5091796bcb9f697016e0cf1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga37580230d5091796bcb9f697016e0cf1">PWM_IMR2_TXBUFE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) PDC TX Buffer Empty Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga85e7cc43a764e203d90db792459a49c7"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_UNRE" ref="ga85e7cc43a764e203d90db792459a49c7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga85e7cc43a764e203d90db792459a49c7">PWM_IMR2_UNRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Synchronous Channels Update Underrun Error Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37414bfbc6978c6fe9b00fa217792ca5"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_CMPM0" ref="ga37414bfbc6978c6fe9b00fa217792ca5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga37414bfbc6978c6fe9b00fa217792ca5">PWM_IMR2_CMPM0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Comparison 0 Match Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ea81ef42b970526d8bbd56cb4b5d423"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_CMPM1" ref="ga3ea81ef42b970526d8bbd56cb4b5d423" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga3ea81ef42b970526d8bbd56cb4b5d423">PWM_IMR2_CMPM1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Comparison 1 Match Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c940d51b51456920df0a6a30166023d"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_CMPM2" ref="ga9c940d51b51456920df0a6a30166023d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga9c940d51b51456920df0a6a30166023d">PWM_IMR2_CMPM2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Comparison 2 Match Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2106152052701756a91b5189fb60dcea"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_CMPM3" ref="ga2106152052701756a91b5189fb60dcea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga2106152052701756a91b5189fb60dcea">PWM_IMR2_CMPM3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Comparison 3 Match Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa95dd3bb04cc7fdd7affa78ad408a42"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_CMPM4" ref="gaaa95dd3bb04cc7fdd7affa78ad408a42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaaa95dd3bb04cc7fdd7affa78ad408a42">PWM_IMR2_CMPM4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Comparison 4 Match Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82183a2b2704e9c4c33a9190303c6dbe"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_CMPM5" ref="ga82183a2b2704e9c4c33a9190303c6dbe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga82183a2b2704e9c4c33a9190303c6dbe">PWM_IMR2_CMPM5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Comparison 5 Match Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga99dda52ca8fbf33351bcd40f7613d8fd"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_CMPM6" ref="ga99dda52ca8fbf33351bcd40f7613d8fd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga99dda52ca8fbf33351bcd40f7613d8fd">PWM_IMR2_CMPM6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Comparison 6 Match Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17da40db8d060c5b8c549373979ba5d6"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_CMPM7" ref="ga17da40db8d060c5b8c549373979ba5d6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga17da40db8d060c5b8c549373979ba5d6">PWM_IMR2_CMPM7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Comparison 7 Match Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadd9fe93ef57317fb571b13fb3f02acce"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_CMPU0" ref="gadd9fe93ef57317fb571b13fb3f02acce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gadd9fe93ef57317fb571b13fb3f02acce">PWM_IMR2_CMPU0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Comparison 0 Update Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga85320c2964e2273799154cbb6df51f85"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_CMPU1" ref="ga85320c2964e2273799154cbb6df51f85" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga85320c2964e2273799154cbb6df51f85">PWM_IMR2_CMPU1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Comparison 1 Update Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabbf03b3890a7cd9119c68c26c5fbb9a"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_CMPU2" ref="gaabbf03b3890a7cd9119c68c26c5fbb9a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaabbf03b3890a7cd9119c68c26c5fbb9a">PWM_IMR2_CMPU2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Comparison 2 Update Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga572a55bdb93d2b19940818b363020729"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_CMPU3" ref="ga572a55bdb93d2b19940818b363020729" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga572a55bdb93d2b19940818b363020729">PWM_IMR2_CMPU3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Comparison 3 Update Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07e94e5f08d7ededb0365897d87afa87"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_CMPU4" ref="ga07e94e5f08d7ededb0365897d87afa87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga07e94e5f08d7ededb0365897d87afa87">PWM_IMR2_CMPU4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Comparison 4 Update Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga633f24c044b3b8358d110b14aba452f5"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_CMPU5" ref="ga633f24c044b3b8358d110b14aba452f5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga633f24c044b3b8358d110b14aba452f5">PWM_IMR2_CMPU5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Comparison 5 Update Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ae09ceed0ec6e5a56c4231c5a36a0fb"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_CMPU6" ref="ga7ae09ceed0ec6e5a56c4231c5a36a0fb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga7ae09ceed0ec6e5a56c4231c5a36a0fb">PWM_IMR2_CMPU6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Comparison 6 Update Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef112cbcbce269750a6c549c01becafb"></a><!-- doxytag: member="SAM3S_PWM::PWM_IMR2_CMPU7" ref="gaef112cbcbce269750a6c549c01becafb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaef112cbcbce269750a6c549c01becafb">PWM_IMR2_CMPU7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_IMR2) Comparison 7 Update Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0d3d12903c694f9effd628984b7d198"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_WRDY" ref="gab0d3d12903c694f9effd628984b7d198" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gab0d3d12903c694f9effd628984b7d198">PWM_ISR2_WRDY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Write Ready for Synchronous Channels Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga648f693d62d92478abfa646b00f9eb2c"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_ENDTX" ref="ga648f693d62d92478abfa646b00f9eb2c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga648f693d62d92478abfa646b00f9eb2c">PWM_ISR2_ENDTX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) PDC End of TX Buffer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae16bef3d250f5ace90dc6ad075d1c7d7"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_TXBUFE" ref="gae16bef3d250f5ace90dc6ad075d1c7d7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gae16bef3d250f5ace90dc6ad075d1c7d7">PWM_ISR2_TXBUFE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) PDC TX Buffer Empty <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4f891ac664df435c654fac36302a55e4"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_UNRE" ref="ga4f891ac664df435c654fac36302a55e4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga4f891ac664df435c654fac36302a55e4">PWM_ISR2_UNRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Synchronous Channels Update Underrun Error <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5045773e8d5d53f330ed573b419623e4"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_CMPM0" ref="ga5045773e8d5d53f330ed573b419623e4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga5045773e8d5d53f330ed573b419623e4">PWM_ISR2_CMPM0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Comparison 0 Match <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3e6a85fe528741a0a1c32a8a8bb3755"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_CMPM1" ref="gaf3e6a85fe528741a0a1c32a8a8bb3755" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaf3e6a85fe528741a0a1c32a8a8bb3755">PWM_ISR2_CMPM1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Comparison 1 Match <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26aa7d6e543c00c9b4c5e5ba6c89a20e"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_CMPM2" ref="ga26aa7d6e543c00c9b4c5e5ba6c89a20e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga26aa7d6e543c00c9b4c5e5ba6c89a20e">PWM_ISR2_CMPM2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Comparison 2 Match <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae70463799be2768ca584ccdb80f89257"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_CMPM3" ref="gae70463799be2768ca584ccdb80f89257" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gae70463799be2768ca584ccdb80f89257">PWM_ISR2_CMPM3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Comparison 3 Match <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c9fd7834754a7d163c36dfecb729558"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_CMPM4" ref="ga3c9fd7834754a7d163c36dfecb729558" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga3c9fd7834754a7d163c36dfecb729558">PWM_ISR2_CMPM4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Comparison 4 Match <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8cc637e69f50bd5682836481a62e263"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_CMPM5" ref="gac8cc637e69f50bd5682836481a62e263" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gac8cc637e69f50bd5682836481a62e263">PWM_ISR2_CMPM5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Comparison 5 Match <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65a1ca405f983245488c8d2a490ce122"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_CMPM6" ref="ga65a1ca405f983245488c8d2a490ce122" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga65a1ca405f983245488c8d2a490ce122">PWM_ISR2_CMPM6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Comparison 6 Match <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9288ab7206493566c1f4823a40906da"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_CMPM7" ref="gaa9288ab7206493566c1f4823a40906da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaa9288ab7206493566c1f4823a40906da">PWM_ISR2_CMPM7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Comparison 7 Match <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31f013f1f640aef78a30bedbb45bcd7a"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_CMPU0" ref="ga31f013f1f640aef78a30bedbb45bcd7a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga31f013f1f640aef78a30bedbb45bcd7a">PWM_ISR2_CMPU0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Comparison 0 Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e3b8371adc4fdd3c09e92b64d7f80bf"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_CMPU1" ref="ga0e3b8371adc4fdd3c09e92b64d7f80bf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga0e3b8371adc4fdd3c09e92b64d7f80bf">PWM_ISR2_CMPU1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Comparison 1 Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab580d9ce9fe7ad120ddb0ce37af4a032"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_CMPU2" ref="gab580d9ce9fe7ad120ddb0ce37af4a032" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gab580d9ce9fe7ad120ddb0ce37af4a032">PWM_ISR2_CMPU2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Comparison 2 Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae36833b4a117c2855f8a1f23aa6b7c21"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_CMPU3" ref="gae36833b4a117c2855f8a1f23aa6b7c21" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gae36833b4a117c2855f8a1f23aa6b7c21">PWM_ISR2_CMPU3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Comparison 3 Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba0de560e45856c32c10b0f8999d0638"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_CMPU4" ref="gaba0de560e45856c32c10b0f8999d0638" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaba0de560e45856c32c10b0f8999d0638">PWM_ISR2_CMPU4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Comparison 4 Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga569332e5e110b0690938fe2dc211fa3c"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_CMPU5" ref="ga569332e5e110b0690938fe2dc211fa3c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga569332e5e110b0690938fe2dc211fa3c">PWM_ISR2_CMPU5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Comparison 5 Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62eebe660ee3605cf6488686a2aed84c"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_CMPU6" ref="ga62eebe660ee3605cf6488686a2aed84c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga62eebe660ee3605cf6488686a2aed84c">PWM_ISR2_CMPU6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Comparison 6 Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23f4a640d8df4bcf64a7be7bc7041f9d"></a><!-- doxytag: member="SAM3S_PWM::PWM_ISR2_CMPU7" ref="ga23f4a640d8df4bcf64a7be7bc7041f9d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga23f4a640d8df4bcf64a7be7bc7041f9d">PWM_ISR2_CMPU7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_ISR2) Comparison 7 Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6ff439e0779f5f91ca132cd943648b4"></a><!-- doxytag: member="SAM3S_PWM::PWM_OOV_OOVH0" ref="gae6ff439e0779f5f91ca132cd943648b4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gae6ff439e0779f5f91ca132cd943648b4">PWM_OOV_OOVH0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e6776a2f64781a242093125db11b9dc"></a><!-- doxytag: member="SAM3S_PWM::PWM_OOV_OOVH1" ref="ga3e6776a2f64781a242093125db11b9dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga3e6776a2f64781a242093125db11b9dc">PWM_OOV_OOVH1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa354da8e120d09e39c8917d54dd0d31"></a><!-- doxytag: member="SAM3S_PWM::PWM_OOV_OOVH2" ref="gaaa354da8e120d09e39c8917d54dd0d31" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaaa354da8e120d09e39c8917d54dd0d31">PWM_OOV_OOVH2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga074772692beb617e0cda4ac7cb69e214"></a><!-- doxytag: member="SAM3S_PWM::PWM_OOV_OOVH3" ref="ga074772692beb617e0cda4ac7cb69e214" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga074772692beb617e0cda4ac7cb69e214">PWM_OOV_OOVH3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWMH output of the channel 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa28d79c8662129fb9f656199e0c77ff9"></a><!-- doxytag: member="SAM3S_PWM::PWM_OOV_OOVL0" ref="gaa28d79c8662129fb9f656199e0c77ff9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaa28d79c8662129fb9f656199e0c77ff9">PWM_OOV_OOVL0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fde71f06f7907e95816dc62b79a48e6"></a><!-- doxytag: member="SAM3S_PWM::PWM_OOV_OOVL1" ref="ga7fde71f06f7907e95816dc62b79a48e6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga7fde71f06f7907e95816dc62b79a48e6">PWM_OOV_OOVL1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae96833b545645028bb8085ee770f712b"></a><!-- doxytag: member="SAM3S_PWM::PWM_OOV_OOVL2" ref="gae96833b545645028bb8085ee770f712b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gae96833b545645028bb8085ee770f712b">PWM_OOV_OOVL2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f9f80a389f9b126dddbe088c413c859"></a><!-- doxytag: member="SAM3S_PWM::PWM_OOV_OOVL3" ref="ga0f9f80a389f9b126dddbe088c413c859" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga0f9f80a389f9b126dddbe088c413c859">PWM_OOV_OOVL3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OOV) Output Override Value for PWML output of the channel 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25f8b6e5987a53e6f03c4a28b00fd809"></a><!-- doxytag: member="SAM3S_PWM::PWM_OS_OSH0" ref="ga25f8b6e5987a53e6f03c4a28b00fd809" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga25f8b6e5987a53e6f03c4a28b00fd809">PWM_OS_OSH0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2d959066b2b74f028b75b4cef458006"></a><!-- doxytag: member="SAM3S_PWM::PWM_OS_OSH1" ref="gaf2d959066b2b74f028b75b4cef458006" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaf2d959066b2b74f028b75b4cef458006">PWM_OS_OSH1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ea1c76332c521897e0888298fa86f28"></a><!-- doxytag: member="SAM3S_PWM::PWM_OS_OSH2" ref="ga6ea1c76332c521897e0888298fa86f28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga6ea1c76332c521897e0888298fa86f28">PWM_OS_OSH2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb61ef4930de967d5130142686da648a"></a><!-- doxytag: member="SAM3S_PWM::PWM_OS_OSH3" ref="gabb61ef4930de967d5130142686da648a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gabb61ef4930de967d5130142686da648a">PWM_OS_OSH3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OS) Output Selection for PWMH output of the channel 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5e0b471cd3204dfae585a01b6a1e851"></a><!-- doxytag: member="SAM3S_PWM::PWM_OS_OSL0" ref="gac5e0b471cd3204dfae585a01b6a1e851" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gac5e0b471cd3204dfae585a01b6a1e851">PWM_OS_OSL0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga115f4e7c105beaee094189329a78b554"></a><!-- doxytag: member="SAM3S_PWM::PWM_OS_OSL1" ref="ga115f4e7c105beaee094189329a78b554" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga115f4e7c105beaee094189329a78b554">PWM_OS_OSL1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga535f3886f72b58bcbf46a36a96c3c81f"></a><!-- doxytag: member="SAM3S_PWM::PWM_OS_OSL2" ref="ga535f3886f72b58bcbf46a36a96c3c81f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga535f3886f72b58bcbf46a36a96c3c81f">PWM_OS_OSL2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ee0efb0c79c2dc5afdc67fe709ce250"></a><!-- doxytag: member="SAM3S_PWM::PWM_OS_OSL3" ref="ga5ee0efb0c79c2dc5afdc67fe709ce250" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga5ee0efb0c79c2dc5afdc67fe709ce250">PWM_OS_OSL3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OS) Output Selection for PWML output of the channel 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b23c4f15ea5bb0ec47783c25aa9e237"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSS_OSSH0" ref="ga6b23c4f15ea5bb0ec47783c25aa9e237" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga6b23c4f15ea5bb0ec47783c25aa9e237">PWM_OSS_OSSH0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8dace49061f8c9618e0aa69286efaf67"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSS_OSSH1" ref="ga8dace49061f8c9618e0aa69286efaf67" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga8dace49061f8c9618e0aa69286efaf67">PWM_OSS_OSSH1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga45be524b44aa437dd5b450c73453673e"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSS_OSSH2" ref="ga45be524b44aa437dd5b450c73453673e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga45be524b44aa437dd5b450c73453673e">PWM_OSS_OSSH2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3dd2a5be39e742b7fb03897a7469460"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSS_OSSH3" ref="gac3dd2a5be39e742b7fb03897a7469460" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gac3dd2a5be39e742b7fb03897a7469460">PWM_OSS_OSSH3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWMH output of the channel 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf27227163d1b122a0851ec9e8ca8675"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSS_OSSL0" ref="gaaf27227163d1b122a0851ec9e8ca8675" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaaf27227163d1b122a0851ec9e8ca8675">PWM_OSS_OSSL0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d2aa22a2ea9308f31791f9df7d568df"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSS_OSSL1" ref="ga7d2aa22a2ea9308f31791f9df7d568df" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga7d2aa22a2ea9308f31791f9df7d568df">PWM_OSS_OSSL1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17b4e9807df91f7e90f0137b1af1b411"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSS_OSSL2" ref="ga17b4e9807df91f7e90f0137b1af1b411" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga17b4e9807df91f7e90f0137b1af1b411">PWM_OSS_OSSL2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga449887747a9e6596f5ae12b16018d485"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSS_OSSL3" ref="ga449887747a9e6596f5ae12b16018d485" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga449887747a9e6596f5ae12b16018d485">PWM_OSS_OSSL3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSS) Output Selection Set for PWML output of the channel 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e8bd8aaa8a760a9801f47dc4eec6303"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSC_OSCH0" ref="ga7e8bd8aaa8a760a9801f47dc4eec6303" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga7e8bd8aaa8a760a9801f47dc4eec6303">PWM_OSC_OSCH0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga27bd1571e08fa6f9365471735b389044"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSC_OSCH1" ref="ga27bd1571e08fa6f9365471735b389044" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga27bd1571e08fa6f9365471735b389044">PWM_OSC_OSCH1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1636c8fa741f023032b2e32029ed7348"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSC_OSCH2" ref="ga1636c8fa741f023032b2e32029ed7348" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga1636c8fa741f023032b2e32029ed7348">PWM_OSC_OSCH2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1655a5d0e0ec43389976542ca2cf1e86"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSC_OSCH3" ref="ga1655a5d0e0ec43389976542ca2cf1e86" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga1655a5d0e0ec43389976542ca2cf1e86">PWM_OSC_OSCH3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWMH output of the channel 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga806e103e8db2498f0bde225ca98c6c62"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSC_OSCL0" ref="ga806e103e8db2498f0bde225ca98c6c62" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga806e103e8db2498f0bde225ca98c6c62">PWM_OSC_OSCL0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacdf59242655abf415765e59bc22c1e3b"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSC_OSCL1" ref="gacdf59242655abf415765e59bc22c1e3b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gacdf59242655abf415765e59bc22c1e3b">PWM_OSC_OSCL1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24f8a22b816cc12034d75e9ad8c36cbd"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSC_OSCL2" ref="ga24f8a22b816cc12034d75e9ad8c36cbd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga24f8a22b816cc12034d75e9ad8c36cbd">PWM_OSC_OSCL2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga705966b35a8986fdd48a787130c95e18"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSC_OSCL3" ref="ga705966b35a8986fdd48a787130c95e18" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga705966b35a8986fdd48a787130c95e18">PWM_OSC_OSCL3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSC) Output Selection Clear for PWML output of the channel 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf27588b697195288e1645c01de1aa8a"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSSUPD_OSSUPH0" ref="gaaf27588b697195288e1645c01de1aa8a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaaf27588b697195288e1645c01de1aa8a">PWM_OSSUPD_OSSUPH0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2fb78ee3b72236f21a37dcf5c45f6347"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSSUPD_OSSUPH1" ref="ga2fb78ee3b72236f21a37dcf5c45f6347" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga2fb78ee3b72236f21a37dcf5c45f6347">PWM_OSSUPD_OSSUPH1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd9957d849685620c2b1386135c01bfe"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSSUPD_OSSUPH2" ref="gabd9957d849685620c2b1386135c01bfe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gabd9957d849685620c2b1386135c01bfe">PWM_OSSUPD_OSSUPH2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga205af3b8a9ec5ffab21ef4cb55df79bf"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSSUPD_OSSUPH3" ref="ga205af3b8a9ec5ffab21ef4cb55df79bf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga205af3b8a9ec5ffab21ef4cb55df79bf">PWM_OSSUPD_OSSUPH3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWMH output of the channel 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac35e76bcb2b7795022e5117eec690bfc"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSSUPD_OSSUPL0" ref="gac35e76bcb2b7795022e5117eec690bfc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gac35e76bcb2b7795022e5117eec690bfc">PWM_OSSUPD_OSSUPL0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3326e4bb5f84da296e7ac992ac029553"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSSUPD_OSSUPL1" ref="ga3326e4bb5f84da296e7ac992ac029553" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga3326e4bb5f84da296e7ac992ac029553">PWM_OSSUPD_OSSUPL1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e9d15e834de3bb5db7f1549d86f1a57"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSSUPD_OSSUPL2" ref="ga3e9d15e834de3bb5db7f1549d86f1a57" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga3e9d15e834de3bb5db7f1549d86f1a57">PWM_OSSUPD_OSSUPL2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e53b31cb8b3a9ce73db36088eb131f1"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSSUPD_OSSUPL3" ref="ga2e53b31cb8b3a9ce73db36088eb131f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga2e53b31cb8b3a9ce73db36088eb131f1">PWM_OSSUPD_OSSUPL3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSSUPD) Output Selection Set for PWML output of the channel 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf19f80cf218be24bc6d033802d46735d"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSCUPD_OSCUPH0" ref="gaf19f80cf218be24bc6d033802d46735d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaf19f80cf218be24bc6d033802d46735d">PWM_OSCUPD_OSCUPH0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7520de992c0db573287f89908f651fa7"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSCUPD_OSCUPH1" ref="ga7520de992c0db573287f89908f651fa7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga7520de992c0db573287f89908f651fa7">PWM_OSCUPD_OSCUPH1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09453efb5b8e52407f7e5e822e427272"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSCUPD_OSCUPH2" ref="ga09453efb5b8e52407f7e5e822e427272" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga09453efb5b8e52407f7e5e822e427272">PWM_OSCUPD_OSCUPH2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga775e037072deb539a7e9f50a2b4b35b8"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSCUPD_OSCUPH3" ref="ga775e037072deb539a7e9f50a2b4b35b8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga775e037072deb539a7e9f50a2b4b35b8">PWM_OSCUPD_OSCUPH3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee4ddd7412fdfc47dfb81c44b81df30f"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSCUPD_OSCUPL0" ref="gaee4ddd7412fdfc47dfb81c44b81df30f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaee4ddd7412fdfc47dfb81c44b81df30f">PWM_OSCUPD_OSCUPL0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec215d05bca7caec5091a8d90a7e777f"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSCUPD_OSCUPL1" ref="gaec215d05bca7caec5091a8d90a7e777f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaec215d05bca7caec5091a8d90a7e777f">PWM_OSCUPD_OSCUPL1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga193aa5a47d8158d172b4fb8a9d676a7c"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSCUPD_OSCUPL2" ref="ga193aa5a47d8158d172b4fb8a9d676a7c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga193aa5a47d8158d172b4fb8a9d676a7c">PWM_OSCUPD_OSCUPL2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a71cf7ec9223cf781b0684f601c4643"></a><!-- doxytag: member="SAM3S_PWM::PWM_OSCUPD_OSCUPL3" ref="ga9a71cf7ec9223cf781b0684f601c4643" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga9a71cf7ec9223cf781b0684f601c4643">PWM_OSCUPD_OSCUPL3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_OSCUPD) Output Selection Clear for PWML output of the channel 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafda9a8aefe508ed618db6b0d7f221fd"></a><!-- doxytag: member="SAM3S_PWM::PWM_FMR_FPOL_Pos" ref="gaafda9a8aefe508ed618db6b0d7f221fd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FMR_FPOL_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68e0dfb24ebce067ba3f136672da8cbb"></a><!-- doxytag: member="SAM3S_PWM::PWM_FMR_FPOL_Msk" ref="ga68e0dfb24ebce067ba3f136672da8cbb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga68e0dfb24ebce067ba3f136672da8cbb">PWM_FMR_FPOL_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; PWM_FMR_FPOL_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FMR) Fault Polarity (fault input bit varies from 0 to 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacddaf8401cea31513467570b92aef719"></a><!-- doxytag: member="SAM3S_PWM::PWM_FMR_FPOL" ref="gacddaf8401cea31513467570b92aef719" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FMR_FPOL</b>(value)&nbsp;&nbsp;&nbsp;((PWM_FMR_FPOL_Msk &amp; ((value) &lt;&lt; PWM_FMR_FPOL_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb6ec8c475004c1c6e08d7e5577789a2"></a><!-- doxytag: member="SAM3S_PWM::PWM_FMR_FMOD_Pos" ref="gacb6ec8c475004c1c6e08d7e5577789a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FMR_FMOD_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e8048bcc1d303fea3232cebe782730f"></a><!-- doxytag: member="SAM3S_PWM::PWM_FMR_FMOD_Msk" ref="ga8e8048bcc1d303fea3232cebe782730f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga8e8048bcc1d303fea3232cebe782730f">PWM_FMR_FMOD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; PWM_FMR_FMOD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FMR) Fault Activation Mode (fault input bit varies from 0 to 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4e5770a33ef31d1f805ccb5c914d98c"></a><!-- doxytag: member="SAM3S_PWM::PWM_FMR_FMOD" ref="gaa4e5770a33ef31d1f805ccb5c914d98c" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FMR_FMOD</b>(value)&nbsp;&nbsp;&nbsp;((PWM_FMR_FMOD_Msk &amp; ((value) &lt;&lt; PWM_FMR_FMOD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22a6c9843313f55b7aac95c522a55f83"></a><!-- doxytag: member="SAM3S_PWM::PWM_FMR_FFIL_Pos" ref="ga22a6c9843313f55b7aac95c522a55f83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FMR_FFIL_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3eb9a9873718d4de4ab8016c38a4fd30"></a><!-- doxytag: member="SAM3S_PWM::PWM_FMR_FFIL_Msk" ref="ga3eb9a9873718d4de4ab8016c38a4fd30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga3eb9a9873718d4de4ab8016c38a4fd30">PWM_FMR_FFIL_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; PWM_FMR_FFIL_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FMR) Fault Filtering (fault input bit varies from 0 to 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad18673d610bbe3705b20be59eaebe74b"></a><!-- doxytag: member="SAM3S_PWM::PWM_FMR_FFIL" ref="gad18673d610bbe3705b20be59eaebe74b" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FMR_FFIL</b>(value)&nbsp;&nbsp;&nbsp;((PWM_FMR_FFIL_Msk &amp; ((value) &lt;&lt; PWM_FMR_FFIL_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8cab7b9a14a97987c4ce2cd79bb71d30"></a><!-- doxytag: member="SAM3S_PWM::PWM_FSR_FIV_Pos" ref="ga8cab7b9a14a97987c4ce2cd79bb71d30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FSR_FIV_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab90ff794843da9f1701ae359a063c0e6"></a><!-- doxytag: member="SAM3S_PWM::PWM_FSR_FIV_Msk" ref="gab90ff794843da9f1701ae359a063c0e6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gab90ff794843da9f1701ae359a063c0e6">PWM_FSR_FIV_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; PWM_FSR_FIV_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FSR) Fault Input Value (fault input bit varies from 0 to 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20071978cef798a324e7013e10e855fe"></a><!-- doxytag: member="SAM3S_PWM::PWM_FSR_FS_Pos" ref="ga20071978cef798a324e7013e10e855fe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FSR_FS_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabca73a5219e79e2cef1417d2085fc37a"></a><!-- doxytag: member="SAM3S_PWM::PWM_FSR_FS_Msk" ref="gabca73a5219e79e2cef1417d2085fc37a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gabca73a5219e79e2cef1417d2085fc37a">PWM_FSR_FS_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; PWM_FSR_FS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FSR) Fault Status (fault input bit varies from 0 to 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9db555297dfc8e34241e67be8e91a6e"></a><!-- doxytag: member="SAM3S_PWM::PWM_FCR_FCLR_Pos" ref="gac9db555297dfc8e34241e67be8e91a6e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FCR_FCLR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18b106c3333dda59d174be43cfa1f1cb"></a><!-- doxytag: member="SAM3S_PWM::PWM_FCR_FCLR_Msk" ref="ga18b106c3333dda59d174be43cfa1f1cb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga18b106c3333dda59d174be43cfa1f1cb">PWM_FCR_FCLR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; PWM_FCR_FCLR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FCR) Fault Clear (fault input bit varies from 0 to 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd1a37797e7e5cc1256b587608743d13"></a><!-- doxytag: member="SAM3S_PWM::PWM_FCR_FCLR" ref="gafd1a37797e7e5cc1256b587608743d13" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FCR_FCLR</b>(value)&nbsp;&nbsp;&nbsp;((PWM_FCR_FCLR_Msk &amp; ((value) &lt;&lt; PWM_FCR_FCLR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52ac452ce064dca4d269fef9e5c7e4e6"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPV_FPVH0" ref="ga52ac452ce064dca4d269fef9e5c7e4e6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga52ac452ce064dca4d269fef9e5c7e4e6">PWM_FPV_FPVH0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa406ca24fe7babfdb55af840881fcc1f"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPV_FPVH1" ref="gaa406ca24fe7babfdb55af840881fcc1f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaa406ca24fe7babfdb55af840881fcc1f">PWM_FPV_FPVH1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad07f5953cf5b5fafac381f55d3ffb0a9"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPV_FPVH2" ref="gad07f5953cf5b5fafac381f55d3ffb0a9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gad07f5953cf5b5fafac381f55d3ffb0a9">PWM_FPV_FPVH2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa720a27e9550c4c44ed1f6521822dcbe"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPV_FPVH3" ref="gaa720a27e9550c4c44ed1f6521822dcbe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaa720a27e9550c4c44ed1f6521822dcbe">PWM_FPV_FPVH3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWMH output on channel 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b449e705ccae7bf00053d0354e6fe12"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPV_FPVL0" ref="ga1b449e705ccae7bf00053d0354e6fe12" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga1b449e705ccae7bf00053d0354e6fe12">PWM_FPV_FPVL0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f83d9e504c1201f5931e351bf30bc5b"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPV_FPVL1" ref="ga5f83d9e504c1201f5931e351bf30bc5b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga5f83d9e504c1201f5931e351bf30bc5b">PWM_FPV_FPVL1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga030ea07087e4890e1e41ab6206ed16bf"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPV_FPVL2" ref="ga030ea07087e4890e1e41ab6206ed16bf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga030ea07087e4890e1e41ab6206ed16bf">PWM_FPV_FPVL2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67cd2978c481b43ed8107bfea17c567c"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPV_FPVL3" ref="ga67cd2978c481b43ed8107bfea17c567c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga67cd2978c481b43ed8107bfea17c567c">PWM_FPV_FPVL3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FPV) Fault Protection Value for PWML output on channel 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44078a843929dc1c69281b78ac024c86"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPE_FPE0_Pos" ref="ga44078a843929dc1c69281b78ac024c86" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FPE_FPE0_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga883b1a6b32d3255fe62e1e584659cb30"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPE_FPE0_Msk" ref="ga883b1a6b32d3255fe62e1e584659cb30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga883b1a6b32d3255fe62e1e584659cb30">PWM_FPE_FPE0_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; PWM_FPE_FPE0_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FPE) Fault Protection Enable for channel 0 (fault input bit varies from 0 to 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada304e1da29948064fdb0d3398e71dd7"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPE_FPE0" ref="gada304e1da29948064fdb0d3398e71dd7" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FPE_FPE0</b>(value)&nbsp;&nbsp;&nbsp;((PWM_FPE_FPE0_Msk &amp; ((value) &lt;&lt; PWM_FPE_FPE0_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8d476de94ddf131fcc23c23cbbf4402"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPE_FPE1_Pos" ref="gaf8d476de94ddf131fcc23c23cbbf4402" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FPE_FPE1_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41c1d32975b17740532d30eb42912879"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPE_FPE1_Msk" ref="ga41c1d32975b17740532d30eb42912879" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga41c1d32975b17740532d30eb42912879">PWM_FPE_FPE1_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; PWM_FPE_FPE1_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FPE) Fault Protection Enable for channel 1 (fault input bit varies from 0 to 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga155166e5eb3a0258dbd1afe05a73e4dc"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPE_FPE1" ref="ga155166e5eb3a0258dbd1afe05a73e4dc" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FPE_FPE1</b>(value)&nbsp;&nbsp;&nbsp;((PWM_FPE_FPE1_Msk &amp; ((value) &lt;&lt; PWM_FPE_FPE1_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21f498501f20a5815cbe734e7423e6f9"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPE_FPE2_Pos" ref="ga21f498501f20a5815cbe734e7423e6f9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FPE_FPE2_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3dbe9d68d6f74bdebf54e40585180117"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPE_FPE2_Msk" ref="ga3dbe9d68d6f74bdebf54e40585180117" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga3dbe9d68d6f74bdebf54e40585180117">PWM_FPE_FPE2_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; PWM_FPE_FPE2_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FPE) Fault Protection Enable for channel 2 (fault input bit varies from 0 to 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a562170cbf8ff1723eab2792c2f6590"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPE_FPE2" ref="ga3a562170cbf8ff1723eab2792c2f6590" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FPE_FPE2</b>(value)&nbsp;&nbsp;&nbsp;((PWM_FPE_FPE2_Msk &amp; ((value) &lt;&lt; PWM_FPE_FPE2_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab088806ad2c20b9973854e3b8a0fd33c"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPE_FPE3_Pos" ref="gab088806ad2c20b9973854e3b8a0fd33c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FPE_FPE3_Pos</b>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca9a5e5dcb472caf52d3c2c8b0321657"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPE_FPE3_Msk" ref="gaca9a5e5dcb472caf52d3c2c8b0321657" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaca9a5e5dcb472caf52d3c2c8b0321657">PWM_FPE_FPE3_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; PWM_FPE_FPE3_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_FPE) Fault Protection Enable for channel 3 (fault input bit varies from 0 to 5) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56f3977d54926be1c1452956df6b820f"></a><!-- doxytag: member="SAM3S_PWM::PWM_FPE_FPE3" ref="ga56f3977d54926be1c1452956df6b820f" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_FPE_FPE3</b>(value)&nbsp;&nbsp;&nbsp;((PWM_FPE_FPE3_Msk &amp; ((value) &lt;&lt; PWM_FPE_FPE3_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30ecd36f05f20a0b86aa31c30af0d83a"></a><!-- doxytag: member="SAM3S_PWM::PWM_EL0MR_CSEL0" ref="ga30ecd36f05f20a0b86aa31c30af0d83a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga30ecd36f05f20a0b86aa31c30af0d83a">PWM_EL0MR_CSEL0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_EL0MR) Comparison 0 Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d4a68993f48467da9ff0fb47e8a255a"></a><!-- doxytag: member="SAM3S_PWM::PWM_EL0MR_CSEL1" ref="ga0d4a68993f48467da9ff0fb47e8a255a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga0d4a68993f48467da9ff0fb47e8a255a">PWM_EL0MR_CSEL1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_EL0MR) Comparison 1 Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4edc137e272926afa5b66ec922267902"></a><!-- doxytag: member="SAM3S_PWM::PWM_EL0MR_CSEL2" ref="ga4edc137e272926afa5b66ec922267902" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga4edc137e272926afa5b66ec922267902">PWM_EL0MR_CSEL2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_EL0MR) Comparison 2 Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefe356a920af1f5494301021c7e34805"></a><!-- doxytag: member="SAM3S_PWM::PWM_EL0MR_CSEL3" ref="gaefe356a920af1f5494301021c7e34805" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaefe356a920af1f5494301021c7e34805">PWM_EL0MR_CSEL3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_EL0MR) Comparison 3 Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadef0f6dc08a6d90045c37d2189c24f6c"></a><!-- doxytag: member="SAM3S_PWM::PWM_EL0MR_CSEL4" ref="gadef0f6dc08a6d90045c37d2189c24f6c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gadef0f6dc08a6d90045c37d2189c24f6c">PWM_EL0MR_CSEL4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_EL0MR) Comparison 4 Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab308f526722d5d06227da10ee683132d"></a><!-- doxytag: member="SAM3S_PWM::PWM_EL0MR_CSEL5" ref="gab308f526722d5d06227da10ee683132d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gab308f526722d5d06227da10ee683132d">PWM_EL0MR_CSEL5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_EL0MR) Comparison 5 Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab77505cebb9820b4fe5ccdd29ec9340f"></a><!-- doxytag: member="SAM3S_PWM::PWM_EL0MR_CSEL6" ref="gab77505cebb9820b4fe5ccdd29ec9340f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gab77505cebb9820b4fe5ccdd29ec9340f">PWM_EL0MR_CSEL6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_EL0MR) Comparison 6 Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c859b587c281c31872cce571feb3d99"></a><!-- doxytag: member="SAM3S_PWM::PWM_EL0MR_CSEL7" ref="ga8c859b587c281c31872cce571feb3d99" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga8c859b587c281c31872cce571feb3d99">PWM_EL0MR_CSEL7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_EL0MR) Comparison 7 Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga366ce97fd324ba6591ed084d2031b0e2"></a><!-- doxytag: member="SAM3S_PWM::PWM_EL1MR_CSEL0" ref="ga366ce97fd324ba6591ed084d2031b0e2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga366ce97fd324ba6591ed084d2031b0e2">PWM_EL1MR_CSEL0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_EL1MR) Comparison 0 Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga249d23269b753979684017f45b5d1805"></a><!-- doxytag: member="SAM3S_PWM::PWM_EL1MR_CSEL1" ref="ga249d23269b753979684017f45b5d1805" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga249d23269b753979684017f45b5d1805">PWM_EL1MR_CSEL1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_EL1MR) Comparison 1 Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97e8b56a16d844384f5c3b9692a02983"></a><!-- doxytag: member="SAM3S_PWM::PWM_EL1MR_CSEL2" ref="ga97e8b56a16d844384f5c3b9692a02983" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga97e8b56a16d844384f5c3b9692a02983">PWM_EL1MR_CSEL2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_EL1MR) Comparison 2 Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49e8737f17bbe50ff4a8453828615227"></a><!-- doxytag: member="SAM3S_PWM::PWM_EL1MR_CSEL3" ref="ga49e8737f17bbe50ff4a8453828615227" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga49e8737f17bbe50ff4a8453828615227">PWM_EL1MR_CSEL3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_EL1MR) Comparison 3 Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacdcb6dfb9270af3229c34f44516fae28"></a><!-- doxytag: member="SAM3S_PWM::PWM_EL1MR_CSEL4" ref="gacdcb6dfb9270af3229c34f44516fae28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gacdcb6dfb9270af3229c34f44516fae28">PWM_EL1MR_CSEL4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_EL1MR) Comparison 4 Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e716402ce86b3e9e94028ebf7aee4e1"></a><!-- doxytag: member="SAM3S_PWM::PWM_EL1MR_CSEL5" ref="ga6e716402ce86b3e9e94028ebf7aee4e1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga6e716402ce86b3e9e94028ebf7aee4e1">PWM_EL1MR_CSEL5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_EL1MR) Comparison 5 Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2dc9bff192127330da5834c421ee573"></a><!-- doxytag: member="SAM3S_PWM::PWM_EL1MR_CSEL6" ref="gab2dc9bff192127330da5834c421ee573" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gab2dc9bff192127330da5834c421ee573">PWM_EL1MR_CSEL6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_EL1MR) Comparison 6 Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga89ed9d3dcc3fe475b9e8eee016e95289"></a><!-- doxytag: member="SAM3S_PWM::PWM_EL1MR_CSEL7" ref="ga89ed9d3dcc3fe475b9e8eee016e95289" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga89ed9d3dcc3fe475b9e8eee016e95289">PWM_EL1MR_CSEL7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_EL1MR) Comparison 7 Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf1518a1da5a4c1b5d32067575f8a739d"></a><!-- doxytag: member="SAM3S_PWM::PWM_SMMR_GCEN0" ref="gaf1518a1da5a4c1b5d32067575f8a739d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaf1518a1da5a4c1b5d32067575f8a739d">PWM_SMMR_GCEN0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SMMR) Gray Count ENable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada70734e4809b9886a051c44ae10bdea"></a><!-- doxytag: member="SAM3S_PWM::PWM_SMMR_GCEN1" ref="gada70734e4809b9886a051c44ae10bdea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gada70734e4809b9886a051c44ae10bdea">PWM_SMMR_GCEN1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SMMR) Gray Count ENable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga761056425aa02bd82bc39edfd3c0be2a"></a><!-- doxytag: member="SAM3S_PWM::PWM_SMMR_DOWN0" ref="ga761056425aa02bd82bc39edfd3c0be2a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga761056425aa02bd82bc39edfd3c0be2a">PWM_SMMR_DOWN0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SMMR) DOWN Count <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fac8e2f4988eb9487755679b524baea"></a><!-- doxytag: member="SAM3S_PWM::PWM_SMMR_DOWN1" ref="ga9fac8e2f4988eb9487755679b524baea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga9fac8e2f4988eb9487755679b524baea">PWM_SMMR_DOWN1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_SMMR) DOWN Count <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c519a2fcf5e2c16257d782d075ab6c3"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPCR_WPCMD_Pos" ref="ga0c519a2fcf5e2c16257d782d075ab6c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_WPCR_WPCMD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5808d6cf04c4e5212002b099d4005be7"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPCR_WPCMD_Msk" ref="ga5808d6cf04c4e5212002b099d4005be7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga5808d6cf04c4e5212002b099d4005be7">PWM_WPCR_WPCMD_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; PWM_WPCR_WPCMD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPCR) Write Protect Command <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56d93360b848ae878f968ec1de4f78a5"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPCR_WPCMD" ref="ga56d93360b848ae878f968ec1de4f78a5" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_WPCR_WPCMD</b>(value)&nbsp;&nbsp;&nbsp;((PWM_WPCR_WPCMD_Msk &amp; ((value) &lt;&lt; PWM_WPCR_WPCMD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa18dd34b9952720314eaac4d894f935"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPCR_WPRG0" ref="gafa18dd34b9952720314eaac4d894f935" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gafa18dd34b9952720314eaac4d894f935">PWM_WPCR_WPRG0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22bbd2f5f339ce837464c918b42947e4"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPCR_WPRG1" ref="ga22bbd2f5f339ce837464c918b42947e4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga22bbd2f5f339ce837464c918b42947e4">PWM_WPCR_WPRG1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac162ea420e73732f2377033303f5513e"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPCR_WPRG2" ref="gac162ea420e73732f2377033303f5513e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gac162ea420e73732f2377033303f5513e">PWM_WPCR_WPRG2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2459c32b0e27b05eacfdd943c706fad5"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPCR_WPRG3" ref="ga2459c32b0e27b05eacfdd943c706fad5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga2459c32b0e27b05eacfdd943c706fad5">PWM_WPCR_WPRG3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76c582a235a049238238cde31dffd8ed"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPCR_WPRG4" ref="ga76c582a235a049238238cde31dffd8ed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga76c582a235a049238238cde31dffd8ed">PWM_WPCR_WPRG4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3d7f99067043f6c0384045de15cefe2"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPCR_WPRG5" ref="gaa3d7f99067043f6c0384045de15cefe2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaa3d7f99067043f6c0384045de15cefe2">PWM_WPCR_WPRG5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPCR) Write Protect Register Group 5 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75ecb09b0534c3d7d743fd515061015a"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPCR_WPKEY_Pos" ref="ga75ecb09b0534c3d7d743fd515061015a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_WPCR_WPKEY_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac53d9a5deef4b7978ed39cb2195ceb91"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPCR_WPKEY_Msk" ref="gac53d9a5deef4b7978ed39cb2195ceb91" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gac53d9a5deef4b7978ed39cb2195ceb91">PWM_WPCR_WPKEY_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffu &lt;&lt; PWM_WPCR_WPKEY_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPCR) Write Protect Key <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37888e300dec55b413e04072f650e229"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPCR_WPKEY" ref="ga37888e300dec55b413e04072f650e229" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_WPCR_WPKEY</b>(value)&nbsp;&nbsp;&nbsp;((PWM_WPCR_WPKEY_Msk &amp; ((value) &lt;&lt; PWM_WPCR_WPKEY_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga559d91595e9dc987ce9b85428625ec37"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPSR_WPSWS0" ref="ga559d91595e9dc987ce9b85428625ec37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga559d91595e9dc987ce9b85428625ec37">PWM_WPSR_WPSWS0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46c2d89aefda18e6d8a2fbf9233c8002"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPSR_WPSWS1" ref="ga46c2d89aefda18e6d8a2fbf9233c8002" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga46c2d89aefda18e6d8a2fbf9233c8002">PWM_WPSR_WPSWS1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga232173f80b5d95a0dc3f3e3ed98973de"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPSR_WPSWS2" ref="ga232173f80b5d95a0dc3f3e3ed98973de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga232173f80b5d95a0dc3f3e3ed98973de">PWM_WPSR_WPSWS2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2c27c13adebee1cdd31dfe24d11d747"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPSR_WPSWS3" ref="gab2c27c13adebee1cdd31dfe24d11d747" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gab2c27c13adebee1cdd31dfe24d11d747">PWM_WPSR_WPSWS3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d1554655175492c6bf1cc86448650ef"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPSR_WPSWS4" ref="ga5d1554655175492c6bf1cc86448650ef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga5d1554655175492c6bf1cc86448650ef">PWM_WPSR_WPSWS4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0768cfcf47672715e0123a7fb345e3c8"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPSR_WPSWS5" ref="ga0768cfcf47672715e0123a7fb345e3c8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga0768cfcf47672715e0123a7fb345e3c8">PWM_WPSR_WPSWS5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPSR) Write Protect SW Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d57bf1b1bfac2bf2e2e752c5175df37"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPSR_WPVS" ref="ga8d57bf1b1bfac2bf2e2e752c5175df37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga8d57bf1b1bfac2bf2e2e752c5175df37">PWM_WPSR_WPVS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPSR) Write Protect Violation Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92af4f31403a7b45edfd344b249ff40e"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPSR_WPHWS0" ref="ga92af4f31403a7b45edfd344b249ff40e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga92af4f31403a7b45edfd344b249ff40e">PWM_WPSR_WPHWS0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0356fdd944bdf6354e5bd9ae32517b67"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPSR_WPHWS1" ref="ga0356fdd944bdf6354e5bd9ae32517b67" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga0356fdd944bdf6354e5bd9ae32517b67">PWM_WPSR_WPHWS1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a12e5a417e07a06c23cba3e64b3ab6e"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPSR_WPHWS2" ref="ga7a12e5a417e07a06c23cba3e64b3ab6e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga7a12e5a417e07a06c23cba3e64b3ab6e">PWM_WPSR_WPHWS2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae30c95e1f9f0698094737ff0d0148ae0"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPSR_WPHWS3" ref="gae30c95e1f9f0698094737ff0d0148ae0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gae30c95e1f9f0698094737ff0d0148ae0">PWM_WPSR_WPHWS3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70f5378f620fbaebd02aedb7ef54c5fb"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPSR_WPHWS4" ref="ga70f5378f620fbaebd02aedb7ef54c5fb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga70f5378f620fbaebd02aedb7ef54c5fb">PWM_WPSR_WPHWS4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b73f74236c8fefeb78205a385c9a895"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPSR_WPHWS5" ref="ga3b73f74236c8fefeb78205a385c9a895" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga3b73f74236c8fefeb78205a385c9a895">PWM_WPSR_WPHWS5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPSR) Write Protect HW Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0094684a5f44b6b03640baa9fdc6135f"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPSR_WPVSRC_Pos" ref="ga0094684a5f44b6b03640baa9fdc6135f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_WPSR_WPVSRC_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac48a1ab59a4e311dbdd1abba533a1ef2"></a><!-- doxytag: member="SAM3S_PWM::PWM_WPSR_WPVSRC_Msk" ref="gac48a1ab59a4e311dbdd1abba533a1ef2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gac48a1ab59a4e311dbdd1abba533a1ef2">PWM_WPSR_WPVSRC_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; PWM_WPSR_WPVSRC_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_WPSR) Write Protect Violation Source <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f11c1beba7ae8bca5c510431e83c387"></a><!-- doxytag: member="SAM3S_PWM::PWM_RPR_RXPTR_Pos" ref="ga5f11c1beba7ae8bca5c510431e83c387" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_RPR_RXPTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b027adba7f2b1f6e661ae6cc1217855"></a><!-- doxytag: member="SAM3S_PWM::PWM_RPR_RXPTR_Msk" ref="ga4b027adba7f2b1f6e661ae6cc1217855" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga4b027adba7f2b1f6e661ae6cc1217855">PWM_RPR_RXPTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; PWM_RPR_RXPTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_RPR) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5890ad884579fb96326c6ee417371dda"></a><!-- doxytag: member="SAM3S_PWM::PWM_RPR_RXPTR" ref="ga5890ad884579fb96326c6ee417371dda" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_RPR_RXPTR</b>(value)&nbsp;&nbsp;&nbsp;((PWM_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; PWM_RPR_RXPTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab021502bfc83fbe57c0f9d1794e31343"></a><!-- doxytag: member="SAM3S_PWM::PWM_RCR_RXCTR_Pos" ref="gab021502bfc83fbe57c0f9d1794e31343" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_RCR_RXCTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga250b52e3180d473a0bfa3d018d5ae292"></a><!-- doxytag: member="SAM3S_PWM::PWM_RCR_RXCTR_Msk" ref="ga250b52e3180d473a0bfa3d018d5ae292" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga250b52e3180d473a0bfa3d018d5ae292">PWM_RCR_RXCTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; PWM_RCR_RXCTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_RCR) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02d0ee0544e005723a3c009c261a4276"></a><!-- doxytag: member="SAM3S_PWM::PWM_RCR_RXCTR" ref="ga02d0ee0544e005723a3c009c261a4276" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_RCR_RXCTR</b>(value)&nbsp;&nbsp;&nbsp;((PWM_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; PWM_RCR_RXCTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade65a19bebe6ecad423d218df6aeac83"></a><!-- doxytag: member="SAM3S_PWM::PWM_TPR_TXPTR_Pos" ref="gade65a19bebe6ecad423d218df6aeac83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_TPR_TXPTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84a5a6e4249705ac950ffd63cb133bec"></a><!-- doxytag: member="SAM3S_PWM::PWM_TPR_TXPTR_Msk" ref="ga84a5a6e4249705ac950ffd63cb133bec" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga84a5a6e4249705ac950ffd63cb133bec">PWM_TPR_TXPTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; PWM_TPR_TXPTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_TPR) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c74dcd694d6cba1155aa99f597a1d1b"></a><!-- doxytag: member="SAM3S_PWM::PWM_TPR_TXPTR" ref="ga2c74dcd694d6cba1155aa99f597a1d1b" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_TPR_TXPTR</b>(value)&nbsp;&nbsp;&nbsp;((PWM_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; PWM_TPR_TXPTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7cf1e86a8519b4c8b2b6ecd12bb15c6"></a><!-- doxytag: member="SAM3S_PWM::PWM_TCR_TXCTR_Pos" ref="gaa7cf1e86a8519b4c8b2b6ecd12bb15c6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_TCR_TXCTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcc1ad1dbc2a00929ea7f339ad0f2e48"></a><!-- doxytag: member="SAM3S_PWM::PWM_TCR_TXCTR_Msk" ref="gafcc1ad1dbc2a00929ea7f339ad0f2e48" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gafcc1ad1dbc2a00929ea7f339ad0f2e48">PWM_TCR_TXCTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; PWM_TCR_TXCTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_TCR) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga812fd2d7d77e23ec5cebc383e67a5cb4"></a><!-- doxytag: member="SAM3S_PWM::PWM_TCR_TXCTR" ref="ga812fd2d7d77e23ec5cebc383e67a5cb4" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_TCR_TXCTR</b>(value)&nbsp;&nbsp;&nbsp;((PWM_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; PWM_TCR_TXCTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2dac9f5814620d1ab64eae3118bfaa84"></a><!-- doxytag: member="SAM3S_PWM::PWM_RNPR_RXNPTR_Pos" ref="ga2dac9f5814620d1ab64eae3118bfaa84" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_RNPR_RXNPTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf38639b519544497f431cd77dc428b97"></a><!-- doxytag: member="SAM3S_PWM::PWM_RNPR_RXNPTR_Msk" ref="gaf38639b519544497f431cd77dc428b97" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaf38639b519544497f431cd77dc428b97">PWM_RNPR_RXNPTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; PWM_RNPR_RXNPTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_RNPR) Receive Next Pointer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7525909c2c3d0e3c6619de0fc5c0cbf9"></a><!-- doxytag: member="SAM3S_PWM::PWM_RNPR_RXNPTR" ref="ga7525909c2c3d0e3c6619de0fc5c0cbf9" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_RNPR_RXNPTR</b>(value)&nbsp;&nbsp;&nbsp;((PWM_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; PWM_RNPR_RXNPTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28a067b6af1915a0fe260dd31d881526"></a><!-- doxytag: member="SAM3S_PWM::PWM_RNCR_RXNCTR_Pos" ref="ga28a067b6af1915a0fe260dd31d881526" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_RNCR_RXNCTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac9a94c8982c3e461fd590b68dc57c55"></a><!-- doxytag: member="SAM3S_PWM::PWM_RNCR_RXNCTR_Msk" ref="gaac9a94c8982c3e461fd590b68dc57c55" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaac9a94c8982c3e461fd590b68dc57c55">PWM_RNCR_RXNCTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; PWM_RNCR_RXNCTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_RNCR) Receive Next Counter <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab19035a04a2bf6fcd65535ee902caa79"></a><!-- doxytag: member="SAM3S_PWM::PWM_RNCR_RXNCTR" ref="gab19035a04a2bf6fcd65535ee902caa79" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_RNCR_RXNCTR</b>(value)&nbsp;&nbsp;&nbsp;((PWM_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; PWM_RNCR_RXNCTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c5ecf3ad4bc6eed15d7a259b59043db"></a><!-- doxytag: member="SAM3S_PWM::PWM_TNPR_TXNPTR_Pos" ref="ga4c5ecf3ad4bc6eed15d7a259b59043db" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_TNPR_TXNPTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadbc6f5712ef4476f930551d388988326"></a><!-- doxytag: member="SAM3S_PWM::PWM_TNPR_TXNPTR_Msk" ref="gadbc6f5712ef4476f930551d388988326" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gadbc6f5712ef4476f930551d388988326">PWM_TNPR_TXNPTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; PWM_TNPR_TXNPTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_TNPR) Transmit Next Pointer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaffe8420f5ef4d8360e5025c3b25b4dd9"></a><!-- doxytag: member="SAM3S_PWM::PWM_TNPR_TXNPTR" ref="gaffe8420f5ef4d8360e5025c3b25b4dd9" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_TNPR_TXNPTR</b>(value)&nbsp;&nbsp;&nbsp;((PWM_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; PWM_TNPR_TXNPTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b774054fcc0f9717d33fdd666c7337b"></a><!-- doxytag: member="SAM3S_PWM::PWM_TNCR_TXNCTR_Pos" ref="ga6b774054fcc0f9717d33fdd666c7337b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_TNCR_TXNCTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf396cdf840911f597fb39a4709a82e91"></a><!-- doxytag: member="SAM3S_PWM::PWM_TNCR_TXNCTR_Msk" ref="gaf396cdf840911f597fb39a4709a82e91" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaf396cdf840911f597fb39a4709a82e91">PWM_TNCR_TXNCTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; PWM_TNCR_TXNCTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_TNCR) Transmit Counter Next <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b49c022f1e5d7cfbc67cffbcfd9d84c"></a><!-- doxytag: member="SAM3S_PWM::PWM_TNCR_TXNCTR" ref="ga5b49c022f1e5d7cfbc67cffbcfd9d84c" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_TNCR_TXNCTR</b>(value)&nbsp;&nbsp;&nbsp;((PWM_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; PWM_TNCR_TXNCTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga445115e0d397edff33d41e2510b450fb"></a><!-- doxytag: member="SAM3S_PWM::PWM_PTCR_RXTEN" ref="ga445115e0d397edff33d41e2510b450fb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga445115e0d397edff33d41e2510b450fb">PWM_PTCR_RXTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_PTCR) Receiver <a class="el" href="struct_transfer.html">Transfer</a> Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf79353ee0db9ae2664265b679af8d3b"></a><!-- doxytag: member="SAM3S_PWM::PWM_PTCR_RXTDIS" ref="gaaf79353ee0db9ae2664265b679af8d3b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaaf79353ee0db9ae2664265b679af8d3b">PWM_PTCR_RXTDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_PTCR) Receiver <a class="el" href="struct_transfer.html">Transfer</a> Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad69977ee8611b0dd1307082c40e0b3bc"></a><!-- doxytag: member="SAM3S_PWM::PWM_PTCR_TXTEN" ref="gad69977ee8611b0dd1307082c40e0b3bc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gad69977ee8611b0dd1307082c40e0b3bc">PWM_PTCR_TXTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_PTCR) Transmitter <a class="el" href="struct_transfer.html">Transfer</a> Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70554b6ded2744f8d32269e698bb53d9"></a><!-- doxytag: member="SAM3S_PWM::PWM_PTCR_TXTDIS" ref="ga70554b6ded2744f8d32269e698bb53d9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga70554b6ded2744f8d32269e698bb53d9">PWM_PTCR_TXTDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_PTCR) Transmitter <a class="el" href="struct_transfer.html">Transfer</a> Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ddcd24c37d2d6239c3c7c2a06833c89"></a><!-- doxytag: member="SAM3S_PWM::PWM_PTSR_RXTEN" ref="ga7ddcd24c37d2d6239c3c7c2a06833c89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga7ddcd24c37d2d6239c3c7c2a06833c89">PWM_PTSR_RXTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_PTSR) Receiver <a class="el" href="struct_transfer.html">Transfer</a> Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb10fb15a8e51b25b72e730b4ccf4613"></a><!-- doxytag: member="SAM3S_PWM::PWM_PTSR_TXTEN" ref="gabb10fb15a8e51b25b72e730b4ccf4613" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gabb10fb15a8e51b25b72e730b4ccf4613">PWM_PTSR_TXTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_PTSR) Transmitter <a class="el" href="struct_transfer.html">Transfer</a> Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4391f580bc0cac8f6795893195336cc"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxV_CV_Pos" ref="gac4391f580bc0cac8f6795893195336cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxV_CV_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fa989c40a9578413aceddc6472d6168"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxV_CV_Msk" ref="ga9fa989c40a9578413aceddc6472d6168" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga9fa989c40a9578413aceddc6472d6168">PWM_CMPxV_CV_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffu &lt;&lt; PWM_CMPxV_CV_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMPxV) Comparison x Value <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cfad2ffdf7f820a2d4fe37be292b99b"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxV_CV" ref="ga3cfad2ffdf7f820a2d4fe37be292b99b" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxV_CV</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CMPxV_CV_Msk &amp; ((value) &lt;&lt; PWM_CMPxV_CV_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f3894be824816bbef2b917236521ab8"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxV_CVM" ref="ga0f3894be824816bbef2b917236521ab8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga0f3894be824816bbef2b917236521ab8">PWM_CMPxV_CVM</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMPxV) Comparison x Value Mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a322c05e5159ad51d6c042b86b76fef"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxVUPD_CVUPD_Pos" ref="ga0a322c05e5159ad51d6c042b86b76fef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxVUPD_CVUPD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac66226ce861e27053f405dfb3400fd91"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxVUPD_CVUPD_Msk" ref="gac66226ce861e27053f405dfb3400fd91" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gac66226ce861e27053f405dfb3400fd91">PWM_CMPxVUPD_CVUPD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffu &lt;&lt; PWM_CMPxVUPD_CVUPD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMPxVUPD) Comparison x Value Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58262daa406525eed7c9afddba5f22c1"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxVUPD_CVUPD" ref="ga58262daa406525eed7c9afddba5f22c1" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxVUPD_CVUPD</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CMPxVUPD_CVUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPxVUPD_CVUPD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga055443a3a5a40a50b2ad7cc83112a492"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxVUPD_CVMUPD" ref="ga055443a3a5a40a50b2ad7cc83112a492" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga055443a3a5a40a50b2ad7cc83112a492">PWM_CMPxVUPD_CVMUPD</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMPxVUPD) Comparison x Value Mode Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae065479561a45d7acfaaa2899ba9d410"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxM_CEN" ref="gae065479561a45d7acfaaa2899ba9d410" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gae065479561a45d7acfaaa2899ba9d410">PWM_CMPxM_CEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMPxM) Comparison x Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga440c6d452b49ab547b8927c7d297114d"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxM_CTR_Pos" ref="ga440c6d452b49ab547b8927c7d297114d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxM_CTR_Pos</b>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9adacd051403ba0541bf74cafe9255b8"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxM_CTR_Msk" ref="ga9adacd051403ba0541bf74cafe9255b8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga9adacd051403ba0541bf74cafe9255b8">PWM_CMPxM_CTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PWM_CMPxM_CTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMPxM) Comparison x Trigger <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5062a1755a0451c0c00b3b1c2d580f0b"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxM_CTR" ref="ga5062a1755a0451c0c00b3b1c2d580f0b" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxM_CTR</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CMPxM_CTR_Msk &amp; ((value) &lt;&lt; PWM_CMPxM_CTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga136c481d96ca85902f487f9a0221626f"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxM_CPR_Pos" ref="ga136c481d96ca85902f487f9a0221626f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxM_CPR_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ab8a80f1d0d5ece054aad5a9d62ed53"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxM_CPR_Msk" ref="ga9ab8a80f1d0d5ece054aad5a9d62ed53" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga9ab8a80f1d0d5ece054aad5a9d62ed53">PWM_CMPxM_CPR_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PWM_CMPxM_CPR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMPxM) Comparison x Period <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga203c7db4f72dfc3c707fc91e5614221d"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxM_CPR" ref="ga203c7db4f72dfc3c707fc91e5614221d" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxM_CPR</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CMPxM_CPR_Msk &amp; ((value) &lt;&lt; PWM_CMPxM_CPR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade06da10c247af4ca35d4dc991898931"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxM_CPRCNT_Pos" ref="gade06da10c247af4ca35d4dc991898931" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxM_CPRCNT_Pos</b>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98a58ae81e795c82e9de32b436e5fa33"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxM_CPRCNT_Msk" ref="ga98a58ae81e795c82e9de32b436e5fa33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga98a58ae81e795c82e9de32b436e5fa33">PWM_CMPxM_CPRCNT_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PWM_CMPxM_CPRCNT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMPxM) Comparison x Period Counter <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab31de7fb432816411f909d62604b6ffb"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxM_CPRCNT" ref="gab31de7fb432816411f909d62604b6ffb" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxM_CPRCNT</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CMPxM_CPRCNT_Msk &amp; ((value) &lt;&lt; PWM_CMPxM_CPRCNT_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga282318b3b608fd2469ca1856a1dd97fd"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxM_CUPR_Pos" ref="ga282318b3b608fd2469ca1856a1dd97fd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxM_CUPR_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0edc05c587d5aa2d176544c3bbd42a00"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxM_CUPR_Msk" ref="ga0edc05c587d5aa2d176544c3bbd42a00" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga0edc05c587d5aa2d176544c3bbd42a00">PWM_CMPxM_CUPR_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PWM_CMPxM_CUPR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMPxM) Comparison x Update Period <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1bf291a8731c0c636ba7c2be9c3a355e"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxM_CUPR" ref="ga1bf291a8731c0c636ba7c2be9c3a355e" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxM_CUPR</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CMPxM_CUPR_Msk &amp; ((value) &lt;&lt; PWM_CMPxM_CUPR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad13080d6c121ea0c5a670310930ab4f5"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxM_CUPRCNT_Pos" ref="gad13080d6c121ea0c5a670310930ab4f5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxM_CUPRCNT_Pos</b>&nbsp;&nbsp;&nbsp;20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad53c6ac031838d5ba00171af1783d325"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxM_CUPRCNT_Msk" ref="gad53c6ac031838d5ba00171af1783d325" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gad53c6ac031838d5ba00171af1783d325">PWM_CMPxM_CUPRCNT_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PWM_CMPxM_CUPRCNT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMPxM) Comparison x Update Period Counter <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50ee2b1da7f7e9c6cf6b277948a9c96f"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxM_CUPRCNT" ref="ga50ee2b1da7f7e9c6cf6b277948a9c96f" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxM_CUPRCNT</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CMPxM_CUPRCNT_Msk &amp; ((value) &lt;&lt; PWM_CMPxM_CUPRCNT_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e78f5738782a20af2f3db81f12ccc1d"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxMUPD_CENUPD" ref="ga4e78f5738782a20af2f3db81f12ccc1d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga4e78f5738782a20af2f3db81f12ccc1d">PWM_CMPxMUPD_CENUPD</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMPxMUPD) Comparison x Enable Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64e949fc3e90e4f6ce43202f049ec561"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxMUPD_CTRUPD_Pos" ref="ga64e949fc3e90e4f6ce43202f049ec561" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxMUPD_CTRUPD_Pos</b>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1048db34956516ba0d7c975f68c6d609"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxMUPD_CTRUPD_Msk" ref="ga1048db34956516ba0d7c975f68c6d609" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga1048db34956516ba0d7c975f68c6d609">PWM_CMPxMUPD_CTRUPD_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PWM_CMPxMUPD_CTRUPD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMPxMUPD) Comparison x Trigger Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace3dce8c8f01cfee99102325ee82e682"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxMUPD_CTRUPD" ref="gace3dce8c8f01cfee99102325ee82e682" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxMUPD_CTRUPD</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CMPxMUPD_CTRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPxMUPD_CTRUPD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5845cc5a9f0c8ebc12f9b8b0f212cf25"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxMUPD_CPRUPD_Pos" ref="ga5845cc5a9f0c8ebc12f9b8b0f212cf25" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxMUPD_CPRUPD_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0282dfb929729d84e9a9618ec7961481"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxMUPD_CPRUPD_Msk" ref="ga0282dfb929729d84e9a9618ec7961481" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga0282dfb929729d84e9a9618ec7961481">PWM_CMPxMUPD_CPRUPD_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PWM_CMPxMUPD_CPRUPD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMPxMUPD) Comparison x Period Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fc8fe9ae556d3b63765fd2c165ee00d"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxMUPD_CPRUPD" ref="ga9fc8fe9ae556d3b63765fd2c165ee00d" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxMUPD_CPRUPD</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CMPxMUPD_CPRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPxMUPD_CPRUPD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69d197bf11436174f5d473ef4f55cd5b"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxMUPD_CUPRUPD_Pos" ref="ga69d197bf11436174f5d473ef4f55cd5b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxMUPD_CUPRUPD_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae142ff3954c1978d715489450f2a9b7"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxMUPD_CUPRUPD_Msk" ref="gaae142ff3954c1978d715489450f2a9b7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaae142ff3954c1978d715489450f2a9b7">PWM_CMPxMUPD_CUPRUPD_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PWM_CMPxMUPD_CUPRUPD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMPxMUPD) Comparison x Update Period Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b6692389c6e21f37530d95265c91385"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMPxMUPD_CUPRUPD" ref="ga9b6692389c6e21f37530d95265c91385" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMPxMUPD_CUPRUPD</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CMPxMUPD_CUPRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPxMUPD_CUPRUPD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5badf58a9dad60e51cc93b3bd3b50857"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CPRE_Pos" ref="ga5badf58a9dad60e51cc93b3bd3b50857" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CMR_CPRE_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7cd448e4b8d4338768b6d3c01087a35"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CPRE_Msk" ref="gaa7cd448e4b8d4338768b6d3c01087a35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaa7cd448e4b8d4338768b6d3c01087a35">PWM_CMR_CPRE_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PWM_CMR_CPRE_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Channel Pre-scaler <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d3f3920d928ba2aa52de186a445d0f4"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CPRE_MCK" ref="ga5d3f3920d928ba2aa52de186a445d0f4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga5d3f3920d928ba2aa52de186a445d0f4">PWM_CMR_CPRE_MCK</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) MCK <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37ce0b9a18a244345e0bfa53ca090dae"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CPRE_MCK_DIV_2" ref="ga37ce0b9a18a244345e0bfa53ca090dae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga37ce0b9a18a244345e0bfa53ca090dae">PWM_CMR_CPRE_MCK_DIV_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) MCK/2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa64626b14684edb5448046b2ba3ddcdf"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CPRE_MCK_DIV_4" ref="gaa64626b14684edb5448046b2ba3ddcdf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaa64626b14684edb5448046b2ba3ddcdf">PWM_CMR_CPRE_MCK_DIV_4</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) MCK/4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7938e69e6d1c6f171c8f0cc14c18f61"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CPRE_MCK_DIV_8" ref="gae7938e69e6d1c6f171c8f0cc14c18f61" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gae7938e69e6d1c6f171c8f0cc14c18f61">PWM_CMR_CPRE_MCK_DIV_8</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) MCK/8 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga891db67f708bac4e03b331dbe2b9b736"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CPRE_MCK_DIV_16" ref="ga891db67f708bac4e03b331dbe2b9b736" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga891db67f708bac4e03b331dbe2b9b736">PWM_CMR_CPRE_MCK_DIV_16</a>&nbsp;&nbsp;&nbsp;(0x4u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) MCK/16 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab46686466d77516d464299debf2704d1"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CPRE_MCK_DIV_32" ref="gab46686466d77516d464299debf2704d1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gab46686466d77516d464299debf2704d1">PWM_CMR_CPRE_MCK_DIV_32</a>&nbsp;&nbsp;&nbsp;(0x5u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) MCK/32 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf069ffac1c8b10527ca0aa9172007f7"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CPRE_MCK_DIV_64" ref="gabf069ffac1c8b10527ca0aa9172007f7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gabf069ffac1c8b10527ca0aa9172007f7">PWM_CMR_CPRE_MCK_DIV_64</a>&nbsp;&nbsp;&nbsp;(0x6u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) MCK/64 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a10a7bb26e066c5898b0e543488c024"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CPRE_MCK_DIV_128" ref="ga6a10a7bb26e066c5898b0e543488c024" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga6a10a7bb26e066c5898b0e543488c024">PWM_CMR_CPRE_MCK_DIV_128</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) MCK/128 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9225f1847a5fd90ee574dcb2621d1837"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CPRE_MCK_DIV_256" ref="ga9225f1847a5fd90ee574dcb2621d1837" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga9225f1847a5fd90ee574dcb2621d1837">PWM_CMR_CPRE_MCK_DIV_256</a>&nbsp;&nbsp;&nbsp;(0x8u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) MCK/256 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1f378d7d346306ac6c6db37fcbf3a4e"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CPRE_MCK_DIV_512" ref="gab1f378d7d346306ac6c6db37fcbf3a4e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gab1f378d7d346306ac6c6db37fcbf3a4e">PWM_CMR_CPRE_MCK_DIV_512</a>&nbsp;&nbsp;&nbsp;(0x9u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) MCK/512 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafaead3bc15fbccd0c23d23c9f357c33e"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CPRE_MCK_DIV_1024" ref="gafaead3bc15fbccd0c23d23c9f357c33e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gafaead3bc15fbccd0c23d23c9f357c33e">PWM_CMR_CPRE_MCK_DIV_1024</a>&nbsp;&nbsp;&nbsp;(0xAu &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) MCK/1024 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d223c49a018c24d014485f9c51fdceb"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CPRE_CKA" ref="ga4d223c49a018c24d014485f9c51fdceb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga4d223c49a018c24d014485f9c51fdceb">PWM_CMR_CPRE_CKA</a>&nbsp;&nbsp;&nbsp;(0xBu &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) CLKA <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadbb1507ec41178ef809d9f468db16175"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CPRE_CKB" ref="gadbb1507ec41178ef809d9f468db16175" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gadbb1507ec41178ef809d9f468db16175">PWM_CMR_CPRE_CKB</a>&nbsp;&nbsp;&nbsp;(0xCu &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) CLKB <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga389acb2fd3cb962a815dc9bebf0d8c3b"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CALG" ref="ga389acb2fd3cb962a815dc9bebf0d8c3b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga389acb2fd3cb962a815dc9bebf0d8c3b">PWM_CMR_CALG</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Channel Alignment <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf63b55ca5a5fca06ef63e14542b6d80"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CPOL" ref="gaaf63b55ca5a5fca06ef63e14542b6d80" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaaf63b55ca5a5fca06ef63e14542b6d80">PWM_CMR_CPOL</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Channel Polarity <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0bb07f5754d14efb326e0a4a6d0d275c"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_CES" ref="ga0bb07f5754d14efb326e0a4a6d0d275c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga0bb07f5754d14efb326e0a4a6d0d275c">PWM_CMR_CES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Counter Event Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10f3a5ee3f69d0a8a1c74b8d439b0383"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_DTE" ref="ga10f3a5ee3f69d0a8a1c74b8d439b0383" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga10f3a5ee3f69d0a8a1c74b8d439b0383">PWM_CMR_DTE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Dead-Time Generator Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab717ec6a8d10c26426079bd5f86e9b2"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_DTHI" ref="gaab717ec6a8d10c26426079bd5f86e9b2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaab717ec6a8d10c26426079bd5f86e9b2">PWM_CMR_DTHI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Dead-Time PWMHx Output Inverted <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa403af8b6427a80c569435793bc32a30"></a><!-- doxytag: member="SAM3S_PWM::PWM_CMR_DTLI" ref="gaa403af8b6427a80c569435793bc32a30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaa403af8b6427a80c569435793bc32a30">PWM_CMR_DTLI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CMR) Dead-Time PWMLx Output Inverted <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9c53da07d308aaa980f5d3e997be72c"></a><!-- doxytag: member="SAM3S_PWM::PWM_CDTY_CDTY_Pos" ref="gad9c53da07d308aaa980f5d3e997be72c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CDTY_CDTY_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed15d16af3f59ccddcf4f629ea3c5852"></a><!-- doxytag: member="SAM3S_PWM::PWM_CDTY_CDTY_Msk" ref="gaed15d16af3f59ccddcf4f629ea3c5852" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaed15d16af3f59ccddcf4f629ea3c5852">PWM_CDTY_CDTY_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffu &lt;&lt; PWM_CDTY_CDTY_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CDTY) Channel Duty-Cycle <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41fa252ae7e9c1afb1ed033146edabff"></a><!-- doxytag: member="SAM3S_PWM::PWM_CDTY_CDTY" ref="ga41fa252ae7e9c1afb1ed033146edabff" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CDTY_CDTY</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CDTY_CDTY_Msk &amp; ((value) &lt;&lt; PWM_CDTY_CDTY_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8ebfb063219cd157b8360721811c4b2"></a><!-- doxytag: member="SAM3S_PWM::PWM_CDTYUPD_CDTYUPD_Pos" ref="gac8ebfb063219cd157b8360721811c4b2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CDTYUPD_CDTYUPD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4744918a2d9e85d39bfc066b0d9a6e3c"></a><!-- doxytag: member="SAM3S_PWM::PWM_CDTYUPD_CDTYUPD_Msk" ref="ga4744918a2d9e85d39bfc066b0d9a6e3c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga4744918a2d9e85d39bfc066b0d9a6e3c">PWM_CDTYUPD_CDTYUPD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffu &lt;&lt; PWM_CDTYUPD_CDTYUPD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CDTYUPD) Channel Duty-Cycle Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69460f40bbe07d9e2d8112525c0f6eb5"></a><!-- doxytag: member="SAM3S_PWM::PWM_CDTYUPD_CDTYUPD" ref="ga69460f40bbe07d9e2d8112525c0f6eb5" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CDTYUPD_CDTYUPD</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CDTYUPD_CDTYUPD_Msk &amp; ((value) &lt;&lt; PWM_CDTYUPD_CDTYUPD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15e63c47355a0e697cf879301bdcfe97"></a><!-- doxytag: member="SAM3S_PWM::PWM_CPRD_CPRD_Pos" ref="ga15e63c47355a0e697cf879301bdcfe97" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CPRD_CPRD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5af6b617a5d5e4da51ade21024e340d"></a><!-- doxytag: member="SAM3S_PWM::PWM_CPRD_CPRD_Msk" ref="gae5af6b617a5d5e4da51ade21024e340d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gae5af6b617a5d5e4da51ade21024e340d">PWM_CPRD_CPRD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffu &lt;&lt; PWM_CPRD_CPRD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CPRD) Channel Period <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga436c7760905f428657aa5b449947a798"></a><!-- doxytag: member="SAM3S_PWM::PWM_CPRD_CPRD" ref="ga436c7760905f428657aa5b449947a798" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CPRD_CPRD</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CPRD_CPRD_Msk &amp; ((value) &lt;&lt; PWM_CPRD_CPRD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87e884e8c0a0aafbd3a6af1ceea985d7"></a><!-- doxytag: member="SAM3S_PWM::PWM_CPRDUPD_CPRDUPD_Pos" ref="ga87e884e8c0a0aafbd3a6af1ceea985d7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CPRDUPD_CPRDUPD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1fdc0c18ef2194e73b094365eb792fd2"></a><!-- doxytag: member="SAM3S_PWM::PWM_CPRDUPD_CPRDUPD_Msk" ref="ga1fdc0c18ef2194e73b094365eb792fd2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga1fdc0c18ef2194e73b094365eb792fd2">PWM_CPRDUPD_CPRDUPD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffu &lt;&lt; PWM_CPRDUPD_CPRDUPD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CPRDUPD) Channel Period Update <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3793ebbd314a96f51223948b4e525a12"></a><!-- doxytag: member="SAM3S_PWM::PWM_CPRDUPD_CPRDUPD" ref="ga3793ebbd314a96f51223948b4e525a12" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CPRDUPD_CPRDUPD</b>(value)&nbsp;&nbsp;&nbsp;((PWM_CPRDUPD_CPRDUPD_Msk &amp; ((value) &lt;&lt; PWM_CPRDUPD_CPRDUPD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacf83288cd3d60a64c5f5ca649d90787"></a><!-- doxytag: member="SAM3S_PWM::PWM_CCNT_CNT_Pos" ref="gaacf83288cd3d60a64c5f5ca649d90787" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_CCNT_CNT_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50ad77e55d2813cbaa887a2c3c3dac77"></a><!-- doxytag: member="SAM3S_PWM::PWM_CCNT_CNT_Msk" ref="ga50ad77e55d2813cbaa887a2c3c3dac77" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga50ad77e55d2813cbaa887a2c3c3dac77">PWM_CCNT_CNT_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffu &lt;&lt; PWM_CCNT_CNT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_CCNT) Channel Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd6342d6ab56ac200cdc15b607e006f5"></a><!-- doxytag: member="SAM3S_PWM::PWM_DT_DTH_Pos" ref="gacd6342d6ab56ac200cdc15b607e006f5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_DT_DTH_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2d5f3ed5aa973fb64575d526a76d299"></a><!-- doxytag: member="SAM3S_PWM::PWM_DT_DTH_Msk" ref="gaa2d5f3ed5aa973fb64575d526a76d299" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#gaa2d5f3ed5aa973fb64575d526a76d299">PWM_DT_DTH_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; PWM_DT_DTH_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_DT) Dead-Time Value for PWMHx Output <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4541374ddf744a071541a6e30503c469"></a><!-- doxytag: member="SAM3S_PWM::PWM_DT_DTH" ref="ga4541374ddf744a071541a6e30503c469" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_DT_DTH</b>(value)&nbsp;&nbsp;&nbsp;((PWM_DT_DTH_Msk &amp; ((value) &lt;&lt; PWM_DT_DTH_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga023ec46a8230cb758371e0f3e0358a30"></a><!-- doxytag: member="SAM3S_PWM::PWM_DT_DTL_Pos" ref="ga023ec46a8230cb758371e0f3e0358a30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_DT_DTL_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94a24dbb50ac3be38a85033a53f91b65"></a><!-- doxytag: member="SAM3S_PWM::PWM_DT_DTL_Msk" ref="ga94a24dbb50ac3be38a85033a53f91b65" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga94a24dbb50ac3be38a85033a53f91b65">PWM_DT_DTL_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; PWM_DT_DTL_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_DT) Dead-Time Value for PWMLx Output <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga235770b0d3489660b457979691bc4ffc"></a><!-- doxytag: member="SAM3S_PWM::PWM_DT_DTL" ref="ga235770b0d3489660b457979691bc4ffc" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_DT_DTL</b>(value)&nbsp;&nbsp;&nbsp;((PWM_DT_DTL_Msk &amp; ((value) &lt;&lt; PWM_DT_DTL_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57d565acd6fcde451487298836d3cd63"></a><!-- doxytag: member="SAM3S_PWM::PWM_DTUPD_DTHUPD_Pos" ref="ga57d565acd6fcde451487298836d3cd63" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_DTUPD_DTHUPD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57ae02641d423c938151d286815103df"></a><!-- doxytag: member="SAM3S_PWM::PWM_DTUPD_DTHUPD_Msk" ref="ga57ae02641d423c938151d286815103df" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga57ae02641d423c938151d286815103df">PWM_DTUPD_DTHUPD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; PWM_DTUPD_DTHUPD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_DTUPD) Dead-Time Value Update for PWMHx Output <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3fe8d0acfd4ae28378e6a670c7da8609"></a><!-- doxytag: member="SAM3S_PWM::PWM_DTUPD_DTHUPD" ref="ga3fe8d0acfd4ae28378e6a670c7da8609" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_DTUPD_DTHUPD</b>(value)&nbsp;&nbsp;&nbsp;((PWM_DTUPD_DTHUPD_Msk &amp; ((value) &lt;&lt; PWM_DTUPD_DTHUPD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e46448671db77abc6a8c3b5e9fc07c5"></a><!-- doxytag: member="SAM3S_PWM::PWM_DTUPD_DTLUPD_Pos" ref="ga4e46448671db77abc6a8c3b5e9fc07c5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_DTUPD_DTLUPD_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga745c5dc8738555fd8ccbdf9340af5af9"></a><!-- doxytag: member="SAM3S_PWM::PWM_DTUPD_DTLUPD_Msk" ref="ga745c5dc8738555fd8ccbdf9340af5af9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___p_w_m.html#ga745c5dc8738555fd8ccbdf9340af5af9">PWM_DTUPD_DTLUPD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; PWM_DTUPD_DTLUPD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM_DTUPD) Dead-Time Value Update for PWMLx Output <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ca97073704403153057db53eb67395d"></a><!-- doxytag: member="SAM3S_PWM::PWM_DTUPD_DTLUPD" ref="ga1ca97073704403153057db53eb67395d" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PWM_DTUPD_DTLUPD</b>(value)&nbsp;&nbsp;&nbsp;((PWM_DTUPD_DTLUPD_Msk &amp; ((value) &lt;&lt; PWM_DTUPD_DTLUPD_Pos)))</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR Pulse Width Modulation Controller </p>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
