0.6
2019.2
Nov  6 2019
21:57:16
D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd,1681628341,vhdl,,,,fir_compiler_0,,,,,,,,
D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/new/project_fir.v,1681577583,verilog,,D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/new/tb_fir.v,,project_fir,,,,,,,,
D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/new/tb_fir.v,1681628559,verilog,,,,tb_fir,,,,,,,,
