// Seed: 4252056107
module module_0 (
    output wand id_0,
    output wire id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input uwire id_5
);
  wire id_7;
  wire id_8;
  assign module_1.id_0 = 0;
  wire [1 : -1  <<  -1] id_9;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd47
) (
    input wor _id_0,
    input uwire id_1,
    output wand id_2,
    input supply1 id_3,
    output wire id_4,
    input wand id_5,
    output wire id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply0 id_9,
    output supply0 id_10,
    input wor id_11,
    input tri0 id_12,
    output tri0 id_13,
    output logic id_14,
    input tri0 id_15,
    input supply0 id_16,
    input supply1 id_17,
    input wand id_18,
    output wire id_19,
    input tri id_20
    , id_22
);
  always @(negedge id_5 - 1) begin : LABEL_0
    if ({1 ? 1 : 1, (1)}) begin : LABEL_1
      id_14 = id_20;
      `define pp_23 0
    end else assign id_2 = 1;
  end
  module_0 modCall_1 (
      id_2,
      id_10,
      id_7,
      id_8,
      id_3,
      id_3
  );
  static logic [(  1  &&  -1 'b0 ) : id_0] id_24 = id_11, id_25 = 1;
  assign id_22 = (-1) ? -1 - -1 : id_1;
endmodule
