# Automatically generated by Amaranth 0.4.dev233+g1802f7f. Do not edit.
attribute \generator "Amaranth"
module \top.hour
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:7"
  wire width 6 input 0 \i
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \rst
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 2 \clk
  attribute \init 3'000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:27"
  wire width 3 \shifts
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:27"
  wire width 3 \shifts$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:12"
  wire width 1 \done
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:12"
  wire width 1 \done$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $1
  end
  attribute \init 6'000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:26"
  wire width 6 \prevInput
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:26"
  wire width 6 \prevInput$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $3
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $3
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $5
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $5
  end
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:29"
  wire width 1 \addOnes
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:29"
  wire width 1 \addOnes$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  wire width 1 $7
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  cell $eq $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addOnes
    connect \B 1'0
    connect \Y $7
  end
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:30"
  wire width 1 \addTens
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:30"
  wire width 1 \addTens$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  wire width 1 $9
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  cell $eq $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addTens
    connect \B 1'0
    connect \Y $9
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:62"
  wire width 4 $11
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:62"
  wire width 4 $12
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:62"
  cell $add $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \shifts
    connect \B 1'1
    connect \Y $12
  end
  connect $11 $12
  process $group_0
    assign \shifts$next \shifts
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $1 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $3 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
            assign \shifts$next 3'000
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $5 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
                attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                switch { $9 $7 }
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                  case 2'-1
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
                  case 2'1-
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:58"
                  case
                    assign \shifts$next $11 [2:0]
                end
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
                assign \shifts$next 3'000
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \shifts$next 3'000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $14
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $14
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $16
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $16
  end
  process $group_1
    assign \prevInput$next \prevInput
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $14 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $16 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
            assign \prevInput$next \i
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \prevInput$next 6'000000
    end
  end
  attribute \init 14'00000000000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:23"
  wire width 14 \scratchpad_bits
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:23"
  wire width 14 \scratchpad_bits$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $18
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $18
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $20
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $20
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:7"
  wire width 14 $22
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:7"
  cell $pos $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 14
    connect \A \i
    connect \Y $22
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $24
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $24
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  wire width 1 $26
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  cell $eq $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addOnes
    connect \B 1'0
    connect \Y $26
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  wire width 1 $28
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  cell $eq $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addTens
    connect \B 1'0
    connect \Y $28
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
  wire width 1 $30
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
  cell $gt $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \scratchpad_bits [9:6]
    connect \B 3'100
    connect \Y $30
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:46"
  wire width 15 $32
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:46"
  wire width 15 $33
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:46"
  cell $add $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 15
    connect \A \scratchpad_bits
    connect \B 8'11000000
    connect \Y $33
  end
  connect $32 $33
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
  wire width 1 $35
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
  cell $gt $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \scratchpad_bits [13:10]
    connect \B 3'100
    connect \Y $35
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:54"
  wire width 15 $37
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:54"
  wire width 15 $38
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:54"
  cell $add $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 15
    connect \A \scratchpad_bits
    connect \B 12'110000000000
    connect \Y $38
  end
  connect $37 $38
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:63"
  wire width 15 $40
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:63"
  wire width 15 $41
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:63"
  cell $sshl $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 15
    connect \A \scratchpad_bits
    connect \B 1'1
    connect \Y $41
  end
  connect $40 $41
  process $group_2
    assign \scratchpad_bits$next \scratchpad_bits
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $18 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $20 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
            assign \scratchpad_bits$next $22
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $24 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
                attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                switch { $28 $26 }
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                  case 2'-1
                    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
                    switch { $30 }
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
                      case 1'1
                        assign \scratchpad_bits$next $32 [13:0]
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:47"
                      case
                    end
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
                  case 2'1-
                    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
                    switch { $35 }
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
                      case 1'1
                        assign \scratchpad_bits$next $37 [13:0]
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:55"
                      case
                    end
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:58"
                  case
                    assign \scratchpad_bits$next $40 [13:0]
                end
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \scratchpad_bits$next 14'00000000000000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $43
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $43
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $45
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $45
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $47
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $47
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  wire width 1 $49
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  cell $eq $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addOnes
    connect \B 1'0
    connect \Y $49
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  wire width 1 $51
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  cell $eq $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addTens
    connect \B 1'0
    connect \Y $51
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
  wire width 1 $53
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
  cell $gt $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \scratchpad_bits [9:6]
    connect \B 3'100
    connect \Y $53
  end
  process $group_3
    assign \addOnes$next \addOnes
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $43 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $45 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $47 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
                attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                switch { $51 $49 }
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                  case 2'-1
                    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
                    switch { $53 }
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
                      case 1'1
                        assign \addOnes$next 1'1
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:47"
                      case
                        assign \addOnes$next 1'1
                    end
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
                  case 2'1-
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:58"
                  case
                    assign \addOnes$next 1'0
                end
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \addOnes$next 1'0
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $55
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $55
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $57
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $57
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $59
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $59
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  wire width 1 $61
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  cell $eq $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addOnes
    connect \B 1'0
    connect \Y $61
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  wire width 1 $63
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  cell $eq $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addTens
    connect \B 1'0
    connect \Y $63
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
  wire width 1 $65
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
  cell $gt $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \scratchpad_bits [13:10]
    connect \B 3'100
    connect \Y $65
  end
  process $group_4
    assign \addTens$next \addTens
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $55 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $57 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $59 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
                attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                switch { $63 $61 }
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                  case 2'-1
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
                  case 2'1-
                    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
                    switch { $65 }
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
                      case 1'1
                        assign \addTens$next 1'1
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:55"
                      case
                        assign \addTens$next 1'1
                    end
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:58"
                  case
                    assign \addTens$next 1'0
                end
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \addTens$next 1'0
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $67
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $67
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $69
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $69
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $71
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $71
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:73"
  wire width 1 $73
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:73"
  cell $ne $74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $73
  end
  process $group_5
    assign \done$next \done
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $67 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $69 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $71 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
                assign \done$next 1'1
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:73"
        switch { $73 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:73"
          case 1'1
            assign \done$next 1'0
        end
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \done$next 1'0
    end
  end
  attribute \init 4'0000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:8"
  wire width 4 \outLo
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:8"
  wire width 4 \outLo$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $75
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $75
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $77
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $77
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $79
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $79
  end
  process $group_6
    assign \outLo$next \outLo
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $75 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $77 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $79 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
                assign \outLo$next \scratchpad_bits [9:6]
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \outLo$next 4'0000
    end
  end
  attribute \init 4'0000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:9"
  wire width 4 \outHi
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:9"
  wire width 4 \outHi$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $81
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $81
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $83
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $83
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $85
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $85
  end
  process $group_7
    assign \outHi$next \outHi
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $81 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $83 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $85 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
                assign \outHi$next \scratchpad_bits [13:10]
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \outHi$next 4'0000
    end
  end
  cell $dff $87
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \shifts$next
    connect \Q \shifts
  end
  cell $dff $88
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \CLK \clk
    connect \D \prevInput$next
    connect \Q \prevInput
  end
  cell $dff $89
    parameter \CLK_POLARITY 1
    parameter \WIDTH 14
    connect \CLK \clk
    connect \D \scratchpad_bits$next
    connect \Q \scratchpad_bits
  end
  cell $dff $90
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \addOnes$next
    connect \Q \addOnes
  end
  cell $dff $91
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \addTens$next
    connect \Q \addTens
  end
  cell $dff $92
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \done$next
    connect \Q \done
  end
  cell $dff $93
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \outLo$next
    connect \Q \outLo
  end
  cell $dff $94
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \outHi$next
    connect \Q \outHi
  end
end
attribute \generator "Amaranth"
module \top.minute
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:7"
  wire width 6 input 0 \i
  attribute \init 4'0000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:9"
  wire width 4 output 1 \outHi
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:9"
  wire width 4 \outHi$next
  attribute \init 4'0000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:8"
  wire width 4 output 2 \outLo
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:8"
  wire width 4 \outLo$next
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 3 \rst
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 4 \clk
  attribute \init 3'000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:27"
  wire width 3 \shifts
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:27"
  wire width 3 \shifts$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:12"
  wire width 1 \done
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:12"
  wire width 1 \done$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $1
  end
  attribute \init 6'000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:26"
  wire width 6 \prevInput
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:26"
  wire width 6 \prevInput$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $3
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $3
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $5
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $5
  end
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:29"
  wire width 1 \addOnes
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:29"
  wire width 1 \addOnes$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  wire width 1 $7
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  cell $eq $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addOnes
    connect \B 1'0
    connect \Y $7
  end
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:30"
  wire width 1 \addTens
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:30"
  wire width 1 \addTens$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  wire width 1 $9
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  cell $eq $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addTens
    connect \B 1'0
    connect \Y $9
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:62"
  wire width 4 $11
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:62"
  wire width 4 $12
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:62"
  cell $add $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \shifts
    connect \B 1'1
    connect \Y $12
  end
  connect $11 $12
  process $group_0
    assign \shifts$next \shifts
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $1 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $3 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
            assign \shifts$next 3'000
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $5 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
                attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                switch { $9 $7 }
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                  case 2'-1
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
                  case 2'1-
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:58"
                  case
                    assign \shifts$next $11 [2:0]
                end
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
                assign \shifts$next 3'000
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \shifts$next 3'000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $14
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $14
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $16
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $16
  end
  process $group_1
    assign \prevInput$next \prevInput
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $14 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $16 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
            assign \prevInput$next \i
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \prevInput$next 6'000000
    end
  end
  attribute \init 14'00000000000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:23"
  wire width 14 \scratchpad_bits
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:23"
  wire width 14 \scratchpad_bits$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $18
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $18
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $20
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $20
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:7"
  wire width 14 $22
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:7"
  cell $pos $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 14
    connect \A \i
    connect \Y $22
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $24
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $24
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  wire width 1 $26
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  cell $eq $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addOnes
    connect \B 1'0
    connect \Y $26
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  wire width 1 $28
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  cell $eq $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addTens
    connect \B 1'0
    connect \Y $28
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
  wire width 1 $30
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
  cell $gt $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \scratchpad_bits [9:6]
    connect \B 3'100
    connect \Y $30
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:46"
  wire width 15 $32
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:46"
  wire width 15 $33
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:46"
  cell $add $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 15
    connect \A \scratchpad_bits
    connect \B 8'11000000
    connect \Y $33
  end
  connect $32 $33
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
  wire width 1 $35
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
  cell $gt $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \scratchpad_bits [13:10]
    connect \B 3'100
    connect \Y $35
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:54"
  wire width 15 $37
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:54"
  wire width 15 $38
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:54"
  cell $add $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 15
    connect \A \scratchpad_bits
    connect \B 12'110000000000
    connect \Y $38
  end
  connect $37 $38
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:63"
  wire width 15 $40
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:63"
  wire width 15 $41
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:63"
  cell $sshl $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 15
    connect \A \scratchpad_bits
    connect \B 1'1
    connect \Y $41
  end
  connect $40 $41
  process $group_2
    assign \scratchpad_bits$next \scratchpad_bits
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $18 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $20 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
            assign \scratchpad_bits$next $22
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $24 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
                attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                switch { $28 $26 }
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                  case 2'-1
                    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
                    switch { $30 }
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
                      case 1'1
                        assign \scratchpad_bits$next $32 [13:0]
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:47"
                      case
                    end
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
                  case 2'1-
                    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
                    switch { $35 }
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
                      case 1'1
                        assign \scratchpad_bits$next $37 [13:0]
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:55"
                      case
                    end
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:58"
                  case
                    assign \scratchpad_bits$next $40 [13:0]
                end
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \scratchpad_bits$next 14'00000000000000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $43
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $43
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $45
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $45
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $47
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $47
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  wire width 1 $49
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  cell $eq $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addOnes
    connect \B 1'0
    connect \Y $49
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  wire width 1 $51
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  cell $eq $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addTens
    connect \B 1'0
    connect \Y $51
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
  wire width 1 $53
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
  cell $gt $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \scratchpad_bits [9:6]
    connect \B 3'100
    connect \Y $53
  end
  process $group_3
    assign \addOnes$next \addOnes
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $43 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $45 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $47 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
                attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                switch { $51 $49 }
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                  case 2'-1
                    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
                    switch { $53 }
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
                      case 1'1
                        assign \addOnes$next 1'1
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:47"
                      case
                        assign \addOnes$next 1'1
                    end
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
                  case 2'1-
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:58"
                  case
                    assign \addOnes$next 1'0
                end
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \addOnes$next 1'0
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $55
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $55
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $57
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $57
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $59
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $59
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  wire width 1 $61
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  cell $eq $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addOnes
    connect \B 1'0
    connect \Y $61
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  wire width 1 $63
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  cell $eq $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addTens
    connect \B 1'0
    connect \Y $63
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
  wire width 1 $65
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
  cell $gt $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \scratchpad_bits [13:10]
    connect \B 3'100
    connect \Y $65
  end
  process $group_4
    assign \addTens$next \addTens
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $55 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $57 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $59 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
                attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                switch { $63 $61 }
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                  case 2'-1
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
                  case 2'1-
                    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
                    switch { $65 }
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
                      case 1'1
                        assign \addTens$next 1'1
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:55"
                      case
                        assign \addTens$next 1'1
                    end
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:58"
                  case
                    assign \addTens$next 1'0
                end
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \addTens$next 1'0
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $67
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $67
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $69
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $69
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $71
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $71
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:73"
  wire width 1 $73
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:73"
  cell $ne $74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $73
  end
  process $group_5
    assign \done$next \done
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $67 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $69 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $71 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
                assign \done$next 1'1
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:73"
        switch { $73 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:73"
          case 1'1
            assign \done$next 1'0
        end
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \done$next 1'0
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $75
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $75
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $77
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $77
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $79
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $79
  end
  process $group_6
    assign \outLo$next \outLo
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $75 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $77 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $79 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
                assign \outLo$next \scratchpad_bits [9:6]
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \outLo$next 4'0000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $81
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $81
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $83
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $83
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $85
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $85
  end
  process $group_7
    assign \outHi$next \outHi
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $81 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $83 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $85 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
                assign \outHi$next \scratchpad_bits [13:10]
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \outHi$next 4'0000
    end
  end
  cell $dff $87
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \shifts$next
    connect \Q \shifts
  end
  cell $dff $88
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \CLK \clk
    connect \D \prevInput$next
    connect \Q \prevInput
  end
  cell $dff $89
    parameter \CLK_POLARITY 1
    parameter \WIDTH 14
    connect \CLK \clk
    connect \D \scratchpad_bits$next
    connect \Q \scratchpad_bits
  end
  cell $dff $90
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \addOnes$next
    connect \Q \addOnes
  end
  cell $dff $91
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \addTens$next
    connect \Q \addTens
  end
  cell $dff $92
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \done$next
    connect \Q \done
  end
  cell $dff $93
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \outLo$next
    connect \Q \outLo
  end
  cell $dff $94
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \outHi$next
    connect \Q \outHi
  end
end
attribute \generator "Amaranth"
module \top.second
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:7"
  wire width 6 input 0 \i
  attribute \init 4'0000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:9"
  wire width 4 output 1 \outHi
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:9"
  wire width 4 \outHi$next
  attribute \init 4'0000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:8"
  wire width 4 output 2 \outLo
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:8"
  wire width 4 \outLo$next
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 3 \rst
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 4 \clk
  attribute \init 3'000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:27"
  wire width 3 \shifts
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:27"
  wire width 3 \shifts$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:12"
  wire width 1 \done
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:12"
  wire width 1 \done$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $1
  end
  attribute \init 6'000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:26"
  wire width 6 \prevInput
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:26"
  wire width 6 \prevInput$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $3
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $3
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $5
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $5
  end
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:29"
  wire width 1 \addOnes
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:29"
  wire width 1 \addOnes$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  wire width 1 $7
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  cell $eq $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addOnes
    connect \B 1'0
    connect \Y $7
  end
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:30"
  wire width 1 \addTens
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:30"
  wire width 1 \addTens$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  wire width 1 $9
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  cell $eq $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addTens
    connect \B 1'0
    connect \Y $9
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:62"
  wire width 4 $11
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:62"
  wire width 4 $12
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:62"
  cell $add $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \shifts
    connect \B 1'1
    connect \Y $12
  end
  connect $11 $12
  process $group_0
    assign \shifts$next \shifts
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $1 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $3 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
            assign \shifts$next 3'000
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $5 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
                attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                switch { $9 $7 }
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                  case 2'-1
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
                  case 2'1-
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:58"
                  case
                    assign \shifts$next $11 [2:0]
                end
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
                assign \shifts$next 3'000
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \shifts$next 3'000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $14
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $14
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $16
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $16
  end
  process $group_1
    assign \prevInput$next \prevInput
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $14 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $16 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
            assign \prevInput$next \i
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \prevInput$next 6'000000
    end
  end
  attribute \init 14'00000000000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:23"
  wire width 14 \scratchpad_bits
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:23"
  wire width 14 \scratchpad_bits$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $18
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $18
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $20
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $20
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:7"
  wire width 14 $22
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:7"
  cell $pos $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 14
    connect \A \i
    connect \Y $22
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $24
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $24
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  wire width 1 $26
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  cell $eq $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addOnes
    connect \B 1'0
    connect \Y $26
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  wire width 1 $28
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  cell $eq $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addTens
    connect \B 1'0
    connect \Y $28
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
  wire width 1 $30
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
  cell $gt $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \scratchpad_bits [9:6]
    connect \B 3'100
    connect \Y $30
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:46"
  wire width 15 $32
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:46"
  wire width 15 $33
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:46"
  cell $add $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 15
    connect \A \scratchpad_bits
    connect \B 8'11000000
    connect \Y $33
  end
  connect $32 $33
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
  wire width 1 $35
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
  cell $gt $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \scratchpad_bits [13:10]
    connect \B 3'100
    connect \Y $35
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:54"
  wire width 15 $37
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:54"
  wire width 15 $38
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:54"
  cell $add $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 15
    connect \A \scratchpad_bits
    connect \B 12'110000000000
    connect \Y $38
  end
  connect $37 $38
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:63"
  wire width 15 $40
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:63"
  wire width 15 $41
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:63"
  cell $sshl $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 15
    connect \A \scratchpad_bits
    connect \B 1'1
    connect \Y $41
  end
  connect $40 $41
  process $group_2
    assign \scratchpad_bits$next \scratchpad_bits
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $18 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $20 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
            assign \scratchpad_bits$next $22
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $24 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
                attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                switch { $28 $26 }
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                  case 2'-1
                    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
                    switch { $30 }
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
                      case 1'1
                        assign \scratchpad_bits$next $32 [13:0]
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:47"
                      case
                    end
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
                  case 2'1-
                    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
                    switch { $35 }
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
                      case 1'1
                        assign \scratchpad_bits$next $37 [13:0]
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:55"
                      case
                    end
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:58"
                  case
                    assign \scratchpad_bits$next $40 [13:0]
                end
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \scratchpad_bits$next 14'00000000000000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $43
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $43
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $45
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $45
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $47
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $47
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  wire width 1 $49
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  cell $eq $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addOnes
    connect \B 1'0
    connect \Y $49
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  wire width 1 $51
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  cell $eq $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addTens
    connect \B 1'0
    connect \Y $51
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
  wire width 1 $53
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
  cell $gt $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \scratchpad_bits [9:6]
    connect \B 3'100
    connect \Y $53
  end
  process $group_3
    assign \addOnes$next \addOnes
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $43 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $45 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $47 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
                attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                switch { $51 $49 }
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                  case 2'-1
                    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
                    switch { $53 }
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:43"
                      case 1'1
                        assign \addOnes$next 1'1
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:47"
                      case
                        assign \addOnes$next 1'1
                    end
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
                  case 2'1-
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:58"
                  case
                    assign \addOnes$next 1'0
                end
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \addOnes$next 1'0
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $55
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $55
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $57
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $57
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $59
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $59
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  wire width 1 $61
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
  cell $eq $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addOnes
    connect \B 1'0
    connect \Y $61
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  wire width 1 $63
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
  cell $eq $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addTens
    connect \B 1'0
    connect \Y $63
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
  wire width 1 $65
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
  cell $gt $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \scratchpad_bits [13:10]
    connect \B 3'100
    connect \Y $65
  end
  process $group_4
    assign \addTens$next \addTens
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $55 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $57 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $59 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
                attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                switch { $63 $61 }
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:42"
                  case 2'-1
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:50"
                  case 2'1-
                    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
                    switch { $65 }
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:51"
                      case 1'1
                        assign \addTens$next 1'1
                      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:55"
                      case
                        assign \addTens$next 1'1
                    end
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:58"
                  case
                    assign \addTens$next 1'0
                end
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \addTens$next 1'0
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $67
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $67
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $69
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $69
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $71
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $71
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:73"
  wire width 1 $73
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:73"
  cell $ne $74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $73
  end
  process $group_5
    assign \done$next \done
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $67 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $69 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $71 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
                assign \done$next 1'1
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:73"
        switch { $73 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:73"
          case 1'1
            assign \done$next 1'0
        end
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \done$next 1'0
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $75
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $75
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $77
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $77
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $79
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $79
  end
  process $group_6
    assign \outLo$next \outLo
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $75 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $77 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $79 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
                assign \outLo$next \scratchpad_bits [9:6]
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \outLo$next 4'0000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  wire width 1 $81
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
  cell $eq $82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \done
    connect \B 1'0
    connect \Y $81
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  wire width 1 $83
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
  cell $ne $84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \prevInput
    connect \B \i
    connect \Y $83
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  wire width 1 $85
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
  cell $lt $86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \shifts
    connect \B 3'110
    connect \Y $85
  end
  process $group_7
    assign \outHi$next \outHi
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
    switch { $81 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:32"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
        switch { $83 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:34"
          case 1'1
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:40"
          case
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
            switch { $85 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:41"
              case 1'1
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:65"
              case
                assign \outHi$next \scratchpad_bits [13:10]
            end
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:72"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \outHi$next 4'0000
    end
  end
  cell $dff $87
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \shifts$next
    connect \Q \shifts
  end
  cell $dff $88
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \CLK \clk
    connect \D \prevInput$next
    connect \Q \prevInput
  end
  cell $dff $89
    parameter \CLK_POLARITY 1
    parameter \WIDTH 14
    connect \CLK \clk
    connect \D \scratchpad_bits$next
    connect \Q \scratchpad_bits
  end
  cell $dff $90
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \addOnes$next
    connect \Q \addOnes
  end
  cell $dff $91
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \addTens$next
    connect \Q \addTens
  end
  cell $dff $92
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \done$next
    connect \Q \done
  end
  cell $dff $93
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \outLo$next
    connect \Q \outLo
  end
  cell $dff $94
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \outHi$next
    connect \Q \outHi
  end
end
attribute \generator "Amaranth"
module \top.digit0
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:6"
  wire width 4 input 0 \i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:7"
  wire width 7 output 1 \o
  process $group_0
    assign \o 7'0000000
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:27"
    switch \i
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:28"
      case 4'0000
        assign \o 7'1111110
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:31"
      case 4'0001
        assign \o 7'0110000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:34"
      case 4'0010
        assign \o 7'1101101
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:37"
      case 4'0011
        assign \o 7'1111001
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:40"
      case 4'0100
        assign \o 7'0110011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:43"
      case 4'0101
        assign \o 7'1011011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:46"
      case 4'0110
        assign \o 7'1011111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:49"
      case 4'0111
        assign \o 7'1110000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:52"
      case 4'1000
        assign \o 7'1111111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:55"
      case 4'1001
        assign \o 7'1111011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:58"
      case 4'1010
        assign \o 7'1110111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:61"
      case 4'1011
        assign \o 7'0011111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:64"
      case 4'1100
        assign \o 7'1001110
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:67"
      case 4'1101
        assign \o 7'0111101
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:70"
      case 4'1110
        assign \o 7'1001111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:73"
      case 4'1111
        assign \o 7'1000111
    end
  end
end
attribute \generator "Amaranth"
module \top.digit1
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:6"
  wire width 4 input 0 \i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:7"
  wire width 7 output 1 \o
  process $group_0
    assign \o 7'0000000
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:27"
    switch \i
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:28"
      case 4'0000
        assign \o 7'1111110
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:31"
      case 4'0001
        assign \o 7'0110000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:34"
      case 4'0010
        assign \o 7'1101101
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:37"
      case 4'0011
        assign \o 7'1111001
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:40"
      case 4'0100
        assign \o 7'0110011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:43"
      case 4'0101
        assign \o 7'1011011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:46"
      case 4'0110
        assign \o 7'1011111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:49"
      case 4'0111
        assign \o 7'1110000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:52"
      case 4'1000
        assign \o 7'1111111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:55"
      case 4'1001
        assign \o 7'1111011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:58"
      case 4'1010
        assign \o 7'1110111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:61"
      case 4'1011
        assign \o 7'0011111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:64"
      case 4'1100
        assign \o 7'1001110
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:67"
      case 4'1101
        assign \o 7'0111101
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:70"
      case 4'1110
        assign \o 7'1001111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:73"
      case 4'1111
        assign \o 7'1000111
    end
  end
end
attribute \generator "Amaranth"
module \top.digit2
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:6"
  wire width 4 input 0 \i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:7"
  wire width 7 output 1 \o
  process $group_0
    assign \o 7'0000000
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:27"
    switch \i
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:28"
      case 4'0000
        assign \o 7'1111110
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:31"
      case 4'0001
        assign \o 7'0110000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:34"
      case 4'0010
        assign \o 7'1101101
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:37"
      case 4'0011
        assign \o 7'1111001
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:40"
      case 4'0100
        assign \o 7'0110011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:43"
      case 4'0101
        assign \o 7'1011011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:46"
      case 4'0110
        assign \o 7'1011111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:49"
      case 4'0111
        assign \o 7'1110000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:52"
      case 4'1000
        assign \o 7'1111111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:55"
      case 4'1001
        assign \o 7'1111011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:58"
      case 4'1010
        assign \o 7'1110111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:61"
      case 4'1011
        assign \o 7'0011111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:64"
      case 4'1100
        assign \o 7'1001110
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:67"
      case 4'1101
        assign \o 7'0111101
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:70"
      case 4'1110
        assign \o 7'1001111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:73"
      case 4'1111
        assign \o 7'1000111
    end
  end
end
attribute \generator "Amaranth"
module \top.digit3
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:6"
  wire width 4 input 0 \i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:7"
  wire width 7 output 1 \o
  process $group_0
    assign \o 7'0000000
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:27"
    switch \i
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:28"
      case 4'0000
        assign \o 7'1111110
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:31"
      case 4'0001
        assign \o 7'0110000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:34"
      case 4'0010
        assign \o 7'1101101
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:37"
      case 4'0011
        assign \o 7'1111001
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:40"
      case 4'0100
        assign \o 7'0110011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:43"
      case 4'0101
        assign \o 7'1011011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:46"
      case 4'0110
        assign \o 7'1011111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:49"
      case 4'0111
        assign \o 7'1110000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:52"
      case 4'1000
        assign \o 7'1111111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:55"
      case 4'1001
        assign \o 7'1111011
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:58"
      case 4'1010
        assign \o 7'1110111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:61"
      case 4'1011
        assign \o 7'0011111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:64"
      case 4'1100
        assign \o 7'1001110
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:67"
      case 4'1101
        assign \o 7'0111101
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:70"
      case 4'1110
        assign \o 7'1001111
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:73"
      case 4'1111
        assign \o 7'1000111
    end
  end
end
attribute \generator "Amaranth"
module \top.strobe.onehot
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:109"
  wire width 2 input 0 \i
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:111"
  wire width 4 output 1 \o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:110"
  wire width 1 \n
  process $group_0
    assign \o 4'0000
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:115"
    switch \i
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:117"
      case 2'00
        assign \o 4'0001
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:117"
      case 2'01
        assign \o 4'0010
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:117"
      case 2'10
        assign \o 4'0100
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:117"
      case 2'11
        assign \o 4'1000
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:119"
    switch { \n }
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:119"
      case 1'1
        assign \o 4'0000
    end
  end
  connect \n 1'0
end
attribute \generator "Amaranth"
module \top.strobe
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:10"
  wire width 7 input 0 \i0
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:11"
  wire width 7 input 1 \i1
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:12"
  wire width 7 input 2 \i2
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:13"
  wire width 7 input 3 \i3
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 4 \rst
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 5 \clk
  attribute \init 4'0000
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 4 output 6 \anodes_0__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 4 \anodes_0__o$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 output 7 \seven_segment_0__a__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \seven_segment_0__a__o$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 output 8 \seven_segment_0__b__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \seven_segment_0__b__o$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 output 9 \seven_segment_0__c__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \seven_segment_0__c__o$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 output 10 \seven_segment_0__d__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \seven_segment_0__d__o$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 output 11 \seven_segment_0__e__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \seven_segment_0__e__o$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 output 12 \seven_segment_0__f__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \seven_segment_0__f__o$next
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 output 13 \seven_segment_0__g__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \seven_segment_0__g__o$next
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:109"
  wire width 2 \onehot_i
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/lib/coding.py:111"
  wire width 4 \onehot_o
  cell \top.strobe.onehot \onehot
    connect \i \onehot_i
    connect \o \onehot_o
  end
  attribute \init 19'0000000000000000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:31"
  wire width 19 \counter
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:31"
  wire width 19 \counter$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 19
    parameter \B_SIGNED 0
    parameter \B_WIDTH 19
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 19'1111010000100100000
    connect \Y $1
  end
  attribute \init 2'00
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:34"
  wire width 2 \ocnt
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:34"
  wire width 2 \ocnt$next
  process $group_0
    assign \onehot_i 2'00
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
    switch { $1 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
      case 1'1
        assign \onehot_i \ocnt
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:45"
      case
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
  wire width 1 $3
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 19
    parameter \B_SIGNED 0
    parameter \B_WIDTH 19
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 19'1111010000100100000
    connect \Y $3
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:46"
  wire width 20 $5
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:46"
  wire width 20 $6
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:46"
  cell $add $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 19
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 20
    connect \A \counter
    connect \B 1'1
    connect \Y $6
  end
  connect $5 $6
  process $group_1
    assign \counter$next \counter
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
    switch { $3 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
      case 1'1
        assign \counter$next 19'0000000000000000000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:45"
      case
        assign \counter$next $5 [18:0]
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \counter$next 19'0000000000000000000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
  wire width 1 $8
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
  cell $eq $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 19
    parameter \B_SIGNED 0
    parameter \B_WIDTH 19
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 19'1111010000100100000
    connect \Y $8
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:41"
  wire width 3 $10
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:41"
  wire width 3 $11
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:41"
  cell $add $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \ocnt
    connect \B 1'1
    connect \Y $11
  end
  connect $10 $11
  process $group_2
    assign \ocnt$next \ocnt
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
    switch { $8 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
      case 1'1
        assign \ocnt$next $10 [1:0]
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:45"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \ocnt$next 2'00
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
  wire width 1 $13
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
  cell $eq $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 19
    parameter \B_SIGNED 0
    parameter \B_WIDTH 19
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 19'1111010000100100000
    connect \Y $13
  end
  process $group_3
    assign \anodes_0__o$next \anodes_0__o
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
    switch { $13 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
      case 1'1
        assign \anodes_0__o$next \onehot_o
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:45"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \anodes_0__o$next 4'0000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
  wire width 1 $15
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
  cell $eq $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 19
    parameter \B_SIGNED 0
    parameter \B_WIDTH 19
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 19'1111010000100100000
    connect \Y $15
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:43"
  wire width 28 $17
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:43"
  wire width 5 $18
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:43"
  cell $mul $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 5
    connect \A 3'111
    connect \B \ocnt
    connect \Y $18
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:43"
  wire width 28 $20
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:43"
  cell $sshr $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 28
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 28
    connect \A { \i3 \i2 \i1 \i0 }
    connect \B $18
    connect \Y $20
  end
  connect $17 $20
  process $group_4
    assign \seven_segment_0__a__o$next \seven_segment_0__a__o
    assign \seven_segment_0__b__o$next \seven_segment_0__b__o
    assign \seven_segment_0__c__o$next \seven_segment_0__c__o
    assign \seven_segment_0__d__o$next \seven_segment_0__d__o
    assign \seven_segment_0__e__o$next \seven_segment_0__e__o
    assign \seven_segment_0__f__o$next \seven_segment_0__f__o
    assign \seven_segment_0__g__o$next \seven_segment_0__g__o
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
    switch { $15 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:36"
      case 1'1
        assign { { \seven_segment_0__g__o$next } { \seven_segment_0__f__o$next } { \seven_segment_0__e__o$next } { \seven_segment_0__d__o$next } { \seven_segment_0__c__o$next } { \seven_segment_0__b__o$next } { \seven_segment_0__a__o$next } } $17 [6:0]
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:45"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \seven_segment_0__a__o$next 1'0
        assign \seven_segment_0__b__o$next 1'0
        assign \seven_segment_0__c__o$next 1'0
        assign \seven_segment_0__d__o$next 1'0
        assign \seven_segment_0__e__o$next 1'0
        assign \seven_segment_0__f__o$next 1'0
        assign \seven_segment_0__g__o$next 1'0
    end
  end
  cell $dff $22
    parameter \CLK_POLARITY 1
    parameter \WIDTH 19
    connect \CLK \clk
    connect \D \counter$next
    connect \Q \counter
  end
  cell $dff $23
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \ocnt$next
    connect \Q \ocnt
  end
  cell $dff $24
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \anodes_0__o$next
    connect \Q \anodes_0__o
  end
  cell $dff $25
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \seven_segment_0__a__o$next
    connect \Q \seven_segment_0__a__o
  end
  cell $dff $26
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \seven_segment_0__b__o$next
    connect \Q \seven_segment_0__b__o
  end
  cell $dff $27
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \seven_segment_0__c__o$next
    connect \Q \seven_segment_0__c__o
  end
  cell $dff $28
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \seven_segment_0__d__o$next
    connect \Q \seven_segment_0__d__o
  end
  cell $dff $29
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \seven_segment_0__e__o$next
    connect \Q \seven_segment_0__e__o
  end
  cell $dff $30
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \seven_segment_0__f__o$next
    connect \Q \seven_segment_0__f__o
  end
  cell $dff $31
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \seven_segment_0__g__o$next
    connect \Q \seven_segment_0__g__o
  end
end
attribute \generator "Amaranth"
module \top.cd_sync
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 output 0 \rst
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 output 1 \clk
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 input 2 \clk100_0__i
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:403"
  wire width 1 \por_clk
  process $group_0
    assign \por_clk 1'0
    assign \por_clk \clk100_0__i
  end
  attribute \init 1'0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:405"
  wire width 1 \ready
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:405"
  wire width 1 \ready$next
  attribute \init 11'00000000000
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:404"
  wire width 11 \timer
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:404"
  wire width 11 \timer$next
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:407"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:407"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 11'10111011100
    connect \Y $1
  end
  process $group_1
    assign \ready$next \ready
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:407"
    switch { $1 }
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:407"
      case 1'1
        assign \ready$next 1'1
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:409"
      case
    end
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:407"
  wire width 1 $3
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:407"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 11'10111011100
    connect \Y $3
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:410"
  wire width 12 $5
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:410"
  wire width 12 $6
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:410"
  cell $add $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A \timer
    connect \B 1'1
    connect \Y $6
  end
  connect $5 $6
  process $group_2
    assign \timer$next \timer
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:407"
    switch { $3 }
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:407"
      case 1'1
      attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:409"
      case
        assign \timer$next $5 [10:0]
    end
  end
  process $group_3
    assign \clk 1'0
    assign \clk \clk100_0__i
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:418"
  wire width 1 $8
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:418"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready
    connect \Y $8
  end
  process $group_4
    assign \rst 1'0
    assign \rst $8
  end
  cell $dff $10
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \por_clk
    connect \D \ready$next
    connect \Q \ready
  end
  cell $dff $11
    parameter \CLK_POLARITY 1
    parameter \WIDTH 11
    connect \CLK \por_clk
    connect \D \timer$next
    connect \Q \timer
  end
end
attribute \generator "Amaranth"
module \top.pin_seven_segment_0__a
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \seven_segment_0__a__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \seven_segment_0__a__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 1 \seven_segment_0__a__o_n
  cell \SB_IO \seven_segment_0__a_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \seven_segment_0__a__io
    connect \D_OUT_0 \seven_segment_0__a__o_n
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \seven_segment_0__a__o
    connect \Y $1
  end
  process $group_0
    assign \seven_segment_0__a__o_n 1'0
    assign \seven_segment_0__a__o_n $1
  end
end
attribute \generator "Amaranth"
module \top.pin_seven_segment_0__b
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \seven_segment_0__b__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \seven_segment_0__b__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 1 \seven_segment_0__b__o_n
  cell \SB_IO \seven_segment_0__b_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \seven_segment_0__b__io
    connect \D_OUT_0 \seven_segment_0__b__o_n
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \seven_segment_0__b__o
    connect \Y $1
  end
  process $group_0
    assign \seven_segment_0__b__o_n 1'0
    assign \seven_segment_0__b__o_n $1
  end
end
attribute \generator "Amaranth"
module \top.pin_seven_segment_0__c
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \seven_segment_0__c__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \seven_segment_0__c__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 1 \seven_segment_0__c__o_n
  cell \SB_IO \seven_segment_0__c_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \seven_segment_0__c__io
    connect \D_OUT_0 \seven_segment_0__c__o_n
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \seven_segment_0__c__o
    connect \Y $1
  end
  process $group_0
    assign \seven_segment_0__c__o_n 1'0
    assign \seven_segment_0__c__o_n $1
  end
end
attribute \generator "Amaranth"
module \top.pin_seven_segment_0__d
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \seven_segment_0__d__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \seven_segment_0__d__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 1 \seven_segment_0__d__o_n
  cell \SB_IO \seven_segment_0__d_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \seven_segment_0__d__io
    connect \D_OUT_0 \seven_segment_0__d__o_n
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \seven_segment_0__d__o
    connect \Y $1
  end
  process $group_0
    assign \seven_segment_0__d__o_n 1'0
    assign \seven_segment_0__d__o_n $1
  end
end
attribute \generator "Amaranth"
module \top.pin_seven_segment_0__e
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \seven_segment_0__e__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \seven_segment_0__e__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 1 \seven_segment_0__e__o_n
  cell \SB_IO \seven_segment_0__e_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \seven_segment_0__e__io
    connect \D_OUT_0 \seven_segment_0__e__o_n
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \seven_segment_0__e__o
    connect \Y $1
  end
  process $group_0
    assign \seven_segment_0__e__o_n 1'0
    assign \seven_segment_0__e__o_n $1
  end
end
attribute \generator "Amaranth"
module \top.pin_seven_segment_0__f
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \seven_segment_0__f__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \seven_segment_0__f__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 1 \seven_segment_0__f__o_n
  cell \SB_IO \seven_segment_0__f_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \seven_segment_0__f__io
    connect \D_OUT_0 \seven_segment_0__f__o_n
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \seven_segment_0__f__o
    connect \Y $1
  end
  process $group_0
    assign \seven_segment_0__f__o_n 1'0
    assign \seven_segment_0__f__o_n $1
  end
end
attribute \generator "Amaranth"
module \top.pin_seven_segment_0__g
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \seven_segment_0__g__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \seven_segment_0__g__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 1 \seven_segment_0__g__o_n
  cell \SB_IO \seven_segment_0__g_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \seven_segment_0__g__io
    connect \D_OUT_0 \seven_segment_0__g__o_n
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \seven_segment_0__g__o
    connect \Y $1
  end
  process $group_0
    assign \seven_segment_0__g__o_n 1'0
    assign \seven_segment_0__g__o_n $1
  end
end
attribute \generator "Amaranth"
module \top.pin_seven_segment_0__dp
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 0 \seven_segment_0__dp__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 1 \seven_segment_0__dp__o_n
  cell \SB_IO \seven_segment_0__dp_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \seven_segment_0__dp__io
    connect \D_OUT_0 \seven_segment_0__dp__o_n
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \seven_segment_0__dp__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \seven_segment_0__dp__o
    connect \Y $1
  end
  process $group_0
    assign \seven_segment_0__dp__o_n 1'0
    assign \seven_segment_0__dp__o_n $1
  end
  connect \seven_segment_0__dp__o 1'0
end
attribute \generator "Amaranth"
module \top.pin_anodes_0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 4 input 0 \anodes_0__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 4 inout 1 \anodes_0__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:474"
  wire width 4 \anodes_0__o_n
  cell \SB_IO \anodes_0_0
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \anodes_0__io [0]
    connect \D_OUT_0 \anodes_0__o_n [0]
  end
  cell \SB_IO \anodes_0_1
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \anodes_0__io [1]
    connect \D_OUT_0 \anodes_0__o_n [1]
  end
  cell \SB_IO \anodes_0_2
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \anodes_0__io [2]
    connect \D_OUT_0 \anodes_0__o_n [2]
  end
  cell \SB_IO \anodes_0_3
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \anodes_0__io [3]
    connect \D_OUT_0 \anodes_0__o_n [3]
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  wire width 4 $1
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:475"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \anodes_0__o
    connect \Y $1
  end
  process $group_0
    assign \anodes_0__o_n 4'0000
    assign \anodes_0__o_n $1
  end
end
attribute \generator "Amaranth"
module \top.pin_clk100_0
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 output 0 \clk100_0__i
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \clk100_0__io
  cell \SB_GB_IO \clk100_0_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'000001
    connect \PACKAGE_PIN \clk100_0__io
    connect \GLOBAL_BUFFER_OUTPUT \clk100_0__i
  end
end
attribute \generator "Amaranth"
attribute \top 1
module \top
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 0 \seven_segment_0__a__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \seven_segment_0__b__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 2 \seven_segment_0__c__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 3 \seven_segment_0__d__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 4 \seven_segment_0__e__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 5 \seven_segment_0__f__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 6 \seven_segment_0__g__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 7 \seven_segment_0__dp__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 4 inout 8 \anodes_0__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 9 \clk100_0__io
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 \clk
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 \rst
  attribute \init 6'000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:7"
  wire width 6 \hour_i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:7"
  wire width 6 \hour_i$next
  cell \top.hour \hour
    connect \i \hour_i
    connect \rst \rst
    connect \clk \clk
  end
  attribute \init 6'000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:7"
  wire width 6 \minute_i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:7"
  wire width 6 \minute_i$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:9"
  wire width 4 \minute_outHi
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:8"
  wire width 4 \minute_outLo
  cell \top.minute \minute
    connect \i \minute_i
    connect \outHi \minute_outHi
    connect \outLo \minute_outLo
    connect \rst \rst
    connect \clk \clk
  end
  attribute \init 6'000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:7"
  wire width 6 \second_i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:7"
  wire width 6 \second_i$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:9"
  wire width 4 \second_outHi
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/doubledabble.py:8"
  wire width 4 \second_outLo
  cell \top.second \second
    connect \i \second_i
    connect \outHi \second_outHi
    connect \outLo \second_outLo
    connect \rst \rst
    connect \clk \clk
  end
  attribute \init 4'0000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:6"
  wire width 4 \digit0_i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:6"
  wire width 4 \digit0_i$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:7"
  wire width 7 \digit0_o
  cell \top.digit0 \digit0
    connect \i \digit0_i
    connect \o \digit0_o
  end
  attribute \init 4'0000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:6"
  wire width 4 \digit1_i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:6"
  wire width 4 \digit1_i$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:7"
  wire width 7 \digit1_o
  cell \top.digit1 \digit1
    connect \i \digit1_i
    connect \o \digit1_o
  end
  attribute \init 4'0000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:6"
  wire width 4 \digit2_i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:6"
  wire width 4 \digit2_i$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:7"
  wire width 7 \digit2_o
  cell \top.digit2 \digit2
    connect \i \digit2_i
    connect \o \digit2_o
  end
  attribute \init 4'0000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:6"
  wire width 4 \digit3_i
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:6"
  wire width 4 \digit3_i$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/sevseg_decoder.py:7"
  wire width 7 \digit3_o
  cell \top.digit3 \digit3
    connect \i \digit3_i
    connect \o \digit3_o
  end
  attribute \init 7'0000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:10"
  wire width 7 \strobe_i0
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:10"
  wire width 7 \strobe_i0$next
  attribute \init 7'0000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:11"
  wire width 7 \strobe_i1
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:11"
  wire width 7 \strobe_i1$next
  attribute \init 7'0000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:12"
  wire width 7 \strobe_i2
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:12"
  wire width 7 \strobe_i2$next
  attribute \init 7'0000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:13"
  wire width 7 \strobe_i3
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/strobe.py:13"
  wire width 7 \strobe_i3$next
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 4 \strobe_anodes_0__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \strobe_seven_segment_0__a__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \strobe_seven_segment_0__b__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \strobe_seven_segment_0__c__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \strobe_seven_segment_0__d__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \strobe_seven_segment_0__e__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \strobe_seven_segment_0__f__o
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \strobe_seven_segment_0__g__o
  cell \top.strobe \strobe
    connect \i0 \strobe_i0
    connect \i1 \strobe_i1
    connect \i2 \strobe_i2
    connect \i3 \strobe_i3
    connect \rst \rst
    connect \clk \clk
    connect \anodes_0__o \strobe_anodes_0__o
    connect \seven_segment_0__a__o \strobe_seven_segment_0__a__o
    connect \seven_segment_0__b__o \strobe_seven_segment_0__b__o
    connect \seven_segment_0__c__o \strobe_seven_segment_0__c__o
    connect \seven_segment_0__d__o \strobe_seven_segment_0__d__o
    connect \seven_segment_0__e__o \strobe_seven_segment_0__e__o
    connect \seven_segment_0__f__o \strobe_seven_segment_0__f__o
    connect \seven_segment_0__g__o \strobe_seven_segment_0__g__o
  end
  attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/build/res.py:159"
  wire width 1 \cd_sync_clk100_0__i
  cell \top.cd_sync \cd_sync
    connect \rst \rst
    connect \clk \clk
    connect \clk100_0__i \cd_sync_clk100_0__i
  end
  cell \top.pin_seven_segment_0__a \pin_seven_segment_0__a
    connect \seven_segment_0__a__o \strobe_seven_segment_0__a__o
    connect \seven_segment_0__a__io \seven_segment_0__a__io
  end
  cell \top.pin_seven_segment_0__b \pin_seven_segment_0__b
    connect \seven_segment_0__b__o \strobe_seven_segment_0__b__o
    connect \seven_segment_0__b__io \seven_segment_0__b__io
  end
  cell \top.pin_seven_segment_0__c \pin_seven_segment_0__c
    connect \seven_segment_0__c__o \strobe_seven_segment_0__c__o
    connect \seven_segment_0__c__io \seven_segment_0__c__io
  end
  cell \top.pin_seven_segment_0__d \pin_seven_segment_0__d
    connect \seven_segment_0__d__o \strobe_seven_segment_0__d__o
    connect \seven_segment_0__d__io \seven_segment_0__d__io
  end
  cell \top.pin_seven_segment_0__e \pin_seven_segment_0__e
    connect \seven_segment_0__e__o \strobe_seven_segment_0__e__o
    connect \seven_segment_0__e__io \seven_segment_0__e__io
  end
  cell \top.pin_seven_segment_0__f \pin_seven_segment_0__f
    connect \seven_segment_0__f__o \strobe_seven_segment_0__f__o
    connect \seven_segment_0__f__io \seven_segment_0__f__io
  end
  cell \top.pin_seven_segment_0__g \pin_seven_segment_0__g
    connect \seven_segment_0__g__o \strobe_seven_segment_0__g__o
    connect \seven_segment_0__g__io \seven_segment_0__g__io
  end
  cell \top.pin_seven_segment_0__dp \pin_seven_segment_0__dp
    connect \seven_segment_0__dp__io \seven_segment_0__dp__io
  end
  cell \top.pin_anodes_0 \pin_anodes_0
    connect \anodes_0__o \strobe_anodes_0__o
    connect \anodes_0__io \anodes_0__io
  end
  cell \top.pin_clk100_0 \pin_clk100_0
    connect \clk100_0__i \cd_sync_clk100_0__i
    connect \clk100_0__io \clk100_0__io
  end
  attribute \init 6'000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:45"
  wire width 6 \secCounter
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:45"
  wire width 6 \secCounter$next
  attribute \init 27'000000000000000000000000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:41"
  wire width 27 \counter
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:41"
  wire width 27 \counter$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
  wire width 1 $1
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 27
    parameter \B_SIGNED 0
    parameter \B_WIDTH 27
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 27'101111101011110000100000000
    connect \Y $1
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:59"
  wire width 1 $3
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:59"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \secCounter
    connect \B 6'111011
    connect \Y $3
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:75"
  wire width 7 $5
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:75"
  wire width 7 $6
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:75"
  cell $add $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \secCounter
    connect \B 1'1
    connect \Y $6
  end
  connect $5 $6
  process $group_0
    assign \secCounter$next \secCounter
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
    switch { $1 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:59"
        switch { $3 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:59"
          case 1'1
            assign \secCounter$next 6'000000
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:74"
          case
            assign \secCounter$next $5 [5:0]
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:83"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \secCounter$next 6'000000
    end
  end
  attribute \init 6'000000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:44"
  wire width 6 \minCounter
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:44"
  wire width 6 \minCounter$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
  wire width 1 $8
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
  cell $eq $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 27
    parameter \B_SIGNED 0
    parameter \B_WIDTH 27
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 27'101111101011110000100000000
    connect \Y $8
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:59"
  wire width 1 $10
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:59"
  cell $eq $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \secCounter
    connect \B 6'111011
    connect \Y $10
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:62"
  wire width 1 $12
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:62"
  cell $eq $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \minCounter
    connect \B 6'111011
    connect \Y $12
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:72"
  wire width 7 $14
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:72"
  wire width 7 $15
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:72"
  cell $add $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \minCounter
    connect \B 1'1
    connect \Y $15
  end
  connect $14 $15
  process $group_1
    assign \minCounter$next \minCounter
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
    switch { $8 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:59"
        switch { $10 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:59"
          case 1'1
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:62"
            switch { $12 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:62"
              case 1'1
                assign \minCounter$next 6'000000
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:71"
              case
                assign \minCounter$next $14 [5:0]
            end
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:74"
          case
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:83"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \minCounter$next 6'000000
    end
  end
  attribute \init 4'0000
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:43"
  wire width 4 \hrCounter
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:43"
  wire width 4 \hrCounter$next
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
  wire width 1 $17
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
  cell $eq $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 27
    parameter \B_SIGNED 0
    parameter \B_WIDTH 27
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 27'101111101011110000100000000
    connect \Y $17
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:59"
  wire width 1 $19
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:59"
  cell $eq $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \secCounter
    connect \B 6'111011
    connect \Y $19
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:62"
  wire width 1 $21
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:62"
  cell $eq $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \minCounter
    connect \B 6'111011
    connect \Y $21
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:65"
  wire width 1 $23
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:65"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \hrCounter
    connect \B 4'1100
    connect \Y $23
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:69"
  wire width 5 $25
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:69"
  wire width 5 $26
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:69"
  cell $add $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \hrCounter
    connect \B 1'1
    connect \Y $26
  end
  connect $25 $26
  process $group_2
    assign \hrCounter$next \hrCounter
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
    switch { $17 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
      case 1'1
        attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:59"
        switch { $19 }
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:59"
          case 1'1
            attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:62"
            switch { $21 }
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:62"
              case 1'1
                attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:65"
                switch { $23 }
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:65"
                  case 1'1
                    assign \hrCounter$next 4'0000
                  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:68"
                  case
                    assign \hrCounter$next $25 [3:0]
                end
              attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:71"
              case
            end
          attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:74"
          case
        end
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:83"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \hrCounter$next 4'0000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
  wire width 1 $28
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
  cell $eq $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 27
    parameter \B_SIGNED 0
    parameter \B_WIDTH 27
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 27'101111101011110000100000000
    connect \Y $28
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:84"
  wire width 28 $30
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:84"
  wire width 28 $31
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:84"
  cell $add $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 27
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 28
    connect \A \counter
    connect \B 1'1
    connect \Y $31
  end
  connect $30 $31
  process $group_3
    assign \counter$next \counter
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
    switch { $28 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
      case 1'1
        assign \counter$next 27'000000000000000000000000000
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:83"
      case
        assign \counter$next $30 [26:0]
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \counter$next 27'000000000000000000000000000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
  wire width 1 $33
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
  cell $eq $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 27
    parameter \B_SIGNED 0
    parameter \B_WIDTH 27
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 27'101111101011110000100000000
    connect \Y $33
  end
  process $group_4
    assign \second_i$next \second_i
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
    switch { $33 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
      case 1'1
        assign \second_i$next \secCounter
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:83"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \second_i$next 6'000000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
  wire width 1 $35
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
  cell $eq $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 27
    parameter \B_SIGNED 0
    parameter \B_WIDTH 27
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 27'101111101011110000100000000
    connect \Y $35
  end
  process $group_5
    assign \minute_i$next \minute_i
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
    switch { $35 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
      case 1'1
        assign \minute_i$next \minCounter
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:83"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \minute_i$next 6'000000
    end
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
  wire width 1 $37
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
  cell $eq $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 27
    parameter \B_SIGNED 0
    parameter \B_WIDTH 27
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 27'101111101011110000100000000
    connect \Y $37
  end
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:43"
  wire width 6 $39
  attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:43"
  cell $pos $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 6
    connect \A \hrCounter
    connect \Y $39
  end
  process $group_6
    assign \hour_i$next \hour_i
    attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
    switch { $37 }
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:58"
      case 1'1
        assign \hour_i$next $39
      attribute \src "/Users/mateijordache/Documents/electronics_projects/amaranth-playground/clock/top.py:83"
      case
    end
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \hour_i$next 6'000000
    end
  end
  process $group_7
    assign \digit0_i$next \digit0_i
    assign \digit0_i$next \minute_outHi
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \digit0_i$next 4'0000
    end
  end
  process $group_8
    assign \digit1_i$next \digit1_i
    assign \digit1_i$next \minute_outLo
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \digit1_i$next 4'0000
    end
  end
  process $group_9
    assign \digit2_i$next \digit2_i
    assign \digit2_i$next \second_outHi
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \digit2_i$next 4'0000
    end
  end
  process $group_10
    assign \digit3_i$next \digit3_i
    assign \digit3_i$next \second_outLo
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \digit3_i$next 4'0000
    end
  end
  process $group_11
    assign \strobe_i0$next \strobe_i0
    assign \strobe_i0$next \digit0_o
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \strobe_i0$next 7'0000000
    end
  end
  process $group_12
    assign \strobe_i1$next \strobe_i1
    assign \strobe_i1$next \digit1_o
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \strobe_i1$next 7'0000000
    end
  end
  process $group_13
    assign \strobe_i2$next \strobe_i2
    assign \strobe_i2$next \digit2_o
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \strobe_i2$next 7'0000000
    end
  end
  process $group_14
    assign \strobe_i3$next \strobe_i3
    assign \strobe_i3$next \digit3_o
    attribute \src "/Users/mateijordache/Library/Python/3.10/lib/python/site-packages/amaranth/hdl/xfrm.py:503"
    switch \rst
      case 1'1
        assign \strobe_i3$next 7'0000000
    end
  end
  cell $dff $41
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \CLK \clk
    connect \D \secCounter$next
    connect \Q \secCounter
  end
  cell $dff $42
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \CLK \clk
    connect \D \minCounter$next
    connect \Q \minCounter
  end
  cell $dff $43
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \hrCounter$next
    connect \Q \hrCounter
  end
  cell $dff $44
    parameter \CLK_POLARITY 1
    parameter \WIDTH 27
    connect \CLK \clk
    connect \D \counter$next
    connect \Q \counter
  end
  cell $dff $45
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \CLK \clk
    connect \D \second_i$next
    connect \Q \second_i
  end
  cell $dff $46
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \CLK \clk
    connect \D \minute_i$next
    connect \Q \minute_i
  end
  cell $dff $47
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \CLK \clk
    connect \D \hour_i$next
    connect \Q \hour_i
  end
  cell $dff $48
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \digit0_i$next
    connect \Q \digit0_i
  end
  cell $dff $49
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \digit1_i$next
    connect \Q \digit1_i
  end
  cell $dff $50
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \digit2_i$next
    connect \Q \digit2_i
  end
  cell $dff $51
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \digit3_i$next
    connect \Q \digit3_i
  end
  cell $dff $52
    parameter \CLK_POLARITY 1
    parameter \WIDTH 7
    connect \CLK \clk
    connect \D \strobe_i0$next
    connect \Q \strobe_i0
  end
  cell $dff $53
    parameter \CLK_POLARITY 1
    parameter \WIDTH 7
    connect \CLK \clk
    connect \D \strobe_i1$next
    connect \Q \strobe_i1
  end
  cell $dff $54
    parameter \CLK_POLARITY 1
    parameter \WIDTH 7
    connect \CLK \clk
    connect \D \strobe_i2$next
    connect \Q \strobe_i2
  end
  cell $dff $55
    parameter \CLK_POLARITY 1
    parameter \WIDTH 7
    connect \CLK \clk
    connect \D \strobe_i3$next
    connect \Q \strobe_i3
  end
end
