DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "IO"
duLibraryName "idx_fpga_lib"
duName "subbus_io"
elements [
]
mwi 0
uid 149,0
)
(Instance
name "addrs"
duLibraryName "idx_fpga_lib"
duName "ana_addr"
elements [
]
mwi 0
uid 175,0
)
(Instance
name "cfg_ram"
duLibraryName "idx_fpga_lib"
duName "ana_cfg_ram"
elements [
]
mwi 0
uid 463,0
)
(Instance
name "data_ram"
duLibraryName "idx_fpga_lib"
duName "ana_data_ram"
elements [
]
mwi 0
uid 1096,0
)
(Instance
name "hwside"
duLibraryName "idx_fpga_lib"
duName "ana_hwside"
elements [
(GiElement
name "DEF_CFG"
type "std_logic_vector(4 DOWNTO 0)"
value "\"10100\""
)
]
mwi 0
uid 1188,0
)
(Instance
name "resynch"
duLibraryName "idx_fpga_lib"
duName "ana_resynch"
elements [
]
mwi 0
uid 1571,0
)
]
libraryRefs [
"ieee"
]
)
version "29.1"
appVersion "2009.2 (Build 10)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_input\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_input\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_input"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_input"
)
(vvPair
variable "date"
value "11/17/2010"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "17"
)
(vvPair
variable "entity_name"
value "ana_input"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "ana_input"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_input\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ana_input\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_6.6b\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "12:38:08"
)
(vvPair
variable "unit"
value "ana_input"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2010"
)
(vvPair
variable "yy"
value "10"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,84000,94000,85000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,84000,85900,85000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,80000,98000,81000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,80000,97200,81000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,82000,94000,83000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,82000,85100,83000"
st "
Analog Input Circuit
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,82000,77000,83000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,82000,75300,83000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,81000,114000,85000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,81200,107800,83200"
st "
Analog Input Circuit for connection to
subbus interface within FPGA
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "98000,80000,114000,81000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "98200,80000,101400,81000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,80000,94000,82000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "80000,80000,87000,82000"
st "
Harvard University
Anderson Group
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,83000,77000,84000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,83000,75300,84000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,84000,77000,85000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,84000,75900,85000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,83000,94000,84000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,83000,87900,84000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "73000,80000,114000,85000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 149,0
optionalChildren [
*13 (CptPort
uid 109,0
ps "OnEdgeStrategy"
shape (Diamond
uid 110,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,44625,46750,45375"
)
tg (CPTG
uid 111,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
font "arial,8,0"
)
xt "40000,44500,45000,45500"
st "Data : (15:0)"
ju 2
blo "45000,45300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "Data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*14 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,44625,35000,45375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
font "arial,8,0"
)
xt "36000,44500,38600,45500"
st "ExpRd"
blo "36000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
)
)
)
*15 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,45625,35000,46375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
font "arial,8,0"
)
xt "36000,45500,38600,46500"
st "ExpWr"
blo "36000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
)
)
)
*16 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,45625,46750,46375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
font "arial,8,0"
)
xt "42200,45500,45000,46500"
st "ExpAck"
ju 2
blo "45000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 4
)
)
)
*17 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,46625,35000,47375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
font "arial,8,0"
)
xt "36000,46500,38000,47500"
st "F8M"
blo "36000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 5
)
)
)
*18 (CptPort
uid 129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 130,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,47625,35000,48375"
)
tg (CPTG
uid 131,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 132,0
va (VaSet
font "arial,8,0"
)
xt "36000,47500,37300,48500"
st "rst"
blo "36000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 6
)
)
)
*19 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Diamond
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,46625,46750,47375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
font "arial,8,0"
)
xt "39800,46500,45000,47500"
st "iData : (15:0)"
ju 2
blo "45000,47300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "iData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*20 (CptPort
uid 137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,49625,46750,50375"
)
tg (CPTG
uid 139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
font "arial,8,0"
)
xt "42700,49500,45000,50500"
st "RdEn"
ju 2
blo "45000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdEn"
t "std_ulogic"
o 8
)
)
)
*21 (CptPort
uid 141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,48625,46750,49375"
)
tg (CPTG
uid 143,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 144,0
va (VaSet
font "arial,8,0"
)
xt "42700,48500,45000,49500"
st "WrEn"
ju 2
blo "45000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WrEn"
t "std_ulogic"
o 9
)
)
)
*22 (CptPort
uid 145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1541,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,48625,35000,49375"
)
tg (CPTG
uid 147,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
font "arial,8,0"
)
xt "36000,48500,38200,49500"
st "BdEn"
blo "36000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "BdEn"
t "std_ulogic"
o 10
)
)
)
]
shape (Rectangle
uid 150,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "35000,44000,46000,51000"
)
oxt "25000,41000,36000,47000"
ttg (MlTextGroup
uid 151,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*23 (Text
uid 152,0
va (VaSet
font "arial,8,1"
)
xt "37850,50000,43150,51000"
st "idx_fpga_lib"
blo "37850,50800"
tm "BdLibraryNameMgr"
)
*24 (Text
uid 153,0
va (VaSet
font "arial,8,1"
)
xt "37850,51000,42150,52000"
st "subbus_io"
blo "37850,51800"
tm "CptNameMgr"
)
*25 (Text
uid 154,0
va (VaSet
font "arial,8,1"
)
xt "37850,52000,39050,53000"
st "IO"
blo "37850,52800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 155,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 156,0
text (MLText
uid 157,0
va (VaSet
font "Courier New,8,0"
)
xt "40500,44000,40500,44000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 158,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "35250,49250,36750,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*26 (SaComponent
uid 175,0
optionalChildren [
*27 (CptPort
uid 159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,59625,35000,60375"
)
tg (CPTG
uid 161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 162,0
va (VaSet
font "arial,8,0"
)
xt "36000,59500,41000,60500"
st "Addr : (15:0)"
blo "36000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*28 (CptPort
uid 163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,58625,49750,59375"
)
tg (CPTG
uid 165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166,0
va (VaSet
font "arial,8,0"
)
xt "45800,58500,48000,59500"
st "BdEn"
ju 2
blo "48000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "BdEn"
t "std_ulogic"
o 2
)
)
)
*29 (CptPort
uid 167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,59625,49750,60375"
)
tg (CPTG
uid 169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 170,0
va (VaSet
font "arial,8,0"
)
xt "42100,59500,48000,60500"
st "CfgAddr : (7:0)"
ju 2
blo "48000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CfgAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
)
)
)
*30 (CptPort
uid 171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,60625,49750,61375"
)
tg (CPTG
uid 173,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 174,0
va (VaSet
font "arial,8,0"
)
xt "42000,60500,48000,61500"
st "AcqAddr : (7:0)"
ju 2
blo "48000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AcqAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
)
)
)
]
shape (Rectangle
uid 176,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "35000,58000,49000,62000"
)
oxt "25000,55000,39000,59000"
ttg (MlTextGroup
uid 177,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*31 (Text
uid 178,0
va (VaSet
font "arial,8,1"
)
xt "39350,62000,44650,63000"
st "idx_fpga_lib"
blo "39350,62800"
tm "BdLibraryNameMgr"
)
*32 (Text
uid 179,0
va (VaSet
font "arial,8,1"
)
xt "39350,63000,43150,64000"
st "ana_addr"
blo "39350,63800"
tm "CptNameMgr"
)
*33 (Text
uid 180,0
va (VaSet
font "arial,8,1"
)
xt "39350,64000,41850,65000"
st "addrs"
blo "39350,64800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 181,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 182,0
text (MLText
uid 183,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,58000,42000,58000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 184,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "35250,60250,36750,61750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*34 (Net
uid 295,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 3,0
)
declText (MLText
uid 296,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,33500,3600"
st "ExpRd   : std_ulogic"
)
)
*35 (PortIoIn
uid 301,0
shape (CompositeShape
uid 302,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 303,0
sl 0
ro 270
xt "5000,44625,6500,45375"
)
(Line
uid 304,0
sl 0
ro 270
xt "6500,45000,7000,45000"
pts [
"6500,45000"
"7000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 305,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 306,0
va (VaSet
font "arial,8,0"
)
xt "1400,44500,4000,45500"
st "ExpRd"
ju 2
blo "4000,45300"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 307,0
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
suid 4,0
)
declText (MLText
uid 308,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,33500,4400"
st "ExpWr   : std_ulogic"
)
)
*37 (PortIoIn
uid 313,0
shape (CompositeShape
uid 314,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 315,0
sl 0
ro 270
xt "5000,45625,6500,46375"
)
(Line
uid 316,0
sl 0
ro 270
xt "6500,46000,7000,46000"
pts [
"6500,46000"
"7000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 317,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 318,0
va (VaSet
font "arial,8,0"
)
xt "1400,45500,4000,46500"
st "ExpWr"
ju 2
blo "4000,46300"
tm "WireNameMgr"
)
)
)
*38 (PortIoIn
uid 325,0
shape (CompositeShape
uid 326,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 327,0
sl 0
ro 270
xt "5000,48625,6500,49375"
)
(Line
uid 328,0
sl 0
ro 270
xt "6500,49000,7000,49000"
pts [
"6500,49000"
"7000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 329,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 330,0
va (VaSet
font "arial,8,0"
)
xt "1600,48500,4000,49500"
st "F30M"
ju 2
blo "4000,49300"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 331,0
decl (Decl
n "RST"
t "std_ulogic"
o 5
suid 6,0
)
declText (MLText
uid 332,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,33500,6000"
st "RST     : std_ulogic"
)
)
*40 (PortIoIn
uid 337,0
shape (CompositeShape
uid 338,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 339,0
sl 0
ro 270
xt "25000,47625,26500,48375"
)
(Line
uid 340,0
sl 0
ro 270
xt "26500,48000,27000,48000"
pts [
"26500,48000"
"27000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 341,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
font "arial,8,0"
)
xt "22000,47500,24000,48500"
st "RST"
ju 2
blo "24000,48300"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 343,0
decl (Decl
n "ExpAck"
t "std_ulogic"
o 9
suid 7,0
)
declText (MLText
uid 344,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,33500,9200"
st "ExpAck  : std_ulogic"
)
)
*42 (PortIoOut
uid 349,0
shape (CompositeShape
uid 350,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 351,0
sl 0
ro 270
xt "52500,38625,54000,39375"
)
(Line
uid 352,0
sl 0
ro 270
xt "52000,39000,52500,39000"
pts [
"52000,39000"
"52500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 353,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 354,0
va (VaSet
font "arial,8,0"
)
xt "55000,38500,57800,39500"
st "ExpAck"
blo "55000,39300"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 361,0
decl (Decl
n "BdEn"
t "std_ulogic"
o 18
suid 8,0
)
declText (MLText
uid 362,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,37000,18200"
st "SIGNAL BdEn    : std_ulogic"
)
)
*44 (Net
uid 367,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 9,0
)
declText (MLText
uid 368,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,43000,2800"
st "Addr    : std_logic_vector(15 DOWNTO 0)"
)
)
*45 (PortIoIn
uid 373,0
shape (CompositeShape
uid 374,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 375,0
sl 0
ro 270
xt "5000,46625,6500,47375"
)
(Line
uid 376,0
sl 0
ro 270
xt "6500,47000,7000,47000"
pts [
"6500,47000"
"7000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 377,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 378,0
va (VaSet
font "arial,8,0"
)
xt "2000,46500,4000,47500"
st "Addr"
ju 2
blo "4000,47300"
tm "WireNameMgr"
)
)
)
*46 (Net
uid 379,0
decl (Decl
n "CfgAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 20
suid 10,0
)
declText (MLText
uid 380,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18200,46500,19000"
st "SIGNAL CfgAddr : std_logic_vector(7 DOWNTO 0)"
)
)
*47 (Net
uid 385,0
decl (Decl
n "AcqAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 11,0
)
declText (MLText
uid 386,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,46500,15800"
st "SIGNAL AcqAddr : std_logic_vector(7 DOWNTO 0)"
)
)
*48 (Net
uid 391,0
decl (Decl
n "WrEn"
t "std_ulogic"
o 25
suid 12,0
)
declText (MLText
uid 392,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23800,37000,24600"
st "SIGNAL WrEn    : std_ulogic"
)
)
*49 (Net
uid 397,0
decl (Decl
n "RdEn"
t "std_ulogic"
o 23
suid 13,0
)
declText (MLText
uid 398,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22200,37000,23000"
st "SIGNAL RdEn    : std_ulogic"
)
)
*50 (SaComponent
uid 463,0
optionalChildren [
*51 (CptPort
uid 427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 428,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,35625,69000,36375"
)
tg (CPTG
uid 429,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 430,0
va (VaSet
font "arial,8,0"
)
xt "70000,35500,76900,36500"
st "RD_ADDR : (7:0)"
blo "70000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "RD_ADDR"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
)
)
)
*52 (CptPort
uid 431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 432,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,36625,69000,37375"
)
tg (CPTG
uid 433,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 434,0
va (VaSet
font "arial,8,0"
)
xt "70000,36500,77000,37500"
st "WR_ADDR : (7:0)"
blo "70000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "WR_ADDR"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
)
)
)
*53 (CptPort
uid 435,0
ps "OnEdgeStrategy"
shape (Triangle
uid 436,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,35625,86750,36375"
)
tg (CPTG
uid 437,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 438,0
va (VaSet
font "arial,8,0"
)
xt "78300,35500,85000,36500"
st "RD_DATA : (4:0)"
ju 2
blo "85000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DATA"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 3
)
)
)
*54 (CptPort
uid 439,0
ps "OnEdgeStrategy"
shape (Triangle
uid 440,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,37625,69000,38375"
)
tg (CPTG
uid 441,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 442,0
va (VaSet
font "arial,8,0"
)
xt "70000,37500,77200,38500"
st "WR_DATA : (15:0)"
blo "70000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "WR_DATA"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
*55 (CptPort
uid 443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 444,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,38625,69000,39375"
)
tg (CPTG
uid 445,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 446,0
va (VaSet
font "arial,8,0"
)
xt "70000,38500,72000,39500"
st "WE0"
blo "70000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "WE0"
t "std_ulogic"
o 5
)
)
)
*56 (CptPort
uid 447,0
ps "OnEdgeStrategy"
shape (Triangle
uid 448,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,39625,69000,40375"
)
tg (CPTG
uid 449,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 450,0
va (VaSet
font "arial,8,0"
)
xt "70000,39500,72000,40500"
st "WE1"
blo "70000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "WE1"
t "std_ulogic"
o 6
)
)
)
*57 (CptPort
uid 451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 452,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,40625,69000,41375"
)
tg (CPTG
uid 453,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 454,0
va (VaSet
font "arial,8,0"
)
xt "70000,40500,72700,41500"
st "RDEN"
blo "70000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "RDEN"
t "std_ulogic"
o 7
)
)
)
*58 (CptPort
uid 455,0
ps "OnEdgeStrategy"
shape (Triangle
uid 456,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,41625,69000,42375"
)
tg (CPTG
uid 457,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 458,0
va (VaSet
font "arial,8,0"
)
xt "70000,41500,71900,42500"
st "CLK"
blo "70000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_ulogic"
o 8
)
)
)
*59 (CptPort
uid 459,0
ps "OnEdgeStrategy"
shape (Triangle
uid 460,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,42625,69000,43375"
)
tg (CPTG
uid 461,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 462,0
va (VaSet
font "arial,8,0"
)
xt "70000,42500,72000,43500"
st "RST"
blo "70000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "RST"
t "std_ulogic"
o 9
)
)
)
]
shape (Rectangle
uid 464,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "69000,35000,86000,44000"
)
oxt "59000,32000,76000,41000"
ttg (MlTextGroup
uid 465,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 466,0
va (VaSet
font "arial,8,1"
)
xt "74750,44000,80050,45000"
st "idx_fpga_lib"
blo "74750,44800"
tm "BdLibraryNameMgr"
)
*61 (Text
uid 467,0
va (VaSet
font "arial,8,1"
)
xt "74750,45000,80250,46000"
st "ana_cfg_ram"
blo "74750,45800"
tm "CptNameMgr"
)
*62 (Text
uid 468,0
va (VaSet
font "arial,8,1"
)
xt "74750,46000,78150,47000"
st "cfg_ram"
blo "74750,46800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 469,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 470,0
text (MLText
uid 471,0
va (VaSet
font "Courier New,8,0"
)
xt "77500,35000,77500,35000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 472,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "69250,42250,70750,43750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*63 (Net
uid 473,0
decl (Decl
n "iData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 26
suid 14,0
)
declText (MLText
uid 474,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24600,47000,25400"
st "SIGNAL iData   : std_logic_vector(15 DOWNTO 0)"
)
)
*64 (SaComponent
uid 1096,0
optionalChildren [
*65 (CptPort
uid 1064,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1065,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,54625,72000,55375"
)
tg (CPTG
uid 1066,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1067,0
va (VaSet
font "arial,8,0"
)
xt "73000,54500,75700,55500"
st "RDEN"
blo "73000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "RDEN"
t "std_ulogic"
o 1
)
)
)
*66 (CptPort
uid 1068,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1069,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,55625,72000,56375"
)
tg (CPTG
uid 1070,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1071,0
va (VaSet
font "arial,8,0"
)
xt "73000,55500,75800,56500"
st "WREN"
blo "73000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "WREN"
t "std_ulogic"
o 2
)
)
)
*67 (CptPort
uid 1072,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1073,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89000,54625,89750,55375"
)
tg (CPTG
uid 1074,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1075,0
va (VaSet
font "arial,8,0"
)
xt "80900,54500,88000,55500"
st "RD_DATA : (15:0)"
ju 2
blo "88000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DATA"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*68 (CptPort
uid 1076,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1077,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,56625,72000,57375"
)
tg (CPTG
uid 1078,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1079,0
va (VaSet
font "arial,8,0"
)
xt "73000,56500,80200,57500"
st "WR_DATA : (31:0)"
blo "73000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "WR_DATA"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 4
)
)
)
*69 (CptPort
uid 1080,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1081,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,57625,72000,58375"
)
tg (CPTG
uid 1082,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1083,0
va (VaSet
font "arial,8,0"
)
xt "73000,57500,79900,58500"
st "RD_ADDR : (7:0)"
blo "73000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "RD_ADDR"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
)
)
)
*70 (CptPort
uid 1084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1085,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,58625,72000,59375"
)
tg (CPTG
uid 1086,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1087,0
va (VaSet
font "arial,8,0"
)
xt "73000,58500,80000,59500"
st "WR_ADDR : (7:0)"
blo "73000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "WR_ADDR"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
)
)
)
*71 (CptPort
uid 1088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1089,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,59625,72000,60375"
)
tg (CPTG
uid 1090,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1091,0
va (VaSet
font "arial,8,0"
)
xt "73000,59500,74900,60500"
st "CLK"
blo "73000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_ulogic"
o 7
)
)
)
*72 (CptPort
uid 1092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1093,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,60625,72000,61375"
)
tg (CPTG
uid 1094,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1095,0
va (VaSet
font "arial,8,0"
)
xt "73000,60500,75000,61500"
st "RST"
blo "73000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "RST"
t "std_ulogic"
o 8
)
)
)
]
shape (Rectangle
uid 1097,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "72000,54000,89000,62000"
)
oxt "62000,51000,79000,59000"
ttg (MlTextGroup
uid 1098,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 1099,0
va (VaSet
font "arial,8,1"
)
xt "77550,62000,82850,63000"
st "idx_fpga_lib"
blo "77550,62800"
tm "BdLibraryNameMgr"
)
*74 (Text
uid 1100,0
va (VaSet
font "arial,8,1"
)
xt "77550,63000,83450,64000"
st "ana_data_ram"
blo "77550,63800"
tm "CptNameMgr"
)
*75 (Text
uid 1101,0
va (VaSet
font "arial,8,1"
)
xt "77550,64000,81350,65000"
st "data_ram"
blo "77550,64800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1102,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1103,0
text (MLText
uid 1104,0
va (VaSet
font "Courier New,8,0"
)
xt "80500,54000,80500,54000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1105,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "72250,60250,73750,61750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*76 (Net
uid 1106,0
decl (Decl
n "F30M"
t "std_ulogic"
o 4
suid 15,0
)
declText (MLText
uid 1107,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,33500,5200"
st "F30M    : std_ulogic"
)
)
*77 (Net
uid 1120,0
decl (Decl
n "Data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 16,0
)
declText (MLText
uid 1121,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13200,43000,14000"
st "Data    : std_logic_vector(15 DOWNTO 0)"
)
)
*78 (PortIoInOut
uid 1126,0
shape (CompositeShape
uid 1127,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1128,0
sl 0
ro 180
xt "39000,38625,40500,39375"
)
(Line
uid 1129,0
sl 0
ro 180
xt "40500,39000,41000,39000"
pts [
"41000,39000"
"40500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1130,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1131,0
va (VaSet
font "arial,8,0"
)
xt "36000,38500,38000,39500"
st "Data"
ju 2
blo "38000,39300"
tm "WireNameMgr"
)
)
)
*79 (SaComponent
uid 1188,0
optionalChildren [
*80 (CptPort
uid 1132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,47625,102000,48375"
)
tg (CPTG
uid 1134,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1135,0
va (VaSet
font "arial,8,0"
)
xt "103000,47500,104900,48500"
st "CLK"
blo "103000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
o 1
)
)
)
*81 (CptPort
uid 1136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,48625,102000,49375"
)
tg (CPTG
uid 1138,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1139,0
va (VaSet
font "arial,8,0"
)
xt "103000,48500,105000,49500"
st "RST"
blo "103000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "RST"
t "std_logic"
o 2
)
)
)
*82 (CptPort
uid 1140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1141,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,47625,117750,48375"
)
tg (CPTG
uid 1142,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1143,0
va (VaSet
font "arial,8,0"
)
xt "111500,47500,116000,48500"
st "Row : (2:0)"
ju 2
blo "116000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Row"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 3
)
)
)
*83 (CptPort
uid 1144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1145,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,49625,102000,50375"
)
tg (CPTG
uid 1146,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1147,0
va (VaSet
font "arial,8,0"
)
xt "103000,49500,108900,50500"
st "CfgData : (4:0)"
blo "103000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "CfgData"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 4
)
)
)
*84 (CptPort
uid 1148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1149,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,48625,117750,49375"
)
tg (CPTG
uid 1150,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1151,0
va (VaSet
font "arial,8,0"
)
xt "109600,48500,116000,49500"
st "AcqData : (31:0)"
ju 2
blo "116000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AcqData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 5
)
)
)
*85 (CptPort
uid 1152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1153,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,49625,117750,50375"
)
tg (CPTG
uid 1154,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1155,0
va (VaSet
font "arial,8,0"
)
xt "109600,49500,116000,50500"
st "RAMAddr : (7:0)"
ju 2
blo "116000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RAMAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
)
)
)
*86 (CptPort
uid 1156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1157,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,50625,117750,51375"
)
tg (CPTG
uid 1158,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1159,0
va (VaSet
font "arial,8,0"
)
xt "112700,50500,116000,51500"
st "RdWrEn"
ju 2
blo "116000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdWrEn"
t "std_ulogic"
o 7
)
)
)
*87 (CptPort
uid 1160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1161,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,51625,117750,52375"
)
tg (CPTG
uid 1162,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1163,0
va (VaSet
font "arial,8,0"
)
xt "113100,51500,116000,52500"
st "RdyOut"
ju 2
blo "116000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdyOut"
t "std_ulogic"
o 8
)
)
)
*88 (CptPort
uid 1164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1165,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,52625,117750,53375"
)
tg (CPTG
uid 1166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1167,0
va (VaSet
font "arial,8,0"
)
xt "113900,52500,116000,53500"
st "Conv"
ju 2
blo "116000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Conv"
t "std_ulogic"
o 9
)
)
)
*89 (CptPort
uid 1168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,53625,117750,54375"
)
tg (CPTG
uid 1170,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1171,0
va (VaSet
font "arial,8,0"
)
xt "114100,53500,116000,54500"
st "CS5"
ju 2
blo "116000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CS5"
t "std_ulogic"
o 10
)
)
)
*90 (CptPort
uid 1172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1173,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,50625,102000,51375"
)
tg (CPTG
uid 1174,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1175,0
va (VaSet
font "arial,8,0"
)
xt "103000,50500,107300,51500"
st "SDI : (1:0)"
blo "103000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "SDI"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 11
)
)
)
*91 (CptPort
uid 1176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1177,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,54625,117750,55375"
)
tg (CPTG
uid 1178,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1179,0
va (VaSet
font "arial,8,0"
)
xt "110600,54500,116000,55500"
st "SCK16 : (1:0)"
ju 2
blo "116000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCK16"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 12
)
)
)
*92 (CptPort
uid 1180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1181,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,55625,117750,56375"
)
tg (CPTG
uid 1182,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1183,0
va (VaSet
font "arial,8,0"
)
xt "111300,55500,116000,56500"
st "SDO : (1:0)"
ju 2
blo "116000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SDO"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 13
)
)
)
*93 (CptPort
uid 1184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1185,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,56625,117750,57375"
)
tg (CPTG
uid 1186,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1187,0
va (VaSet
font "arial,8,0"
)
xt "111000,56500,116000,57500"
st "SCK5 : (1:0)"
ju 2
blo "116000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCK5"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 14
)
)
)
]
shape (Rectangle
uid 1189,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "102000,47000,117000,58000"
)
oxt "92000,44000,107000,55000"
ttg (MlTextGroup
uid 1190,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 1191,0
va (VaSet
font "arial,8,1"
)
xt "106850,58000,112150,59000"
st "idx_fpga_lib"
blo "106850,58800"
tm "BdLibraryNameMgr"
)
*95 (Text
uid 1192,0
va (VaSet
font "arial,8,1"
)
xt "106850,59000,111850,60000"
st "ana_hwside"
blo "106850,59800"
tm "CptNameMgr"
)
*96 (Text
uid 1193,0
va (VaSet
font "arial,8,1"
)
xt "106850,60000,109750,61000"
st "hwside"
blo "106850,60800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1194,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1195,0
text (MLText
uid 1196,0
va (VaSet
font "Courier New,8,0"
)
xt "102000,46200,131500,47000"
st "DEF_CFG = \"10100\"    ( std_logic_vector(4 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "DEF_CFG"
type "std_logic_vector(4 DOWNTO 0)"
value "\"10100\""
)
]
)
viewicon (ZoomableIcon
uid 1197,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "102250,56250,103750,57750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*97 (Net
uid 1210,0
decl (Decl
n "RD_DATA"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 22
suid 17,0
)
declText (MLText
uid 1211,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21400,46500,22200"
st "SIGNAL RD_DATA : std_logic_vector(4 DOWNTO 0)"
)
)
*98 (Net
uid 1216,0
decl (Decl
n "SDI"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 6
suid 18,0
)
declText (MLText
uid 1217,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,43000,6800"
st "SDI     : std_ulogic_vector(1 DOWNTO 0)"
)
)
*99 (PortIoIn
uid 1222,0
shape (CompositeShape
uid 1223,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1224,0
sl 0
ro 270
xt "96000,50625,97500,51375"
)
(Line
uid 1225,0
sl 0
ro 270
xt "97500,51000,98000,51000"
pts [
"97500,51000"
"98000,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1226,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1227,0
va (VaSet
font "arial,8,0"
)
xt "93300,50500,95000,51500"
st "SDI"
ju 2
blo "95000,51300"
tm "WireNameMgr"
)
)
)
*100 (Net
uid 1228,0
decl (Decl
n "Row"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 11
suid 19,0
)
declText (MLText
uid 1229,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,43000,10800"
st "Row     : std_ulogic_vector(2 DOWNTO 0)"
)
)
*101 (PortIoOut
uid 1234,0
shape (CompositeShape
uid 1235,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1236,0
sl 0
ro 270
xt "123500,47625,125000,48375"
)
(Line
uid 1237,0
sl 0
ro 270
xt "123000,48000,123500,48000"
pts [
"123000,48000"
"123500,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1238,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1239,0
va (VaSet
font "arial,8,0"
)
xt "126000,47500,127900,48500"
st "Row"
blo "126000,48300"
tm "WireNameMgr"
)
)
)
*102 (Net
uid 1240,0
decl (Decl
n "RdyOut"
t "std_ulogic"
o 10
suid 20,0
)
declText (MLText
uid 1241,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,33500,10000"
st "RdyOut  : std_ulogic"
)
)
*103 (PortIoOut
uid 1246,0
shape (CompositeShape
uid 1247,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1248,0
sl 0
ro 270
xt "123500,51625,125000,52375"
)
(Line
uid 1249,0
sl 0
ro 270
xt "123000,52000,123500,52000"
pts [
"123000,52000"
"123500,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1250,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1251,0
va (VaSet
font "arial,8,0"
)
xt "126000,51500,128900,52500"
st "RdyOut"
blo "126000,52300"
tm "WireNameMgr"
)
)
)
*104 (Net
uid 1252,0
decl (Decl
n "Conv"
t "std_ulogic"
o 8
suid 21,0
)
declText (MLText
uid 1253,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,33500,8400"
st "Conv    : std_ulogic"
)
)
*105 (PortIoOut
uid 1258,0
shape (CompositeShape
uid 1259,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1260,0
sl 0
ro 270
xt "123500,52625,125000,53375"
)
(Line
uid 1261,0
sl 0
ro 270
xt "123000,53000,123500,53000"
pts [
"123000,53000"
"123500,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1262,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1263,0
va (VaSet
font "arial,8,0"
)
xt "126000,52500,128100,53500"
st "Conv"
blo "126000,53300"
tm "WireNameMgr"
)
)
)
*106 (Net
uid 1264,0
decl (Decl
n "CS5"
t "std_ulogic"
o 7
suid 22,0
)
declText (MLText
uid 1265,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,33500,7600"
st "CS5     : std_ulogic"
)
)
*107 (PortIoOut
uid 1270,0
shape (CompositeShape
uid 1271,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1272,0
sl 0
ro 270
xt "123500,53625,125000,54375"
)
(Line
uid 1273,0
sl 0
ro 270
xt "123000,54000,123500,54000"
pts [
"123000,54000"
"123500,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1274,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1275,0
va (VaSet
font "arial,8,0"
)
xt "126000,53500,127900,54500"
st "CS5"
blo "126000,54300"
tm "WireNameMgr"
)
)
)
*108 (Net
uid 1276,0
decl (Decl
n "SCK16"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 12
suid 23,0
)
declText (MLText
uid 1277,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10800,43000,11600"
st "SCK16   : std_ulogic_vector(1 DOWNTO 0)"
)
)
*109 (PortIoOut
uid 1282,0
shape (CompositeShape
uid 1283,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1284,0
sl 0
ro 270
xt "123500,54625,125000,55375"
)
(Line
uid 1285,0
sl 0
ro 270
xt "123000,55000,123500,55000"
pts [
"123000,55000"
"123500,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1286,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1287,0
va (VaSet
font "arial,8,0"
)
xt "126000,54500,128800,55500"
st "SCK16"
blo "126000,55300"
tm "WireNameMgr"
)
)
)
*110 (Net
uid 1288,0
decl (Decl
n "SDO"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 14
suid 24,0
)
declText (MLText
uid 1289,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12400,43000,13200"
st "SDO     : std_ulogic_vector(1 DOWNTO 0)"
)
)
*111 (PortIoOut
uid 1294,0
shape (CompositeShape
uid 1295,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1296,0
sl 0
ro 270
xt "123500,55625,125000,56375"
)
(Line
uid 1297,0
sl 0
ro 270
xt "123000,56000,123500,56000"
pts [
"123000,56000"
"123500,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1298,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1299,0
va (VaSet
font "arial,8,0"
)
xt "126000,55500,128100,56500"
st "SDO"
blo "126000,56300"
tm "WireNameMgr"
)
)
)
*112 (Net
uid 1300,0
decl (Decl
n "SCK5"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 13
suid 25,0
)
declText (MLText
uid 1301,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11600,43000,12400"
st "SCK5    : std_ulogic_vector(1 DOWNTO 0)"
)
)
*113 (PortIoOut
uid 1306,0
shape (CompositeShape
uid 1307,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1308,0
sl 0
ro 270
xt "123500,56625,125000,57375"
)
(Line
uid 1309,0
sl 0
ro 270
xt "123000,57000,123500,57000"
pts [
"123000,57000"
"123500,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1310,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1311,0
va (VaSet
font "arial,8,0"
)
xt "126000,56500,128400,57500"
st "SCK5"
blo "126000,57300"
tm "WireNameMgr"
)
)
)
*114 (Net
uid 1312,0
decl (Decl
n "RAMAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
suid 26,0
)
declText (MLText
uid 1313,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20600,46500,21400"
st "SIGNAL RAMAddr : std_logic_vector(7 DOWNTO 0)"
)
)
*115 (Net
uid 1324,0
decl (Decl
n "RdWrEn"
t "std_ulogic"
o 24
suid 27,0
)
declText (MLText
uid 1325,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23000,37000,23800"
st "SIGNAL RdWrEn  : std_ulogic"
)
)
*116 (Net
uid 1336,0
decl (Decl
n "AcqData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 17
suid 28,0
)
declText (MLText
uid 1337,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,47000,16600"
st "SIGNAL AcqData : std_logic_vector(31 DOWNTO 0)"
)
)
*117 (Blk
uid 1571,0
shape (Rectangle
uid 1572,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "11000,44000,19000,54000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1573,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
uid 1574,0
va (VaSet
font "arial,8,1"
)
xt "12350,47500,17650,48500"
st "idx_fpga_lib"
blo "12350,48300"
tm "BdLibraryNameMgr"
)
*119 (Text
uid 1575,0
va (VaSet
font "arial,8,1"
)
xt "12350,48500,17650,49500"
st "ana_resynch"
blo "12350,49300"
tm "BlkNameMgr"
)
*120 (Text
uid 1576,0
va (VaSet
font "arial,8,1"
)
xt "12350,49500,15550,50500"
st "resynch"
blo "12350,50300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1577,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1578,0
text (MLText
uid 1579,0
va (VaSet
font "Courier New,8,0"
)
xt "12350,57500,12350,57500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1580,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "11250,52250,12750,53750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*121 (Net
uid 1581,0
decl (Decl
n "ExpRd1"
t "std_ulogic"
o 26
suid 30,0
)
declText (MLText
uid 1582,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19000,37000,19800"
st "SIGNAL ExpRd1  : std_ulogic"
)
)
*122 (Net
uid 1589,0
decl (Decl
n "ExpWr1"
t "std_ulogic"
o 27
suid 31,0
)
declText (MLText
uid 1590,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19800,37000,20600"
st "SIGNAL ExpWr1  : std_ulogic"
)
)
*123 (Net
uid 1597,0
decl (Decl
n "Addr1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 28
suid 32,0
)
declText (MLText
uid 1598,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,47000,17400"
st "SIGNAL Addr1   : std_logic_vector(15 DOWNTO 0)"
)
)
*124 (Wire
uid 297,0
shape (OrthoPolyLine
uid 298,0
va (VaSet
vasetType 3
)
xt "7000,45000,11000,45000"
pts [
"11000,45000"
"7000,45000"
]
)
start &117
end &35
sat 1
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 300,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "10000,44000,12600,45000"
st "ExpRd"
blo "10000,44800"
tm "WireNameMgr"
)
)
on &34
)
*125 (Wire
uid 309,0
shape (OrthoPolyLine
uid 310,0
va (VaSet
vasetType 3
)
xt "7000,46000,11000,46000"
pts [
"11000,46000"
"7000,46000"
]
)
start &117
end &37
sat 1
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 312,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "10000,45000,12600,46000"
st "ExpWr"
blo "10000,45800"
tm "WireNameMgr"
)
)
on &36
)
*126 (Wire
uid 321,0
optionalChildren [
*127 (BdJunction
uid 489,0
ps "OnConnectorStrategy"
shape (Circle
uid 490,0
va (VaSet
vasetType 1
)
xt "29600,41600,30400,42400"
radius 400
)
)
*128 (BdJunction
uid 1611,0
ps "OnConnectorStrategy"
shape (Circle
uid 1612,0
va (VaSet
vasetType 1
)
xt "7600,48600,8400,49400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 322,0
va (VaSet
vasetType 3
)
xt "7000,42000,34250,49000"
pts [
"34250,47000"
"30000,47000"
"30000,42000"
"8000,42000"
"8000,49000"
"7000,49000"
]
)
start &17
end &38
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 323,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 324,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "11250,49000,13650,50000"
st "F30M"
blo "11250,49800"
tm "WireNameMgr"
)
)
on &76
)
*129 (Wire
uid 333,0
optionalChildren [
*130 (BdJunction
uid 495,0
ps "OnConnectorStrategy"
shape (Circle
uid 496,0
va (VaSet
vasetType 1
)
xt "30600,47600,31400,48400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 334,0
va (VaSet
vasetType 3
)
xt "27000,48000,34250,48000"
pts [
"34250,48000"
"27000,48000"
]
)
start &18
end &40
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 336,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "32250,47000,34250,48000"
st "RST"
blo "32250,47800"
tm "WireNameMgr"
)
)
on &39
)
*131 (Wire
uid 345,0
shape (OrthoPolyLine
uid 346,0
va (VaSet
vasetType 3
)
xt "46750,39000,52000,46000"
pts [
"46750,46000"
"49000,46000"
"49000,39000"
"52000,39000"
]
)
start &16
end &42
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 347,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 348,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "49750,46000,52550,47000"
st "ExpAck"
blo "49750,46800"
tm "WireNameMgr"
)
)
on &41
)
*132 (Wire
uid 363,0
optionalChildren [
*133 (BdJunction
uid 1546,0
ps "OnConnectorStrategy"
shape (Circle
uid 1547,0
va (VaSet
vasetType 1
)
xt "52600,53600,53400,54400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 364,0
va (VaSet
vasetType 3
)
xt "31000,49000,53000,59000"
pts [
"49750,59000"
"53000,59000"
"53000,54000"
"31000,54000"
"31000,49000"
"34250,49000"
]
)
start &28
end &22
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 366,0
va (VaSet
font "arial,8,0"
)
xt "51000,58000,53200,59000"
st "BdEn"
blo "51000,58800"
tm "WireNameMgr"
)
)
on &43
)
*134 (Wire
uid 369,0
shape (OrthoPolyLine
uid 370,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,47000,11000,47000"
pts [
"11000,47000"
"7000,47000"
]
)
start &117
end &45
sat 1
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 372,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "8250,46000,10250,47000"
st "Addr"
blo "8250,46800"
tm "WireNameMgr"
)
)
on &44
)
*135 (Wire
uid 381,0
shape (OrthoPolyLine
uid 382,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49750,37000,68250,60000"
pts [
"49750,60000"
"58000,60000"
"58000,37000"
"68250,37000"
]
)
start &29
end &52
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 384,0
va (VaSet
font "arial,8,0"
)
xt "51750,59000,57650,60000"
st "CfgAddr : (7:0)"
blo "51750,59800"
tm "WireNameMgr"
)
)
on &46
)
*136 (Wire
uid 387,0
shape (OrthoPolyLine
uid 388,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49750,58000,71250,61000"
pts [
"49750,61000"
"59000,61000"
"59000,58000"
"71250,58000"
]
)
start &30
end &69
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 390,0
va (VaSet
font "arial,8,0"
)
xt "51750,60000,57750,61000"
st "AcqAddr : (7:0)"
blo "51750,60800"
tm "WireNameMgr"
)
)
on &47
)
*137 (Wire
uid 393,0
shape (OrthoPolyLine
uid 394,0
va (VaSet
vasetType 3
)
xt "46750,39000,68250,49000"
pts [
"46750,49000"
"60000,49000"
"60000,39000"
"68250,39000"
]
)
start &21
end &55
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 396,0
va (VaSet
font "arial,8,0"
)
xt "48000,48000,50300,49000"
st "WrEn"
blo "48000,48800"
tm "WireNameMgr"
)
)
on &48
)
*138 (Wire
uid 399,0
shape (OrthoPolyLine
uid 400,0
va (VaSet
vasetType 3
)
xt "46750,50000,71250,55000"
pts [
"46750,50000"
"66000,50000"
"66000,55000"
"71250,55000"
]
)
start &20
end &65
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 402,0
va (VaSet
font "arial,8,0"
)
xt "48000,49000,50300,50000"
st "RdEn"
blo "48000,49800"
tm "WireNameMgr"
)
)
on &49
)
*139 (Wire
uid 475,0
optionalChildren [
*140 (BdJunction
uid 1346,0
ps "OnConnectorStrategy"
shape (Circle
uid 1347,0
va (VaSet
vasetType 1
)
xt "58600,46600,59400,47400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 476,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46750,38000,68250,47000"
pts [
"46750,47000"
"59000,47000"
"59000,38000"
"68250,38000"
]
)
start &19
end &54
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 477,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 478,0
va (VaSet
font "arial,8,0"
)
xt "48000,46000,53200,47000"
st "iData : (15:0)"
blo "48000,46800"
tm "WireNameMgr"
)
)
on &63
)
*141 (Wire
uid 485,0
optionalChildren [
*142 (BdJunction
uid 1112,0
ps "OnConnectorStrategy"
shape (Circle
uid 1113,0
va (VaSet
vasetType 1
)
xt "62600,41600,63400,42400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 486,0
va (VaSet
vasetType 3
)
xt "30000,42000,68250,42000"
pts [
"68250,42000"
"30000,42000"
]
)
start &58
end &127
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 487,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 488,0
va (VaSet
font "arial,8,0"
)
xt "65250,41000,67650,42000"
st "F30M"
blo "65250,41800"
tm "WireNameMgr"
)
)
on &76
)
*143 (Wire
uid 491,0
optionalChildren [
*144 (BdJunction
uid 1118,0
ps "OnConnectorStrategy"
shape (Circle
uid 1119,0
va (VaSet
vasetType 1
)
xt "61600,42600,62400,43400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 492,0
va (VaSet
vasetType 3
)
xt "31000,43000,68250,48000"
pts [
"68250,43000"
"31000,43000"
"31000,48000"
]
)
start &59
end &130
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 493,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 494,0
va (VaSet
font "arial,8,0"
)
xt "66250,42000,68250,43000"
st "RST"
blo "66250,42800"
tm "WireNameMgr"
)
)
on &39
)
*145 (Wire
uid 1108,0
optionalChildren [
*146 (BdJunction
uid 1202,0
ps "OnConnectorStrategy"
shape (Circle
uid 1203,0
va (VaSet
vasetType 1
)
xt "62600,47600,63400,48400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1109,0
va (VaSet
vasetType 3
)
xt "63000,42000,71250,60000"
pts [
"71250,60000"
"63000,60000"
"63000,42000"
]
)
start &71
end &142
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1111,0
va (VaSet
font "arial,8,0"
)
xt "68250,59000,70650,60000"
st "F30M"
blo "68250,59800"
tm "WireNameMgr"
)
)
on &76
)
*147 (Wire
uid 1114,0
optionalChildren [
*148 (BdJunction
uid 1208,0
ps "OnConnectorStrategy"
shape (Circle
uid 1209,0
va (VaSet
vasetType 1
)
xt "61600,48600,62400,49400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1115,0
va (VaSet
vasetType 3
)
xt "62000,43000,71250,61000"
pts [
"71250,61000"
"62000,61000"
"62000,43000"
]
)
start &72
end &144
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1117,0
va (VaSet
font "arial,8,0"
)
xt "68250,60000,70250,61000"
st "RST"
blo "68250,60800"
tm "WireNameMgr"
)
)
on &39
)
*149 (Wire
uid 1122,0
shape (OrthoPolyLine
uid 1123,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,39000,48000,45000"
pts [
"46750,45000"
"48000,45000"
"48000,39000"
"41000,39000"
]
)
start &13
end &78
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1124,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1125,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61750,43000,63750,44000"
st "Data"
blo "61750,43800"
tm "WireNameMgr"
)
)
on &77
)
*150 (Wire
uid 1198,0
shape (OrthoPolyLine
uid 1199,0
va (VaSet
vasetType 3
)
xt "63000,48000,101250,48000"
pts [
"101250,48000"
"63000,48000"
]
)
start &80
end &146
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1201,0
va (VaSet
font "arial,8,0"
)
xt "98250,47000,100650,48000"
st "F30M"
blo "98250,47800"
tm "WireNameMgr"
)
)
on &76
)
*151 (Wire
uid 1204,0
shape (OrthoPolyLine
uid 1205,0
va (VaSet
vasetType 3
)
xt "62000,49000,101250,49000"
pts [
"101250,49000"
"62000,49000"
]
)
start &81
end &148
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1207,0
va (VaSet
font "arial,8,0"
)
xt "98250,48000,100250,49000"
st "RST"
blo "98250,48800"
tm "WireNameMgr"
)
)
on &39
)
*152 (Wire
uid 1212,0
shape (OrthoPolyLine
uid 1213,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86750,36000,101250,50000"
pts [
"86750,36000"
"93000,36000"
"93000,50000"
"101250,50000"
]
)
start &53
end &83
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1215,0
va (VaSet
font "arial,8,0"
)
xt "88750,35000,95450,36000"
st "RD_DATA : (4:0)"
blo "88750,35800"
tm "WireNameMgr"
)
)
on &97
)
*153 (Wire
uid 1218,0
shape (OrthoPolyLine
uid 1219,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98000,51000,101250,51000"
pts [
"101250,51000"
"98000,51000"
]
)
start &90
end &99
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1221,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "99250,50000,100950,51000"
st "SDI"
blo "99250,50800"
tm "WireNameMgr"
)
)
on &98
)
*154 (Wire
uid 1230,0
shape (OrthoPolyLine
uid 1231,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117750,48000,123000,48000"
pts [
"117750,48000"
"123000,48000"
]
)
start &82
end &101
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1233,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "119750,47000,121650,48000"
st "Row"
blo "119750,47800"
tm "WireNameMgr"
)
)
on &100
)
*155 (Wire
uid 1242,0
shape (OrthoPolyLine
uid 1243,0
va (VaSet
vasetType 3
)
xt "117750,52000,123000,52000"
pts [
"117750,52000"
"123000,52000"
]
)
start &87
end &103
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1245,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "119750,51000,122650,52000"
st "RdyOut"
blo "119750,51800"
tm "WireNameMgr"
)
)
on &102
)
*156 (Wire
uid 1254,0
shape (OrthoPolyLine
uid 1255,0
va (VaSet
vasetType 3
)
xt "117750,53000,123000,53000"
pts [
"117750,53000"
"123000,53000"
]
)
start &88
end &105
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1257,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "119750,52000,121850,53000"
st "Conv"
blo "119750,52800"
tm "WireNameMgr"
)
)
on &104
)
*157 (Wire
uid 1266,0
shape (OrthoPolyLine
uid 1267,0
va (VaSet
vasetType 3
)
xt "117750,54000,123000,54000"
pts [
"117750,54000"
"123000,54000"
]
)
start &89
end &107
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1269,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "119750,53000,121650,54000"
st "CS5"
blo "119750,53800"
tm "WireNameMgr"
)
)
on &106
)
*158 (Wire
uid 1278,0
shape (OrthoPolyLine
uid 1279,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117750,55000,123000,55000"
pts [
"117750,55000"
"123000,55000"
]
)
start &91
end &109
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1281,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "119750,54000,122550,55000"
st "SCK16"
blo "119750,54800"
tm "WireNameMgr"
)
)
on &108
)
*159 (Wire
uid 1290,0
shape (OrthoPolyLine
uid 1291,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117750,56000,123000,56000"
pts [
"117750,56000"
"123000,56000"
]
)
start &92
end &111
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1293,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "119750,55000,121850,56000"
st "SDO"
blo "119750,55800"
tm "WireNameMgr"
)
)
on &110
)
*160 (Wire
uid 1302,0
shape (OrthoPolyLine
uid 1303,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117750,57000,123000,57000"
pts [
"117750,57000"
"123000,57000"
]
)
start &93
end &113
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1305,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "119750,56000,122150,57000"
st "SCK5"
blo "119750,56800"
tm "WireNameMgr"
)
)
on &112
)
*161 (Wire
uid 1314,0
optionalChildren [
*162 (BdJunction
uid 1322,0
ps "OnConnectorStrategy"
shape (Circle
uid 1323,0
va (VaSet
vasetType 1
)
xt "118600,49600,119400,50400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1315,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67000,33000,119000,50000"
pts [
"117750,50000"
"119000,50000"
"119000,33000"
"67000,33000"
"67000,36000"
"68250,36000"
]
)
start &85
end &51
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1317,0
va (VaSet
font "arial,8,0"
)
xt "119750,49000,126150,50000"
st "RAMAddr : (7:0)"
blo "119750,49800"
tm "WireNameMgr"
)
)
on &114
)
*163 (Wire
uid 1318,0
shape (OrthoPolyLine
uid 1319,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "68000,50000,119000,66000"
pts [
"119000,50000"
"119000,66000"
"68000,66000"
"68000,59000"
"71250,59000"
]
)
start &162
end &70
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1320,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1321,0
va (VaSet
font "arial,8,0"
)
xt "66250,58000,70050,59000"
st "RAMAddr"
blo "66250,58800"
tm "WireNameMgr"
)
)
on &114
)
*164 (Wire
uid 1326,0
optionalChildren [
*165 (BdJunction
uid 1334,0
ps "OnConnectorStrategy"
shape (Circle
uid 1335,0
va (VaSet
vasetType 1
)
xt "64600,55795,65400,56595"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1327,0
va (VaSet
vasetType 3
)
xt "65000,41000,121000,69000"
pts [
"117750,51000"
"121000,51000"
"121000,69000"
"65000,69000"
"65000,41000"
"68250,41000"
]
)
start &86
end &57
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1329,0
va (VaSet
font "arial,8,0"
)
xt "119750,50000,123050,51000"
st "RdWrEn"
blo "119750,50800"
tm "WireNameMgr"
)
)
on &115
)
*166 (Wire
uid 1330,0
shape (OrthoPolyLine
uid 1331,0
va (VaSet
vasetType 3
)
xt "65000,56195,71250,56195"
pts [
"71250,56195"
"65000,56195"
]
)
start &66
end &165
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1332,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1333,0
va (VaSet
font "arial,8,0"
)
xt "67250,55000,70550,56000"
st "RdWrEn"
blo "67250,55800"
tm "WireNameMgr"
)
)
on &115
)
*167 (Wire
uid 1338,0
shape (OrthoPolyLine
uid 1339,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,49000,122000,68000"
pts [
"117750,49000"
"122000,49000"
"122000,68000"
"66000,68000"
"66000,57000"
"71250,57000"
]
)
start &84
end &68
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1341,0
va (VaSet
font "arial,8,0"
)
xt "119750,48000,126150,49000"
st "AcqData : (31:0)"
blo "119750,48800"
tm "WireNameMgr"
)
)
on &116
)
*168 (Wire
uid 1342,0
shape (OrthoPolyLine
uid 1343,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "59000,47000,91000,55000"
pts [
"89750,55000"
"91000,55000"
"91000,47000"
"59000,47000"
]
)
start &67
end &140
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1344,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1345,0
va (VaSet
font "arial,8,0"
)
xt "91750,54000,93950,55000"
st "iData"
blo "91750,54800"
tm "WireNameMgr"
)
)
on &63
)
*169 (Wire
uid 1542,0
shape (OrthoPolyLine
uid 1543,0
va (VaSet
vasetType 3
)
xt "53000,40000,68250,54000"
pts [
"53000,54000"
"61000,54000"
"61000,40000"
"68250,40000"
]
)
start &133
end &56
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1544,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1545,0
va (VaSet
font "arial,8,0"
)
xt "65250,39000,67450,40000"
st "BdEn"
blo "65250,39800"
tm "WireNameMgr"
)
)
on &43
)
*170 (Wire
uid 1583,0
shape (OrthoPolyLine
uid 1584,0
va (VaSet
vasetType 3
)
xt "19000,45000,34250,45000"
pts [
"34250,45000"
"19000,45000"
]
)
start &14
end &117
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 1587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1588,0
va (VaSet
font "arial,8,0"
)
xt "30250,44000,33250,45000"
st "ExpRd1"
blo "30250,44800"
tm "WireNameMgr"
)
)
on &121
)
*171 (Wire
uid 1591,0
shape (OrthoPolyLine
uid 1592,0
va (VaSet
vasetType 3
)
xt "19000,46000,34250,46000"
pts [
"34250,46000"
"19000,46000"
]
)
start &15
end &117
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 1595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1596,0
va (VaSet
font "arial,8,0"
)
xt "30250,45000,33250,46000"
st "ExpWr1"
blo "30250,45800"
tm "WireNameMgr"
)
)
on &122
)
*172 (Wire
uid 1599,0
shape (OrthoPolyLine
uid 1600,0
va (VaSet
vasetType 3
)
xt "19000,47000,34250,60000"
pts [
"34250,60000"
"22000,60000"
"22000,47000"
"19000,47000"
]
)
start &27
end &117
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 1603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1604,0
va (VaSet
font "arial,8,0"
)
xt "28250,59000,33650,60000"
st "Addr1 : (15:0)"
blo "28250,59800"
tm "WireNameMgr"
)
)
on &123
)
*173 (Wire
uid 1605,0
shape (OrthoPolyLine
uid 1606,0
va (VaSet
vasetType 3
)
xt "8000,49000,11000,49000"
pts [
"8000,49000"
"11000,49000"
]
)
start &128
end &117
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1610,0
va (VaSet
font "arial,8,0"
)
xt "7000,48000,9400,49000"
st "F30M"
blo "7000,48800"
tm "WireNameMgr"
)
)
on &76
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *174 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*176 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*177 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*178 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*179 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*180 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*181 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*182 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*183 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,22,1281,1024"
viewArea "-16813,17668,56396,76525"
cachedDiagramExtent "0,0,131500,85000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\proteus\\Ansel,winspool,"
fileName "ANSEL"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-137000,0"
lastUid 1618,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*185 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*186 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*187 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*188 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*189 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*190 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*191 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*192 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*193 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*194 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*195 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*196 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*197 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*198 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*199 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*200 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*201 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*202 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*203 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*204 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,14000,27100,15000"
st "Diagram Signals:"
blo "20000,14800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 32,0
usingSuid 1
emptyRow *205 (LEmptyRow
)
uid 54,0
optionalChildren [
*206 (RefLabelRowHdr
)
*207 (TitleRowHdr
)
*208 (FilterRowHdr
)
*209 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*210 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*211 (GroupColHdr
tm "GroupColHdrMgr"
)
*212 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*213 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*214 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*215 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*216 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*217 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*218 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 3,0
)
)
uid 405,0
)
*219 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
suid 4,0
)
)
uid 407,0
)
*220 (LeafLogPort
port (LogicalPort
decl (Decl
n "RST"
t "std_ulogic"
o 5
suid 6,0
)
)
uid 411,0
)
*221 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 9
suid 7,0
)
)
uid 413,0
)
*222 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdEn"
t "std_ulogic"
o 18
suid 8,0
)
)
uid 415,0
)
*223 (LeafLogPort
port (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 9,0
)
)
uid 417,0
)
*224 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CfgAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 20
suid 10,0
)
)
uid 419,0
)
*225 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AcqAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 11,0
)
)
uid 421,0
)
*226 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn"
t "std_ulogic"
o 25
suid 12,0
)
)
uid 423,0
)
*227 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdEn"
t "std_ulogic"
o 23
suid 13,0
)
)
uid 425,0
)
*228 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "iData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 26
suid 14,0
)
)
uid 1348,0
)
*229 (LeafLogPort
port (LogicalPort
decl (Decl
n "F30M"
t "std_ulogic"
o 4
suid 15,0
)
)
uid 1350,0
)
*230 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "Data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 16,0
)
)
uid 1352,0
)
*231 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RD_DATA"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 22
suid 17,0
)
)
uid 1354,0
)
*232 (LeafLogPort
port (LogicalPort
decl (Decl
n "SDI"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 6
suid 18,0
)
)
uid 1356,0
)
*233 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Row"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 11
suid 19,0
)
)
uid 1358,0
)
*234 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RdyOut"
t "std_ulogic"
o 10
suid 20,0
)
)
uid 1360,0
)
*235 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Conv"
t "std_ulogic"
o 8
suid 21,0
)
)
uid 1362,0
)
*236 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "CS5"
t "std_ulogic"
o 7
suid 22,0
)
)
uid 1364,0
)
*237 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SCK16"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 12
suid 23,0
)
)
uid 1366,0
)
*238 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SDO"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 14
suid 24,0
)
)
uid 1368,0
)
*239 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SCK5"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 13
suid 25,0
)
)
uid 1370,0
)
*240 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RAMAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
suid 26,0
)
)
uid 1372,0
)
*241 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdWrEn"
t "std_ulogic"
o 24
suid 27,0
)
)
uid 1374,0
)
*242 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AcqData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 17
suid 28,0
)
)
uid 1376,0
)
*243 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpRd1"
t "std_ulogic"
o 26
suid 30,0
)
)
uid 1613,0
)
*244 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpWr1"
t "std_ulogic"
o 27
suid 31,0
)
)
uid 1615,0
)
*245 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Addr1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 28
suid 32,0
)
)
uid 1617,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*246 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *247 (MRCItem
litem &205
pos 28
dimension 20
)
uid 69,0
optionalChildren [
*248 (MRCItem
litem &206
pos 0
dimension 20
uid 70,0
)
*249 (MRCItem
litem &207
pos 1
dimension 23
uid 71,0
)
*250 (MRCItem
litem &208
pos 2
hidden 1
dimension 20
uid 72,0
)
*251 (MRCItem
litem &218
pos 0
dimension 20
uid 406,0
)
*252 (MRCItem
litem &219
pos 1
dimension 20
uid 408,0
)
*253 (MRCItem
litem &220
pos 2
dimension 20
uid 412,0
)
*254 (MRCItem
litem &221
pos 3
dimension 20
uid 414,0
)
*255 (MRCItem
litem &222
pos 15
dimension 20
uid 416,0
)
*256 (MRCItem
litem &223
pos 4
dimension 20
uid 418,0
)
*257 (MRCItem
litem &224
pos 16
dimension 20
uid 420,0
)
*258 (MRCItem
litem &225
pos 17
dimension 20
uid 422,0
)
*259 (MRCItem
litem &226
pos 18
dimension 20
uid 424,0
)
*260 (MRCItem
litem &227
pos 19
dimension 20
uid 426,0
)
*261 (MRCItem
litem &228
pos 20
dimension 20
uid 1349,0
)
*262 (MRCItem
litem &229
pos 5
dimension 20
uid 1351,0
)
*263 (MRCItem
litem &230
pos 6
dimension 20
uid 1353,0
)
*264 (MRCItem
litem &231
pos 21
dimension 20
uid 1355,0
)
*265 (MRCItem
litem &232
pos 7
dimension 20
uid 1357,0
)
*266 (MRCItem
litem &233
pos 8
dimension 20
uid 1359,0
)
*267 (MRCItem
litem &234
pos 9
dimension 20
uid 1361,0
)
*268 (MRCItem
litem &235
pos 10
dimension 20
uid 1363,0
)
*269 (MRCItem
litem &236
pos 11
dimension 20
uid 1365,0
)
*270 (MRCItem
litem &237
pos 12
dimension 20
uid 1367,0
)
*271 (MRCItem
litem &238
pos 13
dimension 20
uid 1369,0
)
*272 (MRCItem
litem &239
pos 14
dimension 20
uid 1371,0
)
*273 (MRCItem
litem &240
pos 22
dimension 20
uid 1373,0
)
*274 (MRCItem
litem &241
pos 23
dimension 20
uid 1375,0
)
*275 (MRCItem
litem &242
pos 24
dimension 20
uid 1377,0
)
*276 (MRCItem
litem &243
pos 25
dimension 20
uid 1614,0
)
*277 (MRCItem
litem &244
pos 26
dimension 20
uid 1616,0
)
*278 (MRCItem
litem &245
pos 27
dimension 20
uid 1618,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*279 (MRCItem
litem &209
pos 0
dimension 20
uid 74,0
)
*280 (MRCItem
litem &211
pos 1
dimension 50
uid 75,0
)
*281 (MRCItem
litem &212
pos 2
dimension 100
uid 76,0
)
*282 (MRCItem
litem &213
pos 3
dimension 50
uid 77,0
)
*283 (MRCItem
litem &214
pos 4
dimension 100
uid 78,0
)
*284 (MRCItem
litem &215
pos 5
dimension 100
uid 79,0
)
*285 (MRCItem
litem &216
pos 6
dimension 50
uid 80,0
)
*286 (MRCItem
litem &217
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *287 (LEmptyRow
)
uid 83,0
optionalChildren [
*288 (RefLabelRowHdr
)
*289 (TitleRowHdr
)
*290 (FilterRowHdr
)
*291 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*292 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*293 (GroupColHdr
tm "GroupColHdrMgr"
)
*294 (NameColHdr
tm "GenericNameColHdrMgr"
)
*295 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*296 (InitColHdr
tm "GenericValueColHdrMgr"
)
*297 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*298 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*299 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *300 (MRCItem
litem &287
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*301 (MRCItem
litem &288
pos 0
dimension 20
uid 98,0
)
*302 (MRCItem
litem &289
pos 1
dimension 23
uid 99,0
)
*303 (MRCItem
litem &290
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*304 (MRCItem
litem &291
pos 0
dimension 20
uid 102,0
)
*305 (MRCItem
litem &293
pos 1
dimension 50
uid 103,0
)
*306 (MRCItem
litem &294
pos 2
dimension 100
uid 104,0
)
*307 (MRCItem
litem &295
pos 3
dimension 100
uid 105,0
)
*308 (MRCItem
litem &296
pos 4
dimension 50
uid 106,0
)
*309 (MRCItem
litem &297
pos 5
dimension 50
uid 107,0
)
*310 (MRCItem
litem &298
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
