// Seed: 1077952637
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3, id_4, id_5;
  tri1 id_6;
  tri  id_7 = id_5, id_8;
  module_0();
  wire id_9;
  tri1 id_10;
  assign id_10 = 1;
  wire id_11, id_12, id_13;
  always @(posedge id_6 or posedge 1) begin
    id_3 = {1{id_1}};
  end
  wor id_14 = id_10;
endmodule
module module_2 (
    output wand id_0,
    output uwire id_1,
    output supply0 id_2
);
  supply0 id_4;
  module_0();
  assign id_4 = 1;
endmodule
