// Seed: 3936123851
module module_0 ();
  logic id_1;
  ;
  assign id_1[1] = 1'b0 - {-1'b0{-1}};
endmodule
module module_1 #(
    parameter id_2 = 32'd26,
    parameter id_9 = 32'd22
) (
    output supply1 id_0,
    output tri id_1,
    input supply1 _id_2,
    input uwire id_3,
    input wor id_4,
    output tri0 id_5,
    input wor id_6,
    output wor id_7,
    input supply1 id_8,
    input wire _id_9,
    input tri1 id_10,
    input uwire id_11,
    input supply1 id_12
);
  wire id_14;
  ;
  wor id_15;
  module_0 modCall_1 ();
  assign id_15 = -1;
  logic [id_9 : id_2] id_16, id_17;
endmodule
