

================================================================
== Vitis HLS Report for 'doHist_Pipeline_VITIS_LOOP_19_2'
================================================================
* Date:           Mon Mar  7 13:58:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        doHist
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153603|   153603|  1.536 ms|  1.536 ms|  153603|  153603|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_19_2  |   153601|   153601|         4|          2|          1|  76800|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    143|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     95|    -|
|Register         |        -|   -|    160|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    160|    238|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_171_p2                |         +|   0|  0|  39|          32|           1|
    |idxPixel_2_fu_127_p2              |         +|   0|  0|  24|          17|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_150_p2                |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln19_fu_121_p2               |      icmp|   0|  0|  13|          17|          17|
    |reuse_select_fu_164_p3            |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 143|         134|         119|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_idxPixel_1  |   9|          2|   17|         34|
    |histo_WEN_A                  |   9|          2|    4|          8|
    |idxPixel_fu_64               |   9|          2|   17|         34|
    |inStream_TDATA_blk_n         |   9|          2|    1|          2|
    |reuse_addr_reg_fu_56         |   9|          2|   64|        128|
    |reuse_reg_fu_60              |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  95|         21|  139|        279|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln26_reg_217             |  32|   0|   32|          0|
    |addr_cmp_reg_212             |   1|   0|    1|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |histo_addr_reg_206           |   8|   0|    8|          0|
    |icmp_ln19_reg_202            |   1|   0|    1|          0|
    |idxPixel_fu_64               |  17|   0|   17|          0|
    |reuse_addr_reg_fu_56         |  64|   0|   64|          0|
    |reuse_reg_fu_60              |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 160|   0|  160|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  doHist_Pipeline_VITIS_LOOP_19_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  doHist_Pipeline_VITIS_LOOP_19_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  doHist_Pipeline_VITIS_LOOP_19_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  doHist_Pipeline_VITIS_LOOP_19_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  doHist_Pipeline_VITIS_LOOP_19_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  doHist_Pipeline_VITIS_LOOP_19_2|  return value|
|inStream_TVALID  |   in|    1|        axis|                inStream_V_data_V|       pointer|
|inStream_TDATA   |   in|    8|        axis|                inStream_V_data_V|       pointer|
|inStream_TREADY  |  out|    1|        axis|                inStream_V_dest_V|       pointer|
|inStream_TDEST   |   in|    6|        axis|                inStream_V_dest_V|       pointer|
|inStream_TKEEP   |   in|    1|        axis|                inStream_V_keep_V|       pointer|
|inStream_TSTRB   |   in|    1|        axis|                inStream_V_strb_V|       pointer|
|inStream_TUSER   |   in|    2|        axis|                inStream_V_user_V|       pointer|
|inStream_TLAST   |   in|    1|        axis|                inStream_V_last_V|       pointer|
|inStream_TID     |   in|    5|        axis|                  inStream_V_id_V|       pointer|
|histo_Addr_A     |  out|   32|        bram|                            histo|         array|
|histo_EN_A       |  out|    1|        bram|                            histo|         array|
|histo_WEN_A      |  out|    4|        bram|                            histo|         array|
|histo_Din_A      |  out|   32|        bram|                            histo|         array|
|histo_Dout_A     |   in|   32|        bram|                            histo|         array|
|histo_Addr_B     |  out|   32|        bram|                            histo|         array|
|histo_EN_B       |  out|    1|        bram|                            histo|         array|
|histo_WEN_B      |  out|    4|        bram|                            histo|         array|
|histo_Din_B      |  out|   32|        bram|                            histo|         array|
|histo_Dout_B     |   in|   32|        bram|                            histo|         array|
+-----------------+-----+-----+------------+---------------------------------+--------------+

