
---------- Begin Simulation Statistics ----------
final_tick                               81939798384000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54265                       # Simulator instruction rate (inst/s)
host_mem_usage                                 791520                       # Number of bytes of host memory used
host_op_rate                                    87037                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   184.28                       # Real time elapsed on the host
host_tick_rate                               14814849                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000013                       # Number of instructions simulated
sim_ops                                      16039485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002730                       # Number of seconds simulated
sim_ticks                                  2730126500                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          16                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  43                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     56.25%     56.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7092                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       652419                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        19529                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       864043                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       497901                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       652419                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       154518                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          944088                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           39503                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2281                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14094768                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7120570                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        19556                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             716889                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1258198                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1230923                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16039469                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5285926                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.034373                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.114685                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1008269     19.07%     19.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1878464     35.54%     54.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       429077      8.12%     62.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       199452      3.77%     66.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       149338      2.83%     69.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       178537      3.38%     72.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       143263      2.71%     75.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        41328      0.78%     76.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1258198     23.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5285926                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1422468                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32268                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14820830                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3605608                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95096      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9834476     61.31%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        85136      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32304      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21092      0.13%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       328288      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126484      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158973      0.99%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63276      0.39%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107593      0.67%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           32      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       150578      0.94%     68.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21316      0.13%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11022      0.07%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3381319     21.08%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1397848      8.72%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       224289      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          347      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16039469                       # Class of committed instruction
system.switch_cpus.commit.refs                5003803                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16039469                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.546023                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.546023                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2557970                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17609806                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           550963                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1551942                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          19778                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        769636                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3694266                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    69                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1412125                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    84                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              944088                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            849343                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4566802                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3258                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10952662                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           39556                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.172903                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       863526                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       537404                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.005897                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5450297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.275258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.544329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2643253     48.50%     48.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           132465      2.43%     50.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           106775      1.96%     52.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           152363      2.80%     55.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           179448      3.29%     58.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           342590      6.29%     65.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           169854      3.12%     68.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           190232      3.49%     71.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1533317     28.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5450297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2747541                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1369260                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        33299                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           780907                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.071138                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5100824                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1412125                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          153338                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3720262                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          459                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1426914                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17270421                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3688699                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        31134                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16769126                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            205                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         37894                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          19778                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         38140                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          132                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       381837                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          260                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       114639                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        28714                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          260                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28509                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4790                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26934354                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16752897                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498383                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13423612                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.068166                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16759627                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29028285                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13088659                       # number of integer regfile writes
system.switch_cpus.ipc                       1.831424                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.831424                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100020      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10398375     61.89%     62.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        86881      0.52%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34938      0.21%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21092      0.13%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       342430      2.04%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129433      0.77%     66.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       161028      0.96%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63334      0.38%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       139506      0.83%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           47      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       176693      1.05%     69.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23280      0.14%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13087      0.08%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3416053     20.33%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1413150      8.41%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       280444      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          472      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16800263                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1589552                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3154486                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1547615                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1903254                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              202203                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012036                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          120662     59.67%     59.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             70      0.03%     59.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3350      1.66%     61.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            22      0.01%     61.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     61.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         3349      1.66%     63.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9995      4.94%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          56215     27.80%     95.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           464      0.23%     96.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         8076      3.99%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15312894                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36176093                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15205282                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16598310                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17270415                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16800263                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            6                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1230886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77556                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1749636                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5450297                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.082449                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.274633                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       891454     16.36%     16.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       635004     11.65%     28.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       892103     16.37%     44.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       838613     15.39%     59.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       728807     13.37%     73.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       603311     11.07%     84.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       352875      6.47%     90.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       248859      4.57%     95.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       259271      4.76%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5450297                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.076841                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              849371                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    44                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       367319                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       289565                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3720262                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1426914                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6734160                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5460232                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          231897                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20732557                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         143030                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           869424                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         563660                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2671                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54924372                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17497014                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22471652                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1992077                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1378624                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          19778                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2337113                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1738974                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3017453                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30016228                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4173172                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21298120                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34705778                       # The number of ROB writes
system.switch_cpus.timesIdled                     150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24640                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2547                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50431                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2547                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 81939798384000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1152                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1873                       # Transaction distribution
system.membus.trans_dist::CleanEvict              513                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3554                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3554                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1152                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        11798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       421056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       421056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  421056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4706                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4706    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4706                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15952000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           24991000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2730126500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939798384000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939798384000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 81939798384000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6480                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20818                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          268                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8063                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19311                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19310                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           394                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6086                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        42368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2837824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2880192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4509                       # Total snoops (count)
system.tol2bus.snoopTraffic                    119872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            30300                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.084059                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.277481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  27753     91.59%     91.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2547      8.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30300                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44425000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38085499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            589500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 81939798384000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          255                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        20829                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21084                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          255                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        20829                       # number of overall hits
system.l2.overall_hits::total                   21084                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          138                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4562                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4707                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          138                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4562                       # number of overall misses
system.l2.overall_misses::total                  4707                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     11817000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    356260500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        368077500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     11817000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    356260500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       368077500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          393                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25391                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25791                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          393                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25391                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25791                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.351145                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.179670                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.182506                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.351145                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.179670                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.182506                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85630.434783                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78093.051293                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78197.896750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85630.434783                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78093.051293                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78197.896750                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1873                       # number of writebacks
system.l2.writebacks::total                      1873                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4700                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4700                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     10437000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    310650500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    321087500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     10437000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    310650500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    321087500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.351145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.179670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.182234                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.351145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.179670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.182234                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75630.434783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68095.243314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68316.489362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75630.434783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68095.243314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68316.489362                       # average overall mshr miss latency
system.l2.replacements                           4509                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18945                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18945                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          268                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              268                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          268                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          268                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          424                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           424                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        15756                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15756                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         3554                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3555                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    268884500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     268884500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19310                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19311                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.184050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.184092                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75656.865504                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75635.583685                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3554                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3554                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    233354500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    233354500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.184050                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.184040                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65659.679235                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65659.679235                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          255                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                255                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          138                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              139                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     11817000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     11817000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.351145                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.352792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85630.434783                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85014.388489                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     10437000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     10437000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.351145                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.350254                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75630.434783                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75630.434783                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5073                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5073                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1013                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     87376000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     87376000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6081                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6086                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.165762                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.166448                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86682.539683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86254.689042                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1008                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1008                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     77296000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     77296000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.165762                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.165626                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76682.539683                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76682.539683                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 81939798384000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1818.503992                       # Cycle average of tags in use
system.l2.tags.total_refs                        9708                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4509                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.153027                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              81937068258000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     162.533400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.148860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.591817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    23.625987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1629.603929                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.079362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.011536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.795705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.887941                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2013                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1656                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.982910                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    208246                       # Number of tag accesses
system.l2.tags.data_accesses                   208246                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 81939798384000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       291904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             301184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       119872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          119872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         4561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1873                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1873                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             23442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            140653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3235015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    106919588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             110318698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        23442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3235015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3258457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       43907123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43907123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       43907123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            23442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           140653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3235015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    106919588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            154225821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000638150500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          103                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          103                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11290                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1731                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4699                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1873                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4699                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1873                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    296                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    29                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               53                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     48319750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   22015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               130876000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10974.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29724.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3066                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1474                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4699                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1873                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    235.274021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.262942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.864428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          620     36.77%     36.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          561     33.27%     70.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          156      9.25%     79.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          143      8.48%     87.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           54      3.20%     90.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           26      1.54%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      1.36%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      1.60%     95.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           76      4.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1686                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.737864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    189.227737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             97     94.17%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            4      3.88%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.97%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.97%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           103                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.757282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.737765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.822073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               16     15.53%     15.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               82     79.61%     95.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      2.91%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           103                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 281792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  117056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  300736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               119872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       103.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        42.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    110.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2729874000                       # Total gap between requests
system.mem_ctrls.avgGap                     415379.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       272960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       117056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3235014.934289674740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 99980715.179314956069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 42875668.947940692306                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          138                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         4561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1873                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4752750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    126123250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  58521800500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34440.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27652.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  31244954.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5704860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3017025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10924200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2693520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     215124000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        586379520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        554549280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1378392405                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.882248                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1435694500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     91000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1203421500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6376020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3381345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            20513220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            6853860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     215124000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        644533200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        505578720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1402360365                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.661314                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1308767750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     91000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1330348250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2730116000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81939798384000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       848901                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           848916                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       848901                       # number of overall hits
system.cpu.icache.overall_hits::total          848916                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          442                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          442                       # number of overall misses
system.cpu.icache.overall_misses::total           443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     16849000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16849000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     16849000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16849000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       849343                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       849359                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       849343                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       849359                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000520                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000522                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000520                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000522                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 38119.909502                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38033.860045                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 38119.909502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38033.860045                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          268                       # number of writebacks
system.cpu.icache.writebacks::total               268                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           49                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           49                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     15110500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15110500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     15110500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15110500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000463                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000463                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000463                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000463                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 38449.109415                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38449.109415                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 38449.109415                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38449.109415                       # average overall mshr miss latency
system.cpu.icache.replacements                    268                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       848901                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          848916                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          442                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     16849000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16849000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       849343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       849359                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000520                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000522                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 38119.909502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38033.860045                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           49                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     15110500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15110500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000463                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000463                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 38449.109415                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38449.109415                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81939798384000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003962                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46047                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               268                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            171.817164                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003928                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.246094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1699112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1699112                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939798384000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939798384000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939798384000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939798384000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939798384000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939798384000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81939798384000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4683964                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4683965                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4683964                       # number of overall hits
system.cpu.dcache.overall_hits::total         4683965                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26567                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26573                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26567                       # number of overall misses
system.cpu.dcache.overall_misses::total         26573                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    663111999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    663111999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    663111999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    663111999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4710531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4710538                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4710531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4710538                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005640                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005641                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005640                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005641                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 24959.987917                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24954.352124                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 24959.987917                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24954.352124                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2603                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               172                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.133721                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18945                       # number of writebacks
system.cpu.dcache.writebacks::total             18945                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1176                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25391                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25391                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    614279999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    614279999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    614279999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    614279999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005390                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005390                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005390                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005390                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 24192.824190                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24192.824190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 24192.824190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24192.824190                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24372                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3305103                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3305103                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    180452000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    180452000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3312359                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3312364                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002191                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 24869.349504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24852.224212                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6081                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6081                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    150966500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    150966500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001836                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001836                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 24825.933235                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24825.933235                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1378861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    482659999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    482659999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1398172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1398174                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24994.044793                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24992.750570                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19310                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19310                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    463313499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    463313499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23993.448938                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23993.448938                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81939798384000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.032822                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2382507                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24372                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.755908                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000104                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.032718                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          754                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9446472                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9446472                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               81947650501500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70106                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792720                       # Number of bytes of host memory used
host_op_rate                                   112454                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   570.56                       # Real time elapsed on the host
host_tick_rate                               13762019                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000015                       # Number of instructions simulated
sim_ops                                      64162347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007852                       # Number of seconds simulated
sim_ticks                                  7852117500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8728                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17365                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1937791                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        53993                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2590388                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1493853                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1937791                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       443938                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2821104                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          114708                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4110                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42293566                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21359436                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        53993                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2153726                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3828597                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3564145                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48122862                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15229511                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.159843                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.138225                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2476481     16.26%     16.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5661910     37.18%     53.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1206253      7.92%     61.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       570790      3.75%     65.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       442951      2.91%     68.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       465557      3.06%     71.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       431093      2.83%     73.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       145879      0.96%     74.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3828597     25.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15229511                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4274612                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96738                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44462526                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10813518                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       285182      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29509197     61.32%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       255168      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96812      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63248      0.13%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       984980      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       380548      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       477394      0.99%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189744      0.39%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324691      0.67%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           93      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453519      0.94%     68.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63885      0.13%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32964      0.07%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10138358     21.07%     89.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4190973      8.71%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       675160      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          946      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48122862                       # Class of committed instruction
system.switch_cpus.commit.refs               15005437                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48122862                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.523474                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.523474                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       7076144                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52642155                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1649116                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4524264                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          54593                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2398887                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11064046                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    93                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4226982                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   221                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2821104                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2524609                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13095312                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8441                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32732561                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          109186                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.179640                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2553099                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1608561                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.084314                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15703004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.395714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.548955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          7297019     46.47%     46.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           403742      2.57%     49.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           335350      2.14%     51.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           451719      2.88%     54.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           551869      3.51%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1010736      6.44%     64.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           501254      3.19%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           585881      3.73%     70.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4565434     29.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15703004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8246720                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4105390                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        95465                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2343191                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.198777                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15273946                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4226982                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          448651                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11133945                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          934                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4264823                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51686964                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11046964                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        80437                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50234347                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         75465                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          54593                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         76308                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          389                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1188637                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          706                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       320420                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        72901                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          706                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        82841                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        12624                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80993996                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50189750                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497378                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40284632                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.195937                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50209345                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         86962625                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39204421                       # number of integer regfile writes
system.switch_cpus.ipc                       1.910313                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.910313                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       298908      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31143456     61.90%     62.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       260012      0.52%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103804      0.21%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63248      0.13%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1023575      2.03%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       388827      0.77%     66.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       482874      0.96%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189790      0.38%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       421315      0.84%     68.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          131      0.00%     68.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       532704      1.06%     69.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69420      0.14%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38866      0.08%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10225191     20.32%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4228976      8.41%     98.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       842406      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1282      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50314785                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4767762                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9462587                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4644304                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5694176                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              593882                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011803                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          349702     58.88%     58.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     58.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            116      0.02%     58.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     58.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10245      1.73%     60.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            47      0.01%     60.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     60.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     60.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     60.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     60.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     60.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     60.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        14400      2.42%     63.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30560      5.15%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         169128     28.48%     96.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1664      0.28%     96.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        18020      3.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45841997                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107701030                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45545446                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49557585                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51686958                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50314785                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            6                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3564098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       237162                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5117292                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15703004                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.204150                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.256557                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2231807     14.21%     14.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1779001     11.33%     25.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2530937     16.12%     41.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2552456     16.25%     57.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2176589     13.86%     71.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1811612     11.54%     83.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1078912      6.87%     90.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       754866      4.81%     94.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       786824      5.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15703004                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.203899                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2524609                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       981524                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       691926                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11133945                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4264823                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20167555                       # number of misc regfile reads
system.switch_cpus.numCycles                 15704235                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          610656                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62202102                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         380789                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2602058                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1039681                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          8616                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164409406                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52328105                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67250185                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5938215                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4257918                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          54593                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6497482                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5048092                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9041823                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89771356                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12806472                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             63087921                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           103848937                       # The number of ROB writes
system.switch_cpus.timesIdled                     178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        79982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7854                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       159967                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7854                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7852117500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1898                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7052                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1676                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6739                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6739                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1898                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        26002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        26002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1004096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1004096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8637                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8637    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8637                       # Request fanout histogram
system.membus.reqLayer2.occupancy            48502000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46057750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7852117500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7852117500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7852117500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7852117500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19053                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69518                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          740                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           25045                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60932                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60933                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           744                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18309                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       237725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                239953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        94976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9069312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9164288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           15321                       # Total snoops (count)
system.tol2bus.snoopTraffic                    451328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            95306                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.082408                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.274987                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  87452     91.76%     91.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7854      8.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              95306                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143189500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         118863000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1118495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7852117500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          717                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        70632                       # number of demand (read+write) hits
system.l2.demand_hits::total                    71349                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          717                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        70632                       # number of overall hits
system.l2.overall_hits::total                   71349                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         8609                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8636                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         8609                       # number of overall misses
system.l2.overall_misses::total                  8636                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2866000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    678132500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        680998500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2866000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    678132500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       680998500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          744                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79241                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                79985                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          744                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79241                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               79985                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.036290                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.108643                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.107970                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.036290                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.108643                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.107970                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 106148.148148                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78770.182367                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78855.778138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 106148.148148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78770.182367                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78855.778138                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                7052                       # number of writebacks
system.l2.writebacks::total                      7052                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         8609                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8636                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         8609                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8636                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2596000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    592032500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    594628500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2596000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    592032500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    594628500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.036290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.108643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.107970                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.036290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.108643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.107970                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 96148.148148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68769.020792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68854.620195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 96148.148148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68769.020792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68854.620195                       # average overall mshr miss latency
system.l2.replacements                          15321                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62466                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62466                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62466                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62466                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          740                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              740                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          740                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          740                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1261                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1261                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        54194                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 54194                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         6738                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6738                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    516882000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     516882000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        60932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.110582                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.110582                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76711.487088                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76711.487088                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6738                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6738                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    449492000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    449492000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.110582                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.110582                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66710.002968                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66710.002968                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          717                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                717                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2866000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2866000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          744                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            744                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.036290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.036290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 106148.148148                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106148.148148                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2596000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2596000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.036290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.036290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 96148.148148                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96148.148148                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        16438                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16438                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         1871                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1871                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    161250500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    161250500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.102190                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.102190                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86184.126136                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86184.126136                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1871                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1871                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    142540500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    142540500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.102190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76184.126136                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76184.126136                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7852117500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.672785                       # Cycle average of tags in use
system.l2.tags.total_refs                      199005                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17369                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.457482                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     317.864791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.166012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.929302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1724.712680                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.155207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.842145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999840                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          553                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1014                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    655224                       # Number of tag accesses
system.l2.tags.data_accesses                   655224                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7852117500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       551040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             552768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       451328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          451328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         8610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         7052                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7052                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       220068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     70177248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              70397316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       220068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           220068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       57478508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57478508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       57478508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       220068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     70177248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            127875825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        27.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      7869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000589403250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          394                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          394                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               24663                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6600                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8637                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7052                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8637                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7052                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    741                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    56                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              121                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     99006250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   39480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               247056250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12538.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31288.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4924                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5559                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8637                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7052                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.748411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.183599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.120107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1688     38.33%     38.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1438     32.65%     70.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          484     10.99%     81.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          304      6.90%     88.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          163      3.70%     92.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          113      2.57%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           67      1.52%     96.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           50      1.14%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           97      2.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4404                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.005076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.940083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3              55     13.96%     13.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              29      7.36%     21.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             24      6.09%     27.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            41     10.41%     37.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            61     15.48%     53.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            62     15.74%     69.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            35      8.88%     77.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            26      6.60%     84.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            15      3.81%     88.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            13      3.30%     91.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             7      1.78%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             5      1.27%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             6      1.52%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             5      1.27%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.51%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.25%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.25%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.51%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             2      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           394                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.728426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.709625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.800670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               62     15.74%     15.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.78%     17.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              302     76.65%     94.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               22      5.58%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           394                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 505344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   47424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  447040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  552768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               451328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        64.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        56.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     70.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7833610500                       # Total gap between requests
system.mem_ctrls.avgGap                     499305.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       503616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       447040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 220068.026236234989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 64137603.646404929459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 56932413.454077832401                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           27                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         8610                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         7052                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1482250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    245574000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 186955315750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     54898.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28521.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26510963.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             13301820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              7085265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20427540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           10596600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     620171760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1532537340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1724655360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3928775685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        500.346013                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4466031000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    262340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3123746500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             18099900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              9627915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            35949900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           25865100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     620171760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1899965610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1415242080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4024922265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        512.590682                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3662183250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    262340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3927594250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10582233500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81947650501500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3372711                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3372726                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3372711                       # number of overall hits
system.cpu.icache.overall_hits::total         3372726                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1241                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1242                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1241                       # number of overall misses
system.cpu.icache.overall_misses::total          1242                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     29679500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29679500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     29679500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29679500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3373952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3373968                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3373952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3373968                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000368                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000368                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000368                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000368                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 23915.793715                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23896.537842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 23915.793715                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23896.537842                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1008                       # number of writebacks
system.cpu.icache.writebacks::total              1008                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          104                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          104                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          104                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          104                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1137                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1137                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1137                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1137                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     26689500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26689500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     26689500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26689500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000337                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000337                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000337                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000337                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 23473.614776                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23473.614776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 23473.614776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23473.614776                       # average overall mshr miss latency
system.cpu.icache.replacements                   1008                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3372711                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3372726                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1241                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1242                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     29679500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29679500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3373952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3373968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000368                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000368                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 23915.793715                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23896.537842                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1137                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1137                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     26689500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26689500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 23473.614776                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23473.614776                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81947650501500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.016291                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3373864                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1138                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2964.731107                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000129                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.016162                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          112                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.253906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6749074                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6749074                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81947650501500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947650501500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947650501500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81947650501500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947650501500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947650501500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81947650501500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18669328                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18669329                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18669328                       # number of overall hits
system.cpu.dcache.overall_hits::total        18669329                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108433                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108439                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       108433                       # number of overall misses
system.cpu.dcache.overall_misses::total        108439                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2341074499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2341074499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2341074499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2341074499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18777761                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18777768                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18777761                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18777768                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005775                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005775                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005775                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005775                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 21590.055601                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21588.861009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 21590.055601                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21588.861009                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8057                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               643                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.530327                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81411                       # number of writebacks
system.cpu.dcache.writebacks::total             81411                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3801                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3801                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3801                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3801                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104632                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104632                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104632                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104632                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2156604999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2156604999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2156604999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2156604999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005572                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005572                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005572                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005572                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 20611.333043                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20611.333043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 20611.333043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20611.333043                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103614                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13159480                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13159480                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28190                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    620093500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    620093500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13187670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13187675                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002138                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002138                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 21996.931536                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21993.030679                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3800                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3800                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24390                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24390                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    515903500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    515903500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001849                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001849                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 21152.255023                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21152.255023                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5509848                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5509849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80243                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1720980999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1720980999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5590091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5590093                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014355                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014355                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 21447.116870                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21446.849596                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80242                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80242                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1640701499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1640701499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 20446.916814                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20446.916814                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81947650501500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.130937                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18773967                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104638                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            179.418251                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000391                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.130546                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          565                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37660174                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37660174                       # Number of data accesses

---------- End Simulation Statistics   ----------
