
*** Running vivado
    with args -log ulp_ulp_cmp_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_ulp_cmp_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ulp_ulp_cmp_0.tcl -notrace
INFO: Dispatch client connection id - 37993
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1357.148 ; gain = 5.961 ; free physical = 3294 ; free virtual = 91353
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/xo/ip_repo/xilinx_com_hls_func_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2023.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ulp_cmp_0
Command: synth_design -top ulp_ulp_cmp_0 -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3486639
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3170.062 ; gain = 389.625 ; free physical = 8508 ; free virtual = 96572
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_ulp_cmp_0' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/synth/ulp_ulp_cmp_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_097b' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/bd_097b.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_097b_axi_ic_ctrl_mgmt_0' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/bd_097b.v:306]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_3NLSQF' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/bd_097b.v:506]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_3NLSQF' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/bd_097b.v:506]
INFO: [Synth 8-6155] done synthesizing module 'bd_097b_axi_ic_ctrl_mgmt_0' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/bd_097b.v:306]
INFO: [Synth 8-6157] synthesizing module 'bd_097b_build_info_0' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/.Xil/Vivado-3486175-vitis2/realtime/bd_097b_build_info_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_097b_build_info_0' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/.Xil/Vivado-3486175-vitis2/realtime/bd_097b_build_info_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_097b_user_debug_bridge_0' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/.Xil/Vivado-3486175-vitis2/realtime/bd_097b_user_debug_bridge_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_097b_user_debug_bridge_0' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/.Xil/Vivado-3486175-vitis2/realtime/bd_097b_user_debug_bridge_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_097b_user_debug_hub_0' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/.Xil/Vivado-3486175-vitis2/realtime/bd_097b_user_debug_hub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_097b_user_debug_hub_0' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/.Xil/Vivado-3486175-vitis2/realtime/bd_097b_user_debug_hub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_097b' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/bd_097b.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ulp_cmp_0' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/synth/ulp_ulp_cmp_0.v:53]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_3NLSQF is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_3NLSQF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_3NLSQF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_3NLSQF is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module bd_097b_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module bd_097b_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3251.031 ; gain = 470.594 ; free physical = 8396 ; free virtual = 96461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3262.906 ; gain = 482.469 ; free physical = 8396 ; free virtual = 96461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3262.906 ; gain = 482.469 ; free physical = 8396 ; free virtual = 96461
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3262.906 ; gain = 0.000 ; free physical = 8396 ; free virtual = 96461
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_0/bd_097b_build_info_0/bd_097b_build_info_0_in_context.xdc] for cell 'inst/build_info'
Finished Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_0/bd_097b_build_info_0/bd_097b_build_info_0_in_context.xdc] for cell 'inst/build_info'
Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_2/bd_097b_user_debug_bridge_0/bd_097b_user_debug_bridge_0_in_context.xdc] for cell 'inst/user_debug_bridge'
Finished Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_2/bd_097b_user_debug_bridge_0/bd_097b_user_debug_bridge_0_in_context.xdc] for cell 'inst/user_debug_bridge'
Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_3/bd_097b_user_debug_hub_0/bd_097b_user_debug_hub_0_in_context.xdc] for cell 'inst/user_debug_hub'
Finished Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_3/bd_097b_user_debug_hub_0/bd_097b_user_debug_hub_0_in_context.xdc] for cell 'inst/user_debug_hub'
Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/synth/ulp_ulp_cmp_0_ooc.xdc] for cell 'inst'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/synth/ulp_ulp_cmp_0_ooc.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/synth/ulp_ulp_cmp_0_ooc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ulp_cmp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ulp_cmp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ulp_cmp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ulp_cmp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3296.879 ; gain = 0.000 ; free physical = 6493 ; free virtual = 94558
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3296.914 ; gain = 0.000 ; free physical = 6429 ; free virtual = 94494
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3296.914 ; gain = 516.477 ; free physical = 4065 ; free virtual = 92130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3296.914 ; gain = 516.477 ; free physical = 4063 ; free virtual = 92128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/build_info. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_ic_ctrl_mgmt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/user_debug_bridge. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/user_debug_hub. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3296.914 ; gain = 516.477 ; free physical = 4060 ; free virtual = 92125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3296.914 ; gain = 516.477 ; free physical = 4022 ; free virtual = 92088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module bd_097b_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module bd_097b_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module bd_097b_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module bd_097b_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module bd_097b_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module bd_097b_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3296.914 ; gain = 516.477 ; free physical = 3501 ; free virtual = 91567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3677.043 ; gain = 896.605 ; free physical = 1439 ; free virtual = 89508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3677.043 ; gain = 896.605 ; free physical = 1439 ; free virtual = 89508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3687.059 ; gain = 906.621 ; free physical = 1431 ; free virtual = 89499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3700.934 ; gain = 920.496 ; free physical = 1422 ; free virtual = 89491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3700.934 ; gain = 920.496 ; free physical = 1422 ; free virtual = 89491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3700.934 ; gain = 920.496 ; free physical = 1422 ; free virtual = 89491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3700.934 ; gain = 920.496 ; free physical = 1422 ; free virtual = 89491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3700.934 ; gain = 920.496 ; free physical = 1422 ; free virtual = 89491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3700.934 ; gain = 920.496 ; free physical = 1422 ; free virtual = 89491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |bd_097b_build_info_0        |         1|
|2     |bd_097b_user_debug_bridge_0 |         1|
|3     |bd_097b_user_debug_hub_0    |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |bd_097b_build_info        |     1|
|2     |bd_097b_user_debug_bridge |     1|
|3     |bd_097b_user_debug_hub    |     1|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3700.934 ; gain = 920.496 ; free physical = 1422 ; free virtual = 89491
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3700.934 ; gain = 886.488 ; free physical = 1421 ; free virtual = 89490
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3700.941 ; gain = 920.496 ; free physical = 1421 ; free virtual = 89490
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3700.941 ; gain = 0.000 ; free physical = 1421 ; free virtual = 89490
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3777.254 ; gain = 0.000 ; free physical = 1612 ; free virtual = 89681
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 20f1a892
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 3791.227 ; gain = 2366.414 ; free physical = 1587 ; free virtual = 89663
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2907.223; main = 2907.223; forked = 335.789
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4285.164; main = 3791.195; forked = 988.281
INFO: [Common 17-1381] The checkpoint '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_ulp_cmp_0, cache-ID = 3ba3fdee24cf6531
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ulp_ulp_cmp_0_utilization_synth.rpt -pb ulp_ulp_cmp_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  3 09:55:13 2025...
