INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/sources_1/new/AXI_MASTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/sources_1/new/AXI_SLAVE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/sources_1/new/AXI_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_STREAM_2/AXI_STREAM_2.srcs/sim_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
