
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006603    0.020276    0.114023    0.200404 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020277    0.000338    0.200743 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009815    0.039386    0.265523    0.466266 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039386    0.000403    0.466669 v fanout76/A (sg13g2_buf_8)
     8    0.048157    0.023006    0.061249    0.527917 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024204    0.003809    0.531726 v _146_/A2 (sg13g2_o21ai_1)
     4    0.025842    0.182757    0.154415    0.686141 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.182816    0.002675    0.688815 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008785    0.067358    0.097263    0.786078 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.067361    0.000512    0.786591 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004683    0.058890    0.076341    0.862932 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.058891    0.000329    0.863261 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.007740    0.051246    0.062836    0.926097 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.051288    0.000825    0.926922 v _273_/A (sg13g2_nor2_1)
     1    0.006546    0.050778    0.056483    0.983405 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.050792    0.000639    0.984044 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005560    0.044836    0.050140    1.034184 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.044837    0.000403    1.034588 v output15/A (sg13g2_buf_2)
     1    0.054343    0.063129    0.098407    1.132995 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.063270    0.002183    1.135178 v sine_out[1] (out)
                                              1.135178   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.135178   data arrival time
---------------------------------------------------------------------------------------------
                                              2.714822   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
