$date
	Sat Dec 27 23:48:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_pa $end
$var wire 1 ! sum4 $end
$var wire 1 " sum3 $end
$var wire 1 # sum2 $end
$var wire 1 $ sum1 $end
$var wire 1 % cout $end
$var reg 1 & a1 $end
$var reg 1 ' a2 $end
$var reg 1 ( a3 $end
$var reg 1 ) a4 $end
$var reg 1 * b1 $end
$var reg 1 + b2 $end
$var reg 1 , b3 $end
$var reg 1 - b4 $end
$var reg 1 . cin $end
$scope module dut $end
$var wire 1 & a1 $end
$var wire 1 ' a2 $end
$var wire 1 ( a3 $end
$var wire 1 ) a4 $end
$var wire 1 * b1 $end
$var wire 1 + b2 $end
$var wire 1 , b3 $end
$var wire 1 - b4 $end
$var wire 1 . cin $end
$var wire 1 ! sum4 $end
$var wire 1 " sum3 $end
$var wire 1 # sum2 $end
$var wire 1 $ sum1 $end
$var wire 1 % cout $end
$var wire 1 / c3 $end
$var wire 1 0 c2 $end
$var wire 1 1 c1 $end
$scope module m1 $end
$var wire 1 & ain $end
$var wire 1 * bin $end
$var wire 1 . cin $end
$var wire 1 1 cout $end
$var wire 1 $ sum $end
$upscope $end
$scope module m2 $end
$var wire 1 ' ain $end
$var wire 1 + bin $end
$var wire 1 1 cin $end
$var wire 1 0 cout $end
$var wire 1 # sum $end
$upscope $end
$scope module m3 $end
$var wire 1 ( ain $end
$var wire 1 , bin $end
$var wire 1 0 cin $end
$var wire 1 / cout $end
$var wire 1 " sum $end
$upscope $end
$scope module m4 $end
$var wire 1 ) ain $end
$var wire 1 - bin $end
$var wire 1 / cin $end
$var wire 1 % cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1#
11
1*
1&
#20000
1!
1/
10
0"
0#
1,
1'
#30000
1%
0!
0,
1)
1(
#40000
1.
1,
0(
0&
#50000
