

reset and initialization of initial values.
![image](https://github.com/liron111230/Verilog-Projects/assets/153482060/641f4081-84cd-4b2c-8154-fc66be1c33d0)



![image](https://github.com/liron111230/Verilog-Projects/assets/153482060/481da5e1-98f1-4ecc-8ff7-2e750b186e84)

