{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707951936608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707951936608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 18:05:36 2024 " "Processing started: Wed Feb 14 18:05:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707951936608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1707951936608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_Design -c DataPath --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Design -c DataPath --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1707951936608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1707951937390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1707951937390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr2.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR2 " "Found entity 1: MDR2" {  } { { "MDR2.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/MDR2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_tb " "Found entity 1: MDR_tb" {  } { { "MDR_tb.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/MDR_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_files/multiply/booth_mul_combinational.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_files/multiply/booth_mul_combinational.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_mul_combinational " "Found entity 1: booth_mul_combinational" {  } { { "ALU_files/Multiply/booth_mul_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Multiply/booth_mul_combinational.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_files/bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_files/bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_MUX " "Found entity 1: Bus_MUX" {  } { { "Bus_files/Bus_MUX.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/Bus_files/Bus_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_files/bus_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_files/bus_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_Encoder " "Found entity 1: Bus_Encoder" {  } { { "Bus_files/Bus_Encoder.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/Bus_files/Bus_Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_files/logical_operations/shra.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_files/logical_operations/shra.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra " "Found entity 1: shra" {  } { { "ALU_files/Logical_Operations/shra.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/shra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_files/logical_operations/shr.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_files/logical_operations/shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr " "Found entity 1: shr" {  } { { "ALU_files/Logical_Operations/shr.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/shr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_files/logical_operations/shla.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_files/logical_operations/shla.v" { { "Info" "ISGN_ENTITY_NAME" "1 shla " "Found entity 1: shla" {  } { { "ALU_files/Logical_Operations/shla.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/shla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_files/logical_operations/shl.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_files/logical_operations/shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl " "Found entity 1: shl" {  } { { "ALU_files/Logical_Operations/shl.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/shl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_files/logical_operations/ror.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_files/logical_operations/ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "ALU_files/Logical_Operations/ror.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/ror.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_files/logical_operations/rol.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_files/logical_operations/rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol " "Found entity 1: rol" {  } { { "ALU_files/Logical_Operations/rol.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/rol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_files/logical_operations/not_module.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_files/logical_operations/not_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_module " "Found entity 1: not_module" {  } { { "ALU_files/Logical_Operations/not_module.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/not_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943459 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU_files/Logical_Operations/not.v " "Can't analyze file -- file ALU_files/Logical_Operations/not.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1707951943466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_files/logical_operations/neg.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_files/logical_operations/neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg " "Found entity 1: neg" {  } { { "ALU_files/Logical_Operations/neg.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_files/logical_operations/and_or.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_files/logical_operations/and_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_or " "Found entity 1: and_or" {  } { { "ALU_files/Logical_Operations/and_or.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Logical_Operations/and_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_files/division/div_combinational.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_files/division/div_combinational.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_combinational " "Found entity 1: div_combinational" {  } { { "ALU_files/Division/div_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Division/div_combinational.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_files/addition_and_subtraction/cla_b_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_files/addition_and_subtraction/cla_b_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_b_cell " "Found entity 1: CLA_b_cell" {  } { { "ALU_files/Addition_and_Subtraction/CLA_b_cell.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_b_cell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_files/addition_and_subtraction/cla_32bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_files/addition_and_subtraction/cla_32bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_32bit_adder " "Found entity 1: CLA_32bit_adder" {  } { { "ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_files/addition_and_subtraction/cla_16bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_files/addition_and_subtraction/cla_16bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_16bit_adder " "Found entity 1: CLA_16bit_adder" {  } { { "ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_files/addition_and_subtraction/cla_4bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_files/addition_and_subtraction/cla_4bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit_adder " "Found entity 1: CLA_4bit_adder" {  } { { "ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_files/addition_and_subtraction/add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_files/addition_and_subtraction/add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "ALU_files/Addition_and_Subtraction/add_sub.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_files/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_files/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU_files/ALU.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943535 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_phase1.v(89) " "Verilog HDL information at tb_phase1.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "tb_phase1.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/tb_phase1.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1707951943551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_phase1.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_phase1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_phase1 " "Found entity 1: tb_phase1" {  } { { "tb_phase1.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/tb_phase1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707951943578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707951943578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1707951943637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R0 " "Elaborating entity \"register\" for hierarchy \"register:R0\"" {  } { { "DataPath.v" "R0" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/DataPath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR2 MDR2:MDR_reg " "Elaborating entity \"MDR2\" for hierarchy \"MDR2:MDR_reg\"" {  } { { "DataPath.v" "MDR_reg" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/DataPath.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_MUX Bus_MUX:Bus " "Elaborating entity \"Bus_MUX\" for hierarchy \"Bus_MUX:Bus\"" {  } { { "DataPath.v" "Bus" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/DataPath.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_Encoder Bus_MUX:Bus\|Bus_Encoder:encoder_32_to_5 " "Elaborating entity \"Bus_Encoder\" for hierarchy \"Bus_MUX:Bus\|Bus_Encoder:encoder_32_to_5\"" {  } { { "Bus_files/Bus_MUX.v" "encoder_32_to_5" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/Bus_files/Bus_MUX.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "DataPath.v" "alu" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/DataPath.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_or ALU:alu\|and_or:and_instance " "Elaborating entity \"and_or\" for hierarchy \"ALU:alu\|and_or:and_instance\"" {  } { { "ALU_files/ALU.v" "and_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/ALU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg ALU:alu\|neg:neg_instance " "Elaborating entity \"neg\" for hierarchy \"ALU:alu\|neg:neg_instance\"" {  } { { "ALU_files/ALU.v" "neg_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/ALU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_module ALU:alu\|not_module:not_instance " "Elaborating entity \"not_module\" for hierarchy \"ALU:alu\|not_module:not_instance\"" {  } { { "ALU_files/ALU.v" "not_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/ALU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol ALU:alu\|rol:rol_instance " "Elaborating entity \"rol\" for hierarchy \"ALU:alu\|rol:rol_instance\"" {  } { { "ALU_files/ALU.v" "rol_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/ALU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror ALU:alu\|ror:ror_instance " "Elaborating entity \"ror\" for hierarchy \"ALU:alu\|ror:ror_instance\"" {  } { { "ALU_files/ALU.v" "ror_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/ALU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl ALU:alu\|shl:shl_instance " "Elaborating entity \"shl\" for hierarchy \"ALU:alu\|shl:shl_instance\"" {  } { { "ALU_files/ALU.v" "shl_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/ALU.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra ALU:alu\|shra:shra_instance " "Elaborating entity \"shra\" for hierarchy \"ALU:alu\|shra:shra_instance\"" {  } { { "ALU_files/ALU.v" "shra_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/ALU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr ALU:alu\|shr:shr_instance " "Elaborating entity \"shr\" for hierarchy \"ALU:alu\|shr:shr_instance\"" {  } { { "ALU_files/ALU.v" "shr_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/ALU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub ALU:alu\|add_sub:add_instance " "Elaborating entity \"add_sub\" for hierarchy \"ALU:alu\|add_sub:add_instance\"" {  } { { "ALU_files/ALU.v" "add_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/ALU.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_32bit_adder ALU:alu\|add_sub:add_instance\|CLA_32bit_adder:adder " "Elaborating entity \"CLA_32bit_adder\" for hierarchy \"ALU:alu\|add_sub:add_instance\|CLA_32bit_adder:adder\"" {  } { { "ALU_files/Addition_and_Subtraction/add_sub.v" "adder" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/add_sub.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_16bit_adder ALU:alu\|add_sub:add_instance\|CLA_32bit_adder:adder\|CLA_16bit_adder:bits0_15 " "Elaborating entity \"CLA_16bit_adder\" for hierarchy \"ALU:alu\|add_sub:add_instance\|CLA_32bit_adder:adder\|CLA_16bit_adder:bits0_15\"" {  } { { "ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v" "bits0_15" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit_adder ALU:alu\|add_sub:add_instance\|CLA_32bit_adder:adder\|CLA_16bit_adder:bits0_15\|CLA_4bit_adder:bits0_3 " "Elaborating entity \"CLA_4bit_adder\" for hierarchy \"ALU:alu\|add_sub:add_instance\|CLA_32bit_adder:adder\|CLA_16bit_adder:bits0_15\|CLA_4bit_adder:bits0_3\"" {  } { { "ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v" "bits0_3" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_b_cell ALU:alu\|add_sub:add_instance\|CLA_32bit_adder:adder\|CLA_16bit_adder:bits0_15\|CLA_4bit_adder:bits0_3\|CLA_b_cell:bit0 " "Elaborating entity \"CLA_b_cell\" for hierarchy \"ALU:alu\|add_sub:add_instance\|CLA_32bit_adder:adder\|CLA_16bit_adder:bits0_15\|CLA_4bit_adder:bits0_3\|CLA_b_cell:bit0\"" {  } { { "ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v" "bit0" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951943761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_mul_combinational ALU:alu\|booth_mul_combinational:mul_instance " "Elaborating entity \"booth_mul_combinational\" for hierarchy \"ALU:alu\|booth_mul_combinational:mul_instance\"" {  } { { "ALU_files/ALU.v" "mul_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/ALU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951944002 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_mul_combinational.v(28) " "Verilog HDL Case Statement warning at booth_mul_combinational.v(28): case item expression never matches the case expression" {  } { { "ALU_files/Multiply/booth_mul_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Multiply/booth_mul_combinational.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1707951944009 "|DataPath|ALU:add|booth_mul_combinational:mul_instance"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "booth_mul_combinational.v(27) " "Verilog HDL Case Statement information at booth_mul_combinational.v(27): all case item expressions in this case statement are onehot" {  } { { "ALU_files/Multiply/booth_mul_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Multiply/booth_mul_combinational.v" 27 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1707951944009 "|DataPath|ALU:add|booth_mul_combinational:mul_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_combinational ALU:alu\|div_combinational:division_instance " "Elaborating entity \"div_combinational\" for hierarchy \"ALU:alu\|div_combinational:division_instance\"" {  } { { "ALU_files/ALU.v" "division_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/ALU.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707951944011 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_quotient div_combinational.v(17) " "Verilog HDL Always Construct warning at div_combinational.v(17): inferring latch(es) for variable \"temp_quotient\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_files/Division/div_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Division/div_combinational.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707951944014 "|DataPath|ALU:add|div_combinational:division_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_remainder div_combinational.v(17) " "Verilog HDL Always Construct warning at div_combinational.v(17): inferring latch(es) for variable \"temp_remainder\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_files/Division/div_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Division/div_combinational.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707951944014 "|DataPath|ALU:add|div_combinational:division_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abs_dividend div_combinational.v(17) " "Verilog HDL Always Construct warning at div_combinational.v(17): inferring latch(es) for variable \"abs_dividend\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_files/Division/div_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Division/div_combinational.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707951944014 "|DataPath|ALU:add|div_combinational:division_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abs_divisor div_combinational.v(17) " "Verilog HDL Always Construct warning at div_combinational.v(17): inferring latch(es) for variable \"abs_divisor\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_files/Division/div_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Division/div_combinational.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707951944014 "|DataPath|ALU:add|div_combinational:division_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i div_combinational.v(17) " "Verilog HDL Always Construct warning at div_combinational.v(17): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_files/Division/div_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/ALU_files/Division/div_combinational.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1707951944014 "|DataPath|ALU:add|div_combinational:division_instance"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/output_files/DataPath.map.smsg " "Generated suppressed messages file C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/output_files/DataPath.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1707951944254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707951944266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 18:05:44 2024 " "Processing ended: Wed Feb 14 18:05:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707951944266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707951944266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707951944266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1707951944266 ""}
