

================================================================
== Vitis HLS Report for 'v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2'
================================================================
* Date:           Thu Jul 18 12:04:22 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max    | min |  max |                      Type                     |
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+
    |       66|     3842|  0.660 us|  38.420 us|   65|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_718_2  |       64|     3840|         2|          1|          1|  64 ~ 3840|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      15|     82|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |x_14_fu_84_p2                     |         +|   0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   1|           1|           1|
    |icmp_ln718_fu_78_p2               |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  28|          27|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_x       |   9|          2|   12|         24|
    |out422_blk_n             |   9|          2|    1|          2|
    |outYuv_blk_n             |   9|          2|    1|          2|
    |x_05_fu_46               |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |x_05_fu_46               |  12|   0|   12|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2|  return value|
|outYuv_dout            |   in|   24|     ap_fifo|                                             outYuv|       pointer|
|outYuv_num_data_valid  |   in|    3|     ap_fifo|                                             outYuv|       pointer|
|outYuv_fifo_cap        |   in|    3|     ap_fifo|                                             outYuv|       pointer|
|outYuv_empty_n         |   in|    1|     ap_fifo|                                             outYuv|       pointer|
|outYuv_read            |  out|    1|     ap_fifo|                                             outYuv|       pointer|
|out422_din             |  out|   24|     ap_fifo|                                             out422|       pointer|
|out422_num_data_valid  |   in|    3|     ap_fifo|                                             out422|       pointer|
|out422_fifo_cap        |   in|    3|     ap_fifo|                                             out422|       pointer|
|out422_full_n          |   in|    1|     ap_fifo|                                             out422|       pointer|
|out422_write           |  out|    1|     ap_fifo|                                             out422|       pointer|
|width_val              |   in|   12|   ap_stable|                                          width_val|        scalar|
+-----------------------+-----+-----+------------+---------------------------------------------------+--------------+

