Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,52
design__inferred_latch__count,0
design__instance__count,32054
design__instance__area,195641
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,16
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1273
design__max_cap_violation__count__corner:nom_tt_025C_1v80,2
power__internal__total,0.0017878173384815454
power__switching__total,0.0018326203571632504
power__leakage__total,1.8595703465962288E-7
power__total,0.003620623843744397
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5791953747219307
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5505697165123142
timing__hold__ws__corner:nom_tt_025C_1v80,0.2847128169367636
timing__setup__ws__corner:nom_tt_025C_1v80,69.28822156588302
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.284713
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,89.961403
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,647
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1273
design__max_cap_violation__count__corner:nom_ss_100C_1v60,3
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.8102243549853845
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7683398579291965
timing__hold__ws__corner:nom_ss_100C_1v60,0.8382310638412674
timing__setup__ws__corner:nom_ss_100C_1v60,59.235956483253005
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.838231
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,80.297073
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1273
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,2
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4824699665234442
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.45979824027425176
timing__hold__ws__corner:nom_ff_n40C_1v95,0.07513323509339585
timing__setup__ws__corner:nom_ff_n40C_1v95,73.1883268039265
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.075133
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,93.636856
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,776
design__max_fanout_violation__count,1273
design__max_cap_violation__count,6
clock__skew__worst_hold,-0.47120686464238215
clock__skew__worst_setup,0.45341179316677693
timing__hold__ws,0.07389167264984375
timing__setup__ws,58.67510732248727
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.073892
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,79.774773
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 400.0
design__core__bbox,5.52 10.88 794.42 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,107
design__die__area,320000
design__core__area,298267
design__instance__count__stdcell,32054
design__instance__area__stdcell,195641
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.655926
design__instance__utilization__stdcell,0.655926
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,105
design__io__hpwl,8850911
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,536477
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1101
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,14575
route__net__special,2
route__drc_errors__iter:1,19843
route__wirelength__iter:1,689434
route__drc_errors__iter:2,7528
route__wirelength__iter:2,682256
route__drc_errors__iter:3,7091
route__wirelength__iter:3,679225
route__drc_errors__iter:4,1055
route__wirelength__iter:4,677888
route__drc_errors__iter:5,103
route__wirelength__iter:5,677778
route__drc_errors__iter:6,3
route__wirelength__iter:6,677740
route__drc_errors__iter:7,0
route__wirelength__iter:7,677738
route__drc_errors,0
route__wirelength,677738
route__vias,148213
route__vias__singlecut,148213
route__vias__multicut,0
design__disconnected_pin__count,27
design__critical_disconnected_pin__count,0
route__wirelength__max,1057.03
timing__unannotated_net__count__corner:nom_tt_025C_1v80,206
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,206
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,206
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,4
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1273
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5633608183853827
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5403310174450459
timing__hold__ws__corner:min_tt_025C_1v80,0.28032654768702236
timing__setup__ws__corner:min_tt_025C_1v80,69.66961960094365
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.280327
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,90.284958
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,206
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,504
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1273
design__max_cap_violation__count__corner:min_ss_100C_1v60,2
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7844871641006266
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7496961041939897
timing__hold__ws__corner:min_ss_100C_1v60,0.8292702315114832
timing__setup__ws__corner:min_ss_100C_1v60,59.94842125726322
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.829270
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,80.857796
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,206
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1273
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.47120686464238215
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.45341179316677693
timing__hold__ws__corner:min_ff_n40C_1v95,0.07593348387217824
timing__setup__ws__corner:min_ff_n40C_1v95,73.45238580828513
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.075933
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,93.841805
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,206
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,24
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1273
design__max_cap_violation__count__corner:max_tt_025C_1v80,5
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5987592813259704
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5623859315198876
timing__hold__ws__corner:max_tt_025C_1v80,0.2865456841799543
timing__setup__ws__corner:max_tt_025C_1v80,68.98192079468878
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.286546
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,89.682343
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,206
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,776
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1273
design__max_cap_violation__count__corner:max_ss_100C_1v60,6
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.8390017806867596
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.7884506604106337
timing__hold__ws__corner:max_ss_100C_1v60,0.8517042867599572
timing__setup__ws__corner:max_ss_100C_1v60,58.67510732248727
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.851704
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,79.774773
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,206
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1273
design__max_cap_violation__count__corner:max_ff_n40C_1v95,5
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.49841066018414826
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.46771698948807505
timing__hold__ws__corner:max_ff_n40C_1v95,0.07389167264984375
timing__setup__ws__corner:max_ff_n40C_1v95,72.9694227917025
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.073892
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,93.456741
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,206
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,206
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79966
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000343597
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000285772
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000250989
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000285772
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000246000000000000016396606294932780656381510198116302490234375
ir__drop__worst,0.000344000000000000013232470674751084516174159944057464599609375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
