// Seed: 1369068758
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = 1'b0 === (id_8);
endmodule
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    output tri id_2,
    input tri1 module_1,
    output tri1 id_4,
    input tri id_5,
    output tri0 id_6,
    input uwire id_7
    , id_27,
    input tri id_8,
    input tri id_9,
    input tri id_10,
    input wire id_11,
    input wire id_12,
    input supply0 id_13,
    input wire id_14,
    input tri1 id_15,
    input wor id_16,
    output supply1 id_17,
    output wor id_18,
    input supply1 id_19,
    input supply1 id_20,
    input tri id_21,
    input wor id_22,
    output tri id_23,
    output uwire id_24,
    output supply1 id_25
);
  assign id_27[1] = id_3 !== (1 & id_9 & 1);
  wire id_28;
  xnor primCall (
      id_2,
      id_16,
      id_1,
      id_7,
      id_10,
      id_12,
      id_19,
      id_15,
      id_21,
      id_13,
      id_8,
      id_28,
      id_14,
      id_9,
      id_11,
      id_20,
      id_27,
      id_0,
      id_22,
      id_5
  );
  module_0 modCall_1 (
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28
  );
  assign modCall_1.id_8 = 0;
  wire id_29;
endmodule
