{
  "Top": "real_matmul",
  "RtlTop": "real_matmul",
  "RtlPrefix": "",
  "RtlSubPrefix": "real_matmul_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "MatA_DRAM": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_int<16>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatA_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatA_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "MatB_DRAM": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_int<16>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatB_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatB_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "MatC_DRAM": {
      "index": "2",
      "direction": "inout",
      "srcType": "ap_int<16>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatC_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatC_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top real_matmul -name real_matmul"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "real_matmul"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1702502",
    "Latency": "1702501"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "real_matmul",
    "Version": "1.0",
    "DisplayName": "Real_matmul",
    "Revision": "2113415337",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_real_matmul_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/.\/real_matmul.cpp",
      "..\/..\/real_matmul.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/real_matmul_ama_addmuladd_2ns_8ns_9ns_9ns_17_4_1.vhd",
      "impl\/vhdl\/real_matmul_ama_addmuladd_2ns_8ns_9ns_16s_19_4_1.vhd",
      "impl\/vhdl\/real_matmul_ama_addmuladd_7ns_2ns_9ns_16s_18_4_1.vhd",
      "impl\/vhdl\/real_matmul_ama_addmuladd_7ns_3ns_9ns_15s_18_4_1.vhd",
      "impl\/vhdl\/real_matmul_ama_addmuladd_8ns_2ns_9ns_9ns_17_4_1.vhd",
      "impl\/vhdl\/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1.vhd",
      "impl\/vhdl\/real_matmul_block_matmul.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Block_entry32_proc.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Block_entry32_proc2.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Block_entry32_proc2_MatA_BRAM_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Block_entry32_proc2_Pipeline_LoadArraysFromDRAMtoBRAM_VITIS_LOOP_47.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Block_entry32_proc2_Pipeline_VITIS_LOOP_56_3.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Loop_LoadArraysFromBRAMtoDRAM_proc.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Loop_LoadArraysFromBRAMtoDRAM_proc_Pipeline_LoadArraysFromBRAMtoDRA.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Loop_LoadArraysFromDRAMtoBRAM_proc.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Loop_PerformBlockMatrixCalculation_proc.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Loop_VITIS_LOOP_46_1_proc.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Loop_VITIS_LOOP_54_3_proc.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Loop_VITIS_LOOP_64_6_proc.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Loop_VITIS_LOOP_64_6_proc_Pipeline_VITIS_LOOP_64_6.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_MatA_BRAM_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_MatA_BRAM_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_MatA_BRAM_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_MatB_BRAM_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_MatC_BRAM_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_MatC_BRAM_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Pipeline_1.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Pipeline_1_MatA_BRAM_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Pipeline_2.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Pipeline_5.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Pipeline_6.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Pipeline_LoadArraysFromBRAMtoDRAM.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Pipeline_LoadArraysFromDRAMtoBRAM.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Pipeline_LoadArraysFromDRAMtoBRAM_VITIS_LOOP_46_1.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Pipeline_LoadArraysFromDRAMtoBRAM_VITIS_LOOP_54_1.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Pipeline_MatBLoad.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Pipeline_PerformBlockMatrixCalculation.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Pipeline_VITIS_LOOP_48_1.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Pipeline_VITIS_LOOP_55_2.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Pipeline_VITIS_LOOP_62_1.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Pipeline_VITIS_LOOP_62_2.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Pipeline_VITIS_LOOP_63_1.vhd",
      "impl\/vhdl\/real_matmul_block_matmul_Pipeline_VITIS_LOOP_63_2.vhd",
      "impl\/vhdl\/real_matmul_control_s_axi.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot13_proc.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot24_proc24.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot24_proc24_MatA_BRAM_RAM_Abkb.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot24_proc24_MatB_BRAM_RAM_Acud.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot24_proc24_Pipeline_LoadMatAF.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot24_proc24_Pipeline_LoadMatBF.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot24_proc24_Pipeline_VITIS_LOO.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot27_proc24.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot27_proc24_MatA_BRAM_RAM_AcBy.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot27_proc24_MatB_BRAM_149_Rbkb.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot27_proc24_Pipeline_LoadArray.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot27_proc24_Pipeline_VITIS_LOO.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot28_proc24.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot28_proc24_MatA_BRAM_RAM_Abkb.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot28_proc24_Pipeline_LoadMatAF.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot28_proc24_Pipeline_LoadMatBF.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot28_proc24_Pipeline_PerformBl.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Loop_LoadArraysFromBRAMtoDRAM_proc5.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatA_BRAM_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatA_BRAM_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_i_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_i_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/real_matmul_entry_proc.vhd",
      "impl\/vhdl\/real_matmul_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/real_matmul_fifo_w8_d3_S.vhd",
      "impl\/vhdl\/real_matmul_fifo_w8_d4_S.vhd",
      "impl\/vhdl\/real_matmul_fifo_w9_d2_S.vhd",
      "impl\/vhdl\/real_matmul_fifo_w11_d3_S.vhd",
      "impl\/vhdl\/real_matmul_fifo_w11_d4_S.vhd",
      "impl\/vhdl\/real_matmul_fifo_w16_d2_S.vhd",
      "impl\/vhdl\/real_matmul_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/real_matmul_fifo_w64_d3_S.vhd",
      "impl\/vhdl\/real_matmul_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/real_matmul_fifo_w64_d5_S.vhd",
      "impl\/vhdl\/real_matmul_flow_control_loop_delay_pipe.vhd",
      "impl\/vhdl\/real_matmul_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/real_matmul_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/real_matmul_LoadMatricesFromBRAMToDRAM.vhd",
      "impl\/vhdl\/real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_74_1.vhd",
      "impl\/vhdl\/real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_79_1.vhd",
      "impl\/vhdl\/real_matmul_LoadMatricesFromDRAMToBRAM.vhd",
      "impl\/vhdl\/real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_45_1.vhd",
      "impl\/vhdl\/real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_50_1.vhd",
      "impl\/vhdl\/real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_52_2.vhd",
      "impl\/vhdl\/real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_57_2.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_MatA_BRAM_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_MatB_BRAM_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_MatC_BRAM_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_LoadArraysFromBRAMtoDRAM.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_LoadArraysFromDRAMtoBRAM_VITIS_LOOP_46_1.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_LoadMatAFromDRAMtoBRAM.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_35_1.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_45_1.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_LoadMatBFromDRAMtoBRAM.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_43_2.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_52_2.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_52_s.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_54_s.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_55_s.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_VITIS_LOOP_52_3.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_VITIS_LOOP_58_3.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_VITIS_LOOP_58_31.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_VITIS_LOOP_63_5.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_VITIS_LOOP_66_4.vhd",
      "impl\/vhdl\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_VITIS_LOOP_74_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_2ns_8ns_8ns_9_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_3ns_8ns_8ns_10_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_3ns_9s_8ns_11_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_4ns_9s_12ns_13_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_5ns_8ns_8ns_12_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_5ns_9s_13ns_14_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_6ns_9s_14ns_15_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_7ns_9s_14ns_15_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_8ns_9ns_9ns_17_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_8ns_9ns_10ns_16_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.vhd",
      "impl\/vhdl\/real_matmul_MatA_BRAM_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_MatB_BRAM_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_MatC_BRAM_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_mem_m_axi.vhd",
      "impl\/vhdl\/real_matmul_mul_2ns_8s_8_1_1.vhd",
      "impl\/vhdl\/real_matmul_mul_2ns_9ns_9_1_1.vhd",
      "impl\/vhdl\/real_matmul_mul_2ns_9ns_10_1_1.vhd",
      "impl\/vhdl\/real_matmul_mul_5ns_9ns_12_1_1.vhd",
      "impl\/vhdl\/real_matmul_mul_5ns_9ns_13_1_1.vhd",
      "impl\/vhdl\/real_matmul_mul_7ns_10ns_16_1_1.vhd",
      "impl\/vhdl\/real_matmul_mul_8ns_10ns_17_1_1.vhd",
      "impl\/vhdl\/real_matmul_mul_11ns_13ns_23_1_1.vhd",
      "impl\/vhdl\/real_matmul_mul_13ns_15ns_27_1_1.vhd",
      "impl\/vhdl\/real_matmul_mul_16s_16s_16_1_1.vhd",
      "impl\/vhdl\/real_matmul_mux_4_2_16_1_1.vhd",
      "impl\/vhdl\/real_matmul_PerformMatrixCalculation.vhd",
      "impl\/vhdl\/real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_66_1.vhd",
      "impl\/vhdl\/real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_67_1.vhd",
      "impl\/vhdl\/real_matmul_PerformMatrixCalculation_Pipeline_VITIS_LOOP_62_1.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadArraysFromBRAMtoDRAM.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadArraysFromDRAMtoBRAM_VITIS_LOOP_34_1.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadArraysFromDRAMtoBRAM_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadArraysFromDRAMtoBRAM_VITIS_LOOP_47_1.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_34_1.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_41_2.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_42_2.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_43_1.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_45_1.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_41_2.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_42_2.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_48_3.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_49_3.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_50_2.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_52_2.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_MatCAllZeroes_VITIS_LOOP_34_1.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_43_2.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_45_2.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_49_3.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_51_3.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_54_4.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_56_5.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_57_3.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_57_4.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_57_5.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_58_3.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_59_5.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_60_5.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_62_5.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_63_6.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_66_6.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_68_6.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_70_5.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_74_1.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_78_1.vhd",
      "impl\/vhdl\/real_matmul_urem_8ns_3ns_8_12_1.vhd",
      "impl\/vhdl\/real_matmul_urem_8ns_4ns_8_12_1.vhd",
      "impl\/vhdl\/real_matmul_urem_11ns_7ns_6_15_seq_1.vhd",
      "impl\/vhdl\/real_matmul_urem_13ns_8ns_7_17_1.vhd",
      "impl\/vhdl\/real_matmul_urem_13ns_8ns_7_17_seq_1.vhd",
      "impl\/vhdl\/real_matmul.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/real_matmul_ama_addmuladd_2ns_8ns_9ns_9ns_17_4_1.v",
      "impl\/verilog\/real_matmul_ama_addmuladd_2ns_8ns_9ns_16s_19_4_1.v",
      "impl\/verilog\/real_matmul_ama_addmuladd_7ns_2ns_9ns_16s_18_4_1.v",
      "impl\/verilog\/real_matmul_ama_addmuladd_7ns_3ns_9ns_15s_18_4_1.v",
      "impl\/verilog\/real_matmul_ama_addmuladd_8ns_2ns_9ns_9ns_17_4_1.v",
      "impl\/verilog\/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1.v",
      "impl\/verilog\/real_matmul_block_matmul.v",
      "impl\/verilog\/real_matmul_block_matmul_Block_entry32_proc.v",
      "impl\/verilog\/real_matmul_block_matmul_Block_entry32_proc2.v",
      "impl\/verilog\/real_matmul_block_matmul_Block_entry32_proc2_MatA_BRAM_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_block_matmul_Block_entry32_proc2_Pipeline_LoadArraysFromDRAMtoBRAM_VITIS_LOOP_47.v",
      "impl\/verilog\/real_matmul_block_matmul_Block_entry32_proc2_Pipeline_VITIS_LOOP_56_3.v",
      "impl\/verilog\/real_matmul_block_matmul_Loop_LoadArraysFromBRAMtoDRAM_proc.v",
      "impl\/verilog\/real_matmul_block_matmul_Loop_LoadArraysFromBRAMtoDRAM_proc_Pipeline_LoadArraysFromBRAMtoDRA.v",
      "impl\/verilog\/real_matmul_block_matmul_Loop_LoadArraysFromDRAMtoBRAM_proc.v",
      "impl\/verilog\/real_matmul_block_matmul_Loop_PerformBlockMatrixCalculation_proc.v",
      "impl\/verilog\/real_matmul_block_matmul_Loop_VITIS_LOOP_46_1_proc.v",
      "impl\/verilog\/real_matmul_block_matmul_Loop_VITIS_LOOP_54_3_proc.v",
      "impl\/verilog\/real_matmul_block_matmul_Loop_VITIS_LOOP_64_6_proc.v",
      "impl\/verilog\/real_matmul_block_matmul_Loop_VITIS_LOOP_64_6_proc_Pipeline_VITIS_LOOP_64_6.v",
      "impl\/verilog\/real_matmul_block_matmul_MatA_BRAM_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/real_matmul_block_matmul_MatA_BRAM_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_block_matmul_MatA_BRAM_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_block_matmul_MatA_BRAM_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/real_matmul_block_matmul_MatB_BRAM_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_block_matmul_MatC_BRAM_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_block_matmul_MatC_BRAM_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_1.v",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_1_MatA_BRAM_0_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_1_MatA_BRAM_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_2.v",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_5.v",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_6.v",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_LoadArraysFromBRAMtoDRAM.v",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_LoadArraysFromDRAMtoBRAM.v",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_LoadArraysFromDRAMtoBRAM_VITIS_LOOP_46_1.v",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_LoadArraysFromDRAMtoBRAM_VITIS_LOOP_54_1.v",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_MatBLoad.v",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_PerformBlockMatrixCalculation.v",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_VITIS_LOOP_48_1.v",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_VITIS_LOOP_55_2.v",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_VITIS_LOOP_62_1.v",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_VITIS_LOOP_62_2.v",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_VITIS_LOOP_63_1.v",
      "impl\/verilog\/real_matmul_block_matmul_Pipeline_VITIS_LOOP_63_2.v",
      "impl\/verilog\/real_matmul_control_s_axi.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot13_proc.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot24_proc24.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot24_proc24_MatA_BRAM_RAM_Abkb.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot24_proc24_MatB_BRAM_RAM_Acud.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot24_proc24_Pipeline_LoadMatAF.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot24_proc24_Pipeline_LoadMatBF.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot24_proc24_Pipeline_VITIS_LOO.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot27_proc24.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot27_proc24_MatA_BRAM_RAM_AcBy.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot27_proc24_MatB_BRAM_149_Rbkb.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot27_proc24_Pipeline_LoadArray.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot27_proc24_Pipeline_VITIS_LOO.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot28_proc24.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot28_proc24_MatA_BRAM_RAM_Abkb.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot28_proc24_Pipeline_LoadMatAF.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot28_proc24_Pipeline_LoadMatBF.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Block_newFuncRoot28_proc24_Pipeline_PerformBl.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_Loop_LoadArraysFromBRAMtoDRAM_proc5.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatA_BRAM_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatA_BRAM_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_i_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_i_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/real_matmul_entry_proc.v",
      "impl\/verilog\/real_matmul_fifo_w8_d2_S.v",
      "impl\/verilog\/real_matmul_fifo_w8_d3_S.v",
      "impl\/verilog\/real_matmul_fifo_w8_d4_S.v",
      "impl\/verilog\/real_matmul_fifo_w9_d2_S.v",
      "impl\/verilog\/real_matmul_fifo_w11_d3_S.v",
      "impl\/verilog\/real_matmul_fifo_w11_d4_S.v",
      "impl\/verilog\/real_matmul_fifo_w16_d2_S.v",
      "impl\/verilog\/real_matmul_fifo_w64_d2_S.v",
      "impl\/verilog\/real_matmul_fifo_w64_d3_S.v",
      "impl\/verilog\/real_matmul_fifo_w64_d4_S.v",
      "impl\/verilog\/real_matmul_fifo_w64_d5_S.v",
      "impl\/verilog\/real_matmul_flow_control_loop_delay_pipe.v",
      "impl\/verilog\/real_matmul_flow_control_loop_pipe.v",
      "impl\/verilog\/real_matmul_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/real_matmul_LoadMatricesFromBRAMToDRAM.v",
      "impl\/verilog\/real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_74_1.v",
      "impl\/verilog\/real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_79_1.v",
      "impl\/verilog\/real_matmul_LoadMatricesFromDRAMToBRAM.v",
      "impl\/verilog\/real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_45_1.v",
      "impl\/verilog\/real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_50_1.v",
      "impl\/verilog\/real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_52_2.v",
      "impl\/verilog\/real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_57_2.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_MatA_BRAM_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_MatB_BRAM_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_MatC_BRAM_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_LoadArraysFromBRAMtoDRAM.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_LoadArraysFromDRAMtoBRAM_VITIS_LOOP_46_1.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_LoadMatAFromDRAMtoBRAM.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_35_1.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_45_1.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_LoadMatBFromDRAMtoBRAM.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_43_2.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_52_2.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_52_s.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_54_s.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_55_s.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_VITIS_LOOP_52_3.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_VITIS_LOOP_58_3.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_VITIS_LOOP_58_31.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_VITIS_LOOP_63_5.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_VITIS_LOOP_66_4.v",
      "impl\/verilog\/real_matmul_Loop_CallBlockMatmul_proc1_Pipeline_VITIS_LOOP_74_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_2ns_8ns_8ns_9_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_3ns_8ns_8ns_10_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_3ns_9s_8ns_11_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_4ns_9s_12ns_13_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_5ns_8ns_8ns_12_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_5ns_9s_13ns_14_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_6ns_9s_14ns_15_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_7ns_9s_14ns_15_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_8ns_9ns_9ns_17_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_8ns_9ns_10ns_16_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v",
      "impl\/verilog\/real_matmul_MatA_BRAM_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_MatB_BRAM_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_MatC_BRAM_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_mem_m_axi.v",
      "impl\/verilog\/real_matmul_mul_2ns_8s_8_1_1.v",
      "impl\/verilog\/real_matmul_mul_2ns_9ns_9_1_1.v",
      "impl\/verilog\/real_matmul_mul_2ns_9ns_10_1_1.v",
      "impl\/verilog\/real_matmul_mul_5ns_9ns_12_1_1.v",
      "impl\/verilog\/real_matmul_mul_5ns_9ns_13_1_1.v",
      "impl\/verilog\/real_matmul_mul_7ns_10ns_16_1_1.v",
      "impl\/verilog\/real_matmul_mul_8ns_10ns_17_1_1.v",
      "impl\/verilog\/real_matmul_mul_11ns_13ns_23_1_1.v",
      "impl\/verilog\/real_matmul_mul_13ns_15ns_27_1_1.v",
      "impl\/verilog\/real_matmul_mul_16s_16s_16_1_1.v",
      "impl\/verilog\/real_matmul_mux_4_2_16_1_1.v",
      "impl\/verilog\/real_matmul_PerformMatrixCalculation.v",
      "impl\/verilog\/real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_66_1.v",
      "impl\/verilog\/real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_67_1.v",
      "impl\/verilog\/real_matmul_PerformMatrixCalculation_Pipeline_VITIS_LOOP_62_1.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadArraysFromBRAMtoDRAM.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadArraysFromDRAMtoBRAM_VITIS_LOOP_34_1.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadArraysFromDRAMtoBRAM_VITIS_LOOP_36_1.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadArraysFromDRAMtoBRAM_VITIS_LOOP_47_1.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_34_1.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_41_2.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_42_2.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_43_1.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_45_1.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_41_2.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_42_2.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_48_3.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_49_3.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_50_2.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_52_2.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_MatCAllZeroes_VITIS_LOOP_34_1.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_43_2.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_45_2.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_49_3.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_51_3.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_54_4.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_56_5.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_57_3.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_57_4.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_57_5.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_58_3.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_59_5.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_60_5.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_62_5.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_63_6.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_66_6.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_68_6.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_70_5.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_74_1.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_VITIS_LOOP_78_1.v",
      "impl\/verilog\/real_matmul_urem_8ns_3ns_8_12_1.v",
      "impl\/verilog\/real_matmul_urem_8ns_4ns_8_12_1.v",
      "impl\/verilog\/real_matmul_urem_11ns_7ns_6_15_seq_1.v",
      "impl\/verilog\/real_matmul_urem_13ns_8ns_7_17_1.v",
      "impl\/verilog\/real_matmul_urem_13ns_8ns_7_17_seq_1.v",
      "impl\/verilog\/real_matmul.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/real_matmul_v1_0\/data\/real_matmul.mdd",
      "impl\/misc\/drivers\/real_matmul_v1_0\/data\/real_matmul.tcl",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/xreal_matmul.c",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/xreal_matmul.h",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/xreal_matmul_hw.h",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/xreal_matmul_linux.c",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/xreal_matmul_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/real_matmul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "MatA_DRAM_1",
          "access": "W",
          "description": "Data signal of MatA_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatA_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of MatA_DRAM"
            }]
        },
        {
          "offset": "0x14",
          "name": "MatA_DRAM_2",
          "access": "W",
          "description": "Data signal of MatA_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatA_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of MatA_DRAM"
            }]
        },
        {
          "offset": "0x1c",
          "name": "MatB_DRAM_1",
          "access": "W",
          "description": "Data signal of MatB_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatB_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of MatB_DRAM"
            }]
        },
        {
          "offset": "0x20",
          "name": "MatB_DRAM_2",
          "access": "W",
          "description": "Data signal of MatB_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatB_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of MatB_DRAM"
            }]
        },
        {
          "offset": "0x28",
          "name": "MatC_DRAM_1",
          "access": "W",
          "description": "Data signal of MatC_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatC_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of MatC_DRAM"
            }]
        },
        {
          "offset": "0x2c",
          "name": "MatC_DRAM_2",
          "access": "W",
          "description": "Data signal of MatC_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatC_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of MatC_DRAM"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "MatA_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "MatB_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "MatC_DRAM"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_mem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_mem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_mem_",
      "paramPrefix": "C_M_AXI_MEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_mem_ARADDR",
        "m_axi_mem_ARBURST",
        "m_axi_mem_ARCACHE",
        "m_axi_mem_ARID",
        "m_axi_mem_ARLEN",
        "m_axi_mem_ARLOCK",
        "m_axi_mem_ARPROT",
        "m_axi_mem_ARQOS",
        "m_axi_mem_ARREADY",
        "m_axi_mem_ARREGION",
        "m_axi_mem_ARSIZE",
        "m_axi_mem_ARUSER",
        "m_axi_mem_ARVALID",
        "m_axi_mem_AWADDR",
        "m_axi_mem_AWBURST",
        "m_axi_mem_AWCACHE",
        "m_axi_mem_AWID",
        "m_axi_mem_AWLEN",
        "m_axi_mem_AWLOCK",
        "m_axi_mem_AWPROT",
        "m_axi_mem_AWQOS",
        "m_axi_mem_AWREADY",
        "m_axi_mem_AWREGION",
        "m_axi_mem_AWSIZE",
        "m_axi_mem_AWUSER",
        "m_axi_mem_AWVALID",
        "m_axi_mem_BID",
        "m_axi_mem_BREADY",
        "m_axi_mem_BRESP",
        "m_axi_mem_BUSER",
        "m_axi_mem_BVALID",
        "m_axi_mem_RDATA",
        "m_axi_mem_RID",
        "m_axi_mem_RLAST",
        "m_axi_mem_RREADY",
        "m_axi_mem_RRESP",
        "m_axi_mem_RUSER",
        "m_axi_mem_RVALID",
        "m_axi_mem_WDATA",
        "m_axi_mem_WID",
        "m_axi_mem_WLAST",
        "m_axi_mem_WREADY",
        "m_axi_mem_WSTRB",
        "m_axi_mem_WUSER",
        "m_axi_mem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "MatA_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "MatA_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "MatB_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "MatB_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "MatC_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "MatC_DRAM"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_mem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_mem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_mem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_mem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "real_matmul",
      "Instances": [
        {
          "ModuleName": "real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1",
          "InstanceName": "grp_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1_fu_179"
        },
        {
          "ModuleName": "real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2",
          "InstanceName": "grp_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2_fu_190"
        },
        {
          "ModuleName": "PerformMatrixCalculation",
          "InstanceName": "grp_PerformMatrixCalculation_fu_202",
          "Instances": [{
              "ModuleName": "PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_66_1",
              "InstanceName": "grp_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_66_1_fu_11192"
            }]
        },
        {
          "ModuleName": "real_matmul_Pipeline_VITIS_LOOP_78_1",
          "InstanceName": "grp_real_matmul_Pipeline_VITIS_LOOP_78_1_fu_215"
        }
      ]
    },
    "Info": {
      "real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_66_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PerformMatrixCalculation": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "real_matmul_Pipeline_VITIS_LOOP_78_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "real_matmul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1": {
        "Latency": {
          "LatencyBest": "603",
          "LatencyAvg": "603",
          "LatencyWorst": "603",
          "PipelineII": "603",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1",
            "TripCount": "600",
            "Latency": "601",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "52",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "145",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2": {
        "Latency": {
          "LatencyBest": "613",
          "LatencyAvg": "613",
          "LatencyWorst": "613",
          "PipelineII": "613",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2",
            "TripCount": "600",
            "Latency": "611",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "282",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "418",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_66_1": {
        "Latency": {
          "LatencyBest": "26",
          "LatencyAvg": "26",
          "LatencyWorst": "26",
          "PipelineII": "26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.225"
        },
        "Loops": [{
            "Name": "PerformBlockMatrixCalculation_VITIS_LOOP_66_1",
            "TripCount": "16",
            "Latency": "24",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "DSP": "150",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "68",
          "FF": "5258",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "13286",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "24",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "PerformMatrixCalculation": {
        "Latency": {
          "LatencyBest": "102",
          "LatencyAvg": "102",
          "LatencyWorst": "102",
          "PipelineII": "102",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.936"
        },
        "Area": {
          "DSP": "150",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "68",
          "FF": "24536",
          "AVAIL_FF": "106400",
          "UTIL_FF": "23",
          "LUT": "19575",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "36",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "real_matmul_Pipeline_VITIS_LOOP_78_1": {
        "Latency": {
          "LatencyBest": "26",
          "LatencyAvg": "26",
          "LatencyWorst": "26",
          "PipelineII": "26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "LoadArraysFromBRAMtoDRAM_VITIS_LOOP_78_1",
            "TripCount": "16",
            "Latency": "24",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "332",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "476",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "real_matmul": {
        "Latency": {
          "LatencyBest": "1702501",
          "LatencyAvg": "1702501",
          "LatencyWorst": "1702501",
          "PipelineII": "1702502",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "CallBlockMatmul",
            "TripCount": "1250",
            "Latency": "1702500",
            "PipelineII": "",
            "PipelineDepth": "1362"
          }],
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "3",
          "DSP": "151",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "68",
          "FF": "26707",
          "AVAIL_FF": "106400",
          "UTIL_FF": "25",
          "LUT": "22737",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "42",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-05 22:57:16 -0500",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
