

================================================================
== Vitis HLS Report for 'fft_Pipeline_VITIS_LOOP_51_1'
================================================================
* Date:           Sat Dec 14 22:20:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_hardware_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.980 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3075|     3075|  30.750 us|  30.750 us|  3075|  3075|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_1  |     3073|     3073|         4|          3|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    210|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    130|    -|
|Register         |        -|    -|     139|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     139|    340|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_252_p2       |         +|   0|  0|  12|          11|           1|
    |icmp_ln51_fu_144_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln58_fu_388_p2      |      icmp|   0|  0|  11|          10|          10|
    |or_ln54_fu_358_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln55_1_fu_216_p2      |        or|   0|  0|  10|          10|           7|
    |or_ln55_2_fu_238_p2      |        or|   0|  0|  10|          10|           6|
    |or_ln55_3_fu_272_p2      |        or|   0|  0|  10|          10|           5|
    |or_ln55_4_fu_291_p2      |        or|   0|  0|  10|          10|           4|
    |or_ln55_5_fu_312_p2      |        or|   0|  0|  10|          10|           3|
    |or_ln55_6_fu_333_p2      |        or|   0|  0|  10|          10|           2|
    |or_ln55_fu_194_p2        |        or|   0|  0|  10|          10|           8|
    |select_ln54_1_fu_178_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln54_2_fu_200_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln54_3_fu_222_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln54_4_fu_244_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln54_5_fu_277_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln54_6_fu_297_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln54_7_fu_318_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln54_8_fu_339_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln54_fu_154_p3    |    select|   0|  0|  11|           1|          11|
    |select_ln55_fu_170_p3    |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 210|         114|         162|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |X_I_address0                 |  14|          3|   10|         30|
    |X_I_address1                 |  14|          3|   10|         30|
    |X_R_address0                 |  14|          3|   10|         30|
    |X_R_address1                 |  14|          3|   10|         30|
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2         |   9|          2|   11|         22|
    |i_fu_80                      |   9|          2|   11|         22|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 130|         28|   67|        176|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |X_I_addr_3_reg_447           |  10|   0|   10|          0|
    |X_I_addr_reg_442             |  10|   0|   10|          0|
    |X_R_addr_3_reg_437           |  10|   0|   10|          0|
    |X_R_addr_reg_432             |  10|   0|   10|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_2_reg_406                  |  11|   0|   11|          0|
    |i_fu_80                      |  11|   0|   11|          0|
    |icmp_ln51_reg_418            |   1|   0|    1|          0|
    |icmp_ln58_reg_428            |   1|   0|    1|          0|
    |select_ln54_4_reg_422        |   5|   0|   10|          5|
    |temp_I_reg_457               |  32|   0|   32|          0|
    |temp_R_reg_452               |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 139|   0|  144|          5|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------+-----+-----+------------+------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_51_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_51_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_51_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_51_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_51_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_51_1|  return value|
|X_R_address0  |  out|   10|   ap_memory|                           X_R|         array|
|X_R_ce0       |  out|    1|   ap_memory|                           X_R|         array|
|X_R_we0       |  out|    1|   ap_memory|                           X_R|         array|
|X_R_d0        |  out|   32|   ap_memory|                           X_R|         array|
|X_R_q0        |   in|   32|   ap_memory|                           X_R|         array|
|X_R_address1  |  out|   10|   ap_memory|                           X_R|         array|
|X_R_ce1       |  out|    1|   ap_memory|                           X_R|         array|
|X_R_we1       |  out|    1|   ap_memory|                           X_R|         array|
|X_R_d1        |  out|   32|   ap_memory|                           X_R|         array|
|X_R_q1        |   in|   32|   ap_memory|                           X_R|         array|
|X_I_address0  |  out|   10|   ap_memory|                           X_I|         array|
|X_I_ce0       |  out|    1|   ap_memory|                           X_I|         array|
|X_I_we0       |  out|    1|   ap_memory|                           X_I|         array|
|X_I_d0        |  out|   32|   ap_memory|                           X_I|         array|
|X_I_q0        |   in|   32|   ap_memory|                           X_I|         array|
|X_I_address1  |  out|   10|   ap_memory|                           X_I|         array|
|X_I_ce1       |  out|    1|   ap_memory|                           X_I|         array|
|X_I_we1       |  out|    1|   ap_memory|                           X_I|         array|
|X_I_d1        |  out|   32|   ap_memory|                           X_I|         array|
|X_I_q1        |   in|   32|   ap_memory|                           X_I|         array|
+--------------+-----+-----+------------+------------------------------+--------------+

