
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.90000000000000000000;
1.90000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_12_1";
mvm_20_20_12_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_12_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_12_1' with
	the parameters "20,20,12,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b12_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b12_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b12_g1' with
	the parameters "1,20,12,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b12_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b12_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "12,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "12,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE20' with
	the parameters "12,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b12_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 620 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b12_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b12_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b12_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b12_g1'
  Processing 'mvm_20_20_12_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b12_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b12_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b12_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b12_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b12_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b12_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b12_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b12_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b12_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b12_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b12_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b12_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b12_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b12_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b12_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b12_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b12_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b12_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b12_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b12_g1_1_DW_mult_tc_0'
  Mapping 'mac_b12_g1_2_DW_mult_tc_0'
  Mapping 'mac_b12_g1_3_DW_mult_tc_0'
  Mapping 'mac_b12_g1_4_DW_mult_tc_0'
  Mapping 'mac_b12_g1_5_DW_mult_tc_0'
  Mapping 'mac_b12_g1_6_DW_mult_tc_0'
  Mapping 'mac_b12_g1_7_DW_mult_tc_0'
  Mapping 'mac_b12_g1_8_DW_mult_tc_0'
  Mapping 'mac_b12_g1_9_DW_mult_tc_0'
  Mapping 'mac_b12_g1_10_DW_mult_tc_0'
  Mapping 'mac_b12_g1_11_DW_mult_tc_0'
  Mapping 'mac_b12_g1_12_DW_mult_tc_0'
  Mapping 'mac_b12_g1_13_DW_mult_tc_0'
  Mapping 'mac_b12_g1_14_DW_mult_tc_0'
  Mapping 'mac_b12_g1_15_DW_mult_tc_0'
  Mapping 'mac_b12_g1_16_DW_mult_tc_0'
  Mapping 'mac_b12_g1_17_DW_mult_tc_0'
  Mapping 'mac_b12_g1_18_DW_mult_tc_0'
  Mapping 'mac_b12_g1_19_DW_mult_tc_0'
  Mapping 'mac_b12_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23  132182.0      0.77     162.4    1621.2                          
    0:00:23  132182.0      0.77     162.4    1621.2                          
    0:00:24  132517.2      0.77     162.4    1621.2                          
    0:00:24  132844.4      0.77     162.4    1621.2                          
    0:00:24  133171.6      0.77     162.4    1621.2                          
    0:00:24  133498.7      0.77     162.4    1621.2                          
    0:00:35  135275.1      0.53     111.8       0.0                          
    0:00:35  135259.1      0.53     111.8       0.0                          
    0:00:35  135259.1      0.53     111.8       0.0                          
    0:00:36  135259.7      0.53     111.8       0.0                          
    0:00:36  135259.7      0.53     111.8       0.0                          
    0:00:49  111016.4      0.92     114.0       0.0                          
    0:00:50  110992.5      0.55     101.6       0.0                          
    0:00:53  110996.7      0.54     100.2       0.0                          
    0:00:54  111011.4      0.53      99.6       0.0                          
    0:00:56  111023.3      0.52      98.2       0.0                          
    0:00:57  111034.3      0.52      97.0       0.0                          
    0:00:57  111045.2      0.52      95.8       0.0                          
    0:00:58  111056.1      0.51      94.0       0.0                          
    0:00:59  111062.7      0.49      92.8       0.0                          
    0:00:59  111069.6      0.49      91.3       0.0                          
    0:01:00  111077.1      0.49      90.4       0.0                          
    0:01:00  111094.1      0.47      89.6       0.0                          
    0:01:00  111105.8      0.47      87.7       0.0                          
    0:01:01  110977.9      0.47      87.7       0.0                          
    0:01:01  110977.9      0.47      87.7       0.0                          
    0:01:01  110977.9      0.47      87.7       0.0                          
    0:01:01  110977.9      0.47      87.7       0.0                          
    0:01:01  110977.9      0.47      87.7       0.0                          
    0:01:01  110980.3      0.47      87.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01  111073.9      0.45      83.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:01  111073.9      0.45      83.6       0.0                          
    0:01:01  111090.4      0.44      82.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:01  111106.1      0.44      81.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  111127.6      0.44      80.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  111140.7      0.43      79.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:01:02  111153.2      0.43      79.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:01:02  111167.8      0.43      78.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:02  111182.9      0.42      78.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:02  111208.7      0.42      78.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:02  111222.0      0.42      77.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:02  111239.6      0.42      77.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  111263.8      0.42      76.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:02  111274.7      0.41      75.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:02  111285.6      0.41      75.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:02  111300.8      0.41      75.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:02  111321.5      0.40      74.7       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:01:02  111330.3      0.40      74.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:03  111348.1      0.40      74.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:01:03  111372.9      0.40      73.6      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  111418.4      0.39      72.5      96.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:03  111430.3      0.39      72.3      96.9 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:01:03  111442.3      0.39      71.9      96.9 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:03  111463.3      0.39      71.5      96.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:03  111477.7      0.38      71.4      96.9 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:03  111525.3      0.38      69.3     121.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  111565.5      0.38      68.3     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:03  111585.4      0.38      67.9     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:01:03  111599.5      0.37      67.7     169.5 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:03  111607.2      0.37      67.5     169.5 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:03  111616.0      0.37      67.3     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  111646.3      0.37      66.3     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  111654.8      0.37      66.3     218.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:04  111663.9      0.37      66.1     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:04  111679.3      0.36      65.8     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:04  111723.7      0.36      65.3     290.6 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:04  111733.6      0.36      64.9     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:04  111753.0      0.36      64.7     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:04  111786.5      0.36      63.1     290.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  111802.7      0.36      63.0     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:04  111813.9      0.35      62.8     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:04  111831.2      0.35      62.2     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:04  111848.2      0.35      61.9     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:04  111850.9      0.35      61.8     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:04  111857.8      0.35      61.7     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:04  111863.6      0.35      61.6     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:04  111880.4      0.34      61.3     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:05  111907.3      0.34      60.2     290.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  111929.9      0.34      60.1     314.8 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:05  111945.8      0.34      59.5     314.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  111974.0      0.34      58.7     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  111982.3      0.34      58.5     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:05  111999.6      0.33      58.0     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:05  112007.0      0.33      57.8     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:05  112020.0      0.33      57.7     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:05  112034.9      0.33      57.4     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:05  112049.6      0.33      57.0     339.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  112050.9      0.33      56.9     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:05  112065.3      0.33      56.6     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:05  112075.1      0.33      56.4     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:05  112092.9      0.33      56.1     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  112104.9      0.33      55.7     363.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  112124.9      0.33      55.6     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:06  112132.8      0.32      55.4     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:06  112146.7      0.32      55.1     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:06  112158.1      0.32      55.0     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:06  112169.0      0.32      54.8     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:06  112183.9      0.32      54.4     411.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  112201.7      0.32      54.2     435.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  112215.6      0.31      53.8     435.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  112235.2      0.31      53.1     435.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  112235.2      0.31      53.1     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:06  112241.4      0.31      53.0     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:06  112259.7      0.31      52.6     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:06  112270.9      0.31      52.2     435.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  112295.9      0.31      51.7     460.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  112307.1      0.31      51.3     460.1 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:06  112321.4      0.31      51.0     460.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  112322.2      0.31      50.9     460.1 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112330.5      0.31      50.8     460.1 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112337.7      0.31      50.8     460.1 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112344.8      0.31      50.7     460.1 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112356.5      0.31      50.6     460.1 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112369.8      0.31      50.4     460.1 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112383.1      0.31      50.1     460.1 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:01:07  112394.8      0.31      49.9     460.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  112407.9      0.30      49.7     460.1 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112426.0      0.30      49.3     460.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  112433.1      0.30      49.2     460.1 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112449.4      0.30      48.8     460.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  112456.0      0.30      48.7     460.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  112456.8      0.30      48.6     460.1 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112459.7      0.30      48.6     460.1 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:07  112466.7      0.30      48.3     460.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  112473.6      0.30      48.2     460.1 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112481.8      0.29      48.1     460.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  112493.5      0.29      47.8     460.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  112507.6      0.29      47.5     460.1 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112522.5      0.29      47.2     460.1 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112523.3      0.29      47.2     460.1 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112526.0      0.29      47.1     460.1 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:01:08  112539.3      0.29      46.9     460.1 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112552.0      0.29      46.6     460.1 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112566.9      0.29      46.2     460.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  112571.7      0.29      46.1     460.1 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112583.2      0.29      45.9     460.1 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112595.4      0.29      45.8     460.1 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112599.4      0.29      45.8     460.1 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:01:08  112616.2      0.28      45.4     460.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  112620.9      0.28      45.3     460.1 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:08  112640.4      0.28      45.0     460.1 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:09  112655.5      0.28      44.6     460.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  112663.5      0.28      44.4     460.1 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:01:09  112664.8      0.28      44.4     460.1 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:09  112664.6      0.28      44.4     460.1 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:09  112669.1      0.28      44.2     460.1 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:09  112686.1      0.28      43.8     460.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  112700.2      0.28      43.6     460.1 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:09  112711.4      0.28      43.4     460.1 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:09  112718.6      0.28      43.3     460.1 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:09  112721.8      0.28      43.2     460.1 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:09  112735.9      0.28      42.9     460.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  112743.3      0.27      42.6     460.1 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:10  112748.1      0.27      42.5     460.1 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:01:10  112756.3      0.27      42.2     460.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  112759.3      0.27      42.1     460.1 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112769.1      0.27      41.8     460.1 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112780.0      0.27      41.6     460.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  112795.4      0.27      41.0     460.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  112805.5      0.27      40.7     460.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  112816.7      0.27      40.6     460.1 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:10  112825.8      0.27      40.6     460.1 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112831.9      0.26      40.4     460.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  112836.1      0.26      40.3     460.1 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112839.3      0.26      40.3     460.1 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:01:10  112848.6      0.26      40.1     460.1 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112858.7      0.26      39.9     460.1 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112865.1      0.26      39.7     460.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  112873.6      0.26      39.6     460.1 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112881.1      0.26      39.5     460.1 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112884.8      0.26      39.4     460.1 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112893.6      0.26      39.2     460.1 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112895.5      0.26      39.2     460.1 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112903.2      0.26      39.1     460.1 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112903.4      0.26      39.0     460.1 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112916.5      0.26      38.8     460.1 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112934.6      0.26      38.6     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112942.3      0.25      38.3     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:12  112952.1      0.25      38.1     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:12  112956.6      0.25      38.0     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:12  112962.5      0.25      37.8     484.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  112972.6      0.25      37.7     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:12  112981.4      0.25      37.5     484.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  112993.3      0.25      37.3     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113002.4      0.24      37.1     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113009.3      0.24      37.0     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113018.6      0.24      36.9     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113025.3      0.24      36.7     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113031.1      0.24      36.6     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113041.0      0.24      36.5     484.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  113051.1      0.24      36.4     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113057.7      0.24      36.2     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113066.0      0.24      36.1     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113072.6      0.24      36.1     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:12  113083.2      0.24      35.9     484.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  113093.1      0.24      35.8     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:13  113094.2      0.24      35.8     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:13  113100.0      0.23      35.7     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:13  113110.1      0.23      35.5     484.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  113118.4      0.23      35.3     484.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  113132.2      0.23      35.1     484.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  113141.2      0.23      35.0     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:13  113147.1      0.23      34.8     484.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  113150.0      0.23      34.7     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:13  113158.5      0.23      34.6     484.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  113170.5      0.23      34.4     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:13  113180.1      0.23      34.2     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:13  113186.5      0.23      34.0     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:13  113190.4      0.23      33.9     484.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  113196.6      0.23      33.7     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  113201.6      0.23      33.7     484.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  113205.3      0.22      33.6     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:13  113218.1      0.22      33.4     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113226.4      0.22      33.3     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  113235.7      0.22      33.1     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113243.1      0.22      33.0     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113248.7      0.22      32.9     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113258.8      0.22      32.8     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113266.8      0.22      32.7     484.3 path/path/path/genblk1.add_in_reg[23]/D
    0:01:14  113274.0      0.22      32.5     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113278.5      0.22      32.4     484.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  113283.8      0.22      32.3     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113288.6      0.22      32.1     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113296.8      0.22      32.0     484.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  113302.2      0.22      32.0     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113312.8      0.22      31.9     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:14  113321.3      0.22      31.7     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113332.5      0.21      31.5     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:14  113342.3      0.21      31.4     484.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  113353.8      0.21      31.2     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:15  113356.7      0.21      31.1     484.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  113359.6      0.21      31.0     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113373.2      0.21      30.9     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113376.6      0.21      30.8     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113382.2      0.21      30.7     484.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  113389.9      0.21      30.7     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113399.8      0.21      30.5     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113404.8      0.21      30.4     484.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  113411.8      0.21      30.5     484.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  113419.2      0.21      30.3     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113422.9      0.21      30.3     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:15  113432.2      0.21      30.1     484.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  113437.3      0.21      30.1     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113441.0      0.21      30.0     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  113446.1      0.21      29.9     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  113452.5      0.21      29.8     484.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  113458.3      0.20      29.7     484.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  113465.0      0.20      29.6     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:15  113472.9      0.20      29.5     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:16  113475.6      0.20      29.4     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:16  113476.4      0.20      29.4     484.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  113476.9      0.20      29.4     484.3                          
    0:01:20  110587.9      0.20      29.4     484.3                          
    0:01:20  110603.9      0.20      29.3     484.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:20  110603.9      0.20      29.3     484.3                          
    0:01:21  110501.7      0.20      29.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:21  110506.5      0.20      29.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:21  110507.8      0.20      29.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:21  110517.7      0.20      28.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  110525.1      0.20      28.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:21  110526.7      0.20      28.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  110526.5      0.20      28.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:21  110534.2      0.20      28.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:21  110540.8      0.20      28.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:21  110541.6      0.20      28.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:21  110553.3      0.20      28.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:21  110554.7      0.20      28.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  110556.8      0.20      28.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:21  110558.4      0.20      28.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:21  110561.3      0.20      27.9       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:21  110571.7      0.20      27.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  110582.8      0.20      27.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:22  110587.4      0.20      27.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  110602.3      0.20      26.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  110610.5      0.20      26.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  110614.0      0.20      26.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  110612.6      0.20      26.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:22  110618.5      0.20      26.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:22  110620.6      0.20      26.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:22  110632.1      0.20      26.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:22  110634.2      0.20      26.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:22  110633.4      0.20      26.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:22  110642.2      0.20      25.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  110644.0      0.20      25.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:22  110658.9      0.19      25.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  110668.0      0.19      25.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:23  110676.7      0.19      25.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:23  110690.8      0.19      24.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:23  110701.8      0.19      24.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  110703.3      0.19      24.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:23  110710.5      0.19      24.4       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:23  110711.9      0.19      24.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:23  110716.1      0.19      24.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:23  110720.4      0.19      24.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:23  110727.3      0.19      24.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:23  110728.9      0.19      24.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:23  110731.3      0.19      24.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:23  110731.3      0.19      24.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:23  110739.5      0.19      24.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:23  110743.0      0.19      24.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:23  110748.0      0.19      24.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:24  110752.3      0.19      23.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:24  110763.7      0.19      23.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  110772.0      0.19      23.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:24  110774.9      0.18      23.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:24  110777.3      0.18      23.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:24  110783.7      0.18      23.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:24  110785.0      0.18      23.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:24  110786.6      0.18      23.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  110790.1      0.18      23.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:24  110797.0      0.18      23.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:24  110809.7      0.18      23.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:24  110815.6      0.18      22.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:24  110819.9      0.18      22.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:25  110824.1      0.18      22.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:25  110832.1      0.18      22.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:25  110837.4      0.18      22.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  110850.7      0.18      22.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:25  110853.6      0.18      22.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:25  110855.8      0.18      22.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:25  110864.5      0.17      22.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:25  110867.7      0.17      22.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:25  110873.6      0.17      22.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:25  110876.8      0.17      22.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:25  110884.2      0.17      22.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:25  110897.3      0.17      21.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:26  110901.5      0.17      21.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:26  110907.1      0.17      21.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:26  110911.6      0.17      21.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:26  110916.7      0.17      21.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  110932.4      0.17      21.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:26  110935.3      0.17      21.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:26  110935.3      0.17      21.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:26  110935.3      0.17      21.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:26  110939.3      0.17      21.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:26  110940.4      0.17      21.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:26  110949.1      0.17      21.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  110958.7      0.17      21.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:26  110964.6      0.17      20.9       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:26  110967.0      0.17      20.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:27  110967.0      0.17      20.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:27  110966.7      0.16      20.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:27  110973.1      0.16      20.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:27  110983.7      0.16      20.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:27  110991.4      0.16      20.6       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:27  110996.5      0.16      20.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:27  110998.9      0.16      20.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:27  110998.9      0.16      20.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  110998.9      0.16      20.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  110998.3      0.16      20.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:27  111003.4      0.16      20.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:27  111005.3      0.16      20.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:27  111005.3      0.16      20.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:28  111015.1      0.16      20.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:28  111015.6      0.16      20.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:28  111021.2      0.16      20.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:28  111022.8      0.16      20.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  111023.6      0.16      20.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  111024.7      0.16      20.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:28  111033.7      0.16      20.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  111038.0      0.16      20.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  111047.0      0.16      20.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  111051.3      0.16      19.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:28  111052.9      0.16      19.9       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:28  111052.9      0.16      19.9       0.0                          
    0:01:29  111052.9      0.16      19.9       0.0                          
    0:01:32  109437.5      0.16      19.9       0.0                          
    0:01:33  108427.5      0.16      19.9       0.0                          
    0:01:33  108415.2      0.16      19.9       0.0                          
    0:01:33  108403.0      0.16      19.9       0.0                          
    0:01:33  108390.7      0.16      19.9       0.0                          
    0:01:34  108379.0      0.16      19.9       0.0                          
    0:01:34  108367.3      0.16      19.9       0.0                          
    0:01:34  108355.6      0.16      19.9       0.0                          
    0:01:34  108344.5      0.16      19.9       0.0                          
    0:01:34  108333.3      0.16      19.9       0.0                          
    0:01:34  108333.3      0.16      19.9       0.0                          
    0:01:35  108333.3      0.16      19.9       0.0                          
    0:01:35  108287.0      0.17      20.2       0.0                          
    0:01:35  108285.9      0.17      20.2       0.0                          
    0:01:35  108285.9      0.17      20.2       0.0                          
    0:01:35  108285.9      0.17      20.2       0.0                          
    0:01:35  108285.9      0.17      20.2       0.0                          
    0:01:35  108285.9      0.17      20.2       0.0                          
    0:01:35  108285.9      0.17      20.2       0.0                          
    0:01:36  108293.7      0.16      20.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:36  108296.0      0.16      20.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:36  108302.4      0.16      20.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  108303.2      0.16      19.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  108310.9      0.16      19.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  108316.5      0.16      19.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:36  108322.6      0.16      19.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:36  108333.6      0.16      19.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  108342.3      0.16      19.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:37  108354.0      0.16      19.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:37  108354.8      0.16      19.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:37  108357.2      0.16      19.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  108358.8      0.16      19.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:37  108358.8      0.16      19.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  108370.8      0.16      18.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  108371.1      0.16      18.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:37  108389.9      0.15      18.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  108396.9      0.15      18.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:37  108402.4      0.15      18.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:37  108404.0      0.15      18.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108408.8      0.15      18.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108413.1      0.15      18.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108413.1      0.15      18.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108419.7      0.15      18.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108426.4      0.15      18.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108428.0      0.15      18.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108431.4      0.15      18.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108432.5      0.15      18.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108434.9      0.15      18.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108436.5      0.15      18.0       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:38  108436.5      0.15      18.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:38  108439.4      0.15      18.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:38  108443.9      0.15      17.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  108447.4      0.15      17.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108449.8      0.15      17.8       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:39  108461.0      0.15      17.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  108462.6      0.15      17.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108462.6      0.15      17.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108463.6      0.15      17.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108468.4      0.15      17.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108474.0      0.15      17.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108479.6      0.15      17.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108480.7      0.15      17.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108480.7      0.15      17.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108483.6      0.14      17.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108491.3      0.14      17.3       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:39  108498.7      0.14      17.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:39  108501.9      0.14      17.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  108506.5      0.14      17.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:41  108483.0      0.14      17.2       0.0                          
    0:01:43  108373.2      0.14      17.2       0.0                          
    0:01:43  108286.2      0.14      17.2       0.0                          
    0:01:43  108134.6      0.14      17.2       0.0                          
    0:01:44  107982.2      0.14      17.2       0.0                          
    0:01:44  107828.2      0.14      17.2       0.0                          
    0:01:45  107676.5      0.14      17.2       0.0                          
    0:01:45  107571.2      0.14      17.2       0.0                          
    0:01:45  107565.6      0.14      17.2       0.0                          
    0:01:45  107561.1      0.14      17.2       0.0                          
    0:01:45  107557.6      0.14      17.1       0.0                          
    0:01:45  107548.3      0.14      17.0       0.0                          
    0:01:45  107544.3      0.14      17.0       0.0                          
    0:01:46  107534.2      0.14      17.0       0.0                          
    0:01:47  107505.5      0.14      17.0       0.0                          
    0:01:47  107504.2      0.14      17.0       0.0                          
    0:01:48  107503.1      0.14      17.0       0.0                          
    0:01:49  107501.2      0.14      17.0       0.0                          
    0:01:49  107484.7      0.15      17.3       0.0                          
    0:01:49  107484.7      0.15      17.3       0.0                          
    0:01:49  107484.7      0.15      17.3       0.0                          
    0:01:50  107484.7      0.15      17.3       0.0                          
    0:01:50  107484.7      0.15      17.3       0.0                          
    0:01:50  107484.7      0.15      17.3       0.0                          
    0:01:50  107487.7      0.15      17.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:50  107494.3      0.15      17.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:01:50  107496.5      0.14      17.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:50  107504.7      0.14      17.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:50  107506.6      0.14      17.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:50  107508.4      0.14      17.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:50  107511.1      0.14      17.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:50  107515.9      0.14      17.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  107515.9      0.14      17.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:50  107528.6      0.14      16.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  107529.4      0.14      16.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:51  107533.7      0.14      16.9       0.0                          
    0:01:51  107537.9      0.14      16.8       0.0                          
    0:01:51  107541.9      0.14      16.7       0.0                          
    0:01:51  107552.6      0.14      16.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  107555.0      0.14      16.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:51  107556.6      0.14      16.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:51  107559.2      0.14      16.5       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:51  107568.0      0.14      16.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:51  107576.3      0.14      16.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  107580.8      0.14      16.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:52  107584.2      0.14      16.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:52  107585.0      0.14      16.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:52  107585.0      0.14      16.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:52  107587.4      0.14      16.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:01:52  107586.9      0.14      16.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:52  107586.9      0.14      16.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:52  107597.0      0.14      15.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:52  107604.2      0.14      15.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:52  107617.5      0.14      15.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:52  107617.7      0.14      15.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:52  107618.5      0.13      15.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:52  107620.7      0.13      15.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:52  107622.8      0.13      15.5       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:52  107624.7      0.13      15.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  107625.2      0.13      15.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:53  107632.1      0.13      15.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:53  107639.3      0.13      15.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:53  107643.8      0.13      15.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:53  107654.2      0.13      15.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:53  107657.9      0.13      15.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:53  107665.9      0.13      15.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:53  107670.1      0.13      15.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:53  107675.5      0.13      15.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  107680.0      0.13      14.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:53  107681.6      0.13      14.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:54  107684.8      0.13      14.9       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/Vec_x_Mem/Mem/reset': 1195 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 13448 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 19:55:43 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              45022.362357
Buf/Inv area:                     2413.417998
Noncombinational area:           62662.415828
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                107684.778185
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 19:55:48 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_12_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  38.5454 mW   (93%)
  Net Switching Power  =   2.8627 mW    (7%)
                         ---------
Total Dynamic Power    =  41.4082 mW  (100%)

Cell Leakage Power     =   2.2549 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.7381e+04          525.4928        1.0615e+06        3.8968e+04  (  89.25%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.1632e+03        2.3373e+03        1.1934e+06        4.6939e+03  (  10.75%)
--------------------------------------------------------------------------------------------------
Total          3.8544e+04 uW     2.8628e+03 uW     2.2549e+06 nW     4.3662e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 19:55:49 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[5].path/path/genblk1.add_in_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_12_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out[1] (memory_b12_SIZE20_LOGSIZE5_30)
                                                          0.00       0.22 f
  path/genblk1[5].path/Mat_a_Mem/data_out[1] (seqMemory_b12_SIZE20_30)
                                                          0.00       0.22 f
  path/genblk1[5].path/path/in0[1] (mac_b12_g1_15)        0.00       0.22 f
  path/genblk1[5].path/path/mult_21/a[1] (mac_b12_g1_15_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[5].path/path/mult_21/U343/ZN (NAND2_X1)
                                                          0.05       0.27 r
  path/genblk1[5].path/path/mult_21/U697/ZN (OAI21_X1)
                                                          0.05       0.31 f
  path/genblk1[5].path/path/mult_21/U25/CO (HA_X1)        0.06       0.37 f
  path/genblk1[5].path/path/mult_21/U24/CO (FA_X1)        0.10       0.48 f
  path/genblk1[5].path/path/mult_21/U23/CO (FA_X1)        0.11       0.59 f
  path/genblk1[5].path/path/mult_21/U381/ZN (NAND2_X1)
                                                          0.04       0.63 r
  path/genblk1[5].path/path/mult_21/U366/ZN (NAND3_X1)
                                                          0.04       0.67 f
  path/genblk1[5].path/path/mult_21/U446/ZN (NAND2_X1)
                                                          0.04       0.70 r
  path/genblk1[5].path/path/mult_21/U432/ZN (NAND3_X1)
                                                          0.04       0.74 f
  path/genblk1[5].path/path/mult_21/U523/ZN (NAND2_X1)
                                                          0.03       0.77 r
  path/genblk1[5].path/path/mult_21/U509/ZN (NAND3_X1)
                                                          0.04       0.81 f
  path/genblk1[5].path/path/mult_21/U529/ZN (NAND2_X1)
                                                          0.04       0.85 r
  path/genblk1[5].path/path/mult_21/U519/ZN (NAND3_X1)
                                                          0.04       0.89 f
  path/genblk1[5].path/path/mult_21/U537/ZN (NAND2_X1)
                                                          0.04       0.92 r
  path/genblk1[5].path/path/mult_21/U457/ZN (NAND3_X1)
                                                          0.04       0.96 f
  path/genblk1[5].path/path/mult_21/U339/ZN (NAND2_X1)
                                                          0.04       1.00 r
  path/genblk1[5].path/path/mult_21/U400/ZN (NAND3_X1)
                                                          0.03       1.03 f
  path/genblk1[5].path/path/mult_21/U413/ZN (NAND2_X1)
                                                          0.03       1.07 r
  path/genblk1[5].path/path/mult_21/U416/ZN (NAND3_X1)
                                                          0.04       1.10 f
  path/genblk1[5].path/path/mult_21/U423/ZN (NAND2_X1)
                                                          0.04       1.14 r
  path/genblk1[5].path/path/mult_21/U360/ZN (NAND3_X1)
                                                          0.04       1.18 f
  path/genblk1[5].path/path/mult_21/U318/ZN (NAND2_X1)
                                                          0.04       1.22 r
  path/genblk1[5].path/path/mult_21/U386/ZN (NAND3_X1)
                                                          0.03       1.25 f
  path/genblk1[5].path/path/mult_21/U407/ZN (NAND2_X1)
                                                          0.03       1.28 r
  path/genblk1[5].path/path/mult_21/U325/ZN (NAND3_X1)
                                                          0.04       1.32 f
  path/genblk1[5].path/path/mult_21/U437/ZN (NAND2_X1)
                                                          0.04       1.36 r
  path/genblk1[5].path/path/mult_21/U391/ZN (NAND3_X1)
                                                          0.04       1.39 f
  path/genblk1[5].path/path/mult_21/U395/ZN (NAND2_X1)
                                                          0.04       1.43 r
  path/genblk1[5].path/path/mult_21/U384/ZN (NAND3_X1)
                                                          0.04       1.47 f
  path/genblk1[5].path/path/mult_21/U451/ZN (NAND2_X1)
                                                          0.04       1.50 r
  path/genblk1[5].path/path/mult_21/U454/ZN (NAND3_X1)
                                                          0.04       1.55 f
  path/genblk1[5].path/path/mult_21/U320/ZN (NAND2_X1)
                                                          0.03       1.58 r
  path/genblk1[5].path/path/mult_21/U462/ZN (NAND3_X1)
                                                          0.04       1.62 f
  path/genblk1[5].path/path/mult_21/U499/ZN (NAND2_X1)
                                                          0.04       1.65 r
  path/genblk1[5].path/path/mult_21/U500/ZN (NAND3_X1)
                                                          0.04       1.69 f
  path/genblk1[5].path/path/mult_21/U506/ZN (NAND2_X1)
                                                          0.04       1.72 r
  path/genblk1[5].path/path/mult_21/U508/ZN (NAND3_X1)
                                                          0.04       1.76 f
  path/genblk1[5].path/path/mult_21/U514/ZN (NAND2_X1)
                                                          0.04       1.80 r
  path/genblk1[5].path/path/mult_21/U389/ZN (NAND3_X1)
                                                          0.04       1.84 f
  path/genblk1[5].path/path/mult_21/U517/ZN (NAND2_X1)
                                                          0.04       1.87 r
  path/genblk1[5].path/path/mult_21/U458/ZN (NAND3_X1)
                                                          0.04       1.91 f
  path/genblk1[5].path/path/mult_21/U501/ZN (NAND2_X1)
                                                          0.03       1.94 r
  path/genblk1[5].path/path/mult_21/U488/ZN (AND3_X1)     0.05       1.99 r
  path/genblk1[5].path/path/mult_21/product[23] (mac_b12_g1_15_DW_mult_tc_0)
                                                          0.00       1.99 r
  path/genblk1[5].path/path/genblk1.add_in_reg[23]/D (DFF_X2)
                                                          0.01       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  path/genblk1[5].path/path/genblk1.add_in_reg[23]/CK (DFF_X2)
                                                          0.00       1.90 r
  library setup time                                     -0.03       1.87
  data required time                                                 1.87
  --------------------------------------------------------------------------
  data required time                                                 1.87
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b12_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
