<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_xp_intf</a></h1>
<div class="docblock">
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.ATOPs" class="impl"><code class="in-band">ATOPs<span class="type-annotation">: bit</span></code></h3><div class="docblock"
></div><h3 id="parameter.Cfg" class="impl"><code class="in-band">Cfg<span class="type-annotation">: axi_pkg::xbar_cfg_t</span></code></h3><div class="docblock"
></div><h3 id="parameter.NumSlvPorts" class="impl"><code class="in-band">NumSlvPorts<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.NumMstPorts" class="impl"><code class="in-band">NumMstPorts<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.Connectivity" class="impl"><code class="in-band">Connectivity<span class="type-annotation">: bit [NumSlvPorts-1:0][NumMstPorts-1:0]</span></code></h3><div class="docblock"
></div><h3 id="parameter.AxiAddrWidth" class="impl"><code class="in-band">AxiAddrWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AxiDataWidth" class="impl"><code class="in-band">AxiDataWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AxiIdWidth" class="impl"><code class="in-band">AxiIdWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AxiUserWidth" class="impl"><code class="in-band">AxiUserWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AxiSlvPortMaxUniqIds" class="impl"><code class="in-band">AxiSlvPortMaxUniqIds<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AxiSlvPortMaxTxnsPerId" class="impl"><code class="in-band">AxiSlvPortMaxTxnsPerId<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AxiSlvPortMaxTxns" class="impl"><code class="in-band">AxiSlvPortMaxTxns<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AxiMstPortMaxUniqIds" class="impl"><code class="in-band">AxiMstPortMaxUniqIds<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AxiMstPortMaxTxnsPerId" class="impl"><code class="in-band">AxiMstPortMaxTxnsPerId<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.NumAddrRules" class="impl"><code class="in-band">NumAddrRules<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.rule_t" class="impl"><code class="in-band">rule_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.test_en_i" class="impl"><code class="in-band">test_en_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv_ports" class="impl"><code class="in-band">slv_ports<span class="type-annotation">: AXI_BUS.Slave</span></code></h3><div class="docblock"
></div><h3 id="port.mst_ports" class="impl"><code class="in-band">mst_ports<span class="type-annotation">: AXI_BUS.Master</span></code></h3><div class="docblock"
></div><h3 id="port.addr_map_i" class="impl"><code class="in-band">addr_map_i<span class="type-annotation">: input  rule_t  [NumAddrRules-1:0]</span></code></h3><div class="docblock"
></div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.id_mst_t.html">id_mst_t</a></td><td></td></tr><tr><td><a class="type" href="type.id_slv_t.html">id_slv_t</a></td><td></td></tr><tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.user_t.html">user_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_aw_chan_t.html">mst_aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_aw_chan_t.html">slv_aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_chan_t.html">w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_b_chan_t.html">mst_b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_b_chan_t.html">slv_b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_ar_chan_t.html">mst_ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_ar_chan_t.html">slv_ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_r_chan_t.html">mst_r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_r_chan_t.html">slv_r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_req_t.html">mst_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_req_t.html">slv_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_resp_t.html">mst_resp_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_resp_t.html">slv_resp_t</a></td><td></td></tr></table>
</section>
</body>
</html>
