$comment
	File created using the following command:
		vcd file pencoder_4bit.msim.vcd -direction
$end
$date
	Sat Jun 14 12:10:25 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module pencoder_4bit_vlg_vec_tst $end
$var reg 4 ! Din [3:0] $end
$var wire 1 " Dout [1] $end
$var wire 1 # Dout [0] $end
$var wire 1 $ valid $end
$var wire 1 % sampler $end
$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , Dout[0]~output_o $end
$var wire 1 - Dout[1]~output_o $end
$var wire 1 . valid~output_o $end
$var wire 1 / Din[1]~input_o $end
$var wire 1 0 Din[2]~input_o $end
$var wire 1 1 Din[3]~input_o $end
$var wire 1 2 Dout~0_combout $end
$var wire 1 3 Dout~1_combout $end
$var wire 1 4 Din[0]~input_o $end
$var wire 1 5 WideOr0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0#
0"
0$
x%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
02
13
04
05
$end
#10000
b1000 !
b1100 !
10
11
0%
03
15
12
1-
1.
1,
1"
1$
1#
#20000
b100 !
b0 !
00
01
1%
13
05
02
0-
0.
0,
0"
0$
0#
#30000
b10 !
b110 !
1/
10
0%
03
15
1-
1.
1"
1$
#40000
b100 !
b0 !
0/
00
1%
13
05
0-
0.
0"
0$
#50000
b1 !
b11 !
14
1/
0%
15
12
1.
1,
1$
1#
#60000
b10 !
b0 !
04
0/
1%
05
02
0.
0,
0$
0#
#70000
b1 !
14
0%
15
1.
1$
#80000
b0 !
04
1%
05
0.
0$
#200000
