
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/perlbench_53B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2503714 heartbeat IPC: 3.99407 cumulative IPC: 3.99407 (Simulation time: 0 hr 0 min 30 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2503715 (Simulation time: 0 hr 0 min 30 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 15162183 heartbeat IPC: 0.789985 cumulative IPC: 0.789985 (Simulation time: 0 hr 1 min 8 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 25169852 heartbeat IPC: 0.999234 cumulative IPC: 0.882373 (Simulation time: 0 hr 1 min 47 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 37123182 heartbeat IPC: 0.836587 cumulative IPC: 0.866564 (Simulation time: 0 hr 2 min 23 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 48299449 heartbeat IPC: 0.894753 cumulative IPC: 0.873444 (Simulation time: 0 hr 2 min 58 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 61313512 heartbeat IPC: 0.7684 cumulative IPC: 0.850199 (Simulation time: 0 hr 3 min 36 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 75095794 heartbeat IPC: 0.725569 cumulative IPC: 0.826536 (Simulation time: 0 hr 4 min 16 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 88808755 heartbeat IPC: 0.729237 cumulative IPC: 0.811077 (Simulation time: 0 hr 4 min 56 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 101496591 heartbeat IPC: 0.788156 cumulative IPC: 0.808139 (Simulation time: 0 hr 5 min 34 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 115350894 heartbeat IPC: 0.721798 cumulative IPC: 0.797539 (Simulation time: 0 hr 6 min 14 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 127626156 heartbeat IPC: 0.814646 cumulative IPC: 0.799217 (Simulation time: 0 hr 6 min 51 sec) 
Finished CPU 0 instructions: 100000000 cycles: 125122442 cumulative IPC: 0.799217 (Simulation time: 0 hr 6 min 51 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.799217 instructions: 100000000 cycles: 125122442
cpu0_DTLB TOTAL     ACCESS:   24814772  HIT:   24162197  MISS:     652575
cpu0_DTLB LOAD      ACCESS:   16193383  HIT:   15631571  MISS:     561812
cpu0_DTLB RFO       ACCESS:    8621389  HIT:    8530626  MISS:      90763
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.26109 cycles
cpu0_ITLB TOTAL     ACCESS:    8010921  HIT:    7934336  MISS:      76585
cpu0_ITLB LOAD      ACCESS:    8010921  HIT:    7934336  MISS:      76585
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.11634 cycles
cpu0_L1I TOTAL     ACCESS:   11821347  HIT:   11145150  MISS:     676197
cpu0_L1I LOAD      ACCESS:   11821347  HIT:   11145150  MISS:     676197
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.1166 cycles
cpu0_STLB TOTAL     ACCESS:     729160  HIT:     723347  MISS:       5813
cpu0_STLB LOAD      ACCESS:     638397  HIT:     633280  MISS:       5117
cpu0_STLB RFO       ACCESS:      90763  HIT:      90067  MISS:        696
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 30.0895 cycles
cpu0_L1D TOTAL     ACCESS:   31988414  HIT:   31030671  MISS:     957743
cpu0_L1D LOAD      ACCESS:   17000264  HIT:   16127535  MISS:     872729
cpu0_L1D RFO       ACCESS:   14982380  HIT:   14898644  MISS:      83736
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5770  HIT:       4492  MISS:       1278
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 16.7993 cycles
cpu0_L2C TOTAL     ACCESS:    1881697  HIT:    1715438  MISS:     166259
cpu0_L2C LOAD      ACCESS:    1548913  HIT:    1404582  MISS:     144331
cpu0_L2C RFO       ACCESS:      83730  HIT:      62404  MISS:      21326
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     247776  HIT:     247300  MISS:        476
cpu0_L2C TRANSLATION ACCESS:       1278  HIT:       1152  MISS:        126
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 37.7922 cycles
LLC TOTAL     ACCESS:     213731  HIT:     194043  MISS:      19688
LLC LOAD      ACCESS:     144331  HIT:     130662  MISS:      13669
LLC RFO       ACCESS:      21326  HIT:      16296  MISS:       5030
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      47948  HIT:      46972  MISS:        976
LLC TRANSLATION ACCESS:        126  HIT:        113  MISS:         13
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 142.311 cycles
Insertion Distribution: 
	LOAD 5229 0 0 0 0 0 27502 268 
	RFO 1106 0 0 0 0 0 5800 103 
	PREF 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 976 
	 4 0 0 0 0 0 30 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       3767  ROW_BUFFER_MISS:      14910
 DBUS AVG_CONGESTED_CYCLE:     3.8501
 WQ ROW_BUFFER_HIT:        841  ROW_BUFFER_MISS:       2692  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.2848% MPKI: 12.6658 Average ROB Occupancy at Mispredict: 36.2929
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00232
BRANCH_INDIRECT: 0.81431
BRANCH_CONDITIONAL: 10.3853
BRANCH_DIRECT_CALL: 0.00236
BRANCH_INDIRECT_CALL: 1.44344
BRANCH_RETURN: 0.01802

