--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf otmb2019.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-2 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_q4_clk1_refclk_i = PERIOD TIMEGRP "q1_clk1_refclk_i" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_q4_clk1_refclk_i = PERIOD TIMEGRP "q1_clk1_refclk_i" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: gtx4_Fiber_i/gtxe1_i/MGTREFCLKRX0
  Logical resource: gtx4_Fiber_i/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y4.MGTREFCLKRX1
  Clock network: q1_clk1_refclk_i
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: gtx4_Fiber_i/gtxe1_i/MGTREFCLKTX0
  Logical resource: gtx4_Fiber_i/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y4.MGTREFCLKTX1
  Clock network: q1_clk1_refclk_i
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: gtx11_Fiber_i/gtxe1_i/MGTREFCLKRX0
  Logical resource: gtx11_Fiber_i/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y11.NORTHREFCLKRX0
  Clock network: q1_clk1_refclk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_txusrclk2 = PERIOD TIMEGRP "txusrclk2" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 54 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.892ns.
--------------------------------------------------------------------------------

Paths for end point gtx11_Fiber_i/gtxe1_i (GTXE1_X0Y11.PRBSCNTRESET), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ttc_bxreset_sync (FF)
  Destination:          gtx11_Fiber_i/gtxe1_i (HSIO)
  Requirement:          6.250ns
  Data Path Delay:      4.927ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (1.666 - 1.596)
  Source Clock:         txusrclk2 rising at 0.000ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ttc_bxreset_sync to gtx11_Fiber_i/gtxe1_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X128Y32.AQ         Tcko                  0.322   ttc_bxreset_sync
                                                           ttc_bxreset_sync
    SLICE_X129Y50.D5         net (fanout=1)        0.766   ttc_bxreset_sync
    SLICE_X129Y50.DMUX       Tilo                  0.169   PRBS_counter_reset
                                                           PRBS_reset1
    GTXE1_X0Y11.PRBSCNTRESET net (fanout=12)       3.410   PRBS_reset
    GTXE1_X0Y11.RXUSRCLK2    Tgtxcck_PRBS          0.260   gtx11_Fiber_i/gtxe1_i
                                                           gtx11_Fiber_i/gtxe1_i
    -----------------------------------------------------  ---------------------------
    Total                                          4.927ns (0.751ns logic, 4.176ns route)
                                                           (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point gtx10_Fiber_i/gtxe1_i (GTXE1_X0Y10.PRBSCNTRESET), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ttc_bxreset_sync (FF)
  Destination:          gtx10_Fiber_i/gtxe1_i (HSIO)
  Requirement:          6.250ns
  Data Path Delay:      4.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (1.655 - 1.596)
  Source Clock:         txusrclk2 rising at 0.000ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ttc_bxreset_sync to gtx10_Fiber_i/gtxe1_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X128Y32.AQ         Tcko                  0.322   ttc_bxreset_sync
                                                           ttc_bxreset_sync
    SLICE_X129Y50.D5         net (fanout=1)        0.766   ttc_bxreset_sync
    SLICE_X129Y50.DMUX       Tilo                  0.169   PRBS_counter_reset
                                                           PRBS_reset1
    GTXE1_X0Y10.PRBSCNTRESET net (fanout=12)       3.068   PRBS_reset
    GTXE1_X0Y10.RXUSRCLK2    Tgtxcck_PRBS          0.260   gtx10_Fiber_i/gtxe1_i
                                                           gtx10_Fiber_i/gtxe1_i
    -----------------------------------------------------  ---------------------------
    Total                                          4.585ns (0.751ns logic, 3.834ns route)
                                                           (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point gtx0_Fiber_i/gtxe1_i (GTXE1_X0Y0.PRBSCNTRESET), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ttc_bxreset_sync (FF)
  Destination:          gtx0_Fiber_i/gtxe1_i (HSIO)
  Requirement:          6.250ns
  Data Path Delay:      4.757ns (Levels of Logic = 1)
  Clock Path Skew:      0.312ns (1.216 - 0.904)
  Source Clock:         txusrclk2 rising at 0.000ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ttc_bxreset_sync to gtx0_Fiber_i/gtxe1_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X128Y32.AQ        Tcko                  0.322   ttc_bxreset_sync
                                                          ttc_bxreset_sync
    SLICE_X129Y50.D5        net (fanout=1)        0.766   ttc_bxreset_sync
    SLICE_X129Y50.DMUX      Tilo                  0.169   PRBS_counter_reset
                                                          PRBS_reset1
    GTXE1_X0Y0.PRBSCNTRESET net (fanout=12)       3.240   PRBS_reset
    GTXE1_X0Y0.RXUSRCLK2    Tgtxcck_PRBS          0.260   gtx0_Fiber_i/gtxe1_i
                                                          gtx0_Fiber_i/gtxe1_i
    ----------------------------------------------------  ---------------------------
    Total                                         4.757ns (0.751ns logic, 4.006ns route)
                                                          (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_txusrclk2 = PERIOD TIMEGRP "txusrclk2" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_noover_1/out_1 (SLICE_X105Y86.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_noover_1/out_0 (FF)
  Destination:          counter_noover_1/out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         txusrclk2 rising at 6.250ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_noover_1/out_0 to counter_noover_1/out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y86.CQ     Tcko                  0.098   counter_noover_1/out<0>
                                                       counter_noover_1/out_0
    SLICE_X105Y86.C5     net (fanout=2)        0.066   counter_noover_1/out<0>
    SLICE_X105Y86.CLK    Tah         (-Th)     0.082   counter_noover_1/out<0>
                                                       counter_noover_1/Mmux_out[1]_PWR_5_o_mux_2_OUT21
                                                       counter_noover_1/out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.016ns logic, 0.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point counter_noover_1/out_0 (SLICE_X105Y86.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_noover_1/out_0 (FF)
  Destination:          counter_noover_1/out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         txusrclk2 rising at 6.250ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_noover_1/out_0 to counter_noover_1/out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y86.CQ     Tcko                  0.098   counter_noover_1/out<0>
                                                       counter_noover_1/out_0
    SLICE_X105Y86.C5     net (fanout=2)        0.066   counter_noover_1/out<0>
    SLICE_X105Y86.CLK    Tah         (-Th)     0.056   counter_noover_1/out<0>
                                                       counter_noover_1/Mmux_out[1]_PWR_5_o_mux_2_OUT11
                                                       counter_noover_1/out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point latched_error_6 (SLICE_X109Y88.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               latched_error_6 (FF)
  Destination:          latched_error_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         txusrclk2 rising at 6.250ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: latched_error_6 to latched_error_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y88.CQ     Tcko                  0.098   latched_error<6>
                                                       latched_error_6
    SLICE_X109Y88.C5     net (fanout=2)        0.066   latched_error<6>
    SLICE_X109Y88.CLK    Tah         (-Th)     0.056   latched_error<6>
                                                       PRBS_error[0]_latched_error[0]_or_114_OUT<1>1
                                                       latched_error_6
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_txusrclk2 = PERIOD TIMEGRP "txusrclk2" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.826ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.424ns (412.541MHz) (Tgtxper_USRCLK)
  Physical resource: gtx4_Fiber_i/gtxe1_i/RXUSRCLK2
  Logical resource: gtx4_Fiber_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y4.RXUSRCLK2
  Clock network: txusrclk2
--------------------------------------------------------------------------------
Slack: 3.826ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.424ns (412.541MHz) (Tgtxper_USRCLK)
  Physical resource: gtx4_Fiber_i/gtxe1_i/TXUSRCLK2
  Logical resource: gtx4_Fiber_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y4.TXUSRCLK2
  Clock network: txusrclk2
--------------------------------------------------------------------------------
Slack: 3.826ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.424ns (412.541MHz) (Tgtxper_USRCLK)
  Physical resource: gtx11_Fiber_i/gtxe1_i/RXUSRCLK2
  Logical resource: gtx11_Fiber_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y11.RXUSRCLK2
  Clock network: txusrclk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40 = PERIOD TIMEGRP "clk40" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1066 paths analyzed, 126 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.809ns.
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd4 (SLICE_X99Y79.A6), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd1 (FF)
  Destination:          state_FSM_FFd4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.714ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.933 - 0.993)
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd1 to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y79.BQ      Tcko                  0.283   state_FSM_FFd2
                                                       state_FSM_FFd1
    SLICE_X149Y79.A3     net (fanout=11)       1.798   state_FSM_FFd1
    SLICE_X149Y79.A      Tilo                  0.061   state_FSM_FFd4-In4
                                                       state_FSM_FFd4-In5
    SLICE_X99Y79.A6      net (fanout=1)        1.512   state_FSM_FFd4-In5
    SLICE_X99Y79.CLK     Tas                   0.060   state_FSM_FFd4
                                                       state_FSM_FFd4-In6
                                                       state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.714ns (0.404ns logic, 3.310ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          state_FSM_FFd4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.394ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.087 - 0.106)
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y79.CQ      Tcko                  0.283   state_FSM_FFd3
                                                       state_FSM_FFd3
    SLICE_X149Y79.A6     net (fanout=15)       1.478   state_FSM_FFd3
    SLICE_X149Y79.A      Tilo                  0.061   state_FSM_FFd4-In4
                                                       state_FSM_FFd4-In5
    SLICE_X99Y79.A6      net (fanout=1)        1.512   state_FSM_FFd4-In5
    SLICE_X99Y79.CLK     Tas                   0.060   state_FSM_FFd4
                                                       state_FSM_FFd4-In6
                                                       state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.394ns (0.404ns logic, 2.990ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point ccb_cmd_dec_2 (SLICE_X1Y32.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ccb_rx_iobff_a_2 (FF)
  Destination:          ccb_cmd_dec_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.353ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.927 - 1.044)
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ccb_rx_iobff_a_2 to ccb_cmd_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y5.Q1       Tickq                 0.595   ccb_rx_iobff_a<2>
                                                       ccb_rx_iobff_a_2
    SLICE_X1Y32.B2       net (fanout=2)        1.701   ccb_rx_iobff_a<2>
    SLICE_X1Y32.CLK      Tas                   0.057   ccb_cmd_dec<2>
                                                       GND_1_o_ccb_cmd_strobe_AND_51_o1
                                                       ccb_cmd_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.652ns logic, 1.701ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point ccb_cmd_dec_0 (SLICE_X1Y32.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ccb_rx_iobff_a_2 (FF)
  Destination:          ccb_cmd_dec_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.345ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.927 - 1.044)
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ccb_rx_iobff_a_2 to ccb_cmd_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y5.Q1       Tickq                 0.595   ccb_rx_iobff_a<2>
                                                       ccb_rx_iobff_a_2
    SLICE_X1Y32.A1       net (fanout=2)        1.690   ccb_rx_iobff_a<2>
    SLICE_X1Y32.CLK      Tas                   0.060   ccb_cmd_dec<2>
                                                       GND_1_o_ccb_cmd_strobe_AND_2_o1
                                                       ccb_cmd_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (0.655ns logic, 1.690ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk40 = PERIOD TIMEGRP "clk40" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd3 (SLICE_X98Y79.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd3 (FF)
  Destination:          state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk40_BUFG rising at 25.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y79.CQ      Tcko                  0.098   state_FSM_FFd3
                                                       state_FSM_FFd3
    SLICE_X98Y79.CX      net (fanout=15)       0.066   state_FSM_FFd3
    SLICE_X98Y79.CLK     Tckdi       (-Th)     0.048   state_FSM_FFd3
                                                       state_FSM_FFd3-In3
                                                       state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.050ns logic, 0.066ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd1 (SLICE_X95Y79.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd3 (FF)
  Destination:          state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.513 - 0.473)
  Source Clock:         clk40_BUFG rising at 25.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y79.CQ      Tcko                  0.098   state_FSM_FFd3
                                                       state_FSM_FFd3
    SLICE_X95Y79.B6      net (fanout=15)       0.116   state_FSM_FFd3
    SLICE_X95Y79.CLK     Tah         (-Th)     0.057   state_FSM_FFd2
                                                       state_FSM_FFd1-In1
                                                       state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.041ns logic, 0.116ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd2 (SLICE_X95Y79.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd4 (FF)
  Destination:          state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.158ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.513 - 0.473)
  Source Clock:         clk40_BUFG rising at 25.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd4 to state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y79.AQ      Tcko                  0.098   state_FSM_FFd4
                                                       state_FSM_FFd4
    SLICE_X95Y79.D6      net (fanout=14)       0.117   state_FSM_FFd4
    SLICE_X95Y79.CLK     Tah         (-Th)     0.057   state_FSM_FFd2
                                                       state_FSM_FFd2-In1
                                                       state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.158ns (0.041ns logic, 0.117ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40 = PERIOD TIMEGRP "clk40" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.667ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.333ns (750.188MHz) (Tbcper_I)
  Physical resource: clk40_BUFG/I0
  Logical resource: clk40_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 23.686ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.314ns (761.035MHz) (Tickper)
  Physical resource: ccb_rx_iobff_a<10>/CLK
  Logical resource: ccb_rx_iobff_a_10/CK
  Location pin: ILOGIC_X0Y37.CLK
  Clock network: clk40_BUFG
--------------------------------------------------------------------------------
Slack: 23.686ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.314ns (761.035MHz) (Tickper)
  Physical resource: ccb_rx_iobff_a<2>/CLK
  Logical resource: ccb_rx_iobff_a_2/CK
  Location pin: ILOGIC_X0Y5.CLK
  Clock network: clk40_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk40n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk40n         |    3.809|         |         |         |
clk40p         |    3.809|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk40p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk40n         |    3.809|         |         |         |
clk40p         |    3.809|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1120 paths, 0 nets, and 184 connections

Design statistics:
   Minimum period:   4.892ns{1}   (Maximum frequency: 204.415MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 25 02:38:33 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4999 MB



