EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 3 4
Title ""
Date ""
Rev "1.1.0"
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Notes 1075 1025 0    98   ~ 20
LPDDR4
Wire Notes Line
	4700 11175 4675 11175
Wire Wire Line
	9125 5850 9425 5850
Text GLabel 9425 5850 2    50   BiDi ~ 0
DQ4
Wire Wire Line
	9125 5950 9425 5950
Text GLabel 9425 5950 2    50   BiDi ~ 0
DQ5
Wire Wire Line
	9125 6050 9425 6050
Text GLabel 9425 6050 2    50   BiDi ~ 0
DQ6
Wire Wire Line
	9125 6150 9425 6150
Text GLabel 9425 6150 2    50   BiDi ~ 0
DQ7
Wire Wire Line
	9125 5750 9425 5750
Text GLabel 9425 5750 2    50   BiDi ~ 0
DQ3
Wire Wire Line
	9125 5650 9425 5650
Text GLabel 9425 5650 2    50   BiDi ~ 0
DQ2
Wire Wire Line
	9125 5550 9425 5550
Text GLabel 9425 5550 2    50   BiDi ~ 0
DQ1
Wire Wire Line
	9125 5450 9425 5450
Text GLabel 9425 5450 2    50   BiDi ~ 0
DQ0
Wire Wire Line
	7625 5250 7325 5250
Wire Wire Line
	7625 5150 7325 5150
Wire Wire Line
	7625 5050 7325 5050
Text GLabel 7325 4350 0    50   Input ~ 0
CLK_P
Wire Wire Line
	7625 4350 7325 4350
Text GLabel 7325 4450 0    50   Input ~ 0
CLK_N
Wire Wire Line
	7625 4450 7325 4450
Text GLabel 7325 4850 0    50   BiDi ~ 0
CA0
Wire Wire Line
	7625 4850 7325 4850
Wire Wire Line
	7625 4950 7325 4950
Text GLabel 7875 3875 0    50   Input ~ 0
VDD1
Text GLabel 7875 3775 0    50   Input ~ 0
VDD2
Text GLabel 6650 4650 0    50   Input ~ 0
CS_N
Wire Wire Line
	6650 4650 6800 4650
$Comp
L ddr5-testbed:R_10k_0402 R3
U 1 1 5FD7BAFA
P 6800 5000
F 0 "R3" V 6755 5070 60  0000 L CNN
F 1 "R_10k_0402" H 6800 4850 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0402-res" H 7000 5200 60  0001 L CNN
F 3 "" H 6800 5000 50  0001 C CNN
F 4 "VISHAY" H 7000 5400 60  0001 L CNN "Manufacturer"
F 5 "CRCW040210K0FKEDHP" H 7000 5300 60  0001 L CNN "MPN"
F 6 "10k" V 6853 5070 50  0000 L CNN "Val"
	1    6800 5000
	0    1    1    0   
$EndComp
$Comp
L ddr5-testbed:GND #PWR038
U 1 1 5FD7DCCA
P 6800 5150
F 0 "#PWR038" H 6800 4900 50  0001 C CNN
F 1 "GND" H 6805 4977 50  0000 C CNN
F 2 "" H 6800 5150 50  0001 C CNN
F 3 "" H 6800 5150 50  0001 C CNN
	1    6800 5150
	1    0    0    -1  
$EndComp
Wire Wire Line
	6800 4850 6800 4650
Connection ~ 6800 4650
$Comp
L ddr5-testbed:R_10k_0402 R1
U 1 1 5FD814A6
P 9500 3975
F 0 "R1" V 9455 4045 60  0000 L CNN
F 1 "R_10k_0402" H 9500 3825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0402-res" H 9700 4175 60  0001 L CNN
F 3 "" H 9500 3975 50  0001 C CNN
F 4 "VISHAY" H 9700 4375 60  0001 L CNN "Manufacturer"
F 5 "CRCW040210K0FKEDHP" H 9700 4275 60  0001 L CNN "MPN"
F 6 "10k" V 9553 4045 50  0000 L CNN "Val"
	1    9500 3975
	0    1    1    0   
$EndComp
Wire Wire Line
	9500 4125 9500 4450
Wire Wire Line
	9500 3675 9500 3825
Text GLabel 9850 3675 2    50   Input ~ 0
VDDQ
$Comp
L ddr5-testbed:R_0R_0402 R2
U 1 1 5FD86989
P 10200 4450
F 0 "R2" H 10200 4327 60  0000 C CNN
F 1 "R_0R_0402" H 10200 4300 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0402-res" H 10400 4650 60  0001 L CNN
F 3 "" H 10200 4450 50  0001 C CNN
F 4 "PANASONIC" H 10400 4850 60  0001 L CNN "Manufacturer"
F 5 "ERJ2GE0R00X" H 10400 4750 60  0001 L CNN "MPN"
F 6 "0R" H 10200 4229 50  0000 C CNN "Val"
	1    10200 4450
	1    0    0    -1  
$EndComp
Wire Wire Line
	10350 4450 10550 4450
$Comp
L ddr5-testbed:C_100n_0201 C1
U 1 1 5FD86523
P 1150 7425
F 0 "C1" H 1265 7470 60  0000 L CNN
F 1 "C_100n_0201" H 1150 7275 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 1350 7625 60  0001 L CNN
F 3 "" H 1150 7425 50  0001 C CNN
F 4 "YAGEO" H 1350 7825 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 1350 7725 60  0001 L CNN "MPN"
F 6 "100n" H 1265 7372 50  0000 L CNN "Val"
	1    1150 7425
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR01
U 1 1 5FD86C87
P 1150 7575
F 0 "#PWR01" H 1150 7325 50  0001 C CNN
F 1 "GND" H 1155 7402 50  0000 C CNN
F 2 "" H 1150 7575 50  0001 C CNN
F 3 "" H 1150 7575 50  0001 C CNN
	1    1150 7575
	1    0    0    -1  
$EndComp
Text GLabel 1150 7175 1    50   Input ~ 0
VDDQ
Wire Wire Line
	1150 7275 1150 7175
$Comp
L ddr5-testbed:C_100n_0201 C4
U 1 1 5FD8C758
P 1600 7425
F 0 "C4" H 1715 7470 60  0000 L CNN
F 1 "C_100n_0201" H 1600 7275 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 1800 7625 60  0001 L CNN
F 3 "" H 1600 7425 50  0001 C CNN
F 4 "YAGEO" H 1800 7825 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 1800 7725 60  0001 L CNN "MPN"
F 6 "100n" H 1715 7372 50  0000 L CNN "Val"
	1    1600 7425
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:C_100n_0201 C7
U 1 1 5FD8CF69
P 2025 7425
F 0 "C7" H 2140 7470 60  0000 L CNN
F 1 "C_100n_0201" H 2025 7275 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 2225 7625 60  0001 L CNN
F 3 "" H 2025 7425 50  0001 C CNN
F 4 "YAGEO" H 2225 7825 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 2225 7725 60  0001 L CNN "MPN"
F 6 "100n" H 2140 7372 50  0000 L CNN "Val"
	1    2025 7425
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:C_100n_0201 C10
U 1 1 5FD8D1A2
P 2425 7425
F 0 "C10" H 2540 7470 60  0000 L CNN
F 1 "C_100n_0201" H 2425 7275 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 2625 7625 60  0001 L CNN
F 3 "" H 2425 7425 50  0001 C CNN
F 4 "YAGEO" H 2625 7825 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 2625 7725 60  0001 L CNN "MPN"
F 6 "100n" H 2540 7372 50  0000 L CNN "Val"
	1    2425 7425
	1    0    0    -1  
$EndComp
Text GLabel 1600 7175 1    50   Input ~ 0
VDDQ
$Comp
L ddr5-testbed:GND #PWR04
U 1 1 5FD8DB03
P 1600 7575
F 0 "#PWR04" H 1600 7325 50  0001 C CNN
F 1 "GND" H 1605 7402 50  0000 C CNN
F 2 "" H 1600 7575 50  0001 C CNN
F 3 "" H 1600 7575 50  0001 C CNN
	1    1600 7575
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR07
U 1 1 5FD8DD16
P 2025 7575
F 0 "#PWR07" H 2025 7325 50  0001 C CNN
F 1 "GND" H 2030 7402 50  0000 C CNN
F 2 "" H 2025 7575 50  0001 C CNN
F 3 "" H 2025 7575 50  0001 C CNN
	1    2025 7575
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR010
U 1 1 5FD8DF9E
P 2425 7575
F 0 "#PWR010" H 2425 7325 50  0001 C CNN
F 1 "GND" H 2430 7402 50  0000 C CNN
F 2 "" H 2425 7575 50  0001 C CNN
F 3 "" H 2425 7575 50  0001 C CNN
	1    2425 7575
	1    0    0    -1  
$EndComp
Text GLabel 2025 7175 1    50   Input ~ 0
VDDQ
Text GLabel 2425 7175 1    50   Input ~ 0
VDDQ
Wire Wire Line
	1600 7175 1600 7275
Wire Wire Line
	2025 7175 2025 7275
Wire Wire Line
	2425 7175 2425 7275
$Comp
L ddr5-testbed:C_100n_0201 C13
U 1 1 5FD9C652
P 2850 7425
F 0 "C13" H 2965 7470 60  0000 L CNN
F 1 "C_100n_0201" H 2850 7275 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 3050 7625 60  0001 L CNN
F 3 "" H 2850 7425 50  0001 C CNN
F 4 "YAGEO" H 3050 7825 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 3050 7725 60  0001 L CNN "MPN"
F 6 "100n" H 2965 7372 50  0000 L CNN "Val"
	1    2850 7425
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR013
U 1 1 5FD9C658
P 2850 7575
F 0 "#PWR013" H 2850 7325 50  0001 C CNN
F 1 "GND" H 2855 7402 50  0000 C CNN
F 2 "" H 2850 7575 50  0001 C CNN
F 3 "" H 2850 7575 50  0001 C CNN
	1    2850 7575
	1    0    0    -1  
$EndComp
Text GLabel 2850 7175 1    50   Input ~ 0
VDDQ
Wire Wire Line
	2850 7275 2850 7175
$Comp
L ddr5-testbed:C_100n_0201 C16
U 1 1 5FD9C663
P 3300 7425
F 0 "C16" H 3415 7470 60  0000 L CNN
F 1 "C_100n_0201" H 3300 7275 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 3500 7625 60  0001 L CNN
F 3 "" H 3300 7425 50  0001 C CNN
F 4 "YAGEO" H 3500 7825 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 3500 7725 60  0001 L CNN "MPN"
F 6 "100n" H 3415 7372 50  0000 L CNN "Val"
	1    3300 7425
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:C_100n_0201 C19
U 1 1 5FD9C66C
P 3725 7425
F 0 "C19" H 3840 7470 60  0000 L CNN
F 1 "C_100n_0201" H 3725 7275 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 3925 7625 60  0001 L CNN
F 3 "" H 3725 7425 50  0001 C CNN
F 4 "YAGEO" H 3925 7825 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 3925 7725 60  0001 L CNN "MPN"
F 6 "100n" H 3840 7372 50  0000 L CNN "Val"
	1    3725 7425
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:C_100n_0201 C21
U 1 1 5FD9C675
P 4125 7425
F 0 "C21" H 4240 7470 60  0000 L CNN
F 1 "C_100n_0201" H 4125 7275 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 4325 7625 60  0001 L CNN
F 3 "" H 4125 7425 50  0001 C CNN
F 4 "YAGEO" H 4325 7825 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 4325 7725 60  0001 L CNN "MPN"
F 6 "100n" H 4240 7372 50  0000 L CNN "Val"
	1    4125 7425
	1    0    0    -1  
$EndComp
Text GLabel 3300 7175 1    50   Input ~ 0
VDDQ
$Comp
L ddr5-testbed:GND #PWR016
U 1 1 5FD9C67C
P 3300 7575
F 0 "#PWR016" H 3300 7325 50  0001 C CNN
F 1 "GND" H 3305 7402 50  0000 C CNN
F 2 "" H 3300 7575 50  0001 C CNN
F 3 "" H 3300 7575 50  0001 C CNN
	1    3300 7575
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR019
U 1 1 5FD9C682
P 3725 7575
F 0 "#PWR019" H 3725 7325 50  0001 C CNN
F 1 "GND" H 3730 7402 50  0000 C CNN
F 2 "" H 3725 7575 50  0001 C CNN
F 3 "" H 3725 7575 50  0001 C CNN
	1    3725 7575
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR021
U 1 1 5FD9C688
P 4125 7575
F 0 "#PWR021" H 4125 7325 50  0001 C CNN
F 1 "GND" H 4130 7402 50  0000 C CNN
F 2 "" H 4125 7575 50  0001 C CNN
F 3 "" H 4125 7575 50  0001 C CNN
	1    4125 7575
	1    0    0    -1  
$EndComp
Text GLabel 3725 7175 1    50   Input ~ 0
VDDQ
Text GLabel 4125 7175 1    50   Input ~ 0
VDDQ
Wire Wire Line
	3300 7175 3300 7275
Wire Wire Line
	3725 7175 3725 7275
Wire Wire Line
	4125 7175 4125 7275
$Comp
L ddr5-testbed:C_100n_0201 C2
U 1 1 5FDBC6A9
P 1175 8425
F 0 "C2" H 1290 8470 60  0000 L CNN
F 1 "C_100n_0201" H 1175 8275 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 1375 8625 60  0001 L CNN
F 3 "" H 1175 8425 50  0001 C CNN
F 4 "YAGEO" H 1375 8825 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 1375 8725 60  0001 L CNN "MPN"
F 6 "100n" H 1290 8372 50  0000 L CNN "Val"
	1    1175 8425
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR02
U 1 1 5FDBC6AF
P 1175 8575
F 0 "#PWR02" H 1175 8325 50  0001 C CNN
F 1 "GND" H 1180 8402 50  0000 C CNN
F 2 "" H 1175 8575 50  0001 C CNN
F 3 "" H 1175 8575 50  0001 C CNN
	1    1175 8575
	1    0    0    -1  
$EndComp
Text GLabel 1175 8175 1    50   Input ~ 0
VDDQ
Wire Wire Line
	1175 8275 1175 8175
$Comp
L ddr5-testbed:C_100n_0201 C5
U 1 1 5FDBC6BA
P 1625 8425
F 0 "C5" H 1740 8470 60  0000 L CNN
F 1 "C_100n_0201" H 1625 8275 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 1825 8625 60  0001 L CNN
F 3 "" H 1625 8425 50  0001 C CNN
F 4 "YAGEO" H 1825 8825 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 1825 8725 60  0001 L CNN "MPN"
F 6 "100n" H 1740 8372 50  0000 L CNN "Val"
	1    1625 8425
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:C_100n_0201 C8
U 1 1 5FDBC6C3
P 2050 8425
F 0 "C8" H 2165 8470 60  0000 L CNN
F 1 "C_100n_0201" H 2050 8275 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 2250 8625 60  0001 L CNN
F 3 "" H 2050 8425 50  0001 C CNN
F 4 "YAGEO" H 2250 8825 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 2250 8725 60  0001 L CNN "MPN"
F 6 "100n" H 2165 8372 50  0000 L CNN "Val"
	1    2050 8425
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:C_100n_0201 C11
U 1 1 5FDBC6CC
P 2450 8425
F 0 "C11" H 2565 8470 60  0000 L CNN
F 1 "C_100n_0201" H 2450 8275 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 2650 8625 60  0001 L CNN
F 3 "" H 2450 8425 50  0001 C CNN
F 4 "YAGEO" H 2650 8825 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 2650 8725 60  0001 L CNN "MPN"
F 6 "100n" H 2565 8372 50  0000 L CNN "Val"
	1    2450 8425
	1    0    0    -1  
$EndComp
Text GLabel 1625 8175 1    50   Input ~ 0
VDDQ
$Comp
L ddr5-testbed:GND #PWR05
U 1 1 5FDBC6D3
P 1625 8575
F 0 "#PWR05" H 1625 8325 50  0001 C CNN
F 1 "GND" H 1630 8402 50  0000 C CNN
F 2 "" H 1625 8575 50  0001 C CNN
F 3 "" H 1625 8575 50  0001 C CNN
	1    1625 8575
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR08
U 1 1 5FDBC6D9
P 2050 8575
F 0 "#PWR08" H 2050 8325 50  0001 C CNN
F 1 "GND" H 2055 8402 50  0000 C CNN
F 2 "" H 2050 8575 50  0001 C CNN
F 3 "" H 2050 8575 50  0001 C CNN
	1    2050 8575
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR011
U 1 1 5FDBC6DF
P 2450 8575
F 0 "#PWR011" H 2450 8325 50  0001 C CNN
F 1 "GND" H 2455 8402 50  0000 C CNN
F 2 "" H 2450 8575 50  0001 C CNN
F 3 "" H 2450 8575 50  0001 C CNN
	1    2450 8575
	1    0    0    -1  
$EndComp
Text GLabel 2050 8175 1    50   Input ~ 0
VDDQ
Text GLabel 2450 8175 1    50   Input ~ 0
VDDQ
Wire Wire Line
	1625 8175 1625 8275
Wire Wire Line
	2050 8175 2050 8275
Wire Wire Line
	2450 8175 2450 8275
$Comp
L ddr5-testbed:C_100n_0201 C14
U 1 1 5FDBC6ED
P 2875 8425
F 0 "C14" H 2990 8470 60  0000 L CNN
F 1 "C_100n_0201" H 2875 8275 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 3075 8625 60  0001 L CNN
F 3 "" H 2875 8425 50  0001 C CNN
F 4 "YAGEO" H 3075 8825 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 3075 8725 60  0001 L CNN "MPN"
F 6 "100n" H 2990 8372 50  0000 L CNN "Val"
	1    2875 8425
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR014
U 1 1 5FDBC6F3
P 2875 8575
F 0 "#PWR014" H 2875 8325 50  0001 C CNN
F 1 "GND" H 2880 8402 50  0000 C CNN
F 2 "" H 2875 8575 50  0001 C CNN
F 3 "" H 2875 8575 50  0001 C CNN
	1    2875 8575
	1    0    0    -1  
$EndComp
Text GLabel 2875 8175 1    50   Input ~ 0
VDDQ
Wire Wire Line
	2875 8275 2875 8175
$Comp
L ddr5-testbed:C_100n_0201 C17
U 1 1 5FDBC6FE
P 3325 8425
F 0 "C17" H 3440 8470 60  0000 L CNN
F 1 "C_100n_0201" H 3325 8275 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 3525 8625 60  0001 L CNN
F 3 "" H 3325 8425 50  0001 C CNN
F 4 "YAGEO" H 3525 8825 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 3525 8725 60  0001 L CNN "MPN"
F 6 "100n" H 3440 8372 50  0000 L CNN "Val"
	1    3325 8425
	1    0    0    -1  
$EndComp
Text GLabel 3325 8175 1    50   Input ~ 0
VDDQ
$Comp
L ddr5-testbed:GND #PWR017
U 1 1 5FDBC717
P 3325 8575
F 0 "#PWR017" H 3325 8325 50  0001 C CNN
F 1 "GND" H 3330 8402 50  0000 C CNN
F 2 "" H 3325 8575 50  0001 C CNN
F 3 "" H 3325 8575 50  0001 C CNN
	1    3325 8575
	1    0    0    -1  
$EndComp
Wire Wire Line
	3325 8175 3325 8275
$Comp
L ddr5-testbed:C_100n_0201 C24
U 1 1 5FE0B8F2
P 4725 8450
F 0 "C24" H 4840 8495 60  0000 L CNN
F 1 "C_100n_0201" H 4725 8300 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 4925 8650 60  0001 L CNN
F 3 "" H 4725 8450 50  0001 C CNN
F 4 "YAGEO" H 4925 8850 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 4925 8750 60  0001 L CNN "MPN"
F 6 "100n" H 4840 8397 50  0000 L CNN "Val"
	1    4725 8450
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR025
U 1 1 5FE0B8F8
P 4725 8600
F 0 "#PWR025" H 4725 8350 50  0001 C CNN
F 1 "GND" H 4730 8427 50  0000 C CNN
F 2 "" H 4725 8600 50  0001 C CNN
F 3 "" H 4725 8600 50  0001 C CNN
	1    4725 8600
	1    0    0    -1  
$EndComp
Text GLabel 4725 8200 1    50   Input ~ 0
VDD1
Wire Wire Line
	4725 8300 4725 8200
$Comp
L ddr5-testbed:C_100n_0201 C25
U 1 1 5FE0E056
P 5125 8450
F 0 "C25" H 5240 8495 60  0000 L CNN
F 1 "C_100n_0201" H 5125 8300 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 5325 8650 60  0001 L CNN
F 3 "" H 5125 8450 50  0001 C CNN
F 4 "YAGEO" H 5325 8850 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 5325 8750 60  0001 L CNN "MPN"
F 6 "100n" H 5240 8397 50  0000 L CNN "Val"
	1    5125 8450
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR026
U 1 1 5FE0E05C
P 5125 8600
F 0 "#PWR026" H 5125 8350 50  0001 C CNN
F 1 "GND" H 5130 8427 50  0000 C CNN
F 2 "" H 5125 8600 50  0001 C CNN
F 3 "" H 5125 8600 50  0001 C CNN
	1    5125 8600
	1    0    0    -1  
$EndComp
Text GLabel 5125 8200 1    50   Input ~ 0
VDD1
Wire Wire Line
	5125 8300 5125 8200
$Comp
L ddr5-testbed:C_100n_0201 C27
U 1 1 5FE0E067
P 5550 8450
F 0 "C27" H 5665 8495 60  0000 L CNN
F 1 "C_100n_0201" H 5550 8300 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 5750 8650 60  0001 L CNN
F 3 "" H 5550 8450 50  0001 C CNN
F 4 "YAGEO" H 5750 8850 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 5750 8750 60  0001 L CNN "MPN"
F 6 "100n" H 5665 8397 50  0000 L CNN "Val"
	1    5550 8450
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR028
U 1 1 5FE0E06D
P 5550 8600
F 0 "#PWR028" H 5550 8350 50  0001 C CNN
F 1 "GND" H 5555 8427 50  0000 C CNN
F 2 "" H 5550 8600 50  0001 C CNN
F 3 "" H 5550 8600 50  0001 C CNN
	1    5550 8600
	1    0    0    -1  
$EndComp
Text GLabel 5550 8200 1    50   Input ~ 0
VDD1
Wire Wire Line
	5550 8300 5550 8200
$Comp
L ddr5-testbed:C_100n_0201 C29
U 1 1 5FE11700
P 5975 8425
F 0 "C29" H 6090 8470 60  0000 L CNN
F 1 "C_100n_0201" H 5975 8275 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 6175 8625 60  0001 L CNN
F 3 "" H 5975 8425 50  0001 C CNN
F 4 "YAGEO" H 6175 8825 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 6175 8725 60  0001 L CNN "MPN"
F 6 "100n" H 6090 8372 50  0000 L CNN "Val"
	1    5975 8425
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR030
U 1 1 5FE11706
P 5975 8575
F 0 "#PWR030" H 5975 8325 50  0001 C CNN
F 1 "GND" H 5980 8402 50  0000 C CNN
F 2 "" H 5975 8575 50  0001 C CNN
F 3 "" H 5975 8575 50  0001 C CNN
	1    5975 8575
	1    0    0    -1  
$EndComp
Text GLabel 5975 8175 1    50   Input ~ 0
VDD1
Wire Wire Line
	5975 8275 5975 8175
$Comp
L ddr5-testbed:C_100n_0201 C3
U 1 1 5FE30728
P 1175 9975
F 0 "C3" H 1290 10020 60  0000 L CNN
F 1 "C_100n_0201" H 1175 9825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 1375 10175 60  0001 L CNN
F 3 "" H 1175 9975 50  0001 C CNN
F 4 "YAGEO" H 1375 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 1375 10275 60  0001 L CNN "MPN"
F 6 "100n" H 1290 9922 50  0000 L CNN "Val"
	1    1175 9975
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR03
U 1 1 5FE3072E
P 1175 10125
F 0 "#PWR03" H 1175 9875 50  0001 C CNN
F 1 "GND" H 1180 9952 50  0000 C CNN
F 2 "" H 1175 10125 50  0001 C CNN
F 3 "" H 1175 10125 50  0001 C CNN
	1    1175 10125
	1    0    0    -1  
$EndComp
Text GLabel 1175 9725 1    50   Input ~ 0
VDD2
Wire Wire Line
	1175 9825 1175 9725
$Comp
L ddr5-testbed:C_100n_0201 C6
U 1 1 5FE36B43
P 1625 9975
F 0 "C6" H 1740 10020 60  0000 L CNN
F 1 "C_100n_0201" H 1625 9825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 1825 10175 60  0001 L CNN
F 3 "" H 1625 9975 50  0001 C CNN
F 4 "YAGEO" H 1825 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 1825 10275 60  0001 L CNN "MPN"
F 6 "100n" H 1740 9922 50  0000 L CNN "Val"
	1    1625 9975
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR06
U 1 1 5FE36B49
P 1625 10125
F 0 "#PWR06" H 1625 9875 50  0001 C CNN
F 1 "GND" H 1630 9952 50  0000 C CNN
F 2 "" H 1625 10125 50  0001 C CNN
F 3 "" H 1625 10125 50  0001 C CNN
	1    1625 10125
	1    0    0    -1  
$EndComp
Text GLabel 1625 9725 1    50   Input ~ 0
VDD2
Wire Wire Line
	1625 9825 1625 9725
$Comp
L ddr5-testbed:C_100n_0201 C9
U 1 1 5FE395D4
P 2075 9975
F 0 "C9" H 2190 10020 60  0000 L CNN
F 1 "C_100n_0201" H 2075 9825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 2275 10175 60  0001 L CNN
F 3 "" H 2075 9975 50  0001 C CNN
F 4 "YAGEO" H 2275 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 2275 10275 60  0001 L CNN "MPN"
F 6 "100n" H 2190 9922 50  0000 L CNN "Val"
	1    2075 9975
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR09
U 1 1 5FE395DA
P 2075 10125
F 0 "#PWR09" H 2075 9875 50  0001 C CNN
F 1 "GND" H 2080 9952 50  0000 C CNN
F 2 "" H 2075 10125 50  0001 C CNN
F 3 "" H 2075 10125 50  0001 C CNN
	1    2075 10125
	1    0    0    -1  
$EndComp
Text GLabel 2075 9725 1    50   Input ~ 0
VDD2
Wire Wire Line
	2075 9825 2075 9725
$Comp
L ddr5-testbed:C_100n_0201 C12
U 1 1 5FE395E5
P 2525 9975
F 0 "C12" H 2640 10020 60  0000 L CNN
F 1 "C_100n_0201" H 2525 9825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 2725 10175 60  0001 L CNN
F 3 "" H 2525 9975 50  0001 C CNN
F 4 "YAGEO" H 2725 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 2725 10275 60  0001 L CNN "MPN"
F 6 "100n" H 2640 9922 50  0000 L CNN "Val"
	1    2525 9975
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR012
U 1 1 5FE395EB
P 2525 10125
F 0 "#PWR012" H 2525 9875 50  0001 C CNN
F 1 "GND" H 2530 9952 50  0000 C CNN
F 2 "" H 2525 10125 50  0001 C CNN
F 3 "" H 2525 10125 50  0001 C CNN
	1    2525 10125
	1    0    0    -1  
$EndComp
Text GLabel 2525 9725 1    50   Input ~ 0
VDD2
Wire Wire Line
	2525 9825 2525 9725
$Comp
L ddr5-testbed:C_100n_0201 C31
U 1 1 5FE56DE6
P 6400 8425
F 0 "C31" H 6515 8470 60  0000 L CNN
F 1 "C_100n_0201" H 6400 8275 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 6600 8625 60  0001 L CNN
F 3 "" H 6400 8425 50  0001 C CNN
F 4 "YAGEO" H 6600 8825 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 6600 8725 60  0001 L CNN "MPN"
F 6 "100n" H 6515 8372 50  0000 L CNN "Val"
	1    6400 8425
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR032
U 1 1 5FE56DEC
P 6400 8575
F 0 "#PWR032" H 6400 8325 50  0001 C CNN
F 1 "GND" H 6405 8402 50  0000 C CNN
F 2 "" H 6400 8575 50  0001 C CNN
F 3 "" H 6400 8575 50  0001 C CNN
	1    6400 8575
	1    0    0    -1  
$EndComp
Text GLabel 6400 8175 1    50   Input ~ 0
VDD1
Wire Wire Line
	6400 8275 6400 8175
$Comp
L ddr5-testbed:C_100n_0201 C15
U 1 1 5FE5BF1B
P 2925 9975
F 0 "C15" H 3040 10020 60  0000 L CNN
F 1 "C_100n_0201" H 2925 9825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 3125 10175 60  0001 L CNN
F 3 "" H 2925 9975 50  0001 C CNN
F 4 "YAGEO" H 3125 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 3125 10275 60  0001 L CNN "MPN"
F 6 "100n" H 3040 9922 50  0000 L CNN "Val"
	1    2925 9975
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR015
U 1 1 5FE5BF21
P 2925 10125
F 0 "#PWR015" H 2925 9875 50  0001 C CNN
F 1 "GND" H 2930 9952 50  0000 C CNN
F 2 "" H 2925 10125 50  0001 C CNN
F 3 "" H 2925 10125 50  0001 C CNN
	1    2925 10125
	1    0    0    -1  
$EndComp
Text GLabel 2925 9725 1    50   Input ~ 0
VDD2
Wire Wire Line
	2925 9825 2925 9725
$Comp
L ddr5-testbed:C_100n_0201 C18
U 1 1 5FE5BF2C
P 3375 9975
F 0 "C18" H 3490 10020 60  0000 L CNN
F 1 "C_100n_0201" H 3375 9825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 3575 10175 60  0001 L CNN
F 3 "" H 3375 9975 50  0001 C CNN
F 4 "YAGEO" H 3575 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 3575 10275 60  0001 L CNN "MPN"
F 6 "100n" H 3490 9922 50  0000 L CNN "Val"
	1    3375 9975
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR018
U 1 1 5FE5BF32
P 3375 10125
F 0 "#PWR018" H 3375 9875 50  0001 C CNN
F 1 "GND" H 3380 9952 50  0000 C CNN
F 2 "" H 3375 10125 50  0001 C CNN
F 3 "" H 3375 10125 50  0001 C CNN
	1    3375 10125
	1    0    0    -1  
$EndComp
Text GLabel 3375 9725 1    50   Input ~ 0
VDD2
Wire Wire Line
	3375 9825 3375 9725
$Comp
L ddr5-testbed:C_100n_0201 C20
U 1 1 5FE5BF3D
P 3825 9975
F 0 "C20" H 3940 10020 60  0000 L CNN
F 1 "C_100n_0201" H 3825 9825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 4025 10175 60  0001 L CNN
F 3 "" H 3825 9975 50  0001 C CNN
F 4 "YAGEO" H 4025 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 4025 10275 60  0001 L CNN "MPN"
F 6 "100n" H 3940 9922 50  0000 L CNN "Val"
	1    3825 9975
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR020
U 1 1 5FE5BF43
P 3825 10125
F 0 "#PWR020" H 3825 9875 50  0001 C CNN
F 1 "GND" H 3830 9952 50  0000 C CNN
F 2 "" H 3825 10125 50  0001 C CNN
F 3 "" H 3825 10125 50  0001 C CNN
	1    3825 10125
	1    0    0    -1  
$EndComp
Text GLabel 3825 9725 1    50   Input ~ 0
VDD2
Wire Wire Line
	3825 9825 3825 9725
$Comp
L ddr5-testbed:C_100n_0201 C22
U 1 1 5FE5BF4E
P 4275 9975
F 0 "C22" H 4390 10020 60  0000 L CNN
F 1 "C_100n_0201" H 4275 9825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 4475 10175 60  0001 L CNN
F 3 "" H 4275 9975 50  0001 C CNN
F 4 "YAGEO" H 4475 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 4475 10275 60  0001 L CNN "MPN"
F 6 "100n" H 4390 9922 50  0000 L CNN "Val"
	1    4275 9975
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR022
U 1 1 5FE5BF54
P 4275 10125
F 0 "#PWR022" H 4275 9875 50  0001 C CNN
F 1 "GND" H 4280 9952 50  0000 C CNN
F 2 "" H 4275 10125 50  0001 C CNN
F 3 "" H 4275 10125 50  0001 C CNN
	1    4275 10125
	1    0    0    -1  
$EndComp
Text GLabel 4275 9725 1    50   Input ~ 0
VDD2
Wire Wire Line
	4275 9825 4275 9725
$Comp
L ddr5-testbed:C_100n_0201 C23
U 1 1 5FE5F066
P 4675 9975
F 0 "C23" H 4790 10020 60  0000 L CNN
F 1 "C_100n_0201" H 4675 9825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 4875 10175 60  0001 L CNN
F 3 "" H 4675 9975 50  0001 C CNN
F 4 "YAGEO" H 4875 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 4875 10275 60  0001 L CNN "MPN"
F 6 "100n" H 4790 9922 50  0000 L CNN "Val"
	1    4675 9975
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR024
U 1 1 5FE5F06C
P 4675 10125
F 0 "#PWR024" H 4675 9875 50  0001 C CNN
F 1 "GND" H 4680 9952 50  0000 C CNN
F 2 "" H 4675 10125 50  0001 C CNN
F 3 "" H 4675 10125 50  0001 C CNN
	1    4675 10125
	1    0    0    -1  
$EndComp
Text GLabel 4675 9725 1    50   Input ~ 0
VDD2
Wire Wire Line
	4675 9825 4675 9725
$Comp
L ddr5-testbed:C_100n_0201 C26
U 1 1 5FE5F077
P 5125 9975
F 0 "C26" H 5240 10020 60  0000 L CNN
F 1 "C_100n_0201" H 5125 9825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 5325 10175 60  0001 L CNN
F 3 "" H 5125 9975 50  0001 C CNN
F 4 "YAGEO" H 5325 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 5325 10275 60  0001 L CNN "MPN"
F 6 "100n" H 5240 9922 50  0000 L CNN "Val"
	1    5125 9975
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR027
U 1 1 5FE5F07D
P 5125 10125
F 0 "#PWR027" H 5125 9875 50  0001 C CNN
F 1 "GND" H 5130 9952 50  0000 C CNN
F 2 "" H 5125 10125 50  0001 C CNN
F 3 "" H 5125 10125 50  0001 C CNN
	1    5125 10125
	1    0    0    -1  
$EndComp
Text GLabel 5125 9725 1    50   Input ~ 0
VDD2
Wire Wire Line
	5125 9825 5125 9725
$Comp
L ddr5-testbed:C_100n_0201 C28
U 1 1 5FE5F088
P 5575 9975
F 0 "C28" H 5690 10020 60  0000 L CNN
F 1 "C_100n_0201" H 5575 9825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 5775 10175 60  0001 L CNN
F 3 "" H 5575 9975 50  0001 C CNN
F 4 "YAGEO" H 5775 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 5775 10275 60  0001 L CNN "MPN"
F 6 "100n" H 5690 9922 50  0000 L CNN "Val"
	1    5575 9975
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR029
U 1 1 5FE5F08E
P 5575 10125
F 0 "#PWR029" H 5575 9875 50  0001 C CNN
F 1 "GND" H 5580 9952 50  0000 C CNN
F 2 "" H 5575 10125 50  0001 C CNN
F 3 "" H 5575 10125 50  0001 C CNN
	1    5575 10125
	1    0    0    -1  
$EndComp
Text GLabel 5575 9725 1    50   Input ~ 0
VDD2
Wire Wire Line
	5575 9825 5575 9725
$Comp
L ddr5-testbed:C_100n_0201 C30
U 1 1 5FE5F099
P 6025 9975
F 0 "C30" H 6140 10020 60  0000 L CNN
F 1 "C_100n_0201" H 6025 9825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 6225 10175 60  0001 L CNN
F 3 "" H 6025 9975 50  0001 C CNN
F 4 "YAGEO" H 6225 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 6225 10275 60  0001 L CNN "MPN"
F 6 "100n" H 6140 9922 50  0000 L CNN "Val"
	1    6025 9975
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR031
U 1 1 5FE5F09F
P 6025 10125
F 0 "#PWR031" H 6025 9875 50  0001 C CNN
F 1 "GND" H 6030 9952 50  0000 C CNN
F 2 "" H 6025 10125 50  0001 C CNN
F 3 "" H 6025 10125 50  0001 C CNN
	1    6025 10125
	1    0    0    -1  
$EndComp
Text GLabel 6025 9725 1    50   Input ~ 0
VDD2
Wire Wire Line
	6025 9825 6025 9725
$Comp
L ddr5-testbed:C_100n_0201 C32
U 1 1 5FE7A7B0
P 6450 9975
F 0 "C32" H 6565 10020 60  0000 L CNN
F 1 "C_100n_0201" H 6450 9825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 6650 10175 60  0001 L CNN
F 3 "" H 6450 9975 50  0001 C CNN
F 4 "YAGEO" H 6650 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 6650 10275 60  0001 L CNN "MPN"
F 6 "100n" H 6565 9922 50  0000 L CNN "Val"
	1    6450 9975
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR033
U 1 1 5FE7A7B6
P 6450 10125
F 0 "#PWR033" H 6450 9875 50  0001 C CNN
F 1 "GND" H 6455 9952 50  0000 C CNN
F 2 "" H 6450 10125 50  0001 C CNN
F 3 "" H 6450 10125 50  0001 C CNN
	1    6450 10125
	1    0    0    -1  
$EndComp
Text GLabel 6450 9725 1    50   Input ~ 0
VDD2
Wire Wire Line
	6450 9825 6450 9725
$Comp
L ddr5-testbed:C_100n_0201 C33
U 1 1 5FE7A7C1
P 6900 9975
F 0 "C33" H 7015 10020 60  0000 L CNN
F 1 "C_100n_0201" H 6900 9825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 7100 10175 60  0001 L CNN
F 3 "" H 6900 9975 50  0001 C CNN
F 4 "YAGEO" H 7100 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 7100 10275 60  0001 L CNN "MPN"
F 6 "100n" H 7015 9922 50  0000 L CNN "Val"
	1    6900 9975
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR034
U 1 1 5FE7A7C7
P 6900 10125
F 0 "#PWR034" H 6900 9875 50  0001 C CNN
F 1 "GND" H 6905 9952 50  0000 C CNN
F 2 "" H 6900 10125 50  0001 C CNN
F 3 "" H 6900 10125 50  0001 C CNN
	1    6900 10125
	1    0    0    -1  
$EndComp
Text GLabel 6900 9725 1    50   Input ~ 0
VDD2
Wire Wire Line
	6900 9825 6900 9725
$Comp
L ddr5-testbed:C_100n_0201 C35
U 1 1 5FEB62FB
P 7375 9975
F 0 "C35" H 7490 10020 60  0000 L CNN
F 1 "C_100n_0201" H 7375 9825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 7575 10175 60  0001 L CNN
F 3 "" H 7375 9975 50  0001 C CNN
F 4 "YAGEO" H 7575 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 7575 10275 60  0001 L CNN "MPN"
F 6 "100n" H 7490 9922 50  0000 L CNN "Val"
	1    7375 9975
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR036
U 1 1 5FEB6301
P 7375 10125
F 0 "#PWR036" H 7375 9875 50  0001 C CNN
F 1 "GND" H 7380 9952 50  0000 C CNN
F 2 "" H 7375 10125 50  0001 C CNN
F 3 "" H 7375 10125 50  0001 C CNN
	1    7375 10125
	1    0    0    -1  
$EndComp
Text GLabel 7375 9725 1    50   Input ~ 0
VDD2
Wire Wire Line
	7375 9825 7375 9725
$Comp
L ddr5-testbed:C_100n_0201 C36
U 1 1 5FEB630C
P 7825 9975
F 0 "C36" H 7940 10020 60  0000 L CNN
F 1 "C_100n_0201" H 7825 9825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0201-res" H 8025 10175 60  0001 L CNN
F 3 "" H 7825 9975 50  0001 C CNN
F 4 "YAGEO" H 8025 10375 60  0001 L CNN "Manufacturer"
F 5 "CC0201KRX6S5BB104" H 8025 10275 60  0001 L CNN "MPN"
F 6 "100n" H 7940 9922 50  0000 L CNN "Val"
	1    7825 9975
	1    0    0    -1  
$EndComp
$Comp
L ddr5-testbed:GND #PWR037
U 1 1 5FEB6312
P 7825 10125
F 0 "#PWR037" H 7825 9875 50  0001 C CNN
F 1 "GND" H 7830 9952 50  0000 C CNN
F 2 "" H 7825 10125 50  0001 C CNN
F 3 "" H 7825 10125 50  0001 C CNN
	1    7825 10125
	1    0    0    -1  
$EndComp
Text GLabel 7825 9725 1    50   Input ~ 0
VDD2
Wire Wire Line
	7825 9825 7825 9725
$Comp
L ddr5-testbed:R_10k_0402 R5
U 1 1 5FFC8223
P 9800 3975
F 0 "R5" V 9755 4045 60  0000 L CNN
F 1 "R_10k_0402" H 9800 3825 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0402-res" H 10000 4175 60  0001 L CNN
F 3 "" H 9800 3975 50  0001 C CNN
F 4 "VISHAY" H 10000 4375 60  0001 L CNN "Manufacturer"
F 5 "CRCW040210K0FKEDHP" H 10000 4275 60  0001 L CNN "MPN"
F 6 "10k" V 9853 4045 50  0000 L CNN "Val"
	1    9800 3975
	0    1    1    0   
$EndComp
Wire Wire Line
	9125 4350 9800 4350
Wire Wire Line
	9800 4350 9800 4125
Wire Wire Line
	9800 4350 10050 4350
Connection ~ 9800 4350
Text GLabel 10550 4350 2    50   Input ~ 0
RESET_N
Text GLabel 10550 4450 2    50   Input ~ 0
OTD_CA_A
$Comp
L ddr5-testbed:R_0R_0402 R7
U 1 1 600BE0DF
P 10200 4350
F 0 "R7" H 10200 4563 60  0000 C CNN
F 1 "R_0R_0402" H 10200 4200 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0402-res" H 10400 4550 60  0001 L CNN
F 3 "" H 10200 4350 50  0001 C CNN
F 4 "PANASONIC" H 10400 4750 60  0001 L CNN "Manufacturer"
F 5 "ERJ2GE0R00X" H 10400 4650 60  0001 L CNN "MPN"
F 6 "0R" H 10200 4465 50  0000 C CNN "Val"
	1    10200 4350
	1    0    0    -1  
$EndComp
Wire Wire Line
	10350 4350 10550 4350
$Comp
L ddr5-testbed:R_240R_0402 R6
U 1 1 600C5846
P 7275 7000
F 0 "R6" V 7230 7070 60  0000 L CNN
F 1 "R_240R_0402" H 7275 6850 60  0001 C CNN
F 2 "ddr5-testbed-footprints:0402-res" H 7475 7200 60  0001 L CNN
F 3 "" H 7275 7000 50  0001 C CNN
F 4 "PANASONIC" H 7475 7400 60  0001 L CNN "Manufacturer"
F 5 "ERJ2GEJ241X" H 7475 7300 60  0001 L CNN "MPN"
F 6 "240R" V 7328 7070 50  0000 L CNN "Val"
	1    7275 7000
	0    -1   1    0   
$EndComp
$Comp
L ddr5-testbed:GND #PWR0105
U 1 1 600C5DD3
P 7275 7225
F 0 "#PWR0105" H 7275 6975 50  0001 C CNN
F 1 "GND" H 7280 7052 50  0000 C CNN
F 2 "" H 7275 7225 50  0001 C CNN
F 3 "" H 7275 7225 50  0001 C CNN
	1    7275 7225
	-1   0    0    -1  
$EndComp
Wire Wire Line
	7625 6750 7275 6750
Wire Wire Line
	7275 6750 7275 6850
Wire Wire Line
	7275 7150 7275 7225
Wire Wire Line
	9125 4450 9500 4450
Connection ~ 9500 4450
Wire Wire Line
	9500 4450 10050 4450
Wire Wire Line
	8525 4100 8525 3675
Wire Wire Line
	8525 3675 9500 3675
Wire Wire Line
	9800 3675 9800 3825
Connection ~ 9500 3675
Wire Wire Line
	9500 3675 9800 3675
Wire Wire Line
	9850 3675 9800 3675
Connection ~ 9800 3675
Wire Wire Line
	9125 6350 9425 6350
Text GLabel 9425 6350 2    50   Output ~ 0
TDQS_P
Wire Wire Line
	9125 6450 9425 6450
Text GLabel 9425 6450 2    50   Output ~ 0
TDQS_N
Wire Wire Line
	7625 6350 7325 6350
Text GLabel 7325 6350 0    50   BiDi ~ 0
DQS_P
Wire Wire Line
	7625 6450 7325 6450
Text GLabel 7325 6450 0    50   BiDi ~ 0
DQS_N
Text GLabel 7325 4950 0    50   BiDi ~ 0
CA1
Text GLabel 7325 5050 0    50   BiDi ~ 0
CA2
Text GLabel 7325 5150 0    50   BiDi ~ 0
CA3
Text GLabel 7325 5250 0    50   BiDi ~ 0
CA4
Wire Wire Line
	7625 5750 7325 5750
Wire Wire Line
	7625 5650 7325 5650
Wire Wire Line
	7625 5550 7325 5550
Text GLabel 7325 5350 0    50   BiDi ~ 0
CA5
Wire Wire Line
	7625 5350 7325 5350
Wire Wire Line
	7625 5450 7325 5450
Text GLabel 7325 5450 0    50   BiDi ~ 0
CA6
Text GLabel 7325 5550 0    50   BiDi ~ 0
CA7
Text GLabel 7325 5650 0    50   BiDi ~ 0
CA8
Text GLabel 7325 5750 0    50   BiDi ~ 0
CA9
Wire Wire Line
	7625 6150 7325 6150
Wire Wire Line
	7625 6050 7325 6050
Text GLabel 7325 5850 0    50   BiDi ~ 0
CA10
Wire Wire Line
	7625 5850 7325 5850
Wire Wire Line
	7625 5950 7325 5950
Text GLabel 7325 5950 0    50   BiDi ~ 0
CA11
Text GLabel 7325 6050 0    50   BiDi ~ 0
CA12
Text GLabel 7325 6150 0    50   BiDi ~ 0
CA13
Wire Wire Line
	6800 4650 7625 4650
Wire Wire Line
	9125 6650 9425 6650
Text GLabel 9425 6650 2    50   Output ~ 0
LBDQ
Wire Wire Line
	9125 6750 9425 6750
Text GLabel 9425 6750 2    50   Output ~ 0
LBDQS
Wire Wire Line
	8225 4100 8225 3875
Wire Wire Line
	7875 3875 8225 3875
Wire Wire Line
	8375 4100 8375 3775
Wire Wire Line
	7875 3775 8375 3775
$Comp
L ddr5-testbed:GND #PWR0118
U 1 1 622F7CC8
P 8375 7025
F 0 "#PWR0118" H 8375 6775 50  0001 C CNN
F 1 "GND" H 8380 6852 50  0000 C CNN
F 2 "" H 8375 7025 50  0001 C CNN
F 3 "" H 8375 7025 50  0001 C CNN
	1    8375 7025
	-1   0    0    -1  
$EndComp
Wire Wire Line
	8375 7000 8375 7025
Wire Wire Line
	9125 4950 9425 4950
Text GLabel 9425 4950 2    50   Input ~ 0
TEN
Wire Wire Line
	9125 4850 9425 4850
Text GLabel 9425 4850 2    50   Input ~ 0
MIR
Wire Wire Line
	9125 4750 9425 4750
Text GLabel 9425 4750 2    50   Input ~ 0
CAI
Wire Wire Line
	9125 4650 9425 4650
Text GLabel 9425 4650 2    50   BiDi ~ 0
ALERT_N
$Comp
L ddr5-testbed:MT60B2G8HB-48B_A U1
U 1 1 6220E466
P 8375 5550
F 0 "U1" H 8975 4075 50  0000 C CNN
F 1 "MT60B2G8HB-48B_A" H 9425 7150 50  0001 C CNN
F 2 "ddr5-testbed-footprints:FVBGA-82_11x13_9.0x11.0mm" H 8425 3650 50  0001 C CNN
F 3 "https://media-www.micron.com/-/media/client/global/documents/products/data-sheet/dram/ddr5/16gb_ddr5_sdram_diereva.pdf?rev=c95e4a49184145f18e105cc41e0ee643" H 8275 4350 50  0001 C CNN
F 4 "Micron" H 8975 4000 50  0000 C CNN "Manufacturer"
F 5 "MT60B2G8HB-48B:A" H 9000 3925 50  0000 C CNN "MPN"
	1    8375 5550
	1    0    0    -1  
$EndComp
$EndSCHEMATC
