#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 30 17:13:28 2022
# Process ID: 3092
# Current directory: E:/Code/4K-Upsampling-System-on-Zynq/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2480 E:\Code\4K-Upsampling-System-on-Zynq\vivado\vivado.xpr
# Log file: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.log
# Journal file: E:/Code/4K-Upsampling-System-on-Zynq/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.xpr
update_compile_order -fileset sources_1
write_hw_platform -fixed -force  -include_bit -file E:/Code/4K-Upsampling-System-on-Zynq/vitis/design_1_wrapper.xsa
write_hw_platform -fixed -force  -include_bit -file E:/Code/4K-Upsampling-System-on-Zynq/vitis/design_1_wrapper.xsa
open_bd_design {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_dma_0_M_AXIS_MM2S}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axis_data_fifo_0_M_AXIS}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axis_data_fifo_0_M_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
regenerate_bd_layout
startgroup
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_hw_manager
write_hw_platform -fixed -force  -include_bit -file E:/Code/4K-Upsampling-System-on-Zynq/vitis/design_1_wrapper.xsa
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
write_hw_platform -fixed -force  -include_bit -file E:/Code/4K-Upsampling-System-on-Zynq/vitis/design_1_wrapper.xsa
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axis_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axis_tready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
save_wave_config {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/210351A78781A}
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_run synth_1 -name synth_1
open_bd_design {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
current_design impl_1
report_utilization -name utilization_1
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
write_hw_platform -fixed -force  -include_bit -file E:/Code/4K-Upsampling-System-on-Zynq/vitis/design_1_wrapper.xsa
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
write_hw_platform -fixed -force  -include_bit -file E:/Code/4K-Upsampling-System-on-Zynq/vitis/design_1_wrapper.xsa
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
ipx::edit_ip_in_project -upgrade true -name Upsampling_Bayes_v1_0_project -directory E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.tmp/Upsampling_Bayes_v1_0_project e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/src {E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/AXIS_to_pixel_buffer.v E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/Super_Res.v}
add_files -norecurse -copy_to e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/src E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/AXIS_to_pixel_buffer.v
add_files -norecurse -copy_to e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/src E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/Super_Res.v
add_files -norecurse -copy_to e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/src {E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/Super_Res.v E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/AXIS_to_pixel_buffer.v}
close_project
ipx::edit_ip_in_project -upgrade true -name Upsampling_Bayes_v1_0_project -directory E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.tmp/Upsampling_Bayes_v1_0_project e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/src E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/Super_Res.v
export_ip_user_files -of_objects  [get_files e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/Upsampling_Bayes_v1_0.v] -no_script -reset -force -quiet
remove_files  e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/Upsampling_Bayes_v1_0.v
update_compile_order -fileset sources_1
add_files -norecurse -copy_to e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/src {E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/Upsampling_Bayes_v1_0.v E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/AXIS_to_pixel_buffer.v E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/Super_Res.v}
add_files -norecurse -copy_to e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/src E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/Upsampling_Bayes_v1_0.v
close_project
save_wave_config {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
