
---------- Begin Simulation Statistics ----------
final_tick                                64175038500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 589238                       # Simulator instruction rate (inst/s)
host_mem_usage                                 716512                       # Number of bytes of host memory used
host_op_rate                                   936718                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    49.51                       # Real time elapsed on the host
host_tick_rate                             1296297229                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    29170998                       # Number of instructions simulated
sim_ops                                      46373553                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.064175                       # Number of seconds simulated
sim_ticks                                 64175038500                       # Number of ticks simulated
system.cpu.Branches                           2495132                       # Number of branches fetched
system.cpu.committedInsts                    29170998                       # Number of instructions committed
system.cpu.committedOps                      46373553                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        128350077                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               128350076.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              8950376                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            15259866                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1393684                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                9130444                       # Number of float alu accesses
system.cpu.num_fp_insts                       9130444                       # number of float instructions
system.cpu.num_fp_register_reads              9979372                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             8007910                       # number of times the floating registers were written
system.cpu.num_func_calls                      268670                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              40720266                       # Number of integer alu accesses
system.cpu.num_int_insts                     40720266                       # number of integer instructions
system.cpu.num_int_register_reads            89201624                       # number of times the integer registers were read
system.cpu.num_int_register_writes           34379465                       # number of times the integer registers were written
system.cpu.num_load_insts                    12199932                       # Number of load instructions
system.cpu.num_mem_refs                      14543357                       # number of memory refs
system.cpu.num_store_insts                    2343425                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                221829      0.48%      0.48% # Class of executed instruction
system.cpu.op_class::IntAlu                  25303820     54.56%     55.04% # Class of executed instruction
system.cpu.op_class::IntMult                  1092368      2.36%     57.40% # Class of executed instruction
system.cpu.op_class::IntDiv                     35967      0.08%     57.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2044676      4.41%     61.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1184      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6636      0.01%     61.90% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     61.90% # Class of executed instruction
system.cpu.op_class::SimdAlu                   618073      1.33%     63.23% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.23% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13882      0.03%     63.26% # Class of executed instruction
system.cpu.op_class::SimdMisc                  291058      0.63%     63.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdShift                    401      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              945420      2.04%     65.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              142000      0.31%     66.24% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv               28470      0.06%     66.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            1084700      2.34%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                 90      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::MemRead                  9630585     20.77%     89.41% # Class of executed instruction
system.cpu.op_class::MemWrite                 1502591      3.24%     92.65% # Class of executed instruction
system.cpu.op_class::FloatMemRead             2569347      5.54%     98.19% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             840834      1.81%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46373931                       # Class of executed instruction
system.cpu.workload.numSyscalls                    80                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18914                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       758751                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          381                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1519404                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            381                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     13784479                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13784479                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13784479                       # number of overall hits
system.cpu.dcache.overall_hits::total        13784479                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       758639                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         758639                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       758639                       # number of overall misses
system.cpu.dcache.overall_misses::total        758639                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10933076500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10933076500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10933076500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10933076500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     14543118                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14543118                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     14543118                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14543118                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.052165                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.052165                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.052165                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.052165                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14411.434819                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14411.434819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14411.434819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14411.434819                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       686043                       # number of writebacks
system.cpu.dcache.writebacks::total            686043                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       758639                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       758639                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       758639                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       758639                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10174437500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10174437500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10174437500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10174437500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.052165                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.052165                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.052165                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.052165                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13411.434819                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13411.434819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13411.434819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13411.434819                       # average overall mshr miss latency
system.cpu.dcache.replacements                 758607                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     11728997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11728997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       470775                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        470775                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6805845500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6805845500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12199772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12199772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038589                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038589                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14456.684191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14456.684191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       470775                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       470775                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6335070500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6335070500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.038589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13456.684191                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13456.684191                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2055482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2055482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       287864                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       287864                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4127231000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4127231000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2343346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2343346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.122843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.122843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 14337.433649                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14337.433649                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       287864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       287864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3839367000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3839367000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.122843                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.122843                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 13337.433649                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13337.433649                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  64175038500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.998702                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14543118                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            758639                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.170011                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.998702                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29844875                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29844875                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64175038500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    12199984                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2343432                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1334                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           211                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64175038500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64175038500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64175038500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     39295683                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         39295683                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     39295683                       # number of overall hits
system.cpu.icache.overall_hits::total        39295683                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2014                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2014                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2014                       # number of overall misses
system.cpu.icache.overall_misses::total          2014                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    161881000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    161881000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    161881000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    161881000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     39297697                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     39297697                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     39297697                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     39297697                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80377.855015                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80377.855015                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80377.855015                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80377.855015                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          144                       # number of writebacks
system.cpu.icache.writebacks::total               144                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2014                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2014                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2014                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2014                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159867000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159867000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159867000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159867000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79377.855015                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79377.855015                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79377.855015                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79377.855015                       # average overall mshr miss latency
system.cpu.icache.replacements                    144                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     39295683                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        39295683                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2014                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2014                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    161881000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    161881000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     39297697                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     39297697                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80377.855015                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80377.855015                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2014                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2014                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159867000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159867000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79377.855015                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79377.855015                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  64175038500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1619.405261                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            39297697                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2014                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19512.262661                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1619.405261                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.395363                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.395363                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1870                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1643                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.456543                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          78597408                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         78597408                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64175038500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    39297824                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           433                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64175038500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64175038500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64175038500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  64175038500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               745050                       # number of demand (read+write) hits
system.l2.demand_hits::total                   745060                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data              745050                       # number of overall hits
system.l2.overall_hits::total                  745060                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2004                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13589                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15593                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2004                       # number of overall misses
system.l2.overall_misses::.cpu.data             13589                       # number of overall misses
system.l2.overall_misses::total                 15593                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    156688500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1079225000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1235913500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    156688500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1079225000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1235913500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2014                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           758639                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               760653                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2014                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          758639                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              760653                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.995035                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.017912                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.020499                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.995035                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.017912                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.020499                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78187.874251                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79419.015380                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79260.790098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78187.874251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79419.015380                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79260.790098                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 907                       # number of writebacks
system.l2.writebacks::total                       907                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         13589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15593                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        13589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15593                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    136648500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    943335000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1079983500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    136648500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    943335000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1079983500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.995035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.017912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.020499                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.995035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.017912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.020499                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68187.874251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69419.015380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69260.790098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68187.874251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69419.015380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69260.790098                       # average overall mshr miss latency
system.l2.replacements                           3696                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       686043                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           686043                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       686043                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       686043                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          144                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              144                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          144                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          144                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            282710                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                282710                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            5154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5154                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    392959000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     392959000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        287864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            287864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.017904                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.017904                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76243.500194                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76243.500194                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         5154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    341419000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    341419000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.017904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.017904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66243.500194                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66243.500194                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    156688500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    156688500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2014                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2014                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.995035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78187.874251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78187.874251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    136648500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    136648500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.995035                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995035                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68187.874251                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68187.874251                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        462340                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            462340                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    686266000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    686266000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       470775                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        470775                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.017917                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.017917                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81359.336100                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81359.336100                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8435                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8435                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    601916000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    601916000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.017917                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.017917                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71359.336100                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71359.336100                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  64175038500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10920.270025                       # Cycle average of tags in use
system.l2.tags.total_refs                     1519398                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15631                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     97.204146                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.173600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1372.153909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      9528.942517                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.083750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.581600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.666520                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         11935                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11292                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.728455                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1535035                       # Number of tag accesses
system.l2.tags.data_accesses                  1535035                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64175038500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     13558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.069940544750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           51                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           51                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               48485                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                820                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15593                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        907                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15593                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      907                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.82                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15593                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  907                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           51                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     303.568627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.753327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1468.251699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            48     94.12%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      1.96%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      1.96%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      1.96%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            51                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           51                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.039216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.008192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.038476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               25     49.02%     49.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               25     49.02%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            51                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  997952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                58048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     15.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   64174964500                       # Total gap between requests
system.mem_ctrls.avgGap                    3889391.79                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       128256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       867712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        55616                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1998534.056196943158                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 13521020.326306464151                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 866629.787841888028                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2004                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        13589                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          907                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     54769750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    388468750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1523865532000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27330.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28587.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 1680116352.81                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       128256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       869696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        997952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       128256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       128256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        58048                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        58048                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2004                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        13589                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15593                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          907                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           907                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1998534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     13551936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         15550470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1998534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1998534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       904526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          904526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       904526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1998534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     13551936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        16454996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15562                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 869                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          769                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          927                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           67                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           75                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           60                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               151451000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              77810000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          443238500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9732.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28482.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               10062                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                735                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.66                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.58                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         5631                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   186.692239                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   117.684567                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   239.159434                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3130     55.59%     55.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1425     25.31%     80.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          325      5.77%     86.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          181      3.21%     89.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          112      1.99%     91.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          101      1.79%     93.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           59      1.05%     94.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           59      1.05%     95.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          239      4.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         5631                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                995968                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              55616                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               15.519554                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.866630                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.13                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  64175038500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        21677040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        11514030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       59983140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3826260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5065862880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3334534770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21835185600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   30332583720                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   472.653923                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  56735155500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2142920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5296963000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        18549720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         9855615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       51129540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        709920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5065862880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3080234400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22049333280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   30275675355                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   471.767155                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  57293060750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2142920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4739057750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  64175038500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10439                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          907                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2414                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5154                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5154                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10439                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        34507                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        34507                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  34507                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1056000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1056000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1056000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15593                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15593    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15593                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  64175038500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            22612000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           83433500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            472789                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       686950                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          144                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           75353                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           287864                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          287864                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2014                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       470775                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4172                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2275885                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2280057                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       138112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     92459648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               92597760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            3696                       # Total snoops (count)
system.tol2bus.snoopTraffic                     58048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           764349                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000498                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022321                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 763968     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    381      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             764349                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  64175038500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1445889000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3021000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1137958500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
