Covered -- Verilog Coverage Verbose Report
==========================================

LINE COVERAGE RESULTS BY INSTANCE
---------------------------------
Instance                                           Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------
  main                                               7/    0/    7      100%
=================================================================================

TOGGLE COVERAGE RESULTS BY INSTANCE
-----------------------------------
Instance                                                   Toggle 0 -> 1                       Toggle 1 -> 0
                                                   Hit/ Miss/Total    Percent hit      Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  main                                               8/   13/   21       38%             9/   12/   21       43%

Module: main, File: fsm4.1.v, Instance: main
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
reset                     0->1: 1'b0
......................... 1->0: 1'b1 ...
state                     0->1: 16'b0001000100010001
......................... 1->0: 16'b0001000100010001 ...
===============================================================================================================

COMBINATIONAL LOGIC COVERAGE RESULTS BY INSTANCE
------------------------------------------------
Instance                                               Logic Combinations
                                                  Hit/Miss/Total    Percent hit
-------------------------------------------------------------------------------
  main                                             17/  13/  30       57%

Module: main, File: fsm4.1.v, Instance: main
--------------------------------------------------------
Missed Combinations
====================================================
 Line #     Expression
====================================================
     20:    case( state ) STATE_IDLE :
                  |-1-|               


Expression 1   (1/2)
^^^^^^^^^^^^^ - 
 E | E
=0=|=1=
 *    

====================================================
 Line #     Expression
====================================================
     20:    state <= (valid & head) ? STATE_HEAD : STATE_IDLE
                     |-----1------|                          
                     |------------------2-------------------|


Expression 1   (2/4)
^^^^^^^^^^^^^ - &
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
      *    *     

Expression 2   (1/2)
^^^^^^^^^^^^^ - ?:
 E | E
=0=|=1=
 *    

====================================================
 Line #     Expression
====================================================
     21:    state <= (valid & tail) ? STATE_TAIL : STATE_DATA
                     |-----1------|                          
                     |------------------2-------------------|


Expression 1   (2/4)
^^^^^^^^^^^^^ - &
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
 *    *          

Expression 2   (1/2)
^^^^^^^^^^^^^ - ?:
 E | E
=0=|=1=
 *    

====================================================
 Line #     Expression
====================================================
     22:    state <= (valid & tail) ? STATE_TAIL : STATE_DATA
                     |-----1------|                          
                     |------------------2-------------------|


Expression 1   (2/4)
^^^^^^^^^^^^^ - &
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
 *    *          

Expression 2   (1/2)
^^^^^^^^^^^^^ - ?:
 E | E
=0=|=1=
 *    

====================================================
 Line #     Expression
====================================================
     23:    state <= (valid & head) ? STATE_HEAD : STATE_IDLE
                     |-----1------|                          
                     |------------------2-------------------|


Expression 1   (2/4)
^^^^^^^^^^^^^ - &
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
      *    *     

Expression 2   (1/2)
^^^^^^^^^^^^^ - ?:
 E | E
=0=|=1=
 *    


=================================================================================

FINITE STATE MACHINE COVERAGE RESULTS BY INSTANCE
-------------------------------------------------
                                                               State                             Arc
Instance                                          Hit/Miss/Total    Percent hit    Hit/Miss/Total    Percent hit
----------------------------------------------------------------------------------------------------------------
  main                                              4/  ? /  ?        ? %            4/  ? /  ?        ? %

Module: main, File: fsm4.1.v, Instance: main
--------------------------------------------------------
FSM input state (state), output state (state)

  Hit States

    States
    ======
    16'h0001
    16'h0010
    16'h0100
    16'h1000

  Hit State Transitions

    From State    To State  
    ==========    ==========
    16'h0001   -> 16'h0001  
    16'h0010   -> 16'h0010  
    16'h0100   -> 16'h0100  
    16'h1000   -> 16'h1000  

=================================================================================

