/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [5:0] _04_;
  wire [2:0] _05_;
  wire [8:0] _06_;
  wire celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = !(celloutsig_0_4z ? celloutsig_0_0z : _00_);
  assign celloutsig_0_2z = !(celloutsig_0_0z ? in_data[83] : celloutsig_0_0z);
  assign celloutsig_0_22z = !(_01_ ? celloutsig_0_15z : celloutsig_0_21z);
  assign celloutsig_1_18z = ~((celloutsig_1_5z[10] | celloutsig_1_3z) & (celloutsig_1_14z | celloutsig_1_3z));
  assign celloutsig_0_27z = ~((celloutsig_0_23z | celloutsig_0_10z[11]) & (celloutsig_0_16z | celloutsig_0_25z[1]));
  assign celloutsig_0_38z = _02_ | celloutsig_0_4z;
  assign celloutsig_0_12z = celloutsig_0_2z | celloutsig_0_1z[4];
  assign celloutsig_1_0z = in_data[188] ^ in_data[152];
  assign celloutsig_1_8z = ~(_03_ ^ celloutsig_1_5z[8]);
  reg [5:0] _16_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 6'h00;
    else _16_ <= in_data[166:161];
  assign { _04_[5:4], _03_, _04_[2:0] } = _16_;
  reg [8:0] _17_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _17_ <= 9'h000;
    else _17_ <= { celloutsig_0_1z[2:1], _02_, _05_[1], _00_, _02_, _05_[1], _00_, celloutsig_0_11z };
  assign { _01_, _06_[7:0] } = _17_;
  reg [2:0] _18_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _18_ <= 3'h0;
    else _18_ <= in_data[47:45];
  assign { _02_, _05_[1], _00_ } = _18_;
  assign celloutsig_0_18z = { in_data[78:74], celloutsig_0_4z } === _06_[6:1];
  assign celloutsig_1_3z = { _04_[5:4], _03_, _04_[2], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } > { in_data[120:115], celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z } > { _04_[5:4], _03_, _04_[2:0] };
  assign celloutsig_0_4z = celloutsig_0_1z[11:5] > { celloutsig_0_1z[7:2], celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_10z[15], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_17z } > { in_data[14:7], celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_1_4z = { _03_, _04_[2:0], _04_[5:4], _03_, _04_[2:0] } || { _04_[5:4], _03_, _04_[2], _04_[5:4], _03_, _04_[2:0] };
  assign celloutsig_1_14z = { celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_10z } || { _03_, _04_[2:1] };
  assign celloutsig_1_19z = ~ { celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_1z = ~ { in_data[38:28], celloutsig_0_0z };
  assign celloutsig_0_29z = ~ { celloutsig_0_25z[1:0], celloutsig_0_4z };
  assign celloutsig_0_0z = & in_data[84:78];
  assign celloutsig_0_9z = & { _02_, _00_, celloutsig_0_5z, _05_[1], in_data[42:40] };
  assign celloutsig_0_11z = & { celloutsig_0_10z[15:3], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_15z = & { celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_16z = & { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_21z = & { celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_23z = & { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_39z = | { celloutsig_0_29z[0], celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_1_2z = | in_data[119:116];
  assign celloutsig_0_5z = celloutsig_0_1z[10] & celloutsig_0_1z[1];
  assign celloutsig_0_6z = _00_ & in_data[3];
  assign celloutsig_0_13z = celloutsig_0_0z & celloutsig_0_6z;
  assign celloutsig_1_6z = | { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_7z = ~^ { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_10z[9:8], celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_25z = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z } << { celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_0_28z = { celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_5z } << { celloutsig_0_12z, _02_, _05_[1], _00_ };
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z } >> { in_data[37:23], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z };
  assign { celloutsig_1_5z[8], celloutsig_1_5z[9], celloutsig_1_5z[6], celloutsig_1_5z[10], celloutsig_1_5z[4:1] } = ~ { celloutsig_1_4z, celloutsig_1_3z, _04_[5:4], _03_, _04_[2:0] };
  assign _04_[3] = _03_;
  assign { _05_[2], _05_[0] } = { _02_, _00_ };
  assign _06_[8] = _01_;
  assign { celloutsig_1_5z[7], celloutsig_1_5z[5], celloutsig_1_5z[0] } = { celloutsig_1_5z[8], celloutsig_1_5z[10], celloutsig_1_5z[8] };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
