0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/MAC.autotb.v,1730258361,systemVerilog,,,C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/fifo_para.vh,apatb_MAC_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/MAC.v,1730258288,systemVerilog,,,,MAC,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/MAC_faddfsub_32ns_32ns_32_7_full_dsp_1.v,1730258288,systemVerilog,,,,MAC_faddfsub_32ns_32ns_32_7_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/MAC_fcmp_32ns_32ns_1_2_no_dsp_1.v,1730258288,systemVerilog,,,,MAC_fcmp_32ns_32ns_1_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/MAC_flow_control_loop_pipe.v,1730258288,systemVerilog,,,,MAC_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/MAC_fmul_32ns_32ns_32_4_max_dsp_1.v,1730258288,systemVerilog,,,,MAC_fmul_32ns_32ns_32_4_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/csv_file_dump.svh,1730258361,verilog,,,,,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/dataflow_monitor.sv,1730258361,systemVerilog,C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/nodf_module_interface.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/upc_loop_interface.svh,,C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/dump_file_agent.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/csv_file_dump.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/sample_agent.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/loop_sample_agent.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/sample_manager.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/nodf_module_interface.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/nodf_module_monitor.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/upc_loop_interface.svh;C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/dump_file_agent.svh,1730258361,verilog,,,,,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/fifo_para.vh,1730258361,verilog,,,,,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/ip/xil_defaultlib/MAC_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.v,1730258394,systemVerilog,,,,MAC_faddfsub_32ns_32ns_32_7_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/ip/xil_defaultlib/MAC_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v,1730258397,systemVerilog,,,,MAC_fcmp_32ns_32ns_1_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/ip/xil_defaultlib/MAC_fmul_32ns_32ns_32_4_max_dsp_1_ip.v,1730258402,systemVerilog,,,,MAC_fmul_32ns_32ns_32_4_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/loop_sample_agent.svh,1730258361,verilog,,,,,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/nodf_module_interface.svh,1730258361,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/nodf_module_monitor.svh,1730258361,verilog,,,,,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/sample_agent.svh,1730258361,verilog,,,,,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/sample_manager.svh,1730258361,verilog,,,,,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/upc_loop_interface.svh,1730258361,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/chait/OneDrive/Desktop/FPGA/Project/MAC/MAC/solution2/sim/verilog/upc_loop_monitor.svh,1730258361,verilog,,,,,,,,,,,,
