Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 21 18:09:08 2023
| Host         : DESKTOP-JTMDP5L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_counter_timing_summary_routed.rpt -pb top_counter_timing_summary_routed.pb -rpx top_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : top_counter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: cd1/Count_reg_reg[22]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    116.613        0.000                      0                   23        0.250        0.000                      0                   23        3.000        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
Clk_100M              {0.000 5.000}        10.000          100.000         
  Clk_8M_clk_wiz_0    {0.000 59.609}       119.218         8.388           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk_100M                                                                                                                                                                3.000        0.000                       0                     1  
  Clk_8M_clk_wiz_0        116.613        0.000                      0                   23        0.250        0.000                      0                   23       59.109        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk_100M
  To Clock:  Clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cm1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cm1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Clk_8M_clk_wiz_0
  To Clock:  Clk_8M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      116.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.613ns  (required time - arrival time)
  Source:                 cd1/Count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.218ns  (Clk_8M_clk_wiz_0 rise@119.218ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 1.902ns (79.412%)  route 0.493ns (20.588%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 117.844 - 119.218 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.880    -0.732    cd1/Clk_8M
    SLICE_X113Y0         FDRE                                         r  cd1/Count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.456    -0.276 f  cd1/Count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     0.218    cd1/Count_reg_reg_n_0_[0]
    SLICE_X113Y0         LUT1 (Prop_lut1_I0_O)        0.124     0.342 r  cd1/Count_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.342    cd1/Count_reg[0]_i_2_n_0
    SLICE_X113Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.874 r  cd1/Count_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.874    cd1/Count_reg_reg[0]_i_1_n_0
    SLICE_X113Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  cd1/Count_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.988    cd1/Count_reg_reg[4]_i_1_n_0
    SLICE_X113Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  cd1/Count_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    cd1/Count_reg_reg[8]_i_1_n_0
    SLICE_X113Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.216 r  cd1/Count_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.216    cd1/Count_reg_reg[12]_i_1_n_0
    SLICE_X113Y4         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.330 r  cd1/Count_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.330    cd1/Count_reg_reg[16]_i_1_n_0
    SLICE_X113Y5         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.664 r  cd1/Count_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.664    cd1/Count_reg_reg[20]_i_1_n_6
    SLICE_X113Y5         FDRE                                         r  cd1/Count_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                    119.218   119.218 r  
    Y9                                                0.000   119.218 r  Clk_100M (IN)
                         net (fo=0)                   0.000   119.218    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.638 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.800    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   114.362 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   116.053    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.144 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699   117.844    cd1/Clk_8M
    SLICE_X113Y5         FDRE                                         r  cd1/Count_reg_reg[21]/C
                         clock pessimism              0.617   118.461    
                         clock uncertainty           -0.247   118.214    
    SLICE_X113Y5         FDRE (Setup_fdre_C_D)        0.062   118.276    cd1/Count_reg_reg[21]
  -------------------------------------------------------------------
                         required time                        118.276    
                         arrival time                          -1.664    
  -------------------------------------------------------------------
                         slack                                116.613    

Slack (MET) :             116.708ns  (required time - arrival time)
  Source:                 cd1/Count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.218ns  (Clk_8M_clk_wiz_0 rise@119.218ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 1.807ns (78.562%)  route 0.493ns (21.438%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 117.844 - 119.218 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.880    -0.732    cd1/Clk_8M
    SLICE_X113Y0         FDRE                                         r  cd1/Count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.456    -0.276 f  cd1/Count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     0.218    cd1/Count_reg_reg_n_0_[0]
    SLICE_X113Y0         LUT1 (Prop_lut1_I0_O)        0.124     0.342 r  cd1/Count_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.342    cd1/Count_reg[0]_i_2_n_0
    SLICE_X113Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.874 r  cd1/Count_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.874    cd1/Count_reg_reg[0]_i_1_n_0
    SLICE_X113Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  cd1/Count_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.988    cd1/Count_reg_reg[4]_i_1_n_0
    SLICE_X113Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  cd1/Count_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    cd1/Count_reg_reg[8]_i_1_n_0
    SLICE_X113Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.216 r  cd1/Count_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.216    cd1/Count_reg_reg[12]_i_1_n_0
    SLICE_X113Y4         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.330 r  cd1/Count_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.330    cd1/Count_reg_reg[16]_i_1_n_0
    SLICE_X113Y5         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.569 r  cd1/Count_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.569    cd1/Count_reg_reg[20]_i_1_n_5
    SLICE_X113Y5         FDRE                                         r  cd1/Count_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                    119.218   119.218 r  
    Y9                                                0.000   119.218 r  Clk_100M (IN)
                         net (fo=0)                   0.000   119.218    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.638 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.800    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   114.362 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   116.053    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.144 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699   117.844    cd1/Clk_8M
    SLICE_X113Y5         FDRE                                         r  cd1/Count_reg_reg[22]/C
                         clock pessimism              0.617   118.461    
                         clock uncertainty           -0.247   118.214    
    SLICE_X113Y5         FDRE (Setup_fdre_C_D)        0.062   118.276    cd1/Count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                        118.276    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                116.708    

Slack (MET) :             116.724ns  (required time - arrival time)
  Source:                 cd1/Count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.218ns  (Clk_8M_clk_wiz_0 rise@119.218ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 1.791ns (78.411%)  route 0.493ns (21.589%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 117.844 - 119.218 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.880    -0.732    cd1/Clk_8M
    SLICE_X113Y0         FDRE                                         r  cd1/Count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.456    -0.276 f  cd1/Count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     0.218    cd1/Count_reg_reg_n_0_[0]
    SLICE_X113Y0         LUT1 (Prop_lut1_I0_O)        0.124     0.342 r  cd1/Count_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.342    cd1/Count_reg[0]_i_2_n_0
    SLICE_X113Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.874 r  cd1/Count_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.874    cd1/Count_reg_reg[0]_i_1_n_0
    SLICE_X113Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  cd1/Count_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.988    cd1/Count_reg_reg[4]_i_1_n_0
    SLICE_X113Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  cd1/Count_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    cd1/Count_reg_reg[8]_i_1_n_0
    SLICE_X113Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.216 r  cd1/Count_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.216    cd1/Count_reg_reg[12]_i_1_n_0
    SLICE_X113Y4         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.330 r  cd1/Count_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.330    cd1/Count_reg_reg[16]_i_1_n_0
    SLICE_X113Y5         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.553 r  cd1/Count_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.553    cd1/Count_reg_reg[20]_i_1_n_7
    SLICE_X113Y5         FDRE                                         r  cd1/Count_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                    119.218   119.218 r  
    Y9                                                0.000   119.218 r  Clk_100M (IN)
                         net (fo=0)                   0.000   119.218    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.638 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.800    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   114.362 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   116.053    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.144 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699   117.844    cd1/Clk_8M
    SLICE_X113Y5         FDRE                                         r  cd1/Count_reg_reg[20]/C
                         clock pessimism              0.617   118.461    
                         clock uncertainty           -0.247   118.214    
    SLICE_X113Y5         FDRE (Setup_fdre_C_D)        0.062   118.276    cd1/Count_reg_reg[20]
  -------------------------------------------------------------------
                         required time                        118.276    
                         arrival time                          -1.553    
  -------------------------------------------------------------------
                         slack                                116.724    

Slack (MET) :             116.727ns  (required time - arrival time)
  Source:                 cd1/Count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.218ns  (Clk_8M_clk_wiz_0 rise@119.218ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 1.788ns (78.383%)  route 0.493ns (21.617%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 117.844 - 119.218 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.880    -0.732    cd1/Clk_8M
    SLICE_X113Y0         FDRE                                         r  cd1/Count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.456    -0.276 f  cd1/Count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     0.218    cd1/Count_reg_reg_n_0_[0]
    SLICE_X113Y0         LUT1 (Prop_lut1_I0_O)        0.124     0.342 r  cd1/Count_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.342    cd1/Count_reg[0]_i_2_n_0
    SLICE_X113Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.874 r  cd1/Count_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.874    cd1/Count_reg_reg[0]_i_1_n_0
    SLICE_X113Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  cd1/Count_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.988    cd1/Count_reg_reg[4]_i_1_n_0
    SLICE_X113Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  cd1/Count_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    cd1/Count_reg_reg[8]_i_1_n_0
    SLICE_X113Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.216 r  cd1/Count_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.216    cd1/Count_reg_reg[12]_i_1_n_0
    SLICE_X113Y4         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.550 r  cd1/Count_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.550    cd1/Count_reg_reg[16]_i_1_n_6
    SLICE_X113Y4         FDRE                                         r  cd1/Count_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                    119.218   119.218 r  
    Y9                                                0.000   119.218 r  Clk_100M (IN)
                         net (fo=0)                   0.000   119.218    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.638 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.800    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   114.362 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   116.053    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.144 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699   117.844    cd1/Clk_8M
    SLICE_X113Y4         FDRE                                         r  cd1/Count_reg_reg[17]/C
                         clock pessimism              0.617   118.461    
                         clock uncertainty           -0.247   118.214    
    SLICE_X113Y4         FDRE (Setup_fdre_C_D)        0.062   118.276    cd1/Count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                        118.276    
                         arrival time                          -1.550    
  -------------------------------------------------------------------
                         slack                                116.727    

Slack (MET) :             116.748ns  (required time - arrival time)
  Source:                 cd1/Count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.218ns  (Clk_8M_clk_wiz_0 rise@119.218ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 1.767ns (78.182%)  route 0.493ns (21.818%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 117.844 - 119.218 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.880    -0.732    cd1/Clk_8M
    SLICE_X113Y0         FDRE                                         r  cd1/Count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.456    -0.276 f  cd1/Count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     0.218    cd1/Count_reg_reg_n_0_[0]
    SLICE_X113Y0         LUT1 (Prop_lut1_I0_O)        0.124     0.342 r  cd1/Count_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.342    cd1/Count_reg[0]_i_2_n_0
    SLICE_X113Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.874 r  cd1/Count_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.874    cd1/Count_reg_reg[0]_i_1_n_0
    SLICE_X113Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  cd1/Count_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.988    cd1/Count_reg_reg[4]_i_1_n_0
    SLICE_X113Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  cd1/Count_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    cd1/Count_reg_reg[8]_i_1_n_0
    SLICE_X113Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.216 r  cd1/Count_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.216    cd1/Count_reg_reg[12]_i_1_n_0
    SLICE_X113Y4         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.529 r  cd1/Count_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.529    cd1/Count_reg_reg[16]_i_1_n_4
    SLICE_X113Y4         FDRE                                         r  cd1/Count_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                    119.218   119.218 r  
    Y9                                                0.000   119.218 r  Clk_100M (IN)
                         net (fo=0)                   0.000   119.218    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.638 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.800    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   114.362 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   116.053    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.144 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699   117.844    cd1/Clk_8M
    SLICE_X113Y4         FDRE                                         r  cd1/Count_reg_reg[19]/C
                         clock pessimism              0.617   118.461    
                         clock uncertainty           -0.247   118.214    
    SLICE_X113Y4         FDRE (Setup_fdre_C_D)        0.062   118.276    cd1/Count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                        118.276    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                116.748    

Slack (MET) :             116.822ns  (required time - arrival time)
  Source:                 cd1/Count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.218ns  (Clk_8M_clk_wiz_0 rise@119.218ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 1.693ns (77.444%)  route 0.493ns (22.556%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 117.844 - 119.218 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.880    -0.732    cd1/Clk_8M
    SLICE_X113Y0         FDRE                                         r  cd1/Count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.456    -0.276 f  cd1/Count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     0.218    cd1/Count_reg_reg_n_0_[0]
    SLICE_X113Y0         LUT1 (Prop_lut1_I0_O)        0.124     0.342 r  cd1/Count_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.342    cd1/Count_reg[0]_i_2_n_0
    SLICE_X113Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.874 r  cd1/Count_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.874    cd1/Count_reg_reg[0]_i_1_n_0
    SLICE_X113Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  cd1/Count_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.988    cd1/Count_reg_reg[4]_i_1_n_0
    SLICE_X113Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  cd1/Count_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    cd1/Count_reg_reg[8]_i_1_n_0
    SLICE_X113Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.216 r  cd1/Count_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.216    cd1/Count_reg_reg[12]_i_1_n_0
    SLICE_X113Y4         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.455 r  cd1/Count_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.455    cd1/Count_reg_reg[16]_i_1_n_5
    SLICE_X113Y4         FDRE                                         r  cd1/Count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                    119.218   119.218 r  
    Y9                                                0.000   119.218 r  Clk_100M (IN)
                         net (fo=0)                   0.000   119.218    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.638 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.800    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   114.362 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   116.053    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.144 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699   117.844    cd1/Clk_8M
    SLICE_X113Y4         FDRE                                         r  cd1/Count_reg_reg[18]/C
                         clock pessimism              0.617   118.461    
                         clock uncertainty           -0.247   118.214    
    SLICE_X113Y4         FDRE (Setup_fdre_C_D)        0.062   118.276    cd1/Count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                        118.276    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                116.822    

Slack (MET) :             116.838ns  (required time - arrival time)
  Source:                 cd1/Count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.218ns  (Clk_8M_clk_wiz_0 rise@119.218ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 1.677ns (77.277%)  route 0.493ns (22.723%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 117.844 - 119.218 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.880    -0.732    cd1/Clk_8M
    SLICE_X113Y0         FDRE                                         r  cd1/Count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.456    -0.276 f  cd1/Count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     0.218    cd1/Count_reg_reg_n_0_[0]
    SLICE_X113Y0         LUT1 (Prop_lut1_I0_O)        0.124     0.342 r  cd1/Count_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.342    cd1/Count_reg[0]_i_2_n_0
    SLICE_X113Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.874 r  cd1/Count_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.874    cd1/Count_reg_reg[0]_i_1_n_0
    SLICE_X113Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  cd1/Count_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.988    cd1/Count_reg_reg[4]_i_1_n_0
    SLICE_X113Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  cd1/Count_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    cd1/Count_reg_reg[8]_i_1_n_0
    SLICE_X113Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.216 r  cd1/Count_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.216    cd1/Count_reg_reg[12]_i_1_n_0
    SLICE_X113Y4         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.439 r  cd1/Count_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.439    cd1/Count_reg_reg[16]_i_1_n_7
    SLICE_X113Y4         FDRE                                         r  cd1/Count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                    119.218   119.218 r  
    Y9                                                0.000   119.218 r  Clk_100M (IN)
                         net (fo=0)                   0.000   119.218    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.638 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.800    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   114.362 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   116.053    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.144 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699   117.844    cd1/Clk_8M
    SLICE_X113Y4         FDRE                                         r  cd1/Count_reg_reg[16]/C
                         clock pessimism              0.617   118.461    
                         clock uncertainty           -0.247   118.214    
    SLICE_X113Y4         FDRE (Setup_fdre_C_D)        0.062   118.276    cd1/Count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                        118.276    
                         arrival time                          -1.439    
  -------------------------------------------------------------------
                         slack                                116.838    

Slack (MET) :             116.841ns  (required time - arrival time)
  Source:                 cd1/Count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.218ns  (Clk_8M_clk_wiz_0 rise@119.218ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 1.674ns (77.246%)  route 0.493ns (22.754%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 117.844 - 119.218 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.880    -0.732    cd1/Clk_8M
    SLICE_X113Y0         FDRE                                         r  cd1/Count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.456    -0.276 f  cd1/Count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     0.218    cd1/Count_reg_reg_n_0_[0]
    SLICE_X113Y0         LUT1 (Prop_lut1_I0_O)        0.124     0.342 r  cd1/Count_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.342    cd1/Count_reg[0]_i_2_n_0
    SLICE_X113Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.874 r  cd1/Count_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.874    cd1/Count_reg_reg[0]_i_1_n_0
    SLICE_X113Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  cd1/Count_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.988    cd1/Count_reg_reg[4]_i_1_n_0
    SLICE_X113Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  cd1/Count_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    cd1/Count_reg_reg[8]_i_1_n_0
    SLICE_X113Y3         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.436 r  cd1/Count_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.436    cd1/Count_reg_reg[12]_i_1_n_6
    SLICE_X113Y3         FDRE                                         r  cd1/Count_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                    119.218   119.218 r  
    Y9                                                0.000   119.218 r  Clk_100M (IN)
                         net (fo=0)                   0.000   119.218    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.638 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.800    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   114.362 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   116.053    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.144 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699   117.844    cd1/Clk_8M
    SLICE_X113Y3         FDRE                                         r  cd1/Count_reg_reg[13]/C
                         clock pessimism              0.617   118.461    
                         clock uncertainty           -0.247   118.214    
    SLICE_X113Y3         FDRE (Setup_fdre_C_D)        0.062   118.276    cd1/Count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        118.276    
                         arrival time                          -1.436    
  -------------------------------------------------------------------
                         slack                                116.841    

Slack (MET) :             116.862ns  (required time - arrival time)
  Source:                 cd1/Count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.218ns  (Clk_8M_clk_wiz_0 rise@119.218ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 1.653ns (77.023%)  route 0.493ns (22.977%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 117.844 - 119.218 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.880    -0.732    cd1/Clk_8M
    SLICE_X113Y0         FDRE                                         r  cd1/Count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.456    -0.276 f  cd1/Count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     0.218    cd1/Count_reg_reg_n_0_[0]
    SLICE_X113Y0         LUT1 (Prop_lut1_I0_O)        0.124     0.342 r  cd1/Count_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.342    cd1/Count_reg[0]_i_2_n_0
    SLICE_X113Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.874 r  cd1/Count_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.874    cd1/Count_reg_reg[0]_i_1_n_0
    SLICE_X113Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  cd1/Count_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.988    cd1/Count_reg_reg[4]_i_1_n_0
    SLICE_X113Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  cd1/Count_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    cd1/Count_reg_reg[8]_i_1_n_0
    SLICE_X113Y3         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.415 r  cd1/Count_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.415    cd1/Count_reg_reg[12]_i_1_n_4
    SLICE_X113Y3         FDRE                                         r  cd1/Count_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                    119.218   119.218 r  
    Y9                                                0.000   119.218 r  Clk_100M (IN)
                         net (fo=0)                   0.000   119.218    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.638 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.800    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   114.362 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   116.053    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.144 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699   117.844    cd1/Clk_8M
    SLICE_X113Y3         FDRE                                         r  cd1/Count_reg_reg[15]/C
                         clock pessimism              0.617   118.461    
                         clock uncertainty           -0.247   118.214    
    SLICE_X113Y3         FDRE (Setup_fdre_C_D)        0.062   118.276    cd1/Count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        118.276    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                116.862    

Slack (MET) :             116.936ns  (required time - arrival time)
  Source:                 cd1/Count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.218ns  (Clk_8M_clk_wiz_0 rise@119.218ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.579ns (76.203%)  route 0.493ns (23.797%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 117.844 - 119.218 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.880    -0.732    cd1/Clk_8M
    SLICE_X113Y0         FDRE                                         r  cd1/Count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.456    -0.276 f  cd1/Count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     0.218    cd1/Count_reg_reg_n_0_[0]
    SLICE_X113Y0         LUT1 (Prop_lut1_I0_O)        0.124     0.342 r  cd1/Count_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.342    cd1/Count_reg[0]_i_2_n_0
    SLICE_X113Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.874 r  cd1/Count_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.874    cd1/Count_reg_reg[0]_i_1_n_0
    SLICE_X113Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.988 r  cd1/Count_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.988    cd1/Count_reg_reg[4]_i_1_n_0
    SLICE_X113Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.102 r  cd1/Count_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    cd1/Count_reg_reg[8]_i_1_n_0
    SLICE_X113Y3         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.341 r  cd1/Count_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.341    cd1/Count_reg_reg[12]_i_1_n_5
    SLICE_X113Y3         FDRE                                         r  cd1/Count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                    119.218   119.218 r  
    Y9                                                0.000   119.218 r  Clk_100M (IN)
                         net (fo=0)                   0.000   119.218    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.638 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.800    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   114.362 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   116.053    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.144 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699   117.844    cd1/Clk_8M
    SLICE_X113Y3         FDRE                                         r  cd1/Count_reg_reg[14]/C
                         clock pessimism              0.617   118.461    
                         clock uncertainty           -0.247   118.214    
    SLICE_X113Y3         FDRE (Setup_fdre_C_D)        0.062   118.276    cd1/Count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        118.276    
                         arrival time                          -1.341    
  -------------------------------------------------------------------
                         slack                                116.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 cd1/Count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_8M_clk_wiz_0 rise@0.000ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.251ns (70.670%)  route 0.104ns (29.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.641    -0.538    cd1/Clk_8M
    SLICE_X113Y0         FDRE                                         r  cd1/Count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cd1/Count_reg_reg[1]/Q
                         net (fo=1, routed)           0.104    -0.292    cd1/Count_reg_reg_n_0_[1]
    SLICE_X113Y0         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.182 r  cd1/Count_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.182    cd1/Count_reg_reg[0]_i_1_n_6
    SLICE_X113Y0         FDRE                                         r  cd1/Count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.912    -0.773    cd1/Clk_8M
    SLICE_X113Y0         FDRE                                         r  cd1/Count_reg_reg[1]/C
                         clock pessimism              0.235    -0.538    
    SLICE_X113Y0         FDRE (Hold_fdre_C_D)         0.105    -0.433    cd1/Count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd1/Count_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_8M_clk_wiz_0 rise@0.000ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.640    -0.539    cd1/Clk_8M
    SLICE_X113Y3         FDRE                                         r  cd1/Count_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y3         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  cd1/Count_reg_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.289    cd1/Count_reg_reg_n_0_[15]
    SLICE_X113Y3         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.181 r  cd1/Count_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    cd1/Count_reg_reg[12]_i_1_n_4
    SLICE_X113Y3         FDRE                                         r  cd1/Count_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.911    -0.774    cd1/Clk_8M
    SLICE_X113Y3         FDRE                                         r  cd1/Count_reg_reg[15]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X113Y3         FDRE (Hold_fdre_C_D)         0.105    -0.434    cd1/Count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd1/Count_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_8M_clk_wiz_0 rise@0.000ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.640    -0.539    cd1/Clk_8M
    SLICE_X113Y4         FDRE                                         r  cd1/Count_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y4         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  cd1/Count_reg_reg[19]/Q
                         net (fo=1, routed)           0.108    -0.289    cd1/Count_reg_reg_n_0_[19]
    SLICE_X113Y4         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.181 r  cd1/Count_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    cd1/Count_reg_reg[16]_i_1_n_4
    SLICE_X113Y4         FDRE                                         r  cd1/Count_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.911    -0.774    cd1/Clk_8M
    SLICE_X113Y4         FDRE                                         r  cd1/Count_reg_reg[19]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X113Y4         FDRE (Hold_fdre_C_D)         0.105    -0.434    cd1/Count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd1/Count_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_8M_clk_wiz_0 rise@0.000ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.641    -0.538    cd1/Clk_8M
    SLICE_X113Y2         FDRE                                         r  cd1/Count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y2         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cd1/Count_reg_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.288    cd1/Count_reg_reg_n_0_[11]
    SLICE_X113Y2         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.180 r  cd1/Count_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.180    cd1/Count_reg_reg[8]_i_1_n_4
    SLICE_X113Y2         FDRE                                         r  cd1/Count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.912    -0.773    cd1/Clk_8M
    SLICE_X113Y2         FDRE                                         r  cd1/Count_reg_reg[11]/C
                         clock pessimism              0.235    -0.538    
    SLICE_X113Y2         FDRE (Hold_fdre_C_D)         0.105    -0.433    cd1/Count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd1/Count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_8M_clk_wiz_0 rise@0.000ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.641    -0.538    cd1/Clk_8M
    SLICE_X113Y0         FDRE                                         r  cd1/Count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cd1/Count_reg_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.288    cd1/Count_reg_reg_n_0_[3]
    SLICE_X113Y0         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.180 r  cd1/Count_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.180    cd1/Count_reg_reg[0]_i_1_n_4
    SLICE_X113Y0         FDRE                                         r  cd1/Count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.912    -0.773    cd1/Clk_8M
    SLICE_X113Y0         FDRE                                         r  cd1/Count_reg_reg[3]/C
                         clock pessimism              0.235    -0.538    
    SLICE_X113Y0         FDRE (Hold_fdre_C_D)         0.105    -0.433    cd1/Count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd1/Count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_8M_clk_wiz_0 rise@0.000ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.641    -0.538    cd1/Clk_8M
    SLICE_X113Y1         FDRE                                         r  cd1/Count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y1         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cd1/Count_reg_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.288    cd1/Count_reg_reg_n_0_[7]
    SLICE_X113Y1         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.180 r  cd1/Count_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.180    cd1/Count_reg_reg[4]_i_1_n_4
    SLICE_X113Y1         FDRE                                         r  cd1/Count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.912    -0.773    cd1/Clk_8M
    SLICE_X113Y1         FDRE                                         r  cd1/Count_reg_reg[7]/C
                         clock pessimism              0.235    -0.538    
    SLICE_X113Y1         FDRE (Hold_fdre_C_D)         0.105    -0.433    cd1/Count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cd1/Count_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_8M_clk_wiz_0 rise@0.000ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.640    -0.539    cd1/Clk_8M
    SLICE_X113Y3         FDRE                                         r  cd1/Count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y3         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  cd1/Count_reg_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.292    cd1/Count_reg_reg_n_0_[12]
    SLICE_X113Y3         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.177 r  cd1/Count_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.177    cd1/Count_reg_reg[12]_i_1_n_7
    SLICE_X113Y3         FDRE                                         r  cd1/Count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.911    -0.774    cd1/Clk_8M
    SLICE_X113Y3         FDRE                                         r  cd1/Count_reg_reg[12]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X113Y3         FDRE (Hold_fdre_C_D)         0.105    -0.434    cd1/Count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cd1/Count_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_8M_clk_wiz_0 rise@0.000ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.640    -0.539    cd1/Clk_8M
    SLICE_X113Y4         FDRE                                         r  cd1/Count_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y4         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  cd1/Count_reg_reg[16]/Q
                         net (fo=1, routed)           0.105    -0.292    cd1/Count_reg_reg_n_0_[16]
    SLICE_X113Y4         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.177 r  cd1/Count_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.177    cd1/Count_reg_reg[16]_i_1_n_7
    SLICE_X113Y4         FDRE                                         r  cd1/Count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.911    -0.774    cd1/Clk_8M
    SLICE_X113Y4         FDRE                                         r  cd1/Count_reg_reg[16]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X113Y4         FDRE (Hold_fdre_C_D)         0.105    -0.434    cd1/Count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cd1/Count_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_8M_clk_wiz_0 rise@0.000ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.640    -0.539    cd1/Clk_8M
    SLICE_X113Y5         FDRE                                         r  cd1/Count_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y5         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  cd1/Count_reg_reg[20]/Q
                         net (fo=1, routed)           0.105    -0.292    cd1/Count_reg_reg_n_0_[20]
    SLICE_X113Y5         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.177 r  cd1/Count_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.177    cd1/Count_reg_reg[20]_i_1_n_7
    SLICE_X113Y5         FDRE                                         r  cd1/Count_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.911    -0.774    cd1/Clk_8M
    SLICE_X113Y5         FDRE                                         r  cd1/Count_reg_reg[20]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X113Y5         FDRE (Hold_fdre_C_D)         0.105    -0.434    cd1/Count_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cd1/Count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Destination:            cd1/Count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk_8M_clk_wiz_0  {rise@0.000ns fall@59.609ns period=119.218ns})
  Path Group:             Clk_8M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_8M_clk_wiz_0 rise@0.000ns - Clk_8M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.641    -0.538    cd1/Clk_8M
    SLICE_X113Y1         FDRE                                         r  cd1/Count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y1         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cd1/Count_reg_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.291    cd1/Count_reg_reg_n_0_[4]
    SLICE_X113Y1         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.176 r  cd1/Count_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.176    cd1/Count_reg_reg[4]_i_1_n_7
    SLICE_X113Y1         FDRE                                         r  cd1/Count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_8M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  Clk_100M (IN)
                         net (fo=0)                   0.000     0.000    cm1/inst/Clk_100M
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cm1/inst/Clk_100M_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cm1/inst/Clk_8M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cm1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.912    -0.773    cd1/Clk_8M
    SLICE_X113Y1         FDRE                                         r  cd1/Count_reg_reg[4]/C
                         clock pessimism              0.235    -0.538    
    SLICE_X113Y1         FDRE (Hold_fdre_C_D)         0.105    -0.433    cd1/Count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_8M_clk_wiz_0
Waveform(ns):       { 0.000 59.609 }
Period(ns):         119.218
Sources:            { cm1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         119.218     117.063    BUFGCTRL_X0Y0    cm1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.218     117.969    MMCME2_ADV_X0Y0  cm1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.218     118.218    SLICE_X113Y0     cd1/Count_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.218     118.218    SLICE_X113Y2     cd1/Count_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.218     118.218    SLICE_X113Y2     cd1/Count_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.218     118.218    SLICE_X113Y3     cd1/Count_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.218     118.218    SLICE_X113Y3     cd1/Count_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.218     118.218    SLICE_X113Y3     cd1/Count_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.218     118.218    SLICE_X113Y3     cd1/Count_reg_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.218     118.218    SLICE_X113Y4     cd1/Count_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.218     94.142     MMCME2_ADV_X0Y0  cm1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y3     cd1/Count_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y3     cd1/Count_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y3     cd1/Count_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y3     cd1/Count_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y4     cd1/Count_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y4     cd1/Count_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y4     cd1/Count_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y4     cd1/Count_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y5     cd1/Count_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y5     cd1/Count_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y0     cd1/Count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y0     cd1/Count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y2     cd1/Count_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y2     cd1/Count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y2     cd1/Count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y2     cd1/Count_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y3     cd1/Count_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y3     cd1/Count_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y3     cd1/Count_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X113Y3     cd1/Count_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cm1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    cm1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  cm1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  cm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  cm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  cm1/inst/mmcm_adv_inst/CLKFBOUT



