Warning (10268): Verilog HDL information at fifo.v(14): always construct contains both blocking and non-blocking assignments File: F:/maven-softwares/Labs/Verilog-labs/Lab5/FIFO/fifo.v Line: 14
