*****************************************************************

  Operator  [gopDDRPHY_IOCLKDIV]

  Abstract  []

  Revision History:

 ********************************************************************************/
gate
operator gopDDRPHY_IOCLKDIV
{
    parameter
    (
        bit CP_PHASE_SHIFT[2:0] = 3'b100,
        bit CP_DIV_FACTOR[2:0] = 3'b111
    );
    port
    (
        input RST,
        input CLKIN,
        output CLKOUT
    );
};

/**Implementation Body*******************************************************************

  Author    []

  Abstract  []

  Revision History:

 *****************************************************************************************/
implementation impl_ddrphy_ioclkdiv of gopDDRPHY_IOCLKDIV
{
    device DDRPHY_IOCLK_DIV ddrphy_ioclkdiv_inst
        parameter map
        (
            CP_INIT_CNT         =>  CP_PHASE_SHIFT,
            CP_DIV_FACTOR       =>  CP_DIV_FACTOR
        )
        port map
        (
            RST              =>  RST,
            CLKIN            =>  CLKIN,
            CLKOUT           =>  CLKOUT
        );

}; // end of implementation impl_ddrphy_ioclkdiv of gopDDRPHY_IOCLKDIV
