Classic Timing Analyzer report for Cyclops
Sat Aug 29 15:41:18 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0'
  7. Clock Setup: 'IF_clk'
  8. Clock Setup: 'C5'
  9. Clock Setup: 'SPI_SCK'
 10. Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'
 11. Clock Hold: 'IF_clk'
 12. Clock Hold: 'C5'
 13. tsu
 14. tco
 15. tpd
 16. th
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------+------------------------------------------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Type                                                      ; Slack                                    ; Required Time                    ; Actual Time                      ; From                                                    ; To                                                      ; From Clock                                 ; To Clock                                   ; Failed Paths ;
+-----------------------------------------------------------+------------------------------------------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Worst-case tsu                                            ; N/A                                      ; None                             ; 9.799 ns                         ; SPI_SI                                                  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; --                                         ; SPI_SCK                                    ; 0            ;
; Worst-case tco                                            ; N/A                                      ; None                             ; 18.263 ns                        ; led_blinker:BLINK_D1|led_timer[1]                       ; DEBUG_LED0                                              ; IF_clk                                     ; --                                         ; 0            ;
; Worst-case tpd                                            ; N/A                                      ; None                             ; 11.337 ns                        ; SDOBACK                                                 ; FX2_PE1                                                 ; --                                         ; --                                         ; 0            ;
; Worst-case th                                             ; N/A                                      ; None                             ; -3.850 ns                        ; SPI_SI                                                  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; --                                         ; SPI_SCK                                    ; 0            ;
; Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0' ; -0.393 ns                                ; 144.01 MHz ( period = 6.944 ns ) ; 136.30 MHz ( period = 7.337 ns ) ; NWire_rcv:M_IQ|tb_width[1]                              ; NWire_rcv:M_IQ|pass[1]                                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 84           ;
; Clock Setup: 'IF_clk'                                     ; 0.287 ns                                 ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; NWire_rcv:M_IQ|idata[34]                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[34]                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk                                     ; 0            ;
; Clock Setup: 'SPI_SCK'                                    ; N/A                                      ; None                             ; 135.65 MHz ( period = 7.372 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK                                    ; SPI_SCK                                    ; 0            ;
; Clock Setup: 'C5'                                         ; N/A                                      ; None                             ; 163.88 MHz ( period = 6.102 ns ) ; clk_lrclk_gen:clrgen|BCLK_cnt[10]                       ; clk_lrclk_gen:clrgen|BCLK_cnt[3]                        ; C5                                         ; C5                                         ; 0            ;
; Clock Hold: 'IF_clk'                                      ; -1.313 ns                                ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; PLL_freq[15]                                            ; Previous_PLL_freq[15]                                   ; IF_clk                                     ; IF_clk                                     ; 32           ;
; Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'  ; 0.499 ns                                 ; 144.01 MHz ( period = 6.944 ns ) ; N/A                              ; NWire_xmit:M_LRAudio|id[31]                             ; NWire_xmit:M_LRAudio|id[31]                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'C5'                                          ; Not operational: Clock Skew > Data Delay ; None                             ; N/A                              ; cdc_sync:cdc_jack|sigb[0]                               ; I2S_xmit:J_LRAudio|xmit_rdy                             ; C5                                         ; C5                                         ; 89           ;
; Total number of failed paths                              ;                                          ;                                  ;                                  ;                                                         ;                                                         ;                                            ;                                            ; 205          ;
+-----------------------------------------------------------+------------------------------------------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                            ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; clkmult3:cm3|altpll:altpll_component|_clk0 ;                    ; PLL output ; 144.01 MHz       ; 0.000 ns      ; 0.000 ns     ; IF_clk   ; 3                     ; 1                   ; -2.398 ns ;              ;
; IF_clk                                     ;                    ; User Pin   ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; C5                                         ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; SPI_SCK                                    ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                        ; To                         ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -0.393 ns                               ; 136.30 MHz ( period = 7.337 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|pass[1]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 7.071 ns                ;
; -0.366 ns                               ; 136.80 MHz ( period = 7.310 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|pass[1]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 7.033 ns                ;
; -0.313 ns                               ; 137.80 MHz ( period = 7.257 ns )                    ; NWire_rcv:M_IQ|DB_LEN[1][1] ; NWire_rcv:M_IQ|tb_width[6] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 6.980 ns                ;
; -0.239 ns                               ; 139.22 MHz ( period = 7.183 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[0]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.893 ns                ;
; -0.239 ns                               ; 139.22 MHz ( period = 7.183 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[5]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.893 ns                ;
; -0.239 ns                               ; 139.22 MHz ( period = 7.183 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[7]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.893 ns                ;
; -0.239 ns                               ; 139.22 MHz ( period = 7.183 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[3]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.893 ns                ;
; -0.239 ns                               ; 139.22 MHz ( period = 7.183 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[4]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.893 ns                ;
; -0.239 ns                               ; 139.22 MHz ( period = 7.183 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[2]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.893 ns                ;
; -0.239 ns                               ; 139.22 MHz ( period = 7.183 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[6]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.893 ns                ;
; -0.239 ns                               ; 139.22 MHz ( period = 7.183 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[1]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.893 ns                ;
; -0.216 ns                               ; 139.66 MHz ( period = 7.160 ns )                    ; NWire_rcv:SPD|tb_width[1]   ; NWire_rcv:SPD|pass[1]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.677 ns                  ; 6.893 ns                ;
; -0.213 ns                               ; 139.72 MHz ( period = 7.157 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[44]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.876 ns                ;
; -0.213 ns                               ; 139.72 MHz ( period = 7.157 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[42]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.876 ns                ;
; -0.213 ns                               ; 139.72 MHz ( period = 7.157 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[47]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.876 ns                ;
; -0.213 ns                               ; 139.72 MHz ( period = 7.157 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[41]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.876 ns                ;
; -0.213 ns                               ; 139.72 MHz ( period = 7.157 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[46]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.876 ns                ;
; -0.213 ns                               ; 139.72 MHz ( period = 7.157 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[45]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.876 ns                ;
; -0.213 ns                               ; 139.72 MHz ( period = 7.157 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[43]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.876 ns                ;
; -0.206 ns                               ; 139.86 MHz ( period = 7.150 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|pass[1]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 6.884 ns                ;
; -0.188 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[0]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.840 ns                ;
; -0.188 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[5]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.840 ns                ;
; -0.188 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[7]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.840 ns                ;
; -0.188 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[3]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.840 ns                ;
; -0.188 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[4]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.840 ns                ;
; -0.188 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[2]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.840 ns                ;
; -0.188 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[6]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.840 ns                ;
; -0.188 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[1]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.840 ns                ;
; -0.183 ns                               ; 140.31 MHz ( period = 7.127 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|pass[3]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.862 ns                ;
; -0.172 ns                               ; 140.53 MHz ( period = 7.116 ns )                    ; NWire_rcv:SPD|tb_width[2]   ; NWire_rcv:SPD|pass[1]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.677 ns                  ; 6.849 ns                ;
; -0.162 ns                               ; 140.73 MHz ( period = 7.106 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[44]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 6.823 ns                ;
; -0.162 ns                               ; 140.73 MHz ( period = 7.106 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[42]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 6.823 ns                ;
; -0.162 ns                               ; 140.73 MHz ( period = 7.106 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[47]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 6.823 ns                ;
; -0.162 ns                               ; 140.73 MHz ( period = 7.106 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[41]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 6.823 ns                ;
; -0.162 ns                               ; 140.73 MHz ( period = 7.106 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[46]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 6.823 ns                ;
; -0.162 ns                               ; 140.73 MHz ( period = 7.106 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[45]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 6.823 ns                ;
; -0.162 ns                               ; 140.73 MHz ( period = 7.106 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[43]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 6.823 ns                ;
; -0.156 ns                               ; 140.85 MHz ( period = 7.100 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[13]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.827 ns                ;
; -0.156 ns                               ; 140.85 MHz ( period = 7.100 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[15]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.827 ns                ;
; -0.156 ns                               ; 140.85 MHz ( period = 7.100 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[12]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.827 ns                ;
; -0.156 ns                               ; 140.85 MHz ( period = 7.100 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[9]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.827 ns                ;
; -0.156 ns                               ; 140.85 MHz ( period = 7.100 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[10]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.827 ns                ;
; -0.156 ns                               ; 140.85 MHz ( period = 7.100 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[14]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.827 ns                ;
; -0.156 ns                               ; 140.85 MHz ( period = 7.100 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|pass[3]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.668 ns                  ; 6.824 ns                ;
; -0.156 ns                               ; 140.85 MHz ( period = 7.100 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[11]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.827 ns                ;
; -0.149 ns                               ; 140.98 MHz ( period = 7.093 ns )                    ; NWire_rcv:P_MIC|tb_width[1] ; NWire_rcv:P_MIC|pass[1]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.685 ns                  ; 6.834 ns                ;
; -0.140 ns                               ; 141.16 MHz ( period = 7.084 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|pass[1]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 6.807 ns                ;
; -0.135 ns                               ; 141.26 MHz ( period = 7.079 ns )                    ; NWire_rcv:P_MIC|tb_width[1] ; NWire_rcv:P_MIC|pass[0]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 6.807 ns                ;
; -0.116 ns                               ; 141.64 MHz ( period = 7.060 ns )                    ; NWire_rcv:SPD|tb_width[2]   ; NWire_rcv:SPD|pass[2]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.673 ns                  ; 6.789 ns                ;
; -0.105 ns                               ; 141.86 MHz ( period = 7.049 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[13]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.669 ns                  ; 6.774 ns                ;
; -0.105 ns                               ; 141.86 MHz ( period = 7.049 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[15]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.669 ns                  ; 6.774 ns                ;
; -0.105 ns                               ; 141.86 MHz ( period = 7.049 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[12]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.669 ns                  ; 6.774 ns                ;
; -0.105 ns                               ; 141.86 MHz ( period = 7.049 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[9]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.669 ns                  ; 6.774 ns                ;
; -0.105 ns                               ; 141.86 MHz ( period = 7.049 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[10]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.669 ns                  ; 6.774 ns                ;
; -0.105 ns                               ; 141.86 MHz ( period = 7.049 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[14]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.669 ns                  ; 6.774 ns                ;
; -0.105 ns                               ; 141.86 MHz ( period = 7.049 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[11]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.669 ns                  ; 6.774 ns                ;
; -0.099 ns                               ; 141.98 MHz ( period = 7.043 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|pass[2]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 6.787 ns                ;
; -0.092 ns                               ; 142.13 MHz ( period = 7.036 ns )                    ; NWire_rcv:P_MIC|tb_width[2] ; NWire_rcv:P_MIC|pass[1]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.776 ns                ;
; -0.082 ns                               ; 142.33 MHz ( period = 7.026 ns )                    ; NWire_rcv:SPD|tb_width[1]   ; NWire_rcv:SPD|pass[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.761 ns                ;
; -0.072 ns                               ; 142.53 MHz ( period = 7.016 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|pass[2]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.677 ns                  ; 6.749 ns                ;
; -0.062 ns                               ; 142.73 MHz ( period = 7.006 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|pass[1]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 6.729 ns                ;
; -0.056 ns                               ; 142.86 MHz ( period = 7.000 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[0]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.710 ns                ;
; -0.056 ns                               ; 142.86 MHz ( period = 7.000 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[5]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.710 ns                ;
; -0.056 ns                               ; 142.86 MHz ( period = 7.000 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[7]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.710 ns                ;
; -0.056 ns                               ; 142.86 MHz ( period = 7.000 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[3]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.710 ns                ;
; -0.056 ns                               ; 142.86 MHz ( period = 7.000 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[4]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.710 ns                ;
; -0.056 ns                               ; 142.86 MHz ( period = 7.000 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[2]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.710 ns                ;
; -0.056 ns                               ; 142.86 MHz ( period = 7.000 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[6]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.710 ns                ;
; -0.056 ns                               ; 142.86 MHz ( period = 7.000 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[1]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.710 ns                ;
; -0.053 ns                               ; 142.92 MHz ( period = 6.997 ns )                    ; NWire_rcv:SPD|tb_width[3]   ; NWire_rcv:SPD|pass[1]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.677 ns                  ; 6.730 ns                ;
; -0.047 ns                               ; 143.04 MHz ( period = 6.991 ns )                    ; NWire_rcv:P_MIC|tb_width[1] ; NWire_rcv:P_MIC|pass[3]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.674 ns                  ; 6.721 ns                ;
; -0.038 ns                               ; 143.23 MHz ( period = 6.982 ns )                    ; NWire_rcv:SPD|tb_width[2]   ; NWire_rcv:SPD|pass[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.717 ns                ;
; -0.038 ns                               ; 143.23 MHz ( period = 6.982 ns )                    ; NWire_rcv:SPD|tb_width[2]   ; NWire_rcv:SPD|pass[3]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 6.716 ns                ;
; -0.030 ns                               ; 143.39 MHz ( period = 6.974 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[44]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.693 ns                ;
; -0.030 ns                               ; 143.39 MHz ( period = 6.974 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[42]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.693 ns                ;
; -0.030 ns                               ; 143.39 MHz ( period = 6.974 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[47]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.693 ns                ;
; -0.030 ns                               ; 143.39 MHz ( period = 6.974 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[41]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.693 ns                ;
; -0.030 ns                               ; 143.39 MHz ( period = 6.974 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[46]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.693 ns                ;
; -0.030 ns                               ; 143.39 MHz ( period = 6.974 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[45]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.693 ns                ;
; -0.030 ns                               ; 143.39 MHz ( period = 6.974 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[43]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.693 ns                ;
; -0.025 ns                               ; 143.49 MHz ( period = 6.969 ns )                    ; NWire_rcv:M_IQ|DB_LEN[0][5] ; NWire_rcv:M_IQ|tb_width[6] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 6.692 ns                ;
; -0.010 ns                               ; 143.80 MHz ( period = 6.954 ns )                    ; NWire_rcv:M_IQ|DB_LEN[0][1] ; NWire_rcv:M_IQ|tb_width[6] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 6.677 ns                ;
; -0.008 ns                               ; 143.84 MHz ( period = 6.952 ns )                    ; NWire_rcv:P_MIC|tb_width[3] ; NWire_rcv:P_MIC|pass[1]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.685 ns                  ; 6.693 ns                ;
; -0.004 ns                               ; 143.93 MHz ( period = 6.948 ns )                    ; NWire_rcv:SPD|tb_width[3]   ; NWire_rcv:SPD|pass[2]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.673 ns                  ; 6.677 ns                ;
; 0.004 ns                                ; 144.09 MHz ( period = 6.940 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|pass[3]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.675 ns                ;
; 0.019 ns                                ; 144.40 MHz ( period = 6.925 ns )                    ; NWire_rcv:M_IQ|DB_LEN[3][1] ; NWire_rcv:M_IQ|tb_width[6] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 6.657 ns                ;
; 0.023 ns                                ; 144.49 MHz ( period = 6.921 ns )                    ; NWire_rcv:SPD|tb_width[4]   ; NWire_rcv:SPD|pass[1]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.677 ns                  ; 6.654 ns                ;
; 0.025 ns                                ; 144.53 MHz ( period = 6.919 ns )                    ; NWire_rcv:P_MIC|tb_width[3] ; NWire_rcv:P_MIC|pass[0]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 6.647 ns                ;
; 0.027 ns                                ; 144.57 MHz ( period = 6.917 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[13]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.644 ns                ;
; 0.027 ns                                ; 144.57 MHz ( period = 6.917 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[15]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.644 ns                ;
; 0.027 ns                                ; 144.57 MHz ( period = 6.917 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[12]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.644 ns                ;
; 0.027 ns                                ; 144.57 MHz ( period = 6.917 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[9]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.644 ns                ;
; 0.027 ns                                ; 144.57 MHz ( period = 6.917 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[10]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.644 ns                ;
; 0.027 ns                                ; 144.57 MHz ( period = 6.917 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[14]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.644 ns                ;
; 0.027 ns                                ; 144.57 MHz ( period = 6.917 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[11]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.644 ns                ;
; 0.043 ns                                ; 144.91 MHz ( period = 6.901 ns )                    ; NWire_rcv:SPD|tb_width[4]   ; NWire_rcv:SPD|pass[2]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.673 ns                  ; 6.630 ns                ;
; 0.055 ns                                ; 145.16 MHz ( period = 6.889 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[0]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.599 ns                ;
; 0.055 ns                                ; 145.16 MHz ( period = 6.889 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[5]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.599 ns                ;
; 0.055 ns                                ; 145.16 MHz ( period = 6.889 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[7]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.599 ns                ;
; 0.055 ns                                ; 145.16 MHz ( period = 6.889 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[3]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.599 ns                ;
; 0.055 ns                                ; 145.16 MHz ( period = 6.889 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[4]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.599 ns                ;
; 0.055 ns                                ; 145.16 MHz ( period = 6.889 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[2]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.599 ns                ;
; 0.055 ns                                ; 145.16 MHz ( period = 6.889 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[6]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.599 ns                ;
; 0.055 ns                                ; 145.16 MHz ( period = 6.889 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[1]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.654 ns                  ; 6.599 ns                ;
; 0.059 ns                                ; 145.24 MHz ( period = 6.885 ns )                    ; NWire_rcv:M_IQ|tb_width[6]  ; NWire_rcv:M_IQ|pass[1]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 6.619 ns                ;
; 0.062 ns                                ; 145.31 MHz ( period = 6.882 ns )                    ; NWire_rcv:M_IQ|DB_LEN[0][2] ; NWire_rcv:M_IQ|tb_width[6] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 6.605 ns                ;
; 0.070 ns                                ; 145.48 MHz ( period = 6.874 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|pass[3]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.668 ns                  ; 6.598 ns                ;
; 0.081 ns                                ; 145.71 MHz ( period = 6.863 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[44]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.582 ns                ;
; 0.081 ns                                ; 145.71 MHz ( period = 6.863 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[42]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.582 ns                ;
; 0.081 ns                                ; 145.71 MHz ( period = 6.863 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[47]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.582 ns                ;
; 0.081 ns                                ; 145.71 MHz ( period = 6.863 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[41]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.582 ns                ;
; 0.081 ns                                ; 145.71 MHz ( period = 6.863 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[46]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.582 ns                ;
; 0.081 ns                                ; 145.71 MHz ( period = 6.863 ns )                    ; NWire_rcv:SPD|tb_width[3]   ; NWire_rcv:SPD|pass[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.598 ns                ;
; 0.081 ns                                ; 145.71 MHz ( period = 6.863 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[45]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.582 ns                ;
; 0.081 ns                                ; 145.71 MHz ( period = 6.863 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[43]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 6.582 ns                ;
; 0.083 ns                                ; 145.75 MHz ( period = 6.861 ns )                    ; NWire_rcv:P_MIC|tb_width[4] ; NWire_rcv:P_MIC|pass[1]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.685 ns                  ; 6.602 ns                ;
; 0.088 ns                                ; 145.86 MHz ( period = 6.856 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|pass[2]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.688 ns                  ; 6.600 ns                ;
; 0.095 ns                                ; 146.01 MHz ( period = 6.849 ns )                    ; NWire_rcv:P_MIC|tb_width[4] ; NWire_rcv:P_MIC|pass[0]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 6.577 ns                ;
; 0.102 ns                                ; 146.16 MHz ( period = 6.842 ns )                    ; NWire_rcv:M_IQ|DB_LEN[2][2] ; NWire_rcv:M_IQ|tb_width[6] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 6.574 ns                ;
; 0.105 ns                                ; 146.22 MHz ( period = 6.839 ns )                    ; NWire_rcv:P_MIC|tb_width[7] ; NWire_rcv:P_MIC|pass[1]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.685 ns                  ; 6.580 ns                ;
; 0.105 ns                                ; 146.22 MHz ( period = 6.839 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|pass[2]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.677 ns                  ; 6.572 ns                ;
; 0.107 ns                                ; 146.26 MHz ( period = 6.837 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[29]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.545 ns                ;
; 0.107 ns                                ; 146.26 MHz ( period = 6.837 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[26]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.545 ns                ;
; 0.107 ns                                ; 146.26 MHz ( period = 6.837 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[28]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.545 ns                ;
; 0.107 ns                                ; 146.26 MHz ( period = 6.837 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[31]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.545 ns                ;
; 0.107 ns                                ; 146.26 MHz ( period = 6.837 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[27]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.545 ns                ;
; 0.107 ns                                ; 146.26 MHz ( period = 6.837 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[25]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.545 ns                ;
; 0.107 ns                                ; 146.26 MHz ( period = 6.837 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[30]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.545 ns                ;
; 0.107 ns                                ; 146.26 MHz ( period = 6.837 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[24]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.545 ns                ;
; 0.112 ns                                ; 146.37 MHz ( period = 6.832 ns )                    ; NWire_rcv:P_MIC|tb_width[5] ; NWire_rcv:P_MIC|pass[1]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.685 ns                  ; 6.573 ns                ;
; 0.122 ns                                ; 146.58 MHz ( period = 6.822 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[38]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 6.540 ns                ;
; 0.122 ns                                ; 146.58 MHz ( period = 6.822 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[36]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 6.540 ns                ;
; 0.122 ns                                ; 146.58 MHz ( period = 6.822 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[37]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 6.540 ns                ;
; 0.122 ns                                ; 146.58 MHz ( period = 6.822 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[39]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 6.540 ns                ;
; 0.122 ns                                ; 146.58 MHz ( period = 6.822 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[35]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 6.540 ns                ;
; 0.122 ns                                ; 146.58 MHz ( period = 6.822 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[18]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 6.540 ns                ;
; 0.122 ns                                ; 146.58 MHz ( period = 6.822 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[34]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 6.540 ns                ;
; 0.122 ns                                ; 146.58 MHz ( period = 6.822 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[40]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 6.540 ns                ;
; 0.122 ns                                ; 146.58 MHz ( period = 6.822 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[17]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 6.540 ns                ;
; 0.122 ns                                ; 146.58 MHz ( period = 6.822 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[33]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 6.540 ns                ;
; 0.126 ns                                ; 146.67 MHz ( period = 6.818 ns )                    ; NWire_rcv:M_IQ|DB_LEN[1][2] ; NWire_rcv:M_IQ|tb_width[6] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 6.541 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:P_MIC|tb_width[1] ; NWire_rcv:P_MIC|pass[2]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.673 ns                  ; 6.546 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|pass[2]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.677 ns                  ; 6.550 ns                ;
; 0.128 ns                                ; 146.71 MHz ( period = 6.816 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[32]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 6.533 ns                ;
; 0.128 ns                                ; 146.71 MHz ( period = 6.816 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[22]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 6.533 ns                ;
; 0.128 ns                                ; 146.71 MHz ( period = 6.816 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[23]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 6.533 ns                ;
; 0.128 ns                                ; 146.71 MHz ( period = 6.816 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[19]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 6.533 ns                ;
; 0.128 ns                                ; 146.71 MHz ( period = 6.816 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[21]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 6.533 ns                ;
; 0.128 ns                                ; 146.71 MHz ( period = 6.816 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|rdata[20]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 6.533 ns                ;
; 0.132 ns                                ; 146.80 MHz ( period = 6.812 ns )                    ; NWire_rcv:SPD|tb_width[1]   ; NWire_rcv:SPD|pass[2]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.673 ns                  ; 6.541 ns                ;
; 0.137 ns                                ; 146.91 MHz ( period = 6.807 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|pass[3]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.668 ns                  ; 6.531 ns                ;
; 0.138 ns                                ; 146.93 MHz ( period = 6.806 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[13]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.533 ns                ;
; 0.138 ns                                ; 146.93 MHz ( period = 6.806 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[15]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.533 ns                ;
; 0.138 ns                                ; 146.93 MHz ( period = 6.806 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[12]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.533 ns                ;
; 0.138 ns                                ; 146.93 MHz ( period = 6.806 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[9]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.533 ns                ;
; 0.138 ns                                ; 146.93 MHz ( period = 6.806 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[10]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.533 ns                ;
; 0.138 ns                                ; 146.93 MHz ( period = 6.806 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[14]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.533 ns                ;
; 0.138 ns                                ; 146.93 MHz ( period = 6.806 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[11]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.533 ns                ;
; 0.153 ns                                ; 147.25 MHz ( period = 6.791 ns )                    ; NWire_rcv:M_IQ|DB_LEN[1][3] ; NWire_rcv:M_IQ|tb_width[6] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 6.514 ns                ;
; 0.157 ns                                ; 147.34 MHz ( period = 6.787 ns )                    ; NWire_rcv:SPD|tb_width[4]   ; NWire_rcv:SPD|pass[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.522 ns                ;
; 0.158 ns                                ; 147.36 MHz ( period = 6.786 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[29]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.650 ns                  ; 6.492 ns                ;
; 0.158 ns                                ; 147.36 MHz ( period = 6.786 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[26]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.650 ns                  ; 6.492 ns                ;
; 0.158 ns                                ; 147.36 MHz ( period = 6.786 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[28]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.650 ns                  ; 6.492 ns                ;
; 0.158 ns                                ; 147.36 MHz ( period = 6.786 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[31]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.650 ns                  ; 6.492 ns                ;
; 0.158 ns                                ; 147.36 MHz ( period = 6.786 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[27]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.650 ns                  ; 6.492 ns                ;
; 0.158 ns                                ; 147.36 MHz ( period = 6.786 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[25]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.650 ns                  ; 6.492 ns                ;
; 0.158 ns                                ; 147.36 MHz ( period = 6.786 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[30]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.650 ns                  ; 6.492 ns                ;
; 0.158 ns                                ; 147.36 MHz ( period = 6.786 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[24]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.650 ns                  ; 6.492 ns                ;
; 0.159 ns                                ; 147.38 MHz ( period = 6.785 ns )                    ; NWire_rcv:P_MIC|tb_width[3] ; NWire_rcv:P_MIC|pass[3]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.674 ns                  ; 6.515 ns                ;
; 0.162 ns                                ; 147.45 MHz ( period = 6.782 ns )                    ; NWire_rcv:SPD|tb_width[3]   ; NWire_rcv:SPD|pass[3]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 6.516 ns                ;
; 0.173 ns                                ; 147.69 MHz ( period = 6.771 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[38]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 6.487 ns                ;
; 0.173 ns                                ; 147.69 MHz ( period = 6.771 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[36]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 6.487 ns                ;
; 0.173 ns                                ; 147.69 MHz ( period = 6.771 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[37]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 6.487 ns                ;
; 0.173 ns                                ; 147.69 MHz ( period = 6.771 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[39]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 6.487 ns                ;
; 0.173 ns                                ; 147.69 MHz ( period = 6.771 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[35]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 6.487 ns                ;
; 0.173 ns                                ; 147.69 MHz ( period = 6.771 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[18]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 6.487 ns                ;
; 0.173 ns                                ; 147.69 MHz ( period = 6.771 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[34]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 6.487 ns                ;
; 0.173 ns                                ; 147.69 MHz ( period = 6.771 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[40]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 6.487 ns                ;
; 0.173 ns                                ; 147.69 MHz ( period = 6.771 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[17]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 6.487 ns                ;
; 0.173 ns                                ; 147.69 MHz ( period = 6.771 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[33]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.660 ns                  ; 6.487 ns                ;
; 0.179 ns                                ; 147.82 MHz ( period = 6.765 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[32]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.659 ns                  ; 6.480 ns                ;
; 0.179 ns                                ; 147.82 MHz ( period = 6.765 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[22]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.659 ns                  ; 6.480 ns                ;
; 0.179 ns                                ; 147.82 MHz ( period = 6.765 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[23]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.659 ns                  ; 6.480 ns                ;
; 0.179 ns                                ; 147.82 MHz ( period = 6.765 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[19]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.659 ns                  ; 6.480 ns                ;
; 0.179 ns                                ; 147.82 MHz ( period = 6.765 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[21]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.659 ns                  ; 6.480 ns                ;
; 0.179 ns                                ; 147.82 MHz ( period = 6.765 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]    ; NWire_rcv:M_IQ|rdata[20]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.659 ns                  ; 6.480 ns                ;
; 0.181 ns                                ; 147.86 MHz ( period = 6.763 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|pass[0]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.670 ns                  ; 6.489 ns                ;
; 0.186 ns                                ; 147.97 MHz ( period = 6.758 ns )                    ; NWire_rcv:P_MIC|tb_width[5] ; NWire_rcv:P_MIC|pass[0]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 6.486 ns                ;
; 0.206 ns                                ; 148.41 MHz ( period = 6.738 ns )                    ; NWire_rcv:M_IQ|DB_LEN[0][0] ; NWire_rcv:M_IQ|tb_width[6] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.668 ns                  ; 6.462 ns                ;
; 0.209 ns                                ; 148.48 MHz ( period = 6.735 ns )                    ; NWire_rcv:SPD|tb_width[4]   ; NWire_rcv:SPD|pass[3]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 6.469 ns                ;
; 0.210 ns                                ; 148.50 MHz ( period = 6.734 ns )                    ; NWire_rcv:SPD|tb_width[1]   ; NWire_rcv:SPD|pass[3]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 6.468 ns                ;
; 0.210 ns                                ; 148.50 MHz ( period = 6.734 ns )                    ; NWire_rcv:M_IQ|DB_LEN[0][3] ; NWire_rcv:M_IQ|tb_width[6] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 6.457 ns                ;
; 0.212 ns                                ; 148.54 MHz ( period = 6.732 ns )                    ; NWire_rcv:M_IQ|tb_width[7]  ; NWire_rcv:M_IQ|pass[1]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 6.455 ns                ;
; 0.213 ns                                ; 148.57 MHz ( period = 6.731 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]    ; NWire_rcv:M_IQ|rdata[0]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.439 ns                ;
; 0.213 ns                                ; 148.57 MHz ( period = 6.731 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]    ; NWire_rcv:M_IQ|rdata[5]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.439 ns                ;
; 0.213 ns                                ; 148.57 MHz ( period = 6.731 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]    ; NWire_rcv:M_IQ|rdata[7]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.439 ns                ;
; 0.213 ns                                ; 148.57 MHz ( period = 6.731 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]    ; NWire_rcv:M_IQ|rdata[3]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.439 ns                ;
; 0.213 ns                                ; 148.57 MHz ( period = 6.731 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]    ; NWire_rcv:M_IQ|rdata[4]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.439 ns                ;
; 0.213 ns                                ; 148.57 MHz ( period = 6.731 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]    ; NWire_rcv:M_IQ|rdata[2]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.439 ns                ;
; 0.213 ns                                ; 148.57 MHz ( period = 6.731 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]    ; NWire_rcv:M_IQ|rdata[6]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.652 ns                  ; 6.439 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                             ;                            ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IF_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                                                                                                                                                                        ; From Clock                                 ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; 0.287 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[34]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[34]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.469 ns                  ; 2.182 ns                ;
; 0.287 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[23]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[23]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.486 ns                  ; 2.199 ns                ;
; 0.329 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[7]               ; NWire_rcv:P_MIC|DIFF_CLK.xd0[7]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.500 ns                  ; 2.171 ns                ;
; 0.465 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[33]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[33]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.464 ns                  ; 1.999 ns                ;
; 0.561 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[21]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[21]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.498 ns                  ; 1.937 ns                ;
; 0.561 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[20]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[20]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.498 ns                  ; 1.937 ns                ;
; 0.623 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[17]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[17]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.460 ns                  ; 1.837 ns                ;
; 0.655 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[18]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[18]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.460 ns                  ; 1.805 ns                ;
; 0.713 ns                                ; None                                                ; NWire_rcv:SPD|idata[10]                ; NWire_rcv:SPD|DIFF_CLK.xd0[10]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.502 ns                  ; 1.789 ns                ;
; 0.719 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[12]              ; NWire_rcv:P_MIC|DIFF_CLK.xd0[12]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.501 ns                  ; 1.782 ns                ;
; 0.725 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[26]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[26]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.498 ns                  ; 1.773 ns                ;
; 0.727 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[19]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[19]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.461 ns                  ; 1.734 ns                ;
; 0.734 ns                                ; None                                                ; NWire_rcv:SPD|idata[12]                ; NWire_rcv:SPD|DIFF_CLK.xd0[12]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.501 ns                  ; 1.767 ns                ;
; 0.744 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[14]              ; NWire_rcv:P_MIC|DIFF_CLK.xd0[14]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.501 ns                  ; 1.757 ns                ;
; 0.750 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[8]               ; NWire_rcv:P_MIC|DIFF_CLK.xd0[8]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.501 ns                  ; 1.751 ns                ;
; 0.948 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[45]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[45]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.477 ns                  ; 1.529 ns                ;
; 0.987 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[35]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[35]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.458 ns                  ; 1.471 ns                ;
; 1.028 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[47]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[47]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.477 ns                  ; 1.449 ns                ;
; 1.046 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[27]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[27]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.489 ns                  ; 1.443 ns                ;
; 1.054 ns                                ; None                                                ; NWire_xmit:M_LRAudio|iack              ; NWire_xmit:M_LRAudio|DIFF_CLK.xa0                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.463 ns                  ; 1.409 ns                ;
; 1.057 ns                                ; None                                                ; NWire_xmit:P_IQPWM|irdy                ; NWire_xmit:P_IQPWM|DIFF_CLK.xr0                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.480 ns                  ; 1.423 ns                ;
; 1.065 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[0]               ; NWire_rcv:P_MIC|DIFF_CLK.xd0[0]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.504 ns                  ; 1.439 ns                ;
; 1.071 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[25]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[25]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.489 ns                  ; 1.418 ns                ;
; 1.075 ns                                ; None                                                ; NWire_xmit:M_LRAudio|irdy              ; NWire_xmit:M_LRAudio|DIFF_CLK.xr0                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.481 ns                  ; 1.406 ns                ;
; 1.076 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[5]                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[5]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.488 ns                  ; 1.412 ns                ;
; 1.081 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[13]              ; NWire_rcv:P_MIC|DIFF_CLK.xd0[13]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.504 ns                  ; 1.423 ns                ;
; 1.084 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[16]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[16]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.488 ns                  ; 1.404 ns                ;
; 1.085 ns                                ; None                                                ; NWire_rcv:SPD|idata[8]                 ; NWire_rcv:SPD|DIFF_CLK.xd0[8]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.480 ns                  ; 1.395 ns                ;
; 1.086 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[22]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[22]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.479 ns                  ; 1.393 ns                ;
; 1.090 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[29]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[29]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.489 ns                  ; 1.399 ns                ;
; 1.111 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[32]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[32]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.488 ns                  ; 1.377 ns                ;
; 1.280 ns                                ; None                                                ; NWire_rcv:SPD|idata[13]                ; NWire_rcv:SPD|DIFF_CLK.xd0[13]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.203 ns                ;
; 1.282 ns                                ; None                                                ; NWire_rcv:SPD|idata[6]                 ; NWire_rcv:SPD|DIFF_CLK.xd0[6]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.201 ns                ;
; 1.287 ns                                ; None                                                ; NWire_rcv:SPD|idata[9]                 ; NWire_rcv:SPD|DIFF_CLK.xd0[9]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.196 ns                ;
; 1.288 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[31]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[31]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.197 ns                ;
; 1.288 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[11]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[11]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.197 ns                ;
; 1.290 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[15]              ; NWire_rcv:P_MIC|DIFF_CLK.xd0[15]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.193 ns                ;
; 1.292 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[8]                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[8]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.486 ns                  ; 1.194 ns                ;
; 1.298 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[3]                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[3]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.486 ns                  ; 1.188 ns                ;
; 1.376 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[12]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[12]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.109 ns                ;
; 1.411 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[39]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[39]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.475 ns                  ; 1.064 ns                ;
; 1.417 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[42]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[42]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.068 ns                ;
; 1.426 ns                                ; None                                                ; NWire_rcv:SPD|idata[4]                 ; NWire_rcv:SPD|DIFF_CLK.xd0[4]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.057 ns                ;
; 1.427 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[2]                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[2]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.058 ns                ;
; 1.427 ns                                ; None                                                ; NWire_rcv:SPD|idata[7]                 ; NWire_rcv:SPD|DIFF_CLK.xd0[7]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.056 ns                ;
; 1.428 ns                                ; None                                                ; NWire_rcv:SPD|idata[5]                 ; NWire_rcv:SPD|DIFF_CLK.xd0[5]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.055 ns                ;
; 1.429 ns                                ; None                                                ; NWire_rcv:SPD|idata[11]                ; NWire_rcv:SPD|DIFF_CLK.xd0[11]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.054 ns                ;
; 1.430 ns                                ; None                                                ; NWire_rcv:SPD|idata[1]                 ; NWire_rcv:SPD|DIFF_CLK.xd0[1]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.053 ns                ;
; 1.431 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[0]                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[0]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.054 ns                ;
; 1.432 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[6]               ; NWire_rcv:P_MIC|DIFF_CLK.xd0[6]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.051 ns                ;
; 1.438 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[44]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[44]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.047 ns                ;
; 1.438 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[13]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[13]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.047 ns                ;
; 1.438 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[24]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[24]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.047 ns                ;
; 1.438 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[1]               ; NWire_rcv:P_MIC|DIFF_CLK.xd0[1]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.045 ns                ;
; 1.438 ns                                ; None                                                ; NWire_rcv:SPD|idata[15]                ; NWire_rcv:SPD|DIFF_CLK.xd0[15]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.045 ns                ;
; 1.439 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[40]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[40]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.475 ns                  ; 1.036 ns                ;
; 1.439 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[1]                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[1]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.046 ns                ;
; 1.440 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[6]                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[6]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.486 ns                  ; 1.046 ns                ;
; 1.441 ns                                ; None                                                ; NWire_rcv:SPD|irdy                     ; NWire_rcv:SPD|DIFF_CLK.xr0                                                                                                                                                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.042 ns                ;
; 1.442 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[30]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[30]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.043 ns                ;
; 1.443 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[41]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[41]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.042 ns                ;
; 1.445 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[36]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[36]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.040 ns                ;
; 1.445 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[10]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[10]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.040 ns                ;
; 1.445 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[46]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[46]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.040 ns                ;
; 1.447 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[15]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[15]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.038 ns                ;
; 1.519 ns                                ; None                                                ; NWire_rcv:SPD|idata[14]                ; NWire_rcv:SPD|DIFF_CLK.xd0[14]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 0.964 ns                ;
; 1.524 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[7]                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[7]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.486 ns                  ; 0.962 ns                ;
; 1.524 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[43]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[43]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 0.961 ns                ;
; 1.524 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[14]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[14]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 0.961 ns                ;
; 1.525 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[28]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[28]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 0.960 ns                ;
; 1.527 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[10]              ; NWire_rcv:P_MIC|DIFF_CLK.xd0[10]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 0.956 ns                ;
; 1.598 ns                                ; None                                                ; NWire_rcv:P_MIC|irdy                   ; NWire_rcv:P_MIC|DIFF_CLK.xr0                                                                                                                                              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.886 ns                ;
; 1.603 ns                                ; None                                                ; NWire_xmit:P_IQPWM|iack                ; NWire_xmit:P_IQPWM|DIFF_CLK.xa0                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.881 ns                ;
; 1.733 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[11]              ; NWire_rcv:P_MIC|DIFF_CLK.xd0[11]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.751 ns                ;
; 1.735 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[37]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[37]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.749 ns                ;
; 1.736 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[9]               ; NWire_rcv:P_MIC|DIFF_CLK.xd0[9]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.748 ns                ;
; 1.738 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[4]               ; NWire_rcv:P_MIC|DIFF_CLK.xd0[4]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.746 ns                ;
; 1.738 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[4]                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[4]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.746 ns                ;
; 1.739 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[2]               ; NWire_rcv:P_MIC|DIFF_CLK.xd0[2]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.745 ns                ;
; 1.739 ns                                ; None                                                ; NWire_rcv:SPD|idata[0]                 ; NWire_rcv:SPD|DIFF_CLK.xd0[0]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.745 ns                ;
; 1.743 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[3]               ; NWire_rcv:P_MIC|DIFF_CLK.xd0[3]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.741 ns                ;
; 1.744 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[38]               ; NWire_rcv:M_IQ|DIFF_CLK.xd0[38]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.740 ns                ;
; 1.747 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[5]               ; NWire_rcv:P_MIC|DIFF_CLK.xd0[5]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.737 ns                ;
; 1.747 ns                                ; None                                                ; NWire_rcv:SPD|idata[3]                 ; NWire_rcv:SPD|DIFF_CLK.xd0[3]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.737 ns                ;
; 1.747 ns                                ; None                                                ; NWire_rcv:M_IQ|irdy                    ; NWire_rcv:M_IQ|DIFF_CLK.xr0                                                                                                                                               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.737 ns                ;
; 1.748 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[9]                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[9]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.736 ns                ;
; 1.748 ns                                ; None                                                ; NWire_rcv:SPD|idata[2]                 ; NWire_rcv:SPD|DIFF_CLK.xd0[2]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.736 ns                ;
; 11.270 ns                               ; 104.57 MHz ( period = 9.563 ns )                    ; CC_address[1]                          ; NWire_xmit:CCxmit|id[44]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.553 ns                 ; 9.283 ns                ;
; 11.341 ns                               ; 105.35 MHz ( period = 9.492 ns )                    ; IF_conf[1]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.622 ns                 ; 9.281 ns                ;
; 11.537 ns                               ; 107.57 MHz ( period = 9.296 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ3 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.581 ns                 ; 9.044 ns                ;
; 11.557 ns                               ; 107.81 MHz ( period = 9.276 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ3 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.574 ns                 ; 9.017 ns                ;
; 11.575 ns                               ; 108.01 MHz ( period = 9.258 ns )                    ; CC_address[2]                          ; NWire_xmit:CCxmit|id[44]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.553 ns                 ; 8.978 ns                ;
; 11.653 ns                               ; 108.93 MHz ( period = 9.180 ns )                    ; CC_address[3]                          ; NWire_xmit:CCxmit|id[44]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.553 ns                 ; 8.900 ns                ;
; 11.702 ns                               ; 109.52 MHz ( period = 9.131 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[11]                                                     ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.577 ns                 ; 8.875 ns                ;
; 11.788 ns                               ; 110.56 MHz ( period = 9.045 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[10]                                                     ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.577 ns                 ; 8.789 ns                ;
; 11.789 ns                               ; 110.57 MHz ( period = 9.044 ns )                    ; IF_mic                                 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.622 ns                 ; 8.833 ns                ;
; 11.817 ns                               ; 110.91 MHz ( period = 9.016 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg11 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.642 ns                 ; 8.825 ns                ;
; 11.817 ns                               ; 110.91 MHz ( period = 9.016 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg10 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.642 ns                 ; 8.825 ns                ;
; 11.817 ns                               ; 110.91 MHz ( period = 9.016 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg9  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.642 ns                 ; 8.825 ns                ;
; 11.817 ns                               ; 110.91 MHz ( period = 9.016 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg8  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.642 ns                 ; 8.825 ns                ;
; 11.817 ns                               ; 110.91 MHz ( period = 9.016 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg7  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.642 ns                 ; 8.825 ns                ;
; 11.817 ns                               ; 110.91 MHz ( period = 9.016 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg6  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.642 ns                 ; 8.825 ns                ;
; 11.817 ns                               ; 110.91 MHz ( period = 9.016 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg5  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.642 ns                 ; 8.825 ns                ;
; 11.817 ns                               ; 110.91 MHz ( period = 9.016 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg4  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.642 ns                 ; 8.825 ns                ;
; 11.817 ns                               ; 110.91 MHz ( period = 9.016 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg3  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.642 ns                 ; 8.825 ns                ;
; 11.817 ns                               ; 110.91 MHz ( period = 9.016 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg2  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.642 ns                 ; 8.825 ns                ;
; 11.817 ns                               ; 110.91 MHz ( period = 9.016 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg1  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.642 ns                 ; 8.825 ns                ;
; 11.817 ns                               ; 110.91 MHz ( period = 9.016 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.642 ns                 ; 8.825 ns                ;
; 11.817 ns                               ; 110.91 MHz ( period = 9.016 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.622 ns                 ; 8.805 ns                ;
; 11.817 ns                               ; 110.91 MHz ( period = 9.016 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_we_reg        ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.642 ns                 ; 8.825 ns                ;
; 11.846 ns                               ; 111.27 MHz ( period = 8.987 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg11 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.637 ns                 ; 8.791 ns                ;
; 11.846 ns                               ; 111.27 MHz ( period = 8.987 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg10 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.637 ns                 ; 8.791 ns                ;
; 11.846 ns                               ; 111.27 MHz ( period = 8.987 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg9  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.637 ns                 ; 8.791 ns                ;
; 11.846 ns                               ; 111.27 MHz ( period = 8.987 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg8  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.637 ns                 ; 8.791 ns                ;
; 11.846 ns                               ; 111.27 MHz ( period = 8.987 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg7  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.637 ns                 ; 8.791 ns                ;
; 11.846 ns                               ; 111.27 MHz ( period = 8.987 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg6  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.637 ns                 ; 8.791 ns                ;
; 11.846 ns                               ; 111.27 MHz ( period = 8.987 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg5  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.637 ns                 ; 8.791 ns                ;
; 11.846 ns                               ; 111.27 MHz ( period = 8.987 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg4  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.637 ns                 ; 8.791 ns                ;
; 11.846 ns                               ; 111.27 MHz ( period = 8.987 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg3  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.637 ns                 ; 8.791 ns                ;
; 11.846 ns                               ; 111.27 MHz ( period = 8.987 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg2  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.637 ns                 ; 8.791 ns                ;
; 11.846 ns                               ; 111.27 MHz ( period = 8.987 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg1  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.637 ns                 ; 8.791 ns                ;
; 11.846 ns                               ; 111.27 MHz ( period = 8.987 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.637 ns                 ; 8.791 ns                ;
; 11.846 ns                               ; 111.27 MHz ( period = 8.987 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.617 ns                 ; 8.771 ns                ;
; 11.846 ns                               ; 111.27 MHz ( period = 8.987 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_we_reg        ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.637 ns                 ; 8.791 ns                ;
; 11.863 ns                               ; 111.48 MHz ( period = 8.970 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[0]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.577 ns                 ; 8.714 ns                ;
; 11.863 ns                               ; 111.48 MHz ( period = 8.970 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[1]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.577 ns                 ; 8.714 ns                ;
; 11.863 ns                               ; 111.48 MHz ( period = 8.970 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[3]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.577 ns                 ; 8.714 ns                ;
; 11.863 ns                               ; 111.48 MHz ( period = 8.970 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[2]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.577 ns                 ; 8.714 ns                ;
; 11.863 ns                               ; 111.48 MHz ( period = 8.970 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[4]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.577 ns                 ; 8.714 ns                ;
; 11.863 ns                               ; 111.48 MHz ( period = 8.970 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[6]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.577 ns                 ; 8.714 ns                ;
; 11.863 ns                               ; 111.48 MHz ( period = 8.970 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[5]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.577 ns                 ; 8.714 ns                ;
; 11.863 ns                               ; 111.48 MHz ( period = 8.970 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[7]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.577 ns                 ; 8.714 ns                ;
; 11.863 ns                               ; 111.48 MHz ( period = 8.970 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[8]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.577 ns                 ; 8.714 ns                ;
; 11.863 ns                               ; 111.48 MHz ( period = 8.970 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[9]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.577 ns                 ; 8.714 ns                ;
; 11.874 ns                               ; 111.62 MHz ( period = 8.959 ns )                    ; IF_PWM_state.PWM_WAIT                  ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a4~portb_address_reg9                                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.648 ns                 ; 8.774 ns                ;
; 11.933 ns                               ; 112.36 MHz ( period = 8.900 ns )                    ; IF_PWM_state.PWM_REQ                   ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a4~portb_address_reg9                                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.648 ns                 ; 8.715 ns                ;
; 11.970 ns                               ; 112.83 MHz ( period = 8.863 ns )                    ; IF_PWM_state.PWM_WAIT                  ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a6~portb_address_reg8                                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.643 ns                 ; 8.673 ns                ;
; 11.976 ns                               ; 112.91 MHz ( period = 8.857 ns )                    ; NWire_rcv:p_ser|tb_width[13]           ; NWire_rcv:p_ser|rdata[12]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.507 ns                 ; 8.531 ns                ;
; 11.976 ns                               ; 112.91 MHz ( period = 8.857 ns )                    ; NWire_rcv:p_ser|tb_width[13]           ; NWire_rcv:p_ser|rdata[13]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.507 ns                 ; 8.531 ns                ;
; 11.976 ns                               ; 112.91 MHz ( period = 8.857 ns )                    ; NWire_rcv:p_ser|tb_width[13]           ; NWire_rcv:p_ser|rdata[14]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.507 ns                 ; 8.531 ns                ;
; 11.976 ns                               ; 112.91 MHz ( period = 8.857 ns )                    ; NWire_rcv:p_ser|tb_width[13]           ; NWire_rcv:p_ser|rdata[11]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.507 ns                 ; 8.531 ns                ;
; 11.976 ns                               ; 112.91 MHz ( period = 8.857 ns )                    ; NWire_rcv:p_ser|tb_width[13]           ; NWire_rcv:p_ser|rdata[8]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.507 ns                 ; 8.531 ns                ;
; 11.976 ns                               ; 112.91 MHz ( period = 8.857 ns )                    ; NWire_rcv:p_ser|tb_width[13]           ; NWire_rcv:p_ser|rdata[9]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.507 ns                 ; 8.531 ns                ;
; 11.976 ns                               ; 112.91 MHz ( period = 8.857 ns )                    ; NWire_rcv:p_ser|tb_width[13]           ; NWire_rcv:p_ser|rdata[10]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.507 ns                 ; 8.531 ns                ;
; 12.001 ns                               ; 113.22 MHz ( period = 8.832 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ3 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.596 ns                 ; 8.595 ns                ;
; 12.024 ns                               ; 113.52 MHz ( period = 8.809 ns )                    ; NWire_rcv:p_ser|tb_width[13]           ; NWire_rcv:p_ser|rdata[0]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.525 ns                 ; 8.501 ns                ;
; 12.024 ns                               ; 113.52 MHz ( period = 8.809 ns )                    ; NWire_rcv:p_ser|tb_width[13]           ; NWire_rcv:p_ser|rdata[6]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.525 ns                 ; 8.501 ns                ;
; 12.024 ns                               ; 113.52 MHz ( period = 8.809 ns )                    ; NWire_rcv:p_ser|tb_width[13]           ; NWire_rcv:p_ser|rdata[5]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.525 ns                 ; 8.501 ns                ;
; 12.024 ns                               ; 113.52 MHz ( period = 8.809 ns )                    ; NWire_rcv:p_ser|tb_width[13]           ; NWire_rcv:p_ser|rdata[7]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.525 ns                 ; 8.501 ns                ;
; 12.024 ns                               ; 113.52 MHz ( period = 8.809 ns )                    ; NWire_rcv:p_ser|tb_width[13]           ; NWire_rcv:p_ser|rdata[3]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.525 ns                 ; 8.501 ns                ;
; 12.024 ns                               ; 113.52 MHz ( period = 8.809 ns )                    ; NWire_rcv:p_ser|tb_width[13]           ; NWire_rcv:p_ser|rdata[2]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.525 ns                 ; 8.501 ns                ;
; 12.024 ns                               ; 113.52 MHz ( period = 8.809 ns )                    ; NWire_rcv:p_ser|tb_width[13]           ; NWire_rcv:p_ser|rdata[4]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.525 ns                 ; 8.501 ns                ;
; 12.024 ns                               ; 113.52 MHz ( period = 8.809 ns )                    ; NWire_rcv:p_ser|tb_width[13]           ; NWire_rcv:p_ser|rdata[1]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.525 ns                 ; 8.501 ns                ;
; 12.029 ns                               ; 113.58 MHz ( period = 8.804 ns )                    ; IF_PWM_state.PWM_REQ                   ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a6~portb_address_reg8                                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.643 ns                 ; 8.614 ns                ;
; 12.057 ns                               ; 113.95 MHz ( period = 8.776 ns )                    ; IF_PWM_state.PWM_WAIT                  ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a4~portb_address_reg6                                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.648 ns                 ; 8.591 ns                ;
; 12.058 ns                               ; 113.96 MHz ( period = 8.775 ns )                    ; IF_PWM_state.PWM_WAIT                  ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a12~portb_address_reg6                                                                            ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.651 ns                 ; 8.593 ns                ;
; 12.059 ns                               ; 113.97 MHz ( period = 8.774 ns )                    ; IF_mic                                 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.600 ns                 ; 8.541 ns                ;
; 12.064 ns                               ; 114.04 MHz ( period = 8.769 ns )                    ; NWire_rcv:p_ser|tb_width[1]            ; NWire_rcv:p_ser|pass[3]                                                                                                                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.574 ns                 ; 8.510 ns                ;
; 12.094 ns                               ; 114.43 MHz ( period = 8.739 ns )                    ; IF_conf[1]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.598 ns                 ; 8.504 ns                ;
; 12.116 ns                               ; 114.72 MHz ( period = 8.717 ns )                    ; IF_PWM_state.PWM_REQ                   ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a4~portb_address_reg6                                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.648 ns                 ; 8.532 ns                ;
; 12.117 ns                               ; 114.73 MHz ( period = 8.716 ns )                    ; IF_PWM_state.PWM_REQ                   ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a12~portb_address_reg6                                                                            ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.651 ns                 ; 8.534 ns                ;
; 12.121 ns                               ; 114.78 MHz ( period = 8.712 ns )                    ; NWire_rcv:p_ser|tb_width[2]            ; NWire_rcv:p_ser|pass[3]                                                                                                                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.574 ns                 ; 8.453 ns                ;
; 12.125 ns                               ; 114.84 MHz ( period = 8.708 ns )                    ; IF_conf[1]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.607 ns                 ; 8.482 ns                ;
; 12.133 ns                               ; 114.94 MHz ( period = 8.700 ns )                    ; NWire_rcv:p_ser|tb_width[1]            ; NWire_rcv:p_ser|rdata[12]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.510 ns                 ; 8.377 ns                ;
; 12.133 ns                               ; 114.94 MHz ( period = 8.700 ns )                    ; NWire_rcv:p_ser|tb_width[1]            ; NWire_rcv:p_ser|rdata[13]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.510 ns                 ; 8.377 ns                ;
; 12.133 ns                               ; 114.94 MHz ( period = 8.700 ns )                    ; NWire_rcv:p_ser|tb_width[1]            ; NWire_rcv:p_ser|rdata[14]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.510 ns                 ; 8.377 ns                ;
; 12.133 ns                               ; 114.94 MHz ( period = 8.700 ns )                    ; NWire_rcv:p_ser|tb_width[1]            ; NWire_rcv:p_ser|rdata[11]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.510 ns                 ; 8.377 ns                ;
; 12.133 ns                               ; 114.94 MHz ( period = 8.700 ns )                    ; NWire_rcv:p_ser|tb_width[1]            ; NWire_rcv:p_ser|rdata[8]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.510 ns                 ; 8.377 ns                ;
; 12.133 ns                               ; 114.94 MHz ( period = 8.700 ns )                    ; NWire_rcv:p_ser|tb_width[1]            ; NWire_rcv:p_ser|rdata[9]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.510 ns                 ; 8.377 ns                ;
; 12.133 ns                               ; 114.94 MHz ( period = 8.700 ns )                    ; NWire_rcv:p_ser|tb_width[1]            ; NWire_rcv:p_ser|rdata[10]                                                                                                                                                 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.510 ns                 ; 8.377 ns                ;
; 12.138 ns                               ; 115.01 MHz ( period = 8.695 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ3 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.594 ns                 ; 8.456 ns                ;
; 12.142 ns                               ; 115.06 MHz ( period = 8.691 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.603 ns                 ; 8.461 ns                ;
; 12.145 ns                               ; 115.10 MHz ( period = 8.688 ns )                    ; IF_conf[1]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.600 ns                 ; 8.455 ns                ;
; 12.166 ns                               ; 115.38 MHz ( period = 8.667 ns )                    ; CC_address[1]                          ; NWire_xmit:CCxmit|id[32]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.592 ns                 ; 8.426 ns                ;
; 12.168 ns                               ; 115.41 MHz ( period = 8.665 ns )                    ; NWire_rcv:p_ser|tb_width[6]            ; NWire_rcv:p_ser|pass[1]                                                                                                                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.575 ns                 ; 8.407 ns                ;
; 12.170 ns                               ; 115.43 MHz ( period = 8.663 ns )                    ; IF_PWM_state.PWM_WAIT                  ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a6~portb_address_reg10                                                                            ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.643 ns                 ; 8.473 ns                ;
; 12.170 ns                               ; 115.43 MHz ( period = 8.663 ns )                    ; Tx_fifo_ctrl:TXFC|tx_addr[4]           ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.645 ns                 ; 8.475 ns                ;
; 12.174 ns                               ; 115.49 MHz ( period = 8.659 ns )                    ; NWire_rcv:p_ser|tb_width[6]            ; NWire_rcv:p_ser|pass[0]                                                                                                                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.572 ns                 ; 8.398 ns                ;
; 12.178 ns                               ; 115.54 MHz ( period = 8.655 ns )                    ; IF_PWM_state.PWM_IDLE                  ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a4~portb_address_reg9                                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.648 ns                 ; 8.470 ns                ;
; 12.180 ns                               ; 115.57 MHz ( period = 8.653 ns )                    ; IF_PWM_state.PWM_WAIT                  ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a4~portb_address_reg10                                                                            ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.648 ns                 ; 8.468 ns                ;
; 12.181 ns                               ; 115.58 MHz ( period = 8.652 ns )                    ; NWire_rcv:p_ser|tb_width[1]            ; NWire_rcv:p_ser|rdata[0]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.528 ns                 ; 8.347 ns                ;
; 12.181 ns                               ; 115.58 MHz ( period = 8.652 ns )                    ; NWire_rcv:p_ser|tb_width[1]            ; NWire_rcv:p_ser|rdata[6]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.528 ns                 ; 8.347 ns                ;
; 12.181 ns                               ; 115.58 MHz ( period = 8.652 ns )                    ; NWire_rcv:p_ser|tb_width[1]            ; NWire_rcv:p_ser|rdata[5]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.528 ns                 ; 8.347 ns                ;
; 12.181 ns                               ; 115.58 MHz ( period = 8.652 ns )                    ; NWire_rcv:p_ser|tb_width[1]            ; NWire_rcv:p_ser|rdata[7]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.528 ns                 ; 8.347 ns                ;
; 12.181 ns                               ; 115.58 MHz ( period = 8.652 ns )                    ; NWire_rcv:p_ser|tb_width[1]            ; NWire_rcv:p_ser|rdata[3]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.528 ns                 ; 8.347 ns                ;
; 12.181 ns                               ; 115.58 MHz ( period = 8.652 ns )                    ; NWire_rcv:p_ser|tb_width[1]            ; NWire_rcv:p_ser|rdata[2]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.528 ns                 ; 8.347 ns                ;
; 12.181 ns                               ; 115.58 MHz ( period = 8.652 ns )                    ; NWire_rcv:p_ser|tb_width[1]            ; NWire_rcv:p_ser|rdata[4]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.528 ns                 ; 8.347 ns                ;
; 12.181 ns                               ; 115.58 MHz ( period = 8.652 ns )                    ; NWire_rcv:p_ser|tb_width[1]            ; NWire_rcv:p_ser|rdata[1]                                                                                                                                                  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.528 ns                 ; 8.347 ns                ;
; 12.192 ns                               ; 115.73 MHz ( period = 8.641 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ3 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.577 ns                 ; 8.385 ns                ;
; 12.194 ns                               ; 115.75 MHz ( period = 8.639 ns )                    ; NWire_rcv:p_ser|tb_width[4]            ; NWire_rcv:p_ser|resync                                                                                                                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.564 ns                 ; 8.370 ns                ;
; 12.207 ns                               ; 115.93 MHz ( period = 8.626 ns )                    ; IF_PWM_state.PWM_WAIT                  ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a13~portb_address_reg10                                                                           ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.652 ns                 ; 8.445 ns                ;
; 12.209 ns                               ; 115.96 MHz ( period = 8.624 ns )                    ; Tx_fifo_ctrl:TXFC|tx_addr[3]           ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.645 ns                 ; 8.436 ns                ;
; 12.218 ns                               ; 116.08 MHz ( period = 8.615 ns )                    ; IF_mic                                 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.607 ns                 ; 8.389 ns                ;
; 12.220 ns                               ; 116.10 MHz ( period = 8.613 ns )                    ; IF_PWM_state.PWM_WAIT                  ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a1~portb_address_reg10                                                                            ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.649 ns                 ; 8.429 ns                ;
; 12.223 ns                               ; 116.14 MHz ( period = 8.610 ns )                    ; NWire_rcv:m_ser|tb_width[1]            ; NWire_rcv:m_ser|pass[1]                                                                                                                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.582 ns                 ; 8.359 ns                ;
; 12.226 ns                               ; 116.18 MHz ( period = 8.607 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_address_reg11  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.629 ns                 ; 8.403 ns                ;
; 12.226 ns                               ; 116.18 MHz ( period = 8.607 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_address_reg10  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.629 ns                 ; 8.403 ns                ;
; 12.226 ns                               ; 116.18 MHz ( period = 8.607 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_address_reg9   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.629 ns                 ; 8.403 ns                ;
; 12.226 ns                               ; 116.18 MHz ( period = 8.607 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_address_reg8   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.629 ns                 ; 8.403 ns                ;
; 12.226 ns                               ; 116.18 MHz ( period = 8.607 ns )                    ; IF_conf[0]                             ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_address_reg7   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.629 ns                 ; 8.403 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                                                                                                                                                           ;                                            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'C5'                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; clk_lrclk_gen:clrgen|BCLK_cnt[1]  ; C5         ; C5       ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; clk_lrclk_gen:clrgen|BCLK_cnt[0]  ; C5         ; C5       ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; C5         ; C5       ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; C5         ; C5       ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; C5         ; C5       ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; C5         ; C5       ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; C5         ; C5       ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; C5         ; C5       ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; C5         ; C5       ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; C5         ; C5       ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; C5         ; C5       ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; clk_lrclk_gen:clrgen|BCLK_cnt[11] ; C5         ; C5       ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; C5         ; C5       ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; C5         ; C5       ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; clk_lrclk_gen:clrgen|BCLK_cnt[4]  ; C5         ; C5       ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; clk_lrclk_gen:clrgen|BCLK_cnt[3]  ; C5         ; C5       ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; clk_lrclk_gen:clrgen|BCLK_cnt[1]  ; C5         ; C5       ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; clk_lrclk_gen:clrgen|BCLK_cnt[0]  ; C5         ; C5       ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; C5         ; C5       ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; C5         ; C5       ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; C5         ; C5       ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; C5         ; C5       ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; C5         ; C5       ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; C5         ; C5       ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; C5         ; C5       ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; C5         ; C5       ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; C5         ; C5       ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; clk_lrclk_gen:clrgen|BCLK_cnt[11] ; C5         ; C5       ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; C5         ; C5       ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; C5         ; C5       ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; clk_lrclk_gen:clrgen|BCLK_cnt[4]  ; C5         ; C5       ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; clk_lrclk_gen:clrgen|BCLK_cnt[3]  ; C5         ; C5       ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; clk_lrclk_gen:clrgen|BCLK_cnt[1]  ; C5         ; C5       ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; clk_lrclk_gen:clrgen|BCLK_cnt[0]  ; C5         ; C5       ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; C5         ; C5       ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; C5         ; C5       ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; C5         ; C5       ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; C5         ; C5       ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; C5         ; C5       ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; C5         ; C5       ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; C5         ; C5       ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; C5         ; C5       ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; C5         ; C5       ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; clk_lrclk_gen:clrgen|BCLK_cnt[11] ; C5         ; C5       ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; C5         ; C5       ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; C5         ; C5       ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; clk_lrclk_gen:clrgen|BCLK_cnt[4]  ; C5         ; C5       ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; clk_lrclk_gen:clrgen|BCLK_cnt[3]  ; C5         ; C5       ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; clk_lrclk_gen:clrgen|BCLK_cnt[1]  ; C5         ; C5       ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; clk_lrclk_gen:clrgen|BCLK_cnt[0]  ; C5         ; C5       ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; C5         ; C5       ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; C5         ; C5       ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; C5         ; C5       ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; C5         ; C5       ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; C5         ; C5       ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; C5         ; C5       ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; C5         ; C5       ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; C5         ; C5       ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; C5         ; C5       ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; clk_lrclk_gen:clrgen|BCLK_cnt[11] ; C5         ; C5       ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; C5         ; C5       ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; C5         ; C5       ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; clk_lrclk_gen:clrgen|BCLK_cnt[4]  ; C5         ; C5       ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; clk_lrclk_gen:clrgen|BCLK_cnt[3]  ; C5         ; C5       ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; clk_lrclk_gen:clrgen|BCLK_cnt[1]  ; C5         ; C5       ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; clk_lrclk_gen:clrgen|BCLK_cnt[0]  ; C5         ; C5       ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; C5         ; C5       ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; C5         ; C5       ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; C5         ; C5       ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; C5         ; C5       ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; C5         ; C5       ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; C5         ; C5       ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; C5         ; C5       ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; C5         ; C5       ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; C5         ; C5       ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; clk_lrclk_gen:clrgen|BCLK_cnt[11] ; C5         ; C5       ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; C5         ; C5       ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; C5         ; C5       ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; clk_lrclk_gen:clrgen|BCLK_cnt[4]  ; C5         ; C5       ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; clk_lrclk_gen:clrgen|BCLK_cnt[3]  ; C5         ; C5       ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; clk_lrclk_gen:lrgen|BCLK_cnt[0]   ; C5         ; C5       ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; clk_lrclk_gen:lrgen|BCLK_cnt[1]   ; C5         ; C5       ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; clk_lrclk_gen:lrgen|BCLK_cnt[8]   ; C5         ; C5       ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; clk_lrclk_gen:lrgen|BCLK_cnt[7]   ; C5         ; C5       ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; clk_lrclk_gen:lrgen|BCLK_cnt[6]   ; C5         ; C5       ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; clk_lrclk_gen:lrgen|BCLK_cnt[9]   ; C5         ; C5       ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; C5         ; C5       ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; C5         ; C5       ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; clk_lrclk_gen:lrgen|BCLK_cnt[13]  ; C5         ; C5       ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; clk_lrclk_gen:lrgen|BCLK_cnt[10]  ; C5         ; C5       ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; clk_lrclk_gen:lrgen|BCLK_cnt[15]  ; C5         ; C5       ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; clk_lrclk_gen:lrgen|BCLK_cnt[14]  ; C5         ; C5       ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; clk_lrclk_gen:lrgen|BCLK_cnt[3]   ; C5         ; C5       ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; clk_lrclk_gen:lrgen|BCLK_cnt[5]   ; C5         ; C5       ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; clk_lrclk_gen:lrgen|BCLK_cnt[4]   ; C5         ; C5       ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; clk_lrclk_gen:lrgen|BCLK_cnt[2]   ; C5         ; C5       ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; clk_lrclk_gen:lrgen|BCLK_cnt[0]   ; C5         ; C5       ; None                        ; None                      ; 5.497 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; clk_lrclk_gen:lrgen|BCLK_cnt[1]   ; C5         ; C5       ; None                        ; None                      ; 5.497 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; clk_lrclk_gen:lrgen|BCLK_cnt[8]   ; C5         ; C5       ; None                        ; None                      ; 5.497 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; clk_lrclk_gen:lrgen|BCLK_cnt[7]   ; C5         ; C5       ; None                        ; None                      ; 5.497 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; clk_lrclk_gen:lrgen|BCLK_cnt[6]   ; C5         ; C5       ; None                        ; None                      ; 5.497 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; clk_lrclk_gen:lrgen|BCLK_cnt[9]   ; C5         ; C5       ; None                        ; None                      ; 5.497 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; C5         ; C5       ; None                        ; None                      ; 5.497 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; C5         ; C5       ; None                        ; None                      ; 5.497 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; clk_lrclk_gen:lrgen|BCLK_cnt[13]  ; C5         ; C5       ; None                        ; None                      ; 5.497 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; clk_lrclk_gen:lrgen|BCLK_cnt[10]  ; C5         ; C5       ; None                        ; None                      ; 5.497 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; clk_lrclk_gen:lrgen|BCLK_cnt[15]  ; C5         ; C5       ; None                        ; None                      ; 5.497 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; clk_lrclk_gen:lrgen|BCLK_cnt[14]  ; C5         ; C5       ; None                        ; None                      ; 5.497 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; clk_lrclk_gen:lrgen|BCLK_cnt[3]   ; C5         ; C5       ; None                        ; None                      ; 5.497 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; clk_lrclk_gen:lrgen|BCLK_cnt[5]   ; C5         ; C5       ; None                        ; None                      ; 5.497 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; clk_lrclk_gen:lrgen|BCLK_cnt[4]   ; C5         ; C5       ; None                        ; None                      ; 5.497 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; clk_lrclk_gen:lrgen|BCLK_cnt[2]   ; C5         ; C5       ; None                        ; None                      ; 5.497 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; clk_lrclk_gen:clrgen|BCLK_cnt[1]  ; C5         ; C5       ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; clk_lrclk_gen:clrgen|BCLK_cnt[0]  ; C5         ; C5       ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; C5         ; C5       ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; C5         ; C5       ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; C5         ; C5       ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; C5         ; C5       ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; C5         ; C5       ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; C5         ; C5       ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; C5         ; C5       ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; C5         ; C5       ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; C5         ; C5       ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; clk_lrclk_gen:clrgen|BCLK_cnt[11] ; C5         ; C5       ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; C5         ; C5       ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; C5         ; C5       ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; clk_lrclk_gen:clrgen|BCLK_cnt[4]  ; C5         ; C5       ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; clk_lrclk_gen:clrgen|BCLK_cnt[3]  ; C5         ; C5       ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; clk_lrclk_gen:clrgen|BCLK_cnt[1]  ; C5         ; C5       ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; clk_lrclk_gen:clrgen|BCLK_cnt[0]  ; C5         ; C5       ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; C5         ; C5       ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; C5         ; C5       ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; C5         ; C5       ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; C5         ; C5       ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; C5         ; C5       ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; C5         ; C5       ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; C5         ; C5       ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; C5         ; C5       ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; C5         ; C5       ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; clk_lrclk_gen:clrgen|BCLK_cnt[11] ; C5         ; C5       ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; C5         ; C5       ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; C5         ; C5       ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; clk_lrclk_gen:clrgen|BCLK_cnt[4]  ; C5         ; C5       ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; clk_lrclk_gen:clrgen|BCLK_cnt[3]  ; C5         ; C5       ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; clk_lrclk_gen:clrgen|BCLK_cnt[1]  ; C5         ; C5       ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; clk_lrclk_gen:clrgen|BCLK_cnt[0]  ; C5         ; C5       ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; C5         ; C5       ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; C5         ; C5       ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; C5         ; C5       ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; C5         ; C5       ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; C5         ; C5       ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; C5         ; C5       ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; C5         ; C5       ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; C5         ; C5       ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; C5         ; C5       ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; clk_lrclk_gen:clrgen|BCLK_cnt[11] ; C5         ; C5       ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; C5         ; C5       ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; C5         ; C5       ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; clk_lrclk_gen:clrgen|BCLK_cnt[4]  ; C5         ; C5       ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; clk_lrclk_gen:clrgen|BCLK_cnt[3]  ; C5         ; C5       ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; clk_lrclk_gen:clrgen|BCLK_cnt[1]  ; C5         ; C5       ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; clk_lrclk_gen:clrgen|BCLK_cnt[0]  ; C5         ; C5       ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; C5         ; C5       ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; C5         ; C5       ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; C5         ; C5       ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; C5         ; C5       ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; C5         ; C5       ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; C5         ; C5       ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; C5         ; C5       ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; C5         ; C5       ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; C5         ; C5       ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; clk_lrclk_gen:clrgen|BCLK_cnt[11] ; C5         ; C5       ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; C5         ; C5       ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; C5         ; C5       ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; clk_lrclk_gen:clrgen|BCLK_cnt[4]  ; C5         ; C5       ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; clk_lrclk_gen:clrgen|BCLK_cnt[3]  ; C5         ; C5       ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; clk_lrclk_gen:clrgen|BCLK_cnt[1]  ; C5         ; C5       ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; clk_lrclk_gen:clrgen|BCLK_cnt[0]  ; C5         ; C5       ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; clk_lrclk_gen:clrgen|BCLK_cnt[8]  ; C5         ; C5       ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; clk_lrclk_gen:clrgen|BCLK_cnt[7]  ; C5         ; C5       ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; clk_lrclk_gen:clrgen|BCLK_cnt[6]  ; C5         ; C5       ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; clk_lrclk_gen:clrgen|BCLK_cnt[9]  ; C5         ; C5       ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; clk_lrclk_gen:clrgen|BCLK_cnt[14] ; C5         ; C5       ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; C5         ; C5       ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; C5         ; C5       ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; C5         ; C5       ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; C5         ; C5       ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; clk_lrclk_gen:clrgen|BCLK_cnt[11] ; C5         ; C5       ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; C5         ; C5       ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; C5         ; C5       ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; clk_lrclk_gen:clrgen|BCLK_cnt[4]  ; C5         ; C5       ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; clk_lrclk_gen:clrgen|BCLK_cnt[3]  ; C5         ; C5       ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; C5         ; C5       ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; clk_lrclk_gen:clrgen|BCLK_cnt[10] ; C5         ; C5       ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; clk_lrclk_gen:clrgen|BCLK_cnt[12] ; C5         ; C5       ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; clk_lrclk_gen:clrgen|BCLK_cnt[13] ; C5         ; C5       ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; clk_lrclk_gen:clrgen|BCLK_cnt[11] ; C5         ; C5       ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; C5         ; C5       ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; clk_lrclk_gen:clrgen|BCLK_cnt[5]  ; C5         ; C5       ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; clk_lrclk_gen:clrgen|BCLK_cnt[15] ; clk_lrclk_gen:clrgen|BCLK_cnt[4]  ; C5         ; C5       ; None                        ; None                      ; 5.283 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 142.19 MHz ( period = 7.033 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 7.218 ns                ;
; N/A                                     ; 148.10 MHz ( period = 6.752 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.937 ns                ;
; N/A                                     ; 149.05 MHz ( period = 6.709 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.894 ns                ;
; N/A                                     ; 151.70 MHz ( period = 6.592 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.777 ns                ;
; N/A                                     ; 152.25 MHz ( period = 6.568 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.753 ns                ;
; N/A                                     ; 153.85 MHz ( period = 6.500 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.238 ns                ;
; N/A                                     ; 153.96 MHz ( period = 6.495 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.233 ns                ;
; N/A                                     ; 156.72 MHz ( period = 6.381 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.566 ns                ;
; N/A                                     ; 156.84 MHz ( period = 6.376 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.561 ns                ;
; N/A                                     ; 157.21 MHz ( period = 6.361 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 158.93 MHz ( period = 6.292 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.477 ns                ;
; N/A                                     ; 160.57 MHz ( period = 6.228 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.966 ns                ;
; N/A                                     ; 162.31 MHz ( period = 6.161 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.285 ns                ;
; N/A                                     ; 162.44 MHz ( period = 6.156 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.280 ns                ;
; N/A                                     ; 162.76 MHz ( period = 6.144 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.268 ns                ;
; N/A                                     ; 163.91 MHz ( period = 6.101 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.225 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.221 ns                ;
; N/A                                     ; 165.15 MHz ( period = 6.055 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.793 ns                ;
; N/A                                     ; 165.18 MHz ( period = 6.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.178 ns                ;
; N/A                                     ; 166.06 MHz ( period = 6.022 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.146 ns                ;
; N/A                                     ; 166.31 MHz ( period = 6.013 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.137 ns                ;
; N/A                                     ; 167.45 MHz ( period = 5.972 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.096 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.094 ns                ;
; N/A                                     ; 167.79 MHz ( period = 5.960 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.084 ns                ;
; N/A                                     ; 168.49 MHz ( period = 5.935 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.059 ns                ;
; N/A                                     ; 169.12 MHz ( period = 5.913 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.037 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.013 ns                ;
; N/A                                     ; 169.84 MHz ( period = 5.888 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.012 ns                ;
; N/A                                     ; 170.07 MHz ( period = 5.880 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 170.10 MHz ( period = 5.879 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 6.003 ns                ;
; N/A                                     ; 171.32 MHz ( period = 5.837 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.961 ns                ;
; N/A                                     ; 171.35 MHz ( period = 5.836 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.960 ns                ;
; N/A                                     ; 171.56 MHz ( period = 5.829 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.953 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.928 ns                ;
; N/A                                     ; 173.37 MHz ( period = 5.768 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.892 ns                ;
; N/A                                     ; 174.79 MHz ( period = 5.721 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.845 ns                ;
; N/A                                     ; 174.83 MHz ( period = 5.720 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.844 ns                ;
; N/A                                     ; 174.98 MHz ( period = 5.715 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.839 ns                ;
; N/A                                     ; 175.56 MHz ( period = 5.696 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.820 ns                ;
; N/A                                     ; 175.59 MHz ( period = 5.695 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.819 ns                ;
; N/A                                     ; 176.37 MHz ( period = 5.670 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.794 ns                ;
; N/A                                     ; 177.40 MHz ( period = 5.637 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.761 ns                ;
; N/A                                     ; 179.18 MHz ( period = 5.581 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.705 ns                ;
; N/A                                     ; 181.52 MHz ( period = 5.509 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.633 ns                ;
; N/A                                     ; 181.69 MHz ( period = 5.504 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.628 ns                ;
; N/A                                     ; 181.72 MHz ( period = 5.503 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 183.22 MHz ( period = 5.458 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.582 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.572 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 184.67 MHz ( period = 5.415 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 189.36 MHz ( period = 5.281 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.405 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.449 ns                ;
; N/A                                     ; 193.05 MHz ( period = 5.180 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.365 ns                ;
; N/A                                     ; 194.25 MHz ( period = 5.148 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.272 ns                ;
; N/A                                     ; 198.06 MHz ( period = 5.049 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 201.05 MHz ( period = 4.974 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.159 ns                ;
; N/A                                     ; 202.80 MHz ( period = 4.931 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 208.77 MHz ( period = 4.790 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 209.69 MHz ( period = 4.769 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.566 ns                ;
; N/A                                     ; 210.53 MHz ( period = 4.750 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.935 ns                ;
; N/A                                     ; 211.06 MHz ( period = 4.738 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.537 ns                ;
; N/A                                     ; 217.49 MHz ( period = 4.598 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.783 ns                ;
; N/A                                     ; 219.15 MHz ( period = 4.563 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.299 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 228.05 MHz ( period = 4.385 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 234.03 MHz ( period = 4.273 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.009 ns                ;
; N/A                                     ; 236.41 MHz ( period = 4.230 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.966 ns                ;
; N/A                                     ; 239.58 MHz ( period = 4.174 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.284 ns                ;
; N/A                                     ; 239.58 MHz ( period = 4.174 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.284 ns                ;
; N/A                                     ; 239.58 MHz ( period = 4.174 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.284 ns                ;
; N/A                                     ; 240.33 MHz ( period = 4.161 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.523 ns                ;
; N/A                                     ; 240.50 MHz ( period = 4.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 240.50 MHz ( period = 4.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 240.50 MHz ( period = 4.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 240.50 MHz ( period = 4.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 240.50 MHz ( period = 4.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.853 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.853 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.853 ns                ;
; N/A                                     ; 242.25 MHz ( period = 4.128 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.852 ns                ;
; N/A                                     ; 242.25 MHz ( period = 4.128 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.852 ns                ;
; N/A                                     ; 242.25 MHz ( period = 4.128 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.852 ns                ;
; N/A                                     ; 243.13 MHz ( period = 4.113 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 243.13 MHz ( period = 4.113 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 243.13 MHz ( period = 4.113 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 243.13 MHz ( period = 4.113 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 243.13 MHz ( period = 4.113 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; 244.68 MHz ( period = 4.087 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.823 ns                ;
; N/A                                     ; 245.46 MHz ( period = 4.074 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.196 ns                ;
; N/A                                     ; 245.46 MHz ( period = 4.074 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.196 ns                ;
; N/A                                     ; 245.46 MHz ( period = 4.074 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.196 ns                ;
; N/A                                     ; 245.46 MHz ( period = 4.074 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.196 ns                ;
; N/A                                     ; 245.46 MHz ( period = 4.074 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.196 ns                ;
; N/A                                     ; 245.46 MHz ( period = 4.074 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.196 ns                ;
; N/A                                     ; 246.97 MHz ( period = 4.049 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.785 ns                ;
; N/A                                     ; 248.08 MHz ( period = 4.031 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; 248.08 MHz ( period = 4.031 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; 248.08 MHz ( period = 4.031 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; 248.08 MHz ( period = 4.031 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; 248.08 MHz ( period = 4.031 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; 248.08 MHz ( period = 4.031 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; 249.81 MHz ( period = 4.003 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; 256.61 MHz ( period = 3.897 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; 262.54 MHz ( period = 3.809 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 264.76 MHz ( period = 3.777 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; 265.82 MHz ( period = 3.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 265.82 MHz ( period = 3.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 265.82 MHz ( period = 3.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 266.38 MHz ( period = 3.754 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 266.95 MHz ( period = 3.746 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 266.95 MHz ( period = 3.746 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 266.95 MHz ( period = 3.746 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 266.95 MHz ( period = 3.746 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 266.95 MHz ( period = 3.746 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 267.74 MHz ( period = 3.735 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 267.74 MHz ( period = 3.735 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 267.74 MHz ( period = 3.735 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 267.74 MHz ( period = 3.735 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 267.74 MHz ( period = 3.735 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 267.74 MHz ( period = 3.735 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 269.40 MHz ( period = 3.712 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.448 ns                ;
; N/A                                     ; 269.40 MHz ( period = 3.712 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.448 ns                ;
; N/A                                     ; 269.40 MHz ( period = 3.712 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.448 ns                ;
; N/A                                     ; 269.40 MHz ( period = 3.712 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.448 ns                ;
; N/A                                     ; 269.40 MHz ( period = 3.712 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.448 ns                ;
; N/A                                     ; 269.40 MHz ( period = 3.712 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.448 ns                ;
; N/A                                     ; 269.40 MHz ( period = 3.712 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.448 ns                ;
; N/A                                     ; 269.40 MHz ( period = 3.712 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.448 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 271.00 MHz ( period = 3.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 271.00 MHz ( period = 3.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 271.00 MHz ( period = 3.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 271.00 MHz ( period = 3.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 271.00 MHz ( period = 3.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 271.00 MHz ( period = 3.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 271.08 MHz ( period = 3.689 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 271.08 MHz ( period = 3.689 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 271.08 MHz ( period = 3.689 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 271.08 MHz ( period = 3.689 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 271.08 MHz ( period = 3.689 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 271.08 MHz ( period = 3.689 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 271.44 MHz ( period = 3.684 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.420 ns                ;
; N/A                                     ; 274.27 MHz ( period = 3.646 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 274.27 MHz ( period = 3.646 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 274.35 MHz ( period = 3.645 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.443 ns                ;
; N/A                                     ; 274.35 MHz ( period = 3.645 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.443 ns                ;
; N/A                                     ; 276.78 MHz ( period = 3.613 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 285.31 MHz ( period = 3.505 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.180 ns                ;
; N/A                                     ; 285.55 MHz ( period = 3.502 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 2.790 ns                ;
; N/A                                     ; 291.80 MHz ( period = 3.427 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 292.31 MHz ( period = 3.421 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 293.17 MHz ( period = 3.411 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 293.34 MHz ( period = 3.409 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 304.60 MHz ( period = 3.283 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.019 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; None                        ; None                      ; 3.018 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; NWire_xmit:M_LRAudio|id[31]                         ; NWire_xmit:M_LRAudio|id[31]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:P_IQPWM|id[15]                           ; NWire_xmit:P_IQPWM|id[15]                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_LOW                  ; NWire_xmit:P_IQPWM|NW_state.NW_LOW        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state.TB_DB                        ; NWire_rcv:SPD|TB_state.TB_DB              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:P_MIC|TB_state.TB_SYNC                    ; NWire_rcv:P_MIC|TB_state.TB_SYNC          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:P_MIC|TB_state.TB_DB                      ; NWire_rcv:P_MIC|TB_state.TB_DB            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state.TB_DB                       ; NWire_rcv:M_IQ|TB_state.TB_DB             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_IDLE                 ; NWire_xmit:P_IQPWM|NW_state.NW_IDLE       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[25]                      ; NWire_xmit:P_IQPWM|dly_cnt[25]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23           ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23             ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state.TB_SYNC                      ; NWire_rcv:SPD|TB_state.TB_SYNC            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state.TB_SYNC                     ; NWire_rcv:M_IQ|TB_state.TB_SYNC           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_LOW                ; NWire_xmit:M_LRAudio|NW_state.NW_LOW      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state.TB_CALC                      ; NWire_rcv:SPD|TB_state.TB_CALC            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:P_MIC|TB_state.TB_CALC                    ; NWire_rcv:P_MIC|TB_state.TB_CALC          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state.TB_CALC                     ; NWire_rcv:M_IQ|TB_state.TB_CALC           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_WAIT                 ; NWire_xmit:P_IQPWM|NW_state.NW_WAIT       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q4            ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q4  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q4              ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q4    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:P_MIC|TB_state.TB_NEXT                    ; NWire_rcv:P_MIC|TB_state.TB_NEXT          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state.TB_NEXT                      ; NWire_rcv:SPD|TB_state.TB_NEXT            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state.TB_NEXT                     ; NWire_rcv:M_IQ|TB_state.TB_NEXT           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|iack                           ; NWire_xmit:M_LRAudio|iack                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:P_IQPWM|iack                             ; NWire_xmit:P_IQPWM|iack                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|irdy                                  ; NWire_rcv:SPD|irdy                        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:P_MIC|irdy                                ; NWire_rcv:P_MIC|irdy                      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|irdy                                 ; NWire_rcv:M_IQ|irdy                       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.732 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[26]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[26]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.734 ns                 ;
; 0.733 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[5]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[5]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.733 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[11]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[11]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.734 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[15]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[15]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; NWire_rcv:SPD|d0                                    ; NWire_rcv:SPD|d1                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; NWire_rcv:SPD|DIFF_CLK.ia0                          ; NWire_rcv:SPD|DIFF_CLK.ia1                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.735 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[23]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[23]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[9]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[9]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.737 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[21]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[21]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.737 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[8]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[8]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.737 ns                                ; NWire_rcv:M_IQ|d0                                   ; NWire_rcv:M_IQ|d1                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.739 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[27]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[27]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[6]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[6]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; NWire_xmit:P_IQPWM|id[5]                            ; NWire_xmit:P_IQPWM|id[4]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[31]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[31]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.740 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][13]                       ; NWire_rcv:P_MIC|DB_LEN[3][13]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.741 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[18]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[18]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[17]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[17]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[4]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[4]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[13]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[13]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[0]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[0]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.742 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[30]               ; NWire_xmit:M_LRAudio|id[30]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[28]               ; NWire_xmit:M_LRAudio|id[28]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[20]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[20]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_rcv:M_IQ|rdata[42]                            ; NWire_rcv:M_IQ|rdata[41]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][6]                        ; NWire_rcv:P_MIC|DB_LEN[3][6]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.743 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[24]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[24]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:M_IQ|rdata[4]                             ; NWire_rcv:M_IQ|rdata[3]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:M_IQ|rdata[13]                            ; NWire_rcv:M_IQ|rdata[12]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.744 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[1]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[1]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[14]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[14]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_xmit:P_IQPWM|data_cnt[4]                      ; NWire_xmit:P_IQPWM|data_cnt[4]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:M_IQ|rdata[31]                            ; NWire_rcv:M_IQ|rdata[30]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:M_IQ|rdata[47]                            ; NWire_rcv:M_IQ|idata[47]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.745 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[25]               ; NWire_xmit:M_LRAudio|id[25]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[7]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[7]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[3]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[3]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:M_IQ|rdata[20]                            ; NWire_rcv:M_IQ|rdata[19]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:M_IQ|rdata[25]                            ; NWire_rcv:M_IQ|rdata[24]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:SPD|rdata[6]                              ; NWire_rcv:SPD|rdata[5]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_WAIT                 ; NWire_xmit:P_IQPWM|irdy                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.746 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[30]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[30]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[27]               ; NWire_xmit:M_LRAudio|id[27]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_xmit:P_IQPWM|id[7]                            ; NWire_xmit:P_IQPWM|id[6]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:M_IQ|rdata[47]                            ; NWire_rcv:M_IQ|rdata[46]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:M_IQ|rdata[44]                            ; NWire_rcv:M_IQ|idata[44]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.747 ns                                ; NWire_xmit:P_IQPWM|id[12]                           ; NWire_xmit:P_IQPWM|id[11]                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_xmit:P_IQPWM|id[3]                            ; NWire_xmit:P_IQPWM|id[2]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_xmit:P_IQPWM|id[2]                            ; NWire_xmit:P_IQPWM|id[1]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|rdata[10]                            ; NWire_rcv:M_IQ|rdata[9]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|rdata[44]                            ; NWire_rcv:M_IQ|rdata[43]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|rdata[25]                            ; NWire_rcv:M_IQ|idata[25]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|rdata[46]                            ; NWire_rcv:M_IQ|idata[46]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|DB_LEN[0][1]                         ; NWire_rcv:M_IQ|DB_LEN[1][1]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|DB_LEN[1][9]                         ; NWire_rcv:M_IQ|DB_LEN[2][9]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:P_MIC|DB_LEN[0][13]                       ; NWire_rcv:P_MIC|DB_LEN[1][13]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.iq2                     ; NWire_xmit:M_LRAudio|iack                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; NWire_xmit:M_LRAudio|id[30]                         ; NWire_xmit:M_LRAudio|id[29]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_xmit:M_LRAudio|id[11]                         ; NWire_xmit:M_LRAudio|id[10]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:M_IQ|rdata[30]                            ; NWire_rcv:M_IQ|rdata[29]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:M_IQ|rdata[46]                            ; NWire_rcv:M_IQ|rdata[45]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:M_IQ|rdata[20]                            ; NWire_rcv:M_IQ|idata[20]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:SPD|rdata[3]                              ; NWire_rcv:SPD|rdata[2]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:M_IQ|d1                                   ; NWire_rcv:M_IQ|d2                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.749 ns                                ; NWire_xmit:P_IQPWM|id[10]                           ; NWire_xmit:P_IQPWM|id[9]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_xmit:P_IQPWM|id[6]                            ; NWire_xmit:P_IQPWM|id[5]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:P_MIC|rdata[4]                            ; NWire_rcv:P_MIC|rdata[3]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|rdata[36]                            ; NWire_rcv:M_IQ|rdata[35]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|rdata[15]                            ; NWire_rcv:M_IQ|rdata[14]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|rdata[31]                            ; NWire_rcv:M_IQ|idata[31]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:SPD|rdata[9]                              ; NWire_rcv:SPD|rdata[8]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|rdata[30]                            ; NWire_rcv:M_IQ|idata[30]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][7]                         ; NWire_rcv:M_IQ|DB_LEN[3][7]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; NWire_rcv:M_IQ|rdata[37]                            ; NWire_rcv:M_IQ|rdata[36]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:M_IQ|rdata[18]                            ; NWire_rcv:M_IQ|rdata[17]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:M_IQ|DB_LEN[0][2]                         ; NWire_rcv:M_IQ|DB_LEN[1][2]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:M_IQ|d1                                   ; NWire_rcv:M_IQ|DBrise                     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|rdata[14]                            ; NWire_rcv:M_IQ|rdata[13]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:P_MIC|rdata[11]                           ; NWire_rcv:P_MIC|rdata[10]                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:SPD|DB_LEN[0][10]                         ; NWire_rcv:SPD|DB_LEN[1][10]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|TB_state.TB_DB                       ; NWire_rcv:M_IQ|TB_state.TB_CALC           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.752 ns                                ; NWire_rcv:M_IQ|rdata[7]                             ; NWire_rcv:M_IQ|idata[7]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; NWire_rcv:M_IQ|rdata[18]                            ; NWire_rcv:M_IQ|idata[18]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.753 ns                                ; NWire_rcv:P_MIC|rdata[5]                            ; NWire_rcv:P_MIC|rdata[4]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:P_MIC|rdata[2]                            ; NWire_rcv:P_MIC|rdata[1]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:SPD|rdata[15]                             ; NWire_rcv:SPD|rdata[14]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:P_MIC|tb_cnt[13]                          ; NWire_rcv:P_MIC|tb_cnt[13]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:P_MIC|data_cnt[3]                         ; NWire_rcv:P_MIC|data_cnt[3]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; NWire_rcv:M_IQ|rdata[39]                            ; NWire_rcv:M_IQ|rdata[38]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; NWire_rcv:P_MIC|rdata[13]                           ; NWire_rcv:P_MIC|rdata[12]                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; NWire_rcv:SPD|rdata[11]                             ; NWire_rcv:SPD|rdata[10]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; NWire_rcv:SPD|rdata[8]                              ; NWire_rcv:SPD|rdata[7]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; NWire_rcv:M_IQ|rdata[17]                            ; NWire_rcv:M_IQ|idata[17]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[7]                             ; NWire_rcv:M_IQ|rdata[6]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.756 ns                                ; NWire_rcv:M_IQ|rdata[38]                            ; NWire_rcv:M_IQ|rdata[37]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:SPD|rdata[10]                             ; NWire_rcv:SPD|rdata[9]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:SPD|rdata[1]                              ; NWire_rcv:SPD|rdata[0]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:SPD|rdata[7]                              ; NWire_rcv:SPD|rdata[6]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.757 ns                                ; NWire_rcv:M_IQ|rdata[1]                             ; NWire_rcv:M_IQ|rdata[0]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:P_MIC|rdata[12]                           ; NWire_rcv:P_MIC|rdata[11]                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:P_MIC|rdata[10]                           ; NWire_rcv:P_MIC|rdata[9]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.758 ns                                ; NWire_rcv:SPD|DB_LEN[0][5]                          ; NWire_rcv:SPD|DB_LEN[1][5]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_rcv:M_IQ|DB_LEN[0][3]                         ; NWire_rcv:M_IQ|DB_LEN[1][3]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.760 ns                                ; NWire_rcv:SPD|DB_LEN[0][1]                          ; NWire_rcv:SPD|DB_LEN[1][1]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.760 ns                                ; NWire_rcv:P_MIC|DB_LEN[0][0]                        ; NWire_rcv:P_MIC|DB_LEN[1][0]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.760 ns                                ; NWire_rcv:M_IQ|rdata[3]                             ; NWire_rcv:M_IQ|rdata[2]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.760 ns                                ; NWire_rcv:SPD|DB_LEN[0][6]                          ; NWire_rcv:SPD|DB_LEN[1][6]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.761 ns                                ; NWire_rcv:M_IQ|rdata[26]                            ; NWire_rcv:M_IQ|rdata[25]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.761 ns                                ; NWire_rcv:M_IQ|rdata[29]                            ; NWire_rcv:M_IQ|idata[29]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.761 ns                                ; NWire_rcv:M_IQ|rdata[26]                            ; NWire_rcv:M_IQ|idata[26]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.761 ns                                ; NWire_rcv:SPD|DB_LEN[2][5]                          ; NWire_rcv:SPD|DB_LEN[3][5]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.762 ns                                ; NWire_rcv:M_IQ|rdata[29]                            ; NWire_rcv:M_IQ|rdata[28]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; NWire_rcv:M_IQ|rdata[5]                             ; NWire_rcv:M_IQ|rdata[4]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; NWire_rcv:M_IQ|rdata[5]                             ; NWire_rcv:M_IQ|idata[5]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; NWire_rcv:M_IQ|rdata[3]                             ; NWire_rcv:M_IQ|idata[3]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; NWire_rcv:M_IQ|tb_cnt[13]                           ; NWire_rcv:M_IQ|tb_cnt[13]                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; NWire_rcv:SPD|tb_cnt[11]                            ; NWire_rcv:SPD|tb_cnt[11]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.764 ns                                ; NWire_rcv:M_IQ|rdata[27]                            ; NWire_rcv:M_IQ|rdata[26]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.764 ns                                ; NWire_rcv:M_IQ|rdata[22]                            ; NWire_rcv:M_IQ|rdata[21]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.764 ns                                ; NWire_rcv:M_IQ|rdata[2]                             ; NWire_rcv:M_IQ|rdata[1]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.764 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23           ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q4  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.765 ns                                ; NWire_rcv:M_IQ|rdata[23]                            ; NWire_rcv:M_IQ|rdata[22]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.767 ns                 ;
; 0.766 ns                                ; NWire_rcv:M_IQ|DBrise_cnt[5]                        ; NWire_rcv:M_IQ|DBrise_cnt[5]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.768 ns                 ;
; 0.767 ns                                ; NWire_rcv:M_IQ|rdata[21]                            ; NWire_rcv:M_IQ|rdata[20]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.768 ns                                ; NWire_rcv:M_IQ|rdata[23]                            ; NWire_rcv:M_IQ|idata[23]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.768 ns                                ; NWire_rcv:M_IQ|rdata[21]                            ; NWire_rcv:M_IQ|idata[21]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.769 ns                                ; NWire_rcv:M_IQ|rdata[22]                            ; NWire_rcv:M_IQ|idata[22]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.771 ns                 ;
; 0.778 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_WAIT               ; NWire_xmit:M_LRAudio|irdy                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.780 ns                 ;
; 0.781 ns                                ; NWire_rcv:P_MIC|d1                                  ; NWire_rcv:P_MIC|DBrise                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.783 ns                 ;
; 0.782 ns                                ; NWire_rcv:P_MIC|d1                                  ; NWire_rcv:P_MIC|d2                        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.784 ns                 ;
; 0.794 ns                                ; NWire_rcv:SPD|DBrise                                ; NWire_rcv:SPD|TB_state.TB_NEXT            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.796 ns                 ;
; 0.795 ns                                ; NWire_rcv:SPD|DBrise                                ; NWire_rcv:SPD|TB_state.TB_BIT             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.797 ns                 ;
; 0.799 ns                                ; NWire_rcv:M_IQ|rdata[11]                            ; NWire_rcv:M_IQ|rdata[10]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.801 ns                 ;
; 0.816 ns                                ; NWire_rcv:P_MIC|DBrise                              ; NWire_rcv:P_MIC|TB_state.TB_NEXT          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.818 ns                 ;
; 0.816 ns                                ; NWire_rcv:P_MIC|DBrise                              ; NWire_rcv:P_MIC|TB_state.TB_BIT           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.818 ns                 ;
; 0.864 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.ia0                         ; NWire_rcv:M_IQ|DIFF_CLK.ia1               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.866 ns                 ;
; 0.890 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[19]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[19]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.892 ns                 ;
; 0.890 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[9]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[9]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.892 ns                 ;
; 0.891 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[13]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[13]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.893 ns                 ;
; 0.895 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[1]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[1]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.897 ns                 ;
; 0.896 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[31]               ; NWire_xmit:M_LRAudio|id[31]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.898 ns                 ;
; 0.898 ns                                ; NWire_rcv:M_IQ|rdata[19]                            ; NWire_rcv:M_IQ|idata[19]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.900 ns                                ; NWire_rcv:P_MIC|rdata[6]                            ; NWire_rcv:P_MIC|idata[6]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.902 ns                                ; NWire_rcv:M_IQ|rdata[28]                            ; NWire_rcv:M_IQ|idata[28]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.904 ns                 ;
; 0.902 ns                                ; NWire_rcv:M_IQ|rdata[6]                             ; NWire_rcv:M_IQ|idata[6]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.904 ns                 ;
; 0.902 ns                                ; NWire_rcv:M_IQ|rdata[43]                            ; NWire_rcv:M_IQ|idata[43]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.904 ns                 ;
; 0.904 ns                                ; NWire_rcv:M_IQ|rdata[24]                            ; NWire_rcv:M_IQ|idata[24]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.906 ns                 ;
; 0.905 ns                                ; NWire_rcv:M_IQ|rdata[34]                            ; NWire_rcv:M_IQ|idata[34]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 0.909 ns                                ; NWire_rcv:M_IQ|rdata[45]                            ; NWire_rcv:M_IQ|idata[45]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.911 ns                 ;
; 0.910 ns                                ; NWire_rcv:M_IQ|rdata[41]                            ; NWire_rcv:M_IQ|idata[41]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 0.910 ns                                ; NWire_rcv:M_IQ|rdata[40]                            ; NWire_rcv:M_IQ|idata[40]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 0.911 ns                                ; NWire_xmit:M_LRAudio|id[24]                         ; NWire_xmit:M_LRAudio|id[23]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.913 ns                 ;
; 0.911 ns                                ; NWire_xmit:M_LRAudio|id[19]                         ; NWire_xmit:M_LRAudio|id[18]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.913 ns                 ;
; 0.912 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[24]               ; NWire_xmit:M_LRAudio|id[24]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.914 ns                 ;
; 0.912 ns                                ; NWire_xmit:M_LRAudio|id[21]                         ; NWire_xmit:M_LRAudio|id[20]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.914 ns                 ;
; 0.912 ns                                ; NWire_xmit:M_LRAudio|id[13]                         ; NWire_xmit:M_LRAudio|id[12]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.914 ns                 ;
; 0.915 ns                                ; NWire_xmit:P_IQPWM|id[9]                            ; NWire_xmit:P_IQPWM|id[8]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.917 ns                 ;
; 0.915 ns                                ; NWire_rcv:SPD|DB_LEN[0][11]                         ; NWire_rcv:SPD|DB_LEN[1][11]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.917 ns                 ;
; 0.915 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][13]                        ; NWire_rcv:M_IQ|DB_LEN[3][13]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.917 ns                 ;
; 0.916 ns                                ; NWire_xmit:M_LRAudio|id[12]                         ; NWire_xmit:M_LRAudio|id[11]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.918 ns                 ;
; 0.916 ns                                ; NWire_xmit:M_LRAudio|id[2]                          ; NWire_xmit:M_LRAudio|id[1]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.918 ns                 ;
; 0.917 ns                                ; NWire_xmit:M_LRAudio|id[9]                          ; NWire_xmit:M_LRAudio|id[8]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 0.919 ns                                ; NWire_xmit:M_LRAudio|id[17]                         ; NWire_xmit:M_LRAudio|id[16]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.923 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][3]                         ; NWire_rcv:M_IQ|DB_LEN[3][3]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.925 ns                 ;
; 0.924 ns                                ; NWire_rcv:M_IQ|rdata[12]                            ; NWire_rcv:M_IQ|rdata[11]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.925 ns                                ; NWire_rcv:SPD|DB_LEN[2][3]                          ; NWire_rcv:SPD|DB_LEN[3][3]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.927 ns                 ;
; 0.925 ns                                ; NWire_rcv:SPD|d2                                    ; NWire_rcv:SPD|DBrise                      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.927 ns                 ;
; 0.928 ns                                ; NWire_rcv:M_IQ|DB_LEN[0][0]                         ; NWire_rcv:M_IQ|DB_LEN[1][0]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.930 ns                 ;
; 0.931 ns                                ; NWire_rcv:SPD|DB_LEN[2][6]                          ; NWire_rcv:SPD|DB_LEN[3][6]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.933 ns                 ;
; 0.934 ns                                ; NWire_rcv:P_MIC|d2                                  ; NWire_rcv:P_MIC|DBrise                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.936 ns                 ;
; 0.940 ns                                ; NWire_rcv:M_IQ|data_cnt[5]                          ; NWire_rcv:M_IQ|rcv_flag                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.942 ns                 ;
; 0.951 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[6]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[6]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.953 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IF_clk'                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -1.313 ns                               ; PLL_freq[15]                                                                                         ; Previous_PLL_freq[15]                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.071 ns                   ; 0.758 ns                 ;
; -1.306 ns                               ; PLL_freq[1]                                                                                          ; Previous_PLL_freq[1]                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.071 ns                   ; 0.765 ns                 ;
; -1.302 ns                               ; PLL_freq[2]                                                                                          ; Previous_PLL_freq[2]                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.071 ns                   ; 0.769 ns                 ;
; -1.299 ns                               ; PLL_freq[11]                                                                                         ; Previous_PLL_freq[11]                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.071 ns                   ; 0.772 ns                 ;
; -1.145 ns                               ; PLL_freq[0]                                                                                          ; Previous_PLL_freq[0]                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.071 ns                   ; 0.926 ns                 ;
; -1.144 ns                               ; PLL_freq[4]                                                                                          ; Previous_PLL_freq[4]                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.071 ns                   ; 0.927 ns                 ;
; -1.138 ns                               ; PLL_freq[14]                                                                                         ; First_LO_data[18]                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.071 ns                   ; 0.933 ns                 ;
; -1.074 ns                               ; PLL_freq[8]                                                                                          ; Previous_PLL_freq[8]                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.072 ns                   ; 0.998 ns                 ;
; -0.986 ns                               ; PLL_freq[6]                                                                                          ; Previous_PLL_freq[6]                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.072 ns                   ; 1.086 ns                 ;
; -0.939 ns                               ; PLL_freq[13]                                                                                         ; First_LO_data[17]                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.071 ns                   ; 1.132 ns                 ;
; -0.896 ns                               ; PLL_freq[12]                                                                                         ; First_LO_data[16]                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.071 ns                   ; 1.175 ns                 ;
; -0.857 ns                               ; PLL_freq[3]                                                                                          ; Previous_PLL_freq[3]                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.071 ns                   ; 1.214 ns                 ;
; -0.850 ns                               ; PLL_freq[10]                                                                                         ; Previous_PLL_freq[10]                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.071 ns                   ; 1.221 ns                 ;
; -0.839 ns                               ; PLL_freq[11]                                                                                         ; First_LO_data[15]                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.072 ns                   ; 1.233 ns                 ;
; -0.824 ns                               ; PLL_freq[9]                                                                                          ; Previous_PLL_freq[9]                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.072 ns                   ; 1.248 ns                 ;
; -0.811 ns                               ; PLL_freq[5]                                                                                          ; Previous_PLL_freq[5]                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.072 ns                   ; 1.261 ns                 ;
; -0.806 ns                               ; PLL_freq[9]                                                                                          ; First_LO_data[13]                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.072 ns                   ; 1.266 ns                 ;
; -0.796 ns                               ; PLL_freq[5]                                                                                          ; First_LO_data[9]                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.072 ns                   ; 1.276 ns                 ;
; -0.685 ns                               ; PLL_freq[2]                                                                                          ; First_LO_data[4]                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.074 ns                   ; 1.389 ns                 ;
; -0.676 ns                               ; PLL_freq[15]                                                                                         ; First_LO_data[19]                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.080 ns                   ; 1.404 ns                 ;
; -0.643 ns                               ; PLL_freq[8]                                                                                          ; First_LO_data[12]                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.072 ns                   ; 1.429 ns                 ;
; -0.591 ns                               ; PLL_freq[13]                                                                                         ; Previous_PLL_freq[13]                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.065 ns                   ; 1.474 ns                 ;
; -0.585 ns                               ; PLL_freq[10]                                                                                         ; First_LO_data[14]                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.072 ns                   ; 1.487 ns                 ;
; -0.555 ns                               ; PLL_freq[6]                                                                                          ; First_LO_data[10]                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.072 ns                   ; 1.517 ns                 ;
; -0.486 ns                               ; PLL_freq[14]                                                                                         ; Previous_PLL_freq[14]                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.065 ns                   ; 1.579 ns                 ;
; -0.452 ns                               ; PLL_freq[12]                                                                                         ; Previous_PLL_freq[12]                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.065 ns                   ; 1.613 ns                 ;
; -0.438 ns                               ; PLL_freq[4]                                                                                          ; First_LO_data[8]                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.628 ns                 ;
; -0.414 ns                               ; PLL_freq[7]                                                                                          ; Previous_PLL_freq[7]                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.652 ns                 ;
; -0.396 ns                               ; PLL_freq[7]                                                                                          ; First_LO_data[11]                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.670 ns                 ;
; -0.253 ns                               ; PLL_freq[0]                                                                                          ; First_LO_data[2]                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.074 ns                   ; 1.821 ns                 ;
; -0.252 ns                               ; PLL_freq[3]                                                                                          ; First_LO_data[5]                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.080 ns                   ; 1.828 ns                 ;
; -0.242 ns                               ; PLL_freq[1]                                                                                          ; First_LO_data[3]                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.074 ns                   ; 1.832 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_LE                                                                           ; ADF4112_SPI:ADF4112|SPI_LE                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Second_LO_data[1]                                                                                    ; Second_LO_data[1]                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_data                                                                         ; ADF4112_SPI:ADF4112|SPI_data                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_clock                                                                        ; ADF4112_SPI:ADF4112|SPI_clock                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[3]                                                                                        ; CC_address[3]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[2]                                                                                        ; CC_address[2]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[0]                                                                                        ; CC_address[0]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[1]                                                                                        ; CC_address[1]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cdc_mcp:lra|a_rdy                                                                                    ; cdc_mcp:lra|a_rdy                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_count[28]                                                                                         ; IF_count[28]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_count[0]                                                                                          ; IF_count[0]                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[1]                                                                                        ; SPI2_state[1]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[0]                                                                                        ; SPI2_state[0]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[2]                                                                                        ; SPI2_state[2]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[3]                                                                                        ; SPI2_state[3]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; start1                                                                                               ; start1                                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_state.000                                                                    ; ADF4112_SPI:ADF4112|SPI_state.000                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; start2                                                                                               ; start2                                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; spi_clock[1]                                                                                         ; spi_clock[1]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; spi_clock[2]                                                                                         ; spi_clock[2]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; spi_clock[0]                                                                                         ; spi_clock[0]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|ready                                                                            ; ADF4112_SPI:ADF4112|ready                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI_state[3]                                                                                         ; SPI_state[3]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI_state[1]                                                                                         ; SPI_state[1]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clock                                                                                                ; clock                                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI_state[0]                                                                                         ; SPI_state[0]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|dly_cnt[24]                                                                        ; NWire_xmit:CCxmit|dly_cnt[24]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|NW_state.NW_IDLE                                                                   ; NWire_xmit:CCxmit|NW_state.NW_IDLE                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|NW_state.NW_LOW                                                                    ; NWire_xmit:CCxmit|NW_state.NW_LOW                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                               ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|iack                                                                               ; NWire_xmit:CCxmit|iack                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|LED_state.LED_BLINK                                                             ; led_blinker:BLINK_D4|LED_state.LED_BLINK                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|LED_state.LED_WAIT                                                              ; led_blinker:BLINK_D4|LED_state.LED_WAIT                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|ld[0]                                                                           ; led_blinker:BLINK_D4|ld[0]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|ld[1]                                                                           ; led_blinker:BLINK_D4|ld[1]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|bit_sel[0]                                                                      ; led_blinker:BLINK_D4|bit_sel[0]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|LED_state.LED_BLINK                                                             ; led_blinker:BLINK_D1|LED_state.LED_BLINK                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|LED_state.LED_WAIT                                                              ; led_blinker:BLINK_D1|LED_state.LED_WAIT                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|bit_sel[1]                                                                      ; led_blinker:BLINK_D1|bit_sel[1]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|ld[0]                                                                           ; led_blinker:BLINK_D1|ld[0]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|bit_sel[0]                                                                      ; led_blinker:BLINK_D1|bit_sel[0]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sp_rcv_ctrl:SPC|sp_state                                                                             ; sp_rcv_ctrl:SPC|sp_state                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|SLOE                                                                                  ; async_usb:usb1|SLOE                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[0]                                                                             ; debounce:de_PTT|count[0]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[1]                                                                             ; debounce:de_PTT|count[1]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[2]                                                                             ; debounce:de_PTT|count[2]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[3]                                                                             ; debounce:de_PTT|count[3]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[0]                                                                             ; debounce:de_dot|count[0]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[4]                                                                             ; debounce:de_PTT|count[4]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[0]                                                                            ; debounce:de_dash|count[0]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[1]                                                                             ; debounce:de_dot|count[1]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[5]                                                                             ; debounce:de_PTT|count[5]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[1]                                                                            ; debounce:de_dash|count[1]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[2]                                                                             ; debounce:de_dot|count[2]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[6]                                                                             ; debounce:de_PTT|count[6]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[2]                                                                            ; debounce:de_dash|count[2]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[3]                                                                             ; debounce:de_dot|count[3]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[7]                                                                             ; debounce:de_PTT|count[7]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[3]                                                                            ; debounce:de_dash|count[3]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[4]                                                                             ; debounce:de_dot|count[4]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[8]                                                                             ; debounce:de_PTT|count[8]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[4]                                                                            ; debounce:de_dash|count[4]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[5]                                                                             ; debounce:de_dot|count[5]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[9]                                                                             ; debounce:de_PTT|count[9]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[5]                                                                            ; debounce:de_dash|count[5]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[6]                                                                             ; debounce:de_dot|count[6]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[10]                                                                            ; debounce:de_PTT|count[10]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[6]                                                                            ; debounce:de_dash|count[6]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[7]                                                                             ; debounce:de_dot|count[7]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[11]                                                                            ; debounce:de_PTT|count[11]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[7]                                                                            ; debounce:de_dash|count[7]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[8]                                                                             ; debounce:de_dot|count[8]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[12]                                                                            ; debounce:de_PTT|count[12]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[8]                                                                            ; debounce:de_dash|count[8]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[9]                                                                             ; debounce:de_dot|count[9]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[13]                                                                            ; debounce:de_PTT|count[13]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[9]                                                                            ; debounce:de_dash|count[9]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[10]                                                                            ; debounce:de_dot|count[10]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[14]                                                                            ; debounce:de_PTT|count[14]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[10]                                                                           ; debounce:de_dash|count[10]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[11]                                                                            ; debounce:de_dot|count[11]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[15]                                                                            ; debounce:de_PTT|count[15]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[11]                                                                           ; debounce:de_dash|count[11]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[12]                                                                            ; debounce:de_dot|count[12]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[16]                                                                            ; debounce:de_PTT|count[16]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:m_ser|TB_state.TB_DB                                                                       ; NWire_rcv:m_ser|TB_state.TB_DB                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[12]                                                                           ; debounce:de_dash|count[12]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[13]                                                                            ; debounce:de_dot|count[13]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[17]                                                                            ; debounce:de_PTT|count[17]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[13]                                                                           ; debounce:de_dash|count[13]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[14]                                                                            ; debounce:de_dot|count[14]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:p_ser|TB_state.TB_DB                                                                       ; NWire_rcv:p_ser|TB_state.TB_DB                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:m_ser|TB_state.TB_SYNC                                                                     ; NWire_rcv:m_ser|TB_state.TB_SYNC                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:m_ser|TB_state.TB_CALC                                                                     ; NWire_rcv:m_ser|TB_state.TB_CALC                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[14]                                                                           ; debounce:de_dash|count[14]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[15]                                                                            ; debounce:de_dot|count[15]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[15]                                                                           ; debounce:de_dash|count[15]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[16]                                                                            ; debounce:de_dot|count[16]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:p_ser|TB_state.TB_SYNC                                                                     ; NWire_rcv:p_ser|TB_state.TB_SYNC                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:p_ser|TB_state.TB_CALC                                                                     ; NWire_rcv:p_ser|TB_state.TB_CALC                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[16]                                                                           ; debounce:de_dash|count[16]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[17]                                                                            ; debounce:de_dot|count[17]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|count[18]                                                                            ; debounce:de_PTT|count[18]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:m_ser|TB_state.TB_NEXT                                                                     ; NWire_rcv:m_ser|TB_state.TB_NEXT                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[17]                                                                           ; debounce:de_dash|count[17]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                             ; debounce:de_PTT|clean_pb                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:p_ser|TB_state.TB_NEXT                                                                     ; NWire_rcv:p_ser|TB_state.TB_NEXT                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|count[18]                                                                            ; debounce:de_dot|count[18]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|count[18]                                                                           ; debounce:de_dash|count[18]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                             ; debounce:de_dot|clean_pb                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                            ; debounce:de_dash|clean_pb                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[11] ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[11] ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[10] ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[10] ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[9]  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[9]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[8]  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[8]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[7]  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[7]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[6]  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[6]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[5]  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[5]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[4]  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[4]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[3]  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[3]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[2]  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[2]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[1]  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[1]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|rd_ptr_lsb       ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|rd_ptr_lsb       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[0]  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[0]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[9]  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[9]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[8]  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[8]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[7]  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[7]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[6]  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[6]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[5]  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[5]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[4]  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[4]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[3]  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[3]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[2]  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[2]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[1]  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[1]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[0]  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[0]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|rd_ptr_lsb       ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|rd_ptr_lsb       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|SLEN                                                                                  ; async_usb:usb1|SLEN                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state.SYNC_RX_1_2                                                                            ; IF_SYNC_state.SYNC_RX_1_2                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state.SYNC_START                                                                             ; IF_SYNC_state.SYNC_START                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state.SYNC_RX_3_4                                                                            ; IF_SYNC_state.SYNC_RX_3_4                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_PWM_state.PWM_IDLE                                                                                ; IF_PWM_state.PWM_IDLE                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_PWM_state.PWM_REQ                                                                                 ; IF_PWM_state.PWM_REQ                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state.SYNC_FINISH                                                                            ; IF_SYNC_state.SYNC_FINISH                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|usedw_is_0_dff   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|usedw_is_0_dff   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                        ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                   ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                   ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1                                                               ; Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|full_dff         ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|full_dff         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|full_dff         ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|full_dff         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|ep_sel                                                                                ; async_usb:usb1|ep_sel                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.733 ns                                ; IF_frequency[6][26]                                                                                  ; NWire_xmit:CCxmit|id[48]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.733 ns                                ; NWire_rcv:P_MIC|DIFF_CLK.xd0[1]                                                                      ; NWire_rcv:P_MIC|DIFF_CLK.xd1[1]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.733 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[12]                                                                       ; NWire_rcv:SPD|DIFF_CLK.xd1[12]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.734 ns                                ; cdc_mcp:dfs|cdc_sync:ack|q1[0]                                                                       ; cdc_mcp:dfs|cdc_sync:ack|sigb[0]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; I2S_rcv:J_IQ|d1                                                                                      ; I2S_rcv:J_IQ|d2                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[45]                                                                      ; NWire_rcv:M_IQ|DIFF_CLK.xd1[45]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[10]                                                                       ; NWire_rcv:SPD|DIFF_CLK.xd1[10]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.735 ns                                ; debounce:de_dot|pb_history[0]                                                                        ; debounce:de_dot|pb_history[1]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; debounce:de_dash|pb_history[0]                                                                       ; debounce:de_dash|pb_history[1]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; async_usb:usb1|FX_state.FX_T4                                                                        ; async_usb:usb1|FX_state.FX_T5                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.737 ns                                ; debounce:de_PTT|pb_history[1]                                                                        ; debounce:de_PTT|pb_history[2]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.737 ns                                ; cdc_sync:cdc_jrdy|q1[0]                                                                              ; cdc_sync:cdc_jrdy|sigb[0]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.737 ns                                ; IF_RESET.i0                                                                                          ; IF_rst                                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.738 ns                                ; I2S_rcv:J_MIC|d0                                                                                     ; I2S_rcv:J_MIC|d1                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.740 ns                 ;
; 0.738 ns                                ; IF_rst                                                                                               ; NWire_rcv:p_ser|irdy                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.740 ns                 ;
; 0.739 ns                                ; debounce:de_dot|pb_history[1]                                                                        ; debounce:de_dot|pb_history[2]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[26]                                                                      ; NWire_rcv:M_IQ|DIFF_CLK.xd1[26]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                  ;                                                                                                      ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'C5'                                                                                                                                                                                                                  ;
+------------------------------------------+-----------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cdc_sync:cdc_jack|sigb[0]         ; I2S_xmit:J_LRAudio|xmit_rdy           ; C5         ; C5       ; None                       ; None                       ; 1.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|Brise         ; I2S_xmit:J_IQPWM|bit_count[3]         ; C5         ; C5       ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|Brise         ; I2S_xmit:J_LRAudio|data[0]            ; C5         ; C5       ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|LRCLK_cnt[3]  ; clk_lrclk_gen:lrgen|LRCLK             ; C5         ; C5       ; None                       ; None                       ; 1.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|Bfall         ; I2S_xmit:J_LRAudio|outbit             ; C5         ; C5       ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|Bfall         ; I2S_xmit:J_IQPWM|outbit               ; C5         ; C5       ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[30]      ; C5         ; C5       ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[5]       ; C5         ; C5       ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[29]      ; C5         ; C5       ; None                       ; None                       ; 1.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[14]      ; C5         ; C5       ; None                       ; None                       ; 1.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[19]      ; C5         ; C5       ; None                       ; None                       ; 1.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[15]      ; C5         ; C5       ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[28]      ; C5         ; C5       ; None                       ; None                       ; 1.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[21]      ; C5         ; C5       ; None                       ; None                       ; 1.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[3]       ; C5         ; C5       ; None                       ; None                       ; 1.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[12]      ; C5         ; C5       ; None                       ; None                       ; 1.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[4]       ; C5         ; C5       ; None                       ; None                       ; 1.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[17]      ; C5         ; C5       ; None                       ; None                       ; 1.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[16]      ; C5         ; C5       ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[7]       ; C5         ; C5       ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|last_data[14]        ; C5         ; C5       ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|last_data[12]        ; C5         ; C5       ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|last_data[15]        ; C5         ; C5       ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[9]       ; C5         ; C5       ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|last_data[10]        ; C5         ; C5       ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|last_data[13]        ; C5         ; C5       ; None                       ; None                       ; 2.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE ; C5         ; C5       ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|xmit_rdy           ; C5         ; C5       ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|TLV_state.TLV_LR_HI  ; C5         ; C5       ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|TLV_state.TLV_WL   ; C5         ; C5       ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|TLV_state.TLV_LR_LO  ; C5         ; C5       ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|Brise         ; I2S_xmit:J_IQPWM|data[0]              ; C5         ; C5       ; None                       ; None                       ; 2.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[25]      ; C5         ; C5       ; None                       ; None                       ; 2.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[2]       ; C5         ; C5       ; None                       ; None                       ; 2.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[22]      ; C5         ; C5       ; None                       ; None                       ; 2.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[10]      ; C5         ; C5       ; None                       ; None                       ; 2.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]  ; clk_lrclk_gen:lrgen|LRCLK             ; C5         ; C5       ; None                       ; None                       ; 1.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[8]       ; C5         ; C5       ; None                       ; None                       ; 2.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[1]       ; C5         ; C5       ; None                       ; None                       ; 2.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[0]       ; C5         ; C5       ; None                       ; None                       ; 2.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[31]      ; C5         ; C5       ; None                       ; None                       ; 2.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[20]      ; C5         ; C5       ; None                       ; None                       ; 2.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[18]      ; C5         ; C5       ; None                       ; None                       ; 2.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|last_data[0]         ; C5         ; C5       ; None                       ; None                       ; 2.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|LRCLK_cnt[4]  ; clk_lrclk_gen:lrgen|LRCLK             ; C5         ; C5       ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]  ; clk_lrclk_gen:lrgen|LRCLK             ; C5         ; C5       ; None                       ; None                       ; 1.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|Brise         ; I2S_xmit:J_LRAudio|obit               ; C5         ; C5       ; None                       ; None                       ; 2.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|Brise         ; I2S_xmit:J_IQPWM|obit                 ; C5         ; C5       ; None                       ; None                       ; 2.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|last_data[2]         ; C5         ; C5       ; None                       ; None                       ; 2.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|last_data[3]         ; C5         ; C5       ; None                       ; None                       ; 2.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|last_data[11]        ; C5         ; C5       ; None                       ; None                       ; 2.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[24]      ; C5         ; C5       ; None                       ; None                       ; 2.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|LRCLK_cnt[1]  ; clk_lrclk_gen:lrgen|LRCLK             ; C5         ; C5       ; None                       ; None                       ; 1.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[11]      ; C5         ; C5       ; None                       ; None                       ; 2.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[27]      ; C5         ; C5       ; None                       ; None                       ; 2.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[26]      ; C5         ; C5       ; None                       ; None                       ; 2.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:clrgen|LRCLK_cnt[3] ; clk_lrclk_gen:clrgen|LRCLK            ; C5         ; C5       ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[6]       ; C5         ; C5       ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[23]      ; C5         ; C5       ; None                       ; None                       ; 2.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|Brise         ; I2S_xmit:J_IQPWM|bit_count[2]         ; C5         ; C5       ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|Brise         ; I2S_xmit:J_IQPWM|bit_count[0]         ; C5         ; C5       ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|Brise         ; I2S_xmit:J_IQPWM|bit_count[1]         ; C5         ; C5       ; None                       ; None                       ; 2.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|TLV_state.TLV_WH   ; C5         ; C5       ; None                       ; None                       ; 2.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_cgen_rst                      ; clk_lrclk_gen:lrgen|LRCLK             ; C5         ; C5       ; None                       ; None                       ; 2.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_LRAudio|last_data[13]      ; C5         ; C5       ; None                       ; None                       ; 2.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|last_data[7]         ; C5         ; C5       ; None                       ; None                       ; 2.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|last_data[9]         ; C5         ; C5       ; None                       ; None                       ; 2.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|last_data[8]         ; C5         ; C5       ; None                       ; None                       ; 2.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|last_data[4]         ; C5         ; C5       ; None                       ; None                       ; 2.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|last_data[6]         ; C5         ; C5       ; None                       ; None                       ; 2.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|last_data[5]         ; C5         ; C5       ; None                       ; None                       ; 2.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; I2S_xmit:J_IQPWM|last_data[1]         ; C5         ; C5       ; None                       ; None                       ; 2.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|Bfall         ; clk_lrclk_gen:lrgen|LRCLK             ; C5         ; C5       ; None                       ; None                       ; 2.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|Brise         ; I2S_xmit:J_IQPWM|TLV_state.TLV_LR_LO  ; C5         ; C5       ; None                       ; None                       ; 2.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|Brise         ; I2S_xmit:J_LRAudio|TLV_state.TLV_WL   ; C5         ; C5       ; None                       ; None                       ; 2.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|Brise         ; I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE ; C5         ; C5       ; None                       ; None                       ; 2.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_lrclk_gen:lrgen|Brise         ; I2S_xmit:J_IQPWM|TLV_state.TLV_LR_HI  ; C5         ; C5       ; None                       ; None                       ; 2.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; cdc_mcp:lra|b_data[16]            ; I2S_xmit:J_LRAudio|last_data[16]      ; C5         ; C5       ; None                       ; None                       ; 0.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_cgen_rst                      ; clk_lrclk_gen:clrgen|LRCLK            ; C5         ; C5       ; None                       ; None                       ; 1.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; cdc_mcp:iqp|b_data[5]                 ; C5         ; C5       ; None                       ; None                       ; 2.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; cdc_mcp:iqp|b_data[1]                 ; C5         ; C5       ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; cdc_mcp:iqp|b_data[4]                 ; C5         ; C5       ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; cdc_mcp:iqp|b_data[9]                 ; C5         ; C5       ; None                       ; None                       ; 2.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; cdc_mcp:lra|b_data[16]                ; C5         ; C5       ; None                       ; None                       ; 1.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; cdc_mcp:iqp|b_data[0]                 ; C5         ; C5       ; None                       ; None                       ; 1.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; cdc_mcp:iqp|b_data[12]                ; C5         ; C5       ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; C12_rst                           ; cdc_mcp:lra|b_data[23]                ; C5         ; C5       ; None                       ; None                       ; 1.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; cdc_mcp:lra|b_data[11]            ; I2S_xmit:J_LRAudio|last_data[11]      ; C5         ; C5       ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; cdc_mcp:lra|b_data[13]            ; I2S_xmit:J_LRAudio|last_data[13]      ; C5         ; C5       ; None                       ; None                       ; 0.910 ns                 ;
+------------------------------------------+-----------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                      ;
+-------+--------------+------------+------------+--------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                           ; To Clock ;
+-------+--------------+------------+------------+--------------------------------------------------------------+----------+
; N/A   ; None         ; 9.799 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK  ;
; N/A   ; None         ; 8.927 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK  ;
; N/A   ; None         ; 8.922 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK  ;
; N/A   ; None         ; 8.918 ns   ; GPIO_IN[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK  ;
; N/A   ; None         ; 8.788 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK  ;
; N/A   ; None         ; 8.712 ns   ; FLAGC      ; async_usb:usb1|FX_state.FX_TDONE                             ; IF_clk   ;
; N/A   ; None         ; 8.708 ns   ; FLAGC      ; async_usb:usb1|FX_state.FX_T1                                ; IF_clk   ;
; N/A   ; None         ; 8.655 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK  ;
; N/A   ; None         ; 8.617 ns   ; MDOUT      ; NWire_rcv:M_IQ|d0                                            ; IF_clk   ;
; N/A   ; None         ; 8.482 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK  ;
; N/A   ; None         ; 8.308 ns   ; FLAGB      ; async_usb:usb1|FX_state.FX_TDONE                             ; IF_clk   ;
; N/A   ; None         ; 8.304 ns   ; FLAGB      ; async_usb:usb1|FX_state.FX_T1                                ; IF_clk   ;
; N/A   ; None         ; 7.930 ns   ; GPIO_IN[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK  ;
; N/A   ; None         ; 7.880 ns   ; GPIO_IN[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK  ;
; N/A   ; None         ; 7.781 ns   ; GPIO_IN[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK  ;
; N/A   ; None         ; 7.223 ns   ; A12        ; NWire_rcv:SPD|d0                                             ; IF_clk   ;
; N/A   ; None         ; 7.214 ns   ; CDOUT_P    ; NWire_rcv:P_MIC|d0                                           ; IF_clk   ;
; N/A   ; None         ; 7.187 ns   ; GPIO_IN[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK  ;
; N/A   ; None         ; 7.167 ns   ; GPIO_IN[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK  ;
; N/A   ; None         ; 7.165 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK  ;
; N/A   ; None         ; 6.998 ns   ; GPIO_IN[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK  ;
; N/A   ; None         ; 6.658 ns   ; FLAGA      ; async_usb:usb1|FX_state.FX_FDONE                             ; IF_clk   ;
; N/A   ; None         ; 6.654 ns   ; FLAGA      ; async_usb:usb1|FX_state.FX_F1                                ; IF_clk   ;
; N/A   ; None         ; 6.586 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK  ;
; N/A   ; None         ; 6.362 ns   ; GPIO_IN[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK  ;
; N/A   ; None         ; 6.345 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK  ;
; N/A   ; None         ; 6.345 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK  ;
; N/A   ; None         ; 6.345 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK  ;
; N/A   ; None         ; 6.345 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK  ;
; N/A   ; None         ; 6.345 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK  ;
; N/A   ; None         ; 6.345 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK  ;
; N/A   ; None         ; 6.345 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK  ;
; N/A   ; None         ; 6.345 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK  ;
; N/A   ; None         ; 6.232 ns   ; FX2_FD[0]  ; async_usb:usb1|Rx_fifo_wdata[8]                              ; IF_clk   ;
; N/A   ; None         ; 6.021 ns   ; FX2_FD[2]  ; async_usb:usb1|Rx_fifo_wdata[10]                             ; IF_clk   ;
; N/A   ; None         ; 5.992 ns   ; FX2_FD[10] ; async_usb:usb1|Rx_fifo_wdata[2]                              ; IF_clk   ;
; N/A   ; None         ; 5.894 ns   ; FLAGB      ; sp_rcv_ctrl:SPC|sp_state                                     ; IF_clk   ;
; N/A   ; None         ; 5.886 ns   ; FX2_FD[3]  ; async_usb:usb1|Rx_fifo_wdata[11]                             ; IF_clk   ;
; N/A   ; None         ; 5.713 ns   ; FX2_FD[9]  ; async_usb:usb1|Rx_fifo_wdata[1]                              ; IF_clk   ;
; N/A   ; None         ; 5.695 ns   ; FX2_FD[8]  ; async_usb:usb1|Rx_fifo_wdata[0]                              ; IF_clk   ;
; N/A   ; None         ; 5.683 ns   ; FX2_FD[6]  ; async_usb:usb1|Rx_fifo_wdata[14]                             ; IF_clk   ;
; N/A   ; None         ; 5.643 ns   ; FX2_FD[5]  ; async_usb:usb1|Rx_fifo_wdata[13]                             ; IF_clk   ;
; N/A   ; None         ; 5.614 ns   ; FX2_FD[4]  ; async_usb:usb1|Rx_fifo_wdata[12]                             ; IF_clk   ;
; N/A   ; None         ; 5.589 ns   ; FX2_FD[1]  ; async_usb:usb1|Rx_fifo_wdata[9]                              ; IF_clk   ;
; N/A   ; None         ; 5.559 ns   ; FX2_FD[13] ; async_usb:usb1|Rx_fifo_wdata[5]                              ; IF_clk   ;
; N/A   ; None         ; 5.505 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK  ;
; N/A   ; None         ; 5.502 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK  ;
; N/A   ; None         ; 5.497 ns   ; FX2_FD[14] ; async_usb:usb1|Rx_fifo_wdata[6]                              ; IF_clk   ;
; N/A   ; None         ; 5.477 ns   ; GPIO_IN[6] ; debounce:de_dot|pb_history[0]                                ; IF_clk   ;
; N/A   ; None         ; 5.475 ns   ; FX2_FD[12] ; async_usb:usb1|Rx_fifo_wdata[4]                              ; IF_clk   ;
; N/A   ; None         ; 5.467 ns   ; FX2_FD[15] ; async_usb:usb1|Rx_fifo_wdata[7]                              ; IF_clk   ;
; N/A   ; None         ; 5.448 ns   ; CDOUT      ; I2S_rcv:J_MIC|d0                                             ; IF_clk   ;
; N/A   ; None         ; 5.444 ns   ; FX2_FD[11] ; async_usb:usb1|Rx_fifo_wdata[3]                              ; IF_clk   ;
; N/A   ; None         ; 5.420 ns   ; GPIO_IN[5] ; debounce:de_dash|pb_history[0]                               ; IF_clk   ;
; N/A   ; None         ; 5.324 ns   ; GPIO_IN[7] ; debounce:de_PTT|pb_history[0]                                ; IF_clk   ;
; N/A   ; None         ; 5.278 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                                ; IF_clk   ;
; N/A   ; None         ; 5.272 ns   ; DOUT       ; I2S_rcv:J_IQ|d0                                              ; IF_clk   ;
; N/A   ; None         ; 5.128 ns   ; A5         ; NWire_rcv:p_ser|d0                                           ; IF_clk   ;
; N/A   ; None         ; 5.040 ns   ; C23        ; cdc_sync:cdc_c23|q1[0]                                       ; IF_clk   ;
; N/A   ; None         ; 5.024 ns   ; C5         ; I2S_rcv:J_IQ|bc0                                             ; IF_clk   ;
; N/A   ; None         ; 4.912 ns   ; C22        ; cdc_sync:cdc_c22|q1[0]                                       ; IF_clk   ;
; N/A   ; None         ; 4.898 ns   ; FX2_FD[7]  ; async_usb:usb1|Rx_fifo_wdata[15]                             ; IF_clk   ;
; N/A   ; None         ; 4.651 ns   ; A6         ; NWire_rcv:m_ser|d0                                           ; IF_clk   ;
; N/A   ; None         ; 4.140 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK  ;
+-------+--------------+------------+------------+--------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                  ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                            ; To                ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------+
; N/A   ; None         ; 18.263 ns  ; led_blinker:BLINK_D1|led_timer[1]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 17.931 ns  ; led_blinker:BLINK_D4|led_timer[2]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 17.925 ns  ; led_blinker:BLINK_D1|led_timer[2]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 17.739 ns  ; led_blinker:BLINK_D1|led_timer[0]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 17.638 ns  ; led_blinker:BLINK_D1|led_timer[7]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 17.596 ns  ; led_blinker:BLINK_D1|led_timer[4]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 17.590 ns  ; led_blinker:BLINK_D4|led_timer[3]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 17.556 ns  ; led_blinker:BLINK_D1|led_timer[3]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 17.454 ns  ; led_blinker:BLINK_D1|led_timer[5]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 17.412 ns  ; led_blinker:BLINK_D4|led_timer[0]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 17.314 ns  ; led_blinker:BLINK_D4|led_timer[7]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 17.271 ns  ; led_blinker:BLINK_D1|led_timer[6]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 17.266 ns  ; led_blinker:BLINK_D4|led_timer[4]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 17.233 ns  ; led_blinker:BLINK_D4|led_timer[1]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 17.129 ns  ; led_blinker:BLINK_D4|led_timer[5]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 16.936 ns  ; led_blinker:BLINK_D4|led_timer[6]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 16.883 ns  ; led_blinker:BLINK_D1|led_timer[8]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 16.678 ns  ; led_blinker:BLINK_D1|led_timer[13]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 16.663 ns  ; led_blinker:BLINK_D1|led_timer[18]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 16.544 ns  ; led_blinker:BLINK_D4|led_timer[8]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 16.349 ns  ; led_blinker:BLINK_D1|led_timer[17]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 16.225 ns  ; led_blinker:BLINK_D1|led_timer[14]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 16.205 ns  ; led_blinker:BLINK_D1|led_timer[11]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 16.184 ns  ; led_blinker:BLINK_D1|led_timer[16]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 16.130 ns  ; led_blinker:BLINK_D1|led_timer[15]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.962 ns  ; led_blinker:BLINK_D1|led_timer[10]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.889 ns  ; led_blinker:BLINK_D4|led_timer[11]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 15.811 ns  ; led_blinker:BLINK_D1|led_timer[9]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.797 ns  ; led_blinker:BLINK_D1|led_timer[12]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.587 ns  ; led_blinker:BLINK_D1|led_code[0]                                                                                                                ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.573 ns  ; led_blinker:BLINK_D1|led_timer[21]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.559 ns  ; led_blinker:BLINK_D4|led_timer[9]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 15.533 ns  ; led_blinker:BLINK_D4|led_timer[13]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 15.371 ns  ; led_blinker:BLINK_D1|led_timer[19]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.170 ns  ; led_blinker:BLINK_D1|led_timer[20]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.095 ns  ; led_blinker:BLINK_D4|led_timer[15]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 15.078 ns  ; led_blinker:BLINK_D4|led_timer[14]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 14.858 ns  ; led_blinker:BLINK_D1|led_timer[22]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.711 ns  ; led_blinker:BLINK_D4|led_timer[10]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 14.629 ns  ; led_blinker:BLINK_D4|led_timer[16]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 14.614 ns  ; led_blinker:BLINK_D1|led_timer[23]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.115 ns  ; led_blinker:BLINK_D4|led_timer[12]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.872 ns  ; led_blinker:BLINK_D1|led_timer[25]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.296 ns  ; led_blinker:BLINK_D4|led_timer[17]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.243 ns  ; led_blinker:BLINK_D1|led_cnt[4]                                                                                                                 ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.242 ns  ; led_blinker:BLINK_D4|led_timer[18]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.182 ns  ; led_blinker:BLINK_D1|LED_state.LED_BLINK                                                                                                        ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.077 ns  ; led_blinker:BLINK_D1|led_timer[24]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.060 ns  ; led_blinker:BLINK_D4|led_timer[19]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 12.981 ns  ; IF_conf[1]                                                                                                                                      ; C48_clk           ; IF_clk     ;
; N/A   ; None         ; 12.946 ns  ; led_blinker:BLINK_D4|led_timer[20]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 12.873 ns  ; led_blinker:BLINK_D1|led_cnt[2]                                                                                                                 ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 12.764 ns  ; led_blinker:BLINK_D1|led_cnt[3]                                                                                                                 ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 12.718 ns  ; SPI_state[2]                                                                                                                                    ; LE1               ; IF_clk     ;
; N/A   ; None         ; 12.533 ns  ; SPI_state[0]                                                                                                                                    ; LE1               ; IF_clk     ;
; N/A   ; None         ; 12.334 ns  ; SPI_state[2]                                                                                                                                    ; LE2               ; IF_clk     ;
; N/A   ; None         ; 12.294 ns  ; SPI_state[3]                                                                                                                                    ; LE1               ; IF_clk     ;
; N/A   ; None         ; 12.202 ns  ; led_blinker:BLINK_D4|led_timer[21]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 12.117 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[15] ; FX2_FD[7]         ; IF_clk     ;
; N/A   ; None         ; 12.042 ns  ; SPI_state[3]                                                                                                                                    ; LE2               ; IF_clk     ;
; N/A   ; None         ; 12.020 ns  ; led_blinker:BLINK_D4|led_timer[22]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 11.858 ns  ; ADF4112_SPI:ADF4112|SPI_LE                                                                                                                      ; LE1               ; IF_clk     ;
; N/A   ; None         ; 11.843 ns  ; ADF4112_SPI:ADF4112|SPI_LE                                                                                                                      ; LE2               ; IF_clk     ;
; N/A   ; None         ; 11.805 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[5]  ; FX2_FD[13]        ; IF_clk     ;
; N/A   ; None         ; 11.782 ns  ; led_blinker:BLINK_D4|led_timer[23]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 11.743 ns  ; led_blinker:BLINK_D4|led_timer[24]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 11.734 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[9]  ; FX2_FD[1]         ; IF_clk     ;
; N/A   ; None         ; 11.715 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[8]         ; IF_clk     ;
; N/A   ; None         ; 11.712 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[7]  ; FX2_FD[15]        ; IF_clk     ;
; N/A   ; None         ; 11.618 ns  ; led_blinker:BLINK_D4|led_timer[25]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 11.566 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[13]        ; IF_clk     ;
; N/A   ; None         ; 11.551 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[11]        ; IF_clk     ;
; N/A   ; None         ; 11.520 ns  ; led_blinker:BLINK_D4|LED_state.LED_BLINK                                                                                                        ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 11.466 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[12]        ; IF_clk     ;
; N/A   ; None         ; 11.346 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[5]  ; FX2_FD[13]        ; IF_clk     ;
; N/A   ; None         ; 11.322 ns  ; led_blinker:BLINK_D4|led_code[0]                                                                                                                ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 11.310 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[12] ; FX2_FD[4]         ; IF_clk     ;
; N/A   ; None         ; 11.283 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[8]         ; IF_clk     ;
; N/A   ; None         ; 11.184 ns  ; SPI_state[1]                                                                                                                                    ; LE1               ; IF_clk     ;
; N/A   ; None         ; 11.177 ns  ; SPI_state[1]                                                                                                                                    ; LE2               ; IF_clk     ;
; N/A   ; None         ; 11.176 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[3]  ; FX2_FD[11]        ; IF_clk     ;
; N/A   ; None         ; 11.147 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[1]  ; FX2_FD[9]         ; IF_clk     ;
; N/A   ; None         ; 11.102 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[10]        ; IF_clk     ;
; N/A   ; None         ; 11.101 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[0]  ; FX2_FD[8]         ; IF_clk     ;
; N/A   ; None         ; 11.081 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[15]        ; IF_clk     ;
; N/A   ; None         ; 11.077 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[10] ; FX2_FD[2]         ; IF_clk     ;
; N/A   ; None         ; 11.052 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[9]         ; IF_clk     ;
; N/A   ; None         ; 10.924 ns  ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5]                                                                                    ; GPIO_OUT[13]      ; SPI_SCK    ;
; N/A   ; None         ; 10.891 ns  ; led_blinker:BLINK_D4|led_cnt[4]                                                                                                                 ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 10.874 ns  ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4]                                                                                    ; GPIO_OUT[12]      ; SPI_SCK    ;
; N/A   ; None         ; 10.849 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[7]  ; FX2_FD[15]        ; IF_clk     ;
; N/A   ; None         ; 10.845 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[14] ; FX2_FD[6]         ; IF_clk     ;
; N/A   ; None         ; 10.819 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[4]         ; IF_clk     ;
; N/A   ; None         ; 10.816 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[4]  ; FX2_FD[12]        ; IF_clk     ;
; N/A   ; None         ; 10.809 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[5]         ; IF_clk     ;
; N/A   ; None         ; 10.768 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[13] ; FX2_FD[5]         ; IF_clk     ;
; N/A   ; None         ; 10.752 ns  ; I2S_xmit:J_LRAudio|outbit                                                                                                                       ; C4                ; C5         ;
; N/A   ; None         ; 10.744 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[6]         ; IF_clk     ;
; N/A   ; None         ; 10.742 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[7]         ; IF_clk     ;
; N/A   ; None         ; 10.740 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[4]         ; IF_clk     ;
; N/A   ; None         ; 10.729 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[5]         ; IF_clk     ;
; N/A   ; None         ; 10.708 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[13]        ; IF_clk     ;
; N/A   ; None         ; 10.707 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[2]  ; FX2_FD[10]        ; IF_clk     ;
; N/A   ; None         ; 10.684 ns  ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7]                                                                                    ; GPIO_OUT[7]       ; SPI_SCK    ;
; N/A   ; None         ; 10.666 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[14]        ; IF_clk     ;
; N/A   ; None         ; 10.664 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[6]         ; IF_clk     ;
; N/A   ; None         ; 10.661 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[7]         ; IF_clk     ;
; N/A   ; None         ; 10.657 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[14]        ; IF_clk     ;
; N/A   ; None         ; 10.656 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[1]  ; FX2_FD[9]         ; IF_clk     ;
; N/A   ; None         ; 10.625 ns  ; I2S_xmit:J_IQPWM|outbit                                                                                                                         ; C12               ; C5         ;
; N/A   ; None         ; 10.613 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[2]         ; IF_clk     ;
; N/A   ; None         ; 10.611 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[3]         ; IF_clk     ;
; N/A   ; None         ; 10.597 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[1]         ; IF_clk     ;
; N/A   ; None         ; 10.595 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[0]         ; IF_clk     ;
; N/A   ; None         ; 10.561 ns  ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1]                                                                                    ; GPIO_OUT[9]       ; SPI_SCK    ;
; N/A   ; None         ; 10.558 ns  ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7]                                                                                    ; GPIO_OUT[15]      ; SPI_SCK    ;
; N/A   ; None         ; 10.532 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[2]  ; FX2_FD[10]        ; IF_clk     ;
; N/A   ; None         ; 10.518 ns  ; led_blinker:BLINK_D4|led_cnt[3]                                                                                                                 ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 10.497 ns  ; ADF4112_SPI:ADF4112|SPI_data                                                                                                                    ; ADF4112_SPI_data  ; IF_clk     ;
; N/A   ; None         ; 10.494 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[0]  ; FX2_FD[8]         ; IF_clk     ;
; N/A   ; None         ; 10.493 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[6]  ; FX2_FD[14]        ; IF_clk     ;
; N/A   ; None         ; 10.411 ns  ; led_blinker:BLINK_D4|led_cnt[2]                                                                                                                 ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 10.410 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[12]        ; IF_clk     ;
; N/A   ; None         ; 10.408 ns  ; ADF4112_SPI:ADF4112|SPI_clock                                                                                                                   ; ADF4112_SPI_clock ; IF_clk     ;
; N/A   ; None         ; 10.387 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[11]        ; IF_clk     ;
; N/A   ; None         ; 10.382 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[2]         ; IF_clk     ;
; N/A   ; None         ; 10.381 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[3]         ; IF_clk     ;
; N/A   ; None         ; 10.369 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[12] ; FX2_FD[4]         ; IF_clk     ;
; N/A   ; None         ; 10.367 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[1]         ; IF_clk     ;
; N/A   ; None         ; 10.364 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[0]         ; IF_clk     ;
; N/A   ; None         ; 10.292 ns  ; sp_rcv_ctrl:SPC|trigger                                                                                                                         ; C21               ; IF_clk     ;
; N/A   ; None         ; 10.277 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[14] ; FX2_FD[6]         ; IF_clk     ;
; N/A   ; None         ; 10.259 ns  ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5]                                                                                    ; GPIO_OUT[5]       ; SPI_SCK    ;
; N/A   ; None         ; 10.258 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[10]        ; IF_clk     ;
; N/A   ; None         ; 10.255 ns  ; clk_lrclk_gen:lrgen|LRCLK                                                                                                                       ; C7                ; C5         ;
; N/A   ; None         ; 10.241 ns  ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6]                                                                                    ; GPIO_OUT[6]       ; SPI_SCK    ;
; N/A   ; None         ; 10.239 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[15]        ; IF_clk     ;
; N/A   ; None         ; 10.208 ns  ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0]                                                                                    ; GPIO_OUT[8]       ; SPI_SCK    ;
; N/A   ; None         ; 10.099 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[8]  ; FX2_FD[0]         ; IF_clk     ;
; N/A   ; None         ; 10.005 ns  ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2]                                                                                    ; GPIO_OUT[2]       ; SPI_SCK    ;
; N/A   ; None         ; 9.966 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1]                                                                                    ; GPIO_OUT[1]       ; SPI_SCK    ;
; N/A   ; None         ; 9.910 ns   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[6]  ; FX2_FD[14]        ; IF_clk     ;
; N/A   ; None         ; 9.888 ns   ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[9]         ; IF_clk     ;
; N/A   ; None         ; 9.887 ns   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[11] ; FX2_FD[3]         ; IF_clk     ;
; N/A   ; None         ; 9.855 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[13] ; FX2_FD[5]         ; IF_clk     ;
; N/A   ; None         ; 9.854 ns   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[3]  ; FX2_FD[11]        ; IF_clk     ;
; N/A   ; None         ; 9.822 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[10] ; FX2_FD[2]         ; IF_clk     ;
; N/A   ; None         ; 9.813 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6]                                                                                    ; GPIO_OUT[14]      ; SPI_SCK    ;
; N/A   ; None         ; 9.796 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[8]  ; FX2_FD[0]         ; IF_clk     ;
; N/A   ; None         ; 9.790 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[15] ; FX2_FD[7]         ; IF_clk     ;
; N/A   ; None         ; 9.789 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3]                                                                                    ; GPIO_OUT[3]       ; SPI_SCK    ;
; N/A   ; None         ; 9.707 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2]                                                                                    ; GPIO_OUT[10]      ; SPI_SCK    ;
; N/A   ; None         ; 9.680 ns   ; clk_lrclk_gen:clrgen|LRCLK                                                                                                                      ; C9                ; C5         ;
; N/A   ; None         ; 9.646 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4]                                                                                    ; GPIO_OUT[4]       ; SPI_SCK    ;
; N/A   ; None         ; 9.639 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0]                                                                                    ; GPIO_OUT[0]       ; SPI_SCK    ;
; N/A   ; None         ; 9.454 ns   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[4]  ; FX2_FD[12]        ; IF_clk     ;
; N/A   ; None         ; 9.240 ns   ; IF_conf[1]                                                                                                                                      ; DEBUG_LED1        ; IF_clk     ;
; N/A   ; None         ; 9.206 ns   ; NWire_xmit:CCxmit|id[0]                                                                                                                         ; CC                ; IF_clk     ;
; N/A   ; None         ; 9.205 ns   ; IF_DFS0                                                                                                                                         ; C13               ; IF_clk     ;
; N/A   ; None         ; 9.183 ns   ; IF_DFS1                                                                                                                                         ; C14               ; IF_clk     ;
; N/A   ; None         ; 9.158 ns   ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                          ; CC                ; IF_clk     ;
; N/A   ; None         ; 9.007 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[11] ; FX2_FD[3]         ; IF_clk     ;
; N/A   ; None         ; 8.995 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[9]  ; FX2_FD[1]         ; IF_clk     ;
; N/A   ; None         ; 8.892 ns   ; clk_lrclk_gen:clrgen|BCLK                                                                                                                       ; C8                ; C5         ;
; N/A   ; None         ; 8.888 ns   ; IF_Rx_ctrl_0[0]                                                                                                                                 ; DEBUG_LED2        ; IF_clk     ;
; N/A   ; None         ; 8.846 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3]                                                                                    ; GPIO_OUT[11]      ; SPI_SCK    ;
; N/A   ; None         ; 8.731 ns   ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q1                                                                                                           ; CC                ; IF_clk     ;
; N/A   ; None         ; 8.707 ns   ; IF_count[28]                                                                                                                                    ; AK_reset          ; IF_clk     ;
; N/A   ; None         ; 8.556 ns   ; async_usb:usb1|FIFO_ADR[1]                                                                                                                      ; FIFO_ADR[1]       ; IF_clk     ;
; N/A   ; None         ; 8.527 ns   ; async_usb:usb1|FIFO_ADR[0]                                                                                                                      ; FIFO_ADR[0]       ; IF_clk     ;
; N/A   ; None         ; 8.399 ns   ; async_usb:usb1|SLRD                                                                                                                             ; SLRD              ; IF_clk     ;
; N/A   ; None         ; 8.395 ns   ; async_usb:usb1|SLWR                                                                                                                             ; SLWR              ; IF_clk     ;
; N/A   ; None         ; 8.361 ns   ; async_usb:usb1|SLOE                                                                                                                             ; SLOE              ; IF_clk     ;
; N/A   ; None         ; 8.198 ns   ; NWire_xmit:M_LRAudio|id[0]                                                                                                                      ; C24               ; IF_clk     ;
; N/A   ; None         ; 7.567 ns   ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23                                                                                                       ; C24               ; IF_clk     ;
; N/A   ; None         ; 7.548 ns   ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q1                                                                                                          ; C19               ; IF_clk     ;
; N/A   ; None         ; 7.287 ns   ; NWire_xmit:P_IQPWM|id[0]                                                                                                                        ; C19               ; IF_clk     ;
; N/A   ; None         ; 7.271 ns   ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q1                                                                                                        ; C24               ; IF_clk     ;
; N/A   ; None         ; 7.134 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                                         ; SPI_SO            ; SPI_SCK    ;
; N/A   ; None         ; 7.118 ns   ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23                                                                                                         ; C19               ; IF_clk     ;
; N/A   ; None         ; 7.029 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                                              ; SPI_SO            ; SPI_SCK    ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+---------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To      ;
+-------+-------------------+-----------------+---------+---------+
; N/A   ; None              ; 11.337 ns       ; SDOBACK ; FX2_PE1 ;
; N/A   ; None              ; 9.725 ns        ; C5      ; C6      ;
; N/A   ; None              ; 8.739 ns        ; IF_clk  ; C48_clk ;
+-------+-------------------+-----------------+---------+---------+


+--------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                             ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                           ; To Clock ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------+----------+
; N/A           ; None        ; -3.850 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK  ;
; N/A           ; None        ; -3.874 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK  ;
; N/A           ; None        ; -3.888 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK  ;
; N/A           ; None        ; -3.890 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK  ;
; N/A           ; None        ; -4.192 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK  ;
; N/A           ; None        ; -4.192 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK  ;
; N/A           ; None        ; -4.196 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK  ;
; N/A           ; None        ; -4.385 ns ; A6         ; NWire_rcv:m_ser|d0                                           ; IF_clk   ;
; N/A           ; None        ; -4.632 ns ; FX2_FD[7]  ; async_usb:usb1|Rx_fifo_wdata[15]                             ; IF_clk   ;
; N/A           ; None        ; -4.646 ns ; C22        ; cdc_sync:cdc_c22|q1[0]                                       ; IF_clk   ;
; N/A           ; None        ; -4.758 ns ; C5         ; I2S_rcv:J_IQ|bc0                                             ; IF_clk   ;
; N/A           ; None        ; -4.774 ns ; C23        ; cdc_sync:cdc_c23|q1[0]                                       ; IF_clk   ;
; N/A           ; None        ; -4.862 ns ; A5         ; NWire_rcv:p_ser|d0                                           ; IF_clk   ;
; N/A           ; None        ; -5.006 ns ; DOUT       ; I2S_rcv:J_IQ|d0                                              ; IF_clk   ;
; N/A           ; None        ; -5.012 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                                ; IF_clk   ;
; N/A           ; None        ; -5.058 ns ; GPIO_IN[7] ; debounce:de_PTT|pb_history[0]                                ; IF_clk   ;
; N/A           ; None        ; -5.152 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK  ;
; N/A           ; None        ; -5.154 ns ; GPIO_IN[5] ; debounce:de_dash|pb_history[0]                               ; IF_clk   ;
; N/A           ; None        ; -5.178 ns ; FX2_FD[11] ; async_usb:usb1|Rx_fifo_wdata[3]                              ; IF_clk   ;
; N/A           ; None        ; -5.182 ns ; CDOUT      ; I2S_rcv:J_MIC|d0                                             ; IF_clk   ;
; N/A           ; None        ; -5.201 ns ; FX2_FD[15] ; async_usb:usb1|Rx_fifo_wdata[7]                              ; IF_clk   ;
; N/A           ; None        ; -5.209 ns ; FX2_FD[12] ; async_usb:usb1|Rx_fifo_wdata[4]                              ; IF_clk   ;
; N/A           ; None        ; -5.211 ns ; GPIO_IN[6] ; debounce:de_dot|pb_history[0]                                ; IF_clk   ;
; N/A           ; None        ; -5.231 ns ; FX2_FD[14] ; async_usb:usb1|Rx_fifo_wdata[6]                              ; IF_clk   ;
; N/A           ; None        ; -5.236 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK  ;
; N/A           ; None        ; -5.239 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK  ;
; N/A           ; None        ; -5.293 ns ; FX2_FD[13] ; async_usb:usb1|Rx_fifo_wdata[5]                              ; IF_clk   ;
; N/A           ; None        ; -5.323 ns ; FX2_FD[1]  ; async_usb:usb1|Rx_fifo_wdata[9]                              ; IF_clk   ;
; N/A           ; None        ; -5.340 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK  ;
; N/A           ; None        ; -5.348 ns ; FX2_FD[4]  ; async_usb:usb1|Rx_fifo_wdata[12]                             ; IF_clk   ;
; N/A           ; None        ; -5.377 ns ; FX2_FD[5]  ; async_usb:usb1|Rx_fifo_wdata[13]                             ; IF_clk   ;
; N/A           ; None        ; -5.417 ns ; FX2_FD[6]  ; async_usb:usb1|Rx_fifo_wdata[14]                             ; IF_clk   ;
; N/A           ; None        ; -5.429 ns ; FX2_FD[8]  ; async_usb:usb1|Rx_fifo_wdata[0]                              ; IF_clk   ;
; N/A           ; None        ; -5.447 ns ; FX2_FD[9]  ; async_usb:usb1|Rx_fifo_wdata[1]                              ; IF_clk   ;
; N/A           ; None        ; -5.620 ns ; FX2_FD[3]  ; async_usb:usb1|Rx_fifo_wdata[11]                             ; IF_clk   ;
; N/A           ; None        ; -5.628 ns ; FLAGB      ; sp_rcv_ctrl:SPC|sp_state                                     ; IF_clk   ;
; N/A           ; None        ; -5.726 ns ; FX2_FD[10] ; async_usb:usb1|Rx_fifo_wdata[2]                              ; IF_clk   ;
; N/A           ; None        ; -5.755 ns ; FX2_FD[2]  ; async_usb:usb1|Rx_fifo_wdata[10]                             ; IF_clk   ;
; N/A           ; None        ; -5.966 ns ; FX2_FD[0]  ; async_usb:usb1|Rx_fifo_wdata[8]                              ; IF_clk   ;
; N/A           ; None        ; -6.079 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK  ;
; N/A           ; None        ; -6.079 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK  ;
; N/A           ; None        ; -6.079 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK  ;
; N/A           ; None        ; -6.079 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK  ;
; N/A           ; None        ; -6.079 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK  ;
; N/A           ; None        ; -6.079 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK  ;
; N/A           ; None        ; -6.079 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK  ;
; N/A           ; None        ; -6.079 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK  ;
; N/A           ; None        ; -6.096 ns ; GPIO_IN[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK  ;
; N/A           ; None        ; -6.388 ns ; FLAGA      ; async_usb:usb1|FX_state.FX_F1                                ; IF_clk   ;
; N/A           ; None        ; -6.392 ns ; FLAGA      ; async_usb:usb1|FX_state.FX_FDONE                             ; IF_clk   ;
; N/A           ; None        ; -6.732 ns ; GPIO_IN[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK  ;
; N/A           ; None        ; -6.901 ns ; GPIO_IN[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK  ;
; N/A           ; None        ; -6.921 ns ; GPIO_IN[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK  ;
; N/A           ; None        ; -6.948 ns ; CDOUT_P    ; NWire_rcv:P_MIC|d0                                           ; IF_clk   ;
; N/A           ; None        ; -6.957 ns ; A12        ; NWire_rcv:SPD|d0                                             ; IF_clk   ;
; N/A           ; None        ; -7.515 ns ; GPIO_IN[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK  ;
; N/A           ; None        ; -7.614 ns ; GPIO_IN[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK  ;
; N/A           ; None        ; -7.664 ns ; GPIO_IN[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK  ;
; N/A           ; None        ; -8.038 ns ; FLAGB      ; async_usb:usb1|FX_state.FX_T1                                ; IF_clk   ;
; N/A           ; None        ; -8.042 ns ; FLAGB      ; async_usb:usb1|FX_state.FX_TDONE                             ; IF_clk   ;
; N/A           ; None        ; -8.351 ns ; MDOUT      ; NWire_rcv:M_IQ|d0                                            ; IF_clk   ;
; N/A           ; None        ; -8.442 ns ; FLAGC      ; async_usb:usb1|FX_state.FX_T1                                ; IF_clk   ;
; N/A           ; None        ; -8.446 ns ; FLAGC      ; async_usb:usb1|FX_state.FX_TDONE                             ; IF_clk   ;
; N/A           ; None        ; -8.652 ns ; GPIO_IN[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK  ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sat Aug 29 15:41:17 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cyclops -c Cyclops --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "C5" is an undefined clock
    Info: Assuming node "SPI_SCK" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clock" as buffer
    Info: Detected ripple clock "clk_lrclk_gen:clrgen|BCLK" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -393 ps for clock "clkmult3:cm3|altpll:altpll_component|_clk0" between source register "NWire_rcv:M_IQ|tb_width[1]" and destination register "NWire_rcv:M_IQ|pass[1]"
    Info: Fmax is 136.3 MHz (period= 7.337 ns)
    Info: + Largest register to register requirement is 6.678 ns
        Info: + Setup relationship between source and destination is 6.944 ns
            Info: + Latch edge is 4.546 ns
                Info: Clock period of Destination clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.398 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.002 ns
            Info: + Shortest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to destination register is 2.489 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 696; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.489 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|pass[1]'
                Info: Total cell delay = 0.666 ns ( 26.76 % )
                Info: Total interconnect delay = 1.823 ns ( 73.24 % )
            Info: - Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.491 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 696; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.491 ns; Loc. = LCFF_X5_Y6_N25; Fanout = 9; REG Node = 'NWire_rcv:M_IQ|tb_width[1]'
                Info: Total cell delay = 0.666 ns ( 26.74 % )
                Info: Total interconnect delay = 1.825 ns ( 73.26 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.071 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y6_N25; Fanout = 9; REG Node = 'NWire_rcv:M_IQ|tb_width[1]'
        Info: 2: + IC(1.168 ns) + CELL(0.596 ns) = 1.764 ns; Loc. = LCCOMB_X6_Y5_N4; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.850 ns; Loc. = LCCOMB_X6_Y5_N6; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add1~3'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.936 ns; Loc. = LCCOMB_X6_Y5_N8; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add1~5'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.022 ns; Loc. = LCCOMB_X6_Y5_N10; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add1~7'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 2.528 ns; Loc. = LCCOMB_X6_Y5_N12; Fanout = 4; COMB Node = 'NWire_rcv:M_IQ|Add1~8'
        Info: 7: + IC(1.064 ns) + CELL(0.735 ns) = 4.327 ns; Loc. = LCCOMB_X4_Y5_N14; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|LessThan3~11'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.413 ns; Loc. = LCCOMB_X4_Y5_N16; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|LessThan3~13'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.499 ns; Loc. = LCCOMB_X4_Y5_N18; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|LessThan3~15'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.585 ns; Loc. = LCCOMB_X4_Y5_N20; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|LessThan3~17'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.671 ns; Loc. = LCCOMB_X4_Y5_N22; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|LessThan3~19'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.757 ns; Loc. = LCCOMB_X4_Y5_N24; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|LessThan3~21'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 4.843 ns; Loc. = LCCOMB_X4_Y5_N26; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|LessThan3~23'
        Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 5.349 ns; Loc. = LCCOMB_X4_Y5_N28; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|LessThan3~24'
        Info: 15: + IC(1.412 ns) + CELL(0.202 ns) = 6.963 ns; Loc. = LCCOMB_X3_Y6_N0; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|pass~9'
        Info: 16: + IC(0.000 ns) + CELL(0.108 ns) = 7.071 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|pass[1]'
        Info: Total cell delay = 3.427 ns ( 48.47 % )
        Info: Total interconnect delay = 3.644 ns ( 51.53 % )
Warning: Can't achieve timing requirement Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0' along 84 path(s). See Report window for details.
Info: Slack time is 287 ps for clock "IF_clk" between source register "NWire_rcv:M_IQ|idata[34]" and destination register "NWire_rcv:M_IQ|DIFF_CLK.xd0[34]"
    Info: + Largest register to register requirement is 2.469 ns
        Info: + Setup relationship between source and destination is 2.398 ns
            Info: + Latch edge is 6.944 ns
                Info: Clock period of Destination clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 4.546 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.335 ns
            Info: + Shortest clock path from clock "IF_clk" to destination register is 2.819 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2553; COMB Node = 'IF_clk~clkctrl'
                Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.819 ns; Loc. = LCFF_X13_Y9_N11; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|DIFF_CLK.xd0[34]'
                Info: Total cell delay = 1.796 ns ( 63.71 % )
                Info: Total interconnect delay = 1.023 ns ( 36.29 % )
            Info: - Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.484 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 696; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.902 ns) + CELL(0.666 ns) = 2.484 ns; Loc. = LCFF_X6_Y7_N3; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|idata[34]'
                Info: Total cell delay = 0.666 ns ( 26.81 % )
                Info: Total interconnect delay = 1.818 ns ( 73.19 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 2.182 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y7_N3; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|idata[34]'
        Info: 2: + IC(1.868 ns) + CELL(0.206 ns) = 2.074 ns; Loc. = LCCOMB_X13_Y9_N10; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|DIFF_CLK.xd0[34]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.182 ns; Loc. = LCFF_X13_Y9_N11; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|DIFF_CLK.xd0[34]'
        Info: Total cell delay = 0.314 ns ( 14.39 % )
        Info: Total interconnect delay = 1.868 ns ( 85.61 % )
Info: Clock "C5" has Internal fmax of 163.88 MHz between source register "clk_lrclk_gen:clrgen|BCLK_cnt[10]" and destination register "clk_lrclk_gen:clrgen|BCLK_cnt[1]" (period= 6.102 ns)
    Info: + Longest register to register delay is 5.838 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y15_N21; Fanout = 3; REG Node = 'clk_lrclk_gen:clrgen|BCLK_cnt[10]'
        Info: 2: + IC(1.102 ns) + CELL(0.534 ns) = 1.636 ns; Loc. = LCCOMB_X32_Y15_N20; Fanout = 1; COMB Node = 'clk_lrclk_gen:clrgen|Equal1~2'
        Info: 3: + IC(0.367 ns) + CELL(0.370 ns) = 2.373 ns; Loc. = LCCOMB_X32_Y15_N8; Fanout = 3; COMB Node = 'clk_lrclk_gen:clrgen|Equal1~4'
        Info: 4: + IC(1.127 ns) + CELL(0.650 ns) = 4.150 ns; Loc. = LCCOMB_X32_Y17_N22; Fanout = 16; COMB Node = 'clk_lrclk_gen:clrgen|BCLK_cnt[3]~52'
        Info: 5: + IC(1.028 ns) + CELL(0.660 ns) = 5.838 ns; Loc. = LCFF_X33_Y15_N3; Fanout = 5; REG Node = 'clk_lrclk_gen:clrgen|BCLK_cnt[1]'
        Info: Total cell delay = 2.214 ns ( 37.92 % )
        Info: Total interconnect delay = 3.624 ns ( 62.08 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "C5" to destination register is 3.028 ns
            Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 112; CLK Node = 'C5'
            Info: 2: + IC(1.377 ns) + CELL(0.666 ns) = 3.028 ns; Loc. = LCFF_X33_Y15_N3; Fanout = 5; REG Node = 'clk_lrclk_gen:clrgen|BCLK_cnt[1]'
            Info: Total cell delay = 1.651 ns ( 54.52 % )
            Info: Total interconnect delay = 1.377 ns ( 45.48 % )
        Info: - Longest clock path from clock "C5" to source register is 3.028 ns
            Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 112; CLK Node = 'C5'
            Info: 2: + IC(1.377 ns) + CELL(0.666 ns) = 3.028 ns; Loc. = LCFF_X33_Y15_N21; Fanout = 3; REG Node = 'clk_lrclk_gen:clrgen|BCLK_cnt[10]'
            Info: Total cell delay = 1.651 ns ( 54.52 % )
            Info: Total interconnect delay = 1.377 ns ( 45.48 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "SPI_SCK" has Internal fmax of 135.65 MHz between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]" (period= 7.372 ns)
    Info: + Longest register to register delay is 7.171 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y14_N29; Fanout = 13; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]'
        Info: 2: + IC(0.801 ns) + CELL(0.577 ns) = 1.378 ns; Loc. = LCCOMB_X2_Y14_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16'
        Info: 3: + IC(0.369 ns) + CELL(0.580 ns) = 2.327 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 10; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17'
        Info: 4: + IC(1.130 ns) + CELL(0.589 ns) = 4.046 ns; Loc. = LCCOMB_X4_Y14_N20; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~38'
        Info: 5: + IC(0.393 ns) + CELL(0.651 ns) = 5.090 ns; Loc. = LCCOMB_X4_Y14_N14; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~39'
        Info: 6: + IC(0.585 ns) + CELL(0.370 ns) = 6.045 ns; Loc. = LCCOMB_X3_Y14_N8; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~40'
        Info: 7: + IC(0.666 ns) + CELL(0.460 ns) = 7.171 ns; Loc. = LCFF_X2_Y14_N15; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 3.227 ns ( 45.00 % )
        Info: Total interconnect delay = 3.944 ns ( 55.00 % )
    Info: - Smallest clock skew is 0.063 ns
        Info: + Shortest clock path from clock "SPI_SCK" to destination register is 3.034 ns
            Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 40; CLK Node = 'SPI_SCK'
            Info: 2: + IC(1.373 ns) + CELL(0.666 ns) = 3.034 ns; Loc. = LCFF_X2_Y14_N15; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
            Info: Total cell delay = 1.661 ns ( 54.75 % )
            Info: Total interconnect delay = 1.373 ns ( 45.25 % )
        Info: - Longest clock path from clock "SPI_SCK" to source register is 2.971 ns
            Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 40; CLK Node = 'SPI_SCK'
            Info: 2: + IC(1.310 ns) + CELL(0.666 ns) = 2.971 ns; Loc. = LCFF_X3_Y14_N29; Fanout = 13; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]'
            Info: Total cell delay = 1.661 ns ( 55.91 % )
            Info: Total interconnect delay = 1.310 ns ( 44.09 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Minimum slack time is 499 ps for clock "clkmult3:cm3|altpll:altpll_component|_clk0" between source register "NWire_xmit:M_LRAudio|id[31]" and destination register "NWire_xmit:M_LRAudio|id[31]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y14_N7; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 1; COMB Node = 'NWire_xmit:M_LRAudio|id~96'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X29_Y14_N7; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.398 ns
                Info: Clock period of Destination clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.398 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to destination register is 2.501 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 696; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.501 ns; Loc. = LCFF_X29_Y14_N7; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
                Info: Total cell delay = 0.666 ns ( 26.63 % )
                Info: Total interconnect delay = 1.835 ns ( 73.37 % )
            Info: - Shortest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.501 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 696; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.501 ns; Loc. = LCFF_X29_Y14_N7; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
                Info: Total cell delay = 0.666 ns ( 26.63 % )
                Info: Total interconnect delay = 1.835 ns ( 73.37 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is -1.313 ns for clock "IF_clk" between source register "PLL_freq[15]" and destination register "Previous_PLL_freq[15]"
    Info: + Shortest register to register delay is 0.758 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N1; Fanout = 3; REG Node = 'PLL_freq[15]'
        Info: 2: + IC(0.444 ns) + CELL(0.206 ns) = 0.650 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 1; COMB Node = 'Previous_PLL_freq[15]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.758 ns; Loc. = LCFF_X22_Y14_N27; Fanout = 1; REG Node = 'Previous_PLL_freq[15]'
        Info: Total cell delay = 0.314 ns ( 41.42 % )
        Info: Total interconnect delay = 0.444 ns ( 58.58 % )
    Info: - Smallest register to register requirement is 2.071 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.069 ns
            Info: + Longest clock path from clock "IF_clk" to destination register is 4.909 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'
                Info: 2: + IC(0.425 ns) + CELL(0.970 ns) = 2.525 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 2; REG Node = 'clock'
                Info: 3: + IC(0.810 ns) + CELL(0.000 ns) = 3.335 ns; Loc. = CLKCTRL_G0; Fanout = 63; COMB Node = 'clock~clkctrl'
                Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 4.909 ns; Loc. = LCFF_X22_Y14_N27; Fanout = 1; REG Node = 'Previous_PLL_freq[15]'
                Info: Total cell delay = 2.766 ns ( 56.35 % )
                Info: Total interconnect delay = 2.143 ns ( 43.65 % )
            Info: - Shortest clock path from clock "IF_clk" to source register is 2.840 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2553; COMB Node = 'IF_clk~clkctrl'
                Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.840 ns; Loc. = LCFF_X22_Y14_N1; Fanout = 3; REG Node = 'PLL_freq[15]'
                Info: Total cell delay = 1.796 ns ( 63.24 % )
                Info: Total interconnect delay = 1.044 ns ( 36.76 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IF_clk along 32 path(s). See Report window for details.
Warning: Circuit may not operate. Detected 89 non-operational path(s) clocked by clock "C5" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cdc_sync:cdc_jack|sigb[0]" and destination pin or register "I2S_xmit:J_LRAudio|xmit_rdy" for clock "C5" (Hold time is 1.714 ns)
    Info: + Largest clock skew is 3.179 ns
        Info: + Longest clock path from clock "C5" to destination register is 6.155 ns
            Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 112; CLK Node = 'C5'
            Info: 2: + IC(1.842 ns) + CELL(0.970 ns) = 3.797 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen|BCLK'
            Info: 3: + IC(0.764 ns) + CELL(0.000 ns) = 4.561 ns; Loc. = CLKCTRL_G7; Fanout = 94; COMB Node = 'clk_lrclk_gen:clrgen|BCLK~clkctrl'
            Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 6.155 ns; Loc. = LCFF_X29_Y16_N3; Fanout = 2; REG Node = 'I2S_xmit:J_LRAudio|xmit_rdy'
            Info: Total cell delay = 2.621 ns ( 42.58 % )
            Info: Total interconnect delay = 3.534 ns ( 57.42 % )
        Info: - Shortest clock path from clock "C5" to source register is 2.976 ns
            Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 112; CLK Node = 'C5'
            Info: 2: + IC(1.325 ns) + CELL(0.666 ns) = 2.976 ns; Loc. = LCFF_X30_Y17_N25; Fanout = 1; REG Node = 'cdc_sync:cdc_jack|sigb[0]'
            Info: Total cell delay = 1.651 ns ( 55.48 % )
            Info: Total interconnect delay = 1.325 ns ( 44.52 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.467 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y17_N25; Fanout = 1; REG Node = 'cdc_sync:cdc_jack|sigb[0]'
        Info: 2: + IC(1.153 ns) + CELL(0.206 ns) = 1.359 ns; Loc. = LCCOMB_X29_Y16_N2; Fanout = 1; COMB Node = 'I2S_xmit:J_LRAudio|xmit_rdy~3'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.467 ns; Loc. = LCFF_X29_Y16_N3; Fanout = 2; REG Node = 'I2S_xmit:J_LRAudio|xmit_rdy'
        Info: Total cell delay = 0.314 ns ( 21.40 % )
        Info: Total interconnect delay = 1.153 ns ( 78.60 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]" (data pin = "SPI_SI", clock pin = "SPI_SCK") is 9.799 ns
    Info: + Longest pin to register delay is 12.873 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 13; PIN Node = 'SPI_SI'
        Info: 2: + IC(5.715 ns) + CELL(0.370 ns) = 7.080 ns; Loc. = LCCOMB_X2_Y14_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16'
        Info: 3: + IC(0.369 ns) + CELL(0.580 ns) = 8.029 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 10; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17'
        Info: 4: + IC(1.130 ns) + CELL(0.589 ns) = 9.748 ns; Loc. = LCCOMB_X4_Y14_N20; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~38'
        Info: 5: + IC(0.393 ns) + CELL(0.651 ns) = 10.792 ns; Loc. = LCCOMB_X4_Y14_N14; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~39'
        Info: 6: + IC(0.585 ns) + CELL(0.370 ns) = 11.747 ns; Loc. = LCCOMB_X3_Y14_N8; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~40'
        Info: 7: + IC(0.666 ns) + CELL(0.460 ns) = 12.873 ns; Loc. = LCFF_X2_Y14_N15; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 4.015 ns ( 31.19 % )
        Info: Total interconnect delay = 8.858 ns ( 68.81 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 3.034 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 40; CLK Node = 'SPI_SCK'
        Info: 2: + IC(1.373 ns) + CELL(0.666 ns) = 3.034 ns; Loc. = LCFF_X2_Y14_N15; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 1.661 ns ( 54.75 % )
        Info: Total interconnect delay = 1.373 ns ( 45.25 % )
Info: tco from clock "IF_clk" to destination pin "DEBUG_LED0" through register "led_blinker:BLINK_D1|led_timer[1]" is 18.263 ns
    Info: + Longest clock path from clock "IF_clk" to source register is 2.848 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2553; COMB Node = 'IF_clk~clkctrl'
        Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X16_Y7_N9; Fanout = 3; REG Node = 'led_blinker:BLINK_D1|led_timer[1]'
        Info: Total cell delay = 1.796 ns ( 63.06 % )
        Info: Total interconnect delay = 1.052 ns ( 36.94 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 15.111 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y7_N9; Fanout = 3; REG Node = 'led_blinker:BLINK_D1|led_timer[1]'
        Info: 2: + IC(1.114 ns) + CELL(0.529 ns) = 1.643 ns; Loc. = LCCOMB_X17_Y7_N20; Fanout = 2; COMB Node = 'led_blinker:BLINK_D1|Equal0~0'
        Info: 3: + IC(0.397 ns) + CELL(0.651 ns) = 2.691 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 3; COMB Node = 'led_blinker:BLINK_D1|Equal0~2'
        Info: 4: + IC(1.125 ns) + CELL(0.614 ns) = 4.430 ns; Loc. = LCCOMB_X15_Y7_N12; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1|LessThan2~1'
        Info: 5: + IC(1.094 ns) + CELL(0.651 ns) = 6.175 ns; Loc. = LCCOMB_X15_Y6_N28; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1|led_off~18'
        Info: 6: + IC(0.670 ns) + CELL(0.624 ns) = 7.469 ns; Loc. = LCCOMB_X16_Y6_N30; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1|led_off~19'
        Info: 7: + IC(0.581 ns) + CELL(0.206 ns) = 8.256 ns; Loc. = LCCOMB_X15_Y6_N16; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1|led_off~25'
        Info: 8: + IC(0.404 ns) + CELL(0.651 ns) = 9.311 ns; Loc. = LCCOMB_X15_Y6_N6; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1|led_off~26'
        Info: 9: + IC(2.674 ns) + CELL(3.126 ns) = 15.111 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DEBUG_LED0'
        Info: Total cell delay = 7.052 ns ( 46.67 % )
        Info: Total interconnect delay = 8.059 ns ( 53.33 % )
Info: Longest tpd from source pin "SDOBACK" to destination pin "FX2_PE1" is 11.337 ns
    Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'
    Info: 2: + IC(7.246 ns) + CELL(3.076 ns) = 11.337 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'
    Info: Total cell delay = 4.091 ns ( 36.09 % )
    Info: Total interconnect delay = 7.246 ns ( 63.91 % )
Info: th for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]" (data pin = "SPI_SI", clock pin = "SPI_SCK") is -3.850 ns
    Info: + Longest clock path from clock "SPI_SCK" to destination register is 3.034 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 40; CLK Node = 'SPI_SCK'
        Info: 2: + IC(1.373 ns) + CELL(0.666 ns) = 3.034 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 1.661 ns ( 54.75 % )
        Info: Total interconnect delay = 1.373 ns ( 45.25 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.190 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 13; PIN Node = 'SPI_SI'
        Info: 2: + IC(5.717 ns) + CELL(0.370 ns) = 7.082 ns; Loc. = LCCOMB_X2_Y14_N0; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~20'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.190 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 1.473 ns ( 20.49 % )
        Info: Total interconnect delay = 5.717 ns ( 79.51 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Sat Aug 29 15:41:19 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


