# RISCV_Three_Stage
RISC-V 3 stage in-order pipeline in verilog
