
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 11.36

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset_n (input port clocked by clk)
Endpoint: cpu_inst.SP[4]$_DFFE_PN1P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    5.20    0.00    0.00    2.00 ^ reset_n (in)
                                         reset_n (net)
                  0.00    0.00    2.00 ^ u_pad_reset_n/pad (sg13g2_IOPadIn)
    93    0.61    0.89    0.48    2.48 ^ u_pad_reset_n/p2c (sg13g2_IOPadIn)
                                         cpu_inst.reset_n (net)
                  0.00    0.00    2.48 ^ cpu_inst.SP[4]$_DFFE_PN1P_/RESET_B (sg13g2_dfrbp_1)
                                  2.48   data arrival time

                  0.25    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.15    0.15   clock uncertainty
                          0.00    0.15   clock reconvergence pessimism
                                  0.15 ^ cpu_inst.SP[4]$_DFFE_PN1P_/CLK (sg13g2_dfrbp_1)
                         -0.06    0.09   library removal time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  2.40   slack (MET)


Startpoint: cpu_inst.SP[1]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: cpu_inst.SP[1]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.25    0.00    0.00 ^ cpu_inst.SP[1]$_DFFE_PN1P_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.02    0.27    0.27 v cpu_inst.SP[1]$_DFFE_PN1P_/Q (sg13g2_dfrbp_1)
                                         _0059_ (net)
                  0.02    0.00    0.27 v _5706_/A (sg13g2_nand2_1)
     1    0.00    0.02    0.03    0.30 ^ _5706_/Y (sg13g2_nand2_1)
                                         _1553_ (net)
                  0.02    0.00    0.30 ^ _5707_/B1 (sg13g2_o21ai_1)
     1    0.00    0.03    0.04    0.34 v _5707_/Y (sg13g2_o21ai_1)
                                         _0104_ (net)
                  0.03    0.00    0.34 v cpu_inst.SP[1]$_DFFE_PN1P_/D (sg13g2_dfrbp_1)
                                  0.34   data arrival time

                  0.25    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.15    0.15   clock uncertainty
                          0.00    0.15   clock reconvergence pessimism
                                  0.15 ^ cpu_inst.SP[1]$_DFFE_PN1P_/CLK (sg13g2_dfrbp_1)
                          0.02    0.17   library hold time
                                  0.17   data required time
-----------------------------------------------------------------------------
                                  0.17   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset_n (input port clocked by clk)
Endpoint: cpu_inst.ACC[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    5.24    0.00    0.00    2.00 ^ reset_n (in)
                                         reset_n (net)
                  0.00    0.00    2.00 ^ u_pad_reset_n/pad (sg13g2_IOPadIn)
    93    0.61    0.89    0.48    2.48 ^ u_pad_reset_n/p2c (sg13g2_IOPadIn)
                                         cpu_inst.reset_n (net)
                  0.50    0.00    2.48 ^ cpu_inst.ACC[0]$_DFFE_PN0P_/RESET_B (sg13g2_dfrbp_1)
                                  2.48   data arrival time

                  0.25   20.83   20.83   clock clk (rise edge)
                          0.00   20.83   clock network delay (ideal)
                         -0.15   20.68   clock uncertainty
                          0.00   20.68   clock reconvergence pessimism
                                 20.68 ^ cpu_inst.ACC[0]$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
                         -0.23   20.45   library recovery time
                                 20.45   data required time
-----------------------------------------------------------------------------
                                 20.45   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 17.97   slack (MET)


Startpoint: data_0 (input port clocked by clk)
Endpoint: cpu_inst.Z$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    5.20    4.53    2.23    4.23 v data_0 (inout)
                                         data_0 (net)
                  4.53    0.00    4.23 v u_pad_data_0/pad (sg13g2_IOPadInOut4mA)
     1    0.01    0.14    2.78    7.01 v u_pad_data_0/p2c (sg13g2_IOPadInOut4mA)
                                         data_in_phy_0 (net)
                  0.10    0.00    7.01 v _3622_/A (sg13g2_buf_8)
     4    0.02    0.02    0.11    7.12 v _3622_/X (sg13g2_buf_8)
                                         _2411_ (net)
                  0.02    0.00    7.12 v _3772_/B_N (sg13g2_nor2b_2)
     3    0.01    0.04    0.08    7.20 v _3772_/Y (sg13g2_nor2b_2)
                                         _3025_ (net)
                  0.04    0.00    7.20 v _3775_/A (sg13g2_or4_1)
     1    0.00    0.04    0.20    7.40 v _3775_/X (sg13g2_or4_1)
                                         _3028_ (net)
                  0.04    0.00    7.40 v _3776_/A (sg13g2_buf_4)
     5    0.01    0.03    0.08    7.48 v _3776_/X (sg13g2_buf_4)
                                         _3029_ (net)
                  0.03    0.00    7.48 v _3780_/A (sg13g2_and2_1)
     1    0.00    0.02    0.07    7.55 v _3780_/X (sg13g2_and2_1)
                                         _3033_ (net)
                  0.02    0.00    7.55 v _3781_/A (sg13g2_buf_4)
     4    0.01    0.03    0.07    7.62 v _3781_/X (sg13g2_buf_4)
                                         _3034_ (net)
                  0.03    0.00    7.62 v _3791_/C (sg13g2_nor4_2)
     4    0.02    0.21    0.19    7.82 ^ _3791_/Y (sg13g2_nor4_2)
                                         _3044_ (net)
                  0.21    0.00    7.82 ^ _3846_/B (sg13g2_nor3_1)
     1    0.00    0.06    0.08    7.90 v _3846_/Y (sg13g2_nor3_1)
                                         _3099_ (net)
                  0.06    0.00    7.90 v _3865_/B2 (sg13g2_a221oi_1)
     1    0.01    0.18    0.19    8.09 ^ _3865_/Y (sg13g2_a221oi_1)
                                         _3118_ (net)
                  0.18    0.00    8.09 ^ _3866_/A (sg13g2_buf_8)
    10    0.03    0.04    0.13    8.22 ^ _3866_/X (sg13g2_buf_8)
                                         _3119_ (net)
                  0.04    0.00    8.22 ^ _4032_/A (sg13g2_xnor2_1)
     2    0.01    0.05    0.07    8.30 v _4032_/Y (sg13g2_xnor2_1)
                                         _3282_ (net)
                  0.05    0.00    8.30 v _4151_/A2 (sg13g2_a221oi_1)
     1    0.00    0.11    0.15    8.44 ^ _4151_/Y (sg13g2_a221oi_1)
                                         _3400_ (net)
                  0.11    0.00    8.44 ^ _4155_/B1 (sg13g2_a221oi_1)
     3    0.01    0.11    0.12    8.56 v _4155_/Y (sg13g2_a221oi_1)
                                         _3404_ (net)
                  0.11    0.00    8.56 v _4157_/A2 (sg13g2_o21ai_1)
     3    0.01    0.13    0.15    8.70 ^ _4157_/Y (sg13g2_o21ai_1)
                                         _3406_ (net)
                  0.13    0.00    8.70 ^ _4173_/A (sg13g2_and3_1)
     1    0.00    0.04    0.14    8.85 ^ _4173_/X (sg13g2_and3_1)
                                         _3422_ (net)
                  0.04    0.00    8.85 ^ _4174_/A (sg13g2_buf_4)
     4    0.02    0.03    0.09    8.94 ^ _4174_/X (sg13g2_buf_4)
                                         _3423_ (net)
                  0.03    0.00    8.94 ^ _6103_/S (sg13g2_mux2_1)
     1    0.00    0.04    0.15    9.09 v _6103_/X (sg13g2_mux2_1)
                                         _1926_ (net)
                  0.04    0.00    9.09 v _6130_/A2 (sg13g2_a221oi_1)
     1    0.00    0.09    0.13    9.22 ^ _6130_/Y (sg13g2_a221oi_1)
                                         _0128_ (net)
                  0.09    0.00    9.22 ^ cpu_inst.Z$_DFFE_PN0P_/D (sg13g2_dfrbp_1)
                                  9.22   data arrival time

                  0.25   20.83   20.83   clock clk (rise edge)
                          0.00   20.83   clock network delay (ideal)
                         -0.15   20.68   clock uncertainty
                          0.00   20.68   clock reconvergence pessimism
                                 20.68 ^ cpu_inst.Z$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
                         -0.10   20.58   library setup time
                                 20.58   data required time
-----------------------------------------------------------------------------
                                 20.58   data required time
                                 -9.22   data arrival time
-----------------------------------------------------------------------------
                                 11.36   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset_n (input port clocked by clk)
Endpoint: cpu_inst.ACC[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    5.24    0.00    0.00    2.00 ^ reset_n (in)
                                         reset_n (net)
                  0.00    0.00    2.00 ^ u_pad_reset_n/pad (sg13g2_IOPadIn)
    93    0.61    0.89    0.48    2.48 ^ u_pad_reset_n/p2c (sg13g2_IOPadIn)
                                         cpu_inst.reset_n (net)
                  0.50    0.00    2.48 ^ cpu_inst.ACC[0]$_DFFE_PN0P_/RESET_B (sg13g2_dfrbp_1)
                                  2.48   data arrival time

                  0.25   20.83   20.83   clock clk (rise edge)
                          0.00   20.83   clock network delay (ideal)
                         -0.15   20.68   clock uncertainty
                          0.00   20.68   clock reconvergence pessimism
                                 20.68 ^ cpu_inst.ACC[0]$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
                         -0.23   20.45   library recovery time
                                 20.45   data required time
-----------------------------------------------------------------------------
                                 20.45   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 17.97   slack (MET)


Startpoint: data_0 (input port clocked by clk)
Endpoint: cpu_inst.Z$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    5.20    4.53    2.23    4.23 v data_0 (inout)
                                         data_0 (net)
                  4.53    0.00    4.23 v u_pad_data_0/pad (sg13g2_IOPadInOut4mA)
     1    0.01    0.14    2.78    7.01 v u_pad_data_0/p2c (sg13g2_IOPadInOut4mA)
                                         data_in_phy_0 (net)
                  0.10    0.00    7.01 v _3622_/A (sg13g2_buf_8)
     4    0.02    0.02    0.11    7.12 v _3622_/X (sg13g2_buf_8)
                                         _2411_ (net)
                  0.02    0.00    7.12 v _3772_/B_N (sg13g2_nor2b_2)
     3    0.01    0.04    0.08    7.20 v _3772_/Y (sg13g2_nor2b_2)
                                         _3025_ (net)
                  0.04    0.00    7.20 v _3775_/A (sg13g2_or4_1)
     1    0.00    0.04    0.20    7.40 v _3775_/X (sg13g2_or4_1)
                                         _3028_ (net)
                  0.04    0.00    7.40 v _3776_/A (sg13g2_buf_4)
     5    0.01    0.03    0.08    7.48 v _3776_/X (sg13g2_buf_4)
                                         _3029_ (net)
                  0.03    0.00    7.48 v _3780_/A (sg13g2_and2_1)
     1    0.00    0.02    0.07    7.55 v _3780_/X (sg13g2_and2_1)
                                         _3033_ (net)
                  0.02    0.00    7.55 v _3781_/A (sg13g2_buf_4)
     4    0.01    0.03    0.07    7.62 v _3781_/X (sg13g2_buf_4)
                                         _3034_ (net)
                  0.03    0.00    7.62 v _3791_/C (sg13g2_nor4_2)
     4    0.02    0.21    0.19    7.82 ^ _3791_/Y (sg13g2_nor4_2)
                                         _3044_ (net)
                  0.21    0.00    7.82 ^ _3846_/B (sg13g2_nor3_1)
     1    0.00    0.06    0.08    7.90 v _3846_/Y (sg13g2_nor3_1)
                                         _3099_ (net)
                  0.06    0.00    7.90 v _3865_/B2 (sg13g2_a221oi_1)
     1    0.01    0.18    0.19    8.09 ^ _3865_/Y (sg13g2_a221oi_1)
                                         _3118_ (net)
                  0.18    0.00    8.09 ^ _3866_/A (sg13g2_buf_8)
    10    0.03    0.04    0.13    8.22 ^ _3866_/X (sg13g2_buf_8)
                                         _3119_ (net)
                  0.04    0.00    8.22 ^ _4032_/A (sg13g2_xnor2_1)
     2    0.01    0.05    0.07    8.30 v _4032_/Y (sg13g2_xnor2_1)
                                         _3282_ (net)
                  0.05    0.00    8.30 v _4151_/A2 (sg13g2_a221oi_1)
     1    0.00    0.11    0.15    8.44 ^ _4151_/Y (sg13g2_a221oi_1)
                                         _3400_ (net)
                  0.11    0.00    8.44 ^ _4155_/B1 (sg13g2_a221oi_1)
     3    0.01    0.11    0.12    8.56 v _4155_/Y (sg13g2_a221oi_1)
                                         _3404_ (net)
                  0.11    0.00    8.56 v _4157_/A2 (sg13g2_o21ai_1)
     3    0.01    0.13    0.15    8.70 ^ _4157_/Y (sg13g2_o21ai_1)
                                         _3406_ (net)
                  0.13    0.00    8.70 ^ _4173_/A (sg13g2_and3_1)
     1    0.00    0.04    0.14    8.85 ^ _4173_/X (sg13g2_and3_1)
                                         _3422_ (net)
                  0.04    0.00    8.85 ^ _4174_/A (sg13g2_buf_4)
     4    0.02    0.03    0.09    8.94 ^ _4174_/X (sg13g2_buf_4)
                                         _3423_ (net)
                  0.03    0.00    8.94 ^ _6103_/S (sg13g2_mux2_1)
     1    0.00    0.04    0.15    9.09 v _6103_/X (sg13g2_mux2_1)
                                         _1926_ (net)
                  0.04    0.00    9.09 v _6130_/A2 (sg13g2_a221oi_1)
     1    0.00    0.09    0.13    9.22 ^ _6130_/Y (sg13g2_a221oi_1)
                                         _0128_ (net)
                  0.09    0.00    9.22 ^ cpu_inst.Z$_DFFE_PN0P_/D (sg13g2_dfrbp_1)
                                  9.22   data arrival time

                  0.25   20.83   20.83   clock clk (rise edge)
                          0.00   20.83   clock network delay (ideal)
                         -0.15   20.68   clock uncertainty
                          0.00   20.68   clock reconvergence pessimism
                                 20.68 ^ cpu_inst.Z$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
                         -0.10   20.58   library setup time
                                 20.58   data required time
-----------------------------------------------------------------------------
                                 20.58   data required time
                                 -9.22   data arrival time
-----------------------------------------------------------------------------
                                 11.36   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.94e-05   3.61e-07   5.39e-08   1.98e-05  73.7%
Combinational          1.72e-06   1.44e-06   4.33e-07   3.60e-06  13.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    2.58e-07   3.17e-06   2.97e-08   3.46e-06  12.9%
----------------------------------------------------------------
Total                  2.13e-05   4.98e-06   5.16e-07   2.68e-05 100.0%
                          79.5%      18.5%       1.9%
