Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Youhen/and_gate/tb_and_gate_isim_beh.exe -prj C:/Youhen/and_gate/tb_and_gate_beh.prj work.tb_and_gate work.glbl 
ISim O.87xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Youhen/and_gate/and_gate.v" into library work
Analyzing Verilog file "C:/Youhen/and_gate/tb_and_gate.v" into library work
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 66964 KB
Fuse CPU Usage: 280 ms
Compiling module and_gate
Compiling module tb_and_gate
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Youhen/and_gate/tb_and_gate_isim_beh.exe
Fuse Memory Usage: 72472 KB
Fuse CPU Usage: 327 ms
