[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3678334 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 3678334 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 3678334 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12694276 heartbeat IPC: 1.109 cumulative IPC: 1.109 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22679423 heartbeat IPC: 1.001 cumulative IPC: 1.053 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33716088 heartbeat IPC: 0.9061 cumulative IPC: 0.9987 (Simulation time: 00 hr 03 min 12 sec)
Simulation finished CPU 0 instructions: 40000001 cycles: 38899798 cumulative IPC: 1.028 (Simulation time: 00 hr 04 min 01 sec)
Simulation complete CPU 0 instructions: 40000001 cycles: 38899798 cumulative IPC: 1.028 (Simulation time: 00 hr 04 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.028 instructions: 40000001 cycles: 38899798
CPU 0 Branch Prediction Accuracy: 96.26% MPKI: 10.45 Average ROB Occupancy at Mispredict: 36.62
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 5.907
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457608 HIT:     419883 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457608 HIT:     419883 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 306.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685215 HIT:     467318 MISS:     217897 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359622 HIT:     291775 MISS:      67847 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96839 HIT:       6356 MISS:      90483 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142871 HIT:     142557 MISS:        314 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85883 HIT:      26630 MISS:      59253 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6789013 HIT:    6704168 MISS:      84845 MSHR_MERGE:      27725
cpu0->cpu0_L1I LOAD         ACCESS:    6789013 HIT:    6704168 MISS:      84845 MSHR_MERGE:      27725
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.63 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13120960 HIT:   12107413 MISS:    1013547 MSHR_MERGE:     528315
cpu0->cpu0_L1D LOAD         ACCESS:    8036315 HIT:    7506994 MISS:     529321 MSHR_MERGE:     226814
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4990995 HIT:    4594199 MISS:     396796 MSHR_MERGE:     299954
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93650 HIT:       6220 MISS:      87430 MSHR_MERGE:       1547
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.96 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5800965 HIT:    5688888 MISS:     112077 MSHR_MERGE:      50904
cpu0->cpu0_ITLB LOAD         ACCESS:    5800965 HIT:    5688888 MISS:     112077 MSHR_MERGE:      50904
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.36 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12419802 HIT:   11701105 MISS:     718697 MSHR_MERGE:     322262
cpu0->cpu0_DTLB LOAD         ACCESS:   12419802 HIT:   11701105 MISS:     718697 MSHR_MERGE:     322262
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.92 cycles
cpu0->LLC TOTAL        ACCESS:     335542 HIT:     194424 MISS:     141118 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67847 HIT:      36591 MISS:      31256 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90483 HIT:      10844 MISS:      79639 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117959 HIT:     117865 MISS:         94 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59253 HIT:      29124 MISS:      30129 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1327
  ROW_BUFFER_MISS:     139695
  AVG DBUS CONGESTED CYCLE: 11.4
Channel 0 WQ ROW_BUFFER_HIT:      11216
  ROW_BUFFER_MISS:      73808
  FULL:          0
Channel 0 REFRESHES ISSUED:       3242
