#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15ae04af0 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0x600002ff8360_0 .var "clk", 0 0;
v0x600002ff83f0_0 .var/i "f", 31 0;
v0x600002ff8480_0 .var "instrumented_clk", 0 0;
v0x600002ff8510_0 .var "load_en", 0 0;
v0x600002ff85a0_0 .var "load_val", 7 0;
v0x600002ff8630_0 .net "op", 7 0, v0x600002ff8240_0;  1 drivers
v0x600002ff86c0_0 .var "rstn", 0 0;
E_0x6000008fac40 .event posedge, v0x600002ff8000_0;
S_0x15ae05290 .scope module, "u0" "lshift_reg" 2 14, 3 1 0, S_0x15ae04af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 8 "load_val";
    .port_info 3 /INPUT 1 "load_en";
    .port_info 4 /OUTPUT 8 "op";
v0x600002ff8000_0 .net "clk", 0 0, v0x600002ff8360_0;  1 drivers
v0x600002ff8090_0 .var/i "i", 31 0;
v0x600002ff8120_0 .net "load_en", 0 0, v0x600002ff8510_0;  1 drivers
v0x600002ff81b0_0 .net "load_val", 7 0, v0x600002ff85a0_0;  1 drivers
v0x600002ff8240_0 .var "op", 7 0;
v0x600002ff82d0_0 .net "rstn", 0 0, v0x600002ff86c0_0;  1 drivers
E_0x6000008fac80 .event negedge, v0x600002ff8000_0;
    .scope S_0x15ae05290;
T_0 ;
    %wait E_0x6000008fac80;
    %load/vec4 v0x600002ff82d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ff8240_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600002ff8120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x600002ff81b0_0;
    %assign/vec4 v0x600002ff8240_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ff8090_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x600002ff8090_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x600002ff8240_0;
    %load/vec4 v0x600002ff8090_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x600002ff8090_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x600002ff8240_0, 4, 5;
    %load/vec4 v0x600002ff8090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ff8090_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x600002ff8240_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002ff8240_0, 4, 5;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15ae04af0;
T_1 ;
    %delay 10, 0;
    %load/vec4 v0x600002ff8360_0;
    %inv;
    %store/vec4 v0x600002ff8360_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15ae04af0;
T_2 ;
    %delay 40, 0;
    %load/vec4 v0x600002ff8480_0;
    %inv;
    %store/vec4 v0x600002ff8480_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15ae04af0;
T_3 ;
    %vpi_func 2 22 "$fopen" 32, "output_lshift_reg_tb_t1.txt" {0 0 0};
    %store/vec4 v0x600002ff83f0_0, 0, 32;
    %vpi_call 2 23 "$fwrite", v0x600002ff83f0_0, "time,op[7],op[6],op[5],op[4],op[3],op[2],op[1],op[0]\012" {0 0 0};
    %vpi_call 2 24 "$monitor", "%g, \011%b, \011%b, \011%b, \011%d, \011\011%b", $time, v0x600002ff8360_0, v0x600002ff86c0_0, v0x600002ff85a0_0, v0x600002ff8510_0, v0x600002ff8630_0 {0 0 0};
T_3.0 ;
    %wait E_0x6000008fac40;
    %vpi_call 2 27 "$fwrite", v0x600002ff83f0_0, "%g,%b,%b,%b,%b,%b,%b,%b,%b\012", $time, &PV<v0x600002ff8630_0, 7, 1>, &PV<v0x600002ff8630_0, 6, 1>, &PV<v0x600002ff8630_0, 5, 1>, &PV<v0x600002ff8630_0, 4, 1>, &PV<v0x600002ff8630_0, 3, 1>, &PV<v0x600002ff8630_0, 2, 1>, &PV<v0x600002ff8630_0, 1, 1>, &PV<v0x600002ff8630_0, 0, 1> {0 0 0};
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x15ae04af0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ff8360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ff8480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ff86c0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x600002ff85a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ff8510_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000008fac40;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ff86c0_0, 0;
    %pushi/vec4 5, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000008fac40;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ff8510_0, 0;
    %wait E_0x6000008fac40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ff8510_0, 0;
    %pushi/vec4 20, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000008fac40;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/Users/aysim/code/verilog_webapp/verilog_repair/benchmarks/lshift_reg/lshift_reg_tb_t1.v";
    "/Users/aysim/code/verilog_webapp/backend/data/8/lshift_reg_1709054664.v";
