# system info DE0_CV_QSYS_tb on 2021.08.23.16:02:46
system_info:
name,value
DEVICE,5CEBA4F23C7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1629709266
#
#
# Files generated for DE0_CV_QSYS_tb on 2021.08.23.16:02:46
files:
filepath,kind,attributes,module,is_top
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/DE0_CV_QSYS_tb.v,VERILOG,,DE0_CV_QSYS_tb,true
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS.v,VERILOG,,DE0_CV_QSYS,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_sdram_partner_module.v,VERILOG,,altera_sdram_partner_module,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_jtag_uart.v,VERILOG,,DE0_CV_QSYS_jtag_uart,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_key.v,VERILOG,,DE0_CV_QSYS_key,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys.v,VERILOG,,DE0_CV_QSYS_nios2_qsys,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_onchip_memory2.hex,HEX,,DE0_CV_QSYS_onchip_memory2,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_onchip_memory2.v,VERILOG,,DE0_CV_QSYS_onchip_memory2,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_pll.vo,VERILOG,,DE0_CV_QSYS_pll,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_sdram.v,VERILOG,,DE0_CV_QSYS_sdram,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_sdram_test_component.v,VERILOG,,DE0_CV_QSYS_sdram,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_sysid_qsys.v,VERILOG,,DE0_CV_QSYS_sysid_qsys,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_timer.v,VERILOG,,DE0_CV_QSYS_timer,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0.v,VERILOG,,DE0_CV_QSYS_mm_interconnect_0,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_irq_mapper.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_irq_mapper,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu.sdc,SDC,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu.vo,VERILOG,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_bht_ram.dat,DAT,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_bht_ram.hex,HEX,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_bht_ram.mif,MIF,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_ram.dat,DAT,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_ram.hex,HEX,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_ram.mif,MIF,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v,VERILOG,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck.v,VERILOG,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v,VERILOG,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_ram.dat,DAT,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_ram.hex,HEX,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_ram.mif,MIF,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_mult_cell.v,VERILOG,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_nios2_waves.do,OTHER,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_ociram_default_contents.dat,DAT,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_ociram_default_contents.hex,HEX,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_ociram_default_contents.mif,MIF,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_rf_ram_a.dat,DAT,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_rf_ram_a.hex,HEX,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_rf_ram_a.mif,MIF,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_rf_ram_b.dat,DAT,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_rf_ram_b.hex,HEX,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_rf_ram_b.mif,MIF,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_test_bench.v,VERILOG,,DE0_CV_QSYS_nios2_qsys_cpu,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_router,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_router_001,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_router_002,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_router_004,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_router_008,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_cmd_demux,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_cmd_mux,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_cmd_mux,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_rsp_demux,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_rsp_mux,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_rsp_mux,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006.v,VERILOG,,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv,SYSTEM_VERILOG,,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst,DE0_CV_QSYS
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.jtag_uart,DE0_CV_QSYS_jtag_uart
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.key,DE0_CV_QSYS_key
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.nios2_qsys,DE0_CV_QSYS_nios2_qsys
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.nios2_qsys.cpu,DE0_CV_QSYS_nios2_qsys_cpu
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.onchip_memory2,DE0_CV_QSYS_onchip_memory2
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.pll,DE0_CV_QSYS_pll
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.sdram,DE0_CV_QSYS_sdram
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.sysid_qsys,DE0_CV_QSYS_sysid_qsys
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.timer,DE0_CV_QSYS_timer
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0,DE0_CV_QSYS_mm_interconnect_0
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.nios2_qsys_data_master_translator,altera_merlin_master_translator
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.nios2_qsys_instruction_master_translator,altera_merlin_master_translator
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.sysid_qsys_control_slave_translator,altera_merlin_slave_translator
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.nios2_qsys_debug_mem_slave_translator,altera_merlin_slave_translator
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.onchip_memory2_s1_translator,altera_merlin_slave_translator
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.timer_s1_translator,altera_merlin_slave_translator
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.key_s1_translator,altera_merlin_slave_translator
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.nios2_qsys_data_master_agent,altera_merlin_master_agent
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.nios2_qsys_instruction_master_agent,altera_merlin_master_agent
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.sysid_qsys_control_slave_agent,altera_merlin_slave_agent
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.nios2_qsys_debug_mem_slave_agent,altera_merlin_slave_agent
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.onchip_memory2_s1_agent,altera_merlin_slave_agent
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.timer_s1_agent,altera_merlin_slave_agent
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.key_s1_agent,altera_merlin_slave_agent
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.sysid_qsys_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.nios2_qsys_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.onchip_memory2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.key_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.router,DE0_CV_QSYS_mm_interconnect_0_router
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.router_001,DE0_CV_QSYS_mm_interconnect_0_router_001
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.router_002,DE0_CV_QSYS_mm_interconnect_0_router_002
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.router_003,DE0_CV_QSYS_mm_interconnect_0_router_002
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.router_006,DE0_CV_QSYS_mm_interconnect_0_router_002
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.router_007,DE0_CV_QSYS_mm_interconnect_0_router_002
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.router_004,DE0_CV_QSYS_mm_interconnect_0_router_004
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.router_005,DE0_CV_QSYS_mm_interconnect_0_router_004
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.router_008,DE0_CV_QSYS_mm_interconnect_0_router_008
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.nios2_qsys_data_master_limiter,altera_merlin_traffic_limiter
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.nios2_qsys_instruction_master_limiter,altera_merlin_traffic_limiter
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.sdram_s1_burst_adapter,altera_merlin_burst_adapter
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.cmd_demux,DE0_CV_QSYS_mm_interconnect_0_cmd_demux
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.cmd_demux_001,DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.cmd_mux,DE0_CV_QSYS_mm_interconnect_0_cmd_mux
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.cmd_mux_001,DE0_CV_QSYS_mm_interconnect_0_cmd_mux
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.cmd_mux_004,DE0_CV_QSYS_mm_interconnect_0_cmd_mux
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.cmd_mux_005,DE0_CV_QSYS_mm_interconnect_0_cmd_mux
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.cmd_mux_006,DE0_CV_QSYS_mm_interconnect_0_cmd_mux
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.cmd_mux_002,DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.cmd_mux_003,DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.rsp_demux,DE0_CV_QSYS_mm_interconnect_0_rsp_demux
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.rsp_demux_001,DE0_CV_QSYS_mm_interconnect_0_rsp_demux
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.rsp_demux_004,DE0_CV_QSYS_mm_interconnect_0_rsp_demux
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.rsp_demux_005,DE0_CV_QSYS_mm_interconnect_0_rsp_demux
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.rsp_demux_006,DE0_CV_QSYS_mm_interconnect_0_rsp_demux
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.rsp_demux_002,DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.rsp_demux_003,DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.rsp_mux,DE0_CV_QSYS_mm_interconnect_0_rsp_mux
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.rsp_mux_001,DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.sdram_s1_rsp_width_adapter,altera_merlin_width_adapter
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.avalon_st_adapter,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.avalon_st_adapter_001,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.avalon_st_adapter_002,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.avalon_st_adapter_003,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.avalon_st_adapter_004,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.avalon_st_adapter_005,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.avalon_st_adapter_006,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.irq_mapper,DE0_CV_QSYS_irq_mapper
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.rst_controller,altera_reset_controller
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.rst_controller_001,altera_reset_controller
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst_clk_bfm,altera_avalon_clock_source
DE0_CV_QSYS_tb.sdram_my_partner_clk_bfm,altera_avalon_clock_source
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst_key_external_connection_bfm,altera_conduit_bfm
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst_pll_locked_bfm,altera_conduit_bfm_0002
DE0_CV_QSYS_tb.DE0_CV_QSYS_inst_reset_bfm,altera_avalon_reset_source
DE0_CV_QSYS_tb.sdram_my_partner,altera_sdram_partner_module
