# Single-cycle-Risk-v
A single cycle risk-v processor ALU implemented using Verilog HDL.<br>
This project was associated with the IEEE CUSB Student activity workshop
