###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx20.ecn.purdue.edu)
#  Generated on:      Thu Mar  3 18:47:43 2016
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[2] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
+ Removal                       0.477
+ Phase Shift                   0.000
= Required Time                 1.362
  Arrival Time                  1.486
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.976 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.317 | 
     | I0/LD/CTRL/\curr_state_reg[2] | R ^            | DFFSR  | 0.736 | 0.045 |   1.486 |    1.362 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.224 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.365 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.690 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.322 | 0.306 |   0.872 |    0.995 | 
     | I0/LD/CTRL/\curr_state_reg[2] | CLK ^          | DFFSR  | 0.335 | 0.014 |   0.885 |    1.009 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[0] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
+ Removal                       0.482
+ Phase Shift                   0.000
= Required Time                 1.367
  Arrival Time                  1.509
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.959 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.300 | 
     | I0/LD/CTRL/\curr_state_reg[0] | R ^            | DFFSR  | 0.771 | 0.068 |   1.509 |    1.367 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.241 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.382 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.707 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.322 | 0.306 |   0.872 |    1.013 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^          | DFFSR  | 0.335 | 0.014 |   0.885 |    1.026 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[3] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.372
  Arrival Time                  1.552
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.919 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.261 | 
     | I0/LD/CTRL/\curr_state_reg[3] | R ^            | DFFSR  | 0.798 | 0.111 |   1.552 |    1.372 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.281 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.422 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.746 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.322 | 0.306 |   0.872 |    1.052 | 
     | I0/LD/CTRL/\curr_state_reg[3] | CLK ^          | DFFSR  | 0.334 | 0.013 |   0.885 |    1.066 | 
     +----------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin I0/LD/OCTRL/d_minus_reg_reg/CLK 
Endpoint:   I0/LD/OCTRL/d_minus_reg_reg/R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
+ Removal                       0.493
+ Phase Shift                   0.000
= Required Time                 1.394
  Arrival Time                  1.596
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | n_rst ^        |        | 0.161 |       |   1.100 |    0.898 | 
     | U8                          | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.239 | 
     | I0/LD/OCTRL/d_minus_reg_reg | R ^            | DFFSR  | 0.814 | 0.155 |   1.596 |    1.394 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.161 |       |   0.100 |    0.302 | 
     | U7                          | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.443 | 
     | nclk__L1_I0                 | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.768 | 
     | nclk__L2_I4                 | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.078 | 
     | I0/LD/OCTRL/d_minus_reg_reg | CLK ^          | DFFSR  | 0.367 | 0.025 |   0.901 |    1.103 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
+ Removal                       0.493
+ Phase Shift                   0.000
= Required Time                 1.394
  Arrival Time                  1.601
  Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.894 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.235 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] | R ^            | DFFSR  | 0.817 | 0.159 |   1.601 |    1.394 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.306 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.447 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.772 | 
     | nclk__L2_I4                                     | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.082 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] | CLK ^          | DFFSR  | 0.366 | 0.025 |   0.901 |    1.107 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
+ Removal                       0.494
+ Phase Shift                   0.000
= Required Time                 1.394
  Arrival Time                  1.604
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.891 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.232 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] | R ^            | DFFSR  | 0.819 | 0.163 |   1.604 |    1.394 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.309 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.450 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.775 | 
     | nclk__L2_I4                                     | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.085 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] | CLK ^          | DFFSR  | 0.366 | 0.025 |   0.901 |    1.110 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
+ Removal                       0.495
+ Phase Shift                   0.000
= Required Time                 1.394
  Arrival Time                  1.610
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.884 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.225 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | R ^            | DFFSR  | 0.825 | 0.169 |   1.610 |    1.394 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.316 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.457 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.782 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.092 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.366 | 0.024 |   0.900 |    1.116 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
+ Removal                       0.495
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  1.615
  Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.883 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.224 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | R ^            | DFFSR  | 0.823 | 0.174 |   1.615 |    1.398 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.317 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.458 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.783 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.093 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.368 | 0.028 |   0.904 |    1.121 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
+ Removal                       0.495
+ Phase Shift                   0.000
= Required Time                 1.405
  Arrival Time                  1.622
  Slack Time                    0.218
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.882 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | R ^            | DFFSR  | 0.825 | 0.181 |   1.622 |    1.405 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.318 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.459 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.783 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.094 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.034 |   0.910 |    1.127 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
+ Removal                       0.495
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  1.620
  Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.878 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.219 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | R ^            | DFFSR  | 0.825 | 0.179 |   1.620 |    1.398 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.322 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.463 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.788 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.098 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | CLK ^          | DFFSR  | 0.368 | 0.027 |   0.903 |    1.126 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
+ Removal                       0.495
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  1.622
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.877 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | R ^            | DFFSR  | 0.825 | 0.180 |   1.622 |    1.398 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.324 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.464 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.789 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.368 | 0.027 |   0.903 |    1.127 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
+ Removal                       0.494
+ Phase Shift                   0.000
= Required Time                 1.395
  Arrival Time                  1.619
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.876 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.218 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] | R ^            | DFFSR  | 0.825 | 0.178 |   1.619 |    1.395 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.324 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.465 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.789 | 
     | nclk__L2_I4                                     | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.100 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] | CLK ^          | DFFSR  | 0.366 | 0.025 |   0.901 |    1.125 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
+ Removal                       0.495
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  1.622
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.876 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | R ^            | DFFSR  | 0.825 | 0.181 |   1.622 |    1.398 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.324 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.465 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.789 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | CLK ^          | DFFSR  | 0.368 | 0.027 |   0.903 |    1.127 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
+ Removal                       0.495
+ Phase Shift                   0.000
= Required Time                 1.395
  Arrival Time                  1.619
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.876 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | R ^            | DFFSR  | 0.825 | 0.178 |   1.619 |    1.395 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.324 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.465 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.790 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^          | DFFSR  | 0.366 | 0.024 |   0.900 |    1.125 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
+ Removal                       0.495
+ Phase Shift                   0.000
= Required Time                 1.400
  Arrival Time                  1.625
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.876 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.217 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | R ^            | DFFSR  | 0.827 | 0.184 |   1.625 |    1.400 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.324 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.465 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.790 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.100 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^          | DFFSR  | 0.369 | 0.029 |   0.905 |    1.130 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
+ Removal                       0.495
+ Phase Shift                   0.000
= Required Time                 1.402
  Arrival Time                  1.627
  Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.875 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | R ^            | DFFSR  | 0.827 | 0.186 |   1.627 |    1.402 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.325 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.466 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.791 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | CLK ^          | DFFSR  | 0.369 | 0.031 |   0.907 |    1.132 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
+ Removal                       0.494
+ Phase Shift                   0.000
= Required Time                 1.393
  Arrival Time                  1.618
  Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.875 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.216 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | R ^            | DFFSR  | 0.824 | 0.177 |   1.618 |    1.393 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.325 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.466 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.791 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.101 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^          | DFFSR  | 0.366 | 0.023 |   0.899 |    1.124 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
+ Removal                       0.495
+ Phase Shift                   0.000
= Required Time                 1.403
  Arrival Time                  1.629
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.873 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.215 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | R ^            | DFFSR  | 0.828 | 0.188 |   1.629 |    1.403 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.327 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.467 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.792 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.103 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.032 |   0.908 |    1.134 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.909
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.405
  Arrival Time                  1.632
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.873 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.214 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | R ^            | DFFSR  | 0.829 | 0.191 |   1.632 |    1.405 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.327 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.468 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.793 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.104 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.033 |   0.909 |    1.137 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[3] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.405
  Arrival Time                  1.633
  Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.872 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[3] | R ^            | DFFSR  | 0.829 | 0.192 |   1.633 |    1.405 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.328 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.468 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.793 | 
     | nclk__L2_I4                                     | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.104 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.034 |   0.910 |    1.137 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.405
  Arrival Time                  1.633
  Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.872 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | R ^            | DFFSR  | 0.829 | 0.192 |   1.633 |    1.405 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.328 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.469 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.793 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.104 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.034 |   0.910 |    1.137 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.406
  Arrival Time                  1.634
  Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.872 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.213 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | R ^            | DFFSR  | 0.829 | 0.193 |   1.634 |    1.406 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.328 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.469 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.794 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.104 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.034 |   0.910 |    1.138 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.406
  Arrival Time                  1.635
  Slack Time                    0.229
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.871 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | R ^            | DFFSR  | 0.830 | 0.194 |   1.635 |    1.406 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.329 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.470 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.795 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.034 |   0.910 |    1.139 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.407
  Arrival Time                  1.637
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.870 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.211 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | R ^            | DFFSR  | 0.830 | 0.196 |   1.637 |    1.407 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.330 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.471 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.796 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.106 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.035 |   0.911 |    1.141 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.407
  Arrival Time                  1.637
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.870 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.211 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | R ^            | DFFSR  | 0.830 | 0.196 |   1.637 |    1.407 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.330 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.471 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.796 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.106 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.035 |   0.911 |    1.141 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.408
  Arrival Time                  1.639
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.869 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.210 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] | R ^            | DFFSR  | 0.831 | 0.198 |   1.639 |    1.408 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.331 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.472 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.797 | 
     | nclk__L2_I4                                     | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.107 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] | CLK ^          | DFFSR  | 0.371 | 0.036 |   0.912 |    1.143 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.408
  Arrival Time                  1.640
  Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.868 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | R ^            | DFFSR  | 0.831 | 0.199 |   1.640 |    1.408 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.332 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.472 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.797 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^          | DFFSR  | 0.371 | 0.036 |   0.912 |    1.144 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.407
  Arrival Time                  1.639
  Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.868 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | R ^            | DFFSR  | 0.831 | 0.198 |   1.639 |    1.407 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.332 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.473 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.797 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | CLK ^          | DFFSR  | 0.371 | 0.036 |   0.912 |    1.143 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.913
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.408
  Arrival Time                  1.640
  Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.868 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | R ^            | DFFSR  | 0.831 | 0.199 |   1.640 |    1.408 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.332 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.473 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.798 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^          | DFFSR  | 0.371 | 0.036 |   0.913 |    1.144 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.408
  Arrival Time                  1.641
  Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.868 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.209 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | R ^            | DFFSR  | 0.831 | 0.199 |   1.641 |    1.408 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.332 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.473 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.798 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.108 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | CLK ^          | DFFSR  | 0.371 | 0.036 |   0.912 |    1.145 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
+ Removal                       0.495
+ Phase Shift                   0.000
= Required Time                 1.392
  Arrival Time                  1.628
  Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.865 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.206 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | R ^            | DFFSR  | 0.832 | 0.187 |   1.628 |    1.392 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.335 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.476 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.801 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.112 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^          | DFFSR  | 0.364 | 0.021 |   0.897 |    1.132 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.371
  Arrival Time                  1.608
  Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.863 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.204 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | R ^            | DFFSR  | 0.823 | 0.167 |   1.608 |    1.371 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.337 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.478 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.803 | 
     | nclk__L2_I6                   | A v -> Y ^     | INVX8  | 0.311 | 0.309 |   0.875 |    1.112 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.318 | 0.007 |   0.882 |    1.119 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
+ Removal                       0.492
+ Phase Shift                   0.000
= Required Time                 1.376
  Arrival Time                  1.617
  Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.859 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.200 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | R ^            | DFFSR  | 0.827 | 0.176 |   1.617 |    1.376 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.341 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.482 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.806 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.322 | 0.306 |   0.872 |    1.112 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.334 | 0.013 |   0.885 |    1.125 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[1] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.402
  Arrival Time                  1.644
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.858 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.199 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[1] | R ^            | DFFSR  | 0.836 | 0.202 |   1.644 |    1.402 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.342 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.483 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.807 | 
     | nclk__L2_I7                                     | A v -> Y ^     | INVX8  | 0.332 | 0.306 |   0.871 |    1.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[1] | CLK ^          | DFFSR  | 0.363 | 0.035 |   0.906 |    1.148 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
+ Removal                       0.491
+ Phase Shift                   0.000
= Required Time                 1.379
  Arrival Time                  1.621
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.858 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.199 | 
     | I0/LD/T_SR_0/\curr_val_reg[3] | R ^            | DFFSR  | 0.829 | 0.180 |   1.621 |    1.379 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.342 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.483 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.807 | 
     | nclk__L2_I6                   | A v -> Y ^     | INVX8  | 0.311 | 0.309 |   0.875 |    1.116 | 
     | I0/LD/T_SR_0/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.322 | 0.014 |   0.888 |    1.130 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.399
  Arrival Time                  1.642
  Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.857 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] | R ^            | DFFSR  | 0.835 | 0.200 |   1.642 |    1.399 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.343 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.484 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.809 | 
     | nclk__L2_I7                             | A v -> Y ^     | INVX8  | 0.332 | 0.306 |   0.871 |    1.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] | CLK ^          | DFFSR  | 0.362 | 0.032 |   0.903 |    1.146 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
+ Removal                       0.491
+ Phase Shift                   0.000
= Required Time                 1.379
  Arrival Time                  1.623
  Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    0.857 | 
     | U8                                        | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | R ^            | DFFSR  | 0.830 | 0.181 |   1.623 |    1.379 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |    0.343 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.484 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.809 | 
     | nclk__L2_I6                               | A v -> Y ^     | INVX8  | 0.311 | 0.309 |   0.875 |    1.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.322 | 0.014 |   0.888 |    1.132 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.881
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.371
  Arrival Time                  1.615
  Slack Time                    0.244
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.856 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.197 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | R ^            | DFFSR  | 0.827 | 0.174 |   1.615 |    1.371 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.344 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.485 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.810 | 
     | nclk__L2_I6                   | A v -> Y ^     | INVX8  | 0.311 | 0.309 |   0.875 |    1.119 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.318 | 0.007 |   0.881 |    1.125 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[0] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.902
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  1.643
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.855 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[0] | R ^            | DFFSR  | 0.836 | 0.202 |   1.643 |    1.398 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.345 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.486 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.810 | 
     | nclk__L2_I7                                     | A v -> Y ^     | INVX8  | 0.332 | 0.306 |   0.871 |    1.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[0] | CLK ^          | DFFSR  | 0.362 | 0.031 |   0.902 |    1.147 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.372
  Arrival Time                  1.617
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.855 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.196 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | R ^            | DFFSR  | 0.827 | 0.176 |   1.617 |    1.372 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.345 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.486 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.811 | 
     | nclk__L2_I6                   | A v -> Y ^     | INVX8  | 0.311 | 0.309 |   0.875 |    1.120 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.318 | 0.007 |   0.882 |    1.127 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
+ Removal                       0.491
+ Phase Shift                   0.000
= Required Time                 1.379
  Arrival Time                  1.625
  Slack Time                    0.246
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.854 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | R ^            | DFFSR  | 0.831 | 0.184 |   1.625 |    1.379 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.346 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.487 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.811 | 
     | nclk__L2_I6                                   | A v -> Y ^     | INVX8  | 0.311 | 0.309 |   0.875 |    1.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | CLK ^          | DFFSR  | 0.322 | 0.014 |   0.888 |    1.134 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
+ Removal                       0.495
+ Phase Shift                   0.000
= Required Time                 1.390
  Arrival Time                  1.637
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.853 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.194 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] | R ^            | DFFSR  | 0.834 | 0.196 |   1.637 |    1.390 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.347 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.488 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.813 | 
     | nclk__L2_I7                             | A v -> Y ^     | INVX8  | 0.332 | 0.306 |   0.871 |    1.118 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] | CLK ^          | DFFSR  | 0.358 | 0.023 |   0.895 |    1.142 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[2] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.396
  Arrival Time                  1.643
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.853 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[2] | R ^            | DFFSR  | 0.836 | 0.202 |   1.643 |    1.396 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.347 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.488 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.813 | 
     | nclk__L2_I7                                     | A v -> Y ^     | INVX8  | 0.332 | 0.306 |   0.871 |    1.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[2] | CLK ^          | DFFSR  | 0.361 | 0.029 |   0.900 |    1.147 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
+ Removal                       0.496
+ Phase Shift                   0.000
= Required Time                 1.394
  Arrival Time                  1.641
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.853 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] | R ^            | DFFSR  | 0.835 | 0.200 |   1.641 |    1.394 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.347 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.488 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.813 | 
     | nclk__L2_I7                             | A v -> Y ^     | INVX8  | 0.332 | 0.306 |   0.871 |    1.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] | CLK ^          | DFFSR  | 0.360 | 0.027 |   0.898 |    1.146 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
+ Removal                       0.495
+ Phase Shift                   0.000
= Required Time                 1.391
  Arrival Time                  1.638
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.853 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.194 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | R ^            | DFFSR  | 0.835 | 0.197 |   1.638 |    1.391 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.347 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.488 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.813 | 
     | nclk__L2_I7                             | A v -> Y ^     | INVX8  | 0.332 | 0.306 |   0.871 |    1.119 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | CLK ^          | DFFSR  | 0.359 | 0.024 |   0.896 |    1.143 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.886
+ Removal                       0.491
+ Phase Shift                   0.000
= Required Time                 1.377
  Arrival Time                  1.626
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.852 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.193 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | R ^            | DFFSR  | 0.833 | 0.184 |   1.626 |    1.377 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.348 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.489 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.814 | 
     | nclk__L2_I6                   | A v -> Y ^     | INVX8  | 0.311 | 0.309 |   0.875 |    1.123 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.321 | 0.012 |   0.886 |    1.135 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
+ Removal                       0.491
+ Phase Shift                   0.000
= Required Time                 1.378
  Arrival Time                  1.628
  Slack Time                    0.250
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.850 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.191 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] | R ^            | DFFSR  | 0.832 | 0.187 |   1.628 |    1.378 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.350 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.491 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.816 | 
     | nclk__L2_I6                             | A v -> Y ^     | INVX8  | 0.311 | 0.309 |   0.875 |    1.125 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] | CLK ^          | DFFSR  | 0.321 | 0.012 |   0.887 |    1.137 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
+ Removal                       0.491
+ Phase Shift                   0.000
= Required Time                 1.379
  Arrival Time                  1.631
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.848 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | R ^            | DFFSR  | 0.833 | 0.190 |   1.631 |    1.379 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.352 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.493 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.818 | 
     | nclk__L2_I6                                | A v -> Y ^     | INVX8  | 0.311 | 0.309 |   0.875 |    1.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.322 | 0.013 |   0.888 |    1.140 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
+ Removal                       0.492
+ Phase Shift                   0.000
= Required Time                 1.376
  Arrival Time                  1.631
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.846 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.187 | 
     | I0/LD/T_SR_0/\curr_val_reg[5] | R ^            | DFFSR  | 0.836 | 0.189 |   1.631 |    1.376 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.354 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.495 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.820 | 
     | nclk__L2_I6                   | A v -> Y ^     | INVX8  | 0.311 | 0.309 |   0.875 |    1.129 | 
     | I0/LD/T_SR_0/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.320 | 0.010 |   0.885 |    1.139 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
+ Removal                       0.491
+ Phase Shift                   0.000
= Required Time                 1.379
  Arrival Time                  1.636
  Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.843 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.647 | 0.341 |   1.441 |    1.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] | R ^            | DFFSR  | 0.834 | 0.195 |   1.636 |    1.379 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.357 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.498 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.822 | 
     | nclk__L2_I6                             | A v -> Y ^     | INVX8  | 0.311 | 0.309 |   0.875 |    1.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] | CLK ^          | DFFSR  | 0.321 | 0.013 |   0.888 |    1.145 | 
     +--------------------------------------------------------------------------------------------------------+ 

