// Seed: 860390970
module module_0 (
    input tri id_0
);
  wor id_2;
  final id_2 = {1 == id_0, 1'h0, id_2};
  module_2();
endmodule
module module_1 (
    output tri   id_0,
    output wire  id_1,
    output tri   id_2,
    input  wand  id_3,
    output tri0  id_4,
    input  tri1  id_5,
    output wand  id_6,
    input  tri0  id_7,
    input  tri0  id_8,
    input  tri0  id_9,
    input  uwire id_10
);
  module_0(
      id_3
  );
  wire id_12, id_13;
endmodule
module module_2;
  always begin
    $display(1);
  end
endmodule
