//------------------------------------------------------------------------------
//	Test Bench
//------------------------------------------------------------------------------
./testbench.v

//param
//../rtl/param/param.vh

//==============================================================================
//===== RTL =====
//==============================================================================

//TOP
../rtl/ddr4_v2_2_4_axi_fifo.v
../rtl/bank_top_GDDR6.v
