// Seed: 3448176771
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    input wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wand id_6,
    input tri0 id_7,
    output supply0 id_8,
    input tri1 id_9,
    input tri id_10,
    input supply1 id_11,
    input wire id_12,
    input uwire id_13,
    input wire id_14,
    output tri0 id_15,
    input tri0 id_16,
    input supply1 id_17,
    input supply0 id_18,
    output wand id_19,
    input wand id_20,
    input wire id_21,
    input wor id_22,
    input supply0 id_23,
    input wand id_24,
    output tri1 id_25,
    input wor id_26,
    input uwire id_27,
    input wor id_28,
    output wor id_29,
    output supply0 id_30,
    input supply1 id_31,
    output supply0 id_32,
    output supply0 id_33,
    input wor id_34,
    output wand id_35
);
  wire id_37;
  logic id_38, id_39;
  assign id_30 = id_24;
endmodule
module module_1 #(
    parameter id_12 = 32'd57,
    parameter id_8  = 32'd73
) (
    input supply1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wire id_3,
    input supply0 id_4,
    output wire id_5,
    output tri1 id_6,
    input uwire id_7,
    input uwire _id_8,
    output tri1 id_9,
    output wor id_10,
    input supply0 id_11,
    input tri1 _id_12,
    output supply1 id_13,
    input tri id_14
);
  wire id_16[id_8 : id_12];
  module_0 modCall_1 (
      id_7,
      id_3,
      id_4,
      id_11,
      id_4,
      id_7,
      id_5,
      id_14,
      id_9,
      id_2,
      id_4,
      id_2,
      id_3,
      id_14,
      id_11,
      id_13,
      id_11,
      id_2,
      id_14,
      id_13,
      id_0,
      id_7,
      id_14,
      id_7,
      id_3,
      id_13,
      id_11,
      id_1,
      id_1,
      id_6,
      id_6,
      id_0,
      id_10,
      id_6,
      id_0,
      id_10
  );
  assign modCall_1.id_12 = 0;
endmodule
