
Lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ae0  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08003c9c  08003c9c  00013c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cdc  08003cdc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003cdc  08003cdc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003cdc  08003cdc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cdc  08003cdc  00013cdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003ce0  08003ce0  00013ce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003ce4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000094  2000000c  08003cf0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000a0  08003cf0  000200a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b594  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000017e6  00000000  00000000  0002b5d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a70  00000000  00000000  0002cdb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009a8  00000000  00000000  0002d828  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029fb7  00000000  00000000  0002e1d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000080c1  00000000  00000000  00058187  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00107b60  00000000  00000000  00060248  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00167da8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a80  00000000  00000000  00167e24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08003c84 	.word	0x08003c84

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	08003c84 	.word	0x08003c84

080001fc <MX_ADC1_InitVREF>:
/* USER CODE BEGIN 0 */


//ADC Initialization function for changing the channel to VREFINT
static void MX_ADC1_InitVREF(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b086      	sub	sp, #24
 8000200:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000202:	463b      	mov	r3, r7
 8000204:	2200      	movs	r2, #0
 8000206:	601a      	str	r2, [r3, #0]
 8000208:	605a      	str	r2, [r3, #4]
 800020a:	609a      	str	r2, [r3, #8]
 800020c:	60da      	str	r2, [r3, #12]
 800020e:	611a      	str	r2, [r3, #16]
 8000210:	615a      	str	r2, [r3, #20]

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000212:	4b0d      	ldr	r3, [pc, #52]	; (8000248 <MX_ADC1_InitVREF+0x4c>)
 8000214:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000216:	2306      	movs	r3, #6
 8000218:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5; //640.5 Cycles per sample --> Min sample time is 4us
 800021a:	2307      	movs	r3, #7
 800021c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800021e:	237f      	movs	r3, #127	; 0x7f
 8000220:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000222:	2304      	movs	r3, #4
 8000224:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000226:	2300      	movs	r3, #0
 8000228:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800022a:	463b      	mov	r3, r7
 800022c:	4619      	mov	r1, r3
 800022e:	4807      	ldr	r0, [pc, #28]	; (800024c <MX_ADC1_InitVREF+0x50>)
 8000230:	f000 fffc 	bl	800122c <HAL_ADC_ConfigChannel>
 8000234:	4603      	mov	r3, r0
 8000236:	2b00      	cmp	r3, #0
 8000238:	d001      	beq.n	800023e <MX_ADC1_InitVREF+0x42>
  {
    Error_Handler();
 800023a:	f000 fa13 	bl	8000664 <Error_Handler>
  }


}
 800023e:	bf00      	nop
 8000240:	3718      	adds	r7, #24
 8000242:	46bd      	mov	sp, r7
 8000244:	bd80      	pop	{r7, pc}
 8000246:	bf00      	nop
 8000248:	80000001 	.word	0x80000001
 800024c:	2000002c 	.word	0x2000002c

08000250 <MX_ADC1_InitTS>:



//ADC Initialization function for changing the channel to Temp Sensor
static void MX_ADC1_InitTS(void)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b086      	sub	sp, #24
 8000254:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000256:	463b      	mov	r3, r7
 8000258:	2200      	movs	r2, #0
 800025a:	601a      	str	r2, [r3, #0]
 800025c:	605a      	str	r2, [r3, #4]
 800025e:	609a      	str	r2, [r3, #8]
 8000260:	60da      	str	r2, [r3, #12]
 8000262:	611a      	str	r2, [r3, #16]
 8000264:	615a      	str	r2, [r3, #20]

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000266:	4b0d      	ldr	r3, [pc, #52]	; (800029c <MX_ADC1_InitTS+0x4c>)
 8000268:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800026a:	2306      	movs	r3, #6
 800026c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5; //640.5 Cycles per sample --> Min sample time is 5us
 800026e:	2307      	movs	r3, #7
 8000270:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000272:	237f      	movs	r3, #127	; 0x7f
 8000274:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000276:	2304      	movs	r3, #4
 8000278:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800027a:	2300      	movs	r3, #0
 800027c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800027e:	463b      	mov	r3, r7
 8000280:	4619      	mov	r1, r3
 8000282:	4807      	ldr	r0, [pc, #28]	; (80002a0 <MX_ADC1_InitTS+0x50>)
 8000284:	f000 ffd2 	bl	800122c <HAL_ADC_ConfigChannel>
 8000288:	4603      	mov	r3, r0
 800028a:	2b00      	cmp	r3, #0
 800028c:	d001      	beq.n	8000292 <MX_ADC1_InitTS+0x42>
  {
    Error_Handler();
 800028e:	f000 f9e9 	bl	8000664 <Error_Handler>
  }


}
 8000292:	bf00      	nop
 8000294:	3718      	adds	r7, #24
 8000296:	46bd      	mov	sp, r7
 8000298:	bd80      	pop	{r7, pc}
 800029a:	bf00      	nop
 800029c:	c7520000 	.word	0xc7520000
 80002a0:	2000002c 	.word	0x2000002c

080002a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b084      	sub	sp, #16
 80002a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002aa:	f000 faac 	bl	8000806 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ae:	f000 f8ad 	bl	800040c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002b2:	f000 f987 	bl	80005c4 <MX_GPIO_Init>
  MX_ADC1_Init();
 80002b6:	f000 f921 	bl	80004fc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */



  //Setting up our LED state machine and calibrating the ADC
  int LEDState = 0;
 80002ba:	2300      	movs	r3, #0
 80002bc:	60fb      	str	r3, [r7, #12]
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80002be:	217f      	movs	r1, #127	; 0x7f
 80002c0:	4846      	ldr	r0, [pc, #280]	; (80003dc <main+0x138>)
 80002c2:	f001 fd40 	bl	8001d46 <HAL_ADCEx_Calibration_Start>

  //A few parameters found in the datasheet, used for calculations
  float scaling = 3.3/3.0;
 80002c6:	4b46      	ldr	r3, [pc, #280]	; (80003e0 <main+0x13c>)
 80002c8:	60bb      	str	r3, [r7, #8]
  float vref_charac = 3.0;
 80002ca:	4b46      	ldr	r3, [pc, #280]	; (80003e4 <main+0x140>)
 80002cc:	607b      	str	r3, [r7, #4]
  {



	  //LED state machine
	  if (HAL_GPIO_ReadPin(ButtOn_GPIO_Port, ButtOn_Pin) == 0) {
 80002ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002d2:	4845      	ldr	r0, [pc, #276]	; (80003e8 <main+0x144>)
 80002d4:	f002 f810 	bl	80022f8 <HAL_GPIO_ReadPin>
 80002d8:	4603      	mov	r3, r0
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d126      	bne.n	800032c <main+0x88>
		  LEDState = !LEDState;
 80002de:	68fb      	ldr	r3, [r7, #12]
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	bf0c      	ite	eq
 80002e4:	2301      	moveq	r3, #1
 80002e6:	2300      	movne	r3, #0
 80002e8:	b2db      	uxtb	r3, r3
 80002ea:	60fb      	str	r3, [r7, #12]

		  if (LEDState == 0) {
 80002ec:	68fb      	ldr	r3, [r7, #12]
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d108      	bne.n	8000304 <main+0x60>
			  HAL_GPIO_WritePin(LED_GReeN_GPIO_Port, LED_GReeN_Pin, GPIO_PIN_RESET);
 80002f2:	2200      	movs	r2, #0
 80002f4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002f8:	483c      	ldr	r0, [pc, #240]	; (80003ec <main+0x148>)
 80002fa:	f002 f815 	bl	8002328 <HAL_GPIO_WritePin>

			  //No LED light --> read data from VREFINT channel
			  MX_ADC1_InitVREF();
 80002fe:	f7ff ff7d 	bl	80001fc <MX_ADC1_InitVREF>
 8000302:	e00a      	b.n	800031a <main+0x76>
		  }
		  else if (LEDState == 1 ) {
 8000304:	68fb      	ldr	r3, [r7, #12]
 8000306:	2b01      	cmp	r3, #1
 8000308:	d107      	bne.n	800031a <main+0x76>
			  HAL_GPIO_WritePin(LED_GReeN_GPIO_Port, LED_GReeN_Pin, GPIO_PIN_SET);
 800030a:	2201      	movs	r2, #1
 800030c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000310:	4836      	ldr	r0, [pc, #216]	; (80003ec <main+0x148>)
 8000312:	f002 f809 	bl	8002328 <HAL_GPIO_WritePin>

			  //Yes LED light --> read data from TEMP SENSOR channel
			  MX_ADC1_InitTS();
 8000316:	f7ff ff9b 	bl	8000250 <MX_ADC1_InitTS>
		  }

		  while(HAL_GPIO_ReadPin(ButtOn_GPIO_Port, ButtOn_Pin) == 0) {
 800031a:	bf00      	nop
 800031c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000320:	4831      	ldr	r0, [pc, #196]	; (80003e8 <main+0x144>)
 8000322:	f001 ffe9 	bl	80022f8 <HAL_GPIO_ReadPin>
 8000326:	4603      	mov	r3, r0
 8000328:	2b00      	cmp	r3, #0
 800032a:	d0f7      	beq.n	800031c <main+0x78>
	  }



	  //Poll the ADC
	  HAL_ADC_Start(&hadc1);
 800032c:	482b      	ldr	r0, [pc, #172]	; (80003dc <main+0x138>)
 800032e:	f000 fe51 	bl	8000fd4 <HAL_ADC_Start>
	  if (HAL_ADC_PollForConversion(&hadc1, 1000) == HAL_OK) { //Wait until conversion is complete
 8000332:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000336:	4829      	ldr	r0, [pc, #164]	; (80003dc <main+0x138>)
 8000338:	f000 fee2 	bl	8001100 <HAL_ADC_PollForConversion>
 800033c:	4603      	mov	r3, r0
 800033e:	2b00      	cmp	r3, #0
 8000340:	d105      	bne.n	800034e <main+0xaa>
		  data = HAL_ADC_GetValue(&hadc1); //Obtain results of ADC conversion
 8000342:	4826      	ldr	r0, [pc, #152]	; (80003dc <main+0x138>)
 8000344:	f000 ff64 	bl	8001210 <HAL_ADC_GetValue>
 8000348:	4602      	mov	r2, r0
 800034a:	4b29      	ldr	r3, [pc, #164]	; (80003f0 <main+0x14c>)
 800034c:	601a      	str	r2, [r3, #0]
	  }
	  HAL_ADC_Stop(&hadc1);
 800034e:	4823      	ldr	r0, [pc, #140]	; (80003dc <main+0x138>)
 8000350:	f000 fea3 	bl	800109a <HAL_ADC_Stop>



	  //Do appropriate calculations based on state of LED
	  if (LEDState == 0) {
 8000354:	68fb      	ldr	r3, [r7, #12]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d115      	bne.n	8000386 <main+0xe2>
	 	   //Calculate Vref+
	 	   vref = vref_charac*(uint32_t)*VREFINT_CAL/(float)data;
 800035a:	4b26      	ldr	r3, [pc, #152]	; (80003f4 <main+0x150>)
 800035c:	881b      	ldrh	r3, [r3, #0]
 800035e:	ee07 3a90 	vmov	s15, r3
 8000362:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000366:	edd7 7a01 	vldr	s15, [r7, #4]
 800036a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800036e:	4b20      	ldr	r3, [pc, #128]	; (80003f0 <main+0x14c>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	ee07 3a90 	vmov	s15, r3
 8000376:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800037a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800037e:	4b1e      	ldr	r3, [pc, #120]	; (80003f8 <main+0x154>)
 8000380:	edc3 7a00 	vstr	s15, [r3]
 8000384:	e7a3      	b.n	80002ce <main+0x2a>

	  } else {
		   //Calculate temperature
	 	   temperature = 30 + (((float)data*scaling - (uint32_t)*TS_CAL1)*((float)((uint32_t)130 - (uint32_t)30)))/((float)(int32_t)((uint32_t)*TS_CAL2 - (uint32_t)*TS_CAL1));
 8000386:	4b1a      	ldr	r3, [pc, #104]	; (80003f0 <main+0x14c>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	ee07 3a90 	vmov	s15, r3
 800038e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000392:	edd7 7a02 	vldr	s15, [r7, #8]
 8000396:	ee27 7a27 	vmul.f32	s14, s14, s15
 800039a:	4b18      	ldr	r3, [pc, #96]	; (80003fc <main+0x158>)
 800039c:	881b      	ldrh	r3, [r3, #0]
 800039e:	ee07 3a90 	vmov	s15, r3
 80003a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80003a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80003aa:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8000400 <main+0x15c>
 80003ae:	ee67 6a87 	vmul.f32	s13, s15, s14
 80003b2:	4b14      	ldr	r3, [pc, #80]	; (8000404 <main+0x160>)
 80003b4:	881b      	ldrh	r3, [r3, #0]
 80003b6:	461a      	mov	r2, r3
 80003b8:	4b10      	ldr	r3, [pc, #64]	; (80003fc <main+0x158>)
 80003ba:	881b      	ldrh	r3, [r3, #0]
 80003bc:	1ad3      	subs	r3, r2, r3
 80003be:	ee07 3a90 	vmov	s15, r3
 80003c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80003c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80003ca:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80003ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80003d2:	4b0d      	ldr	r3, [pc, #52]	; (8000408 <main+0x164>)
 80003d4:	edc3 7a00 	vstr	s15, [r3]
	  if (HAL_GPIO_ReadPin(ButtOn_GPIO_Port, ButtOn_Pin) == 0) {
 80003d8:	e779      	b.n	80002ce <main+0x2a>
 80003da:	bf00      	nop
 80003dc:	2000002c 	.word	0x2000002c
 80003e0:	3f8ccccd 	.word	0x3f8ccccd
 80003e4:	40400000 	.word	0x40400000
 80003e8:	48000800 	.word	0x48000800
 80003ec:	48000400 	.word	0x48000400
 80003f0:	20000094 	.word	0x20000094
 80003f4:	1fff75aa 	.word	0x1fff75aa
 80003f8:	20000098 	.word	0x20000098
 80003fc:	1fff75a8 	.word	0x1fff75a8
 8000400:	42c80000 	.word	0x42c80000
 8000404:	1fff75ca 	.word	0x1fff75ca
 8000408:	20000028 	.word	0x20000028

0800040c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b0bc      	sub	sp, #240	; 0xf0
 8000410:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000412:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000416:	2244      	movs	r2, #68	; 0x44
 8000418:	2100      	movs	r1, #0
 800041a:	4618      	mov	r0, r3
 800041c:	f003 fc2a 	bl	8003c74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000420:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000424:	2200      	movs	r2, #0
 8000426:	601a      	str	r2, [r3, #0]
 8000428:	605a      	str	r2, [r3, #4]
 800042a:	609a      	str	r2, [r3, #8]
 800042c:	60da      	str	r2, [r3, #12]
 800042e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000430:	1d3b      	adds	r3, r7, #4
 8000432:	2294      	movs	r2, #148	; 0x94
 8000434:	2100      	movs	r1, #0
 8000436:	4618      	mov	r0, r3
 8000438:	f003 fc1c 	bl	8003c74 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800043c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000440:	f001 ffaa 	bl	8002398 <HAL_PWREx_ControlVoltageScaling>
 8000444:	4603      	mov	r3, r0
 8000446:	2b00      	cmp	r3, #0
 8000448:	d001      	beq.n	800044e <SystemClock_Config+0x42>
  {
    Error_Handler();
 800044a:	f000 f90b 	bl	8000664 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800044e:	2310      	movs	r3, #16
 8000450:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000454:	2301      	movs	r3, #1
 8000456:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800045a:	2300      	movs	r3, #0
 800045c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000460:	2360      	movs	r3, #96	; 0x60
 8000462:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000466:	2300      	movs	r3, #0
 8000468:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800046c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000470:	4618      	mov	r0, r3
 8000472:	f002 f835 	bl	80024e0 <HAL_RCC_OscConfig>
 8000476:	4603      	mov	r3, r0
 8000478:	2b00      	cmp	r3, #0
 800047a:	d001      	beq.n	8000480 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800047c:	f000 f8f2 	bl	8000664 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000480:	230f      	movs	r3, #15
 8000482:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000486:	2300      	movs	r3, #0
 8000488:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800048c:	2300      	movs	r3, #0
 800048e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000492:	2300      	movs	r3, #0
 8000494:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000498:	2300      	movs	r3, #0
 800049a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800049e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80004a2:	2100      	movs	r1, #0
 80004a4:	4618      	mov	r0, r3
 80004a6:	f002 fc41 	bl	8002d2c <HAL_RCC_ClockConfig>
 80004aa:	4603      	mov	r3, r0
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d001      	beq.n	80004b4 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80004b0:	f000 f8d8 	bl	8000664 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80004b4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80004b8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80004ba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004be:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80004c2:	2301      	movs	r3, #1
 80004c4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80004c6:	2301      	movs	r3, #1
 80004c8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 40;
 80004ca:	2328      	movs	r3, #40	; 0x28
 80004cc:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80004ce:	2302      	movs	r3, #2
 80004d0:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80004d2:	2302      	movs	r3, #2
 80004d4:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80004d6:	2302      	movs	r3, #2
 80004d8:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80004da:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80004de:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004e0:	1d3b      	adds	r3, r7, #4
 80004e2:	4618      	mov	r0, r3
 80004e4:	f002 fe9a 	bl	800321c <HAL_RCCEx_PeriphCLKConfig>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d001      	beq.n	80004f2 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 80004ee:	f000 f8b9 	bl	8000664 <Error_Handler>
  }
}
 80004f2:	bf00      	nop
 80004f4:	37f0      	adds	r7, #240	; 0xf0
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bd80      	pop	{r7, pc}
	...

080004fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b086      	sub	sp, #24
 8000500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000502:	463b      	mov	r3, r7
 8000504:	2200      	movs	r2, #0
 8000506:	601a      	str	r2, [r3, #0]
 8000508:	605a      	str	r2, [r3, #4]
 800050a:	609a      	str	r2, [r3, #8]
 800050c:	60da      	str	r2, [r3, #12]
 800050e:	611a      	str	r2, [r3, #16]
 8000510:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000512:	4b29      	ldr	r3, [pc, #164]	; (80005b8 <MX_ADC1_Init+0xbc>)
 8000514:	4a29      	ldr	r2, [pc, #164]	; (80005bc <MX_ADC1_Init+0xc0>)
 8000516:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000518:	4b27      	ldr	r3, [pc, #156]	; (80005b8 <MX_ADC1_Init+0xbc>)
 800051a:	2200      	movs	r2, #0
 800051c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800051e:	4b26      	ldr	r3, [pc, #152]	; (80005b8 <MX_ADC1_Init+0xbc>)
 8000520:	2200      	movs	r2, #0
 8000522:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000524:	4b24      	ldr	r3, [pc, #144]	; (80005b8 <MX_ADC1_Init+0xbc>)
 8000526:	2200      	movs	r2, #0
 8000528:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800052a:	4b23      	ldr	r3, [pc, #140]	; (80005b8 <MX_ADC1_Init+0xbc>)
 800052c:	2200      	movs	r2, #0
 800052e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000530:	4b21      	ldr	r3, [pc, #132]	; (80005b8 <MX_ADC1_Init+0xbc>)
 8000532:	2204      	movs	r2, #4
 8000534:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000536:	4b20      	ldr	r3, [pc, #128]	; (80005b8 <MX_ADC1_Init+0xbc>)
 8000538:	2200      	movs	r2, #0
 800053a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800053c:	4b1e      	ldr	r3, [pc, #120]	; (80005b8 <MX_ADC1_Init+0xbc>)
 800053e:	2200      	movs	r2, #0
 8000540:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000542:	4b1d      	ldr	r3, [pc, #116]	; (80005b8 <MX_ADC1_Init+0xbc>)
 8000544:	2201      	movs	r2, #1
 8000546:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000548:	4b1b      	ldr	r3, [pc, #108]	; (80005b8 <MX_ADC1_Init+0xbc>)
 800054a:	2200      	movs	r2, #0
 800054c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000550:	4b19      	ldr	r3, [pc, #100]	; (80005b8 <MX_ADC1_Init+0xbc>)
 8000552:	2200      	movs	r2, #0
 8000554:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000556:	4b18      	ldr	r3, [pc, #96]	; (80005b8 <MX_ADC1_Init+0xbc>)
 8000558:	2200      	movs	r2, #0
 800055a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800055c:	4b16      	ldr	r3, [pc, #88]	; (80005b8 <MX_ADC1_Init+0xbc>)
 800055e:	2200      	movs	r2, #0
 8000560:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000564:	4b14      	ldr	r3, [pc, #80]	; (80005b8 <MX_ADC1_Init+0xbc>)
 8000566:	2200      	movs	r2, #0
 8000568:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800056a:	4b13      	ldr	r3, [pc, #76]	; (80005b8 <MX_ADC1_Init+0xbc>)
 800056c:	2200      	movs	r2, #0
 800056e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000572:	4811      	ldr	r0, [pc, #68]	; (80005b8 <MX_ADC1_Init+0xbc>)
 8000574:	f000 fbe4 	bl	8000d40 <HAL_ADC_Init>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d001      	beq.n	8000582 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800057e:	f000 f871 	bl	8000664 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000582:	4b0f      	ldr	r3, [pc, #60]	; (80005c0 <MX_ADC1_Init+0xc4>)
 8000584:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000586:	2306      	movs	r3, #6
 8000588:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800058a:	2307      	movs	r3, #7
 800058c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800058e:	237f      	movs	r3, #127	; 0x7f
 8000590:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000592:	2304      	movs	r3, #4
 8000594:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000596:	2300      	movs	r3, #0
 8000598:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800059a:	463b      	mov	r3, r7
 800059c:	4619      	mov	r1, r3
 800059e:	4806      	ldr	r0, [pc, #24]	; (80005b8 <MX_ADC1_Init+0xbc>)
 80005a0:	f000 fe44 	bl	800122c <HAL_ADC_ConfigChannel>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80005aa:	f000 f85b 	bl	8000664 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005ae:	bf00      	nop
 80005b0:	3718      	adds	r7, #24
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	2000002c 	.word	0x2000002c
 80005bc:	50040000 	.word	0x50040000
 80005c0:	80000001 	.word	0x80000001

080005c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b088      	sub	sp, #32
 80005c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ca:	f107 030c 	add.w	r3, r7, #12
 80005ce:	2200      	movs	r2, #0
 80005d0:	601a      	str	r2, [r3, #0]
 80005d2:	605a      	str	r2, [r3, #4]
 80005d4:	609a      	str	r2, [r3, #8]
 80005d6:	60da      	str	r2, [r3, #12]
 80005d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005da:	4b1f      	ldr	r3, [pc, #124]	; (8000658 <MX_GPIO_Init+0x94>)
 80005dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005de:	4a1e      	ldr	r2, [pc, #120]	; (8000658 <MX_GPIO_Init+0x94>)
 80005e0:	f043 0304 	orr.w	r3, r3, #4
 80005e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005e6:	4b1c      	ldr	r3, [pc, #112]	; (8000658 <MX_GPIO_Init+0x94>)
 80005e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ea:	f003 0304 	and.w	r3, r3, #4
 80005ee:	60bb      	str	r3, [r7, #8]
 80005f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005f2:	4b19      	ldr	r3, [pc, #100]	; (8000658 <MX_GPIO_Init+0x94>)
 80005f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005f6:	4a18      	ldr	r2, [pc, #96]	; (8000658 <MX_GPIO_Init+0x94>)
 80005f8:	f043 0302 	orr.w	r3, r3, #2
 80005fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005fe:	4b16      	ldr	r3, [pc, #88]	; (8000658 <MX_GPIO_Init+0x94>)
 8000600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000602:	f003 0302 	and.w	r3, r3, #2
 8000606:	607b      	str	r3, [r7, #4]
 8000608:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GReeN_GPIO_Port, LED_GReeN_Pin, GPIO_PIN_RESET);
 800060a:	2200      	movs	r2, #0
 800060c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000610:	4812      	ldr	r0, [pc, #72]	; (800065c <MX_GPIO_Init+0x98>)
 8000612:	f001 fe89 	bl	8002328 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ButtOn_Pin */
  GPIO_InitStruct.Pin = ButtOn_Pin;
 8000616:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800061a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800061c:	2300      	movs	r3, #0
 800061e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000620:	2300      	movs	r3, #0
 8000622:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ButtOn_GPIO_Port, &GPIO_InitStruct);
 8000624:	f107 030c 	add.w	r3, r7, #12
 8000628:	4619      	mov	r1, r3
 800062a:	480d      	ldr	r0, [pc, #52]	; (8000660 <MX_GPIO_Init+0x9c>)
 800062c:	f001 fcd2 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GReeN_Pin */
  GPIO_InitStruct.Pin = LED_GReeN_Pin;
 8000630:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000634:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000636:	2301      	movs	r3, #1
 8000638:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800063a:	2300      	movs	r3, #0
 800063c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800063e:	2300      	movs	r3, #0
 8000640:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GReeN_GPIO_Port, &GPIO_InitStruct);
 8000642:	f107 030c 	add.w	r3, r7, #12
 8000646:	4619      	mov	r1, r3
 8000648:	4804      	ldr	r0, [pc, #16]	; (800065c <MX_GPIO_Init+0x98>)
 800064a:	f001 fcc3 	bl	8001fd4 <HAL_GPIO_Init>

}
 800064e:	bf00      	nop
 8000650:	3720      	adds	r7, #32
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	40021000 	.word	0x40021000
 800065c:	48000400 	.word	0x48000400
 8000660:	48000800 	.word	0x48000800

08000664 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000668:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800066a:	e7fe      	b.n	800066a <Error_Handler+0x6>

0800066c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000672:	4b0f      	ldr	r3, [pc, #60]	; (80006b0 <HAL_MspInit+0x44>)
 8000674:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000676:	4a0e      	ldr	r2, [pc, #56]	; (80006b0 <HAL_MspInit+0x44>)
 8000678:	f043 0301 	orr.w	r3, r3, #1
 800067c:	6613      	str	r3, [r2, #96]	; 0x60
 800067e:	4b0c      	ldr	r3, [pc, #48]	; (80006b0 <HAL_MspInit+0x44>)
 8000680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000682:	f003 0301 	and.w	r3, r3, #1
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800068a:	4b09      	ldr	r3, [pc, #36]	; (80006b0 <HAL_MspInit+0x44>)
 800068c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800068e:	4a08      	ldr	r2, [pc, #32]	; (80006b0 <HAL_MspInit+0x44>)
 8000690:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000694:	6593      	str	r3, [r2, #88]	; 0x58
 8000696:	4b06      	ldr	r3, [pc, #24]	; (80006b0 <HAL_MspInit+0x44>)
 8000698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800069a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800069e:	603b      	str	r3, [r7, #0]
 80006a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006a2:	bf00      	nop
 80006a4:	370c      	adds	r7, #12
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	40021000 	.word	0x40021000

080006b4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b085      	sub	sp, #20
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a0a      	ldr	r2, [pc, #40]	; (80006ec <HAL_ADC_MspInit+0x38>)
 80006c2:	4293      	cmp	r3, r2
 80006c4:	d10b      	bne.n	80006de <HAL_ADC_MspInit+0x2a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80006c6:	4b0a      	ldr	r3, [pc, #40]	; (80006f0 <HAL_ADC_MspInit+0x3c>)
 80006c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006ca:	4a09      	ldr	r2, [pc, #36]	; (80006f0 <HAL_ADC_MspInit+0x3c>)
 80006cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80006d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006d2:	4b07      	ldr	r3, [pc, #28]	; (80006f0 <HAL_ADC_MspInit+0x3c>)
 80006d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006d6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80006da:	60fb      	str	r3, [r7, #12]
 80006dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80006de:	bf00      	nop
 80006e0:	3714      	adds	r7, #20
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	50040000 	.word	0x50040000
 80006f0:	40021000 	.word	0x40021000

080006f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006f8:	e7fe      	b.n	80006f8 <NMI_Handler+0x4>

080006fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006fa:	b480      	push	{r7}
 80006fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006fe:	e7fe      	b.n	80006fe <HardFault_Handler+0x4>

08000700 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000704:	e7fe      	b.n	8000704 <MemManage_Handler+0x4>

08000706 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000706:	b480      	push	{r7}
 8000708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800070a:	e7fe      	b.n	800070a <BusFault_Handler+0x4>

0800070c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000710:	e7fe      	b.n	8000710 <UsageFault_Handler+0x4>

08000712 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000712:	b480      	push	{r7}
 8000714:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000716:	bf00      	nop
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr

08000720 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr

0800072e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800072e:	b480      	push	{r7}
 8000730:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000732:	bf00      	nop
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr

0800073c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000740:	f000 f8b6 	bl	80008b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000744:	bf00      	nop
 8000746:	bd80      	pop	{r7, pc}

08000748 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800074c:	4b17      	ldr	r3, [pc, #92]	; (80007ac <SystemInit+0x64>)
 800074e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000752:	4a16      	ldr	r2, [pc, #88]	; (80007ac <SystemInit+0x64>)
 8000754:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000758:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800075c:	4b14      	ldr	r3, [pc, #80]	; (80007b0 <SystemInit+0x68>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a13      	ldr	r2, [pc, #76]	; (80007b0 <SystemInit+0x68>)
 8000762:	f043 0301 	orr.w	r3, r3, #1
 8000766:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000768:	4b11      	ldr	r3, [pc, #68]	; (80007b0 <SystemInit+0x68>)
 800076a:	2200      	movs	r2, #0
 800076c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800076e:	4b10      	ldr	r3, [pc, #64]	; (80007b0 <SystemInit+0x68>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	4a0f      	ldr	r2, [pc, #60]	; (80007b0 <SystemInit+0x68>)
 8000774:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000778:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800077c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800077e:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <SystemInit+0x68>)
 8000780:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000784:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000786:	4b0a      	ldr	r3, [pc, #40]	; (80007b0 <SystemInit+0x68>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4a09      	ldr	r2, [pc, #36]	; (80007b0 <SystemInit+0x68>)
 800078c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000790:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000792:	4b07      	ldr	r3, [pc, #28]	; (80007b0 <SystemInit+0x68>)
 8000794:	2200      	movs	r2, #0
 8000796:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000798:	4b04      	ldr	r3, [pc, #16]	; (80007ac <SystemInit+0x64>)
 800079a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800079e:	609a      	str	r2, [r3, #8]
#endif
}
 80007a0:	bf00      	nop
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	e000ed00 	.word	0xe000ed00
 80007b0:	40021000 	.word	0x40021000

080007b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80007b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80007ec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007b8:	f7ff ffc6 	bl	8000748 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80007bc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80007be:	e003      	b.n	80007c8 <LoopCopyDataInit>

080007c0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80007c0:	4b0b      	ldr	r3, [pc, #44]	; (80007f0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80007c2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80007c4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80007c6:	3104      	adds	r1, #4

080007c8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80007c8:	480a      	ldr	r0, [pc, #40]	; (80007f4 <LoopForever+0xa>)
	ldr	r3, =_edata
 80007ca:	4b0b      	ldr	r3, [pc, #44]	; (80007f8 <LoopForever+0xe>)
	adds	r2, r0, r1
 80007cc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80007ce:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80007d0:	d3f6      	bcc.n	80007c0 <CopyDataInit>
	ldr	r2, =_sbss
 80007d2:	4a0a      	ldr	r2, [pc, #40]	; (80007fc <LoopForever+0x12>)
	b	LoopFillZerobss
 80007d4:	e002      	b.n	80007dc <LoopFillZerobss>

080007d6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80007d6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80007d8:	f842 3b04 	str.w	r3, [r2], #4

080007dc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80007dc:	4b08      	ldr	r3, [pc, #32]	; (8000800 <LoopForever+0x16>)
	cmp	r2, r3
 80007de:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80007e0:	d3f9      	bcc.n	80007d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007e2:	f003 fa23 	bl	8003c2c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007e6:	f7ff fd5d 	bl	80002a4 <main>

080007ea <LoopForever>:

LoopForever:
    b LoopForever
 80007ea:	e7fe      	b.n	80007ea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80007ec:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 80007f0:	08003ce4 	.word	0x08003ce4
	ldr	r0, =_sdata
 80007f4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80007f8:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 80007fc:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000800:	200000a0 	.word	0x200000a0

08000804 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000804:	e7fe      	b.n	8000804 <ADC1_IRQHandler>

08000806 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000806:	b580      	push	{r7, lr}
 8000808:	b082      	sub	sp, #8
 800080a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800080c:	2300      	movs	r3, #0
 800080e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000810:	2003      	movs	r0, #3
 8000812:	f001 fbab 	bl	8001f6c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000816:	2000      	movs	r0, #0
 8000818:	f000 f80e 	bl	8000838 <HAL_InitTick>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d002      	beq.n	8000828 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000822:	2301      	movs	r3, #1
 8000824:	71fb      	strb	r3, [r7, #7]
 8000826:	e001      	b.n	800082c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000828:	f7ff ff20 	bl	800066c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800082c:	79fb      	ldrb	r3, [r7, #7]
}
 800082e:	4618      	mov	r0, r3
 8000830:	3708      	adds	r7, #8
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
	...

08000838 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000840:	2300      	movs	r3, #0
 8000842:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000844:	4b17      	ldr	r3, [pc, #92]	; (80008a4 <HAL_InitTick+0x6c>)
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d023      	beq.n	8000894 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800084c:	4b16      	ldr	r3, [pc, #88]	; (80008a8 <HAL_InitTick+0x70>)
 800084e:	681a      	ldr	r2, [r3, #0]
 8000850:	4b14      	ldr	r3, [pc, #80]	; (80008a4 <HAL_InitTick+0x6c>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	4619      	mov	r1, r3
 8000856:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800085a:	fbb3 f3f1 	udiv	r3, r3, r1
 800085e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000862:	4618      	mov	r0, r3
 8000864:	f001 fba9 	bl	8001fba <HAL_SYSTICK_Config>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d10f      	bne.n	800088e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	2b0f      	cmp	r3, #15
 8000872:	d809      	bhi.n	8000888 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000874:	2200      	movs	r2, #0
 8000876:	6879      	ldr	r1, [r7, #4]
 8000878:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800087c:	f001 fb81 	bl	8001f82 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000880:	4a0a      	ldr	r2, [pc, #40]	; (80008ac <HAL_InitTick+0x74>)
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	6013      	str	r3, [r2, #0]
 8000886:	e007      	b.n	8000898 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000888:	2301      	movs	r3, #1
 800088a:	73fb      	strb	r3, [r7, #15]
 800088c:	e004      	b.n	8000898 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800088e:	2301      	movs	r3, #1
 8000890:	73fb      	strb	r3, [r7, #15]
 8000892:	e001      	b.n	8000898 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000894:	2301      	movs	r3, #1
 8000896:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000898:	7bfb      	ldrb	r3, [r7, #15]
}
 800089a:	4618      	mov	r0, r3
 800089c:	3710      	adds	r7, #16
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	20000008 	.word	0x20000008
 80008a8:	20000000 	.word	0x20000000
 80008ac:	20000004 	.word	0x20000004

080008b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80008b4:	4b06      	ldr	r3, [pc, #24]	; (80008d0 <HAL_IncTick+0x20>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	461a      	mov	r2, r3
 80008ba:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <HAL_IncTick+0x24>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4413      	add	r3, r2
 80008c0:	4a04      	ldr	r2, [pc, #16]	; (80008d4 <HAL_IncTick+0x24>)
 80008c2:	6013      	str	r3, [r2, #0]
}
 80008c4:	bf00      	nop
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	20000008 	.word	0x20000008
 80008d4:	2000009c 	.word	0x2000009c

080008d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  return uwTick;
 80008dc:	4b03      	ldr	r3, [pc, #12]	; (80008ec <HAL_GetTick+0x14>)
 80008de:	681b      	ldr	r3, [r3, #0]
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop
 80008ec:	2000009c 	.word	0x2000009c

080008f0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	689b      	ldr	r3, [r3, #8]
 80008fe:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	431a      	orrs	r2, r3
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	609a      	str	r2, [r3, #8]
}
 800090a:	bf00      	nop
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr

08000916 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000916:	b480      	push	{r7}
 8000918:	b083      	sub	sp, #12
 800091a:	af00      	add	r7, sp, #0
 800091c:	6078      	str	r0, [r7, #4]
 800091e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	689b      	ldr	r3, [r3, #8]
 8000924:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	431a      	orrs	r2, r3
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	609a      	str	r2, [r3, #8]
}
 8000930:	bf00      	nop
 8000932:	370c      	adds	r7, #12
 8000934:	46bd      	mov	sp, r7
 8000936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093a:	4770      	bx	lr

0800093c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	689b      	ldr	r3, [r3, #8]
 8000948:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800094c:	4618      	mov	r0, r3
 800094e:	370c      	adds	r7, #12
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr

08000958 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000958:	b480      	push	{r7}
 800095a:	b087      	sub	sp, #28
 800095c:	af00      	add	r7, sp, #0
 800095e:	60f8      	str	r0, [r7, #12]
 8000960:	60b9      	str	r1, [r7, #8]
 8000962:	607a      	str	r2, [r7, #4]
 8000964:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	3360      	adds	r3, #96	; 0x60
 800096a:	461a      	mov	r2, r3
 800096c:	68bb      	ldr	r3, [r7, #8]
 800096e:	009b      	lsls	r3, r3, #2
 8000970:	4413      	add	r3, r2
 8000972:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000974:	697b      	ldr	r3, [r7, #20]
 8000976:	681a      	ldr	r2, [r3, #0]
 8000978:	4b08      	ldr	r3, [pc, #32]	; (800099c <LL_ADC_SetOffset+0x44>)
 800097a:	4013      	ands	r3, r2
 800097c:	687a      	ldr	r2, [r7, #4]
 800097e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8000982:	683a      	ldr	r2, [r7, #0]
 8000984:	430a      	orrs	r2, r1
 8000986:	4313      	orrs	r3, r2
 8000988:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000990:	bf00      	nop
 8000992:	371c      	adds	r7, #28
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr
 800099c:	03fff000 	.word	0x03fff000

080009a0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b085      	sub	sp, #20
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
 80009a8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	3360      	adds	r3, #96	; 0x60
 80009ae:	461a      	mov	r2, r3
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	4413      	add	r3, r2
 80009b6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80009c0:	4618      	mov	r0, r3
 80009c2:	3714      	adds	r7, #20
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr

080009cc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b087      	sub	sp, #28
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	60f8      	str	r0, [r7, #12]
 80009d4:	60b9      	str	r1, [r7, #8]
 80009d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	3360      	adds	r3, #96	; 0x60
 80009dc:	461a      	mov	r2, r3
 80009de:	68bb      	ldr	r3, [r7, #8]
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	4413      	add	r3, r2
 80009e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	431a      	orrs	r2, r3
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80009f6:	bf00      	nop
 80009f8:	371c      	adds	r7, #28
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr

08000a02 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8000a02:	b480      	push	{r7}
 8000a04:	b083      	sub	sp, #12
 8000a06:	af00      	add	r7, sp, #0
 8000a08:	6078      	str	r0, [r7, #4]
 8000a0a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	695b      	ldr	r3, [r3, #20]
 8000a10:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	431a      	orrs	r2, r3
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	615a      	str	r2, [r3, #20]
}
 8000a1c:	bf00      	nop
 8000a1e:	370c      	adds	r7, #12
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr

08000a28 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	68db      	ldr	r3, [r3, #12]
 8000a34:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d101      	bne.n	8000a40 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	e000      	b.n	8000a42 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000a40:	2300      	movs	r3, #0
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	370c      	adds	r7, #12
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr

08000a4e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	b087      	sub	sp, #28
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	60f8      	str	r0, [r7, #12]
 8000a56:	60b9      	str	r1, [r7, #8]
 8000a58:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	3330      	adds	r3, #48	; 0x30
 8000a5e:	461a      	mov	r2, r3
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	0a1b      	lsrs	r3, r3, #8
 8000a64:	009b      	lsls	r3, r3, #2
 8000a66:	f003 030c 	and.w	r3, r3, #12
 8000a6a:	4413      	add	r3, r2
 8000a6c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000a6e:	697b      	ldr	r3, [r7, #20]
 8000a70:	681a      	ldr	r2, [r3, #0]
 8000a72:	68bb      	ldr	r3, [r7, #8]
 8000a74:	f003 031f 	and.w	r3, r3, #31
 8000a78:	211f      	movs	r1, #31
 8000a7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a7e:	43db      	mvns	r3, r3
 8000a80:	401a      	ands	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	0e9b      	lsrs	r3, r3, #26
 8000a86:	f003 011f 	and.w	r1, r3, #31
 8000a8a:	68bb      	ldr	r3, [r7, #8]
 8000a8c:	f003 031f 	and.w	r3, r3, #31
 8000a90:	fa01 f303 	lsl.w	r3, r1, r3
 8000a94:	431a      	orrs	r2, r3
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000a9a:	bf00      	nop
 8000a9c:	371c      	adds	r7, #28
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr

08000aa6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000aa6:	b480      	push	{r7}
 8000aa8:	b087      	sub	sp, #28
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	60f8      	str	r0, [r7, #12]
 8000aae:	60b9      	str	r1, [r7, #8]
 8000ab0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	3314      	adds	r3, #20
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	0e5b      	lsrs	r3, r3, #25
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	f003 0304 	and.w	r3, r3, #4
 8000ac2:	4413      	add	r3, r2
 8000ac4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	68bb      	ldr	r3, [r7, #8]
 8000acc:	0d1b      	lsrs	r3, r3, #20
 8000ace:	f003 031f 	and.w	r3, r3, #31
 8000ad2:	2107      	movs	r1, #7
 8000ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad8:	43db      	mvns	r3, r3
 8000ada:	401a      	ands	r2, r3
 8000adc:	68bb      	ldr	r3, [r7, #8]
 8000ade:	0d1b      	lsrs	r3, r3, #20
 8000ae0:	f003 031f 	and.w	r3, r3, #31
 8000ae4:	6879      	ldr	r1, [r7, #4]
 8000ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8000aea:	431a      	orrs	r2, r3
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000af0:	bf00      	nop
 8000af2:	371c      	adds	r7, #28
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr

08000afc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b085      	sub	sp, #20
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	60f8      	str	r0, [r7, #12]
 8000b04:	60b9      	str	r1, [r7, #8]
 8000b06:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000b0e:	68bb      	ldr	r3, [r7, #8]
 8000b10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000b14:	43db      	mvns	r3, r3
 8000b16:	401a      	ands	r2, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	f003 0318 	and.w	r3, r3, #24
 8000b1e:	4908      	ldr	r1, [pc, #32]	; (8000b40 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000b20:	40d9      	lsrs	r1, r3
 8000b22:	68bb      	ldr	r3, [r7, #8]
 8000b24:	400b      	ands	r3, r1
 8000b26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000b2a:	431a      	orrs	r2, r3
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000b32:	bf00      	nop
 8000b34:	3714      	adds	r7, #20
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	0007ffff 	.word	0x0007ffff

08000b44 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	689b      	ldr	r3, [r3, #8]
 8000b50:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8000b54:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000b58:	687a      	ldr	r2, [r7, #4]
 8000b5a:	6093      	str	r3, [r2, #8]
}
 8000b5c:	bf00      	nop
 8000b5e:	370c      	adds	r7, #12
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr

08000b68 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	689b      	ldr	r3, [r3, #8]
 8000b74:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000b78:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000b7c:	d101      	bne.n	8000b82 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000b7e:	2301      	movs	r3, #1
 8000b80:	e000      	b.n	8000b84 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000b82:	2300      	movs	r3, #0
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr

08000b90 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	689b      	ldr	r3, [r3, #8]
 8000b9c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000ba0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ba4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000bac:	bf00      	nop
 8000bae:	370c      	adds	r7, #12
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr

08000bb8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	689b      	ldr	r3, [r3, #8]
 8000bc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bc8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000bcc:	d101      	bne.n	8000bd2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000bce:	2301      	movs	r3, #1
 8000bd0:	e000      	b.n	8000bd4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000bd2:	2300      	movs	r3, #0
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	370c      	adds	r7, #12
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr

08000be0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	689b      	ldr	r3, [r3, #8]
 8000bec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000bf0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000bf4:	f043 0201 	orr.w	r2, r3, #1
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000bfc:	bf00      	nop
 8000bfe:	370c      	adds	r7, #12
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr

08000c08 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	689b      	ldr	r3, [r3, #8]
 8000c14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000c18:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000c1c:	f043 0202 	orr.w	r2, r3, #2
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000c24:	bf00      	nop
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr

08000c30 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	689b      	ldr	r3, [r3, #8]
 8000c3c:	f003 0301 	and.w	r3, r3, #1
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d101      	bne.n	8000c48 <LL_ADC_IsEnabled+0x18>
 8000c44:	2301      	movs	r3, #1
 8000c46:	e000      	b.n	8000c4a <LL_ADC_IsEnabled+0x1a>
 8000c48:	2300      	movs	r3, #0
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	370c      	adds	r7, #12
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr

08000c56 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8000c56:	b480      	push	{r7}
 8000c58:	b083      	sub	sp, #12
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	689b      	ldr	r3, [r3, #8]
 8000c62:	f003 0302 	and.w	r3, r3, #2
 8000c66:	2b02      	cmp	r3, #2
 8000c68:	d101      	bne.n	8000c6e <LL_ADC_IsDisableOngoing+0x18>
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	e000      	b.n	8000c70 <LL_ADC_IsDisableOngoing+0x1a>
 8000c6e:	2300      	movs	r3, #0
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	370c      	adds	r7, #12
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr

08000c7c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	689b      	ldr	r3, [r3, #8]
 8000c88:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000c8c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000c90:	f043 0204 	orr.w	r2, r3, #4
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000c98:	bf00      	nop
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr

08000ca4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	689b      	ldr	r3, [r3, #8]
 8000cb0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000cb4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000cb8:	f043 0210 	orr.w	r2, r3, #16
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8000cc0:	bf00      	nop
 8000cc2:	370c      	adds	r7, #12
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr

08000ccc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	689b      	ldr	r3, [r3, #8]
 8000cd8:	f003 0304 	and.w	r3, r3, #4
 8000cdc:	2b04      	cmp	r3, #4
 8000cde:	d101      	bne.n	8000ce4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	e000      	b.n	8000ce6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000ce4:	2300      	movs	r3, #0
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	370c      	adds	r7, #12
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr

08000cf2 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	b083      	sub	sp, #12
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	689b      	ldr	r3, [r3, #8]
 8000cfe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000d02:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000d06:	f043 0220 	orr.w	r2, r3, #32
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8000d0e:	bf00      	nop
 8000d10:	370c      	adds	r7, #12
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr

08000d1a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8000d1a:	b480      	push	{r7}
 8000d1c:	b083      	sub	sp, #12
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	689b      	ldr	r3, [r3, #8]
 8000d26:	f003 0308 	and.w	r3, r3, #8
 8000d2a:	2b08      	cmp	r3, #8
 8000d2c:	d101      	bne.n	8000d32 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e000      	b.n	8000d34 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8000d32:	2300      	movs	r3, #0
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	370c      	adds	r7, #12
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr

08000d40 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b088      	sub	sp, #32
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d101      	bne.n	8000d5a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8000d56:	2301      	movs	r3, #1
 8000d58:	e12d      	b.n	8000fb6 <HAL_ADC_Init+0x276>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	691b      	ldr	r3, [r3, #16]
 8000d5e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d109      	bne.n	8000d7c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000d68:	6878      	ldr	r0, [r7, #4]
 8000d6a:	f7ff fca3 	bl	80006b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2200      	movs	r2, #0
 8000d72:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2200      	movs	r2, #0
 8000d78:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4618      	mov	r0, r3
 8000d82:	f7ff fef1 	bl	8000b68 <LL_ADC_IsDeepPowerDownEnabled>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d004      	beq.n	8000d96 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4618      	mov	r0, r3
 8000d92:	f7ff fed7 	bl	8000b44 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f7ff ff0c 	bl	8000bb8 <LL_ADC_IsInternalRegulatorEnabled>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d113      	bne.n	8000dce <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4618      	mov	r0, r3
 8000dac:	f7ff fef0 	bl	8000b90 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000db0:	4b83      	ldr	r3, [pc, #524]	; (8000fc0 <HAL_ADC_Init+0x280>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	099b      	lsrs	r3, r3, #6
 8000db6:	4a83      	ldr	r2, [pc, #524]	; (8000fc4 <HAL_ADC_Init+0x284>)
 8000db8:	fba2 2303 	umull	r2, r3, r2, r3
 8000dbc:	099b      	lsrs	r3, r3, #6
 8000dbe:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8000dc0:	e002      	b.n	8000dc8 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8000dc2:	68bb      	ldr	r3, [r7, #8]
 8000dc4:	3b01      	subs	r3, #1
 8000dc6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d1f9      	bne.n	8000dc2 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f7ff fef0 	bl	8000bb8 <LL_ADC_IsInternalRegulatorEnabled>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d10d      	bne.n	8000dfa <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000de2:	f043 0210 	orr.w	r2, r3, #16
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000dee:	f043 0201 	orr.w	r2, r3, #1
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8000df6:	2301      	movs	r3, #1
 8000df8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f7ff ff64 	bl	8000ccc <LL_ADC_REG_IsConversionOngoing>
 8000e04:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e0a:	f003 0310 	and.w	r3, r3, #16
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 80c8 	bne.w	8000fa4 <HAL_ADC_Init+0x264>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	f040 80c4 	bne.w	8000fa4 <HAL_ADC_Init+0x264>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e20:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000e24:	f043 0202 	orr.w	r2, r3, #2
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4618      	mov	r0, r3
 8000e32:	f7ff fefd 	bl	8000c30 <LL_ADC_IsEnabled>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d10b      	bne.n	8000e54 <HAL_ADC_Init+0x114>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000e3c:	4862      	ldr	r0, [pc, #392]	; (8000fc8 <HAL_ADC_Init+0x288>)
 8000e3e:	f7ff fef7 	bl	8000c30 <LL_ADC_IsEnabled>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d105      	bne.n	8000e54 <HAL_ADC_Init+0x114>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	485f      	ldr	r0, [pc, #380]	; (8000fcc <HAL_ADC_Init+0x28c>)
 8000e50:	f7ff fd4e 	bl	80008f0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	7e5b      	ldrb	r3, [r3, #25]
 8000e58:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000e5e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8000e64:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8000e6a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e72:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000e74:	4313      	orrs	r3, r2
 8000e76:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d106      	bne.n	8000e90 <HAL_ADC_Init+0x150>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e86:	3b01      	subs	r3, #1
 8000e88:	045b      	lsls	r3, r3, #17
 8000e8a:	69ba      	ldr	r2, [r7, #24]
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d009      	beq.n	8000eac <HAL_ADC_Init+0x16c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e9c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ea4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000ea6:	69ba      	ldr	r2, [r7, #24]
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	68da      	ldr	r2, [r3, #12]
 8000eb2:	4b47      	ldr	r3, [pc, #284]	; (8000fd0 <HAL_ADC_Init+0x290>)
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	6812      	ldr	r2, [r2, #0]
 8000eba:	69b9      	ldr	r1, [r7, #24]
 8000ebc:	430b      	orrs	r3, r1
 8000ebe:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f7ff ff01 	bl	8000ccc <LL_ADC_REG_IsConversionOngoing>
 8000eca:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff ff22 	bl	8000d1a <LL_ADC_INJ_IsConversionOngoing>
 8000ed6:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d140      	bne.n	8000f60 <HAL_ADC_Init+0x220>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d13d      	bne.n	8000f60 <HAL_ADC_Init+0x220>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	7e1b      	ldrb	r3, [r3, #24]
 8000eec:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8000eee:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000ef6:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	68db      	ldr	r3, [r3, #12]
 8000f02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000f06:	f023 0306 	bic.w	r3, r3, #6
 8000f0a:	687a      	ldr	r2, [r7, #4]
 8000f0c:	6812      	ldr	r2, [r2, #0]
 8000f0e:	69b9      	ldr	r1, [r7, #24]
 8000f10:	430b      	orrs	r3, r1
 8000f12:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d118      	bne.n	8000f50 <HAL_ADC_Init+0x210>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	691b      	ldr	r3, [r3, #16]
 8000f24:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000f28:	f023 0304 	bic.w	r3, r3, #4
 8000f2c:	687a      	ldr	r2, [r7, #4]
 8000f2e:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8000f30:	687a      	ldr	r2, [r7, #4]
 8000f32:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000f34:	4311      	orrs	r1, r2
 8000f36:	687a      	ldr	r2, [r7, #4]
 8000f38:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000f3a:	4311      	orrs	r1, r2
 8000f3c:	687a      	ldr	r2, [r7, #4]
 8000f3e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8000f40:	430a      	orrs	r2, r1
 8000f42:	431a      	orrs	r2, r3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f042 0201 	orr.w	r2, r2, #1
 8000f4c:	611a      	str	r2, [r3, #16]
 8000f4e:	e007      	b.n	8000f60 <HAL_ADC_Init+0x220>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	691a      	ldr	r2, [r3, #16]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f022 0201 	bic.w	r2, r2, #1
 8000f5e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	691b      	ldr	r3, [r3, #16]
 8000f64:	2b01      	cmp	r3, #1
 8000f66:	d10c      	bne.n	8000f82 <HAL_ADC_Init+0x242>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6e:	f023 010f 	bic.w	r1, r3, #15
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	69db      	ldr	r3, [r3, #28]
 8000f76:	1e5a      	subs	r2, r3, #1
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	631a      	str	r2, [r3, #48]	; 0x30
 8000f80:	e007      	b.n	8000f92 <HAL_ADC_Init+0x252>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f022 020f 	bic.w	r2, r2, #15
 8000f90:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f96:	f023 0303 	bic.w	r3, r3, #3
 8000f9a:	f043 0201 	orr.w	r2, r3, #1
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	659a      	str	r2, [r3, #88]	; 0x58
 8000fa2:	e007      	b.n	8000fb4 <HAL_ADC_Init+0x274>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fa8:	f043 0210 	orr.w	r2, r3, #16
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8000fb4:	7ffb      	ldrb	r3, [r7, #31]
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3720      	adds	r7, #32
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	20000000 	.word	0x20000000
 8000fc4:	053e2d63 	.word	0x053e2d63
 8000fc8:	50040000 	.word	0x50040000
 8000fcc:	50040300 	.word	0x50040300
 8000fd0:	fff0c007 	.word	0xfff0c007

08000fd4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff fe73 	bl	8000ccc <LL_ADC_REG_IsConversionOngoing>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d14f      	bne.n	800108c <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d101      	bne.n	8000ffa <HAL_ADC_Start+0x26>
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	e04b      	b.n	8001092 <HAL_ADC_Start+0xbe>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f000 fdc0 	bl	8001b88 <ADC_Enable>
 8001008:	4603      	mov	r3, r0
 800100a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800100c:	7bfb      	ldrb	r3, [r7, #15]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d137      	bne.n	8001082 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001016:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800101a:	f023 0301 	bic.w	r3, r3, #1
 800101e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	659a      	str	r2, [r3, #88]	; 0x58
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800102a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800102e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001032:	d106      	bne.n	8001042 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001038:	f023 0206 	bic.w	r2, r3, #6
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001040:	e002      	b.n	8001048 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2200      	movs	r2, #0
 8001046:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	221c      	movs	r2, #28
 800104e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2200      	movs	r2, #0
 8001054:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	68db      	ldr	r3, [r3, #12]
 800105e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001062:	2b00      	cmp	r3, #0
 8001064:	d007      	beq.n	8001076 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800106a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800106e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff fdfe 	bl	8000c7c <LL_ADC_REG_StartConversion>
 8001080:	e006      	b.n	8001090 <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2200      	movs	r2, #0
 8001086:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 800108a:	e001      	b.n	8001090 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800108c:	2302      	movs	r3, #2
 800108e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8001090:	7bfb      	ldrb	r3, [r7, #15]
}
 8001092:	4618      	mov	r0, r3
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	b084      	sub	sp, #16
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d101      	bne.n	80010b0 <HAL_ADC_Stop+0x16>
 80010ac:	2302      	movs	r3, #2
 80010ae:	e023      	b.n	80010f8 <HAL_ADC_Stop+0x5e>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2201      	movs	r2, #1
 80010b4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80010b8:	2103      	movs	r1, #3
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f000 fcb0 	bl	8001a20 <ADC_ConversionStop>
 80010c0:	4603      	mov	r3, r0
 80010c2:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80010c4:	7bfb      	ldrb	r3, [r7, #15]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d111      	bne.n	80010ee <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f000 fdb6 	bl	8001c3c <ADC_Disable>
 80010d0:	4603      	mov	r3, r0
 80010d2:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80010d4:	7bfb      	ldrb	r3, [r7, #15]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d109      	bne.n	80010ee <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010de:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80010e2:	f023 0301 	bic.w	r3, r3, #1
 80010e6:	f043 0201 	orr.w	r2, r3, #1
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2200      	movs	r2, #0
 80010f2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80010f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	3710      	adds	r7, #16
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	695b      	ldr	r3, [r3, #20]
 800110e:	2b08      	cmp	r3, #8
 8001110:	d102      	bne.n	8001118 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001112:	2308      	movs	r3, #8
 8001114:	617b      	str	r3, [r7, #20]
 8001116:	e010      	b.n	800113a <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	68db      	ldr	r3, [r3, #12]
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	2b00      	cmp	r3, #0
 8001124:	d007      	beq.n	8001136 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800112a:	f043 0220 	orr.w	r2, r3, #32
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e068      	b.n	8001208 <HAL_ADC_PollForConversion+0x108>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8001136:	2304      	movs	r3, #4
 8001138:	617b      	str	r3, [r7, #20]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800113a:	f7ff fbcd 	bl	80008d8 <HAL_GetTick>
 800113e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001140:	e01a      	b.n	8001178 <HAL_ADC_PollForConversion+0x78>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001148:	d016      	beq.n	8001178 <HAL_ADC_PollForConversion+0x78>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800114a:	f7ff fbc5 	bl	80008d8 <HAL_GetTick>
 800114e:	4602      	mov	r2, r0
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	683a      	ldr	r2, [r7, #0]
 8001156:	429a      	cmp	r2, r3
 8001158:	d302      	bcc.n	8001160 <HAL_ADC_PollForConversion+0x60>
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d10b      	bne.n	8001178 <HAL_ADC_PollForConversion+0x78>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001164:	f043 0204 	orr.w	r2, r3, #4
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	659a      	str	r2, [r3, #88]	; 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2200      	movs	r2, #0
 8001170:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_TIMEOUT;
 8001174:	2303      	movs	r3, #3
 8001176:	e047      	b.n	8001208 <HAL_ADC_PollForConversion+0x108>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	4013      	ands	r3, r2
 8001182:	2b00      	cmp	r3, #0
 8001184:	d0dd      	beq.n	8001142 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800118a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff fc46 	bl	8000a28 <LL_ADC_REG_IsTriggerSourceSWStart>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d01c      	beq.n	80011dc <HAL_ADC_PollForConversion+0xdc>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	7e5b      	ldrb	r3, [r3, #25]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d118      	bne.n	80011dc <HAL_ADC_PollForConversion+0xdc>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 0308 	and.w	r3, r3, #8
 80011b4:	2b08      	cmp	r3, #8
 80011b6:	d111      	bne.n	80011dc <HAL_ADC_PollForConversion+0xdc>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	659a      	str	r2, [r3, #88]	; 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d105      	bne.n	80011dc <HAL_ADC_PollForConversion+0xdc>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011d4:	f043 0201 	orr.w	r2, r3, #1
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	659a      	str	r2, [r3, #88]	; 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	68db      	ldr	r3, [r3, #12]
 80011e2:	60fb      	str	r3, [r7, #12]
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	2b08      	cmp	r3, #8
 80011e8:	d104      	bne.n	80011f4 <HAL_ADC_PollForConversion+0xf4>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2208      	movs	r2, #8
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	e008      	b.n	8001206 <HAL_ADC_PollForConversion+0x106>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d103      	bne.n	8001206 <HAL_ADC_PollForConversion+0x106>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	220c      	movs	r2, #12
 8001204:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001206:	2300      	movs	r3, #0
}
 8001208:	4618      	mov	r0, r3
 800120a:	3718      	adds	r7, #24
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800121e:	4618      	mov	r0, r3
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
	...

0800122c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b0b6      	sub	sp, #216	; 0xd8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
 8001234:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001236:	2300      	movs	r3, #0
 8001238:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800123c:	2300      	movs	r3, #0
 800123e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001246:	2b01      	cmp	r3, #1
 8001248:	d101      	bne.n	800124e <HAL_ADC_ConfigChannel+0x22>
 800124a:	2302      	movs	r3, #2
 800124c:	e3d4      	b.n	80019f8 <HAL_ADC_ConfigChannel+0x7cc>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2201      	movs	r2, #1
 8001252:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff fd36 	bl	8000ccc <LL_ADC_REG_IsConversionOngoing>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	f040 83b9 	bne.w	80019da <HAL_ADC_ConfigChannel+0x7ae>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	2b05      	cmp	r3, #5
 800126e:	d824      	bhi.n	80012ba <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	3b02      	subs	r3, #2
 8001276:	2b03      	cmp	r3, #3
 8001278:	d81b      	bhi.n	80012b2 <HAL_ADC_ConfigChannel+0x86>
 800127a:	a201      	add	r2, pc, #4	; (adr r2, 8001280 <HAL_ADC_ConfigChannel+0x54>)
 800127c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001280:	08001291 	.word	0x08001291
 8001284:	08001299 	.word	0x08001299
 8001288:	080012a1 	.word	0x080012a1
 800128c:	080012a9 	.word	0x080012a9
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	220c      	movs	r2, #12
 8001294:	605a      	str	r2, [r3, #4]
          break;
 8001296:	e011      	b.n	80012bc <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	2212      	movs	r2, #18
 800129c:	605a      	str	r2, [r3, #4]
          break;
 800129e:	e00d      	b.n	80012bc <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	2218      	movs	r2, #24
 80012a4:	605a      	str	r2, [r3, #4]
          break;
 80012a6:	e009      	b.n	80012bc <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012ae:	605a      	str	r2, [r3, #4]
          break;
 80012b0:	e004      	b.n	80012bc <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	2206      	movs	r2, #6
 80012b6:	605a      	str	r2, [r3, #4]
          break;
 80012b8:	e000      	b.n	80012bc <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80012ba:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6818      	ldr	r0, [r3, #0]
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	6859      	ldr	r1, [r3, #4]
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	461a      	mov	r2, r3
 80012ca:	f7ff fbc0 	bl	8000a4e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff fcfa 	bl	8000ccc <LL_ADC_REG_IsConversionOngoing>
 80012d8:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff fd1a 	bl	8000d1a <LL_ADC_INJ_IsConversionOngoing>
 80012e6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80012ea:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	f040 81c1 	bne.w	8001676 <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80012f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	f040 81bc 	bne.w	8001676 <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001306:	d10f      	bne.n	8001328 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6818      	ldr	r0, [r3, #0]
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	2200      	movs	r2, #0
 8001312:	4619      	mov	r1, r3
 8001314:	f7ff fbc7 	bl	8000aa6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff fb6e 	bl	8000a02 <LL_ADC_SetSamplingTimeCommonConfig>
 8001326:	e00e      	b.n	8001346 <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6818      	ldr	r0, [r3, #0]
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	6819      	ldr	r1, [r3, #0]
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	461a      	mov	r2, r3
 8001336:	f7ff fbb6 	bl	8000aa6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2100      	movs	r1, #0
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff fb5e 	bl	8000a02 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	695a      	ldr	r2, [r3, #20]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	08db      	lsrs	r3, r3, #3
 8001352:	f003 0303 	and.w	r3, r3, #3
 8001356:	005b      	lsls	r3, r3, #1
 8001358:	fa02 f303 	lsl.w	r3, r2, r3
 800135c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	691b      	ldr	r3, [r3, #16]
 8001364:	2b04      	cmp	r3, #4
 8001366:	d00a      	beq.n	800137e <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6818      	ldr	r0, [r3, #0]
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	6919      	ldr	r1, [r3, #16]
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001378:	f7ff faee 	bl	8000958 <LL_ADC_SetOffset>
 800137c:	e17b      	b.n	8001676 <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	2100      	movs	r1, #0
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff fb0b 	bl	80009a0 <LL_ADC_GetOffsetChannel>
 800138a:	4603      	mov	r3, r0
 800138c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001390:	2b00      	cmp	r3, #0
 8001392:	d10a      	bne.n	80013aa <HAL_ADC_ConfigChannel+0x17e>
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2100      	movs	r1, #0
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff fb00 	bl	80009a0 <LL_ADC_GetOffsetChannel>
 80013a0:	4603      	mov	r3, r0
 80013a2:	0e9b      	lsrs	r3, r3, #26
 80013a4:	f003 021f 	and.w	r2, r3, #31
 80013a8:	e01e      	b.n	80013e8 <HAL_ADC_ConfigChannel+0x1bc>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	2100      	movs	r1, #0
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff faf5 	bl	80009a0 <LL_ADC_GetOffsetChannel>
 80013b6:	4603      	mov	r3, r0
 80013b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013bc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80013c0:	fa93 f3a3 	rbit	r3, r3
 80013c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80013c8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80013cc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80013d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d101      	bne.n	80013dc <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 80013d8:	2320      	movs	r3, #32
 80013da:	e004      	b.n	80013e6 <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 80013dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80013e0:	fab3 f383 	clz	r3, r3
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d105      	bne.n	8001400 <HAL_ADC_ConfigChannel+0x1d4>
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	0e9b      	lsrs	r3, r3, #26
 80013fa:	f003 031f 	and.w	r3, r3, #31
 80013fe:	e018      	b.n	8001432 <HAL_ADC_ConfigChannel+0x206>
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001408:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800140c:	fa93 f3a3 	rbit	r3, r3
 8001410:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001414:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001418:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800141c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001420:	2b00      	cmp	r3, #0
 8001422:	d101      	bne.n	8001428 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8001424:	2320      	movs	r3, #32
 8001426:	e004      	b.n	8001432 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8001428:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800142c:	fab3 f383 	clz	r3, r3
 8001430:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001432:	429a      	cmp	r2, r3
 8001434:	d106      	bne.n	8001444 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2200      	movs	r2, #0
 800143c:	2100      	movs	r1, #0
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff fac4 	bl	80009cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2101      	movs	r1, #1
 800144a:	4618      	mov	r0, r3
 800144c:	f7ff faa8 	bl	80009a0 <LL_ADC_GetOffsetChannel>
 8001450:	4603      	mov	r3, r0
 8001452:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001456:	2b00      	cmp	r3, #0
 8001458:	d10a      	bne.n	8001470 <HAL_ADC_ConfigChannel+0x244>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	2101      	movs	r1, #1
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff fa9d 	bl	80009a0 <LL_ADC_GetOffsetChannel>
 8001466:	4603      	mov	r3, r0
 8001468:	0e9b      	lsrs	r3, r3, #26
 800146a:	f003 021f 	and.w	r2, r3, #31
 800146e:	e01e      	b.n	80014ae <HAL_ADC_ConfigChannel+0x282>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2101      	movs	r1, #1
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff fa92 	bl	80009a0 <LL_ADC_GetOffsetChannel>
 800147c:	4603      	mov	r3, r0
 800147e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001482:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001486:	fa93 f3a3 	rbit	r3, r3
 800148a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800148e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001492:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001496:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800149a:	2b00      	cmp	r3, #0
 800149c:	d101      	bne.n	80014a2 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 800149e:	2320      	movs	r3, #32
 80014a0:	e004      	b.n	80014ac <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 80014a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80014a6:	fab3 f383 	clz	r3, r3
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d105      	bne.n	80014c6 <HAL_ADC_ConfigChannel+0x29a>
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	0e9b      	lsrs	r3, r3, #26
 80014c0:	f003 031f 	and.w	r3, r3, #31
 80014c4:	e018      	b.n	80014f8 <HAL_ADC_ConfigChannel+0x2cc>
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80014d2:	fa93 f3a3 	rbit	r3, r3
 80014d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80014da:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80014de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80014e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d101      	bne.n	80014ee <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 80014ea:	2320      	movs	r3, #32
 80014ec:	e004      	b.n	80014f8 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 80014ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80014f2:	fab3 f383 	clz	r3, r3
 80014f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d106      	bne.n	800150a <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2200      	movs	r2, #0
 8001502:	2101      	movs	r1, #1
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff fa61 	bl	80009cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2102      	movs	r1, #2
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff fa45 	bl	80009a0 <LL_ADC_GetOffsetChannel>
 8001516:	4603      	mov	r3, r0
 8001518:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800151c:	2b00      	cmp	r3, #0
 800151e:	d10a      	bne.n	8001536 <HAL_ADC_ConfigChannel+0x30a>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2102      	movs	r1, #2
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff fa3a 	bl	80009a0 <LL_ADC_GetOffsetChannel>
 800152c:	4603      	mov	r3, r0
 800152e:	0e9b      	lsrs	r3, r3, #26
 8001530:	f003 021f 	and.w	r2, r3, #31
 8001534:	e01e      	b.n	8001574 <HAL_ADC_ConfigChannel+0x348>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	2102      	movs	r1, #2
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff fa2f 	bl	80009a0 <LL_ADC_GetOffsetChannel>
 8001542:	4603      	mov	r3, r0
 8001544:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001548:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800154c:	fa93 f3a3 	rbit	r3, r3
 8001550:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001554:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001558:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800155c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001560:	2b00      	cmp	r3, #0
 8001562:	d101      	bne.n	8001568 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8001564:	2320      	movs	r3, #32
 8001566:	e004      	b.n	8001572 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8001568:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800156c:	fab3 f383 	clz	r3, r3
 8001570:	b2db      	uxtb	r3, r3
 8001572:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800157c:	2b00      	cmp	r3, #0
 800157e:	d105      	bne.n	800158c <HAL_ADC_ConfigChannel+0x360>
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	0e9b      	lsrs	r3, r3, #26
 8001586:	f003 031f 	and.w	r3, r3, #31
 800158a:	e016      	b.n	80015ba <HAL_ADC_ConfigChannel+0x38e>
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001594:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001598:	fa93 f3a3 	rbit	r3, r3
 800159c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800159e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80015a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80015a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d101      	bne.n	80015b0 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 80015ac:	2320      	movs	r3, #32
 80015ae:	e004      	b.n	80015ba <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 80015b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80015b4:	fab3 f383 	clz	r3, r3
 80015b8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d106      	bne.n	80015cc <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	2200      	movs	r2, #0
 80015c4:	2102      	movs	r1, #2
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7ff fa00 	bl	80009cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2103      	movs	r1, #3
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7ff f9e4 	bl	80009a0 <LL_ADC_GetOffsetChannel>
 80015d8:	4603      	mov	r3, r0
 80015da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d10a      	bne.n	80015f8 <HAL_ADC_ConfigChannel+0x3cc>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	2103      	movs	r1, #3
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7ff f9d9 	bl	80009a0 <LL_ADC_GetOffsetChannel>
 80015ee:	4603      	mov	r3, r0
 80015f0:	0e9b      	lsrs	r3, r3, #26
 80015f2:	f003 021f 	and.w	r2, r3, #31
 80015f6:	e017      	b.n	8001628 <HAL_ADC_ConfigChannel+0x3fc>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2103      	movs	r1, #3
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff f9ce 	bl	80009a0 <LL_ADC_GetOffsetChannel>
 8001604:	4603      	mov	r3, r0
 8001606:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001608:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800160a:	fa93 f3a3 	rbit	r3, r3
 800160e:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001610:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001612:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001614:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001616:	2b00      	cmp	r3, #0
 8001618:	d101      	bne.n	800161e <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 800161a:	2320      	movs	r3, #32
 800161c:	e003      	b.n	8001626 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 800161e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001620:	fab3 f383 	clz	r3, r3
 8001624:	b2db      	uxtb	r3, r3
 8001626:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001630:	2b00      	cmp	r3, #0
 8001632:	d105      	bne.n	8001640 <HAL_ADC_ConfigChannel+0x414>
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	0e9b      	lsrs	r3, r3, #26
 800163a:	f003 031f 	and.w	r3, r3, #31
 800163e:	e011      	b.n	8001664 <HAL_ADC_ConfigChannel+0x438>
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001646:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001648:	fa93 f3a3 	rbit	r3, r3
 800164c:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800164e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001650:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001652:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001654:	2b00      	cmp	r3, #0
 8001656:	d101      	bne.n	800165c <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8001658:	2320      	movs	r3, #32
 800165a:	e003      	b.n	8001664 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 800165c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800165e:	fab3 f383 	clz	r3, r3
 8001662:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001664:	429a      	cmp	r2, r3
 8001666:	d106      	bne.n	8001676 <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2200      	movs	r2, #0
 800166e:	2103      	movs	r1, #3
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff f9ab 	bl	80009cc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff fad8 	bl	8000c30 <LL_ADC_IsEnabled>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	f040 8140 	bne.w	8001908 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6818      	ldr	r0, [r3, #0]
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	6819      	ldr	r1, [r3, #0]
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	461a      	mov	r2, r3
 8001696:	f7ff fa31 	bl	8000afc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	68db      	ldr	r3, [r3, #12]
 800169e:	4a8f      	ldr	r2, [pc, #572]	; (80018dc <HAL_ADC_ConfigChannel+0x6b0>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	f040 8131 	bne.w	8001908 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d10b      	bne.n	80016ce <HAL_ADC_ConfigChannel+0x4a2>
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	0e9b      	lsrs	r3, r3, #26
 80016bc:	3301      	adds	r3, #1
 80016be:	f003 031f 	and.w	r3, r3, #31
 80016c2:	2b09      	cmp	r3, #9
 80016c4:	bf94      	ite	ls
 80016c6:	2301      	movls	r3, #1
 80016c8:	2300      	movhi	r3, #0
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	e019      	b.n	8001702 <HAL_ADC_ConfigChannel+0x4d6>
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016d6:	fa93 f3a3 	rbit	r3, r3
 80016da:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80016dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80016de:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80016e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d101      	bne.n	80016ea <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 80016e6:	2320      	movs	r3, #32
 80016e8:	e003      	b.n	80016f2 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 80016ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80016ec:	fab3 f383 	clz	r3, r3
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	3301      	adds	r3, #1
 80016f4:	f003 031f 	and.w	r3, r3, #31
 80016f8:	2b09      	cmp	r3, #9
 80016fa:	bf94      	ite	ls
 80016fc:	2301      	movls	r3, #1
 80016fe:	2300      	movhi	r3, #0
 8001700:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001702:	2b00      	cmp	r3, #0
 8001704:	d079      	beq.n	80017fa <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800170e:	2b00      	cmp	r3, #0
 8001710:	d107      	bne.n	8001722 <HAL_ADC_ConfigChannel+0x4f6>
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	0e9b      	lsrs	r3, r3, #26
 8001718:	3301      	adds	r3, #1
 800171a:	069b      	lsls	r3, r3, #26
 800171c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001720:	e015      	b.n	800174e <HAL_ADC_ConfigChannel+0x522>
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001728:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800172a:	fa93 f3a3 	rbit	r3, r3
 800172e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001730:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001732:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001734:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001736:	2b00      	cmp	r3, #0
 8001738:	d101      	bne.n	800173e <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 800173a:	2320      	movs	r3, #32
 800173c:	e003      	b.n	8001746 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 800173e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001740:	fab3 f383 	clz	r3, r3
 8001744:	b2db      	uxtb	r3, r3
 8001746:	3301      	adds	r3, #1
 8001748:	069b      	lsls	r3, r3, #26
 800174a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001756:	2b00      	cmp	r3, #0
 8001758:	d109      	bne.n	800176e <HAL_ADC_ConfigChannel+0x542>
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	0e9b      	lsrs	r3, r3, #26
 8001760:	3301      	adds	r3, #1
 8001762:	f003 031f 	and.w	r3, r3, #31
 8001766:	2101      	movs	r1, #1
 8001768:	fa01 f303 	lsl.w	r3, r1, r3
 800176c:	e017      	b.n	800179e <HAL_ADC_ConfigChannel+0x572>
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001774:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001776:	fa93 f3a3 	rbit	r3, r3
 800177a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800177c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800177e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8001780:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001782:	2b00      	cmp	r3, #0
 8001784:	d101      	bne.n	800178a <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8001786:	2320      	movs	r3, #32
 8001788:	e003      	b.n	8001792 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 800178a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800178c:	fab3 f383 	clz	r3, r3
 8001790:	b2db      	uxtb	r3, r3
 8001792:	3301      	adds	r3, #1
 8001794:	f003 031f 	and.w	r3, r3, #31
 8001798:	2101      	movs	r1, #1
 800179a:	fa01 f303 	lsl.w	r3, r1, r3
 800179e:	ea42 0103 	orr.w	r1, r2, r3
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d10a      	bne.n	80017c4 <HAL_ADC_ConfigChannel+0x598>
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	0e9b      	lsrs	r3, r3, #26
 80017b4:	3301      	adds	r3, #1
 80017b6:	f003 021f 	and.w	r2, r3, #31
 80017ba:	4613      	mov	r3, r2
 80017bc:	005b      	lsls	r3, r3, #1
 80017be:	4413      	add	r3, r2
 80017c0:	051b      	lsls	r3, r3, #20
 80017c2:	e018      	b.n	80017f6 <HAL_ADC_ConfigChannel+0x5ca>
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017cc:	fa93 f3a3 	rbit	r3, r3
 80017d0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80017d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80017d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d101      	bne.n	80017e0 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 80017dc:	2320      	movs	r3, #32
 80017de:	e003      	b.n	80017e8 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 80017e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017e2:	fab3 f383 	clz	r3, r3
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	3301      	adds	r3, #1
 80017ea:	f003 021f 	and.w	r2, r3, #31
 80017ee:	4613      	mov	r3, r2
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	4413      	add	r3, r2
 80017f4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80017f6:	430b      	orrs	r3, r1
 80017f8:	e081      	b.n	80018fe <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001802:	2b00      	cmp	r3, #0
 8001804:	d107      	bne.n	8001816 <HAL_ADC_ConfigChannel+0x5ea>
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	0e9b      	lsrs	r3, r3, #26
 800180c:	3301      	adds	r3, #1
 800180e:	069b      	lsls	r3, r3, #26
 8001810:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001814:	e015      	b.n	8001842 <HAL_ADC_ConfigChannel+0x616>
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800181c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800181e:	fa93 f3a3 	rbit	r3, r3
 8001822:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8001824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001826:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8001828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800182a:	2b00      	cmp	r3, #0
 800182c:	d101      	bne.n	8001832 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 800182e:	2320      	movs	r3, #32
 8001830:	e003      	b.n	800183a <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8001832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001834:	fab3 f383 	clz	r3, r3
 8001838:	b2db      	uxtb	r3, r3
 800183a:	3301      	adds	r3, #1
 800183c:	069b      	lsls	r3, r3, #26
 800183e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800184a:	2b00      	cmp	r3, #0
 800184c:	d109      	bne.n	8001862 <HAL_ADC_ConfigChannel+0x636>
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	0e9b      	lsrs	r3, r3, #26
 8001854:	3301      	adds	r3, #1
 8001856:	f003 031f 	and.w	r3, r3, #31
 800185a:	2101      	movs	r1, #1
 800185c:	fa01 f303 	lsl.w	r3, r1, r3
 8001860:	e017      	b.n	8001892 <HAL_ADC_ConfigChannel+0x666>
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001868:	6a3b      	ldr	r3, [r7, #32]
 800186a:	fa93 f3a3 	rbit	r3, r3
 800186e:	61fb      	str	r3, [r7, #28]
  return result;
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001876:	2b00      	cmp	r3, #0
 8001878:	d101      	bne.n	800187e <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 800187a:	2320      	movs	r3, #32
 800187c:	e003      	b.n	8001886 <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 800187e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001880:	fab3 f383 	clz	r3, r3
 8001884:	b2db      	uxtb	r3, r3
 8001886:	3301      	adds	r3, #1
 8001888:	f003 031f 	and.w	r3, r3, #31
 800188c:	2101      	movs	r1, #1
 800188e:	fa01 f303 	lsl.w	r3, r1, r3
 8001892:	ea42 0103 	orr.w	r1, r2, r3
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d10d      	bne.n	80018be <HAL_ADC_ConfigChannel+0x692>
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	0e9b      	lsrs	r3, r3, #26
 80018a8:	3301      	adds	r3, #1
 80018aa:	f003 021f 	and.w	r2, r3, #31
 80018ae:	4613      	mov	r3, r2
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	4413      	add	r3, r2
 80018b4:	3b1e      	subs	r3, #30
 80018b6:	051b      	lsls	r3, r3, #20
 80018b8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018bc:	e01e      	b.n	80018fc <HAL_ADC_ConfigChannel+0x6d0>
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	fa93 f3a3 	rbit	r3, r3
 80018ca:	613b      	str	r3, [r7, #16]
  return result;
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80018d0:	69bb      	ldr	r3, [r7, #24]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d104      	bne.n	80018e0 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80018d6:	2320      	movs	r3, #32
 80018d8:	e006      	b.n	80018e8 <HAL_ADC_ConfigChannel+0x6bc>
 80018da:	bf00      	nop
 80018dc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	fab3 f383 	clz	r3, r3
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	3301      	adds	r3, #1
 80018ea:	f003 021f 	and.w	r2, r3, #31
 80018ee:	4613      	mov	r3, r2
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	4413      	add	r3, r2
 80018f4:	3b1e      	subs	r3, #30
 80018f6:	051b      	lsls	r3, r3, #20
 80018f8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80018fc:	430b      	orrs	r3, r1
 80018fe:	683a      	ldr	r2, [r7, #0]
 8001900:	6892      	ldr	r2, [r2, #8]
 8001902:	4619      	mov	r1, r3
 8001904:	f7ff f8cf 	bl	8000aa6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	4b3c      	ldr	r3, [pc, #240]	; (8001a00 <HAL_ADC_ConfigChannel+0x7d4>)
 800190e:	4013      	ands	r3, r2
 8001910:	2b00      	cmp	r3, #0
 8001912:	d06b      	beq.n	80019ec <HAL_ADC_ConfigChannel+0x7c0>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001914:	483b      	ldr	r0, [pc, #236]	; (8001a04 <HAL_ADC_ConfigChannel+0x7d8>)
 8001916:	f7ff f811 	bl	800093c <LL_ADC_GetCommonPathInternalCh>
 800191a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a39      	ldr	r2, [pc, #228]	; (8001a08 <HAL_ADC_ConfigChannel+0x7dc>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d126      	bne.n	8001976 <HAL_ADC_ConfigChannel+0x74a>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001928:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800192c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001930:	2b00      	cmp	r3, #0
 8001932:	d120      	bne.n	8001976 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a34      	ldr	r2, [pc, #208]	; (8001a0c <HAL_ADC_ConfigChannel+0x7e0>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d156      	bne.n	80019ec <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800193e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001942:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001946:	4619      	mov	r1, r3
 8001948:	482e      	ldr	r0, [pc, #184]	; (8001a04 <HAL_ADC_ConfigChannel+0x7d8>)
 800194a:	f7fe ffe4 	bl	8000916 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800194e:	4b30      	ldr	r3, [pc, #192]	; (8001a10 <HAL_ADC_ConfigChannel+0x7e4>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	099b      	lsrs	r3, r3, #6
 8001954:	4a2f      	ldr	r2, [pc, #188]	; (8001a14 <HAL_ADC_ConfigChannel+0x7e8>)
 8001956:	fba2 2303 	umull	r2, r3, r2, r3
 800195a:	099a      	lsrs	r2, r3, #6
 800195c:	4613      	mov	r3, r2
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	4413      	add	r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001966:	e002      	b.n	800196e <HAL_ADC_ConfigChannel+0x742>
          {
            wait_loop_index--;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	3b01      	subs	r3, #1
 800196c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d1f9      	bne.n	8001968 <HAL_ADC_ConfigChannel+0x73c>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001974:	e03a      	b.n	80019ec <HAL_ADC_ConfigChannel+0x7c0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a27      	ldr	r2, [pc, #156]	; (8001a18 <HAL_ADC_ConfigChannel+0x7ec>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d113      	bne.n	80019a8 <HAL_ADC_ConfigChannel+0x77c>
 8001980:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001984:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001988:	2b00      	cmp	r3, #0
 800198a:	d10d      	bne.n	80019a8 <HAL_ADC_ConfigChannel+0x77c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a1e      	ldr	r2, [pc, #120]	; (8001a0c <HAL_ADC_ConfigChannel+0x7e0>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d12a      	bne.n	80019ec <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001996:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800199a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800199e:	4619      	mov	r1, r3
 80019a0:	4818      	ldr	r0, [pc, #96]	; (8001a04 <HAL_ADC_ConfigChannel+0x7d8>)
 80019a2:	f7fe ffb8 	bl	8000916 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80019a6:	e021      	b.n	80019ec <HAL_ADC_ConfigChannel+0x7c0>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a1b      	ldr	r2, [pc, #108]	; (8001a1c <HAL_ADC_ConfigChannel+0x7f0>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d11c      	bne.n	80019ec <HAL_ADC_ConfigChannel+0x7c0>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80019b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80019b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d116      	bne.n	80019ec <HAL_ADC_ConfigChannel+0x7c0>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a12      	ldr	r2, [pc, #72]	; (8001a0c <HAL_ADC_ConfigChannel+0x7e0>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d111      	bne.n	80019ec <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80019c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80019cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80019d0:	4619      	mov	r1, r3
 80019d2:	480c      	ldr	r0, [pc, #48]	; (8001a04 <HAL_ADC_ConfigChannel+0x7d8>)
 80019d4:	f7fe ff9f 	bl	8000916 <LL_ADC_SetCommonPathInternalCh>
 80019d8:	e008      	b.n	80019ec <HAL_ADC_ConfigChannel+0x7c0>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019de:	f043 0220 	orr.w	r2, r3, #32
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2200      	movs	r2, #0
 80019f0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80019f4:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	37d8      	adds	r7, #216	; 0xd8
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	80080000 	.word	0x80080000
 8001a04:	50040300 	.word	0x50040300
 8001a08:	c7520000 	.word	0xc7520000
 8001a0c:	50040000 	.word	0x50040000
 8001a10:	20000000 	.word	0x20000000
 8001a14:	053e2d63 	.word	0x053e2d63
 8001a18:	cb840000 	.word	0xcb840000
 8001a1c:	80000001 	.word	0x80000001

08001a20 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b088      	sub	sp, #32
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7ff f948 	bl	8000ccc <LL_ADC_REG_IsConversionOngoing>
 8001a3c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7ff f969 	bl	8000d1a <LL_ADC_INJ_IsConversionOngoing>
 8001a48:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d103      	bne.n	8001a58 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	f000 8090 	beq.w	8001b78 <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	68db      	ldr	r3, [r3, #12]
 8001a5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d02a      	beq.n	8001abc <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	7e5b      	ldrb	r3, [r3, #25]
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d126      	bne.n	8001abc <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	7e1b      	ldrb	r3, [r3, #24]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d122      	bne.n	8001abc <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8001a76:	2301      	movs	r3, #1
 8001a78:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8001a7a:	e014      	b.n	8001aa6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8001a7c:	69fb      	ldr	r3, [r7, #28]
 8001a7e:	4a41      	ldr	r2, [pc, #260]	; (8001b84 <ADC_ConversionStop+0x164>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d90d      	bls.n	8001aa0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a88:	f043 0210 	orr.w	r2, r3, #16
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a94:	f043 0201 	orr.w	r2, r3, #1
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e06c      	b.n	8001b7a <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ab0:	2b40      	cmp	r3, #64	; 0x40
 8001ab2:	d1e3      	bne.n	8001a7c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2240      	movs	r2, #64	; 0x40
 8001aba:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8001abc:	69bb      	ldr	r3, [r7, #24]
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d014      	beq.n	8001aec <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff f900 	bl	8000ccc <LL_ADC_REG_IsConversionOngoing>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d00c      	beq.n	8001aec <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7ff f8bd 	bl	8000c56 <LL_ADC_IsDisableOngoing>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d104      	bne.n	8001aec <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff f8dc 	bl	8000ca4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8001aec:	69bb      	ldr	r3, [r7, #24]
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d014      	beq.n	8001b1c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4618      	mov	r0, r3
 8001af8:	f7ff f90f 	bl	8000d1a <LL_ADC_INJ_IsConversionOngoing>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d00c      	beq.n	8001b1c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff f8a5 	bl	8000c56 <LL_ADC_IsDisableOngoing>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d104      	bne.n	8001b1c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff f8eb 	bl	8000cf2 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8001b1c:	69bb      	ldr	r3, [r7, #24]
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	d004      	beq.n	8001b2c <ADC_ConversionStop+0x10c>
 8001b22:	2b03      	cmp	r3, #3
 8001b24:	d105      	bne.n	8001b32 <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8001b26:	230c      	movs	r3, #12
 8001b28:	617b      	str	r3, [r7, #20]
        break;
 8001b2a:	e005      	b.n	8001b38 <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8001b2c:	2308      	movs	r3, #8
 8001b2e:	617b      	str	r3, [r7, #20]
        break;
 8001b30:	e002      	b.n	8001b38 <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8001b32:	2304      	movs	r3, #4
 8001b34:	617b      	str	r3, [r7, #20]
        break;
 8001b36:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8001b38:	f7fe fece 	bl	80008d8 <HAL_GetTick>
 8001b3c:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8001b3e:	e014      	b.n	8001b6a <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001b40:	f7fe feca 	bl	80008d8 <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	2b05      	cmp	r3, #5
 8001b4c:	d90d      	bls.n	8001b6a <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b52:	f043 0210 	orr.w	r2, r3, #16
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b5e:	f043 0201 	orr.w	r2, r3, #1
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e007      	b.n	8001b7a <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	689a      	ldr	r2, [r3, #8]
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	4013      	ands	r3, r2
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d1e3      	bne.n	8001b40 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3720      	adds	r7, #32
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	a33fffff 	.word	0xa33fffff

08001b88 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff f84b 	bl	8000c30 <LL_ADC_IsEnabled>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d146      	bne.n	8001c2e <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	689a      	ldr	r2, [r3, #8]
 8001ba6:	4b24      	ldr	r3, [pc, #144]	; (8001c38 <ADC_Enable+0xb0>)
 8001ba8:	4013      	ands	r3, r2
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d00d      	beq.n	8001bca <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bb2:	f043 0210 	orr.w	r2, r3, #16
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bbe:	f043 0201 	orr.w	r2, r3, #1
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e032      	b.n	8001c30 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff f806 	bl	8000be0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001bd4:	f7fe fe80 	bl	80008d8 <HAL_GetTick>
 8001bd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001bda:	e021      	b.n	8001c20 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff f825 	bl	8000c30 <LL_ADC_IsEnabled>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d104      	bne.n	8001bf6 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7fe fff5 	bl	8000be0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001bf6:	f7fe fe6f 	bl	80008d8 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d90d      	bls.n	8001c20 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c08:	f043 0210 	orr.w	r2, r3, #16
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c14:	f043 0201 	orr.w	r2, r3, #1
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e007      	b.n	8001c30 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d1d6      	bne.n	8001bdc <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001c2e:	2300      	movs	r3, #0
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3710      	adds	r7, #16
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	8000003f 	.word	0x8000003f

08001c3c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff f804 	bl	8000c56 <LL_ADC_IsDisableOngoing>
 8001c4e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7fe ffeb 	bl	8000c30 <LL_ADC_IsEnabled>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d040      	beq.n	8001ce2 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d13d      	bne.n	8001ce2 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	f003 030d 	and.w	r3, r3, #13
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d10c      	bne.n	8001c8e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7fe ffc5 	bl	8000c08 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2203      	movs	r2, #3
 8001c84:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001c86:	f7fe fe27 	bl	80008d8 <HAL_GetTick>
 8001c8a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001c8c:	e022      	b.n	8001cd4 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c92:	f043 0210 	orr.w	r2, r3, #16
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c9e:	f043 0201 	orr.w	r2, r3, #1
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e01c      	b.n	8001ce4 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001caa:	f7fe fe15 	bl	80008d8 <HAL_GetTick>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d90d      	bls.n	8001cd4 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cbc:	f043 0210 	orr.w	r2, r3, #16
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cc8:	f043 0201 	orr.w	r2, r3, #1
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e007      	b.n	8001ce4 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	f003 0301 	and.w	r3, r3, #1
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d1e3      	bne.n	8001caa <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001ce2:	2300      	movs	r3, #0
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3710      	adds	r7, #16
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}

08001cec <LL_ADC_StartCalibration>:
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001cfe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001d02:	683a      	ldr	r2, [r7, #0]
 8001d04:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	609a      	str	r2, [r3, #8]
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr

08001d1e <LL_ADC_IsCalibrationOnGoing>:
{
 8001d1e:	b480      	push	{r7}
 8001d20:	b083      	sub	sp, #12
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001d2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001d32:	d101      	bne.n	8001d38 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8001d34:	2301      	movs	r3, #1
 8001d36:	e000      	b.n	8001d3a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr

08001d46 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b084      	sub	sp, #16
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
 8001d4e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8001d50:	2300      	movs	r3, #0
 8001d52:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d101      	bne.n	8001d62 <HAL_ADCEx_Calibration_Start+0x1c>
 8001d5e:	2302      	movs	r3, #2
 8001d60:	e04d      	b.n	8001dfe <HAL_ADCEx_Calibration_Start+0xb8>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2201      	movs	r2, #1
 8001d66:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	f7ff ff66 	bl	8001c3c <ADC_Disable>
 8001d70:	4603      	mov	r3, r0
 8001d72:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001d74:	7bfb      	ldrb	r3, [r7, #15]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d136      	bne.n	8001de8 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d7e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d82:	f023 0302 	bic.w	r3, r3, #2
 8001d86:	f043 0202 	orr.w	r2, r3, #2
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	659a      	str	r2, [r3, #88]	; 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	6839      	ldr	r1, [r7, #0]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff ffa9 	bl	8001cec <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001d9a:	e014      	b.n	8001dc6 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8001da8:	d30d      	bcc.n	8001dc6 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dae:	f023 0312 	bic.w	r3, r3, #18
 8001db2:	f043 0210 	orr.w	r2, r3, #16
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e01b      	b.n	8001dfe <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7ff ffa7 	bl	8001d1e <LL_ADC_IsCalibrationOnGoing>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d1e2      	bne.n	8001d9c <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dda:	f023 0303 	bic.w	r3, r3, #3
 8001dde:	f043 0201 	orr.w	r2, r3, #1
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	659a      	str	r2, [r3, #88]	; 0x58
 8001de6:	e005      	b.n	8001df4 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dec:	f043 0210 	orr.w	r2, r3, #16
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2200      	movs	r2, #0
 8001df8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8001dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3710      	adds	r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
	...

08001e08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b085      	sub	sp, #20
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f003 0307 	and.w	r3, r3, #7
 8001e16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e18:	4b0c      	ldr	r3, [pc, #48]	; (8001e4c <__NVIC_SetPriorityGrouping+0x44>)
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e1e:	68ba      	ldr	r2, [r7, #8]
 8001e20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e24:	4013      	ands	r3, r2
 8001e26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e3a:	4a04      	ldr	r2, [pc, #16]	; (8001e4c <__NVIC_SetPriorityGrouping+0x44>)
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	60d3      	str	r3, [r2, #12]
}
 8001e40:	bf00      	nop
 8001e42:	3714      	adds	r7, #20
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	e000ed00 	.word	0xe000ed00

08001e50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e54:	4b04      	ldr	r3, [pc, #16]	; (8001e68 <__NVIC_GetPriorityGrouping+0x18>)
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	0a1b      	lsrs	r3, r3, #8
 8001e5a:	f003 0307 	and.w	r3, r3, #7
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr
 8001e68:	e000ed00 	.word	0xe000ed00

08001e6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	4603      	mov	r3, r0
 8001e74:	6039      	str	r1, [r7, #0]
 8001e76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	db0a      	blt.n	8001e96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	b2da      	uxtb	r2, r3
 8001e84:	490c      	ldr	r1, [pc, #48]	; (8001eb8 <__NVIC_SetPriority+0x4c>)
 8001e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e8a:	0112      	lsls	r2, r2, #4
 8001e8c:	b2d2      	uxtb	r2, r2
 8001e8e:	440b      	add	r3, r1
 8001e90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e94:	e00a      	b.n	8001eac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	b2da      	uxtb	r2, r3
 8001e9a:	4908      	ldr	r1, [pc, #32]	; (8001ebc <__NVIC_SetPriority+0x50>)
 8001e9c:	79fb      	ldrb	r3, [r7, #7]
 8001e9e:	f003 030f 	and.w	r3, r3, #15
 8001ea2:	3b04      	subs	r3, #4
 8001ea4:	0112      	lsls	r2, r2, #4
 8001ea6:	b2d2      	uxtb	r2, r2
 8001ea8:	440b      	add	r3, r1
 8001eaa:	761a      	strb	r2, [r3, #24]
}
 8001eac:	bf00      	nop
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr
 8001eb8:	e000e100 	.word	0xe000e100
 8001ebc:	e000ed00 	.word	0xe000ed00

08001ec0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b089      	sub	sp, #36	; 0x24
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	f003 0307 	and.w	r3, r3, #7
 8001ed2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	f1c3 0307 	rsb	r3, r3, #7
 8001eda:	2b04      	cmp	r3, #4
 8001edc:	bf28      	it	cs
 8001ede:	2304      	movcs	r3, #4
 8001ee0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	3304      	adds	r3, #4
 8001ee6:	2b06      	cmp	r3, #6
 8001ee8:	d902      	bls.n	8001ef0 <NVIC_EncodePriority+0x30>
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	3b03      	subs	r3, #3
 8001eee:	e000      	b.n	8001ef2 <NVIC_EncodePriority+0x32>
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ef4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ef8:	69bb      	ldr	r3, [r7, #24]
 8001efa:	fa02 f303 	lsl.w	r3, r2, r3
 8001efe:	43da      	mvns	r2, r3
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	401a      	ands	r2, r3
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f08:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f12:	43d9      	mvns	r1, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f18:	4313      	orrs	r3, r2
         );
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3724      	adds	r7, #36	; 0x24
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
	...

08001f28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	3b01      	subs	r3, #1
 8001f34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f38:	d301      	bcc.n	8001f3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e00f      	b.n	8001f5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f3e:	4a0a      	ldr	r2, [pc, #40]	; (8001f68 <SysTick_Config+0x40>)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	3b01      	subs	r3, #1
 8001f44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f46:	210f      	movs	r1, #15
 8001f48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f4c:	f7ff ff8e 	bl	8001e6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f50:	4b05      	ldr	r3, [pc, #20]	; (8001f68 <SysTick_Config+0x40>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f56:	4b04      	ldr	r3, [pc, #16]	; (8001f68 <SysTick_Config+0x40>)
 8001f58:	2207      	movs	r2, #7
 8001f5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f5c:	2300      	movs	r3, #0
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	e000e010 	.word	0xe000e010

08001f6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f7ff ff47 	bl	8001e08 <__NVIC_SetPriorityGrouping>
}
 8001f7a:	bf00      	nop
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}

08001f82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f82:	b580      	push	{r7, lr}
 8001f84:	b086      	sub	sp, #24
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	4603      	mov	r3, r0
 8001f8a:	60b9      	str	r1, [r7, #8]
 8001f8c:	607a      	str	r2, [r7, #4]
 8001f8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001f90:	2300      	movs	r3, #0
 8001f92:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f94:	f7ff ff5c 	bl	8001e50 <__NVIC_GetPriorityGrouping>
 8001f98:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	68b9      	ldr	r1, [r7, #8]
 8001f9e:	6978      	ldr	r0, [r7, #20]
 8001fa0:	f7ff ff8e 	bl	8001ec0 <NVIC_EncodePriority>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001faa:	4611      	mov	r1, r2
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff ff5d 	bl	8001e6c <__NVIC_SetPriority>
}
 8001fb2:	bf00      	nop
 8001fb4:	3718      	adds	r7, #24
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	b082      	sub	sp, #8
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f7ff ffb0 	bl	8001f28 <SysTick_Config>
 8001fc8:	4603      	mov	r3, r0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
	...

08001fd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b087      	sub	sp, #28
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fe2:	e166      	b.n	80022b2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	2101      	movs	r1, #1
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	f000 8158 	beq.w	80022ac <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	2b01      	cmp	r3, #1
 8002002:	d00b      	beq.n	800201c <HAL_GPIO_Init+0x48>
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	2b02      	cmp	r3, #2
 800200a:	d007      	beq.n	800201c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002010:	2b11      	cmp	r3, #17
 8002012:	d003      	beq.n	800201c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	2b12      	cmp	r3, #18
 800201a:	d130      	bne.n	800207e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	005b      	lsls	r3, r3, #1
 8002026:	2203      	movs	r2, #3
 8002028:	fa02 f303 	lsl.w	r3, r2, r3
 800202c:	43db      	mvns	r3, r3
 800202e:	693a      	ldr	r2, [r7, #16]
 8002030:	4013      	ands	r3, r2
 8002032:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	68da      	ldr	r2, [r3, #12]
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	fa02 f303 	lsl.w	r3, r2, r3
 8002040:	693a      	ldr	r2, [r7, #16]
 8002042:	4313      	orrs	r3, r2
 8002044:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002052:	2201      	movs	r2, #1
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	fa02 f303 	lsl.w	r3, r2, r3
 800205a:	43db      	mvns	r3, r3
 800205c:	693a      	ldr	r2, [r7, #16]
 800205e:	4013      	ands	r3, r2
 8002060:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	091b      	lsrs	r3, r3, #4
 8002068:	f003 0201 	and.w	r2, r3, #1
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	fa02 f303 	lsl.w	r3, r2, r3
 8002072:	693a      	ldr	r2, [r7, #16]
 8002074:	4313      	orrs	r3, r2
 8002076:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	2203      	movs	r2, #3
 800208a:	fa02 f303 	lsl.w	r3, r2, r3
 800208e:	43db      	mvns	r3, r3
 8002090:	693a      	ldr	r2, [r7, #16]
 8002092:	4013      	ands	r3, r2
 8002094:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	689a      	ldr	r2, [r3, #8]
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	fa02 f303 	lsl.w	r3, r2, r3
 80020a2:	693a      	ldr	r2, [r7, #16]
 80020a4:	4313      	orrs	r3, r2
 80020a6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d003      	beq.n	80020be <HAL_GPIO_Init+0xea>
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	2b12      	cmp	r3, #18
 80020bc:	d123      	bne.n	8002106 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	08da      	lsrs	r2, r3, #3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	3208      	adds	r2, #8
 80020c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	f003 0307 	and.w	r3, r3, #7
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	220f      	movs	r2, #15
 80020d6:	fa02 f303 	lsl.w	r3, r2, r3
 80020da:	43db      	mvns	r3, r3
 80020dc:	693a      	ldr	r2, [r7, #16]
 80020de:	4013      	ands	r3, r2
 80020e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	691a      	ldr	r2, [r3, #16]
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	f003 0307 	and.w	r3, r3, #7
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	08da      	lsrs	r2, r3, #3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	3208      	adds	r2, #8
 8002100:	6939      	ldr	r1, [r7, #16]
 8002102:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	2203      	movs	r2, #3
 8002112:	fa02 f303 	lsl.w	r3, r2, r3
 8002116:	43db      	mvns	r3, r3
 8002118:	693a      	ldr	r2, [r7, #16]
 800211a:	4013      	ands	r3, r2
 800211c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f003 0203 	and.w	r2, r3, #3
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	005b      	lsls	r3, r3, #1
 800212a:	fa02 f303 	lsl.w	r3, r2, r3
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	4313      	orrs	r3, r2
 8002132:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002142:	2b00      	cmp	r3, #0
 8002144:	f000 80b2 	beq.w	80022ac <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002148:	4b61      	ldr	r3, [pc, #388]	; (80022d0 <HAL_GPIO_Init+0x2fc>)
 800214a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800214c:	4a60      	ldr	r2, [pc, #384]	; (80022d0 <HAL_GPIO_Init+0x2fc>)
 800214e:	f043 0301 	orr.w	r3, r3, #1
 8002152:	6613      	str	r3, [r2, #96]	; 0x60
 8002154:	4b5e      	ldr	r3, [pc, #376]	; (80022d0 <HAL_GPIO_Init+0x2fc>)
 8002156:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002158:	f003 0301 	and.w	r3, r3, #1
 800215c:	60bb      	str	r3, [r7, #8]
 800215e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002160:	4a5c      	ldr	r2, [pc, #368]	; (80022d4 <HAL_GPIO_Init+0x300>)
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	089b      	lsrs	r3, r3, #2
 8002166:	3302      	adds	r3, #2
 8002168:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800216c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	f003 0303 	and.w	r3, r3, #3
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	220f      	movs	r2, #15
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	43db      	mvns	r3, r3
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	4013      	ands	r3, r2
 8002182:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800218a:	d02b      	beq.n	80021e4 <HAL_GPIO_Init+0x210>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	4a52      	ldr	r2, [pc, #328]	; (80022d8 <HAL_GPIO_Init+0x304>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d025      	beq.n	80021e0 <HAL_GPIO_Init+0x20c>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	4a51      	ldr	r2, [pc, #324]	; (80022dc <HAL_GPIO_Init+0x308>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d01f      	beq.n	80021dc <HAL_GPIO_Init+0x208>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	4a50      	ldr	r2, [pc, #320]	; (80022e0 <HAL_GPIO_Init+0x30c>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d019      	beq.n	80021d8 <HAL_GPIO_Init+0x204>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	4a4f      	ldr	r2, [pc, #316]	; (80022e4 <HAL_GPIO_Init+0x310>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d013      	beq.n	80021d4 <HAL_GPIO_Init+0x200>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	4a4e      	ldr	r2, [pc, #312]	; (80022e8 <HAL_GPIO_Init+0x314>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d00d      	beq.n	80021d0 <HAL_GPIO_Init+0x1fc>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	4a4d      	ldr	r2, [pc, #308]	; (80022ec <HAL_GPIO_Init+0x318>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d007      	beq.n	80021cc <HAL_GPIO_Init+0x1f8>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4a4c      	ldr	r2, [pc, #304]	; (80022f0 <HAL_GPIO_Init+0x31c>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d101      	bne.n	80021c8 <HAL_GPIO_Init+0x1f4>
 80021c4:	2307      	movs	r3, #7
 80021c6:	e00e      	b.n	80021e6 <HAL_GPIO_Init+0x212>
 80021c8:	2308      	movs	r3, #8
 80021ca:	e00c      	b.n	80021e6 <HAL_GPIO_Init+0x212>
 80021cc:	2306      	movs	r3, #6
 80021ce:	e00a      	b.n	80021e6 <HAL_GPIO_Init+0x212>
 80021d0:	2305      	movs	r3, #5
 80021d2:	e008      	b.n	80021e6 <HAL_GPIO_Init+0x212>
 80021d4:	2304      	movs	r3, #4
 80021d6:	e006      	b.n	80021e6 <HAL_GPIO_Init+0x212>
 80021d8:	2303      	movs	r3, #3
 80021da:	e004      	b.n	80021e6 <HAL_GPIO_Init+0x212>
 80021dc:	2302      	movs	r3, #2
 80021de:	e002      	b.n	80021e6 <HAL_GPIO_Init+0x212>
 80021e0:	2301      	movs	r3, #1
 80021e2:	e000      	b.n	80021e6 <HAL_GPIO_Init+0x212>
 80021e4:	2300      	movs	r3, #0
 80021e6:	697a      	ldr	r2, [r7, #20]
 80021e8:	f002 0203 	and.w	r2, r2, #3
 80021ec:	0092      	lsls	r2, r2, #2
 80021ee:	4093      	lsls	r3, r2
 80021f0:	693a      	ldr	r2, [r7, #16]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80021f6:	4937      	ldr	r1, [pc, #220]	; (80022d4 <HAL_GPIO_Init+0x300>)
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	089b      	lsrs	r3, r3, #2
 80021fc:	3302      	adds	r3, #2
 80021fe:	693a      	ldr	r2, [r7, #16]
 8002200:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002204:	4b3b      	ldr	r3, [pc, #236]	; (80022f4 <HAL_GPIO_Init+0x320>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	43db      	mvns	r3, r3
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	4013      	ands	r3, r2
 8002212:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800221c:	2b00      	cmp	r3, #0
 800221e:	d003      	beq.n	8002228 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002220:	693a      	ldr	r2, [r7, #16]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	4313      	orrs	r3, r2
 8002226:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002228:	4a32      	ldr	r2, [pc, #200]	; (80022f4 <HAL_GPIO_Init+0x320>)
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800222e:	4b31      	ldr	r3, [pc, #196]	; (80022f4 <HAL_GPIO_Init+0x320>)
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	43db      	mvns	r3, r3
 8002238:	693a      	ldr	r2, [r7, #16]
 800223a:	4013      	ands	r3, r2
 800223c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d003      	beq.n	8002252 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	4313      	orrs	r3, r2
 8002250:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002252:	4a28      	ldr	r2, [pc, #160]	; (80022f4 <HAL_GPIO_Init+0x320>)
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002258:	4b26      	ldr	r3, [pc, #152]	; (80022f4 <HAL_GPIO_Init+0x320>)
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	43db      	mvns	r3, r3
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4013      	ands	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d003      	beq.n	800227c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	4313      	orrs	r3, r2
 800227a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800227c:	4a1d      	ldr	r2, [pc, #116]	; (80022f4 <HAL_GPIO_Init+0x320>)
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002282:	4b1c      	ldr	r3, [pc, #112]	; (80022f4 <HAL_GPIO_Init+0x320>)
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	43db      	mvns	r3, r3
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	4013      	ands	r3, r2
 8002290:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d003      	beq.n	80022a6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80022a6:	4a13      	ldr	r2, [pc, #76]	; (80022f4 <HAL_GPIO_Init+0x320>)
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	3301      	adds	r3, #1
 80022b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	fa22 f303 	lsr.w	r3, r2, r3
 80022bc:	2b00      	cmp	r3, #0
 80022be:	f47f ae91 	bne.w	8001fe4 <HAL_GPIO_Init+0x10>
  }
}
 80022c2:	bf00      	nop
 80022c4:	371c      	adds	r7, #28
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	40021000 	.word	0x40021000
 80022d4:	40010000 	.word	0x40010000
 80022d8:	48000400 	.word	0x48000400
 80022dc:	48000800 	.word	0x48000800
 80022e0:	48000c00 	.word	0x48000c00
 80022e4:	48001000 	.word	0x48001000
 80022e8:	48001400 	.word	0x48001400
 80022ec:	48001800 	.word	0x48001800
 80022f0:	48001c00 	.word	0x48001c00
 80022f4:	40010400 	.word	0x40010400

080022f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b085      	sub	sp, #20
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	460b      	mov	r3, r1
 8002302:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	691a      	ldr	r2, [r3, #16]
 8002308:	887b      	ldrh	r3, [r7, #2]
 800230a:	4013      	ands	r3, r2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d002      	beq.n	8002316 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002310:	2301      	movs	r3, #1
 8002312:	73fb      	strb	r3, [r7, #15]
 8002314:	e001      	b.n	800231a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002316:	2300      	movs	r3, #0
 8002318:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800231a:	7bfb      	ldrb	r3, [r7, #15]
}
 800231c:	4618      	mov	r0, r3
 800231e:	3714      	adds	r7, #20
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	460b      	mov	r3, r1
 8002332:	807b      	strh	r3, [r7, #2]
 8002334:	4613      	mov	r3, r2
 8002336:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002338:	787b      	ldrb	r3, [r7, #1]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d003      	beq.n	8002346 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800233e:	887a      	ldrh	r2, [r7, #2]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002344:	e002      	b.n	800234c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002346:	887a      	ldrh	r2, [r7, #2]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800234c:	bf00      	nop
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800235c:	4b0d      	ldr	r3, [pc, #52]	; (8002394 <HAL_PWREx_GetVoltageRange+0x3c>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002364:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002368:	d102      	bne.n	8002370 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800236a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800236e:	e00b      	b.n	8002388 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002370:	4b08      	ldr	r3, [pc, #32]	; (8002394 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002372:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800237a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800237e:	d102      	bne.n	8002386 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002380:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002384:	e000      	b.n	8002388 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002386:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002388:	4618      	mov	r0, r3
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	40007000 	.word	0x40007000

08002398 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d141      	bne.n	800242a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80023a6:	4b4b      	ldr	r3, [pc, #300]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80023ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023b2:	d131      	bne.n	8002418 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80023b4:	4b47      	ldr	r3, [pc, #284]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023ba:	4a46      	ldr	r2, [pc, #280]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023c0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80023c4:	4b43      	ldr	r3, [pc, #268]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80023cc:	4a41      	ldr	r2, [pc, #260]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023d2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80023d4:	4b40      	ldr	r3, [pc, #256]	; (80024d8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2232      	movs	r2, #50	; 0x32
 80023da:	fb02 f303 	mul.w	r3, r2, r3
 80023de:	4a3f      	ldr	r2, [pc, #252]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80023e0:	fba2 2303 	umull	r2, r3, r2, r3
 80023e4:	0c9b      	lsrs	r3, r3, #18
 80023e6:	3301      	adds	r3, #1
 80023e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023ea:	e002      	b.n	80023f2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	3b01      	subs	r3, #1
 80023f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023f2:	4b38      	ldr	r3, [pc, #224]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023fe:	d102      	bne.n	8002406 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1f2      	bne.n	80023ec <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002406:	4b33      	ldr	r3, [pc, #204]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002408:	695b      	ldr	r3, [r3, #20]
 800240a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800240e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002412:	d158      	bne.n	80024c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	e057      	b.n	80024c8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002418:	4b2e      	ldr	r3, [pc, #184]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800241a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800241e:	4a2d      	ldr	r2, [pc, #180]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002420:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002424:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002428:	e04d      	b.n	80024c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002430:	d141      	bne.n	80024b6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002432:	4b28      	ldr	r3, [pc, #160]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800243a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800243e:	d131      	bne.n	80024a4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002440:	4b24      	ldr	r3, [pc, #144]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002442:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002446:	4a23      	ldr	r2, [pc, #140]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002448:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800244c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002450:	4b20      	ldr	r3, [pc, #128]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002458:	4a1e      	ldr	r2, [pc, #120]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800245a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800245e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002460:	4b1d      	ldr	r3, [pc, #116]	; (80024d8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2232      	movs	r2, #50	; 0x32
 8002466:	fb02 f303 	mul.w	r3, r2, r3
 800246a:	4a1c      	ldr	r2, [pc, #112]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800246c:	fba2 2303 	umull	r2, r3, r2, r3
 8002470:	0c9b      	lsrs	r3, r3, #18
 8002472:	3301      	adds	r3, #1
 8002474:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002476:	e002      	b.n	800247e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	3b01      	subs	r3, #1
 800247c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800247e:	4b15      	ldr	r3, [pc, #84]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002486:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800248a:	d102      	bne.n	8002492 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d1f2      	bne.n	8002478 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002492:	4b10      	ldr	r3, [pc, #64]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002494:	695b      	ldr	r3, [r3, #20]
 8002496:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800249a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800249e:	d112      	bne.n	80024c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e011      	b.n	80024c8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024a4:	4b0b      	ldr	r3, [pc, #44]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024aa:	4a0a      	ldr	r2, [pc, #40]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024b0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80024b4:	e007      	b.n	80024c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80024b6:	4b07      	ldr	r3, [pc, #28]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80024be:	4a05      	ldr	r2, [pc, #20]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024c0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024c4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3714      	adds	r7, #20
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	40007000 	.word	0x40007000
 80024d8:	20000000 	.word	0x20000000
 80024dc:	431bde83 	.word	0x431bde83

080024e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b088      	sub	sp, #32
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d102      	bne.n	80024f4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	f000 bc16 	b.w	8002d20 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024f4:	4ba0      	ldr	r3, [pc, #640]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f003 030c 	and.w	r3, r3, #12
 80024fc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024fe:	4b9e      	ldr	r3, [pc, #632]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	f003 0303 	and.w	r3, r3, #3
 8002506:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0310 	and.w	r3, r3, #16
 8002510:	2b00      	cmp	r3, #0
 8002512:	f000 80e4 	beq.w	80026de <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d007      	beq.n	800252c <HAL_RCC_OscConfig+0x4c>
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	2b0c      	cmp	r3, #12
 8002520:	f040 808b 	bne.w	800263a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	2b01      	cmp	r3, #1
 8002528:	f040 8087 	bne.w	800263a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800252c:	4b92      	ldr	r3, [pc, #584]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 0302 	and.w	r3, r3, #2
 8002534:	2b00      	cmp	r3, #0
 8002536:	d005      	beq.n	8002544 <HAL_RCC_OscConfig+0x64>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	699b      	ldr	r3, [r3, #24]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d101      	bne.n	8002544 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e3ed      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a1a      	ldr	r2, [r3, #32]
 8002548:	4b8b      	ldr	r3, [pc, #556]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0308 	and.w	r3, r3, #8
 8002550:	2b00      	cmp	r3, #0
 8002552:	d004      	beq.n	800255e <HAL_RCC_OscConfig+0x7e>
 8002554:	4b88      	ldr	r3, [pc, #544]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800255c:	e005      	b.n	800256a <HAL_RCC_OscConfig+0x8a>
 800255e:	4b86      	ldr	r3, [pc, #536]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002560:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002564:	091b      	lsrs	r3, r3, #4
 8002566:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800256a:	4293      	cmp	r3, r2
 800256c:	d223      	bcs.n	80025b6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6a1b      	ldr	r3, [r3, #32]
 8002572:	4618      	mov	r0, r3
 8002574:	f000 fd90 	bl	8003098 <RCC_SetFlashLatencyFromMSIRange>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e3ce      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002582:	4b7d      	ldr	r3, [pc, #500]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a7c      	ldr	r2, [pc, #496]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002588:	f043 0308 	orr.w	r3, r3, #8
 800258c:	6013      	str	r3, [r2, #0]
 800258e:	4b7a      	ldr	r3, [pc, #488]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6a1b      	ldr	r3, [r3, #32]
 800259a:	4977      	ldr	r1, [pc, #476]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 800259c:	4313      	orrs	r3, r2
 800259e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025a0:	4b75      	ldr	r3, [pc, #468]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	69db      	ldr	r3, [r3, #28]
 80025ac:	021b      	lsls	r3, r3, #8
 80025ae:	4972      	ldr	r1, [pc, #456]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 80025b0:	4313      	orrs	r3, r2
 80025b2:	604b      	str	r3, [r1, #4]
 80025b4:	e025      	b.n	8002602 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025b6:	4b70      	ldr	r3, [pc, #448]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a6f      	ldr	r2, [pc, #444]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 80025bc:	f043 0308 	orr.w	r3, r3, #8
 80025c0:	6013      	str	r3, [r2, #0]
 80025c2:	4b6d      	ldr	r3, [pc, #436]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a1b      	ldr	r3, [r3, #32]
 80025ce:	496a      	ldr	r1, [pc, #424]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025d4:	4b68      	ldr	r3, [pc, #416]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	69db      	ldr	r3, [r3, #28]
 80025e0:	021b      	lsls	r3, r3, #8
 80025e2:	4965      	ldr	r1, [pc, #404]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 80025e4:	4313      	orrs	r3, r2
 80025e6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d109      	bne.n	8002602 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a1b      	ldr	r3, [r3, #32]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f000 fd50 	bl	8003098 <RCC_SetFlashLatencyFromMSIRange>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e38e      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002602:	f000 fcbf 	bl	8002f84 <HAL_RCC_GetSysClockFreq>
 8002606:	4601      	mov	r1, r0
 8002608:	4b5b      	ldr	r3, [pc, #364]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	091b      	lsrs	r3, r3, #4
 800260e:	f003 030f 	and.w	r3, r3, #15
 8002612:	4a5a      	ldr	r2, [pc, #360]	; (800277c <HAL_RCC_OscConfig+0x29c>)
 8002614:	5cd3      	ldrb	r3, [r2, r3]
 8002616:	f003 031f 	and.w	r3, r3, #31
 800261a:	fa21 f303 	lsr.w	r3, r1, r3
 800261e:	4a58      	ldr	r2, [pc, #352]	; (8002780 <HAL_RCC_OscConfig+0x2a0>)
 8002620:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002622:	4b58      	ldr	r3, [pc, #352]	; (8002784 <HAL_RCC_OscConfig+0x2a4>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4618      	mov	r0, r3
 8002628:	f7fe f906 	bl	8000838 <HAL_InitTick>
 800262c:	4603      	mov	r3, r0
 800262e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002630:	7bfb      	ldrb	r3, [r7, #15]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d052      	beq.n	80026dc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002636:	7bfb      	ldrb	r3, [r7, #15]
 8002638:	e372      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d032      	beq.n	80026a8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002642:	4b4d      	ldr	r3, [pc, #308]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a4c      	ldr	r2, [pc, #304]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002648:	f043 0301 	orr.w	r3, r3, #1
 800264c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800264e:	f7fe f943 	bl	80008d8 <HAL_GetTick>
 8002652:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002654:	e008      	b.n	8002668 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002656:	f7fe f93f 	bl	80008d8 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	2b02      	cmp	r3, #2
 8002662:	d901      	bls.n	8002668 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002664:	2303      	movs	r3, #3
 8002666:	e35b      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002668:	4b43      	ldr	r3, [pc, #268]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 0302 	and.w	r3, r3, #2
 8002670:	2b00      	cmp	r3, #0
 8002672:	d0f0      	beq.n	8002656 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002674:	4b40      	ldr	r3, [pc, #256]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a3f      	ldr	r2, [pc, #252]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 800267a:	f043 0308 	orr.w	r3, r3, #8
 800267e:	6013      	str	r3, [r2, #0]
 8002680:	4b3d      	ldr	r3, [pc, #244]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a1b      	ldr	r3, [r3, #32]
 800268c:	493a      	ldr	r1, [pc, #232]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 800268e:	4313      	orrs	r3, r2
 8002690:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002692:	4b39      	ldr	r3, [pc, #228]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	69db      	ldr	r3, [r3, #28]
 800269e:	021b      	lsls	r3, r3, #8
 80026a0:	4935      	ldr	r1, [pc, #212]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 80026a2:	4313      	orrs	r3, r2
 80026a4:	604b      	str	r3, [r1, #4]
 80026a6:	e01a      	b.n	80026de <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80026a8:	4b33      	ldr	r3, [pc, #204]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a32      	ldr	r2, [pc, #200]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 80026ae:	f023 0301 	bic.w	r3, r3, #1
 80026b2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80026b4:	f7fe f910 	bl	80008d8 <HAL_GetTick>
 80026b8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80026bc:	f7fe f90c 	bl	80008d8 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e328      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80026ce:	4b2a      	ldr	r3, [pc, #168]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0302 	and.w	r3, r3, #2
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1f0      	bne.n	80026bc <HAL_RCC_OscConfig+0x1dc>
 80026da:	e000      	b.n	80026de <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80026dc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d073      	beq.n	80027d2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	2b08      	cmp	r3, #8
 80026ee:	d005      	beq.n	80026fc <HAL_RCC_OscConfig+0x21c>
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	2b0c      	cmp	r3, #12
 80026f4:	d10e      	bne.n	8002714 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	2b03      	cmp	r3, #3
 80026fa:	d10b      	bne.n	8002714 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026fc:	4b1e      	ldr	r3, [pc, #120]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d063      	beq.n	80027d0 <HAL_RCC_OscConfig+0x2f0>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d15f      	bne.n	80027d0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e305      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800271c:	d106      	bne.n	800272c <HAL_RCC_OscConfig+0x24c>
 800271e:	4b16      	ldr	r3, [pc, #88]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a15      	ldr	r2, [pc, #84]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002724:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002728:	6013      	str	r3, [r2, #0]
 800272a:	e01d      	b.n	8002768 <HAL_RCC_OscConfig+0x288>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002734:	d10c      	bne.n	8002750 <HAL_RCC_OscConfig+0x270>
 8002736:	4b10      	ldr	r3, [pc, #64]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a0f      	ldr	r2, [pc, #60]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 800273c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002740:	6013      	str	r3, [r2, #0]
 8002742:	4b0d      	ldr	r3, [pc, #52]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a0c      	ldr	r2, [pc, #48]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002748:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800274c:	6013      	str	r3, [r2, #0]
 800274e:	e00b      	b.n	8002768 <HAL_RCC_OscConfig+0x288>
 8002750:	4b09      	ldr	r3, [pc, #36]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a08      	ldr	r2, [pc, #32]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002756:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800275a:	6013      	str	r3, [r2, #0]
 800275c:	4b06      	ldr	r3, [pc, #24]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a05      	ldr	r2, [pc, #20]	; (8002778 <HAL_RCC_OscConfig+0x298>)
 8002762:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002766:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d01b      	beq.n	80027a8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002770:	f7fe f8b2 	bl	80008d8 <HAL_GetTick>
 8002774:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002776:	e010      	b.n	800279a <HAL_RCC_OscConfig+0x2ba>
 8002778:	40021000 	.word	0x40021000
 800277c:	08003c9c 	.word	0x08003c9c
 8002780:	20000000 	.word	0x20000000
 8002784:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002788:	f7fe f8a6 	bl	80008d8 <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	2b64      	cmp	r3, #100	; 0x64
 8002794:	d901      	bls.n	800279a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e2c2      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800279a:	4baf      	ldr	r3, [pc, #700]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d0f0      	beq.n	8002788 <HAL_RCC_OscConfig+0x2a8>
 80027a6:	e014      	b.n	80027d2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a8:	f7fe f896 	bl	80008d8 <HAL_GetTick>
 80027ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027ae:	e008      	b.n	80027c2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027b0:	f7fe f892 	bl	80008d8 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	2b64      	cmp	r3, #100	; 0x64
 80027bc:	d901      	bls.n	80027c2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e2ae      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027c2:	4ba5      	ldr	r3, [pc, #660]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d1f0      	bne.n	80027b0 <HAL_RCC_OscConfig+0x2d0>
 80027ce:	e000      	b.n	80027d2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0302 	and.w	r3, r3, #2
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d060      	beq.n	80028a0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80027de:	69bb      	ldr	r3, [r7, #24]
 80027e0:	2b04      	cmp	r3, #4
 80027e2:	d005      	beq.n	80027f0 <HAL_RCC_OscConfig+0x310>
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	2b0c      	cmp	r3, #12
 80027e8:	d119      	bne.n	800281e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d116      	bne.n	800281e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027f0:	4b99      	ldr	r3, [pc, #612]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d005      	beq.n	8002808 <HAL_RCC_OscConfig+0x328>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d101      	bne.n	8002808 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e28b      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002808:	4b93      	ldr	r3, [pc, #588]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	691b      	ldr	r3, [r3, #16]
 8002814:	061b      	lsls	r3, r3, #24
 8002816:	4990      	ldr	r1, [pc, #576]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 8002818:	4313      	orrs	r3, r2
 800281a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800281c:	e040      	b.n	80028a0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	68db      	ldr	r3, [r3, #12]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d023      	beq.n	800286e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002826:	4b8c      	ldr	r3, [pc, #560]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a8b      	ldr	r2, [pc, #556]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 800282c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002830:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002832:	f7fe f851 	bl	80008d8 <HAL_GetTick>
 8002836:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002838:	e008      	b.n	800284c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800283a:	f7fe f84d 	bl	80008d8 <HAL_GetTick>
 800283e:	4602      	mov	r2, r0
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	2b02      	cmp	r3, #2
 8002846:	d901      	bls.n	800284c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e269      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800284c:	4b82      	ldr	r3, [pc, #520]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002854:	2b00      	cmp	r3, #0
 8002856:	d0f0      	beq.n	800283a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002858:	4b7f      	ldr	r3, [pc, #508]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	691b      	ldr	r3, [r3, #16]
 8002864:	061b      	lsls	r3, r3, #24
 8002866:	497c      	ldr	r1, [pc, #496]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 8002868:	4313      	orrs	r3, r2
 800286a:	604b      	str	r3, [r1, #4]
 800286c:	e018      	b.n	80028a0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800286e:	4b7a      	ldr	r3, [pc, #488]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a79      	ldr	r2, [pc, #484]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 8002874:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002878:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800287a:	f7fe f82d 	bl	80008d8 <HAL_GetTick>
 800287e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002880:	e008      	b.n	8002894 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002882:	f7fe f829 	bl	80008d8 <HAL_GetTick>
 8002886:	4602      	mov	r2, r0
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	2b02      	cmp	r3, #2
 800288e:	d901      	bls.n	8002894 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002890:	2303      	movs	r3, #3
 8002892:	e245      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002894:	4b70      	ldr	r3, [pc, #448]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800289c:	2b00      	cmp	r3, #0
 800289e:	d1f0      	bne.n	8002882 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0308 	and.w	r3, r3, #8
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d03c      	beq.n	8002926 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	695b      	ldr	r3, [r3, #20]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d01c      	beq.n	80028ee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028b4:	4b68      	ldr	r3, [pc, #416]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 80028b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028ba:	4a67      	ldr	r2, [pc, #412]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 80028bc:	f043 0301 	orr.w	r3, r3, #1
 80028c0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028c4:	f7fe f808 	bl	80008d8 <HAL_GetTick>
 80028c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028ca:	e008      	b.n	80028de <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028cc:	f7fe f804 	bl	80008d8 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e220      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028de:	4b5e      	ldr	r3, [pc, #376]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 80028e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028e4:	f003 0302 	and.w	r3, r3, #2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d0ef      	beq.n	80028cc <HAL_RCC_OscConfig+0x3ec>
 80028ec:	e01b      	b.n	8002926 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028ee:	4b5a      	ldr	r3, [pc, #360]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 80028f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028f4:	4a58      	ldr	r2, [pc, #352]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 80028f6:	f023 0301 	bic.w	r3, r3, #1
 80028fa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028fe:	f7fd ffeb 	bl	80008d8 <HAL_GetTick>
 8002902:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002904:	e008      	b.n	8002918 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002906:	f7fd ffe7 	bl	80008d8 <HAL_GetTick>
 800290a:	4602      	mov	r2, r0
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	2b02      	cmp	r3, #2
 8002912:	d901      	bls.n	8002918 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002914:	2303      	movs	r3, #3
 8002916:	e203      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002918:	4b4f      	ldr	r3, [pc, #316]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 800291a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1ef      	bne.n	8002906 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0304 	and.w	r3, r3, #4
 800292e:	2b00      	cmp	r3, #0
 8002930:	f000 80a6 	beq.w	8002a80 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002934:	2300      	movs	r3, #0
 8002936:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002938:	4b47      	ldr	r3, [pc, #284]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 800293a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800293c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d10d      	bne.n	8002960 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002944:	4b44      	ldr	r3, [pc, #272]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 8002946:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002948:	4a43      	ldr	r2, [pc, #268]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 800294a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800294e:	6593      	str	r3, [r2, #88]	; 0x58
 8002950:	4b41      	ldr	r3, [pc, #260]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 8002952:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002954:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002958:	60bb      	str	r3, [r7, #8]
 800295a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800295c:	2301      	movs	r3, #1
 800295e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002960:	4b3e      	ldr	r3, [pc, #248]	; (8002a5c <HAL_RCC_OscConfig+0x57c>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002968:	2b00      	cmp	r3, #0
 800296a:	d118      	bne.n	800299e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800296c:	4b3b      	ldr	r3, [pc, #236]	; (8002a5c <HAL_RCC_OscConfig+0x57c>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a3a      	ldr	r2, [pc, #232]	; (8002a5c <HAL_RCC_OscConfig+0x57c>)
 8002972:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002976:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002978:	f7fd ffae 	bl	80008d8 <HAL_GetTick>
 800297c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800297e:	e008      	b.n	8002992 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002980:	f7fd ffaa 	bl	80008d8 <HAL_GetTick>
 8002984:	4602      	mov	r2, r0
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	2b02      	cmp	r3, #2
 800298c:	d901      	bls.n	8002992 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e1c6      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002992:	4b32      	ldr	r3, [pc, #200]	; (8002a5c <HAL_RCC_OscConfig+0x57c>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800299a:	2b00      	cmp	r3, #0
 800299c:	d0f0      	beq.n	8002980 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d108      	bne.n	80029b8 <HAL_RCC_OscConfig+0x4d8>
 80029a6:	4b2c      	ldr	r3, [pc, #176]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 80029a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029ac:	4a2a      	ldr	r2, [pc, #168]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 80029ae:	f043 0301 	orr.w	r3, r3, #1
 80029b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029b6:	e024      	b.n	8002a02 <HAL_RCC_OscConfig+0x522>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	2b05      	cmp	r3, #5
 80029be:	d110      	bne.n	80029e2 <HAL_RCC_OscConfig+0x502>
 80029c0:	4b25      	ldr	r3, [pc, #148]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 80029c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029c6:	4a24      	ldr	r2, [pc, #144]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 80029c8:	f043 0304 	orr.w	r3, r3, #4
 80029cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029d0:	4b21      	ldr	r3, [pc, #132]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 80029d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029d6:	4a20      	ldr	r2, [pc, #128]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 80029d8:	f043 0301 	orr.w	r3, r3, #1
 80029dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029e0:	e00f      	b.n	8002a02 <HAL_RCC_OscConfig+0x522>
 80029e2:	4b1d      	ldr	r3, [pc, #116]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 80029e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029e8:	4a1b      	ldr	r2, [pc, #108]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 80029ea:	f023 0301 	bic.w	r3, r3, #1
 80029ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029f2:	4b19      	ldr	r3, [pc, #100]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 80029f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029f8:	4a17      	ldr	r2, [pc, #92]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 80029fa:	f023 0304 	bic.w	r3, r3, #4
 80029fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d016      	beq.n	8002a38 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a0a:	f7fd ff65 	bl	80008d8 <HAL_GetTick>
 8002a0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a10:	e00a      	b.n	8002a28 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a12:	f7fd ff61 	bl	80008d8 <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d901      	bls.n	8002a28 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e17b      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a28:	4b0b      	ldr	r3, [pc, #44]	; (8002a58 <HAL_RCC_OscConfig+0x578>)
 8002a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a2e:	f003 0302 	and.w	r3, r3, #2
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d0ed      	beq.n	8002a12 <HAL_RCC_OscConfig+0x532>
 8002a36:	e01a      	b.n	8002a6e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a38:	f7fd ff4e 	bl	80008d8 <HAL_GetTick>
 8002a3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a3e:	e00f      	b.n	8002a60 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a40:	f7fd ff4a 	bl	80008d8 <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d906      	bls.n	8002a60 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e164      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
 8002a56:	bf00      	nop
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a60:	4ba8      	ldr	r3, [pc, #672]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1e8      	bne.n	8002a40 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a6e:	7ffb      	ldrb	r3, [r7, #31]
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d105      	bne.n	8002a80 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a74:	4ba3      	ldr	r3, [pc, #652]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a78:	4aa2      	ldr	r2, [pc, #648]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002a7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a7e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0320 	and.w	r3, r3, #32
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d03c      	beq.n	8002b06 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d01c      	beq.n	8002ace <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a94:	4b9b      	ldr	r3, [pc, #620]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002a96:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a9a:	4a9a      	ldr	r2, [pc, #616]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002a9c:	f043 0301 	orr.w	r3, r3, #1
 8002aa0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aa4:	f7fd ff18 	bl	80008d8 <HAL_GetTick>
 8002aa8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002aaa:	e008      	b.n	8002abe <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002aac:	f7fd ff14 	bl	80008d8 <HAL_GetTick>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d901      	bls.n	8002abe <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e130      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002abe:	4b91      	ldr	r3, [pc, #580]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002ac0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ac4:	f003 0302 	and.w	r3, r3, #2
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d0ef      	beq.n	8002aac <HAL_RCC_OscConfig+0x5cc>
 8002acc:	e01b      	b.n	8002b06 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002ace:	4b8d      	ldr	r3, [pc, #564]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002ad0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ad4:	4a8b      	ldr	r2, [pc, #556]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002ad6:	f023 0301 	bic.w	r3, r3, #1
 8002ada:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ade:	f7fd fefb 	bl	80008d8 <HAL_GetTick>
 8002ae2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002ae4:	e008      	b.n	8002af8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ae6:	f7fd fef7 	bl	80008d8 <HAL_GetTick>
 8002aea:	4602      	mov	r2, r0
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	2b02      	cmp	r3, #2
 8002af2:	d901      	bls.n	8002af8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e113      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002af8:	4b82      	ldr	r3, [pc, #520]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002afa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d1ef      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	f000 8107 	beq.w	8002d1e <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	f040 80cb 	bne.w	8002cb0 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b1a:	4b7a      	ldr	r3, [pc, #488]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	f003 0203 	and.w	r2, r3, #3
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d12c      	bne.n	8002b88 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b38:	3b01      	subs	r3, #1
 8002b3a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d123      	bne.n	8002b88 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b4a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d11b      	bne.n	8002b88 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b5a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d113      	bne.n	8002b88 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b6a:	085b      	lsrs	r3, r3, #1
 8002b6c:	3b01      	subs	r3, #1
 8002b6e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d109      	bne.n	8002b88 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7e:	085b      	lsrs	r3, r3, #1
 8002b80:	3b01      	subs	r3, #1
 8002b82:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d06d      	beq.n	8002c64 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	2b0c      	cmp	r3, #12
 8002b8c:	d068      	beq.n	8002c60 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002b8e:	4b5d      	ldr	r3, [pc, #372]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d105      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002b9a:	4b5a      	ldr	r3, [pc, #360]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e0ba      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002baa:	4b56      	ldr	r3, [pc, #344]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a55      	ldr	r2, [pc, #340]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002bb0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bb4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002bb6:	f7fd fe8f 	bl	80008d8 <HAL_GetTick>
 8002bba:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bbc:	e008      	b.n	8002bd0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bbe:	f7fd fe8b 	bl	80008d8 <HAL_GetTick>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e0a7      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bd0:	4b4c      	ldr	r3, [pc, #304]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d1f0      	bne.n	8002bbe <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bdc:	4b49      	ldr	r3, [pc, #292]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002bde:	68da      	ldr	r2, [r3, #12]
 8002be0:	4b49      	ldr	r3, [pc, #292]	; (8002d08 <HAL_RCC_OscConfig+0x828>)
 8002be2:	4013      	ands	r3, r2
 8002be4:	687a      	ldr	r2, [r7, #4]
 8002be6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002bec:	3a01      	subs	r2, #1
 8002bee:	0112      	lsls	r2, r2, #4
 8002bf0:	4311      	orrs	r1, r2
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002bf6:	0212      	lsls	r2, r2, #8
 8002bf8:	4311      	orrs	r1, r2
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002bfe:	0852      	lsrs	r2, r2, #1
 8002c00:	3a01      	subs	r2, #1
 8002c02:	0552      	lsls	r2, r2, #21
 8002c04:	4311      	orrs	r1, r2
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002c0a:	0852      	lsrs	r2, r2, #1
 8002c0c:	3a01      	subs	r2, #1
 8002c0e:	0652      	lsls	r2, r2, #25
 8002c10:	4311      	orrs	r1, r2
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002c16:	06d2      	lsls	r2, r2, #27
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	493a      	ldr	r1, [pc, #232]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002c20:	4b38      	ldr	r3, [pc, #224]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a37      	ldr	r2, [pc, #220]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002c26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c2a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c2c:	4b35      	ldr	r3, [pc, #212]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	4a34      	ldr	r2, [pc, #208]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002c32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c36:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c38:	f7fd fe4e 	bl	80008d8 <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c40:	f7fd fe4a 	bl	80008d8 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e066      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c52:	4b2c      	ldr	r3, [pc, #176]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d0f0      	beq.n	8002c40 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c5e:	e05e      	b.n	8002d1e <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e05d      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c64:	4b27      	ldr	r3, [pc, #156]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d156      	bne.n	8002d1e <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002c70:	4b24      	ldr	r3, [pc, #144]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a23      	ldr	r2, [pc, #140]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002c76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c7a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c7c:	4b21      	ldr	r3, [pc, #132]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	4a20      	ldr	r2, [pc, #128]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002c82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c86:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002c88:	f7fd fe26 	bl	80008d8 <HAL_GetTick>
 8002c8c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c8e:	e008      	b.n	8002ca2 <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c90:	f7fd fe22 	bl	80008d8 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e03e      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ca2:	4b18      	ldr	r3, [pc, #96]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d0f0      	beq.n	8002c90 <HAL_RCC_OscConfig+0x7b0>
 8002cae:	e036      	b.n	8002d1e <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	2b0c      	cmp	r3, #12
 8002cb4:	d031      	beq.n	8002d1a <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cb6:	4b13      	ldr	r3, [pc, #76]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a12      	ldr	r2, [pc, #72]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002cbc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002cc0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002cc2:	4b10      	ldr	r3, [pc, #64]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d105      	bne.n	8002cda <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002cce:	4b0d      	ldr	r3, [pc, #52]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	4a0c      	ldr	r2, [pc, #48]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002cd4:	f023 0303 	bic.w	r3, r3, #3
 8002cd8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002cda:	4b0a      	ldr	r3, [pc, #40]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	4a09      	ldr	r2, [pc, #36]	; (8002d04 <HAL_RCC_OscConfig+0x824>)
 8002ce0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002ce4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ce8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cea:	f7fd fdf5 	bl	80008d8 <HAL_GetTick>
 8002cee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cf0:	e00c      	b.n	8002d0c <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cf2:	f7fd fdf1 	bl	80008d8 <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d905      	bls.n	8002d0c <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8002d00:	2303      	movs	r3, #3
 8002d02:	e00d      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
 8002d04:	40021000 	.word	0x40021000
 8002d08:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d0c:	4b06      	ldr	r3, [pc, #24]	; (8002d28 <HAL_RCC_OscConfig+0x848>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d1ec      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x812>
 8002d18:	e001      	b.n	8002d1e <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e000      	b.n	8002d20 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 8002d1e:	2300      	movs	r3, #0
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3720      	adds	r7, #32
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	40021000 	.word	0x40021000

08002d2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b086      	sub	sp, #24
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002d36:	2300      	movs	r3, #0
 8002d38:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d101      	bne.n	8002d44 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e10f      	b.n	8002f64 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d44:	4b89      	ldr	r3, [pc, #548]	; (8002f6c <HAL_RCC_ClockConfig+0x240>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 030f 	and.w	r3, r3, #15
 8002d4c:	683a      	ldr	r2, [r7, #0]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d910      	bls.n	8002d74 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d52:	4b86      	ldr	r3, [pc, #536]	; (8002f6c <HAL_RCC_ClockConfig+0x240>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f023 020f 	bic.w	r2, r3, #15
 8002d5a:	4984      	ldr	r1, [pc, #528]	; (8002f6c <HAL_RCC_ClockConfig+0x240>)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d62:	4b82      	ldr	r3, [pc, #520]	; (8002f6c <HAL_RCC_ClockConfig+0x240>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 030f 	and.w	r3, r3, #15
 8002d6a:	683a      	ldr	r2, [r7, #0]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d001      	beq.n	8002d74 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e0f7      	b.n	8002f64 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0301 	and.w	r3, r3, #1
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	f000 8089 	beq.w	8002e94 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	2b03      	cmp	r3, #3
 8002d88:	d133      	bne.n	8002df2 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d8a:	4b79      	ldr	r3, [pc, #484]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e0e4      	b.n	8002f64 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002d9a:	f000 f9d7 	bl	800314c <RCC_GetSysClockFreqFromPLLSource>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	4b74      	ldr	r3, [pc, #464]	; (8002f74 <HAL_RCC_ClockConfig+0x248>)
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d955      	bls.n	8002e52 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002da6:	4b72      	ldr	r3, [pc, #456]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d10a      	bne.n	8002dc8 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002db2:	4b6f      	ldr	r3, [pc, #444]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002dba:	4a6d      	ldr	r2, [pc, #436]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002dbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dc0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002dc2:	2380      	movs	r3, #128	; 0x80
 8002dc4:	617b      	str	r3, [r7, #20]
 8002dc6:	e044      	b.n	8002e52 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0302 	and.w	r3, r3, #2
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d03e      	beq.n	8002e52 <HAL_RCC_ClockConfig+0x126>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d13a      	bne.n	8002e52 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ddc:	4b64      	ldr	r3, [pc, #400]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002de4:	4a62      	ldr	r2, [pc, #392]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002de6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dea:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002dec:	2380      	movs	r3, #128	; 0x80
 8002dee:	617b      	str	r3, [r7, #20]
 8002df0:	e02f      	b.n	8002e52 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d107      	bne.n	8002e0a <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dfa:	4b5d      	ldr	r3, [pc, #372]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d115      	bne.n	8002e32 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e0ac      	b.n	8002f64 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d107      	bne.n	8002e22 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e12:	4b57      	ldr	r3, [pc, #348]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d109      	bne.n	8002e32 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e0a0      	b.n	8002f64 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e22:	4b53      	ldr	r3, [pc, #332]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d101      	bne.n	8002e32 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e098      	b.n	8002f64 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002e32:	f000 f8a7 	bl	8002f84 <HAL_RCC_GetSysClockFreq>
 8002e36:	4602      	mov	r2, r0
 8002e38:	4b4e      	ldr	r3, [pc, #312]	; (8002f74 <HAL_RCC_ClockConfig+0x248>)
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d909      	bls.n	8002e52 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002e3e:	4b4c      	ldr	r3, [pc, #304]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e46:	4a4a      	ldr	r2, [pc, #296]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002e48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e4c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002e4e:	2380      	movs	r3, #128	; 0x80
 8002e50:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e52:	4b47      	ldr	r3, [pc, #284]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f023 0203 	bic.w	r2, r3, #3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	4944      	ldr	r1, [pc, #272]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e64:	f7fd fd38 	bl	80008d8 <HAL_GetTick>
 8002e68:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e6a:	e00a      	b.n	8002e82 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e6c:	f7fd fd34 	bl	80008d8 <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e070      	b.n	8002f64 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e82:	4b3b      	ldr	r3, [pc, #236]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	f003 020c 	and.w	r2, r3, #12
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d1eb      	bne.n	8002e6c <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f003 0302 	and.w	r3, r3, #2
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d009      	beq.n	8002eb4 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ea0:	4b33      	ldr	r3, [pc, #204]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	4930      	ldr	r1, [pc, #192]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	608b      	str	r3, [r1, #8]
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	2b80      	cmp	r3, #128	; 0x80
 8002eb8:	d105      	bne.n	8002ec6 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002eba:	4b2d      	ldr	r3, [pc, #180]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	4a2c      	ldr	r2, [pc, #176]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002ec0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ec4:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ec6:	4b29      	ldr	r3, [pc, #164]	; (8002f6c <HAL_RCC_ClockConfig+0x240>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 030f 	and.w	r3, r3, #15
 8002ece:	683a      	ldr	r2, [r7, #0]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d210      	bcs.n	8002ef6 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ed4:	4b25      	ldr	r3, [pc, #148]	; (8002f6c <HAL_RCC_ClockConfig+0x240>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f023 020f 	bic.w	r2, r3, #15
 8002edc:	4923      	ldr	r1, [pc, #140]	; (8002f6c <HAL_RCC_ClockConfig+0x240>)
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ee4:	4b21      	ldr	r3, [pc, #132]	; (8002f6c <HAL_RCC_ClockConfig+0x240>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 030f 	and.w	r3, r3, #15
 8002eec:	683a      	ldr	r2, [r7, #0]
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d001      	beq.n	8002ef6 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e036      	b.n	8002f64 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0304 	and.w	r3, r3, #4
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d008      	beq.n	8002f14 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f02:	4b1b      	ldr	r3, [pc, #108]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	4918      	ldr	r1, [pc, #96]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0308 	and.w	r3, r3, #8
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d009      	beq.n	8002f34 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f20:	4b13      	ldr	r3, [pc, #76]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	691b      	ldr	r3, [r3, #16]
 8002f2c:	00db      	lsls	r3, r3, #3
 8002f2e:	4910      	ldr	r1, [pc, #64]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002f30:	4313      	orrs	r3, r2
 8002f32:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f34:	f000 f826 	bl	8002f84 <HAL_RCC_GetSysClockFreq>
 8002f38:	4601      	mov	r1, r0
 8002f3a:	4b0d      	ldr	r3, [pc, #52]	; (8002f70 <HAL_RCC_ClockConfig+0x244>)
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	091b      	lsrs	r3, r3, #4
 8002f40:	f003 030f 	and.w	r3, r3, #15
 8002f44:	4a0c      	ldr	r2, [pc, #48]	; (8002f78 <HAL_RCC_ClockConfig+0x24c>)
 8002f46:	5cd3      	ldrb	r3, [r2, r3]
 8002f48:	f003 031f 	and.w	r3, r3, #31
 8002f4c:	fa21 f303 	lsr.w	r3, r1, r3
 8002f50:	4a0a      	ldr	r2, [pc, #40]	; (8002f7c <HAL_RCC_ClockConfig+0x250>)
 8002f52:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f54:	4b0a      	ldr	r3, [pc, #40]	; (8002f80 <HAL_RCC_ClockConfig+0x254>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7fd fc6d 	bl	8000838 <HAL_InitTick>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	73fb      	strb	r3, [r7, #15]

  return status;
 8002f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3718      	adds	r7, #24
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	40022000 	.word	0x40022000
 8002f70:	40021000 	.word	0x40021000
 8002f74:	04c4b400 	.word	0x04c4b400
 8002f78:	08003c9c 	.word	0x08003c9c
 8002f7c:	20000000 	.word	0x20000000
 8002f80:	20000004 	.word	0x20000004

08002f84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b089      	sub	sp, #36	; 0x24
 8002f88:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	61fb      	str	r3, [r7, #28]
 8002f8e:	2300      	movs	r3, #0
 8002f90:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f92:	4b3d      	ldr	r3, [pc, #244]	; (8003088 <HAL_RCC_GetSysClockFreq+0x104>)
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f003 030c 	and.w	r3, r3, #12
 8002f9a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f9c:	4b3a      	ldr	r3, [pc, #232]	; (8003088 <HAL_RCC_GetSysClockFreq+0x104>)
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	f003 0303 	and.w	r3, r3, #3
 8002fa4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d005      	beq.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x34>
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	2b0c      	cmp	r3, #12
 8002fb0:	d121      	bne.n	8002ff6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d11e      	bne.n	8002ff6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002fb8:	4b33      	ldr	r3, [pc, #204]	; (8003088 <HAL_RCC_GetSysClockFreq+0x104>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0308 	and.w	r3, r3, #8
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d107      	bne.n	8002fd4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002fc4:	4b30      	ldr	r3, [pc, #192]	; (8003088 <HAL_RCC_GetSysClockFreq+0x104>)
 8002fc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fca:	0a1b      	lsrs	r3, r3, #8
 8002fcc:	f003 030f 	and.w	r3, r3, #15
 8002fd0:	61fb      	str	r3, [r7, #28]
 8002fd2:	e005      	b.n	8002fe0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002fd4:	4b2c      	ldr	r3, [pc, #176]	; (8003088 <HAL_RCC_GetSysClockFreq+0x104>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	091b      	lsrs	r3, r3, #4
 8002fda:	f003 030f 	and.w	r3, r3, #15
 8002fde:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002fe0:	4a2a      	ldr	r2, [pc, #168]	; (800308c <HAL_RCC_GetSysClockFreq+0x108>)
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fe8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d10d      	bne.n	800300c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ff4:	e00a      	b.n	800300c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	2b04      	cmp	r3, #4
 8002ffa:	d102      	bne.n	8003002 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ffc:	4b24      	ldr	r3, [pc, #144]	; (8003090 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002ffe:	61bb      	str	r3, [r7, #24]
 8003000:	e004      	b.n	800300c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	2b08      	cmp	r3, #8
 8003006:	d101      	bne.n	800300c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003008:	4b22      	ldr	r3, [pc, #136]	; (8003094 <HAL_RCC_GetSysClockFreq+0x110>)
 800300a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	2b0c      	cmp	r3, #12
 8003010:	d133      	bne.n	800307a <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003012:	4b1d      	ldr	r3, [pc, #116]	; (8003088 <HAL_RCC_GetSysClockFreq+0x104>)
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	f003 0303 	and.w	r3, r3, #3
 800301a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	2b02      	cmp	r3, #2
 8003020:	d002      	beq.n	8003028 <HAL_RCC_GetSysClockFreq+0xa4>
 8003022:	2b03      	cmp	r3, #3
 8003024:	d003      	beq.n	800302e <HAL_RCC_GetSysClockFreq+0xaa>
 8003026:	e005      	b.n	8003034 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003028:	4b19      	ldr	r3, [pc, #100]	; (8003090 <HAL_RCC_GetSysClockFreq+0x10c>)
 800302a:	617b      	str	r3, [r7, #20]
      break;
 800302c:	e005      	b.n	800303a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800302e:	4b19      	ldr	r3, [pc, #100]	; (8003094 <HAL_RCC_GetSysClockFreq+0x110>)
 8003030:	617b      	str	r3, [r7, #20]
      break;
 8003032:	e002      	b.n	800303a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	617b      	str	r3, [r7, #20]
      break;
 8003038:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800303a:	4b13      	ldr	r3, [pc, #76]	; (8003088 <HAL_RCC_GetSysClockFreq+0x104>)
 800303c:	68db      	ldr	r3, [r3, #12]
 800303e:	091b      	lsrs	r3, r3, #4
 8003040:	f003 030f 	and.w	r3, r3, #15
 8003044:	3301      	adds	r3, #1
 8003046:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003048:	4b0f      	ldr	r3, [pc, #60]	; (8003088 <HAL_RCC_GetSysClockFreq+0x104>)
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	0a1b      	lsrs	r3, r3, #8
 800304e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003052:	697a      	ldr	r2, [r7, #20]
 8003054:	fb02 f203 	mul.w	r2, r2, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	fbb2 f3f3 	udiv	r3, r2, r3
 800305e:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003060:	4b09      	ldr	r3, [pc, #36]	; (8003088 <HAL_RCC_GetSysClockFreq+0x104>)
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	0e5b      	lsrs	r3, r3, #25
 8003066:	f003 0303 	and.w	r3, r3, #3
 800306a:	3301      	adds	r3, #1
 800306c:	005b      	lsls	r3, r3, #1
 800306e:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003070:	697a      	ldr	r2, [r7, #20]
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	fbb2 f3f3 	udiv	r3, r2, r3
 8003078:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800307a:	69bb      	ldr	r3, [r7, #24]
}
 800307c:	4618      	mov	r0, r3
 800307e:	3724      	adds	r7, #36	; 0x24
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr
 8003088:	40021000 	.word	0x40021000
 800308c:	08003cac 	.word	0x08003cac
 8003090:	00f42400 	.word	0x00f42400
 8003094:	007a1200 	.word	0x007a1200

08003098 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b086      	sub	sp, #24
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80030a0:	2300      	movs	r3, #0
 80030a2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80030a4:	4b27      	ldr	r3, [pc, #156]	; (8003144 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80030a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d003      	beq.n	80030b8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80030b0:	f7ff f952 	bl	8002358 <HAL_PWREx_GetVoltageRange>
 80030b4:	6178      	str	r0, [r7, #20]
 80030b6:	e014      	b.n	80030e2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80030b8:	4b22      	ldr	r3, [pc, #136]	; (8003144 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80030ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030bc:	4a21      	ldr	r2, [pc, #132]	; (8003144 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80030be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030c2:	6593      	str	r3, [r2, #88]	; 0x58
 80030c4:	4b1f      	ldr	r3, [pc, #124]	; (8003144 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80030c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030cc:	60fb      	str	r3, [r7, #12]
 80030ce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80030d0:	f7ff f942 	bl	8002358 <HAL_PWREx_GetVoltageRange>
 80030d4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80030d6:	4b1b      	ldr	r3, [pc, #108]	; (8003144 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80030d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030da:	4a1a      	ldr	r2, [pc, #104]	; (8003144 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80030dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030e0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030e8:	d10b      	bne.n	8003102 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2b80      	cmp	r3, #128	; 0x80
 80030ee:	d913      	bls.n	8003118 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2ba0      	cmp	r3, #160	; 0xa0
 80030f4:	d902      	bls.n	80030fc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80030f6:	2302      	movs	r3, #2
 80030f8:	613b      	str	r3, [r7, #16]
 80030fa:	e00d      	b.n	8003118 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80030fc:	2301      	movs	r3, #1
 80030fe:	613b      	str	r3, [r7, #16]
 8003100:	e00a      	b.n	8003118 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2b7f      	cmp	r3, #127	; 0x7f
 8003106:	d902      	bls.n	800310e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003108:	2302      	movs	r3, #2
 800310a:	613b      	str	r3, [r7, #16]
 800310c:	e004      	b.n	8003118 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2b70      	cmp	r3, #112	; 0x70
 8003112:	d101      	bne.n	8003118 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003114:	2301      	movs	r3, #1
 8003116:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003118:	4b0b      	ldr	r3, [pc, #44]	; (8003148 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f023 020f 	bic.w	r2, r3, #15
 8003120:	4909      	ldr	r1, [pc, #36]	; (8003148 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	4313      	orrs	r3, r2
 8003126:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003128:	4b07      	ldr	r3, [pc, #28]	; (8003148 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 030f 	and.w	r3, r3, #15
 8003130:	693a      	ldr	r2, [r7, #16]
 8003132:	429a      	cmp	r2, r3
 8003134:	d001      	beq.n	800313a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e000      	b.n	800313c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3718      	adds	r7, #24
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}
 8003144:	40021000 	.word	0x40021000
 8003148:	40022000 	.word	0x40022000

0800314c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800314c:	b480      	push	{r7}
 800314e:	b087      	sub	sp, #28
 8003150:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8003152:	2300      	movs	r3, #0
 8003154:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8003156:	4b2d      	ldr	r3, [pc, #180]	; (800320c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	f003 0303 	and.w	r3, r3, #3
 800315e:	2b01      	cmp	r3, #1
 8003160:	d118      	bne.n	8003194 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003162:	4b2a      	ldr	r3, [pc, #168]	; (800320c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0308 	and.w	r3, r3, #8
 800316a:	2b00      	cmp	r3, #0
 800316c:	d107      	bne.n	800317e <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800316e:	4b27      	ldr	r3, [pc, #156]	; (800320c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003170:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003174:	0a1b      	lsrs	r3, r3, #8
 8003176:	f003 030f 	and.w	r3, r3, #15
 800317a:	617b      	str	r3, [r7, #20]
 800317c:	e005      	b.n	800318a <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800317e:	4b23      	ldr	r3, [pc, #140]	; (800320c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	091b      	lsrs	r3, r3, #4
 8003184:	f003 030f 	and.w	r3, r3, #15
 8003188:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800318a:	4a21      	ldr	r2, [pc, #132]	; (8003210 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003192:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003194:	4b1d      	ldr	r3, [pc, #116]	; (800320c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	f003 0303 	and.w	r3, r3, #3
 800319c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d002      	beq.n	80031aa <RCC_GetSysClockFreqFromPLLSource+0x5e>
 80031a4:	2b03      	cmp	r3, #3
 80031a6:	d003      	beq.n	80031b0 <RCC_GetSysClockFreqFromPLLSource+0x64>
 80031a8:	e005      	b.n	80031b6 <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80031aa:	4b1a      	ldr	r3, [pc, #104]	; (8003214 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80031ac:	613b      	str	r3, [r7, #16]
    break;
 80031ae:	e005      	b.n	80031bc <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80031b0:	4b19      	ldr	r3, [pc, #100]	; (8003218 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80031b2:	613b      	str	r3, [r7, #16]
    break;
 80031b4:	e002      	b.n	80031bc <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	613b      	str	r3, [r7, #16]
    break;
 80031ba:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031bc:	4b13      	ldr	r3, [pc, #76]	; (800320c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	091b      	lsrs	r3, r3, #4
 80031c2:	f003 030f 	and.w	r3, r3, #15
 80031c6:	3301      	adds	r3, #1
 80031c8:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80031ca:	4b10      	ldr	r3, [pc, #64]	; (800320c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	0a1b      	lsrs	r3, r3, #8
 80031d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031d4:	693a      	ldr	r2, [r7, #16]
 80031d6:	fb02 f203 	mul.w	r2, r2, r3
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80031e0:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80031e2:	4b0a      	ldr	r3, [pc, #40]	; (800320c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	0e5b      	lsrs	r3, r3, #25
 80031e8:	f003 0303 	and.w	r3, r3, #3
 80031ec:	3301      	adds	r3, #1
 80031ee:	005b      	lsls	r3, r3, #1
 80031f0:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80031f2:	693a      	ldr	r2, [r7, #16]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031fa:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80031fc:	683b      	ldr	r3, [r7, #0]
}
 80031fe:	4618      	mov	r0, r3
 8003200:	371c      	adds	r7, #28
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	40021000 	.word	0x40021000
 8003210:	08003cac 	.word	0x08003cac
 8003214:	00f42400 	.word	0x00f42400
 8003218:	007a1200 	.word	0x007a1200

0800321c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b086      	sub	sp, #24
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003224:	2300      	movs	r3, #0
 8003226:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003228:	2300      	movs	r3, #0
 800322a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003234:	2b00      	cmp	r3, #0
 8003236:	d03d      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800323c:	2b40      	cmp	r3, #64	; 0x40
 800323e:	d00b      	beq.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8003240:	2b40      	cmp	r3, #64	; 0x40
 8003242:	d804      	bhi.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003244:	2b00      	cmp	r3, #0
 8003246:	d00e      	beq.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8003248:	2b20      	cmp	r3, #32
 800324a:	d015      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800324c:	e01d      	b.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800324e:	2b60      	cmp	r3, #96	; 0x60
 8003250:	d01e      	beq.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003252:	2b80      	cmp	r3, #128	; 0x80
 8003254:	d01c      	beq.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003256:	e018      	b.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003258:	4b86      	ldr	r3, [pc, #536]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	4a85      	ldr	r2, [pc, #532]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800325e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003262:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003264:	e015      	b.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	3304      	adds	r3, #4
 800326a:	2100      	movs	r1, #0
 800326c:	4618      	mov	r0, r3
 800326e:	f000 fafd 	bl	800386c <RCCEx_PLLSAI1_Config>
 8003272:	4603      	mov	r3, r0
 8003274:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003276:	e00c      	b.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	3320      	adds	r3, #32
 800327c:	2100      	movs	r1, #0
 800327e:	4618      	mov	r0, r3
 8003280:	f000 fbe4 	bl	8003a4c <RCCEx_PLLSAI2_Config>
 8003284:	4603      	mov	r3, r0
 8003286:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003288:	e003      	b.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	74fb      	strb	r3, [r7, #19]
      break;
 800328e:	e000      	b.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 8003290:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003292:	7cfb      	ldrb	r3, [r7, #19]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d10b      	bne.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003298:	4b76      	ldr	r3, [pc, #472]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800329a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800329e:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80032a6:	4973      	ldr	r1, [pc, #460]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80032ae:	e001      	b.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032b0:	7cfb      	ldrb	r3, [r7, #19]
 80032b2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d042      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032c8:	d00f      	beq.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0xce>
 80032ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032ce:	d805      	bhi.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d011      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 80032d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032d8:	d017      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0xee>
 80032da:	e01f      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x100>
 80032dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80032e0:	d01f      	beq.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80032e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032e6:	d01c      	beq.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80032e8:	e018      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032ea:	4b62      	ldr	r3, [pc, #392]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	4a61      	ldr	r2, [pc, #388]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032f4:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032f6:	e015      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	3304      	adds	r3, #4
 80032fc:	2100      	movs	r1, #0
 80032fe:	4618      	mov	r0, r3
 8003300:	f000 fab4 	bl	800386c <RCCEx_PLLSAI1_Config>
 8003304:	4603      	mov	r3, r0
 8003306:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003308:	e00c      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	3320      	adds	r3, #32
 800330e:	2100      	movs	r1, #0
 8003310:	4618      	mov	r0, r3
 8003312:	f000 fb9b 	bl	8003a4c <RCCEx_PLLSAI2_Config>
 8003316:	4603      	mov	r3, r0
 8003318:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800331a:	e003      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	74fb      	strb	r3, [r7, #19]
      break;
 8003320:	e000      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 8003322:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003324:	7cfb      	ldrb	r3, [r7, #19]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d10b      	bne.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800332a:	4b52      	ldr	r3, [pc, #328]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800332c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003330:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003338:	494e      	ldr	r1, [pc, #312]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800333a:	4313      	orrs	r3, r2
 800333c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003340:	e001      	b.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003342:	7cfb      	ldrb	r3, [r7, #19]
 8003344:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800334e:	2b00      	cmp	r3, #0
 8003350:	f000 809f 	beq.w	8003492 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003354:	2300      	movs	r3, #0
 8003356:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003358:	4b46      	ldr	r3, [pc, #280]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800335a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800335c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d101      	bne.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003364:	2301      	movs	r3, #1
 8003366:	e000      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003368:	2300      	movs	r3, #0
 800336a:	2b00      	cmp	r3, #0
 800336c:	d00d      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800336e:	4b41      	ldr	r3, [pc, #260]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003370:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003372:	4a40      	ldr	r2, [pc, #256]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003374:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003378:	6593      	str	r3, [r2, #88]	; 0x58
 800337a:	4b3e      	ldr	r3, [pc, #248]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800337c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800337e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003382:	60bb      	str	r3, [r7, #8]
 8003384:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003386:	2301      	movs	r3, #1
 8003388:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800338a:	4b3b      	ldr	r3, [pc, #236]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a3a      	ldr	r2, [pc, #232]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003390:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003394:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003396:	f7fd fa9f 	bl	80008d8 <HAL_GetTick>
 800339a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800339c:	e009      	b.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800339e:	f7fd fa9b 	bl	80008d8 <HAL_GetTick>
 80033a2:	4602      	mov	r2, r0
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	d902      	bls.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 80033ac:	2303      	movs	r3, #3
 80033ae:	74fb      	strb	r3, [r7, #19]
        break;
 80033b0:	e005      	b.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80033b2:	4b31      	ldr	r3, [pc, #196]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d0ef      	beq.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 80033be:	7cfb      	ldrb	r3, [r7, #19]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d15b      	bne.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80033c4:	4b2b      	ldr	r3, [pc, #172]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033ce:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d01f      	beq.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033dc:	697a      	ldr	r2, [r7, #20]
 80033de:	429a      	cmp	r2, r3
 80033e0:	d019      	beq.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033e2:	4b24      	ldr	r3, [pc, #144]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033ec:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033ee:	4b21      	ldr	r3, [pc, #132]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033f4:	4a1f      	ldr	r2, [pc, #124]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033fe:	4b1d      	ldr	r3, [pc, #116]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003400:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003404:	4a1b      	ldr	r2, [pc, #108]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003406:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800340a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800340e:	4a19      	ldr	r2, [pc, #100]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	2b00      	cmp	r3, #0
 800341e:	d016      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003420:	f7fd fa5a 	bl	80008d8 <HAL_GetTick>
 8003424:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003426:	e00b      	b.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003428:	f7fd fa56 	bl	80008d8 <HAL_GetTick>
 800342c:	4602      	mov	r2, r0
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	f241 3288 	movw	r2, #5000	; 0x1388
 8003436:	4293      	cmp	r3, r2
 8003438:	d902      	bls.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	74fb      	strb	r3, [r7, #19]
            break;
 800343e:	e006      	b.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003440:	4b0c      	ldr	r3, [pc, #48]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003442:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003446:	f003 0302 	and.w	r3, r3, #2
 800344a:	2b00      	cmp	r3, #0
 800344c:	d0ec      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 800344e:	7cfb      	ldrb	r3, [r7, #19]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d10c      	bne.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003454:	4b07      	ldr	r3, [pc, #28]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003456:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800345a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003464:	4903      	ldr	r1, [pc, #12]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003466:	4313      	orrs	r3, r2
 8003468:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800346c:	e008      	b.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800346e:	7cfb      	ldrb	r3, [r7, #19]
 8003470:	74bb      	strb	r3, [r7, #18]
 8003472:	e005      	b.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8003474:	40021000 	.word	0x40021000
 8003478:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800347c:	7cfb      	ldrb	r3, [r7, #19]
 800347e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003480:	7c7b      	ldrb	r3, [r7, #17]
 8003482:	2b01      	cmp	r3, #1
 8003484:	d105      	bne.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003486:	4ba0      	ldr	r3, [pc, #640]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800348a:	4a9f      	ldr	r2, [pc, #636]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800348c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003490:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0301 	and.w	r3, r3, #1
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00a      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800349e:	4b9a      	ldr	r3, [pc, #616]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034a4:	f023 0203 	bic.w	r2, r3, #3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034ac:	4996      	ldr	r1, [pc, #600]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d00a      	beq.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80034c0:	4b91      	ldr	r3, [pc, #580]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034c6:	f023 020c 	bic.w	r2, r3, #12
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ce:	498e      	ldr	r1, [pc, #568]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034d0:	4313      	orrs	r3, r2
 80034d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0304 	and.w	r3, r3, #4
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d00a      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80034e2:	4b89      	ldr	r3, [pc, #548]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034e8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034f0:	4985      	ldr	r1, [pc, #532]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034f2:	4313      	orrs	r3, r2
 80034f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0308 	and.w	r3, r3, #8
 8003500:	2b00      	cmp	r3, #0
 8003502:	d00a      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003504:	4b80      	ldr	r3, [pc, #512]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800350a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003512:	497d      	ldr	r1, [pc, #500]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003514:	4313      	orrs	r3, r2
 8003516:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0310 	and.w	r3, r3, #16
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00a      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003526:	4b78      	ldr	r3, [pc, #480]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003528:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800352c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003534:	4974      	ldr	r1, [pc, #464]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003536:	4313      	orrs	r3, r2
 8003538:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0320 	and.w	r3, r3, #32
 8003544:	2b00      	cmp	r3, #0
 8003546:	d00a      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003548:	4b6f      	ldr	r3, [pc, #444]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800354a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800354e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003556:	496c      	ldr	r1, [pc, #432]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003558:	4313      	orrs	r3, r2
 800355a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00a      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800356a:	4b67      	ldr	r3, [pc, #412]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800356c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003570:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003578:	4963      	ldr	r1, [pc, #396]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800357a:	4313      	orrs	r3, r2
 800357c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003588:	2b00      	cmp	r3, #0
 800358a:	d00a      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800358c:	4b5e      	ldr	r3, [pc, #376]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800358e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003592:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800359a:	495b      	ldr	r1, [pc, #364]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800359c:	4313      	orrs	r3, r2
 800359e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00a      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035ae:	4b56      	ldr	r3, [pc, #344]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035b4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035bc:	4952      	ldr	r1, [pc, #328]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00a      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035d0:	4b4d      	ldr	r3, [pc, #308]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035d6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035de:	494a      	ldr	r1, [pc, #296]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00a      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035f2:	4b45      	ldr	r3, [pc, #276]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003600:	4941      	ldr	r1, [pc, #260]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003602:	4313      	orrs	r3, r2
 8003604:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d00a      	beq.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003614:	4b3c      	ldr	r3, [pc, #240]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003616:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800361a:	f023 0203 	bic.w	r2, r3, #3
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003622:	4939      	ldr	r1, [pc, #228]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003624:	4313      	orrs	r3, r2
 8003626:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d028      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003636:	4b34      	ldr	r3, [pc, #208]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003638:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800363c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003644:	4930      	ldr	r1, [pc, #192]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003646:	4313      	orrs	r3, r2
 8003648:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003650:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003654:	d106      	bne.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003656:	4b2c      	ldr	r3, [pc, #176]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	4a2b      	ldr	r2, [pc, #172]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800365c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003660:	60d3      	str	r3, [r2, #12]
 8003662:	e011      	b.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003668:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800366c:	d10c      	bne.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	3304      	adds	r3, #4
 8003672:	2101      	movs	r1, #1
 8003674:	4618      	mov	r0, r3
 8003676:	f000 f8f9 	bl	800386c <RCCEx_PLLSAI1_Config>
 800367a:	4603      	mov	r3, r0
 800367c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800367e:	7cfb      	ldrb	r3, [r7, #19]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d001      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8003684:	7cfb      	ldrb	r3, [r7, #19]
 8003686:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003690:	2b00      	cmp	r3, #0
 8003692:	d04d      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003698:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800369c:	d108      	bne.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800369e:	4b1a      	ldr	r3, [pc, #104]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80036a4:	4a18      	ldr	r2, [pc, #96]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036aa:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80036ae:	e012      	b.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 80036b0:	4b15      	ldr	r3, [pc, #84]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80036b6:	4a14      	ldr	r2, [pc, #80]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80036bc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80036c0:	4b11      	ldr	r3, [pc, #68]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036c6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036ce:	490e      	ldr	r1, [pc, #56]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036d0:	4313      	orrs	r3, r2
 80036d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036de:	d106      	bne.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036e0:	4b09      	ldr	r3, [pc, #36]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	4a08      	ldr	r2, [pc, #32]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036ea:	60d3      	str	r3, [r2, #12]
 80036ec:	e020      	b.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036f6:	d109      	bne.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80036f8:	4b03      	ldr	r3, [pc, #12]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	4a02      	ldr	r2, [pc, #8]	; (8003708 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003702:	60d3      	str	r3, [r2, #12]
 8003704:	e014      	b.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003706:	bf00      	nop
 8003708:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003710:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003714:	d10c      	bne.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	3304      	adds	r3, #4
 800371a:	2101      	movs	r1, #1
 800371c:	4618      	mov	r0, r3
 800371e:	f000 f8a5 	bl	800386c <RCCEx_PLLSAI1_Config>
 8003722:	4603      	mov	r3, r0
 8003724:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003726:	7cfb      	ldrb	r3, [r7, #19]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d001      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800372c:	7cfb      	ldrb	r3, [r7, #19]
 800372e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d028      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800373c:	4b4a      	ldr	r3, [pc, #296]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800373e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003742:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800374a:	4947      	ldr	r1, [pc, #284]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800374c:	4313      	orrs	r3, r2
 800374e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003756:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800375a:	d106      	bne.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800375c:	4b42      	ldr	r3, [pc, #264]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	4a41      	ldr	r2, [pc, #260]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003762:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003766:	60d3      	str	r3, [r2, #12]
 8003768:	e011      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800376e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003772:	d10c      	bne.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	3304      	adds	r3, #4
 8003778:	2101      	movs	r1, #1
 800377a:	4618      	mov	r0, r3
 800377c:	f000 f876 	bl	800386c <RCCEx_PLLSAI1_Config>
 8003780:	4603      	mov	r3, r0
 8003782:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003784:	7cfb      	ldrb	r3, [r7, #19]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 800378a:	7cfb      	ldrb	r3, [r7, #19]
 800378c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d01e      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800379a:	4b33      	ldr	r3, [pc, #204]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800379c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037a0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037aa:	492f      	ldr	r1, [pc, #188]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80037bc:	d10c      	bne.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	3304      	adds	r3, #4
 80037c2:	2102      	movs	r1, #2
 80037c4:	4618      	mov	r0, r3
 80037c6:	f000 f851 	bl	800386c <RCCEx_PLLSAI1_Config>
 80037ca:	4603      	mov	r3, r0
 80037cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037ce:	7cfb      	ldrb	r3, [r7, #19]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d001      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 80037d4:	7cfb      	ldrb	r3, [r7, #19]
 80037d6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d00b      	beq.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80037e4:	4b20      	ldr	r3, [pc, #128]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80037e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80037ea:	f023 0204 	bic.w	r2, r3, #4
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037f4:	491c      	ldr	r1, [pc, #112]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d00b      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003808:	4b17      	ldr	r3, [pc, #92]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800380a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800380e:	f023 0218 	bic.w	r2, r3, #24
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003818:	4913      	ldr	r1, [pc, #76]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800381a:	4313      	orrs	r3, r2
 800381c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d017      	beq.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800382c:	4b0e      	ldr	r3, [pc, #56]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800382e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003832:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800383c:	490a      	ldr	r1, [pc, #40]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800383e:	4313      	orrs	r3, r2
 8003840:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800384a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800384e:	d105      	bne.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003850:	4b05      	ldr	r3, [pc, #20]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	4a04      	ldr	r2, [pc, #16]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003856:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800385a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800385c:	7cbb      	ldrb	r3, [r7, #18]
}
 800385e:	4618      	mov	r0, r3
 8003860:	3718      	adds	r7, #24
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	40021000 	.word	0x40021000

0800386c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003876:	2300      	movs	r3, #0
 8003878:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800387a:	4b70      	ldr	r3, [pc, #448]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 800387c:	68db      	ldr	r3, [r3, #12]
 800387e:	f003 0303 	and.w	r3, r3, #3
 8003882:	2b00      	cmp	r3, #0
 8003884:	d00e      	beq.n	80038a4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003886:	4b6d      	ldr	r3, [pc, #436]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003888:	68db      	ldr	r3, [r3, #12]
 800388a:	f003 0203 	and.w	r2, r3, #3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	429a      	cmp	r2, r3
 8003894:	d103      	bne.n	800389e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
       ||
 800389a:	2b00      	cmp	r3, #0
 800389c:	d13f      	bne.n	800391e <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	73fb      	strb	r3, [r7, #15]
 80038a2:	e03c      	b.n	800391e <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d00c      	beq.n	80038c6 <RCCEx_PLLSAI1_Config+0x5a>
 80038ac:	2b03      	cmp	r3, #3
 80038ae:	d013      	beq.n	80038d8 <RCCEx_PLLSAI1_Config+0x6c>
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d120      	bne.n	80038f6 <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80038b4:	4b61      	ldr	r3, [pc, #388]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d11d      	bne.n	80038fc <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038c4:	e01a      	b.n	80038fc <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80038c6:	4b5d      	ldr	r3, [pc, #372]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d116      	bne.n	8003900 <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038d6:	e013      	b.n	8003900 <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80038d8:	4b58      	ldr	r3, [pc, #352]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d10f      	bne.n	8003904 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80038e4:	4b55      	ldr	r3, [pc, #340]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d109      	bne.n	8003904 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80038f4:	e006      	b.n	8003904 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	73fb      	strb	r3, [r7, #15]
      break;
 80038fa:	e004      	b.n	8003906 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 80038fc:	bf00      	nop
 80038fe:	e002      	b.n	8003906 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003900:	bf00      	nop
 8003902:	e000      	b.n	8003906 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003904:	bf00      	nop
    }

    if(status == HAL_OK)
 8003906:	7bfb      	ldrb	r3, [r7, #15]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d108      	bne.n	800391e <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800390c:	4b4b      	ldr	r3, [pc, #300]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	f023 0203 	bic.w	r2, r3, #3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4948      	ldr	r1, [pc, #288]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 800391a:	4313      	orrs	r3, r2
 800391c:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800391e:	7bfb      	ldrb	r3, [r7, #15]
 8003920:	2b00      	cmp	r3, #0
 8003922:	f040 8086 	bne.w	8003a32 <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003926:	4b45      	ldr	r3, [pc, #276]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a44      	ldr	r2, [pc, #272]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 800392c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003930:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003932:	f7fc ffd1 	bl	80008d8 <HAL_GetTick>
 8003936:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003938:	e009      	b.n	800394e <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800393a:	f7fc ffcd 	bl	80008d8 <HAL_GetTick>
 800393e:	4602      	mov	r2, r0
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	2b02      	cmp	r3, #2
 8003946:	d902      	bls.n	800394e <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8003948:	2303      	movs	r3, #3
 800394a:	73fb      	strb	r3, [r7, #15]
        break;
 800394c:	e005      	b.n	800395a <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800394e:	4b3b      	ldr	r3, [pc, #236]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003956:	2b00      	cmp	r3, #0
 8003958:	d1ef      	bne.n	800393a <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 800395a:	7bfb      	ldrb	r3, [r7, #15]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d168      	bne.n	8003a32 <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d113      	bne.n	800398e <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003966:	4b35      	ldr	r3, [pc, #212]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003968:	691a      	ldr	r2, [r3, #16]
 800396a:	4b35      	ldr	r3, [pc, #212]	; (8003a40 <RCCEx_PLLSAI1_Config+0x1d4>)
 800396c:	4013      	ands	r3, r2
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	6892      	ldr	r2, [r2, #8]
 8003972:	0211      	lsls	r1, r2, #8
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	68d2      	ldr	r2, [r2, #12]
 8003978:	06d2      	lsls	r2, r2, #27
 800397a:	4311      	orrs	r1, r2
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	6852      	ldr	r2, [r2, #4]
 8003980:	3a01      	subs	r2, #1
 8003982:	0112      	lsls	r2, r2, #4
 8003984:	430a      	orrs	r2, r1
 8003986:	492d      	ldr	r1, [pc, #180]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003988:	4313      	orrs	r3, r2
 800398a:	610b      	str	r3, [r1, #16]
 800398c:	e02d      	b.n	80039ea <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	2b01      	cmp	r3, #1
 8003992:	d115      	bne.n	80039c0 <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003994:	4b29      	ldr	r3, [pc, #164]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003996:	691a      	ldr	r2, [r3, #16]
 8003998:	4b2a      	ldr	r3, [pc, #168]	; (8003a44 <RCCEx_PLLSAI1_Config+0x1d8>)
 800399a:	4013      	ands	r3, r2
 800399c:	687a      	ldr	r2, [r7, #4]
 800399e:	6892      	ldr	r2, [r2, #8]
 80039a0:	0211      	lsls	r1, r2, #8
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	6912      	ldr	r2, [r2, #16]
 80039a6:	0852      	lsrs	r2, r2, #1
 80039a8:	3a01      	subs	r2, #1
 80039aa:	0552      	lsls	r2, r2, #21
 80039ac:	4311      	orrs	r1, r2
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	6852      	ldr	r2, [r2, #4]
 80039b2:	3a01      	subs	r2, #1
 80039b4:	0112      	lsls	r2, r2, #4
 80039b6:	430a      	orrs	r2, r1
 80039b8:	4920      	ldr	r1, [pc, #128]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 80039ba:	4313      	orrs	r3, r2
 80039bc:	610b      	str	r3, [r1, #16]
 80039be:	e014      	b.n	80039ea <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80039c0:	4b1e      	ldr	r3, [pc, #120]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 80039c2:	691a      	ldr	r2, [r3, #16]
 80039c4:	4b20      	ldr	r3, [pc, #128]	; (8003a48 <RCCEx_PLLSAI1_Config+0x1dc>)
 80039c6:	4013      	ands	r3, r2
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	6892      	ldr	r2, [r2, #8]
 80039cc:	0211      	lsls	r1, r2, #8
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	6952      	ldr	r2, [r2, #20]
 80039d2:	0852      	lsrs	r2, r2, #1
 80039d4:	3a01      	subs	r2, #1
 80039d6:	0652      	lsls	r2, r2, #25
 80039d8:	4311      	orrs	r1, r2
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	6852      	ldr	r2, [r2, #4]
 80039de:	3a01      	subs	r2, #1
 80039e0:	0112      	lsls	r2, r2, #4
 80039e2:	430a      	orrs	r2, r1
 80039e4:	4915      	ldr	r1, [pc, #84]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80039ea:	4b14      	ldr	r3, [pc, #80]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a13      	ldr	r2, [pc, #76]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 80039f0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80039f4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f6:	f7fc ff6f 	bl	80008d8 <HAL_GetTick>
 80039fa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80039fc:	e009      	b.n	8003a12 <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80039fe:	f7fc ff6b 	bl	80008d8 <HAL_GetTick>
 8003a02:	4602      	mov	r2, r0
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d902      	bls.n	8003a12 <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	73fb      	strb	r3, [r7, #15]
          break;
 8003a10:	e005      	b.n	8003a1e <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003a12:	4b0a      	ldr	r3, [pc, #40]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d0ef      	beq.n	80039fe <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8003a1e:	7bfb      	ldrb	r3, [r7, #15]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d106      	bne.n	8003a32 <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003a24:	4b05      	ldr	r3, [pc, #20]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003a26:	691a      	ldr	r2, [r3, #16]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	699b      	ldr	r3, [r3, #24]
 8003a2c:	4903      	ldr	r1, [pc, #12]	; (8003a3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	40021000 	.word	0x40021000
 8003a40:	07ff800f 	.word	0x07ff800f
 8003a44:	ff9f800f 	.word	0xff9f800f
 8003a48:	f9ff800f 	.word	0xf9ff800f

08003a4c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a56:	2300      	movs	r3, #0
 8003a58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a5a:	4b70      	ldr	r3, [pc, #448]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	f003 0303 	and.w	r3, r3, #3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d00e      	beq.n	8003a84 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003a66:	4b6d      	ldr	r3, [pc, #436]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	f003 0203 	and.w	r2, r3, #3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d103      	bne.n	8003a7e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
       ||
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d13f      	bne.n	8003afe <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	73fb      	strb	r3, [r7, #15]
 8003a82:	e03c      	b.n	8003afe <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d00c      	beq.n	8003aa6 <RCCEx_PLLSAI2_Config+0x5a>
 8003a8c:	2b03      	cmp	r3, #3
 8003a8e:	d013      	beq.n	8003ab8 <RCCEx_PLLSAI2_Config+0x6c>
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d120      	bne.n	8003ad6 <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a94:	4b61      	ldr	r3, [pc, #388]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0302 	and.w	r3, r3, #2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d11d      	bne.n	8003adc <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003aa4:	e01a      	b.n	8003adc <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003aa6:	4b5d      	ldr	r3, [pc, #372]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d116      	bne.n	8003ae0 <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ab6:	e013      	b.n	8003ae0 <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003ab8:	4b58      	ldr	r3, [pc, #352]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d10f      	bne.n	8003ae4 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ac4:	4b55      	ldr	r3, [pc, #340]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d109      	bne.n	8003ae4 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ad4:	e006      	b.n	8003ae4 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	73fb      	strb	r3, [r7, #15]
      break;
 8003ada:	e004      	b.n	8003ae6 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003adc:	bf00      	nop
 8003ade:	e002      	b.n	8003ae6 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003ae0:	bf00      	nop
 8003ae2:	e000      	b.n	8003ae6 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003ae4:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ae6:	7bfb      	ldrb	r3, [r7, #15]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d108      	bne.n	8003afe <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003aec:	4b4b      	ldr	r3, [pc, #300]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	f023 0203 	bic.w	r2, r3, #3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4948      	ldr	r1, [pc, #288]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003afa:	4313      	orrs	r3, r2
 8003afc:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003afe:	7bfb      	ldrb	r3, [r7, #15]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	f040 8086 	bne.w	8003c12 <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003b06:	4b45      	ldr	r3, [pc, #276]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a44      	ldr	r2, [pc, #272]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003b0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b12:	f7fc fee1 	bl	80008d8 <HAL_GetTick>
 8003b16:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b18:	e009      	b.n	8003b2e <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b1a:	f7fc fedd 	bl	80008d8 <HAL_GetTick>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	2b02      	cmp	r3, #2
 8003b26:	d902      	bls.n	8003b2e <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	73fb      	strb	r3, [r7, #15]
        break;
 8003b2c:	e005      	b.n	8003b3a <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b2e:	4b3b      	ldr	r3, [pc, #236]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d1ef      	bne.n	8003b1a <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8003b3a:	7bfb      	ldrb	r3, [r7, #15]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d168      	bne.n	8003c12 <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d113      	bne.n	8003b6e <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b46:	4b35      	ldr	r3, [pc, #212]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003b48:	695a      	ldr	r2, [r3, #20]
 8003b4a:	4b35      	ldr	r3, [pc, #212]	; (8003c20 <RCCEx_PLLSAI2_Config+0x1d4>)
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	6892      	ldr	r2, [r2, #8]
 8003b52:	0211      	lsls	r1, r2, #8
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	68d2      	ldr	r2, [r2, #12]
 8003b58:	06d2      	lsls	r2, r2, #27
 8003b5a:	4311      	orrs	r1, r2
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	6852      	ldr	r2, [r2, #4]
 8003b60:	3a01      	subs	r2, #1
 8003b62:	0112      	lsls	r2, r2, #4
 8003b64:	430a      	orrs	r2, r1
 8003b66:	492d      	ldr	r1, [pc, #180]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	614b      	str	r3, [r1, #20]
 8003b6c:	e02d      	b.n	8003bca <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d115      	bne.n	8003ba0 <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b74:	4b29      	ldr	r3, [pc, #164]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003b76:	695a      	ldr	r2, [r3, #20]
 8003b78:	4b2a      	ldr	r3, [pc, #168]	; (8003c24 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	6892      	ldr	r2, [r2, #8]
 8003b80:	0211      	lsls	r1, r2, #8
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	6912      	ldr	r2, [r2, #16]
 8003b86:	0852      	lsrs	r2, r2, #1
 8003b88:	3a01      	subs	r2, #1
 8003b8a:	0552      	lsls	r2, r2, #21
 8003b8c:	4311      	orrs	r1, r2
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	6852      	ldr	r2, [r2, #4]
 8003b92:	3a01      	subs	r2, #1
 8003b94:	0112      	lsls	r2, r2, #4
 8003b96:	430a      	orrs	r2, r1
 8003b98:	4920      	ldr	r1, [pc, #128]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	614b      	str	r3, [r1, #20]
 8003b9e:	e014      	b.n	8003bca <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ba0:	4b1e      	ldr	r3, [pc, #120]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003ba2:	695a      	ldr	r2, [r3, #20]
 8003ba4:	4b20      	ldr	r3, [pc, #128]	; (8003c28 <RCCEx_PLLSAI2_Config+0x1dc>)
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	6892      	ldr	r2, [r2, #8]
 8003bac:	0211      	lsls	r1, r2, #8
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	6952      	ldr	r2, [r2, #20]
 8003bb2:	0852      	lsrs	r2, r2, #1
 8003bb4:	3a01      	subs	r2, #1
 8003bb6:	0652      	lsls	r2, r2, #25
 8003bb8:	4311      	orrs	r1, r2
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	6852      	ldr	r2, [r2, #4]
 8003bbe:	3a01      	subs	r2, #1
 8003bc0:	0112      	lsls	r2, r2, #4
 8003bc2:	430a      	orrs	r2, r1
 8003bc4:	4915      	ldr	r1, [pc, #84]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003bca:	4b14      	ldr	r3, [pc, #80]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a13      	ldr	r2, [pc, #76]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003bd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bd4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bd6:	f7fc fe7f 	bl	80008d8 <HAL_GetTick>
 8003bda:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003bdc:	e009      	b.n	8003bf2 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003bde:	f7fc fe7b 	bl	80008d8 <HAL_GetTick>
 8003be2:	4602      	mov	r2, r0
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	2b02      	cmp	r3, #2
 8003bea:	d902      	bls.n	8003bf2 <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003bec:	2303      	movs	r3, #3
 8003bee:	73fb      	strb	r3, [r7, #15]
          break;
 8003bf0:	e005      	b.n	8003bfe <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003bf2:	4b0a      	ldr	r3, [pc, #40]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d0ef      	beq.n	8003bde <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8003bfe:	7bfb      	ldrb	r3, [r7, #15]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d106      	bne.n	8003c12 <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003c04:	4b05      	ldr	r3, [pc, #20]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003c06:	695a      	ldr	r2, [r3, #20]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	699b      	ldr	r3, [r3, #24]
 8003c0c:	4903      	ldr	r1, [pc, #12]	; (8003c1c <RCCEx_PLLSAI2_Config+0x1d0>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3710      	adds	r7, #16
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	07ff800f 	.word	0x07ff800f
 8003c24:	ff9f800f 	.word	0xff9f800f
 8003c28:	f9ff800f 	.word	0xf9ff800f

08003c2c <__libc_init_array>:
 8003c2c:	b570      	push	{r4, r5, r6, lr}
 8003c2e:	4e0d      	ldr	r6, [pc, #52]	; (8003c64 <__libc_init_array+0x38>)
 8003c30:	4c0d      	ldr	r4, [pc, #52]	; (8003c68 <__libc_init_array+0x3c>)
 8003c32:	1ba4      	subs	r4, r4, r6
 8003c34:	10a4      	asrs	r4, r4, #2
 8003c36:	2500      	movs	r5, #0
 8003c38:	42a5      	cmp	r5, r4
 8003c3a:	d109      	bne.n	8003c50 <__libc_init_array+0x24>
 8003c3c:	4e0b      	ldr	r6, [pc, #44]	; (8003c6c <__libc_init_array+0x40>)
 8003c3e:	4c0c      	ldr	r4, [pc, #48]	; (8003c70 <__libc_init_array+0x44>)
 8003c40:	f000 f820 	bl	8003c84 <_init>
 8003c44:	1ba4      	subs	r4, r4, r6
 8003c46:	10a4      	asrs	r4, r4, #2
 8003c48:	2500      	movs	r5, #0
 8003c4a:	42a5      	cmp	r5, r4
 8003c4c:	d105      	bne.n	8003c5a <__libc_init_array+0x2e>
 8003c4e:	bd70      	pop	{r4, r5, r6, pc}
 8003c50:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c54:	4798      	blx	r3
 8003c56:	3501      	adds	r5, #1
 8003c58:	e7ee      	b.n	8003c38 <__libc_init_array+0xc>
 8003c5a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c5e:	4798      	blx	r3
 8003c60:	3501      	adds	r5, #1
 8003c62:	e7f2      	b.n	8003c4a <__libc_init_array+0x1e>
 8003c64:	08003cdc 	.word	0x08003cdc
 8003c68:	08003cdc 	.word	0x08003cdc
 8003c6c:	08003cdc 	.word	0x08003cdc
 8003c70:	08003ce0 	.word	0x08003ce0

08003c74 <memset>:
 8003c74:	4402      	add	r2, r0
 8003c76:	4603      	mov	r3, r0
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d100      	bne.n	8003c7e <memset+0xa>
 8003c7c:	4770      	bx	lr
 8003c7e:	f803 1b01 	strb.w	r1, [r3], #1
 8003c82:	e7f9      	b.n	8003c78 <memset+0x4>

08003c84 <_init>:
 8003c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c86:	bf00      	nop
 8003c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c8a:	bc08      	pop	{r3}
 8003c8c:	469e      	mov	lr, r3
 8003c8e:	4770      	bx	lr

08003c90 <_fini>:
 8003c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c92:	bf00      	nop
 8003c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c96:	bc08      	pop	{r3}
 8003c98:	469e      	mov	lr, r3
 8003c9a:	4770      	bx	lr
