

================================================================
== Vivado HLS Report for 'blockP2'
================================================================
* Date:           Thu Jul  4 02:07:26 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociembaHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.902|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |    6|  2110722008|    6|  2110722008|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------------+--------------+-----------+-----------+----------+----------+
        |          |      Latency     |   Iteration  |  Initiation Interval  |   Trip   |          |
        | Loop Name| min |     max    |    Latency   |  achieved |   target  |   Count  | Pipelined|
        +----------+-----+------------+--------------+-----------+-----------+----------+----------+
        |- Loop 1  |    4|  2110722005| 19 ~ 2110722 |          -|          -| 0 ~ 1000 |    no    |
        |- Loop 2  |    0|           0|             2|          -|          -|         0|    no    |
        +----------+-----+------------+--------------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp_180)
	7  / (tmp_180)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!tmp_180 & tmp_217) | (!tmp_1) | (!tmp_180 & !or_cond)
	2  / (tmp_180 & tmp_1) | (!tmp_217 & or_cond & tmp_1)
8 --> 
	9  / (!tmp_180 & tmp_217 & tmp_i) | (!tmp_180 & !or_cond & tmp_i)
9 --> 
	8  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([30 x i8]* %encode_array, [1 x i8]* @p_str466, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str466, i32 -1, [1 x i8]* @p_str466, [1 x i8]* @p_str466, [1 x i8]* @p_str466, [1 x i8]* @p_str466, [1 x i8]* @p_str466)"   --->   Operation 10 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%Slice_URtoDF_Parity_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %Slice_URtoDF_Parity_Prun2_offset)"   --->   Operation 11 'read' 'Slice_URtoDF_Parity_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%Slice_URFtoDLF_Parit = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %Slice_URFtoDLF_Parity_Prun2_offset)"   --->   Operation 12 'read' 'Slice_URFtoDLF_Parit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%MergeURtoULandUBtoDF = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %MergeURtoULandUBtoDF2_offset)"   --->   Operation 13 'read' 'MergeURtoULandUBtoDF' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%UBtoDF_Move2_offset_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %UBtoDF_Move2_offset)"   --->   Operation 14 'read' 'UBtoDF_Move2_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%URtoUL_Move2_offset_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %URtoUL_Move2_offset)"   --->   Operation 15 'read' 'URtoUL_Move2_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%URtoDF_Move2_offset_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %URtoDF_Move2_offset)"   --->   Operation 16 'read' 'URtoDF_Move2_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%URFtoDLF_Move2_offse = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %URFtoDLF_Move2_offset)"   --->   Operation 17 'read' 'URFtoDLF_Move2_offse' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%FRtoBR_Move2_offset_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %FRtoBR_Move2_offset)"   --->   Operation 18 'read' 'FRtoBR_Move2_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%maxDepth_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %maxDepth)"   --->   Operation 19 'read' 'maxDepth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%UBtoDF_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %UBtoDF)"   --->   Operation 20 'read' 'UBtoDF_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%URtoUL_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %URtoUL)"   --->   Operation 21 'read' 'URtoUL_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%parity_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %parity)"   --->   Operation 22 'read' 'parity_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%FRtoBR_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %FRtoBR)"   --->   Operation 23 'read' 'FRtoBR_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%URFtoDLF_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %URFtoDLF)"   --->   Operation 24 'read' 'URFtoDLF_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_twist, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str186, i32 0, i32 0, [1 x i8]* @p_str187, [1 x i8]* @p_str188, [1 x i8]* @p_str189, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str190, [1 x i8]* @p_str191)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_slice, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str193, i32 0, i32 0, [1 x i8]* @p_str194, [1 x i8]* @p_str195, [1 x i8]* @p_str196, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str197, [1 x i8]* @p_str198)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @P2Buffer_V_parity, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str200, i32 0, i32 0, [1 x i8]* @p_str201, [1 x i8]* @p_str202, [1 x i8]* @p_str203, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str204, [1 x i8]* @p_str205)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_n, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str207, i32 0, i32 0, [1 x i8]* @p_str208, [1 x i8]* @p_str209, [1 x i8]* @p_str210, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str212)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str214, i32 0, i32 0, [1 x i8]* @p_str215, [1 x i8]* @p_str216, [1 x i8]* @p_str217, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str218, [1 x i8]* @p_str219)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str221, i32 0, i32 0, [1 x i8]* @p_str222, [1 x i8]* @p_str223, [1 x i8]* @p_str224, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str225, [1 x i8]* @p_str226)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str228, i32 0, i32 0, [1 x i8]* @p_str229, [1 x i8]* @p_str230, [1 x i8]* @p_str231, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str232, [1 x i8]* @p_str233)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str235, i32 0, i32 0, [1 x i8]* @p_str236, [1 x i8]* @p_str237, [1 x i8]* @p_str238, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str239, [1 x i8]* @p_str240)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str242, i32 0, i32 0, [1 x i8]* @p_str243, [1 x i8]* @p_str244, [1 x i8]* @p_str245, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str246, [1 x i8]* @p_str247)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str249, i32 0, i32 0, [1 x i8]* @p_str250, [1 x i8]* @p_str251, [1 x i8]* @p_str252, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str253, [1 x i8]* @p_str254)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_30, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str256, i32 0, i32 0, [1 x i8]* @p_str257, [1 x i8]* @p_str258, [1 x i8]* @p_str259, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str260, [1 x i8]* @p_str261)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str263, i32 0, i32 0, [1 x i8]* @p_str264, [1 x i8]* @p_str265, [1 x i8]* @p_str266, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str267, [1 x i8]* @p_str268)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_29, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str270, i32 0, i32 0, [1 x i8]* @p_str271, [1 x i8]* @p_str272, [1 x i8]* @p_str273, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str274, [1 x i8]* @p_str275)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_28, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str277, i32 0, i32 0, [1 x i8]* @p_str278, [1 x i8]* @p_str279, [1 x i8]* @p_str280, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str281, [1 x i8]* @p_str282)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_27, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str284, i32 0, i32 0, [1 x i8]* @p_str285, [1 x i8]* @p_str286, [1 x i8]* @p_str287, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str288, [1 x i8]* @p_str289)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_26, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str291, i32 0, i32 0, [1 x i8]* @p_str292, [1 x i8]* @p_str293, [1 x i8]* @p_str294, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str295, [1 x i8]* @p_str296)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_25, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str298, i32 0, i32 0, [1 x i8]* @p_str299, [1 x i8]* @p_str300, [1 x i8]* @p_str301, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str302, [1 x i8]* @p_str303)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_24, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str305, i32 0, i32 0, [1 x i8]* @p_str306, [1 x i8]* @p_str307, [1 x i8]* @p_str308, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str309, [1 x i8]* @p_str310)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_23, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str312, i32 0, i32 0, [1 x i8]* @p_str313, [1 x i8]* @p_str314, [1 x i8]* @p_str315, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str316, [1 x i8]* @p_str317)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_22, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str319, i32 0, i32 0, [1 x i8]* @p_str320, [1 x i8]* @p_str321, [1 x i8]* @p_str322, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str323, [1 x i8]* @p_str324)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_21, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str326, i32 0, i32 0, [1 x i8]* @p_str327, [1 x i8]* @p_str328, [1 x i8]* @p_str329, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str330, [1 x i8]* @p_str331)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_20, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str333, i32 0, i32 0, [1 x i8]* @p_str334, [1 x i8]* @p_str335, [1 x i8]* @p_str336, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str337, [1 x i8]* @p_str338)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str340, i32 0, i32 0, [1 x i8]* @p_str341, [1 x i8]* @p_str342, [1 x i8]* @p_str343, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str344, [1 x i8]* @p_str345)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_19, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str347, i32 0, i32 0, [1 x i8]* @p_str348, [1 x i8]* @p_str349, [1 x i8]* @p_str350, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str351, [1 x i8]* @p_str352)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_18, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str354, i32 0, i32 0, [1 x i8]* @p_str355, [1 x i8]* @p_str356, [1 x i8]* @p_str357, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str358, [1 x i8]* @p_str359)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_17, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str361, i32 0, i32 0, [1 x i8]* @p_str362, [1 x i8]* @p_str363, [1 x i8]* @p_str364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str365, [1 x i8]* @p_str366)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_16, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str368, i32 0, i32 0, [1 x i8]* @p_str369, [1 x i8]* @p_str370, [1 x i8]* @p_str371, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str372, [1 x i8]* @p_str373)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str375, i32 0, i32 0, [1 x i8]* @p_str376, [1 x i8]* @p_str377, [1 x i8]* @p_str378, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str379, [1 x i8]* @p_str380)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str382, i32 0, i32 0, [1 x i8]* @p_str383, [1 x i8]* @p_str384, [1 x i8]* @p_str385, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str386, [1 x i8]* @p_str387)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str389, i32 0, i32 0, [1 x i8]* @p_str390, [1 x i8]* @p_str391, [1 x i8]* @p_str392, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str393, [1 x i8]* @p_str394)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str396, i32 0, i32 0, [1 x i8]* @p_str397, [1 x i8]* @p_str398, [1 x i8]* @p_str399, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str400, [1 x i8]* @p_str401)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str403, i32 0, i32 0, [1 x i8]* @p_str404, [1 x i8]* @p_str405, [1 x i8]* @p_str406, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str407, [1 x i8]* @p_str408)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str410, i32 0, i32 0, [1 x i8]* @p_str411, [1 x i8]* @p_str412, [1 x i8]* @p_str413, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str414, [1 x i8]* @p_str415)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str417, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str419, [1 x i8]* @p_str420, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str421, [1 x i8]* @p_str422)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str424, i32 0, i32 0, [1 x i8]* @p_str425, [1 x i8]* @p_str426, [1 x i8]* @p_str427, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str428, [1 x i8]* @p_str429)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_flip, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str431, i32 0, i32 0, [1 x i8]* @p_str432, [1 x i8]* @p_str433, [1 x i8]* @p_str435, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str436, [1 x i8]* @p_str437)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_depthPhas, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str439, i32 0, i32 0, [1 x i8]* @p_str440, [1 x i8]* @p_str441, [1 x i8]* @p_str442, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str443, [1 x i8]* @p_str444)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_URtoDF, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str446, i32 0, i32 0, [1 x i8]* @p_str447, [1 x i8]* @p_str448, [1 x i8]* @p_str449, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str450, [1 x i8]* @p_str451)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_URFtoDLF, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str453, i32 0, i32 0, [1 x i8]* @p_str454, [1 x i8]* @p_str455, [1 x i8]* @p_str456, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str457, [1 x i8]* @p_str458)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_FRtoBR, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str460, i32 0, i32 0, [1 x i8]* @p_str461, [1 x i8]* @p_str462, [1 x i8]* @p_str463, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str464, [1 x i8]* @p_str465)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %FRtoBR_Move2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 213840, [10 x i8]* @p_str18, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %URFtoDLF_Move2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 362880, [10 x i8]* @p_str15, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %URtoDF_Move2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 362880, [10 x i8]* @p_str17, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %FRtoBR_Move2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 23760, [10 x i8]* @p_str18, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %URFtoDLF_Move2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 23760, [10 x i8]* @p_str15, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %URtoDF_Move2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 112896, [10 x i8]* @p_str17, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %URFtoDLF_Move2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 483840, [10 x i8]* @p_str15, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %URtoDF_Move2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 483840, [10 x i8]* @p_str17, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "br label %1" [search.cpp:624]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (0.00ns)   --->   "%tmp_s = call fastcc i32 @phase2([1000 x i1]* %P3Buffer_0_parity, [1000 x i16]* %P3Buffer_0_URFtoDLF, [1000 x i16]* %P3Buffer_0_FRtoBR, [1000 x i16]* %P3Buffer_0_URtoDF, [1000 x i8]* %P3Buffer_0_n, [31000 x i8]* %P3Buffer_0_i, i8 %maxDepth_read, i16 %URFtoDLF_read, i16 %FRtoBR_read, i16 %URtoUL_read, i16 %UBtoDF_read, i1 %parity_read, i16* %FRtoBR_Move2, i31 %FRtoBR_Move2_offset_s, i16* %URFtoDLF_Move2, i31 %URFtoDLF_Move2_offse, i16* %URtoDF_Move2, i31 %URtoDF_Move2_offset_s, i31 %URtoUL_Move2_offset_s, i31 %UBtoDF_Move2_offset_s, i31 %MergeURtoULandUBtoDF, i31 %Slice_URFtoDLF_Parit, i31 %Slice_URtoDF_Parity_s)"   --->   Operation 74 'call' 'tmp_s' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.81>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [search.cpp:625]   --->   Operation 75 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1000, i32 500, [1 x i8]* @p_str1) nounwind" [search.cpp:627]   --->   Operation 76 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (1.81ns)   --->   "%tmp_s = call fastcc i32 @phase2([1000 x i1]* %P3Buffer_0_parity, [1000 x i16]* %P3Buffer_0_URFtoDLF, [1000 x i16]* %P3Buffer_0_FRtoBR, [1000 x i16]* %P3Buffer_0_URtoDF, [1000 x i8]* %P3Buffer_0_n, [31000 x i8]* %P3Buffer_0_i, i8 %maxDepth_read, i16 %URFtoDLF_read, i16 %FRtoBR_read, i16 %URtoUL_read, i16 %UBtoDF_read, i1 %parity_read, i16* %FRtoBR_Move2, i31 %FRtoBR_Move2_offset_s, i16* %URFtoDLF_Move2, i31 %URFtoDLF_Move2_offse, i16* %URtoDF_Move2, i31 %URtoDF_Move2_offset_s, i31 %URtoUL_Move2_offset_s, i31 %UBtoDF_Move2_offset_s, i31 %MergeURtoULandUBtoDF, i31 %Slice_URFtoDLF_Parit, i31 %Slice_URtoDF_Parity_s)"   --->   Operation 77 'call' 'tmp_s' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%s = trunc i32 %tmp_s to i8" [search.cpp:633]   --->   Operation 78 'trunc' 's' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_s, i32 7)" [search.cpp:647]   --->   Operation 79 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %tmp_180, label %._crit_edge, label %2" [search.cpp:647]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.23>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%depthPhase1 = load i8* @search_sol_depthPhas, align 2" [search.cpp:649]   --->   Operation 81 'load' 'depthPhase1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_258_cast = sext i8 %depthPhase1 to i9" [search.cpp:650]   --->   Operation 82 'sext' 'tmp_258_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.91ns)   --->   "%tmp_214 = add i9 -1, %tmp_258_cast" [search.cpp:650]   --->   Operation 83 'add' 'tmp_214' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_215 = sext i9 %tmp_214 to i64" [search.cpp:650]   --->   Operation 84 'sext' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%search_sol_i_addr = getelementptr [31 x i8]* @search_sol_i, i64 0, i64 %tmp_215" [search.cpp:650]   --->   Operation 85 'getelementptr' 'search_sol_i_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (2.32ns)   --->   "%search_sol_i_load = load i8* %search_sol_i_addr, align 1" [search.cpp:650]   --->   Operation 86 'load' 'search_sol_i_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 31> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_216 = sext i8 %depthPhase1 to i64" [search.cpp:651]   --->   Operation 87 'sext' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%search_sol_i_addr_1 = getelementptr [31 x i8]* @search_sol_i, i64 0, i64 %tmp_216" [search.cpp:651]   --->   Operation 88 'getelementptr' 'search_sol_i_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (2.32ns)   --->   "%search_sol_i_load_1 = load i8* %search_sol_i_addr_1, align 1" [search.cpp:651]   --->   Operation 89 'load' 'search_sol_i_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 31> <RAM>
ST_4 : Operation 90 [1/1] (1.55ns)   --->   "%tmp_217 = icmp eq i8 %s, %depthPhase1" [search.cpp:652]   --->   Operation 90 'icmp' 'tmp_217' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.84>
ST_5 : Operation 91 [1/2] (2.32ns)   --->   "%search_sol_i_load = load i8* %search_sol_i_addr, align 1" [search.cpp:650]   --->   Operation 91 'load' 'search_sol_i_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 31> <RAM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%sext8_cast = sext i8 %search_sol_i_load to i18" [search.cpp:650]   --->   Operation 92 'sext' 'sext8_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (4.52ns)   --->   "%mul9 = mul i18 342, %sext8_cast" [search.cpp:650]   --->   Operation 93 'mul' 'mul9' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_181 = trunc i18 %mul9 to i17" [search.cpp:650]   --->   Operation 94 'trunc' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %search_sol_i_load, i32 7)" [search.cpp:650]   --->   Operation 95 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_184 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %mul9, i32 10, i32 17)" [search.cpp:650]   --->   Operation 96 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/2] (2.32ns)   --->   "%search_sol_i_load_1 = load i8* %search_sol_i_addr_1, align 1" [search.cpp:651]   --->   Operation 97 'load' 'search_sol_i_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 31> <RAM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%sext_cast = sext i8 %search_sol_i_load_1 to i18" [search.cpp:651]   --->   Operation 98 'sext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (4.52ns)   --->   "%mul = mul i18 342, %sext_cast" [search.cpp:651]   --->   Operation 99 'mul' 'mul' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_187 = trunc i18 %mul to i17" [search.cpp:651]   --->   Operation 100 'trunc' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %search_sol_i_load_1, i32 7)" [search.cpp:651]   --->   Operation 101 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_190 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %mul, i32 10, i32 17)" [search.cpp:651]   --->   Operation 102 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.21>
ST_6 : Operation 103 [1/1] (2.10ns)   --->   "%neg_mul2 = sub i17 0, %tmp_181" [search.cpp:650]   --->   Operation 103 'sub' 'neg_mul2' <Predicate = (tmp_182)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_183 = call i7 @_ssdm_op_PartSelect.i7.i17.i32.i32(i17 %neg_mul2, i32 10, i32 16)" [search.cpp:650]   --->   Operation 104 'partselect' 'tmp_183' <Predicate = (tmp_182)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_221 = sext i7 %tmp_183 to i9" [search.cpp:650]   --->   Operation 105 'sext' 'tmp_221' <Predicate = (tmp_182)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_222 = sext i8 %tmp_184 to i9" [search.cpp:650]   --->   Operation 106 'sext' 'tmp_222' <Predicate = (!tmp_182)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.24ns)   --->   "%p_v = select i1 %tmp_182, i9 %tmp_221, i9 %tmp_222" [search.cpp:650]   --->   Operation 107 'select' 'p_v' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_185 = trunc i9 %p_v to i7" [search.cpp:650]   --->   Operation 108 'trunc' 'tmp_185' <Predicate = (tmp_182)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (1.87ns)   --->   "%neg_ti2 = sub i7 0, %tmp_185" [search.cpp:650]   --->   Operation 109 'sub' 'neg_ti2' <Predicate = (tmp_182)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_186 = trunc i9 %p_v to i7" [search.cpp:650]   --->   Operation 110 'trunc' 'tmp_186' <Predicate = (!tmp_182)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.99ns)   --->   "%tmp_223 = select i1 %tmp_182, i7 %neg_ti2, i7 %tmp_186" [search.cpp:650]   --->   Operation 111 'select' 'tmp_223' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (2.10ns)   --->   "%neg_mul = sub i17 0, %tmp_187" [search.cpp:651]   --->   Operation 112 'sub' 'neg_mul' <Predicate = (tmp_188)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_189 = call i7 @_ssdm_op_PartSelect.i7.i17.i32.i32(i17 %neg_mul, i32 10, i32 16)" [search.cpp:651]   --->   Operation 113 'partselect' 'tmp_189' <Predicate = (tmp_188)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_224 = sext i7 %tmp_189 to i9" [search.cpp:651]   --->   Operation 114 'sext' 'tmp_224' <Predicate = (tmp_188)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_225 = sext i8 %tmp_190 to i9" [search.cpp:651]   --->   Operation 115 'sext' 'tmp_225' <Predicate = (!tmp_188)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (1.24ns)   --->   "%p_v1 = select i1 %tmp_188, i9 %tmp_224, i9 %tmp_225" [search.cpp:651]   --->   Operation 116 'select' 'p_v1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_191 = trunc i9 %p_v1 to i7" [search.cpp:651]   --->   Operation 117 'trunc' 'tmp_191' <Predicate = (tmp_188)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.87ns)   --->   "%neg_ti = sub i7 0, %tmp_191" [search.cpp:651]   --->   Operation 118 'sub' 'neg_ti' <Predicate = (tmp_188)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_192 = trunc i9 %p_v1 to i7" [search.cpp:651]   --->   Operation 119 'trunc' 'tmp_192' <Predicate = (!tmp_188)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.99ns)   --->   "%tmp_226 = select i1 %tmp_188, i7 %neg_ti, i7 %tmp_192" [search.cpp:651]   --->   Operation 120 'select' 'tmp_226' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %tmp_217, label %._crit_edge6, label %3" [search.cpp:652]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 122 [1/1] (1.48ns)   --->   "%tmp_218 = icmp eq i7 %tmp_223, %tmp_226" [search.cpp:652]   --->   Operation 122 'icmp' 'tmp_218' <Predicate = (!tmp_180 & !tmp_217)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (1.87ns)   --->   "%tmp_219 = add i7 %tmp_226, 3" [search.cpp:652]   --->   Operation 123 'add' 'tmp_219' <Predicate = (!tmp_180 & !tmp_217)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (1.48ns)   --->   "%tmp_220 = icmp eq i7 %tmp_223, %tmp_219" [search.cpp:652]   --->   Operation 124 'icmp' 'tmp_220' <Predicate = (!tmp_180 & !tmp_217)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.97ns)   --->   "%or_cond = or i1 %tmp_218, %tmp_220" [search.cpp:652]   --->   Operation 125 'or' 'or_cond' <Predicate = (!tmp_180 & !tmp_217)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %._crit_edge, label %._crit_edge6" [search.cpp:652]   --->   Operation 126 'br' <Predicate = (!tmp_180 & !tmp_217)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (1.76ns)   --->   "br label %4" [search.cpp:105->search.cpp:655]   --->   Operation 127 'br' <Predicate = (!tmp_180 & tmp_217) | (!tmp_180 & !or_cond)> <Delay = 1.76>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P.i16P.i16P.i1P.i16P.i16P.i16P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i16* @P2Buffer_V_flip, i16* @P2Buffer_V_twist, i16* @P2Buffer_V_slice, i1* @P2Buffer_V_parity, i16* @P2Buffer_V_URFtoDLF, i16* @P2Buffer_V_FRtoBR, i16* @P2Buffer_V_URtoDF, i8* @P2Buffer_V_depthPhas, i8* @P2Buffer_V_n, i8* @P2Buffer_V_i_0, i8* @P2Buffer_V_i_1, i8* @P2Buffer_V_i_2, i8* @P2Buffer_V_i_3, i8* @P2Buffer_V_i_4, i8* @P2Buffer_V_i_5, i8* @P2Buffer_V_i_6, i8* @P2Buffer_V_i_7, i8* @P2Buffer_V_i_8, i8* @P2Buffer_V_i_9, i8* @P2Buffer_V_i_10, i8* @P2Buffer_V_i_11, i8* @P2Buffer_V_i_12, i8* @P2Buffer_V_i_13, i8* @P2Buffer_V_i_14, i8* @P2Buffer_V_i_15, i8* @P2Buffer_V_i_16, i8* @P2Buffer_V_i_17, i8* @P2Buffer_V_i_18, i8* @P2Buffer_V_i_19, i8* @P2Buffer_V_i_20, i8* @P2Buffer_V_i_21, i8* @P2Buffer_V_i_22, i8* @P2Buffer_V_i_23, i8* @P2Buffer_V_i_24, i8* @P2Buffer_V_i_25, i8* @P2Buffer_V_i_26, i8* @P2Buffer_V_i_27, i8* @P2Buffer_V_i_28, i8* @P2Buffer_V_i_29, i8* @P2Buffer_V_i_30, i32 1)" [search.cpp:672]   --->   Operation 128 'nbreadreq' 'tmp_1' <Predicate = (tmp_180) | (!tmp_217 & or_cond)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %6, label %.loopexit.loopexit" [search.cpp:672]   --->   Operation 129 'br' <Predicate = (tmp_180) | (!tmp_217 & or_cond)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [search.cpp:677]   --->   Operation 130 'specregionend' 'empty_47' <Predicate = (tmp_180 & tmp_1) | (!tmp_217 & or_cond & tmp_1)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "br label %1" [search.cpp:677]   --->   Operation 131 'br' <Predicate = (tmp_180 & tmp_1) | (!tmp_217 & or_cond & tmp_1)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 132 'br' <Predicate = (tmp_180 & !tmp_1) | (!tmp_217 & or_cond & !tmp_1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%i_i = phi i7 [ 0, %._crit_edge6 ], [ %i, %5 ]"   --->   Operation 133 'phi' 'i_i' <Predicate = (!tmp_180 & tmp_217) | (!tmp_180 & !or_cond)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%i_i_cast = zext i7 %i_i to i8" [search.cpp:105->search.cpp:655]   --->   Operation 134 'zext' 'i_i_cast' <Predicate = (!tmp_180 & tmp_217) | (!tmp_180 & !or_cond)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (1.55ns)   --->   "%tmp_i = icmp slt i8 %i_i_cast, %s" [search.cpp:105->search.cpp:655]   --->   Operation 135 'icmp' 'tmp_i' <Predicate = (!tmp_180 & tmp_217) | (!tmp_180 & !or_cond)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (1.87ns)   --->   "%i = add i7 %i_i, 1" [search.cpp:105->search.cpp:655]   --->   Operation 136 'add' 'i' <Predicate = (!tmp_180 & tmp_217) | (!tmp_180 & !or_cond)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %5, label %solutionToString.exit" [search.cpp:105->search.cpp:655]   --->   Operation 137 'br' <Predicate = (!tmp_180 & tmp_217) | (!tmp_180 & !or_cond)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_i_45 = zext i7 %i_i to i64" [search.cpp:108->search.cpp:655]   --->   Operation 138 'zext' 'tmp_i_45' <Predicate = (!tmp_180 & tmp_217 & tmp_i) | (!tmp_180 & !or_cond & tmp_i)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%search_sol_i_addr_2 = getelementptr [31 x i8]* @search_sol_i, i64 0, i64 %tmp_i_45" [search.cpp:108->search.cpp:655]   --->   Operation 139 'getelementptr' 'search_sol_i_addr_2' <Predicate = (!tmp_180 & tmp_217 & tmp_i) | (!tmp_180 & !or_cond & tmp_i)> <Delay = 0.00>
ST_8 : Operation 140 [2/2] (2.32ns)   --->   "%search_sol_i_load_2 = load i8* %search_sol_i_addr_2, align 1" [search.cpp:108->search.cpp:655]   --->   Operation 140 'load' 'search_sol_i_load_2' <Predicate = (!tmp_180 & tmp_217 & tmp_i) | (!tmp_180 & !or_cond & tmp_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 31> <RAM>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %encode_length, i8 %s)" [search.cpp:656]   --->   Operation 141 'write' <Predicate = (!tmp_180 & tmp_217 & !tmp_i) | (!tmp_180 & !or_cond & !tmp_i)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "store i32 -2, i32* @a, align 4" [search.cpp:657]   --->   Operation 142 'store' <Predicate = (!tmp_180 & tmp_217 & !tmp_i) | (!tmp_180 & !or_cond & !tmp_i)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "br label %.loopexit" [search.cpp:658]   --->   Operation 143 'br' <Predicate = (!tmp_180 & tmp_217 & !tmp_i) | (!tmp_180 & !or_cond & !tmp_i)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "ret void" [search.cpp:678]   --->   Operation 144 'ret' <Predicate = (tmp_180) | (!tmp_217 & or_cond) | (!tmp_i)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.64>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_26_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [search.cpp:106->search.cpp:655]   --->   Operation 145 'specregionbegin' 'tmp_26_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 21, [1 x i8]* @p_str1) nounwind" [search.cpp:107->search.cpp:655]   --->   Operation 146 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/2] (2.32ns)   --->   "%search_sol_i_load_2 = load i8* %search_sol_i_addr_2, align 1" [search.cpp:108->search.cpp:655]   --->   Operation 147 'load' 'search_sol_i_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 31> <RAM>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%encode_array_addr = getelementptr [30 x i8]* %encode_array, i64 0, i64 %tmp_i_45" [search.cpp:108->search.cpp:655]   --->   Operation 148 'getelementptr' 'encode_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (2.32ns)   --->   "store i8 %search_sol_i_load_2, i8* %encode_array_addr, align 1" [search.cpp:108->search.cpp:655]   --->   Operation 149 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_26_i)" [search.cpp:109->search.cpp:655]   --->   Operation 150 'specregionend' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "br label %4" [search.cpp:105->search.cpp:655]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.81ns
The critical path consists of the following:
	'call' operation ('tmp_s') to 'phase2' [143]  (1.81 ns)

 <State 4>: 4.24ns
The critical path consists of the following:
	'load' operation ('depthPhase1', search.cpp:649) on static variable 'search_sol_depthPhas' [148]  (0 ns)
	'add' operation ('tmp_214', search.cpp:650) [150]  (1.92 ns)
	'getelementptr' operation ('search_sol_i_addr', search.cpp:650) [152]  (0 ns)
	'load' operation ('search_sol_i_load', search.cpp:650) on array 'search_sol_i' [153]  (2.32 ns)

 <State 5>: 6.84ns
The critical path consists of the following:
	'load' operation ('search_sol_i_load', search.cpp:650) on array 'search_sol_i' [153]  (2.32 ns)
	'mul' operation ('mul9', search.cpp:650) [155]  (4.52 ns)

 <State 6>: 6.22ns
The critical path consists of the following:
	'sub' operation ('neg_mul2', search.cpp:650) [157]  (2.11 ns)
	'select' operation ('p_v', search.cpp:650) [163]  (1.25 ns)
	'sub' operation ('neg_ti2', search.cpp:650) [165]  (1.87 ns)
	'select' operation ('tmp_223', search.cpp:650) [167]  (0.993 ns)

 <State 7>: 4.34ns
The critical path consists of the following:
	'add' operation ('tmp_219', search.cpp:652) [189]  (1.87 ns)
	'icmp' operation ('tmp_220', search.cpp:652) [190]  (1.49 ns)
	'or' operation ('or_cond', search.cpp:652) [191]  (0.978 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', search.cpp:105->search.cpp:655) [196]  (0 ns)
	'getelementptr' operation ('search_sol_i_addr_2', search.cpp:108->search.cpp:655) [205]  (0 ns)
	'load' operation ('search_sol_i_load_2', search.cpp:108->search.cpp:655) on array 'search_sol_i' [206]  (2.32 ns)

 <State 9>: 4.64ns
The critical path consists of the following:
	'load' operation ('search_sol_i_load_2', search.cpp:108->search.cpp:655) on array 'search_sol_i' [206]  (2.32 ns)
	'store' operation (search.cpp:108->search.cpp:655) of variable 'search_sol_i_load_2', search.cpp:108->search.cpp:655 on array 'encode_array' [208]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
