Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jul 28 16:06:07 2022
| Host         : idlab2 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file target_C_top_control_sets_placed.rpt
| Design       : target_C_top
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             262 |           87 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           19 |
| Yes          | No                    | No                     |             490 |          116 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             253 |           75 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                                                              Enable Signal                                                                              |                                                                        Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                |                1 |              2 |         2.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |         1.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | u_zynq/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |         4.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |              5 |         1.67 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                    | u_zynq/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/p_1_in[31]                                                                                   | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                1 |              8 |         8.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/p_1_in[7]                                                                                    | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                1 |              8 |         8.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/p_1_in[23]                                                                                   | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                1 |              8 |         8.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                         | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                1 |              8 |         8.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/p_1_in[15]                                                                                   | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |         4.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                         | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                1 |              8 |         8.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                         | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |         4.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |         4.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |             10 |         3.33 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | u_zynq/design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             11 |         2.20 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                |                4 |             12 |         3.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                |                6 |             12 |         2.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                |                4 |             12 |         3.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                |                2 |             12 |         6.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                |                4 |             13 |         3.25 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                |                2 |             14 |         7.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                |                2 |             14 |         7.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                                |                3 |             16 |         5.33 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                                |                8 |             21 |         2.62 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                                |               10 |             24 |         2.40 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/slv_reg_rden                                                                                 | u_zynq/design_1_i/AXI4lite_to_GPIO_0/U0/AXI4lite_to_GPIO_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |               14 |             32 |         2.29 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/rx_reg[write_addr][data][2]_4                                                                                                                                    | u_zynq/rx_reg[write_addr][data][2]_3                                                                                                                           |                8 |             32 |         4.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/rx_reg[write_addr][data][2]_2                                                                                                                                    | u_zynq/rx_reg[write_addr][data][2]_1                                                                                                                           |                9 |             32 |         3.56 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/E[0]                                                                                                                                                             |                                                                                                                                                                |               16 |             32 |         2.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/rx_reg[write_addr][data][2]_0                                                                                                                                    | u_zynq/rx_reg[write_addr][data][2]                                                                                                                             |               10 |             32 |         3.20 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | u_zynq/design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               13 |             32 |         2.46 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                |                9 |             34 |         3.78 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                |                7 |             35 |         5.00 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                |                8 |             47 |         5.88 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                |                6 |             47 |         7.83 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                |                9 |             52 |         5.78 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                |               10 |             52 |         5.20 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                |               11 |             52 |         4.73 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_zynq/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                |               11 |             52 |         4.73 |
|  u_zynq/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         |                                                                                                                                                                |               88 |            263 |         2.99 |
+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


