<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2 Final//EN">
<!--Converted with LaTeX2HTML 98.1p1 release (March 2nd, 1998)
originally by Nikos Drakos (nikos@cbl.leeds.ac.uk), CBLU, University of Leeds
* revised and updated by:  Marcus Hennecke, Ross Moore, Herb Swan
* with significant contributions from:
  Jens Lippmann, Marek Rouchal, Martin Wilck and others -->
<HTML>
<HEAD>
<TITLE>Timing of the accesses to the external busmasters</TITLE>
<META NAME="description" CONTENT="Timing of the accesses to the external busmasters">
<META NAME="keywords" CONTENT="bustim">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=iso-8859-1">
<LINK REL="STYLESHEET" HREF="bustim.css">
<LINK REL="next" HREF="node6.html">
<LINK REL="previous" HREF="node1.html">
<LINK REL="up" HREF="bustim.html">
<LINK REL="next" HREF="node3.html">
</HEAD>
<BODY >
<!--Navigation Panel-->
<A NAME="tex2html35"
 HREF="node3.html">
<IMG WIDTH="37" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next"
 SRC="/opt/TeX/lib/latex2html/icons.gif/next_motif.gif"></A> 
<A NAME="tex2html33"
 HREF="bustim.html">
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up"
 SRC="/opt/TeX/lib/latex2html/icons.gif/up_motif.gif"></A> 
<A NAME="tex2html27"
 HREF="node1.html">
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous"
 SRC="/opt/TeX/lib/latex2html/icons.gif/previous_motif.gif"></A>   
<BR>
<B> Next:</B> <A NAME="tex2html36"
 HREF="node3.html">Read accesses</A>
<B> Up:</B> <A NAME="tex2html34"
 HREF="bustim.html">Interface to I</SUP>C bus</A>
<B> Previous:</B> <A NAME="tex2html28"
 HREF="node1.html">General control</A>
<BR>
<BR>
<!--End of Navigation Panel-->

<H1><A NAME="SECTION00020000000000000000">
Timing of the accesses to the external busmasters</A>
</H1>

<P>
The accesses to external devices are mainly determined by two signals
- the chip select (/CS) and the data acknowledge (/DACK). An access
runs basically in 3 steps:

<P>
<DL COMPACT>
<DT>1.
<DD>The CPU starts the access by preparing all necessary signals on
the bus and then pulling /CS low.
<DT>2.
<DD>The external device stores the data from the data bus or puts
  valid data on the data bus and indicates that itself is ready now in
  pulling /DACK low.
<DT>3.
<DD>The CPU finishes the access in disableing /CS again. It expects
  the device to disable its /DACK and its data bus interface soon
  thereafter.
</DL>
<P>
Out of this observation, the analysis of the timing will be divided
into 3 time points, too. At the first point, there are limitations due
to the setup times to the activating edge of /CS, i.e. for the
addresses, the RW signal and in case of a write also for the data.

<P>
From the activating of /CS results a propagations delay for the
activating edge of /DACK. This gives the basis for the calculation of
the number of wait states. At the same time, there are setup and hold
time limitations to a certain edge of the internal clock of the CPU in
the case of read accesses.

<P>
At the third point, the disableing of /CS, the device has to obey a
disable time of /DACK and the data bus in case of a read. In case of a
write, there are hold time limitations of the device for addresses,
data and the RW signal.

<P>
Before we verify all the limitating equations in detail, we first
compute some basic time points, that a common to all cases.

<P>
<BR>
<DIV ALIGN="CENTER"><A NAME="304">&#160;</A>
<TABLE>
<CAPTION><STRONG>Table:</STRONG>
 Bus timing specification of the MC68332</CAPTION>
<TR><TD>
<DIV ALIGN="CENTER"><TABLE CELLPADDING=3 BORDER="1" ALIGN="CENTER">
<TR><TD ALIGN="LEFT">Symbol</TD>
<TD ALIGN="CENTER" COLSPAN=1>Characteristic</TD>
<TD ALIGN="CENTER" COLSPAN=2>16.78MHz</TD>
<TD ALIGN="CENTER" COLSPAN=2>20.93MHz</TD>
<TD ALIGN="CENTER" COLSPAN=2>25.17MHz</TD>
</TR>
<TR><TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="CENTER">min</TD>
<TD ALIGN="CENTER">max</TD>
<TD ALIGN="CENTER">min</TD>
<TD ALIGN="CENTER">max</TD>
<TD ALIGN="CENTER">min</TD>
<TD ALIGN="CENTER">max</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>chav</I></SUB></TD>
<TD ALIGN="LEFT">clock high to address, FC valid</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">29</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">23</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">19</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>clsa</I></SUB></TD>
<TD ALIGN="LEFT">clock low to /as, /ds, /cs asserted</TD>
<TD ALIGN="CENTER">2</TD>
<TD ALIGN="CENTER">25</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">23</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">19</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>avsa</I></SUB></TD>
<TD ALIGN="LEFT">address, FC valid to /as, /cs asserted</TD>
<TD ALIGN="CENTER">15</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">10</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">8</TD>
<TD ALIGN="CENTER">-</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>clsn</I></SUB></TD>
<TD ALIGN="LEFT">clock low to /as, /cs, /ds negated</TD>
<TD ALIGN="CENTER">2</TD>
<TD ALIGN="CENTER">29</TD>
<TD ALIGN="CENTER">2</TD>
<TD ALIGN="CENTER">23</TD>
<TD ALIGN="CENTER">2</TD>
<TD ALIGN="CENTER">19</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>snai</I></SUB></TD>
<TD ALIGN="LEFT">/as, /ds, /cs negated to address, FC invalid</TD>
<TD ALIGN="CENTER">15</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">10</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">8</TD>
<TD ALIGN="CENTER">-</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>snrn</I></SUB></TD>
<TD ALIGN="LEFT">/as, /ds, /cs negated to rw negated</TD>
<TD ALIGN="CENTER">15</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">10</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">10</TD>
<TD ALIGN="CENTER">-</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>chrl</I></SUB></TD>
<TD ALIGN="LEFT">clock high to rw low</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">29</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">23</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">19</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>raaa</I></SUB></TD>
<TD ALIGN="LEFT">rw asserted to /as, /cs asserted</TD>
<TD ALIGN="CENTER">15</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">10</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">10</TD>
<TD ALIGN="CENTER">-</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>rasa</I></SUB></TD>
<TD ALIGN="LEFT">rw low to /ds, /cs asserted (write)</TD>
<TD ALIGN="CENTER">70</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">54</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">40</TD>
<TD ALIGN="CENTER">-</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>chdo</I></SUB></TD>
<TD ALIGN="LEFT">clock high to data out valid</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">29</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">23</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">19</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>sndoi</I></SUB></TD>
<TD ALIGN="LEFT">/ds, /cs negated to data out invalid</TD>
<TD ALIGN="CENTER">15</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">10</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">5</TD>
<TD ALIGN="CENTER">-</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>dvsa</I></SUB></TD>
<TD ALIGN="LEFT">data out valid to /ds, /cs asserted (write)</TD>
<TD ALIGN="CENTER">15</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">10</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">8</TD>
<TD ALIGN="CENTER">-</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>dicl</I></SUB></TD>
<TD ALIGN="LEFT">data in valid to clock low</TD>
<TD ALIGN="CENTER">5</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">5</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">5</TD>
<TD ALIGN="CENTER">-</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>sndn</I></SUB></TD>
<TD ALIGN="LEFT">/as, /ds negated to /dsack negated</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">80</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">60</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">50</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>sndi</I></SUB></TD>
<TD ALIGN="LEFT">/ds, /cs negated to data in invalid</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">-</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>shdi</I></SUB></TD>
<TD ALIGN="LEFT">/ds, /cs negated to data in High-Z</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">55</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">48</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">45</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>aist</I></SUB></TD>
<TD ALIGN="LEFT">asynchronous input setup (/dsack)</TD>
<TD ALIGN="CENTER">5</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">5</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">5</TD>
<TD ALIGN="CENTER">-</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>radc</I></SUB></TD>
<TD ALIGN="LEFT">rw asserted to data bus impedance change</TD>
<TD ALIGN="CENTER">40</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">32</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">25</TD>
<TD ALIGN="CENTER">-</TD>
</TR>
</TABLE></DIV></TD></TR>
</TABLE>
</DIV>
<BR>
<P>
Table <A HREF="#proc-tim"><IMG  ALIGN="BOTTOM" BORDER="1" ALT="[*]"
 SRC="/opt/TeX/lib/latex2html/icons.gif/cross_ref_motif.gif"></A> gives a summary of all used timing information of
the CPU. Since there are 3 types of CPU possible in the system, there
are 3 columns with the respective figures.

<P>
For the symbols in the equations, we introduce the following
notation. The minimum propagation delay is always denoted with a minus
sign, whereas the maximum with a plus sign. Where necessary the pair
of input and output port meant is given in round brackets and the
subscript 'pd' is used. Setup times (with the subscript 's') are
always maxmimum times and hold times (with the subscript 'h') are
always minimum times. Where necessary the input signal meant is given
in round brackets. Disable times are handled like propagation
delays. To avoid naming conflicts, the device name to which the time
refers is given in square brackets.

<P>
In starting an access to an external device the CPU prepares the bus,
i.e. it drives address bus and RW signal in the first half of the
first CPU cycle (S0).

<P>
<BR><P></P>
<DIV ALIGN="CENTER">
<IMG
 WIDTH="109" HEIGHT="84"
 SRC="img2.gif"
 ALT="\begin{eqnarray*}t_{adr} &=& t_{chav}\\
t_{rw} &=& t_{chrl}\\
\end{eqnarray*}">
</DIV><P></P>
<BR CLEAR="ALL">
<P>
In the second half of the first CPU cycle (S1), valid addresses and a
valid RW signal are indicated by activation of /AS.

<P>
<BR><P></P>
<DIV ALIGN="CENTER">
<!-- MATH: \begin{displaymath}
t_{as} = T/2 + t_{clsa}
\end{displaymath} -->


<I>t</I><SUB><I>as</I></SUB> = <I>T</I>/2 + <I>t</I><SUB><I>clsa</I></SUB>
</DIV>
<BR CLEAR="ALL">
<P></P>

<P>
For a read access the chip select follows the /AS signal (
<!-- MATH: $t_{cs} :=
t_{as}$ -->
<I>t</I><SUB><I>cs</I></SUB> :=
<I>t</I><SUB><I>as</I></SUB>), whereas it follows the /DS signal for write accesses (
<!-- MATH: $t_{cs}
:= t_{ds}$ -->
<I>t</I><SUB><I>cs</I></SUB>
:= <I>t</I><SUB><I>ds</I></SUB>). The indication of valid data through activation of /DS
happens in the second half of the second CPU cycle (S3).

<P>
<BR><P></P>
<DIV ALIGN="CENTER">
<!-- MATH: \begin{displaymath}
t_{ds} = 3/2 T + t_{clsa}
\end{displaymath} -->


<I>t</I><SUB><I>ds</I></SUB> = 3/2 <I>T</I> + <I>t</I><SUB><I>clsa</I></SUB>
</DIV>
<BR CLEAR="ALL">
<P></P>

<P>
In this case the data bus is valid at latest at

<P>
<BR><P></P>
<DIV ALIGN="CENTER">
<!-- MATH: \begin{displaymath}
t_{dat}^+ = t_{cs}^+ - t_{vdsa}^- = 3/2 T + t_{clsa}^+ - t_{vdsa}^-
\end{displaymath} -->


<I>t</I><SUB><I>dat</I></SUB><SUP>+</SUP> = <I>t</I><SUB><I>cs</I></SUB><SUP>+</SUP> - <I>t</I><SUB><I>vdsa</I></SUB><SUP>-</SUP> = 3/2 <I>T</I> + <I>t</I><SUB><I>clsa</I></SUB><SUP>+</SUP> - <I>t</I><SUB><I>vdsa</I></SUB><SUP>-</SUP>
</DIV>
<BR CLEAR="ALL">
<P></P>

<P>
In order to keep the following investigation clear, we divide it
further into the two cases read access and write access.

<P>
<BR>
<DIV ALIGN="CENTER"><A NAME="326">&#160;</A>
<TABLE>
<CAPTION><STRONG>Table:</STRONG>
 Timing specifications of the embedding logic</CAPTION>
<TR><TD>
<DIV ALIGN="CENTER">
<TABLE CELLPADDING=3 BORDER="1" ALIGN="CENTER">
<TR><TD ALIGN="LEFT">Symbol</TD>
<TD ALIGN="CENTER" COLSPAN=1>Characteristic</TD>
<TD ALIGN="CENTER">min</TD>
<TD ALIGN="CENTER">max</TD>
</TR>
<TR><TD ALIGN="CENTER" COLSPAN=4>GAL22V10DQP</TD>
</TR>
<TR><TD ALIGN="LEFT">
<!-- MATH: $t_{pd}(i,o)$ -->
<I>t</I><SUB><I>pd</I></SUB>(<I>i</I>,<I>o</I>)</TD>
<TD ALIGN="LEFT">input valid to output valid</TD>
<TD ALIGN="CENTER">1</TD>
<TD ALIGN="CENTER">10</TD>
</TR>
<TR><TD ALIGN="LEFT">
<!-- MATH: $t_{pd}(ck,o)$ -->
<I>t</I><SUB><I>pd</I></SUB>(<I>ck</I>,<I>o</I>)</TD>
<TD ALIGN="LEFT">clock to output valid</TD>
<TD ALIGN="CENTER">1</TD>
<TD ALIGN="CENTER">7</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>s</I></SUB></TD>
<TD ALIGN="LEFT">data setup to clock</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">7</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>h</I></SUB></TD>
<TD ALIGN="LEFT">data hold to clock</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">-</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>en</I></SUB></TD>
<TD ALIGN="LEFT">input to output enabled</TD>
<TD ALIGN="CENTER">1</TD>
<TD ALIGN="CENTER">10</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>dis</I></SUB></TD>
<TD ALIGN="LEFT">input to output disabled</TD>
<TD ALIGN="CENTER">1</TD>
<TD ALIGN="CENTER">9</TD>
</TR>
<TR><TD ALIGN="CENTER" COLSPAN=4>ABT652</TD>
</TR>
<TR><TD ALIGN="LEFT">
<!-- MATH: $t_{pd}(i,o)$ -->
<I>t</I><SUB><I>pd</I></SUB>(<I>i</I>,<I>o</I>)</TD>
<TD ALIGN="LEFT">input valid to output valid</TD>
<TD ALIGN="CENTER">1.5</TD>
<TD ALIGN="CENTER">6.7</TD>
</TR>
<TR><TD ALIGN="LEFT">
<!-- MATH: $t_{pd}(sel,o)$ -->
<I>t</I><SUB><I>pd</I></SUB>(<I>sel</I>,<I>o</I>)</TD>
<TD ALIGN="LEFT">select valid to output valid</TD>
<TD ALIGN="CENTER">1.5</TD>
<TD ALIGN="CENTER">7.7</TD>
</TR>
<TR><TD ALIGN="LEFT">
<!-- MATH: $t_{pd}(ck,o)$ -->
<I>t</I><SUB><I>pd</I></SUB>(<I>ck</I>,<I>o</I>)</TD>
<TD ALIGN="LEFT">clock to output valid</TD>
<TD ALIGN="CENTER">1.7</TD>
<TD ALIGN="CENTER">8.4</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>s</I></SUB></TD>
<TD ALIGN="LEFT">data setup to clock</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>h</I></SUB></TD>
<TD ALIGN="LEFT">data hold to clock</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">-</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>en</I></SUB></TD>
<TD ALIGN="LEFT">/oe to output enabled</TD>
<TD ALIGN="CENTER">1.3</TD>
<TD ALIGN="CENTER">8.5</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>dis</I></SUB></TD>
<TD ALIGN="LEFT">/oe to output disabled</TD>
<TD ALIGN="CENTER">1.5</TD>
<TD ALIGN="CENTER">8.2</TD>
</TR>
<TR><TD ALIGN="CENTER" COLSPAN=4>ALS518</TD>
</TR>
<TR><TD ALIGN="LEFT">
<!-- MATH: $t_{pd}(i,o)$ -->
<I>t</I><SUB><I>pd</I></SUB>(<I>i</I>,<I>o</I>)</TD>
<TD ALIGN="LEFT">input valid to output valid</TD>
<TD ALIGN="CENTER">3</TD>
<TD ALIGN="CENTER">33</TD>
</TR>
<TR><TD ALIGN="CENTER" COLSPAN=4>ABT16823</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>s</I></SUB>(<I>ck</I>)</TD>
<TD ALIGN="LEFT">data setup to clock</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>h</I></SUB>(<I>ck</I>)</TD>
<TD ALIGN="LEFT">data hold to clock</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">-</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>s</I></SUB>(<I>en</I>)</TD>
<TD ALIGN="LEFT">setup en to clock</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>h</I></SUB>(<I>en</I>)</TD>
<TD ALIGN="LEFT">hold en to clock</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">-</TD>
</TR>
</TABLE></DIV></TD></TR>
</TABLE>
</DIV>
<BR>
<P>
Table <A HREF="#logic-tim"><IMG  ALIGN="BOTTOM" BORDER="1" ALT="[*]"
 SRC="/opt/TeX/lib/latex2html/icons.gif/cross_ref_motif.gif"></A> gives all necessary specifications of the
embedding logic. Table <A HREF="#dev-tim"><IMG  ALIGN="BOTTOM" BORDER="1" ALT="[*]"
 SRC="/opt/TeX/lib/latex2html/icons.gif/cross_ref_motif.gif"></A> summarizes all the timing
limations that have to be verified for the single busmaster devices.

<P>
<BR>
<DIV ALIGN="CENTER"><A NAME="335">&#160;</A>
<TABLE>
<CAPTION><STRONG>Table:</STRONG>
 Timing specifications of the busmaster devices</CAPTION>
<TR><TD>
<DIV ALIGN="CENTER">
<TABLE CELLPADDING=3 BORDER="1" ALIGN="CENTER">
<TR><TD ALIGN="LEFT">Symbol</TD>
<TD ALIGN="CENTER" COLSPAN=1>Characteristic</TD>
<TD ALIGN="CENTER" COLSPAN=2>PCD8584</TD>
<TD ALIGN="CENTER" COLSPAN=2>SCN68681</TD>
<TD ALIGN="CENTER" COLSPAN=2>XR68C192</TD>
</TR>
<TR><TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="CENTER">min</TD>
<TD ALIGN="CENTER">max</TD>
<TD ALIGN="CENTER">min</TD>
<TD ALIGN="CENTER">max</TD>
<TD ALIGN="CENTER">min</TD>
<TD ALIGN="CENTER">max</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>avcl</I></SUB></TD>
<TD ALIGN="LEFT">address valid to /cs low</TD>
<TD ALIGN="CENTER">10</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">10</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>wlcl</I></SUB></TD>
<TD ALIGN="LEFT">rw valid to /cs low</TD>
<TD ALIGN="CENTER">10</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>dvcl</I></SUB></TD>
<TD ALIGN="LEFT">data valid to /cs low</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">-261</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>chai</I></SUB></TD>
<TD ALIGN="LEFT">/cs high to address invalid</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>chwh</I></SUB></TD>
<TD ALIGN="LEFT">/cs high to rw high</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">0</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>chdi</I></SUB></TD>
<TD ALIGN="LEFT">/cs high to data invalid</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>cldl</I></SUB></TD>
<TD ALIGN="LEFT">/cs low to /dtack low</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">325</TD>
<TD ALIGN="CENTER">-</TD>
<TD ALIGN="CENTER">666</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>chdh</I></SUB></TD>
<TD ALIGN="LEFT">/cs high to /dtack high</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">120</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">100</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>t</I><SUB><I>cldv</I></SUB></TD>
<TD ALIGN="LEFT">/cs low to data valid</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">180</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">175</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
<TD ALIGN="CENTER">&nbsp;</TD>
</TR>
</TABLE></DIV></TD></TR>
</TABLE>
</DIV>
<BR>
<P>
<BR><HR>
<!--Table of Child-Links-->
<A NAME="CHILD_LINKS">&#160;</A>
<UL>
<LI><A NAME="tex2html37"
 HREF="node3.html">Read accesses</A>
<LI><A NAME="tex2html38"
 HREF="node4.html">Write accesses</A>
<LI><A NAME="tex2html39"
 HREF="node5.html">Interupt request cycles</A>
</UL>
<!--End of Table of Child-Links-->
<HR>
<!--Navigation Panel-->
<A NAME="tex2html35"
 HREF="node3.html">
<IMG WIDTH="37" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next"
 SRC="/opt/TeX/lib/latex2html/icons.gif/next_motif.gif"></A> 
<A NAME="tex2html33"
 HREF="bustim.html">
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up"
 SRC="/opt/TeX/lib/latex2html/icons.gif/up_motif.gif"></A> 
<A NAME="tex2html27"
 HREF="node1.html">
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous"
 SRC="/opt/TeX/lib/latex2html/icons.gif/previous_motif.gif"></A>   
<BR>
<B> Next:</B> <A NAME="tex2html36"
 HREF="node3.html">Read accesses</A>
<B> Up:</B> <A NAME="tex2html34"
 HREF="bustim.html">Interface to I</SUP>C bus</A>
<B> Previous:</B> <A NAME="tex2html28"
 HREF="node1.html">General control</A>
<!--End of Navigation Panel-->
<ADDRESS>
<I>Thomas Walle</I>
<BR><I>1999-05-18</I>
</ADDRESS>
</BODY>
</HTML>
