# ADC register map and reset values

**Source**: Page 75, Chunk 360  
**Category**: ADC register map and reset values  
**Chunk Index**: 360

---

Table 221. ADC global register map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1040
Table 222. ADC register map and reset values for each ADC (offset=0x000
for master ADC, 0x100 for slave ADC). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1040
common registers) offset =0x300) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1043

---

**AI Reasoning**: The content chunk provides detailed information about the ADC global register map and reset values, which falls under technical specifications. Keeping it in a 'specifications' directory ensures easy access for users looking for detailed hardware register information.
