$date
	Sun May 15 22:37:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module CPU $end
$var reg 1 ! clk $end
$upscope $end
$scope module CPU $end
$var wire 16 " res [15:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 "
0!
$end
#20
1!
#40
0!
#60
1!
#80
0!
#100
b111 "
1!
#120
0!
#140
b1 "
1!
#160
0!
#180
1!
#200
0!
#220
1!
#240
0!
#260
b10 "
1!
#280
0!
#300
b1 "
1!
#320
0!
#340
b0 "
1!
#360
0!
#380
b10 "
1!
#400
0!
#420
b1 "
1!
#440
0!
#460
b10 "
1!
#480
0!
#500
b11 "
1!
#520
0!
#540
b1 "
1!
#560
0!
#580
b0 "
1!
#600
0!
#620
b11 "
1!
#640
0!
#660
b10 "
1!
#680
0!
#700
b11 "
1!
#720
0!
#740
b100 "
1!
#760
0!
#780
b1 "
1!
#800
0!
#820
b0 "
1!
#840
0!
#860
b101 "
1!
#880
0!
#900
b11 "
1!
#920
0!
#940
b101 "
1!
#960
0!
#980
b101 "
1!
#1000
0!
#1020
b1 "
1!
#1040
0!
#1060
b0 "
1!
#1080
0!
#1100
b1000 "
1!
#1120
0!
#1140
b101 "
1!
#1160
0!
#1180
b1000 "
1!
#1200
0!
#1220
b110 "
1!
#1240
0!
#1260
b1 "
1!
#1280
0!
#1300
b0 "
1!
#1320
0!
#1340
b1101 "
1!
#1360
0!
#1380
b1000 "
1!
#1400
0!
#1420
b1101 "
1!
#1440
0!
#1460
b111 "
1!
#1480
0!
#1500
b0 "
1!
#1520
0!
#1540
b1111111111111111 "
1!
#1560
0!
#1580
b0 "
1!
