--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\XilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml RAM_GAME_controll.twx RAM_GAME_controll.ncd -o
RAM_GAME_controll.twr RAM_GAME_controll.pcf -ucf J3_Pin_Test.ucf

Design file:              RAM_GAME_controll.ncd
Physical constraint file: RAM_GAME_controll.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
dip<0>      |    1.983(R)|      SLOW  |   -0.953(R)|      FAST  |clk_BUFGP         |   0.000|
dip<1>      |    1.671(R)|      SLOW  |   -0.731(R)|      SLOW  |clk_BUFGP         |   0.000|
dip<2>      |    1.485(R)|      SLOW  |   -0.233(R)|      SLOW  |clk_BUFGP         |   0.000|
dip<3>      |    1.113(R)|      SLOW  |   -0.030(R)|      SLOW  |clk_BUFGP         |   0.000|
pb_in_rst   |    2.033(R)|      SLOW  |   -1.017(R)|      FAST  |clk_BUFGP         |   0.000|
pb_in_switch|    1.584(R)|      SLOW  |   -0.950(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |         8.634(R)|      SLOW  |         4.178(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |         8.699(R)|      SLOW  |         4.191(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |         8.836(R)|      SLOW  |         4.303(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         8.844(R)|      SLOW  |         4.296(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |         8.457(R)|      SLOW  |         4.074(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |         8.828(R)|      SLOW  |         4.820(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |         8.875(R)|      SLOW  |         4.865(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |         8.993(R)|      SLOW  |         4.932(R)|      FAST  |clk_BUFGP         |   0.000|
led<8>      |         8.877(R)|      SLOW  |         4.861(R)|      FAST  |clk_BUFGP         |   0.000|
led<9>      |         8.853(R)|      SLOW  |         4.848(R)|      FAST  |clk_BUFGP         |   0.000|
led<10>     |         7.378(R)|      SLOW  |         3.859(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.679|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
dip<0>         |led<11>        |    8.148|
dip<1>         |led<12>        |    8.003|
dip<2>         |led<13>        |    7.309|
dip<3>         |led<14>        |    8.234|
---------------+---------------+---------+


Analysis completed Sat Jun 13 18:57:44 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 235 MB



