#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Aug  1 14:40:00 2020
# Process ID: 4964
# Current directory: C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9688 C:\Users\ASUS\Desktop\SEA-master\Examples\FPGA\4.Module-Interface\ADC-Interface\ADC_Demo\ADC_Demo.xpr
# Log file: C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/vivado.log
# Journal file: C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo'
INFO: [Project 1-313] Project file moved from 'C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/ADC-Demo/ADC_Demo' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/IP_Core/HDMI-IP/IP/RGB2DVI_IP', nor could it be found using path 'C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/HDMI-IP/IP/RGB2DVI_IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/IP_Core/HDMI-IP/IP/RGB2DVI_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivadao2018/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'rgb2dvi_0' is locked:
* IP definition 'rgb2dvi (1.2)' for IP 'rgb2dvi_0' (customized with software release 2018.2) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 860.105 ; gain = 107.461
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/IP_Core/HDMI-IP/IP/RGB2DVI_IP C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/IP_Core/HDMI-IP/IP/RGB2DVI_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0'.
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
upgrade_ip[get_ips]
invalid command name "upgrade_ipWave_Ram clk_wiz_0 rgb2dvi_0"
report_ip_status -name ip_status 
INFO: [Vivado 12-5777] IP Instance 'rgb2dvi_0' cannot be used in a module reference: 
upgrade_ip[get_ips]
invalid command name "upgrade_ipWave_Ram clk_wiz_0 rgb2dvi_0"
export_ip_user_files -of_objects  [get_files C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -no_script -reset -force -quiet
remove_files  -fileset rgb2dvi_0 C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci
INFO: [Project 1-386] Moving file 'C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci' from fileset 'rgb2dvi_0' to fileset 'sources_1'.
report_ip_status -name ip_status 
set_property  ip_repo_paths  c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/IP_Core/HDMI-IP/IP/RGB2DVI_IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/IP_Core/HDMI-IP/IP/RGB2DVI_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0'.
report_ip_status -name ip_status 
set_property  ip_repo_paths  {c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0 C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP/RGB2DVI_IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP/RGB2DVI_IP'.
create_ip -name rgb2dvi -vendor digilentinc.com -library ip -version 1.2 -module_name rgb2dvi_0 -dir c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.kRstActiveHigh {false} CONFIG.kClkPrimitive {PLL}] [get_ips rgb2dvi_0]
generate_target {instantiation_template} [get_files c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2dvi_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2dvi_0'...
catch { config_ip_cache -export [get_ips -all rgb2dvi_0] }
export_ip_user_files -of_objects [get_files c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0.xci]
launch_runs -jobs 4 rgb2dvi_0_synth_1
[Sat Aug  1 15:28:21 2020] Launched rgb2dvi_0_synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.runs/rgb2dvi_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0.xci] -directory C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.ip_user_files -ipstatic_source_dir C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.cache/compile_simlib/questa} {riviera=C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Wave_Ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
[Sat Aug  1 15:29:12 2020] Launched Wave_Ram_synth_1, clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
Wave_Ram_synth_1: C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.runs/Wave_Ram_synth_1/runme.log
clk_wiz_0_synth_1: C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.runs/clk_wiz_0_synth_1/runme.log
synth_1: C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.runs/synth_1/runme.log
[Sat Aug  1 15:29:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.runs/impl_1/runme.log
set_property  ip_repo_paths  c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP/RGB2DVI_IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP/RGB2DVI_IP'.
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 15:44:20 2020] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 15:51:01 2020...
