;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV @-7, <-20
	DJN -1, @-20
	CMP -7, <-120
	JMP @0, -407
	DJN -1, @-20
	DJN @72, #200
	SUB 721, -4
	DAT #100, #19
	DJN -1, @-20
	DJN <121, 106
	SUB @127, 166
	SPL 0, <332
	DJN <-127, 100
	ADD @121, 103
	SLT #0, -80
	ADD @121, 103
	DJN -1, @-20
	SUB 0, @800
	CMP -7, <-120
	SUB 0, @800
	SPL 0, <332
	CMP -7, <-120
	SLT #0, -80
	MOV -1, <-20
	DJN -1, @-20
	CMP -700, 300
	SPL @10, <832
	ADD <-30, 9
	SUB #0, -0
	SPL 0, <332
	SPL 0, <332
	SUB -7, <-120
	SUB -7, <-120
	SPL @10, <832
	SLT -0, @-1
	SLT #0, -80
	SUB @121, 103
	CMP 100, 10
	DJN -1, @-20
	CMP -7, <-120
	MOV -1, <20
	JMN @12, #209
	DJN -1, @-20
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
