Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/J-Lenovo14/OneDrive/3A 4A/CENG 450/CENG450Project/Count_Mem_Verilog/count_mem_tb_verilog_v_isim_beh.exe -prj C:/Users/J-Lenovo14/OneDrive/3A 4A/CENG 450/CENG450Project/Count_Mem_Verilog/count_mem_tb_verilog_v_beh.prj work.count_mem_tb_verilog_v work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/J-Lenovo14/OneDrive/3A 4A/CENG 450/CENG450Project/Count_Mem_Verilog/count_mem_tb_verilog.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/J-Lenovo14/OneDrive/3A 4A/CENG 450/CENG450Project/Count_Mem_Verilog/ROM_VHDL.vhd" into library work
Parsing VHDL file "C:/Users/J-Lenovo14/OneDrive/3A 4A/CENG 450/CENG450Project/Count_Mem_Verilog/counter.vhd" into library work
Parsing VHDL file "C:/Users/J-Lenovo14/OneDrive/3A 4A/CENG 450/CENG450Project/Count_Mem_Verilog/count_mem_vhdl.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module count_mem_tb_verilog_v
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behv of entity counter [counter_default]
Compiling architecture bhv of entity ROM_VHDL [rom_vhdl_default]
Compiling architecture behavioral of entity count_mem [count_mem_default]
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Compiled 2 Verilog Units
Built simulation executable C:/Users/J-Lenovo14/OneDrive/3A 4A/CENG 450/CENG450Project/Count_Mem_Verilog/count_mem_tb_verilog_v_isim_beh.exe
Fuse Memory Usage: 35804 KB
Fuse CPU Usage: 593 ms
