// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.155000,HLS_SYN_LAT=3,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=325,HLS_SYN_LUT=2476,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        instr_memory_address0,
        instr_memory_ce0,
        instr_memory_q0,
        data_memory_address0,
        data_memory_ce0,
        data_memory_we0,
        data_memory_d0,
        data_memory_q0,
        error
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
output  [15:0] instr_memory_address0;
output   instr_memory_ce0;
input  [31:0] instr_memory_q0;
output  [15:0] data_memory_address0;
output   data_memory_ce0;
output   data_memory_we0;
output  [31:0] data_memory_d0;
input  [31:0] data_memory_q0;
output  [0:0] error;

reg instr_memory_ce0;
reg[15:0] data_memory_address0;
reg data_memory_ce0;
reg data_memory_we0;

reg   [31:0] p_pc;
reg   [0:0] p_error;
reg   [4:0] xreg_address0;
reg    xreg_ce0;
reg    xreg_we0;
wire   [31:0] xreg_q0;
reg   [4:0] xreg_address1;
reg    xreg_ce1;
reg    xreg_we1;
reg   [31:0] xreg_d1;
wire   [31:0] xreg_q1;
reg   [31:0] p_pc_load_reg_1893;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln32_fu_771_p2;
reg   [0:0] icmp_ln32_reg_1906;
wire   [6:0] op_code_fu_792_p1;
reg   [6:0] op_code_reg_1948;
wire    ap_CS_fsm_state2;
reg   [2:0] funct3_reg_1952;
reg   [6:0] funct7_reg_1959;
reg   [11:0] funct12_reg_1965;
reg   [4:0] rd_reg_1970;
wire   [31:0] imm_8_fu_1126_p3;
reg   [31:0] imm_8_reg_1986;
wire   [0:0] or_ln32_fu_1138_p2;
reg   [0:0] or_ln32_reg_2006;
wire    ap_CS_fsm_state3;
reg   [31:0] source1_reg_2038;
reg   [31:0] source2_reg_2045;
wire   [0:0] or_ln372_fu_1153_p2;
wire   [0:0] or_ln372_1_fu_1158_p2;
wire   [31:0] or_ln351_fu_1164_p2;
wire   [0:0] or_ln350_fu_1170_p2;
wire   [0:0] or_ln350_1_fu_1175_p2;
wire   [31:0] ashr_ln342_fu_1189_p2;
wire   [31:0] lshr_ln339_fu_1203_p2;
wire   [31:0] xor_ln331_fu_1209_p2;
wire   [0:0] or_ln330_fu_1215_p2;
wire   [0:0] or_ln330_1_fu_1220_p2;
wire   [31:0] zext_ln320_fu_1226_p1;
wire   [0:0] icmp_ln257_fu_1143_p2;
wire   [31:0] zext_ln309_fu_1230_p1;
wire   [31:0] shl_ln302_fu_1242_p2;
wire   [31:0] sub_ln292_fu_1248_p2;
wire   [31:0] add_ln288_fu_1254_p2;
wire   [31:0] and_ln358_fu_1260_p2;
wire   [0:0] or_ln357_fu_1266_p2;
wire   [0:0] or_ln357_1_fu_1271_p2;
wire   [31:0] shl_ln258_fu_1284_p2;
wire   [31:0] and_ln254_fu_1290_p2;
wire   [31:0] or_ln251_fu_1295_p2;
wire   [31:0] xor_ln248_fu_1300_p2;
wire   [31:0] zext_ln241_fu_1310_p1;
wire   [31:0] zext_ln234_fu_1319_p1;
wire   [31:0] add_ln231_fu_1323_p2;
wire   [31:0] ashr_ln269_fu_1335_p2;
wire   [31:0] lshr_ln266_fu_1348_p2;
reg   [0:0] tmp_10_reg_2190;
reg   [15:0] data_memory_addr_1_reg_2195;
reg   [0:0] tmp_9_reg_2200;
wire   [0:0] grp_fu_698_p2;
reg   [0:0] branch_5_reg_2210;
reg   [0:0] branch_4_reg_2214;
wire   [0:0] grp_fu_704_p2;
reg   [0:0] branch_3_reg_2218;
reg   [0:0] branch_2_reg_2222;
wire   [0:0] grp_fu_710_p2;
reg   [0:0] branch_1_reg_2226;
reg   [0:0] branch_reg_2230;
wire   [31:0] add_ln91_fu_1426_p2;
reg   [31:0] p_ph_reg_258;
reg   [31:0] ap_phi_mux_p_ph1315_phi_fu_270_p14;
reg   [31:0] p_ph1315_reg_267;
wire    ap_CS_fsm_state4;
reg   [0:0] ap_phi_mux_p_error_flag_4_phi_fu_291_p88;
reg   [0:0] p_error_flag_4_reg_287;
wire   [0:0] or_ln133_fu_1745_p2;
wire   [1:0] offset_fu_1785_p2;
reg   [0:0] ap_phi_mux_p_error_loc_4_phi_fu_393_p88;
reg   [0:0] p_error_loc_4_reg_389;
wire   [0:0] or_ln133_1_fu_1765_p2;
reg   [31:0] ap_phi_mux_result_30_ph_ph_phi_fu_495_p88;
reg   [31:0] result_30_ph_ph_reg_491;
wire   [31:0] zext_ln171_fu_1824_p1;
wire  signed [31:0] sext_ln150_fu_1862_p1;
wire   [31:0] zext_ln178_fu_1791_p1;
wire   [31:0] zext_ln176_fu_1800_p1;
wire   [31:0] zext_ln169_fu_1805_p1;
wire   [31:0] zext_ln167_fu_1810_p1;
wire   [31:0] zext_ln165_fu_1819_p1;
wire  signed [31:0] sext_ln157_fu_1829_p1;
wire  signed [31:0] sext_ln155_fu_1838_p1;
wire  signed [31:0] sext_ln148_fu_1843_p1;
wire  signed [31:0] sext_ln146_fu_1848_p1;
wire  signed [31:0] sext_ln144_fu_1857_p1;
reg   [0:0] ap_phi_mux_p_error_flag_6_phi_fu_601_p24;
reg   [0:0] p_error_flag_6_reg_597;
wire   [0:0] or_ln197_3_fu_1563_p2;
reg   [0:0] ap_phi_mux_p_error_loc_6_phi_fu_634_p24;
reg   [0:0] p_error_loc_6_reg_630;
wire   [0:0] or_ln197_5_fu_1575_p2;
reg   [0:0] ap_phi_mux_p_error_flag_7_phi_fu_666_p4;
reg   [0:0] ap_phi_mux_p_error_loc_7_phi_fu_676_p4;
wire   [31:0] grp_fu_756_p2;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_687_p4;
wire   [31:0] add_ln396_fu_1871_p2;
wire   [63:0] zext_ln37_fu_787_p1;
wire   [63:0] zext_ln47_fu_856_p1;
wire   [63:0] zext_ln48_fu_861_p1;
wire   [63:0] zext_ln195_fu_1385_p1;
wire   [63:0] zext_ln139_fu_1421_p1;
wire   [63:0] zext_ln387_fu_1867_p1;
wire   [63:0] zext_ln387_1_fu_1877_p1;
wire   [1:0] trunc_ln32_fu_767_p1;
wire   [15:0] lshr_ln_fu_777_p4;
wire   [4:0] rs1_fu_826_p4;
wire   [4:0] rs2_fu_836_p4;
wire   [11:0] imm_fu_866_p4;
wire   [6:0] tmp_1_fu_890_p4;
wire   [4:0] tmp_s_fu_880_p4;
wire   [11:0] imm_1_fu_900_p3;
wire   [0:0] tmp_5_fu_940_p3;
wire   [0:0] tmp_4_fu_932_p3;
wire   [5:0] tmp_3_fu_922_p4;
wire   [3:0] tmp_2_fu_912_p4;
wire   [12:0] imm_2_fu_948_p6;
wire   [19:0] tmp_fu_966_p4;
wire   [7:0] tmp_8_fu_1002_p4;
wire   [0:0] tmp_7_fu_994_p3;
wire   [9:0] tmp_6_fu_984_p4;
wire   [0:0] icmp_ln57_fu_1026_p2;
wire  signed [20:0] sext_ln53_1_fu_962_p1;
wire   [20:0] imm_4_fu_1012_p6;
wire   [0:0] icmp_ln57_1_fu_1040_p2;
wire  signed [20:0] sext_ln53_fu_908_p1;
wire   [20:0] imm_5_fu_1032_p3;
wire   [20:0] imm_6_fu_1046_p3;
wire   [0:0] icmp_ln57_2_fu_1058_p2;
wire   [0:0] icmp_ln57_3_fu_1064_p2;
wire   [0:0] or_ln57_fu_1070_p2;
wire   [31:0] imm_3_fu_976_p3;
wire  signed [31:0] sext_ln53_2_fu_1054_p1;
wire   [0:0] icmp_ln57_4_fu_1084_p2;
wire   [0:0] icmp_ln57_5_fu_1090_p2;
wire   [0:0] icmp_ln57_6_fu_1096_p2;
wire   [0:0] icmp_ln57_7_fu_1102_p2;
wire   [0:0] or_ln57_2_fu_1114_p2;
wire   [0:0] or_ln57_1_fu_1108_p2;
wire   [0:0] or_ln57_3_fu_1120_p2;
wire  signed [31:0] sext_ln63_fu_876_p1;
wire   [31:0] imm_7_fu_1076_p3;
wire   [0:0] icmp_ln372_fu_1148_p2;
wire   [0:0] grp_fu_693_p2;
wire   [4:0] trunc_ln342_fu_1181_p1;
wire   [31:0] zext_ln342_fu_1185_p1;
wire   [4:0] trunc_ln339_fu_1195_p1;
wire   [31:0] zext_ln339_fu_1199_p1;
wire   [4:0] trunc_ln302_fu_1234_p1;
wire   [31:0] zext_ln302_fu_1238_p1;
wire   [4:0] trunc_ln258_fu_1277_p1;
wire   [31:0] zext_ln258_fu_1280_p1;
wire   [0:0] result_1_fu_1305_p2;
wire   [0:0] result_fu_1314_p2;
wire   [4:0] trunc_ln269_fu_1328_p1;
wire   [31:0] zext_ln269_fu_1331_p1;
wire   [4:0] trunc_ln266_fu_1341_p1;
wire   [31:0] zext_ln266_fu_1344_p1;
wire   [28:0] trunc_ln188_1_fu_1358_p1;
wire   [28:0] trunc_ln188_fu_1354_p1;
wire   [28:0] add_ln188_fu_1361_p2;
wire   [15:0] mem_pos_1_fu_1367_p4;
wire   [28:0] trunc_ln132_1_fu_1394_p1;
wire   [28:0] trunc_ln132_fu_1390_p1;
wire   [28:0] add_ln132_fu_1397_p2;
wire   [15:0] mem_pos_fu_1403_p4;
wire   [1:0] trunc_ln188_3_fu_1433_p1;
wire   [1:0] trunc_ln188_2_fu_1430_p1;
wire   [7:0] trunc_ln200_fu_1447_p1;
wire   [15:0] trunc_ln212_fu_1498_p1;
wire   [0:0] icmp_ln197_1_fu_1530_p2;
wire   [0:0] icmp_ln197_2_fu_1535_p2;
wire   [0:0] or_ln197_fu_1540_p2;
wire   [0:0] icmp_ln197_fu_1525_p2;
wire   [0:0] or_ln197_1_fu_1546_p2;
wire   [0:0] xor_ln197_fu_1552_p2;
wire   [0:0] or_ln197_2_fu_1558_p2;
wire   [0:0] xor_ln189_fu_1436_p2;
wire   [0:0] or_ln197_4_fu_1570_p2;
wire   [1:0] offset_1_fu_1441_p2;
wire   [0:0] icmp_ln211_fu_1582_p2;
wire   [0:0] icmp_ln211_1_fu_1594_p2;
wire   [0:0] icmp_ln199_fu_1612_p2;
wire   [0:0] icmp_ln211_2_fu_1630_p2;
wire   [0:0] icmp_ln211_3_fu_1636_p2;
wire   [0:0] and_ln211_2_fu_1642_p2;
wire   [0:0] and_ln211_3_fu_1648_p2;
wire   [31:0] mem_val_3_fu_1462_p5;
wire   [0:0] and_ln199_2_fu_1624_p2;
wire   [0:0] and_ln199_1_fu_1618_p2;
wire   [31:0] mem_val_4_fu_1474_p5;
wire   [31:0] mem_val_5_fu_1486_p5;
wire   [0:0] and_ln199_fu_1606_p2;
wire   [0:0] and_ln211_1_fu_1600_p2;
wire   [31:0] mem_val_6_fu_1501_p5;
wire   [31:0] mem_val_7_fu_1513_p5;
wire   [0:0] and_ln211_fu_1588_p2;
wire   [31:0] mem_val_2_fu_1450_p5;
wire   [0:0] or_ln211_fu_1662_p2;
wire   [31:0] select_ln211_fu_1654_p3;
wire   [31:0] select_ln211_1_fu_1668_p3;
wire   [0:0] or_ln211_1_fu_1676_p2;
wire   [0:0] or_ln211_2_fu_1690_p2;
wire   [31:0] select_ln211_2_fu_1682_p3;
wire   [31:0] select_ln211_3_fu_1696_p3;
wire   [0:0] or_ln211_3_fu_1711_p2;
wire   [31:0] select_ln211_4_fu_1703_p3;
wire   [31:0] select_ln211_5_fu_1717_p3;
wire   [0:0] xor_ln133_fu_1740_p2;
wire   [1:0] trunc_ln132_3_fu_1737_p1;
wire   [1:0] trunc_ln132_2_fu_1734_p1;
wire   [15:0] grp_fu_716_p4;
wire   [15:0] trunc_ln176_fu_1796_p1;
wire   [7:0] grp_fu_726_p4;
wire   [7:0] grp_fu_736_p4;
wire   [7:0] trunc_ln165_fu_1815_p1;
wire   [7:0] grp_fu_746_p4;
wire   [15:0] trunc_ln155_fu_1834_p1;
wire   [7:0] trunc_ln144_fu_1853_p1;
reg   [3:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_condition_492;
reg    ap_condition_527;
reg    ap_condition_554;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 p_pc = 32'd0;
#0 p_error = 1'd0;
#0 ap_CS_fsm = 4'd1;
end

processor_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xreg_address0),
    .ce0(xreg_ce0),
    .we0(xreg_we0),
    .d0(32'd0),
    .q0(xreg_q0),
    .address1(xreg_address1),
    .ce1(xreg_ce1),
    .we1(xreg_we1),
    .d1(xreg_d1),
    .q1(xreg_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_pc <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            p_pc <= ap_phi_mux_storemerge_phi_fu_687_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1952 == 3'd6) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        p_error_flag_4_reg_287 <= or_ln350_fu_1170_p2;
    end else if (((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        p_error_flag_4_reg_287 <= or_ln330_fu_1215_p2;
    end else if (((~(offset_fu_1785_p2 == 2'd2) & ~(offset_fu_1785_p2 == 2'd0) & (funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(offset_fu_1785_p2 == 2'd2) & ~(offset_fu_1785_p2 == 2'd0) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 
    == 3'd2) & (op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        p_error_flag_4_reg_287 <= or_ln133_fu_1745_p2;
    end else if (((funct3_reg_1952 == 3'd7) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        p_error_flag_4_reg_287 <= or_ln357_fu_1266_p2;
    end else if ((((funct3_reg_1952 == 3'd6) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_1948 == 7'd55) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_1948 == 7'd23) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd7) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd1)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd1)) | ((funct3_reg_1952 == 3'd2) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd1)) | ((funct3_reg_1952 == 3'd2) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd3) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd1)) | ((funct3_reg_1952 == 3'd3) & (op_code_reg_1948 == 7'd19) 
    & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1959 == 7'd0) & (funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1959 == 7'd0) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1959 == 7'd0) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1959 == 7'd32) & (funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1959 == 7'd32) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1959 == 7'd32) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_error_flag_4_reg_287 <= icmp_ln32_reg_1906;
    end else if (((~(funct7_reg_1959 == 7'd0) & ~(funct7_reg_1959 == 7'd32) & (funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | (~(funct7_reg_1959 == 7'd0) & ~(funct7_reg_1959 == 7'd32) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | (~(funct7_reg_1959 == 7'd0) & ~(funct7_reg_1959 == 7'd32) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | (~(funct3_reg_1952 == 3'd0) & ~(funct3_reg_1952 == 3'd1) & ~(funct3_reg_1952 == 3'd2) & ~(funct3_reg_1952 == 3'd4) & ~(funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd0)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd0)) | ((funct3_reg_1952 == 3'd2) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd0)) | ((funct3_reg_1952 
    == 3'd3) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd0)))) begin
        p_error_flag_4_reg_287 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1948 == 7'd55) | ((op_code_reg_1948 == 7'd23) | ((op_code_reg_1948 == 7'd3) | ((op_code_reg_1948 == 7'd51) | (op_code_reg_1948 == 7'd19))))))) begin
        p_error_flag_6_reg_597 <= ap_phi_mux_p_error_flag_4_phi_fu_291_p88;
    end else if (((op_code_reg_1948 == 7'd35) & (1'b1 == ap_CS_fsm_state4))) begin
        p_error_flag_6_reg_597 <= or_ln197_3_fu_1563_p2;
    end else if ((((funct3_reg_1952 == 3'd6) & (op_code_reg_1948 == 7'd99) & (grp_fu_698_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_1948 == 7'd15) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd7) & (op_code_reg_1948 == 7'd99) & (grp_fu_698_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd99) & (grp_fu_710_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd99) & (grp_fu_710_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd99) & (grp_fu_704_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd99) & (grp_fu_704_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_error_flag_6_reg_597 <= icmp_ln32_reg_1906;
    end else if (((op_code_reg_1948 == 7'd115) & (1'b1 == ap_CS_fsm_state3))) begin
        p_error_flag_6_reg_597 <= or_ln372_fu_1153_p2;
    end else if ((((1'b1 == ap_CS_fsm_state3) & (((funct3_reg_1952 == 3'd2) & (op_code_reg_1948 == 7'd99)) | ((funct3_reg_1952 == 3'd3) & (op_code_reg_1948 == 7'd99)))) | (~(op_code_reg_1948 == 7'd51) & ~(op_code_reg_1948 == 7'd115) & ~(op_code_reg_1948 == 7'd15) & ~(op_code_reg_1948 == 7'd55) & ~(op_code_reg_1948 == 7'd111) & ~(op_code_reg_1948 == 7'd103) & ~(op_code_reg_1948 == 7'd23) & ~(op_code_reg_1948 == 7'd99) & ~(op_code_reg_1948 == 7'd3) & ~(op_code_reg_1948 == 7'd35) & ~(op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_error_flag_6_reg_597 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1952 == 3'd6) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        p_error_loc_4_reg_389 <= or_ln350_1_fu_1175_p2;
    end else if (((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        p_error_loc_4_reg_389 <= or_ln330_1_fu_1220_p2;
    end else if (((~(offset_fu_1785_p2 == 2'd2) & ~(offset_fu_1785_p2 == 2'd0) & (funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(offset_fu_1785_p2 == 2'd2) & ~(offset_fu_1785_p2 == 2'd0) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 
    == 3'd2) & (op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        p_error_loc_4_reg_389 <= or_ln133_1_fu_1765_p2;
    end else if (((funct3_reg_1952 == 3'd7) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        p_error_loc_4_reg_389 <= or_ln357_1_fu_1271_p2;
    end else if ((((funct3_reg_1952 == 3'd6) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_1948 == 7'd55) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_1948 == 7'd23) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd7) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd1)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd1)) | ((funct3_reg_1952 == 3'd2) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd1)) | ((funct3_reg_1952 == 3'd2) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd3) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd1)) | ((funct3_reg_1952 == 3'd3) & (op_code_reg_1948 == 7'd19) 
    & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1959 == 7'd0) & (funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1959 == 7'd0) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1959 == 7'd0) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1959 == 7'd32) & (funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1959 == 7'd32) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1959 == 7'd32) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_error_loc_4_reg_389 <= or_ln32_fu_1138_p2;
    end else if (((~(funct7_reg_1959 == 7'd0) & ~(funct7_reg_1959 == 7'd32) & (funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | (~(funct7_reg_1959 == 7'd0) & ~(funct7_reg_1959 == 7'd32) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | (~(funct7_reg_1959 == 7'd0) & ~(funct7_reg_1959 == 7'd32) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | (~(funct3_reg_1952 == 3'd0) & ~(funct3_reg_1952 == 3'd1) & ~(funct3_reg_1952 == 3'd2) & ~(funct3_reg_1952 == 3'd4) & ~(funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd0)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd0)) | ((funct3_reg_1952 == 3'd2) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd0)) | ((funct3_reg_1952 
    == 3'd3) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd0)))) begin
        p_error_loc_4_reg_389 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1948 == 7'd55) | ((op_code_reg_1948 == 7'd23) | ((op_code_reg_1948 == 7'd3) | ((op_code_reg_1948 == 7'd51) | (op_code_reg_1948 == 7'd19))))))) begin
        p_error_loc_6_reg_630 <= ap_phi_mux_p_error_loc_4_phi_fu_393_p88;
    end else if (((op_code_reg_1948 == 7'd35) & (1'b1 == ap_CS_fsm_state4))) begin
        p_error_loc_6_reg_630 <= or_ln197_5_fu_1575_p2;
    end else if ((((funct3_reg_1952 == 3'd6) & (op_code_reg_1948 == 7'd99) & (grp_fu_698_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_1948 == 7'd15) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd7) & (op_code_reg_1948 == 7'd99) & (grp_fu_698_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd99) & (grp_fu_710_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd99) & (grp_fu_710_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd99) & (grp_fu_704_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd99) & (grp_fu_704_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_error_loc_6_reg_630 <= or_ln32_fu_1138_p2;
    end else if (((op_code_reg_1948 == 7'd115) & (1'b1 == ap_CS_fsm_state3))) begin
        p_error_loc_6_reg_630 <= or_ln372_1_fu_1158_p2;
    end else if ((((1'b1 == ap_CS_fsm_state3) & (((funct3_reg_1952 == 3'd2) & (op_code_reg_1948 == 7'd99)) | ((funct3_reg_1952 == 3'd3) & (op_code_reg_1948 == 7'd99)))) | (~(op_code_reg_1948 == 7'd51) & ~(op_code_reg_1948 == 7'd115) & ~(op_code_reg_1948 == 7'd15) & ~(op_code_reg_1948 == 7'd55) & ~(op_code_reg_1948 == 7'd111) & ~(op_code_reg_1948 == 7'd103) & ~(op_code_reg_1948 == 7'd23) & ~(op_code_reg_1948 == 7'd99) & ~(op_code_reg_1948 == 7'd3) & ~(op_code_reg_1948 == 7'd35) & ~(op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_error_loc_6_reg_630 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1948 == 7'd111) | (op_code_reg_1948 == 7'd103)))) begin
        p_ph1315_reg_267 <= p_ph_reg_258;
    end else if ((((funct3_reg_1952 == 3'd6) & (op_code_reg_1948 == 7'd99) & (grp_fu_698_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd7) & (op_code_reg_1948 == 7'd99) & (grp_fu_698_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd99) & (grp_fu_710_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd99) & (grp_fu_710_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd99) & (grp_fu_704_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd99) & (grp_fu_704_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_ph1315_reg_267 <= p_pc_load_reg_1893;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((op_code_reg_1948 == 7'd111)) begin
            p_ph_reg_258 <= p_pc_load_reg_1893;
        end else if ((op_code_reg_1948 == 7'd103)) begin
            p_ph_reg_258 <= xreg_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_491 <= sext_ln144_fu_1857_p1;
    end else if (((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_491 <= sext_ln146_fu_1848_p1;
    end else if (((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_491 <= sext_ln148_fu_1843_p1;
    end else if (((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_491 <= sext_ln155_fu_1838_p1;
    end else if (((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_491 <= sext_ln157_fu_1829_p1;
    end else if (((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_491 <= zext_ln165_fu_1819_p1;
    end else if (((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_491 <= zext_ln167_fu_1810_p1;
    end else if (((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_491 <= zext_ln169_fu_1805_p1;
    end else if (((funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_491 <= zext_ln176_fu_1800_p1;
    end else if (((funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_491 <= zext_ln178_fu_1791_p1;
    end else if (((funct7_reg_1959 == 7'd0) & (funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_491 <= add_ln288_fu_1254_p2;
    end else if (((funct7_reg_1959 == 7'd32) & (funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_491 <= sub_ln292_fu_1248_p2;
    end else if (((funct7_reg_1959 == 7'd0) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_491 <= lshr_ln339_fu_1203_p2;
    end else if (((funct7_reg_1959 == 7'd32) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_491 <= ashr_ln342_fu_1189_p2;
    end else if (((funct3_reg_1952 == 3'd6) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_491 <= or_ln351_fu_1164_p2;
    end else if (((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_491 <= xor_ln331_fu_1209_p2;
    end else if (((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_491 <= sext_ln150_fu_1862_p1;
    end else if (((funct3_reg_1952 == 3'd2) & (op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_491 <= data_memory_q0;
    end else if (((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_491 <= zext_ln171_fu_1824_p1;
    end else if (((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_491 <= add_ln231_fu_1323_p2;
    end else if (((funct3_reg_1952 == 3'd2) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_491 <= zext_ln234_fu_1319_p1;
    end else if (((funct3_reg_1952 == 3'd3) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_491 <= zext_ln241_fu_1310_p1;
    end else if (((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_491 <= xor_ln248_fu_1300_p2;
    end else if (((funct3_reg_1952 == 3'd6) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_491 <= or_ln251_fu_1295_p2;
    end else if (((funct3_reg_1952 == 3'd7) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_491 <= and_ln254_fu_1290_p2;
    end else if (((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd1))) begin
        result_30_ph_ph_reg_491 <= shl_ln258_fu_1284_p2;
    end else if (((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd1))) begin
        result_30_ph_ph_reg_491 <= shl_ln302_fu_1242_p2;
    end else if (((funct3_reg_1952 == 3'd2) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd1))) begin
        result_30_ph_ph_reg_491 <= zext_ln309_fu_1230_p1;
    end else if (((funct3_reg_1952 == 3'd3) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln257_fu_1143_p2 == 1'd1))) begin
        result_30_ph_ph_reg_491 <= zext_ln320_fu_1226_p1;
    end else if (((funct7_reg_1959 == 7'd0) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_491 <= lshr_ln266_fu_1348_p2;
    end else if (((funct7_reg_1959 == 7'd32) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_491 <= ashr_ln269_fu_1335_p2;
    end else if (((funct3_reg_1952 == 3'd7) & (op_code_reg_1948 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_491 <= and_ln358_fu_1260_p2;
    end else if (((op_code_reg_1948 == 7'd55) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_491 <= imm_8_reg_1986;
    end else if (((op_code_reg_1948 == 7'd23) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_491 <= add_ln91_fu_1426_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_1_reg_2226 <= grp_fu_710_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_2_reg_2222 <= grp_fu_704_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_3_reg_2218 <= grp_fu_704_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1952 == 3'd6) & (op_code_reg_1948 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_4_reg_2214 <= grp_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1952 == 3'd7) & (op_code_reg_1948 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_5_reg_2210 <= grp_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_reg_2230 <= grp_fu_710_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_1948 == 7'd35) & (1'b1 == ap_CS_fsm_state3))) begin
        data_memory_addr_1_reg_2195 <= zext_ln195_fu_1385_p1;
        tmp_10_reg_2190 <= add_ln188_fu_1361_p2[32'd28];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct12_reg_1965 <= {{instr_memory_q0[31:20]}};
        funct3_reg_1952 <= {{instr_memory_q0[14:12]}};
        funct7_reg_1959 <= {{instr_memory_q0[31:25]}};
        imm_8_reg_1986 <= imm_8_fu_1126_p3;
        op_code_reg_1948 <= op_code_fu_792_p1;
        rd_reg_1970 <= {{instr_memory_q0[11:7]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln32_reg_1906 <= icmp_ln32_fu_771_p2;
        p_pc_load_reg_1893 <= p_pc;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        or_ln32_reg_2006 <= or_ln32_fu_1138_p2;
        source1_reg_2038 <= xreg_q1;
        source2_reg_2045 <= xreg_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_error_flag_7_phi_fu_666_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_error <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_9_reg_2200 <= add_ln132_fu_1397_p2[32'd28];
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((~(offset_fu_1785_p2 == 2'd2) & ~(offset_fu_1785_p2 == 2'd0) & (funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(offset_fu_1785_p2 == 2'd2) & ~(offset_fu_1785_p2 == 2'd0) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 
    == 3'd2) & (op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_p_error_flag_4_phi_fu_291_p88 = or_ln133_fu_1745_p2;
    end else if ((~(funct3_reg_1952 == 3'd0) & ~(funct3_reg_1952 == 3'd1) & ~(funct3_reg_1952 == 3'd2) & ~(funct3_reg_1952 == 3'd4) & ~(funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_p_error_flag_4_phi_fu_291_p88 = 1'd1;
    end else begin
        ap_phi_mux_p_error_flag_4_phi_fu_291_p88 = p_error_flag_4_reg_287;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_492)) begin
            ap_phi_mux_p_error_flag_6_phi_fu_601_p24 = ap_phi_mux_p_error_flag_4_phi_fu_291_p88;
        end else if ((op_code_reg_1948 == 7'd35)) begin
            ap_phi_mux_p_error_flag_6_phi_fu_601_p24 = or_ln197_3_fu_1563_p2;
        end else begin
            ap_phi_mux_p_error_flag_6_phi_fu_601_p24 = p_error_flag_6_reg_597;
        end
    end else begin
        ap_phi_mux_p_error_flag_6_phi_fu_601_p24 = p_error_flag_6_reg_597;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_554)) begin
            ap_phi_mux_p_error_flag_7_phi_fu_666_p4 = icmp_ln32_reg_1906;
        end else if ((1'b1 == ap_condition_527)) begin
            ap_phi_mux_p_error_flag_7_phi_fu_666_p4 = ap_phi_mux_p_error_flag_6_phi_fu_601_p24;
        end else begin
            ap_phi_mux_p_error_flag_7_phi_fu_666_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_p_error_flag_7_phi_fu_666_p4 = 'bx;
    end
end

always @ (*) begin
    if (((~(offset_fu_1785_p2 == 2'd2) & ~(offset_fu_1785_p2 == 2'd0) & (funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(offset_fu_1785_p2 == 2'd2) & ~(offset_fu_1785_p2 == 2'd0) & (funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd0) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 
    == 3'd2) & (op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (offset_fu_1785_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_p_error_loc_4_phi_fu_393_p88 = or_ln133_1_fu_1765_p2;
    end else if ((~(funct3_reg_1952 == 3'd0) & ~(funct3_reg_1952 == 3'd1) & ~(funct3_reg_1952 == 3'd2) & ~(funct3_reg_1952 == 3'd4) & ~(funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_p_error_loc_4_phi_fu_393_p88 = 1'd1;
    end else begin
        ap_phi_mux_p_error_loc_4_phi_fu_393_p88 = p_error_loc_4_reg_389;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_492)) begin
            ap_phi_mux_p_error_loc_6_phi_fu_634_p24 = ap_phi_mux_p_error_loc_4_phi_fu_393_p88;
        end else if ((op_code_reg_1948 == 7'd35)) begin
            ap_phi_mux_p_error_loc_6_phi_fu_634_p24 = or_ln197_5_fu_1575_p2;
        end else begin
            ap_phi_mux_p_error_loc_6_phi_fu_634_p24 = p_error_loc_6_reg_630;
        end
    end else begin
        ap_phi_mux_p_error_loc_6_phi_fu_634_p24 = p_error_loc_6_reg_630;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_554)) begin
            ap_phi_mux_p_error_loc_7_phi_fu_676_p4 = or_ln32_reg_2006;
        end else if ((1'b1 == ap_condition_527)) begin
            ap_phi_mux_p_error_loc_7_phi_fu_676_p4 = ap_phi_mux_p_error_loc_6_phi_fu_634_p24;
        end else begin
            ap_phi_mux_p_error_loc_7_phi_fu_676_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_p_error_loc_7_phi_fu_676_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1948 == 7'd111) | (op_code_reg_1948 == 7'd103)))) begin
        ap_phi_mux_p_ph1315_phi_fu_270_p14 = p_ph_reg_258;
    end else begin
        ap_phi_mux_p_ph1315_phi_fu_270_p14 = p_ph1315_reg_267;
    end
end

always @ (*) begin
    if (((op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        if (((funct3_reg_1952 == 3'd0) & (offset_fu_1785_p2 == 2'd0))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_495_p88 = sext_ln144_fu_1857_p1;
        end else if (((funct3_reg_1952 == 3'd0) & (offset_fu_1785_p2 == 2'd1))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_495_p88 = sext_ln146_fu_1848_p1;
        end else if (((funct3_reg_1952 == 3'd0) & (offset_fu_1785_p2 == 2'd2))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_495_p88 = sext_ln148_fu_1843_p1;
        end else if (((funct3_reg_1952 == 3'd1) & (offset_fu_1785_p2 == 2'd0))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_495_p88 = sext_ln155_fu_1838_p1;
        end else if (((funct3_reg_1952 == 3'd1) & (offset_fu_1785_p2 == 2'd2))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_495_p88 = sext_ln157_fu_1829_p1;
        end else if (((funct3_reg_1952 == 3'd4) & (offset_fu_1785_p2 == 2'd0))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_495_p88 = zext_ln165_fu_1819_p1;
        end else if (((funct3_reg_1952 == 3'd4) & (offset_fu_1785_p2 == 2'd1))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_495_p88 = zext_ln167_fu_1810_p1;
        end else if (((funct3_reg_1952 == 3'd4) & (offset_fu_1785_p2 == 2'd2))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_495_p88 = zext_ln169_fu_1805_p1;
        end else if (((funct3_reg_1952 == 3'd5) & (offset_fu_1785_p2 == 2'd0))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_495_p88 = zext_ln176_fu_1800_p1;
        end else if (((funct3_reg_1952 == 3'd5) & (offset_fu_1785_p2 == 2'd2))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_495_p88 = zext_ln178_fu_1791_p1;
        end else if (((funct3_reg_1952 == 3'd0) & (offset_fu_1785_p2 == 2'd3))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_495_p88 = sext_ln150_fu_1862_p1;
        end else if ((funct3_reg_1952 == 3'd2)) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_495_p88 = data_memory_q0;
        end else if (((funct3_reg_1952 == 3'd4) & (offset_fu_1785_p2 == 2'd3))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_495_p88 = zext_ln171_fu_1824_p1;
        end else begin
            ap_phi_mux_result_30_ph_ph_phi_fu_495_p88 = result_30_ph_ph_reg_491;
        end
    end else begin
        ap_phi_mux_result_30_ph_ph_phi_fu_495_p88 = result_30_ph_ph_reg_491;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_554)) begin
            ap_phi_mux_storemerge_phi_fu_687_p4 = add_ln396_fu_1871_p2;
        end else if ((1'b1 == ap_condition_527)) begin
            ap_phi_mux_storemerge_phi_fu_687_p4 = grp_fu_756_p2;
        end else begin
            ap_phi_mux_storemerge_phi_fu_687_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_storemerge_phi_fu_687_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_memory_address0 = data_memory_addr_1_reg_2195;
    end else if (((op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        data_memory_address0 = zext_ln139_fu_1421_p1;
    end else if (((op_code_reg_1948 == 7'd35) & (1'b1 == ap_CS_fsm_state3))) begin
        data_memory_address0 = zext_ln195_fu_1385_p1;
    end else begin
        data_memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((op_code_reg_1948 == 7'd3) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_1948 == 7'd35) & (1'b1 == ap_CS_fsm_state3)))) begin
        data_memory_ce0 = 1'b1;
    end else begin
        data_memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((op_code_reg_1948 == 7'd35) & (1'b1 == ap_CS_fsm_state4))) begin
        data_memory_we0 = 1'b1;
    end else begin
        data_memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        instr_memory_ce0 = 1'b1;
    end else begin
        instr_memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        xreg_address0 = zext_ln48_fu_861_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_address0 = 5'd0;
    end else begin
        xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1948 == 7'd55) | ((op_code_reg_1948 == 7'd23) | ((op_code_reg_1948 == 7'd3) | ((op_code_reg_1948 == 7'd51) | (op_code_reg_1948 == 7'd19))))))) begin
        xreg_address1 = zext_ln387_1_fu_1877_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1948 == 7'd111) | (op_code_reg_1948 == 7'd103)))) begin
        xreg_address1 = zext_ln387_fu_1867_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        xreg_address1 = zext_ln47_fu_856_p1;
    end else begin
        xreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        xreg_ce0 = 1'b1;
    end else begin
        xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1948 == 7'd55) | ((op_code_reg_1948 == 7'd23) | ((op_code_reg_1948 == 7'd3) | ((op_code_reg_1948 == 7'd51) | (op_code_reg_1948 == 7'd19)))))) | ((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1948 == 7'd111) | (op_code_reg_1948 == 7'd103))))) begin
        xreg_ce1 = 1'b1;
    end else begin
        xreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_492)) begin
            xreg_d1 = ap_phi_mux_result_30_ph_ph_phi_fu_495_p88;
        end else if (((op_code_reg_1948 == 7'd111) | (op_code_reg_1948 == 7'd103))) begin
            xreg_d1 = grp_fu_756_p2;
        end else begin
            xreg_d1 = 'bx;
        end
    end else begin
        xreg_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_we0 = 1'b1;
    end else begin
        xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1948 == 7'd55) | ((op_code_reg_1948 == 7'd23) | ((op_code_reg_1948 == 7'd3) | ((op_code_reg_1948 == 7'd51) | (op_code_reg_1948 == 7'd19)))))) | ((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1948 == 7'd111) | (op_code_reg_1948 == 7'd103))))) begin
        xreg_we1 = 1'b1;
    end else begin
        xreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln132_fu_1397_p2 = (trunc_ln132_1_fu_1394_p1 + trunc_ln132_fu_1390_p1);

assign add_ln188_fu_1361_p2 = (trunc_ln188_1_fu_1358_p1 + trunc_ln188_fu_1354_p1);

assign add_ln231_fu_1323_p2 = (xreg_q1 + imm_8_reg_1986);

assign add_ln288_fu_1254_p2 = (xreg_q0 + xreg_q1);

assign add_ln396_fu_1871_p2 = (ap_phi_mux_p_ph1315_phi_fu_270_p14 + imm_8_reg_1986);

assign add_ln91_fu_1426_p2 = (p_pc_load_reg_1893 + imm_8_reg_1986);

assign and_ln199_1_fu_1618_p2 = (icmp_ln199_fu_1612_p2 & icmp_ln197_fu_1525_p2);

assign and_ln199_2_fu_1624_p2 = (icmp_ln211_1_fu_1594_p2 & icmp_ln197_fu_1525_p2);

assign and_ln199_fu_1606_p2 = (icmp_ln211_fu_1582_p2 & icmp_ln197_fu_1525_p2);

assign and_ln211_1_fu_1600_p2 = (icmp_ln211_1_fu_1594_p2 & icmp_ln197_1_fu_1530_p2);

assign and_ln211_2_fu_1642_p2 = (icmp_ln211_3_fu_1636_p2 & icmp_ln211_2_fu_1630_p2);

assign and_ln211_3_fu_1648_p2 = (icmp_ln197_1_fu_1530_p2 & and_ln211_2_fu_1642_p2);

assign and_ln211_fu_1588_p2 = (icmp_ln211_fu_1582_p2 & icmp_ln197_1_fu_1530_p2);

assign and_ln254_fu_1290_p2 = (xreg_q1 & imm_8_reg_1986);

assign and_ln358_fu_1260_p2 = (xreg_q1 & xreg_q0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_condition_492 = ((op_code_reg_1948 == 7'd55) | ((op_code_reg_1948 == 7'd23) | ((op_code_reg_1948 == 7'd3) | ((op_code_reg_1948 == 7'd51) | (op_code_reg_1948 == 7'd19)))));
end

always @ (*) begin
    ap_condition_527 = ((((((((((funct3_reg_1952 == 3'd6) & (op_code_reg_1948 == 7'd99) & (branch_4_reg_2214 == 1'd0)) | ((funct3_reg_1952 == 3'd7) & (op_code_reg_1948 == 7'd99) & (branch_5_reg_2210 == 1'd1))) | ((funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd99) & (branch_3_reg_2218 == 1'd1))) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd99) & (branch_2_reg_2222 == 1'd0))) | ((funct3_reg_1952 == 3'd3) & (op_code_reg_1948 == 7'd99))) | ((funct3_reg_1952 == 3'd2) & (op_code_reg_1948 == 7'd99))) | (~(funct3_reg_1952 == 3'd6) & ~(funct3_reg_1952 == 3'd7) & ~(funct3_reg_1952 == 3'd1) & ~(funct3_reg_1952 == 3'd4) & ~(funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd99) & (branch_reg_2230 == 1'd0))) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd99) & (branch_1_reg_2226 == 1'd1))) | (~(op_code_reg_1948 == 7'd111) & ~(op_code_reg_1948 == 7'd103) & ~(op_code_reg_1948 == 7'd99)));
end

always @ (*) begin
    ap_condition_554 = ((op_code_reg_1948 == 7'd111) | ((op_code_reg_1948 == 7'd103) | (((((((funct3_reg_1952 == 3'd6) & (op_code_reg_1948 == 7'd99) & (branch_4_reg_2214 == 1'd1)) | ((funct3_reg_1952 == 3'd7) & (op_code_reg_1948 == 7'd99) & (branch_5_reg_2210 == 1'd0))) | ((funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd99) & (branch_3_reg_2218 == 1'd0))) | ((funct3_reg_1952 == 3'd4) & (op_code_reg_1948 == 7'd99) & (branch_2_reg_2222 == 1'd1))) | (~(funct3_reg_1952 == 3'd6) & ~(funct3_reg_1952 == 3'd7) & ~(funct3_reg_1952 == 3'd1) & ~(funct3_reg_1952 == 3'd2) & ~(funct3_reg_1952 == 3'd3) & ~(funct3_reg_1952 == 3'd4) & ~(funct3_reg_1952 == 3'd5) & (op_code_reg_1948 == 7'd99) & (branch_reg_2230 == 1'd1))) | ((funct3_reg_1952 == 3'd1) & (op_code_reg_1948 == 7'd99) & (branch_1_reg_2226 == 1'd0)))));
end

assign ashr_ln269_fu_1335_p2 = $signed(xreg_q1) >>> zext_ln269_fu_1331_p1;

assign ashr_ln342_fu_1189_p2 = $signed(xreg_q1) >>> zext_ln342_fu_1185_p1;

assign data_memory_d0 = ((or_ln211_3_fu_1711_p2[0:0] == 1'b1) ? select_ln211_4_fu_1703_p3 : select_ln211_5_fu_1717_p3);

assign error = ap_phi_mux_p_error_loc_7_phi_fu_676_p4;

assign grp_fu_693_p2 = ((funct7_reg_1959 != 7'd0) ? 1'b1 : 1'b0);

assign grp_fu_698_p2 = ((xreg_q1 < xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_704_p2 = (($signed(xreg_q1) < $signed(xreg_q0)) ? 1'b1 : 1'b0);

assign grp_fu_710_p2 = ((xreg_q1 == xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_716_p4 = {{data_memory_q0[31:16]}};

assign grp_fu_726_p4 = {{data_memory_q0[23:16]}};

assign grp_fu_736_p4 = {{data_memory_q0[15:8]}};

assign grp_fu_746_p4 = {{data_memory_q0[31:24]}};

assign grp_fu_756_p2 = (p_pc_load_reg_1893 + 32'd4);

assign icmp_ln197_1_fu_1530_p2 = ((funct3_reg_1952 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln197_2_fu_1535_p2 = ((funct3_reg_1952 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln197_fu_1525_p2 = ((funct3_reg_1952 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln199_fu_1612_p2 = ((offset_1_fu_1441_p2 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln211_1_fu_1594_p2 = ((offset_1_fu_1441_p2 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln211_2_fu_1630_p2 = ((offset_1_fu_1441_p2 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln211_3_fu_1636_p2 = ((offset_1_fu_1441_p2 != 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln211_fu_1582_p2 = ((offset_1_fu_1441_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln257_fu_1143_p2 = ((funct7_reg_1959 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_771_p2 = ((trunc_ln32_fu_767_p1 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_fu_1148_p2 = ((funct12_reg_1965 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_1_fu_1040_p2 = ((op_code_fu_792_p1 == 7'd35) ? 1'b1 : 1'b0);

assign icmp_ln57_2_fu_1058_p2 = ((op_code_fu_792_p1 == 7'd55) ? 1'b1 : 1'b0);

assign icmp_ln57_3_fu_1064_p2 = ((op_code_fu_792_p1 == 7'd23) ? 1'b1 : 1'b0);

assign icmp_ln57_4_fu_1084_p2 = ((op_code_fu_792_p1 == 7'd3) ? 1'b1 : 1'b0);

assign icmp_ln57_5_fu_1090_p2 = ((op_code_fu_792_p1 == 7'd19) ? 1'b1 : 1'b0);

assign icmp_ln57_6_fu_1096_p2 = ((op_code_fu_792_p1 == 7'd103) ? 1'b1 : 1'b0);

assign icmp_ln57_7_fu_1102_p2 = ((op_code_fu_792_p1 == 7'd115) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_1026_p2 = ((op_code_fu_792_p1 == 7'd99) ? 1'b1 : 1'b0);

assign imm_1_fu_900_p3 = {{tmp_1_fu_890_p4}, {tmp_s_fu_880_p4}};

assign imm_2_fu_948_p6 = {{{{{tmp_5_fu_940_p3}, {tmp_4_fu_932_p3}}, {tmp_3_fu_922_p4}}, {tmp_2_fu_912_p4}}, {1'd0}};

assign imm_3_fu_976_p3 = {{tmp_fu_966_p4}, {12'd0}};

assign imm_4_fu_1012_p6 = {{{{{tmp_5_fu_940_p3}, {tmp_8_fu_1002_p4}}, {tmp_7_fu_994_p3}}, {tmp_6_fu_984_p4}}, {1'd0}};

assign imm_5_fu_1032_p3 = ((icmp_ln57_fu_1026_p2[0:0] == 1'b1) ? sext_ln53_1_fu_962_p1 : imm_4_fu_1012_p6);

assign imm_6_fu_1046_p3 = ((icmp_ln57_1_fu_1040_p2[0:0] == 1'b1) ? sext_ln53_fu_908_p1 : imm_5_fu_1032_p3);

assign imm_7_fu_1076_p3 = ((or_ln57_fu_1070_p2[0:0] == 1'b1) ? imm_3_fu_976_p3 : sext_ln53_2_fu_1054_p1);

assign imm_8_fu_1126_p3 = ((or_ln57_3_fu_1120_p2[0:0] == 1'b1) ? sext_ln63_fu_876_p1 : imm_7_fu_1076_p3);

assign imm_fu_866_p4 = {{instr_memory_q0[31:20]}};

assign instr_memory_address0 = zext_ln37_fu_787_p1;

assign lshr_ln266_fu_1348_p2 = xreg_q1 >> zext_ln266_fu_1344_p1;

assign lshr_ln339_fu_1203_p2 = xreg_q1 >> zext_ln339_fu_1199_p1;

assign lshr_ln_fu_777_p4 = {{p_pc[17:2]}};

assign mem_pos_1_fu_1367_p4 = {{add_ln188_fu_1361_p2[17:2]}};

assign mem_pos_fu_1403_p4 = {{add_ln132_fu_1397_p2[17:2]}};

assign mem_val_2_fu_1450_p5 = {{trunc_ln200_fu_1447_p1}, {data_memory_q0[23:0]}};

assign mem_val_3_fu_1462_p5 = {{data_memory_q0[31:8]}, {trunc_ln200_fu_1447_p1}};

assign mem_val_4_fu_1474_p5 = {{data_memory_q0[31:16]}, {trunc_ln200_fu_1447_p1}, {data_memory_q0[7:0]}};

assign mem_val_5_fu_1486_p5 = {{data_memory_q0[31:24]}, {trunc_ln200_fu_1447_p1}, {data_memory_q0[15:0]}};

assign mem_val_6_fu_1501_p5 = {{data_memory_q0[31:16]}, {trunc_ln212_fu_1498_p1}};

assign mem_val_7_fu_1513_p5 = {{trunc_ln212_fu_1498_p1}, {data_memory_q0[15:0]}};

assign offset_1_fu_1441_p2 = (trunc_ln188_3_fu_1433_p1 + trunc_ln188_2_fu_1430_p1);

assign offset_fu_1785_p2 = (trunc_ln132_3_fu_1737_p1 + trunc_ln132_2_fu_1734_p1);

assign op_code_fu_792_p1 = instr_memory_q0[6:0];

assign or_ln133_1_fu_1765_p2 = (xor_ln133_fu_1740_p2 | or_ln32_reg_2006);

assign or_ln133_fu_1745_p2 = (xor_ln133_fu_1740_p2 | icmp_ln32_reg_1906);

assign or_ln197_1_fu_1546_p2 = (or_ln197_fu_1540_p2 | icmp_ln197_fu_1525_p2);

assign or_ln197_2_fu_1558_p2 = (xor_ln197_fu_1552_p2 | icmp_ln32_reg_1906);

assign or_ln197_3_fu_1563_p2 = (xor_ln189_fu_1436_p2 | or_ln197_2_fu_1558_p2);

assign or_ln197_4_fu_1570_p2 = (xor_ln197_fu_1552_p2 | or_ln32_reg_2006);

assign or_ln197_5_fu_1575_p2 = (xor_ln189_fu_1436_p2 | or_ln197_4_fu_1570_p2);

assign or_ln197_fu_1540_p2 = (icmp_ln197_2_fu_1535_p2 | icmp_ln197_1_fu_1530_p2);

assign or_ln211_1_fu_1676_p2 = (and_ln199_fu_1606_p2 | and_ln199_1_fu_1618_p2);

assign or_ln211_2_fu_1690_p2 = (and_ln211_fu_1588_p2 | and_ln211_1_fu_1600_p2);

assign or_ln211_3_fu_1711_p2 = (or_ln211_fu_1662_p2 | or_ln211_1_fu_1676_p2);

assign or_ln211_fu_1662_p2 = (and_ln211_3_fu_1648_p2 | and_ln199_2_fu_1624_p2);

assign or_ln251_fu_1295_p2 = (xreg_q1 | imm_8_reg_1986);

assign or_ln32_fu_1138_p2 = (p_error | icmp_ln32_reg_1906);

assign or_ln330_1_fu_1220_p2 = (or_ln32_fu_1138_p2 | grp_fu_693_p2);

assign or_ln330_fu_1215_p2 = (icmp_ln32_reg_1906 | grp_fu_693_p2);

assign or_ln350_1_fu_1175_p2 = (or_ln32_fu_1138_p2 | grp_fu_693_p2);

assign or_ln350_fu_1170_p2 = (icmp_ln32_reg_1906 | grp_fu_693_p2);

assign or_ln351_fu_1164_p2 = (xreg_q1 | xreg_q0);

assign or_ln357_1_fu_1271_p2 = (or_ln32_fu_1138_p2 | grp_fu_693_p2);

assign or_ln357_fu_1266_p2 = (icmp_ln32_reg_1906 | grp_fu_693_p2);

assign or_ln372_1_fu_1158_p2 = (or_ln32_fu_1138_p2 | icmp_ln372_fu_1148_p2);

assign or_ln372_fu_1153_p2 = (icmp_ln372_fu_1148_p2 | icmp_ln32_reg_1906);

assign or_ln57_1_fu_1108_p2 = (icmp_ln57_5_fu_1090_p2 | icmp_ln57_4_fu_1084_p2);

assign or_ln57_2_fu_1114_p2 = (icmp_ln57_7_fu_1102_p2 | icmp_ln57_6_fu_1096_p2);

assign or_ln57_3_fu_1120_p2 = (or_ln57_2_fu_1114_p2 | or_ln57_1_fu_1108_p2);

assign or_ln57_fu_1070_p2 = (icmp_ln57_3_fu_1064_p2 | icmp_ln57_2_fu_1058_p2);

assign result_1_fu_1305_p2 = ((xreg_q1 < imm_8_reg_1986) ? 1'b1 : 1'b0);

assign result_fu_1314_p2 = (($signed(xreg_q1) < $signed(imm_8_reg_1986)) ? 1'b1 : 1'b0);

assign rs1_fu_826_p4 = {{instr_memory_q0[19:15]}};

assign rs2_fu_836_p4 = {{instr_memory_q0[24:20]}};

assign select_ln211_1_fu_1668_p3 = ((and_ln199_1_fu_1618_p2[0:0] == 1'b1) ? mem_val_4_fu_1474_p5 : mem_val_5_fu_1486_p5);

assign select_ln211_2_fu_1682_p3 = ((and_ln211_1_fu_1600_p2[0:0] == 1'b1) ? mem_val_6_fu_1501_p5 : mem_val_7_fu_1513_p5);

assign select_ln211_3_fu_1696_p3 = ((icmp_ln197_2_fu_1535_p2[0:0] == 1'b1) ? source2_reg_2045 : mem_val_2_fu_1450_p5);

assign select_ln211_4_fu_1703_p3 = ((or_ln211_fu_1662_p2[0:0] == 1'b1) ? select_ln211_fu_1654_p3 : select_ln211_1_fu_1668_p3);

assign select_ln211_5_fu_1717_p3 = ((or_ln211_2_fu_1690_p2[0:0] == 1'b1) ? select_ln211_2_fu_1682_p3 : select_ln211_3_fu_1696_p3);

assign select_ln211_fu_1654_p3 = ((and_ln211_3_fu_1648_p2[0:0] == 1'b1) ? data_memory_q0 : mem_val_3_fu_1462_p5);

assign sext_ln144_fu_1857_p1 = $signed(trunc_ln144_fu_1853_p1);

assign sext_ln146_fu_1848_p1 = $signed(grp_fu_736_p4);

assign sext_ln148_fu_1843_p1 = $signed(grp_fu_726_p4);

assign sext_ln150_fu_1862_p1 = $signed(grp_fu_746_p4);

assign sext_ln155_fu_1838_p1 = $signed(trunc_ln155_fu_1834_p1);

assign sext_ln157_fu_1829_p1 = $signed(grp_fu_716_p4);

assign sext_ln53_1_fu_962_p1 = $signed(imm_2_fu_948_p6);

assign sext_ln53_2_fu_1054_p1 = $signed(imm_6_fu_1046_p3);

assign sext_ln53_fu_908_p1 = $signed(imm_1_fu_900_p3);

assign sext_ln63_fu_876_p1 = $signed(imm_fu_866_p4);

assign shl_ln258_fu_1284_p2 = xreg_q1 << zext_ln258_fu_1280_p1;

assign shl_ln302_fu_1242_p2 = xreg_q1 << zext_ln302_fu_1238_p1;

assign sub_ln292_fu_1248_p2 = (xreg_q1 - xreg_q0);

assign tmp_1_fu_890_p4 = {{instr_memory_q0[31:25]}};

assign tmp_2_fu_912_p4 = {{instr_memory_q0[11:8]}};

assign tmp_3_fu_922_p4 = {{instr_memory_q0[30:25]}};

assign tmp_4_fu_932_p3 = instr_memory_q0[32'd7];

assign tmp_5_fu_940_p3 = instr_memory_q0[32'd31];

assign tmp_6_fu_984_p4 = {{instr_memory_q0[30:21]}};

assign tmp_7_fu_994_p3 = instr_memory_q0[32'd20];

assign tmp_8_fu_1002_p4 = {{instr_memory_q0[19:12]}};

assign tmp_fu_966_p4 = {{instr_memory_q0[31:12]}};

assign tmp_s_fu_880_p4 = {{instr_memory_q0[11:7]}};

assign trunc_ln132_1_fu_1394_p1 = imm_8_reg_1986[28:0];

assign trunc_ln132_2_fu_1734_p1 = source1_reg_2038[1:0];

assign trunc_ln132_3_fu_1737_p1 = imm_8_reg_1986[1:0];

assign trunc_ln132_fu_1390_p1 = xreg_q1[28:0];

assign trunc_ln144_fu_1853_p1 = data_memory_q0[7:0];

assign trunc_ln155_fu_1834_p1 = data_memory_q0[15:0];

assign trunc_ln165_fu_1815_p1 = data_memory_q0[7:0];

assign trunc_ln176_fu_1796_p1 = data_memory_q0[15:0];

assign trunc_ln188_1_fu_1358_p1 = imm_8_reg_1986[28:0];

assign trunc_ln188_2_fu_1430_p1 = source1_reg_2038[1:0];

assign trunc_ln188_3_fu_1433_p1 = imm_8_reg_1986[1:0];

assign trunc_ln188_fu_1354_p1 = xreg_q1[28:0];

assign trunc_ln200_fu_1447_p1 = source2_reg_2045[7:0];

assign trunc_ln212_fu_1498_p1 = source2_reg_2045[15:0];

assign trunc_ln258_fu_1277_p1 = imm_8_reg_1986[4:0];

assign trunc_ln266_fu_1341_p1 = imm_8_reg_1986[4:0];

assign trunc_ln269_fu_1328_p1 = imm_8_reg_1986[4:0];

assign trunc_ln302_fu_1234_p1 = xreg_q0[4:0];

assign trunc_ln32_fu_767_p1 = p_pc[1:0];

assign trunc_ln339_fu_1195_p1 = xreg_q0[4:0];

assign trunc_ln342_fu_1181_p1 = xreg_q0[4:0];

assign xor_ln133_fu_1740_p2 = (tmp_9_reg_2200 ^ 1'd1);

assign xor_ln189_fu_1436_p2 = (tmp_10_reg_2190 ^ 1'd1);

assign xor_ln197_fu_1552_p2 = (or_ln197_1_fu_1546_p2 ^ 1'd1);

assign xor_ln248_fu_1300_p2 = (xreg_q1 ^ imm_8_reg_1986);

assign xor_ln331_fu_1209_p2 = (xreg_q1 ^ xreg_q0);

assign zext_ln139_fu_1421_p1 = mem_pos_fu_1403_p4;

assign zext_ln165_fu_1819_p1 = trunc_ln165_fu_1815_p1;

assign zext_ln167_fu_1810_p1 = grp_fu_736_p4;

assign zext_ln169_fu_1805_p1 = grp_fu_726_p4;

assign zext_ln171_fu_1824_p1 = grp_fu_746_p4;

assign zext_ln176_fu_1800_p1 = trunc_ln176_fu_1796_p1;

assign zext_ln178_fu_1791_p1 = grp_fu_716_p4;

assign zext_ln195_fu_1385_p1 = mem_pos_1_fu_1367_p4;

assign zext_ln234_fu_1319_p1 = result_fu_1314_p2;

assign zext_ln241_fu_1310_p1 = result_1_fu_1305_p2;

assign zext_ln258_fu_1280_p1 = trunc_ln258_fu_1277_p1;

assign zext_ln266_fu_1344_p1 = trunc_ln266_fu_1341_p1;

assign zext_ln269_fu_1331_p1 = trunc_ln269_fu_1328_p1;

assign zext_ln302_fu_1238_p1 = trunc_ln302_fu_1234_p1;

assign zext_ln309_fu_1230_p1 = grp_fu_704_p2;

assign zext_ln320_fu_1226_p1 = grp_fu_698_p2;

assign zext_ln339_fu_1199_p1 = trunc_ln339_fu_1195_p1;

assign zext_ln342_fu_1185_p1 = trunc_ln342_fu_1181_p1;

assign zext_ln37_fu_787_p1 = lshr_ln_fu_777_p4;

assign zext_ln387_1_fu_1877_p1 = rd_reg_1970;

assign zext_ln387_fu_1867_p1 = rd_reg_1970;

assign zext_ln47_fu_856_p1 = rs1_fu_826_p4;

assign zext_ln48_fu_861_p1 = rs2_fu_836_p4;

endmodule //processor
