//go:build arm

// Code generated using 'go generate'; DO NOT EDIT.
// package buildref contains the the HWCAP flags for each architecture
//
//go:generate go run mkhwcapflags.go
package hwcapflags

import "github.com/iwdgo/processorfeatures"

var ProcessorFeatures = []processorfeatures.ProcessorFeature{
	{0, "", "rm_none", "R_ARM_NONE  0"},
	{1, "", "rm_pc24", "R_ARM_PC24  1"},
	{2, "", "rm_abs32", "R_ARM_ABS32  2"},
	{3, "", "rm_rel32", "R_ARM_REL32  3"},
	{4, "", "rm_pc13", "R_ARM_PC13  4"},
	{5, "", "rm_abs16", "R_ARM_ABS16  5"},
	{6, "", "rm_abs12", "R_ARM_ABS12  6"},
	{7, "", "rm_thm_abs5", "R_ARM_THM_ABS5  7"},
	{8, "", "rm_abs8", "R_ARM_ABS8  8"},
	{9, "", "rm_sbrel32", "R_ARM_SBREL32  9"},
	{10, "", "rm_thm_pc22", "R_ARM_THM_PC22  10"},
	{11, "", "rm_thm_pc8", "R_ARM_THM_PC8  11"},
	{12, "", "rm_amp_vcall9", "R_ARM_AMP_VCALL9 12"},
	{13, "", "rm_tls_desc", "R_ARM_TLS_DESC  13"},
	{14, "", "rm_thm_swi8", "R_ARM_THM_SWI8  14"},
	{15, "", "rm_xpc25", "R_ARM_XPC25  15"},
	{16, "", "rm_thm_xpc22", "R_ARM_THM_XPC22  16"},
	{17, "", "rm_tls_dtpmod32", "R_ARM_TLS_DTPMOD32 17"},
	{18, "", "rm_tls_dtpoff32", "R_ARM_TLS_DTPOFF32 18"},
	{19, "", "rm_tls_tpoff32", "R_ARM_TLS_TPOFF32 19"},
	{20, "", "rm_copy", "R_ARM_COPY  20"},
	{21, "", "rm_glob_dat", "R_ARM_GLOB_DAT  21"},
	{22, "", "rm_jump_slot", "R_ARM_JUMP_SLOT  22"},
	{23, "", "rm_relative", "R_ARM_RELATIVE  23"},
	{24, "", "rm_gotoff", "R_ARM_GOTOFF  24"},
	{25, "", "rm_gotpc", "R_ARM_GOTPC  25"},
	{26, "", "rm_got32", "R_ARM_GOT32  26"},
	{27, "", "rm_plt32", "R_ARM_PLT32  27"},
	{28, "", "rm_call", "R_ARM_CALL  28"},
	{29, "", "rm_jump24", "R_ARM_JUMP24  29"},
	{30, "", "rm_thm_jump24", "R_ARM_THM_JUMP24 30"},
	{31, "", "rm_base_abs", "R_ARM_BASE_ABS  31"},
	{32, "", "rm_alu_pcrel_7_0", "R_ARM_ALU_PCREL_7_0 32"},
	{33, "", "rm_alu_pcrel_15_8", "R_ARM_ALU_PCREL_15_8 33"},
	{34, "", "rm_alu_pcrel_23_15", "R_ARM_ALU_PCREL_23_15 34"},
	{35, "", "rm_ldr_sbrel_11_0", "R_ARM_LDR_SBREL_11_0 35"},
	{36, "", "rm_alu_sbrel_19_12", "R_ARM_ALU_SBREL_19_12 36"},
	{37, "", "rm_alu_sbrel_27_20", "R_ARM_ALU_SBREL_27_20 37"},
	{38, "", "rm_target1", "R_ARM_TARGET1  38"},
	{39, "", "rm_sbrel31", "R_ARM_SBREL31  39"},
	{40, "", "rm_v4bx", "R_ARM_V4BX  40"},
	{41, "", "rm_target2", "R_ARM_TARGET2  41"},
	{42, "", "rm_prel31", "R_ARM_PREL31  42"},
	{43, "", "rm_movw_abs_nc", "R_ARM_MOVW_ABS_NC 43"},
	{44, "", "rm_movt_abs", "R_ARM_MOVT_ABS  44"},
	{45, "", "rm_movw_prel_nc", "R_ARM_MOVW_PREL_NC 45"},
	{46, "", "rm_movt_prel", "R_ARM_MOVT_PREL  46"},
	{47, "", "rm_thm_movw_abs_nc", "R_ARM_THM_MOVW_ABS_NC 47"},
	{48, "", "rm_thm_movt_abs", "R_ARM_THM_MOVT_ABS 48"},
	{49, "", "rm_thm_movw_prel_nc", "R_ARM_THM_MOVW_PREL_NC 49"},
	{50, "", "rm_thm_movt_prel", "R_ARM_THM_MOVT_PREL 50"},
	{51, "", "rm_thm_jump19", "R_ARM_THM_JUMP19 51"},
	{52, "", "rm_thm_jump6", "R_ARM_THM_JUMP6  52"},
	{53, "", "rm_thm_alu_prel_11_0", "R_ARM_THM_ALU_PREL_11_0 53"},
	{54, "", "rm_thm_pc12", "R_ARM_THM_PC12  54"},
	{55, "", "rm_abs32_noi", "R_ARM_ABS32_NOI  55"},
	{56, "", "rm_rel32_noi", "R_ARM_REL32_NOI  56"},
	{57, "", "rm_alu_pc_g0_nc", "R_ARM_ALU_PC_G0_NC 57"},
	{58, "", "rm_alu_pc_g0", "R_ARM_ALU_PC_G0  58"},
	{59, "", "rm_alu_pc_g1_nc", "R_ARM_ALU_PC_G1_NC 59"},
	{60, "", "rm_alu_pc_g1", "R_ARM_ALU_PC_G1  60"},
	{61, "", "rm_alu_pc_g2", "R_ARM_ALU_PC_G2  61"},
	{62, "", "rm_ldr_pc_g1", "R_ARM_LDR_PC_G1  62"},
	{63, "", "rm_ldr_pc_g2", "R_ARM_LDR_PC_G2  63"},
	{64, "", "rm_ldrs_pc_g0", "R_ARM_LDRS_PC_G0 64"},
	{65, "", "rm_ldrs_pc_g1", "R_ARM_LDRS_PC_G1 65"},
	{66, "", "rm_ldrs_pc_g2", "R_ARM_LDRS_PC_G2 66"},
	{67, "", "rm_ldc_pc_g0", "R_ARM_LDC_PC_G0  67"},
	{68, "", "rm_ldc_pc_g1", "R_ARM_LDC_PC_G1  68"},
	{69, "", "rm_ldc_pc_g2", "R_ARM_LDC_PC_G2  69"},
	{70, "", "rm_alu_sb_g0_nc", "R_ARM_ALU_SB_G0_NC 70"},
	{71, "", "rm_alu_sb_g0", "R_ARM_ALU_SB_G0  71"},
	{72, "", "rm_alu_sb_g1_nc", "R_ARM_ALU_SB_G1_NC 72"},
	{73, "", "rm_alu_sb_g1", "R_ARM_ALU_SB_G1  73"},
	{74, "", "rm_alu_sb_g2", "R_ARM_ALU_SB_G2  74"},
	{75, "", "rm_ldr_sb_g0", "R_ARM_LDR_SB_G0  75"},
	{76, "", "rm_ldr_sb_g1", "R_ARM_LDR_SB_G1  76"},
	{77, "", "rm_ldr_sb_g2", "R_ARM_LDR_SB_G2  77"},
	{78, "", "rm_ldrs_sb_g0", "R_ARM_LDRS_SB_G0 78"},
	{79, "", "rm_ldrs_sb_g1", "R_ARM_LDRS_SB_G1 79"},
	{80, "", "rm_ldrs_sb_g2", "R_ARM_LDRS_SB_G2 80"},
	{81, "", "rm_ldc_sb_g0", "R_ARM_LDC_SB_G0  81"},
	{82, "", "rm_ldc_sb_g1", "R_ARM_LDC_SB_G1  82"},
	{83, "", "rm_ldc_sb_g2", "R_ARM_LDC_SB_G2  83"},
	{84, "", "rm_movw_brel_nc", "R_ARM_MOVW_BREL_NC 84"},
	{85, "", "rm_movt_brel", "R_ARM_MOVT_BREL  85"},
	{86, "", "rm_movw_brel", "R_ARM_MOVW_BREL  86"},
	{87, "", "rm_thm_movw_brel_nc", "R_ARM_THM_MOVW_BREL_NC 87"},
	{88, "", "rm_thm_movt_brel", "R_ARM_THM_MOVT_BREL 88"},
	{89, "", "rm_thm_movw_brel", "R_ARM_THM_MOVW_BREL 89"},
	{90, "", "rm_tls_gotdesc", "R_ARM_TLS_GOTDESC 90"},
	{91, "", "rm_tls_call", "R_ARM_TLS_CALL  91"},
	{92, "", "rm_tls_descseq", "R_ARM_TLS_DESCSEQ 92"},
	{93, "", "rm_thm_tls_call", "R_ARM_THM_TLS_CALL 93"},
	{94, "", "rm_plt32_abs", "R_ARM_PLT32_ABS  94"},
	{95, "", "rm_got_abs", "R_ARM_GOT_ABS  95"},
	{96, "", "rm_got_prel", "R_ARM_GOT_PREL  96"},
	{97, "", "rm_got_brel12", "R_ARM_GOT_BREL12 97"},
	{98, "", "rm_gotoff12", "R_ARM_GOTOFF12  98"},
	{99, "", "rm_gotrelax", "R_ARM_GOTRELAX  99"},
	{100, "", "rm_gnu_vtentry", "R_ARM_GNU_VTENTRY 100"},
	{101, "", "rm_gnu_vtinherit", "R_ARM_GNU_VTINHERIT 101"},
	{102, "", "rm_thm_pc11", "R_ARM_THM_PC11  102"},
	{103, "", "rm_thm_pc9", "R_ARM_THM_PC9  103"},
	{104, "", "rm_tls_gd32", "R_ARM_TLS_GD32  104"},
}
