TimeQuest Timing Analyzer report for MCU
Sat Oct 20 23:24:50 2018
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clock'
 27. Slow 1200mV 0C Model Hold: 'clock'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'clock'
 40. Fast 1200mV 0C Model Hold: 'clock'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; MCU                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 58.73 MHz ; 58.73 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clock ; -16.028 ; -6026.438         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.346 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -761.686                         ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                        ;
+---------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                  ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -16.028 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.085     ; 16.938     ;
; -16.028 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.085     ; 16.938     ;
; -16.028 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.085     ; 16.938     ;
; -16.027 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.085     ; 16.937     ;
; -16.027 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.085     ; 16.937     ;
; -16.027 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; clock        ; clock       ; 1.000        ; -0.085     ; 16.937     ;
; -16.013 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[11]     ; clock        ; clock       ; 1.000        ; -0.090     ; 16.918     ;
; -16.013 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[14]     ; clock        ; clock       ; 1.000        ; -0.090     ; 16.918     ;
; -16.013 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[6]      ; clock        ; clock       ; 1.000        ; -0.090     ; 16.918     ;
; -16.006 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[12]     ; clock        ; clock       ; 1.000        ; -0.086     ; 16.915     ;
; -16.006 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[4]      ; clock        ; clock       ; 1.000        ; -0.086     ; 16.915     ;
; -16.006 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[10]     ; clock        ; clock       ; 1.000        ; -0.086     ; 16.915     ;
; -16.005 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[10] ; clock        ; clock       ; 1.000        ; -0.086     ; 16.914     ;
; -16.005 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.914     ;
; -15.951 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[15]     ; clock        ; clock       ; 1.000        ; -0.077     ; 16.869     ;
; -15.908 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.085     ; 16.818     ;
; -15.908 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.085     ; 16.818     ;
; -15.908 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.085     ; 16.818     ;
; -15.907 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.085     ; 16.817     ;
; -15.907 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.085     ; 16.817     ;
; -15.907 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; clock        ; clock       ; 1.000        ; -0.085     ; 16.817     ;
; -15.893 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[11]     ; clock        ; clock       ; 1.000        ; -0.090     ; 16.798     ;
; -15.893 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[14]     ; clock        ; clock       ; 1.000        ; -0.090     ; 16.798     ;
; -15.893 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[6]      ; clock        ; clock       ; 1.000        ; -0.090     ; 16.798     ;
; -15.886 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[12]     ; clock        ; clock       ; 1.000        ; -0.086     ; 16.795     ;
; -15.886 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[4]      ; clock        ; clock       ; 1.000        ; -0.086     ; 16.795     ;
; -15.886 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[10]     ; clock        ; clock       ; 1.000        ; -0.086     ; 16.795     ;
; -15.885 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[10] ; clock        ; clock       ; 1.000        ; -0.086     ; 16.794     ;
; -15.885 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.794     ;
; -15.831 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[15]     ; clock        ; clock       ; 1.000        ; -0.077     ; 16.749     ;
; -15.793 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[11] ; clock        ; clock       ; 1.000        ; -0.086     ; 16.702     ;
; -15.793 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[8]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.702     ;
; -15.793 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[7]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.702     ;
; -15.793 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[6]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.702     ;
; -15.793 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[3]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.702     ;
; -15.793 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[2]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.702     ;
; -15.793 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[1]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.702     ;
; -15.793 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[0]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.702     ;
; -15.793 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[12] ; clock        ; clock       ; 1.000        ; -0.086     ; 16.702     ;
; -15.774 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.085     ; 16.684     ;
; -15.774 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.085     ; 16.684     ;
; -15.774 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.085     ; 16.684     ;
; -15.773 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.085     ; 16.683     ;
; -15.773 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.085     ; 16.683     ;
; -15.773 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; clock        ; clock       ; 1.000        ; -0.085     ; 16.683     ;
; -15.759 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[11]     ; clock        ; clock       ; 1.000        ; -0.090     ; 16.664     ;
; -15.759 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[14]     ; clock        ; clock       ; 1.000        ; -0.090     ; 16.664     ;
; -15.759 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[6]      ; clock        ; clock       ; 1.000        ; -0.090     ; 16.664     ;
; -15.752 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[12]     ; clock        ; clock       ; 1.000        ; -0.086     ; 16.661     ;
; -15.752 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[4]      ; clock        ; clock       ; 1.000        ; -0.086     ; 16.661     ;
; -15.752 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[10]     ; clock        ; clock       ; 1.000        ; -0.086     ; 16.661     ;
; -15.751 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PmCont:PMC|pm_addr[10] ; clock        ; clock       ; 1.000        ; -0.086     ; 16.660     ;
; -15.751 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.660     ;
; -15.697 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[15]     ; clock        ; clock       ; 1.000        ; -0.077     ; 16.615     ;
; -15.685 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.265      ; 16.945     ;
; -15.685 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.085     ; 16.595     ;
; -15.685 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.085     ; 16.595     ;
; -15.685 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.085     ; 16.595     ;
; -15.684 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.085     ; 16.594     ;
; -15.684 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.085     ; 16.594     ;
; -15.684 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; clock        ; clock       ; 1.000        ; -0.085     ; 16.594     ;
; -15.683 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.265      ; 16.943     ;
; -15.678 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[12]   ; clock        ; clock       ; 1.000        ; 0.265      ; 16.938     ;
; -15.673 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[11] ; clock        ; clock       ; 1.000        ; -0.086     ; 16.582     ;
; -15.673 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[8]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.582     ;
; -15.673 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[7]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.582     ;
; -15.673 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[6]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.582     ;
; -15.673 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[3]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.582     ;
; -15.673 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[2]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.582     ;
; -15.673 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[1]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.582     ;
; -15.673 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[0]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.582     ;
; -15.673 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[12] ; clock        ; clock       ; 1.000        ; -0.086     ; 16.582     ;
; -15.670 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[11]     ; clock        ; clock       ; 1.000        ; -0.090     ; 16.575     ;
; -15.670 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[14]     ; clock        ; clock       ; 1.000        ; -0.090     ; 16.575     ;
; -15.670 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[6]      ; clock        ; clock       ; 1.000        ; -0.090     ; 16.575     ;
; -15.663 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[12]     ; clock        ; clock       ; 1.000        ; -0.086     ; 16.572     ;
; -15.663 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[4]      ; clock        ; clock       ; 1.000        ; -0.086     ; 16.572     ;
; -15.663 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[10]     ; clock        ; clock       ; 1.000        ; -0.086     ; 16.572     ;
; -15.662 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PmCont:PMC|pm_addr[10] ; clock        ; clock       ; 1.000        ; -0.086     ; 16.571     ;
; -15.662 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.571     ;
; -15.650 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.085     ; 16.560     ;
; -15.650 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.085     ; 16.560     ;
; -15.650 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.085     ; 16.560     ;
; -15.649 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.085     ; 16.559     ;
; -15.649 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.085     ; 16.559     ;
; -15.649 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; clock        ; clock       ; 1.000        ; -0.085     ; 16.559     ;
; -15.635 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[11]     ; clock        ; clock       ; 1.000        ; -0.090     ; 16.540     ;
; -15.635 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[14]     ; clock        ; clock       ; 1.000        ; -0.090     ; 16.540     ;
; -15.635 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[6]      ; clock        ; clock       ; 1.000        ; -0.090     ; 16.540     ;
; -15.628 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[12]     ; clock        ; clock       ; 1.000        ; -0.086     ; 16.537     ;
; -15.628 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[4]      ; clock        ; clock       ; 1.000        ; -0.086     ; 16.537     ;
; -15.628 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[10]     ; clock        ; clock       ; 1.000        ; -0.086     ; 16.537     ;
; -15.627 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PmCont:PMC|pm_addr[10] ; clock        ; clock       ; 1.000        ; -0.086     ; 16.536     ;
; -15.627 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; clock        ; clock       ; 1.000        ; -0.086     ; 16.536     ;
; -15.622 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.085     ; 16.532     ;
; -15.622 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.085     ; 16.532     ;
; -15.622 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.085     ; 16.532     ;
; -15.621 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.085     ; 16.531     ;
; -15.621 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.085     ; 16.531     ;
; -15.621 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; clock        ; clock       ; 1.000        ; -0.085     ; 16.531     ;
+---------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                         ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.346 ; CPU:CPU|PcAndIr:PAI|cycle[0]    ; CPU:CPU|PcAndIr:PAI|cycle[0]                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 0.580      ;
; 0.358 ; CPU:CPU|PcAndIr:PAI|cycle[1]    ; CPU:CPU|PcAndIr:PAI|cycle[1]                                                                ; clock        ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.436 ; i_irq_addr[7]                   ; CPU:CPU|PcAndIr:PAI|pc[7]                                                                   ; clock        ; clock       ; 0.000        ; 0.106      ; 0.699      ;
; 0.437 ; i_irq_addr[2]                   ; CPU:CPU|PcAndIr:PAI|pc[2]                                                                   ; clock        ; clock       ; 0.000        ; 0.102      ; 0.696      ;
; 0.438 ; i_irq_addr[1]                   ; CPU:CPU|PcAndIr:PAI|pc[1]                                                                   ; clock        ; clock       ; 0.000        ; 0.102      ; 0.697      ;
; 0.478 ; i_irq_addr[11]                  ; CPU:CPU|PcAndIr:PAI|pc[11]                                                                  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.696      ;
; 0.516 ; CPU:CPU|PcAndIr:PAI|irq_det_2d  ; CPU:CPU|PcAndIr:PAI|pc[0]                                                                   ; clock        ; clock       ; 0.000        ; 0.457      ; 1.130      ;
; 0.519 ; i_irq_addr[15]                  ; CPU:CPU|PcAndIr:PAI|pc[15]                                                                  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.738      ;
; 0.519 ; i_irq_addr[14]                  ; CPU:CPU|PcAndIr:PAI|pc[14]                                                                  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.737      ;
; 0.523 ; CPU:CPU|PcAndIr:PAI|irq_det_2d  ; CPU:CPU|PcAndIr:PAI|pc[8]                                                                   ; clock        ; clock       ; 0.000        ; 0.457      ; 1.137      ;
; 0.584 ; i_irq_addr[0]                   ; CPU:CPU|PcAndIr:PAI|pc[0]                                                                   ; clock        ; clock       ; 0.000        ; 0.469      ; 1.210      ;
; 0.613 ; CPU:CPU|PcAndIr:PAI|irq_det_2d  ; CPU:CPU|PcAndIr:PAI|pc[2]                                                                   ; clock        ; clock       ; 0.000        ; 0.457      ; 1.227      ;
; 0.615 ; CPU:CPU|PmCont:PMC|pm_addr[1]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.551      ; 0.873      ;
; 0.623 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.551      ; 0.881      ;
; 0.624 ; CPU:CPU|PcAndIr:PAI|irq_det_2d  ; CPU:CPU|PcAndIr:PAI|pc[1]                                                                   ; clock        ; clock       ; 0.000        ; 0.457      ; 1.238      ;
; 0.628 ; CPU:CPU|PmCont:PMC|pm_addr[0]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.551      ; 0.886      ;
; 0.630 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.575      ; 0.912      ;
; 0.632 ; CPU:CPU|PmCont:PMC|pm_addr[3]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.551      ; 0.890      ;
; 0.636 ; CPU:CPU|PmCont:PMC|pm_wdata[1]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_datain_reg0  ; clock        ; clock       ; -0.500       ; 0.556      ; 0.899      ;
; 0.637 ; CPU:CPU|PmCont:PMC|pm_wdata[1]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.555      ; 0.899      ;
; 0.645 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.549      ; 0.901      ;
; 0.650 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.548      ; 0.905      ;
; 0.650 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.575      ; 0.932      ;
; 0.656 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.575      ; 0.938      ;
; 0.660 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.551      ; 0.918      ;
; 0.660 ; CPU:CPU|PmCont:PMC|pm_addr[8]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.551      ; 0.918      ;
; 0.668 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.550      ; 0.925      ;
; 0.669 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.550      ; 0.926      ;
; 0.674 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.549      ; 0.930      ;
; 0.675 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.549      ; 0.931      ;
; 0.687 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.550      ; 0.944      ;
; 0.691 ; CPU:CPU|PmCont:PMC|pm_addr[2]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.551      ; 0.949      ;
; 0.694 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.551      ; 0.952      ;
; 0.789 ; CPU:CPU|SregAndSp:SAS|sp[0]     ; CPU:CPU|SregAndSp:SAS|sp[0]                                                                 ; clock        ; clock       ; 0.000        ; 0.076      ; 1.022      ;
; 0.789 ; i_irq_addr[6]                   ; CPU:CPU|PcAndIr:PAI|pc[6]                                                                   ; clock        ; clock       ; 0.000        ; 0.061      ; 1.007      ;
; 0.811 ; i_irq                           ; CPU:CPU|PcAndIr:PAI|irq_det_1d                                                              ; clock        ; clock       ; 0.000        ; 0.466      ; 1.434      ;
; 0.825 ; CPU:CPU|PcAndIr:PAI|irq_det_2d  ; CPU:CPU|PcAndIr:PAI|pc[7]                                                                   ; clock        ; clock       ; 0.000        ; 0.470      ; 1.452      ;
; 0.849 ; CPU:CPU|SregAndSp:SAS|sp[9]     ; CPU:CPU|SregAndSp:SAS|sp[9]                                                                 ; clock        ; clock       ; 0.000        ; 0.076      ; 1.082      ;
; 0.861 ; i_irq_addr[8]                   ; CPU:CPU|PcAndIr:PAI|pc[8]                                                                   ; clock        ; clock       ; 0.000        ; 0.471      ; 1.489      ;
; 0.866 ; CPU:CPU|SregAndSp:SAS|sp[13]    ; CPU:CPU|SregAndSp:SAS|sp[13]                                                                ; clock        ; clock       ; 0.000        ; 0.076      ; 1.099      ;
; 0.867 ; CPU:CPU|SregAndSp:SAS|sp[15]    ; CPU:CPU|SregAndSp:SAS|sp[15]                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 1.101      ;
; 0.867 ; CPU:CPU|PmCont:PMC|pm_addr[12]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.550      ; 1.124      ;
; 0.868 ; CPU:CPU|SregAndSp:SAS|sp[8]     ; CPU:CPU|SregAndSp:SAS|sp[8]                                                                 ; clock        ; clock       ; 0.000        ; 0.076      ; 1.101      ;
; 0.870 ; CPU:CPU|PcAndIr:PAI|irq_det_1d  ; CPU:CPU|PcAndIr:PAI|irq_det_2d                                                              ; clock        ; clock       ; 0.000        ; -0.290     ; 0.737      ;
; 0.873 ; CPU:CPU|SregAndSp:SAS|sp[14]    ; CPU:CPU|SregAndSp:SAS|sp[14]                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 1.107      ;
; 0.873 ; CPU:CPU|PmCont:PMC|pm_addr[12]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.549      ; 1.129      ;
; 0.873 ; CPU:CPU|PmCont:PMC|pm_addr[5]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.574      ; 1.154      ;
; 0.875 ; CPU:CPU|PmCont:PMC|pm_addr[12]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.548      ; 1.130      ;
; 0.880 ; CPU:CPU|PmCont:PMC|pm_addr[5]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.574      ; 1.161      ;
; 0.888 ; CPU:CPU|SregAndSp:SAS|sp[6]     ; CPU:CPU|SregAndSp:SAS|sp[6]                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 1.122      ;
; 0.888 ; CPU:CPU|PmCont:PMC|pm_addr[5]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.550      ; 1.145      ;
; 0.891 ; CPU:CPU|SregAndSp:SAS|sp[7]     ; CPU:CPU|SregAndSp:SAS|sp[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 1.125      ;
; 0.895 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.550      ; 1.152      ;
; 0.898 ; CPU:CPU|SregAndSp:SAS|sp[1]     ; CPU:CPU|SregAndSp:SAS|sp[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.076      ; 1.131      ;
; 0.899 ; CPU:CPU|PmCont:PMC|pm_wdata[9]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.553      ; 1.159      ;
; 0.901 ; CPU:CPU|SregAndSp:SAS|sp[5]     ; CPU:CPU|SregAndSp:SAS|sp[5]                                                                 ; clock        ; clock       ; 0.000        ; 0.076      ; 1.134      ;
; 0.901 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.575      ; 1.183      ;
; 0.907 ; CPU:CPU|SregAndSp:SAS|sp[4]     ; CPU:CPU|SregAndSp:SAS|sp[4]                                                                 ; clock        ; clock       ; 0.000        ; 0.076      ; 1.140      ;
; 0.907 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.548      ; 1.162      ;
; 0.908 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.574      ; 1.189      ;
; 0.912 ; CPU:CPU|SregAndSp:SAS|sp[3]     ; CPU:CPU|SregAndSp:SAS|sp[3]                                                                 ; clock        ; clock       ; 0.000        ; 0.076      ; 1.145      ;
; 0.920 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.573      ; 1.200      ;
; 0.920 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.545      ; 1.172      ;
; 0.921 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.548      ; 1.176      ;
; 0.926 ; CPU:CPU|PmCont:PMC|pm_wdata[9]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_datain_reg0  ; clock        ; clock       ; -0.500       ; 0.551      ; 1.184      ;
; 0.929 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.575      ; 1.211      ;
; 0.932 ; CPU:CPU|PmCont:PMC|pm_wdata[8]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.557      ; 1.196      ;
; 0.932 ; CPU:CPU|DmCont:DMC|dm_wdata[0]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.229      ; 0.868      ;
; 0.933 ; CPU:CPU|PmCont:PMC|pm_addr[1]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.550      ; 1.190      ;
; 0.934 ; CPU:CPU|DmCont:DMC|dm_wdata[7]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.229      ; 0.870      ;
; 0.937 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.551      ; 1.195      ;
; 0.937 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.548      ; 1.192      ;
; 0.939 ; CPU:CPU|PmCont:PMC|pm_addr[2]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.550      ; 1.196      ;
; 0.939 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.547      ; 1.193      ;
; 0.940 ; CPU:CPU|PmCont:PMC|pm_addr[0]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.550      ; 1.197      ;
; 0.941 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.551      ; 1.199      ;
; 0.943 ; CPU:CPU|PmCont:PMC|pm_addr[1]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.549      ; 1.199      ;
; 0.947 ; CPU:CPU|DmCont:DMC|dm_wdata[6]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.229      ; 0.883      ;
; 0.949 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.575      ; 1.231      ;
; 0.949 ; CPU:CPU|PmCont:PMC|pm_addr[12]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.575      ; 1.231      ;
; 0.953 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.548      ; 1.208      ;
; 0.954 ; CPU:CPU|DmCont:DMC|dm_addr[2]   ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.200      ; 0.861      ;
; 0.956 ; CPU:CPU|PmCont:PMC|pm_addr[0]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.575      ; 1.238      ;
; 0.957 ; CPU:CPU|DmCont:DMC|dm_wdata[5]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.229      ; 0.893      ;
; 0.958 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.547      ; 1.212      ;
; 0.958 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.551      ; 1.216      ;
; 0.959 ; CPU:CPU|PmCont:PMC|pm_addr[8]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.575      ; 1.241      ;
; 0.965 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.545      ; 1.217      ;
; 0.966 ; CPU:CPU|SregAndSp:SAS|sr_cf     ; CPU:CPU|SregAndSp:SAS|sr_cf                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 1.200      ;
; 0.967 ; CPU:CPU|PmCont:PMC|pm_addr[2]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.549      ; 1.223      ;
; 0.969 ; CPU:CPU|DmCont:DMC|mm_rdata_en  ; CPU:CPU|RegFile:RF|regf[31][6]                                                              ; clock        ; clock       ; 0.000        ; 0.470      ; 1.596      ;
; 0.969 ; CPU:CPU|PmCont:PMC|pm_addr[2]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.548      ; 1.224      ;
; 0.971 ; CPU:CPU|SregAndSp:SAS|sp[12]    ; CPU:CPU|SregAndSp:SAS|sp[12]                                                                ; clock        ; clock       ; 0.000        ; 0.076      ; 1.204      ;
; 0.973 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.545      ; 1.225      ;
; 0.974 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.548      ; 1.229      ;
; 0.975 ; CPU:CPU|SregAndSp:SAS|sr_zf     ; CPU:CPU|SregAndSp:SAS|sr_zf                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 1.209      ;
; 0.976 ; CPU:CPU|PmCont:PMC|pm_wdata[15] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_datain_reg0  ; clock        ; clock       ; -0.500       ; 0.555      ; 1.238      ;
; 0.981 ; i_irq_addr[12]                  ; CPU:CPU|PcAndIr:PAI|pc[12]                                                                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.209      ;
; 0.994 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.573      ; 1.274      ;
; 0.994 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.575      ; 1.276      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                                                     ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clock ; Rise       ; clock                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_we_reg        ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; irq           ; clock      ; 1.615  ; 2.074  ; Rise       ; clock           ;
; irq_addr[*]   ; clock      ; 1.996  ; 2.448  ; Rise       ; clock           ;
;  irq_addr[0]  ; clock      ; 1.996  ; 2.448  ; Rise       ; clock           ;
;  irq_addr[1]  ; clock      ; -0.249 ; -0.164 ; Rise       ; clock           ;
;  irq_addr[2]  ; clock      ; -0.338 ; -0.232 ; Rise       ; clock           ;
;  irq_addr[3]  ; clock      ; 1.702  ; 2.142  ; Rise       ; clock           ;
;  irq_addr[4]  ; clock      ; 1.298  ; 1.716  ; Rise       ; clock           ;
;  irq_addr[5]  ; clock      ; 1.639  ; 2.111  ; Rise       ; clock           ;
;  irq_addr[6]  ; clock      ; 1.696  ; 2.166  ; Rise       ; clock           ;
;  irq_addr[7]  ; clock      ; 1.806  ; 2.306  ; Rise       ; clock           ;
;  irq_addr[8]  ; clock      ; 1.641  ; 2.104  ; Rise       ; clock           ;
;  irq_addr[9]  ; clock      ; 1.662  ; 2.131  ; Rise       ; clock           ;
;  irq_addr[10] ; clock      ; 1.892  ; 2.338  ; Rise       ; clock           ;
;  irq_addr[11] ; clock      ; 1.660  ; 2.125  ; Rise       ; clock           ;
;  irq_addr[12] ; clock      ; 1.624  ; 2.107  ; Rise       ; clock           ;
;  irq_addr[13] ; clock      ; 1.676  ; 2.146  ; Rise       ; clock           ;
;  irq_addr[14] ; clock      ; 1.812  ; 2.286  ; Rise       ; clock           ;
;  irq_addr[15] ; clock      ; 1.960  ; 2.411  ; Rise       ; clock           ;
; reset         ; clock      ; -1.107 ; -0.933 ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; irq           ; clock      ; -1.240 ; -1.677 ; Rise       ; clock           ;
; irq_addr[*]   ; clock      ; 0.646  ; 0.537  ; Rise       ; clock           ;
;  irq_addr[0]  ; clock      ; -1.619 ; -2.059 ; Rise       ; clock           ;
;  irq_addr[1]  ; clock      ; 0.560  ; 0.472  ; Rise       ; clock           ;
;  irq_addr[2]  ; clock      ; 0.646  ; 0.537  ; Rise       ; clock           ;
;  irq_addr[3]  ; clock      ; -1.307 ; -1.734 ; Rise       ; clock           ;
;  irq_addr[4]  ; clock      ; -0.933 ; -1.332 ; Rise       ; clock           ;
;  irq_addr[5]  ; clock      ; -1.262 ; -1.713 ; Rise       ; clock           ;
;  irq_addr[6]  ; clock      ; -1.317 ; -1.765 ; Rise       ; clock           ;
;  irq_addr[7]  ; clock      ; -1.407 ; -1.892 ; Rise       ; clock           ;
;  irq_addr[8]  ; clock      ; -1.264 ; -1.706 ; Rise       ; clock           ;
;  irq_addr[9]  ; clock      ; -1.284 ; -1.732 ; Rise       ; clock           ;
;  irq_addr[10] ; clock      ; -1.515 ; -1.951 ; Rise       ; clock           ;
;  irq_addr[11] ; clock      ; -1.283 ; -1.726 ; Rise       ; clock           ;
;  irq_addr[12] ; clock      ; -1.247 ; -1.708 ; Rise       ; clock           ;
;  irq_addr[13] ; clock      ; -1.297 ; -1.746 ; Rise       ; clock           ;
;  irq_addr[14] ; clock      ; -1.429 ; -1.881 ; Rise       ; clock           ;
;  irq_addr[15] ; clock      ; -1.573 ; -2.000 ; Rise       ; clock           ;
; reset         ; clock      ; 1.367  ; 1.204  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ext_out[*]  ; clock      ; 7.506 ; 7.643 ; Rise       ; clock           ;
;  ext_out[0] ; clock      ; 6.352 ; 6.363 ; Rise       ; clock           ;
;  ext_out[1] ; clock      ; 6.491 ; 6.540 ; Rise       ; clock           ;
;  ext_out[2] ; clock      ; 6.879 ; 7.023 ; Rise       ; clock           ;
;  ext_out[3] ; clock      ; 6.733 ; 6.835 ; Rise       ; clock           ;
;  ext_out[4] ; clock      ; 7.506 ; 7.643 ; Rise       ; clock           ;
;  ext_out[5] ; clock      ; 6.604 ; 6.626 ; Rise       ; clock           ;
;  ext_out[6] ; clock      ; 7.043 ; 7.113 ; Rise       ; clock           ;
;  ext_out[7] ; clock      ; 5.910 ; 5.968 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ext_out[*]  ; clock      ; 5.716 ; 5.770 ; Rise       ; clock           ;
;  ext_out[0] ; clock      ; 6.142 ; 6.151 ; Rise       ; clock           ;
;  ext_out[1] ; clock      ; 6.275 ; 6.320 ; Rise       ; clock           ;
;  ext_out[2] ; clock      ; 6.646 ; 6.782 ; Rise       ; clock           ;
;  ext_out[3] ; clock      ; 6.505 ; 6.602 ; Rise       ; clock           ;
;  ext_out[4] ; clock      ; 7.297 ; 7.431 ; Rise       ; clock           ;
;  ext_out[5] ; clock      ; 6.381 ; 6.401 ; Rise       ; clock           ;
;  ext_out[6] ; clock      ; 6.801 ; 6.867 ; Rise       ; clock           ;
;  ext_out[7] ; clock      ; 5.716 ; 5.770 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 65.61 MHz ; 65.61 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clock ; -14.241 ; -5340.923        ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.307 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -761.686                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                         ;
+---------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                  ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -14.241 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.076     ; 15.160     ;
; -14.241 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.076     ; 15.160     ;
; -14.241 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.076     ; 15.160     ;
; -14.240 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.076     ; 15.159     ;
; -14.240 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.076     ; 15.159     ;
; -14.240 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; clock        ; clock       ; 1.000        ; -0.076     ; 15.159     ;
; -14.231 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[11]     ; clock        ; clock       ; 1.000        ; -0.081     ; 15.145     ;
; -14.231 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[14]     ; clock        ; clock       ; 1.000        ; -0.081     ; 15.145     ;
; -14.231 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[6]      ; clock        ; clock       ; 1.000        ; -0.081     ; 15.145     ;
; -14.222 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[12]     ; clock        ; clock       ; 1.000        ; -0.077     ; 15.140     ;
; -14.222 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[4]      ; clock        ; clock       ; 1.000        ; -0.077     ; 15.140     ;
; -14.222 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[10]     ; clock        ; clock       ; 1.000        ; -0.077     ; 15.140     ;
; -14.221 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[10] ; clock        ; clock       ; 1.000        ; -0.077     ; 15.139     ;
; -14.221 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; clock        ; clock       ; 1.000        ; -0.077     ; 15.139     ;
; -14.176 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[15]     ; clock        ; clock       ; 1.000        ; -0.066     ; 15.105     ;
; -14.137 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.076     ; 15.056     ;
; -14.137 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.076     ; 15.056     ;
; -14.137 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.076     ; 15.056     ;
; -14.136 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.076     ; 15.055     ;
; -14.136 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.076     ; 15.055     ;
; -14.136 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; clock        ; clock       ; 1.000        ; -0.076     ; 15.055     ;
; -14.129 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.075     ; 15.049     ;
; -14.129 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.075     ; 15.049     ;
; -14.129 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.075     ; 15.049     ;
; -14.128 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.075     ; 15.048     ;
; -14.128 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 15.048     ;
; -14.128 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; clock        ; clock       ; 1.000        ; -0.075     ; 15.048     ;
; -14.127 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[11]     ; clock        ; clock       ; 1.000        ; -0.081     ; 15.041     ;
; -14.127 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[14]     ; clock        ; clock       ; 1.000        ; -0.081     ; 15.041     ;
; -14.127 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[6]      ; clock        ; clock       ; 1.000        ; -0.081     ; 15.041     ;
; -14.119 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[11]     ; clock        ; clock       ; 1.000        ; -0.080     ; 15.034     ;
; -14.119 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[14]     ; clock        ; clock       ; 1.000        ; -0.080     ; 15.034     ;
; -14.119 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[6]      ; clock        ; clock       ; 1.000        ; -0.080     ; 15.034     ;
; -14.118 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[12]     ; clock        ; clock       ; 1.000        ; -0.077     ; 15.036     ;
; -14.118 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[4]      ; clock        ; clock       ; 1.000        ; -0.077     ; 15.036     ;
; -14.118 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[10]     ; clock        ; clock       ; 1.000        ; -0.077     ; 15.036     ;
; -14.117 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[10] ; clock        ; clock       ; 1.000        ; -0.077     ; 15.035     ;
; -14.117 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; clock        ; clock       ; 1.000        ; -0.077     ; 15.035     ;
; -14.110 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[12]     ; clock        ; clock       ; 1.000        ; -0.076     ; 15.029     ;
; -14.110 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[4]      ; clock        ; clock       ; 1.000        ; -0.076     ; 15.029     ;
; -14.110 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[10]     ; clock        ; clock       ; 1.000        ; -0.076     ; 15.029     ;
; -14.109 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PmCont:PMC|pm_addr[10] ; clock        ; clock       ; 1.000        ; -0.076     ; 15.028     ;
; -14.109 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; clock        ; clock       ; 1.000        ; -0.076     ; 15.028     ;
; -14.072 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[15]     ; clock        ; clock       ; 1.000        ; -0.066     ; 15.001     ;
; -14.064 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[15]     ; clock        ; clock       ; 1.000        ; -0.065     ; 14.994     ;
; -14.032 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.076     ; 14.951     ;
; -14.032 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.076     ; 14.951     ;
; -14.032 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.076     ; 14.951     ;
; -14.031 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.076     ; 14.950     ;
; -14.031 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.076     ; 14.950     ;
; -14.031 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; clock        ; clock       ; 1.000        ; -0.076     ; 14.950     ;
; -14.022 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[11] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.940     ;
; -14.022 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[8]  ; clock        ; clock       ; 1.000        ; -0.077     ; 14.940     ;
; -14.022 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[7]  ; clock        ; clock       ; 1.000        ; -0.077     ; 14.940     ;
; -14.022 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[6]  ; clock        ; clock       ; 1.000        ; -0.077     ; 14.940     ;
; -14.022 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[3]  ; clock        ; clock       ; 1.000        ; -0.077     ; 14.940     ;
; -14.022 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[2]  ; clock        ; clock       ; 1.000        ; -0.077     ; 14.940     ;
; -14.022 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[1]  ; clock        ; clock       ; 1.000        ; -0.077     ; 14.940     ;
; -14.022 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[0]  ; clock        ; clock       ; 1.000        ; -0.077     ; 14.940     ;
; -14.022 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[12] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.940     ;
; -14.022 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[11]     ; clock        ; clock       ; 1.000        ; -0.081     ; 14.936     ;
; -14.022 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[14]     ; clock        ; clock       ; 1.000        ; -0.081     ; 14.936     ;
; -14.022 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[6]      ; clock        ; clock       ; 1.000        ; -0.081     ; 14.936     ;
; -14.013 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[12]     ; clock        ; clock       ; 1.000        ; -0.077     ; 14.931     ;
; -14.013 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[4]      ; clock        ; clock       ; 1.000        ; -0.077     ; 14.931     ;
; -14.013 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[10]     ; clock        ; clock       ; 1.000        ; -0.077     ; 14.931     ;
; -14.012 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PmCont:PMC|pm_addr[10] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.930     ;
; -14.012 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; clock        ; clock       ; 1.000        ; -0.077     ; 14.930     ;
; -14.012 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.076     ; 14.931     ;
; -14.012 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.076     ; 14.931     ;
; -14.012 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.076     ; 14.931     ;
; -14.011 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.076     ; 14.930     ;
; -14.011 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.076     ; 14.930     ;
; -14.011 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; clock        ; clock       ; 1.000        ; -0.076     ; 14.930     ;
; -14.002 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[11]     ; clock        ; clock       ; 1.000        ; -0.081     ; 14.916     ;
; -14.002 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[14]     ; clock        ; clock       ; 1.000        ; -0.081     ; 14.916     ;
; -14.002 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[6]      ; clock        ; clock       ; 1.000        ; -0.081     ; 14.916     ;
; -13.993 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[12]     ; clock        ; clock       ; 1.000        ; -0.077     ; 14.911     ;
; -13.993 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[4]      ; clock        ; clock       ; 1.000        ; -0.077     ; 14.911     ;
; -13.993 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[10]     ; clock        ; clock       ; 1.000        ; -0.077     ; 14.911     ;
; -13.992 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PmCont:PMC|pm_addr[10] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.910     ;
; -13.992 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; clock        ; clock       ; 1.000        ; -0.077     ; 14.910     ;
; -13.981 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.075     ; 14.901     ;
; -13.981 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.075     ; 14.901     ;
; -13.981 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.075     ; 14.901     ;
; -13.980 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.075     ; 14.900     ;
; -13.980 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 14.900     ;
; -13.980 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; clock        ; clock       ; 1.000        ; -0.075     ; 14.900     ;
; -13.971 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PcAndIr:PAI|pc[11]     ; clock        ; clock       ; 1.000        ; -0.080     ; 14.886     ;
; -13.971 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PcAndIr:PAI|pc[14]     ; clock        ; clock       ; 1.000        ; -0.080     ; 14.886     ;
; -13.971 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PcAndIr:PAI|pc[6]      ; clock        ; clock       ; 1.000        ; -0.080     ; 14.886     ;
; -13.967 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[15]     ; clock        ; clock       ; 1.000        ; -0.066     ; 14.896     ;
; -13.962 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PcAndIr:PAI|pc[12]     ; clock        ; clock       ; 1.000        ; -0.076     ; 14.881     ;
; -13.962 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PcAndIr:PAI|pc[4]      ; clock        ; clock       ; 1.000        ; -0.076     ; 14.881     ;
; -13.962 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PcAndIr:PAI|pc[10]     ; clock        ; clock       ; 1.000        ; -0.076     ; 14.881     ;
; -13.961 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PmCont:PMC|pm_addr[10] ; clock        ; clock       ; 1.000        ; -0.076     ; 14.880     ;
; -13.961 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; clock        ; clock       ; 1.000        ; -0.076     ; 14.880     ;
; -13.947 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[15]     ; clock        ; clock       ; 1.000        ; -0.066     ; 14.876     ;
; -13.929 ; CPU:CPU|PcAndIr:PAI|ir[2]  ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.076     ; 14.848     ;
; -13.929 ; CPU:CPU|PcAndIr:PAI|ir[2]  ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.076     ; 14.848     ;
+---------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                          ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.307 ; CPU:CPU|PcAndIr:PAI|cycle[0]    ; CPU:CPU|PcAndIr:PAI|cycle[0]                                                                ; clock        ; clock       ; 0.000        ; 0.068      ; 0.519      ;
; 0.312 ; CPU:CPU|PcAndIr:PAI|cycle[1]    ; CPU:CPU|PcAndIr:PAI|cycle[1]                                                                ; clock        ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.393 ; i_irq_addr[7]                   ; CPU:CPU|PcAndIr:PAI|pc[7]                                                                   ; clock        ; clock       ; 0.000        ; 0.096      ; 0.633      ;
; 0.394 ; i_irq_addr[2]                   ; CPU:CPU|PcAndIr:PAI|pc[2]                                                                   ; clock        ; clock       ; 0.000        ; 0.092      ; 0.630      ;
; 0.395 ; i_irq_addr[1]                   ; CPU:CPU|PcAndIr:PAI|pc[1]                                                                   ; clock        ; clock       ; 0.000        ; 0.092      ; 0.631      ;
; 0.432 ; i_irq_addr[11]                  ; CPU:CPU|PcAndIr:PAI|pc[11]                                                                  ; clock        ; clock       ; 0.000        ; 0.054      ; 0.630      ;
; 0.468 ; i_irq_addr[15]                  ; CPU:CPU|PcAndIr:PAI|pc[15]                                                                  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.667      ;
; 0.468 ; i_irq_addr[14]                  ; CPU:CPU|PcAndIr:PAI|pc[14]                                                                  ; clock        ; clock       ; 0.000        ; 0.054      ; 0.666      ;
; 0.474 ; CPU:CPU|PcAndIr:PAI|irq_det_2d  ; CPU:CPU|PcAndIr:PAI|pc[0]                                                                   ; clock        ; clock       ; 0.000        ; 0.408      ; 1.026      ;
; 0.479 ; CPU:CPU|PcAndIr:PAI|irq_det_2d  ; CPU:CPU|PcAndIr:PAI|pc[8]                                                                   ; clock        ; clock       ; 0.000        ; 0.408      ; 1.031      ;
; 0.545 ; i_irq_addr[0]                   ; CPU:CPU|PcAndIr:PAI|pc[0]                                                                   ; clock        ; clock       ; 0.000        ; 0.419      ; 1.108      ;
; 0.568 ; CPU:CPU|PcAndIr:PAI|irq_det_2d  ; CPU:CPU|PcAndIr:PAI|pc[2]                                                                   ; clock        ; clock       ; 0.000        ; 0.408      ; 1.120      ;
; 0.572 ; CPU:CPU|PcAndIr:PAI|irq_det_2d  ; CPU:CPU|PcAndIr:PAI|pc[1]                                                                   ; clock        ; clock       ; 0.000        ; 0.408      ; 1.124      ;
; 0.634 ; CPU:CPU|PmCont:PMC|pm_addr[1]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.485      ; 0.808      ;
; 0.644 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.506      ; 0.839      ;
; 0.645 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.485      ; 0.819      ;
; 0.646 ; CPU:CPU|PmCont:PMC|pm_addr[0]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.485      ; 0.820      ;
; 0.651 ; CPU:CPU|PmCont:PMC|pm_addr[3]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.485      ; 0.825      ;
; 0.653 ; CPU:CPU|PmCont:PMC|pm_wdata[1]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_datain_reg0  ; clock        ; clock       ; -0.500       ; 0.489      ; 0.831      ;
; 0.656 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.483      ; 0.828      ;
; 0.656 ; CPU:CPU|PmCont:PMC|pm_wdata[1]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.487      ; 0.832      ;
; 0.661 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.507      ; 0.857      ;
; 0.662 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.481      ; 0.832      ;
; 0.666 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.507      ; 0.862      ;
; 0.670 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.485      ; 0.844      ;
; 0.678 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.484      ; 0.851      ;
; 0.678 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.484      ; 0.851      ;
; 0.680 ; CPU:CPU|PmCont:PMC|pm_addr[8]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.485      ; 0.854      ;
; 0.683 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.483      ; 0.855      ;
; 0.684 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.483      ; 0.856      ;
; 0.695 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.484      ; 0.868      ;
; 0.700 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.485      ; 0.874      ;
; 0.705 ; CPU:CPU|PmCont:PMC|pm_addr[2]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.485      ; 0.879      ;
; 0.707 ; CPU:CPU|SregAndSp:SAS|sp[0]     ; CPU:CPU|SregAndSp:SAS|sp[0]                                                                 ; clock        ; clock       ; 0.000        ; 0.067      ; 0.918      ;
; 0.715 ; i_irq_addr[6]                   ; CPU:CPU|PcAndIr:PAI|pc[6]                                                                   ; clock        ; clock       ; 0.000        ; 0.054      ; 0.913      ;
; 0.746 ; i_irq                           ; CPU:CPU|PcAndIr:PAI|irq_det_1d                                                              ; clock        ; clock       ; 0.000        ; 0.417      ; 1.307      ;
; 0.757 ; CPU:CPU|PcAndIr:PAI|irq_det_2d  ; CPU:CPU|PcAndIr:PAI|pc[7]                                                                   ; clock        ; clock       ; 0.000        ; 0.421      ; 1.322      ;
; 0.767 ; CPU:CPU|SregAndSp:SAS|sp[9]     ; CPU:CPU|SregAndSp:SAS|sp[9]                                                                 ; clock        ; clock       ; 0.000        ; 0.068      ; 0.979      ;
; 0.782 ; CPU:CPU|SregAndSp:SAS|sp[13]    ; CPU:CPU|SregAndSp:SAS|sp[13]                                                                ; clock        ; clock       ; 0.000        ; 0.067      ; 0.993      ;
; 0.783 ; CPU:CPU|PcAndIr:PAI|irq_det_1d  ; CPU:CPU|PcAndIr:PAI|irq_det_2d                                                              ; clock        ; clock       ; 0.000        ; -0.261     ; 0.666      ;
; 0.784 ; CPU:CPU|SregAndSp:SAS|sp[15]    ; CPU:CPU|SregAndSp:SAS|sp[15]                                                                ; clock        ; clock       ; 0.000        ; 0.069      ; 0.997      ;
; 0.785 ; CPU:CPU|SregAndSp:SAS|sp[8]     ; CPU:CPU|SregAndSp:SAS|sp[8]                                                                 ; clock        ; clock       ; 0.000        ; 0.067      ; 0.996      ;
; 0.788 ; CPU:CPU|SregAndSp:SAS|sp[14]    ; CPU:CPU|SregAndSp:SAS|sp[14]                                                                ; clock        ; clock       ; 0.000        ; 0.069      ; 1.001      ;
; 0.794 ; i_irq_addr[8]                   ; CPU:CPU|PcAndIr:PAI|pc[8]                                                                   ; clock        ; clock       ; 0.000        ; 0.421      ; 1.359      ;
; 0.799 ; CPU:CPU|SregAndSp:SAS|sp[6]     ; CPU:CPU|SregAndSp:SAS|sp[6]                                                                 ; clock        ; clock       ; 0.000        ; 0.069      ; 1.012      ;
; 0.802 ; CPU:CPU|SregAndSp:SAS|sp[7]     ; CPU:CPU|SregAndSp:SAS|sp[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.069      ; 1.015      ;
; 0.808 ; CPU:CPU|SregAndSp:SAS|sp[1]     ; CPU:CPU|SregAndSp:SAS|sp[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.068      ; 1.020      ;
; 0.812 ; CPU:CPU|SregAndSp:SAS|sp[5]     ; CPU:CPU|SregAndSp:SAS|sp[5]                                                                 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.023      ;
; 0.814 ; CPU:CPU|SregAndSp:SAS|sp[4]     ; CPU:CPU|SregAndSp:SAS|sp[4]                                                                 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.025      ;
; 0.821 ; CPU:CPU|SregAndSp:SAS|sp[3]     ; CPU:CPU|SregAndSp:SAS|sp[3]                                                                 ; clock        ; clock       ; 0.000        ; 0.068      ; 1.033      ;
; 0.869 ; CPU:CPU|PmCont:PMC|pm_addr[12]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.484      ; 1.042      ;
; 0.874 ; CPU:CPU|SregAndSp:SAS|sp[12]    ; CPU:CPU|SregAndSp:SAS|sp[12]                                                                ; clock        ; clock       ; 0.000        ; 0.067      ; 1.085      ;
; 0.874 ; CPU:CPU|PmCont:PMC|pm_addr[5]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.506      ; 1.069      ;
; 0.875 ; CPU:CPU|SregAndSp:SAS|sr_cf     ; CPU:CPU|SregAndSp:SAS|sr_cf                                                                 ; clock        ; clock       ; 0.000        ; 0.068      ; 1.087      ;
; 0.875 ; CPU:CPU|PmCont:PMC|pm_addr[12]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.483      ; 1.047      ;
; 0.877 ; CPU:CPU|PmCont:PMC|pm_addr[12]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.481      ; 1.047      ;
; 0.881 ; CPU:CPU|SregAndSp:SAS|sr_zf     ; CPU:CPU|SregAndSp:SAS|sr_zf                                                                 ; clock        ; clock       ; 0.000        ; 0.068      ; 1.093      ;
; 0.881 ; CPU:CPU|PmCont:PMC|pm_addr[5]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.505      ; 1.075      ;
; 0.886 ; CPU:CPU|PmCont:PMC|pm_addr[5]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.484      ; 1.059      ;
; 0.895 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.484      ; 1.068      ;
; 0.897 ; CPU:CPU|DmCont:DMC|mm_rdata_en  ; CPU:CPU|RegFile:RF|regf[31][6]                                                              ; clock        ; clock       ; 0.000        ; 0.422      ; 1.463      ;
; 0.897 ; i_irq_addr[12]                  ; CPU:CPU|PcAndIr:PAI|pc[12]                                                                  ; clock        ; clock       ; 0.000        ; 0.061      ; 1.102      ;
; 0.897 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.481      ; 1.067      ;
; 0.897 ; CPU:CPU|PmCont:PMC|pm_wdata[9]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.486      ; 1.072      ;
; 0.899 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.506      ; 1.094      ;
; 0.901 ; CPU:CPU|SregAndSp:SAS|sp[2]     ; CPU:CPU|SregAndSp:SAS|sp[2]                                                                 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.112      ;
; 0.901 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.507      ; 1.097      ;
; 0.910 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.478      ; 1.077      ;
; 0.911 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.481      ; 1.081      ;
; 0.912 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.504      ; 1.105      ;
; 0.916 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.507      ; 1.112      ;
; 0.918 ; CPU:CPU|DmCont:DMC|dm_wdata[0]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.198      ; 0.805      ;
; 0.920 ; CPU:CPU|DmCont:DMC|dm_wdata[7]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.198      ; 0.807      ;
; 0.922 ; CPU:CPU|PmCont:PMC|pm_addr[1]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.484      ; 1.095      ;
; 0.924 ; CPU:CPU|PmCont:PMC|pm_wdata[9]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_datain_reg0  ; clock        ; clock       ; -0.500       ; 0.483      ; 1.096      ;
; 0.925 ; CPU:CPU|PmCont:PMC|pm_wdata[8]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.490      ; 1.104      ;
; 0.926 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.485      ; 1.100      ;
; 0.926 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.481      ; 1.096      ;
; 0.929 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.479      ; 1.097      ;
; 0.932 ; CPU:CPU|PmCont:PMC|pm_addr[2]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.484      ; 1.105      ;
; 0.933 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.485      ; 1.107      ;
; 0.934 ; CPU:CPU|PmCont:PMC|pm_addr[0]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.484      ; 1.107      ;
; 0.935 ; CPU:CPU|PmCont:PMC|pm_addr[1]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.483      ; 1.107      ;
; 0.935 ; CPU:CPU|DmCont:DMC|dm_wdata[6]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.198      ; 0.822      ;
; 0.940 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.481      ; 1.110      ;
; 0.941 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.485      ; 1.115      ;
; 0.943 ; CPU:CPU|PmCont:PMC|pm_addr[12]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.507      ; 1.139      ;
; 0.943 ; CPU:CPU|DmCont:DMC|dm_addr[2]   ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.171      ; 0.803      ;
; 0.944 ; CPU:CPU|DmCont:DMC|dm_wdata[5]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.198      ; 0.831      ;
; 0.945 ; CPU:CPU|PmCont:PMC|pm_addr[0]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.507      ; 1.141      ;
; 0.946 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.479      ; 1.114      ;
; 0.947 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.506      ; 1.142      ;
; 0.952 ; CPU:CPU|PmCont:PMC|pm_addr[8]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.507      ; 1.148      ;
; 0.953 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.478      ; 1.120      ;
; 0.959 ; CPU:CPU|PmCont:PMC|pm_addr[2]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.483      ; 1.131      ;
; 0.959 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.478      ; 1.126      ;
; 0.960 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.481      ; 1.130      ;
; 0.961 ; CPU:CPU|PmCont:PMC|pm_addr[2]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.481      ; 1.131      ;
; 0.969 ; CPU:CPU|PmCont:PMC|pm_wdata[15] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_datain_reg0  ; clock        ; clock       ; -0.500       ; 0.487      ; 1.145      ;
; 0.978 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.506      ; 1.173      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                      ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clock ; Rise       ; clock                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_we_reg        ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; irq           ; clock      ; 1.371  ; 1.729  ; Rise       ; clock           ;
; irq_addr[*]   ; clock      ; 1.727  ; 2.065  ; Rise       ; clock           ;
;  irq_addr[0]  ; clock      ; 1.727  ; 2.065  ; Rise       ; clock           ;
;  irq_addr[1]  ; clock      ; -0.213 ; -0.091 ; Rise       ; clock           ;
;  irq_addr[2]  ; clock      ; -0.287 ; -0.161 ; Rise       ; clock           ;
;  irq_addr[3]  ; clock      ; 1.460  ; 1.811  ; Rise       ; clock           ;
;  irq_addr[4]  ; clock      ; 1.084  ; 1.405  ; Rise       ; clock           ;
;  irq_addr[5]  ; clock      ; 1.392  ; 1.760  ; Rise       ; clock           ;
;  irq_addr[6]  ; clock      ; 1.448  ; 1.817  ; Rise       ; clock           ;
;  irq_addr[7]  ; clock      ; 1.558  ; 1.929  ; Rise       ; clock           ;
;  irq_addr[8]  ; clock      ; 1.395  ; 1.757  ; Rise       ; clock           ;
;  irq_addr[9]  ; clock      ; 1.416  ; 1.793  ; Rise       ; clock           ;
;  irq_addr[10] ; clock      ; 1.631  ; 1.968  ; Rise       ; clock           ;
;  irq_addr[11] ; clock      ; 1.420  ; 1.795  ; Rise       ; clock           ;
;  irq_addr[12] ; clock      ; 1.380  ; 1.752  ; Rise       ; clock           ;
;  irq_addr[13] ; clock      ; 1.430  ; 1.798  ; Rise       ; clock           ;
;  irq_addr[14] ; clock      ; 1.556  ; 1.918  ; Rise       ; clock           ;
;  irq_addr[15] ; clock      ; 1.693  ; 2.009  ; Rise       ; clock           ;
; reset         ; clock      ; -0.974 ; -0.825 ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; irq           ; clock      ; -1.040 ; -1.383 ; Rise       ; clock           ;
; irq_addr[*]   ; clock      ; 0.563  ; 0.437  ; Rise       ; clock           ;
;  irq_addr[0]  ; clock      ; -1.394 ; -1.722 ; Rise       ; clock           ;
;  irq_addr[1]  ; clock      ; 0.492  ; 0.369  ; Rise       ; clock           ;
;  irq_addr[2]  ; clock      ; 0.563  ; 0.437  ; Rise       ; clock           ;
;  irq_addr[3]  ; clock      ; -1.111 ; -1.452 ; Rise       ; clock           ;
;  irq_addr[4]  ; clock      ; -0.762 ; -1.070 ; Rise       ; clock           ;
;  irq_addr[5]  ; clock      ; -1.059 ; -1.412 ; Rise       ; clock           ;
;  irq_addr[6]  ; clock      ; -1.114 ; -1.468 ; Rise       ; clock           ;
;  irq_addr[7]  ; clock      ; -1.206 ; -1.565 ; Rise       ; clock           ;
;  irq_addr[8]  ; clock      ; -1.063 ; -1.409 ; Rise       ; clock           ;
;  irq_addr[9]  ; clock      ; -1.083 ; -1.444 ; Rise       ; clock           ;
;  irq_addr[10] ; clock      ; -1.300 ; -1.629 ; Rise       ; clock           ;
;  irq_addr[11] ; clock      ; -1.087 ; -1.447 ; Rise       ; clock           ;
;  irq_addr[12] ; clock      ; -1.047 ; -1.404 ; Rise       ; clock           ;
;  irq_addr[13] ; clock      ; -1.096 ; -1.449 ; Rise       ; clock           ;
;  irq_addr[14] ; clock      ; -1.218 ; -1.565 ; Rise       ; clock           ;
;  irq_addr[15] ; clock      ; -1.350 ; -1.652 ; Rise       ; clock           ;
; reset         ; clock      ; 1.210  ; 1.066  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ext_out[*]  ; clock      ; 6.750 ; 6.754 ; Rise       ; clock           ;
;  ext_out[0] ; clock      ; 5.731 ; 5.685 ; Rise       ; clock           ;
;  ext_out[1] ; clock      ; 5.858 ; 5.841 ; Rise       ; clock           ;
;  ext_out[2] ; clock      ; 6.181 ; 6.297 ; Rise       ; clock           ;
;  ext_out[3] ; clock      ; 6.055 ; 6.082 ; Rise       ; clock           ;
;  ext_out[4] ; clock      ; 6.750 ; 6.754 ; Rise       ; clock           ;
;  ext_out[5] ; clock      ; 5.939 ; 5.930 ; Rise       ; clock           ;
;  ext_out[6] ; clock      ; 6.354 ; 6.349 ; Rise       ; clock           ;
;  ext_out[7] ; clock      ; 5.299 ; 5.330 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ext_out[*]  ; clock      ; 5.113 ; 5.143 ; Rise       ; clock           ;
;  ext_out[0] ; clock      ; 5.530 ; 5.485 ; Rise       ; clock           ;
;  ext_out[1] ; clock      ; 5.652 ; 5.635 ; Rise       ; clock           ;
;  ext_out[2] ; clock      ; 5.960 ; 6.070 ; Rise       ; clock           ;
;  ext_out[3] ; clock      ; 5.839 ; 5.864 ; Rise       ; clock           ;
;  ext_out[4] ; clock      ; 6.550 ; 6.554 ; Rise       ; clock           ;
;  ext_out[5] ; clock      ; 5.727 ; 5.718 ; Rise       ; clock           ;
;  ext_out[6] ; clock      ; 6.124 ; 6.119 ; Rise       ; clock           ;
;  ext_out[7] ; clock      ; 5.113 ; 5.143 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -8.736 ; -3216.144         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -673.593                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                        ;
+--------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -8.736 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[11]     ; clock        ; clock       ; 1.000        ; -0.056     ; 9.667      ;
; -8.736 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[14]     ; clock        ; clock       ; 1.000        ; -0.056     ; 9.667      ;
; -8.736 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[6]      ; clock        ; clock       ; 1.000        ; -0.056     ; 9.667      ;
; -8.729 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.052     ; 9.664      ;
; -8.729 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.052     ; 9.664      ;
; -8.729 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.052     ; 9.664      ;
; -8.724 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.052     ; 9.659      ;
; -8.724 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.659      ;
; -8.724 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.659      ;
; -8.716 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[12]     ; clock        ; clock       ; 1.000        ; -0.052     ; 9.651      ;
; -8.716 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[4]      ; clock        ; clock       ; 1.000        ; -0.052     ; 9.651      ;
; -8.716 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[10]     ; clock        ; clock       ; 1.000        ; -0.052     ; 9.651      ;
; -8.711 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[10] ; clock        ; clock       ; 1.000        ; -0.052     ; 9.646      ;
; -8.711 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.646      ;
; -8.696 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PcAndIr:PAI|pc[15]     ; clock        ; clock       ; 1.000        ; -0.047     ; 9.636      ;
; -8.669 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[11]     ; clock        ; clock       ; 1.000        ; -0.056     ; 9.600      ;
; -8.669 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[14]     ; clock        ; clock       ; 1.000        ; -0.056     ; 9.600      ;
; -8.669 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[6]      ; clock        ; clock       ; 1.000        ; -0.056     ; 9.600      ;
; -8.662 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.052     ; 9.597      ;
; -8.662 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.052     ; 9.597      ;
; -8.662 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.052     ; 9.597      ;
; -8.657 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.052     ; 9.592      ;
; -8.657 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.592      ;
; -8.657 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.592      ;
; -8.649 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[12]     ; clock        ; clock       ; 1.000        ; -0.052     ; 9.584      ;
; -8.649 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[4]      ; clock        ; clock       ; 1.000        ; -0.052     ; 9.584      ;
; -8.649 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[10]     ; clock        ; clock       ; 1.000        ; -0.052     ; 9.584      ;
; -8.644 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[10] ; clock        ; clock       ; 1.000        ; -0.052     ; 9.579      ;
; -8.644 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.579      ;
; -8.629 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PcAndIr:PAI|pc[15]     ; clock        ; clock       ; 1.000        ; -0.047     ; 9.569      ;
; -8.612 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[11]     ; clock        ; clock       ; 1.000        ; -0.055     ; 9.544      ;
; -8.612 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[14]     ; clock        ; clock       ; 1.000        ; -0.055     ; 9.544      ;
; -8.612 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[6]      ; clock        ; clock       ; 1.000        ; -0.055     ; 9.544      ;
; -8.605 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.051     ; 9.541      ;
; -8.605 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.051     ; 9.541      ;
; -8.605 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.051     ; 9.541      ;
; -8.602 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[11] ; clock        ; clock       ; 1.000        ; -0.052     ; 9.537      ;
; -8.602 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[8]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.537      ;
; -8.602 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[7]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.537      ;
; -8.602 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[6]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.537      ;
; -8.602 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[3]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.537      ;
; -8.602 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[2]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.537      ;
; -8.602 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[1]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.537      ;
; -8.602 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[0]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.537      ;
; -8.602 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|PmCont:PMC|pm_addr[12] ; clock        ; clock       ; 1.000        ; -0.052     ; 9.537      ;
; -8.600 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.051     ; 9.536      ;
; -8.600 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.051     ; 9.536      ;
; -8.600 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; clock        ; clock       ; 1.000        ; -0.051     ; 9.536      ;
; -8.592 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[12]     ; clock        ; clock       ; 1.000        ; -0.051     ; 9.528      ;
; -8.592 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[4]      ; clock        ; clock       ; 1.000        ; -0.051     ; 9.528      ;
; -8.592 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[10]     ; clock        ; clock       ; 1.000        ; -0.051     ; 9.528      ;
; -8.589 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[11]     ; clock        ; clock       ; 1.000        ; -0.056     ; 9.520      ;
; -8.589 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[14]     ; clock        ; clock       ; 1.000        ; -0.056     ; 9.520      ;
; -8.589 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[6]      ; clock        ; clock       ; 1.000        ; -0.056     ; 9.520      ;
; -8.587 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PmCont:PMC|pm_addr[10] ; clock        ; clock       ; 1.000        ; -0.051     ; 9.523      ;
; -8.587 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; clock        ; clock       ; 1.000        ; -0.051     ; 9.523      ;
; -8.582 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.052     ; 9.517      ;
; -8.582 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.052     ; 9.517      ;
; -8.582 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.052     ; 9.517      ;
; -8.577 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.052     ; 9.512      ;
; -8.577 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.512      ;
; -8.577 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.512      ;
; -8.572 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|PcAndIr:PAI|pc[15]     ; clock        ; clock       ; 1.000        ; -0.046     ; 9.513      ;
; -8.569 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[12]     ; clock        ; clock       ; 1.000        ; -0.052     ; 9.504      ;
; -8.569 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[4]      ; clock        ; clock       ; 1.000        ; -0.052     ; 9.504      ;
; -8.569 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[10]     ; clock        ; clock       ; 1.000        ; -0.052     ; 9.504      ;
; -8.564 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PmCont:PMC|pm_addr[10] ; clock        ; clock       ; 1.000        ; -0.052     ; 9.499      ;
; -8.564 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.499      ;
; -8.562 ; CPU:CPU|PcAndIr:PAI|ir[2]  ; CPU:CPU|PcAndIr:PAI|pc[11]     ; clock        ; clock       ; 1.000        ; -0.056     ; 9.493      ;
; -8.562 ; CPU:CPU|PcAndIr:PAI|ir[2]  ; CPU:CPU|PcAndIr:PAI|pc[14]     ; clock        ; clock       ; 1.000        ; -0.056     ; 9.493      ;
; -8.562 ; CPU:CPU|PcAndIr:PAI|ir[2]  ; CPU:CPU|PcAndIr:PAI|pc[6]      ; clock        ; clock       ; 1.000        ; -0.056     ; 9.493      ;
; -8.555 ; CPU:CPU|PcAndIr:PAI|ir[2]  ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.052     ; 9.490      ;
; -8.555 ; CPU:CPU|PcAndIr:PAI|ir[2]  ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.052     ; 9.490      ;
; -8.555 ; CPU:CPU|PcAndIr:PAI|ir[2]  ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.052     ; 9.490      ;
; -8.550 ; CPU:CPU|PcAndIr:PAI|ir[2]  ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.052     ; 9.485      ;
; -8.550 ; CPU:CPU|PcAndIr:PAI|ir[2]  ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.485      ;
; -8.550 ; CPU:CPU|PcAndIr:PAI|ir[2]  ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.485      ;
; -8.549 ; CPU:CPU|PcAndIr:PAI|ir[10] ; CPU:CPU|PcAndIr:PAI|pc[15]     ; clock        ; clock       ; 1.000        ; -0.047     ; 9.489      ;
; -8.543 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[11]     ; clock        ; clock       ; 1.000        ; -0.056     ; 9.474      ;
; -8.543 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[14]     ; clock        ; clock       ; 1.000        ; -0.056     ; 9.474      ;
; -8.543 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[6]      ; clock        ; clock       ; 1.000        ; -0.056     ; 9.474      ;
; -8.542 ; CPU:CPU|PcAndIr:PAI|ir[2]  ; CPU:CPU|PcAndIr:PAI|pc[12]     ; clock        ; clock       ; 1.000        ; -0.052     ; 9.477      ;
; -8.542 ; CPU:CPU|PcAndIr:PAI|ir[2]  ; CPU:CPU|PcAndIr:PAI|pc[4]      ; clock        ; clock       ; 1.000        ; -0.052     ; 9.477      ;
; -8.542 ; CPU:CPU|PcAndIr:PAI|ir[2]  ; CPU:CPU|PcAndIr:PAI|pc[10]     ; clock        ; clock       ; 1.000        ; -0.052     ; 9.477      ;
; -8.537 ; CPU:CPU|PcAndIr:PAI|ir[2]  ; CPU:CPU|PmCont:PMC|pm_addr[10] ; clock        ; clock       ; 1.000        ; -0.052     ; 9.472      ;
; -8.537 ; CPU:CPU|PcAndIr:PAI|ir[2]  ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.472      ;
; -8.536 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[9]      ; clock        ; clock       ; 1.000        ; -0.052     ; 9.471      ;
; -8.536 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[13]     ; clock        ; clock       ; 1.000        ; -0.052     ; 9.471      ;
; -8.536 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PcAndIr:PAI|pc[5]      ; clock        ; clock       ; 1.000        ; -0.052     ; 9.471      ;
; -8.535 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[11] ; clock        ; clock       ; 1.000        ; -0.052     ; 9.470      ;
; -8.535 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[8]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.470      ;
; -8.535 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[7]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.470      ;
; -8.535 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[6]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.470      ;
; -8.535 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[3]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.470      ;
; -8.535 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[2]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.470      ;
; -8.535 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[1]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.470      ;
; -8.535 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[0]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.470      ;
; -8.535 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|PmCont:PMC|pm_addr[12] ; clock        ; clock       ; 1.000        ; -0.052     ; 9.470      ;
; -8.531 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PmCont:PMC|pm_addr[13] ; clock        ; clock       ; 1.000        ; -0.052     ; 9.466      ;
; -8.531 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; clock        ; clock       ; 1.000        ; -0.052     ; 9.466      ;
+--------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                          ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; CPU:CPU|PcAndIr:PAI|cycle[0]    ; CPU:CPU|PcAndIr:PAI|cycle[0]                                                                ; clock        ; clock       ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; CPU:CPU|PcAndIr:PAI|cycle[1]    ; CPU:CPU|PcAndIr:PAI|cycle[1]                                                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.232 ; i_irq_addr[1]                   ; CPU:CPU|PcAndIr:PAI|pc[1]                                                                   ; clock        ; clock       ; 0.000        ; 0.057      ; 0.373      ;
; 0.232 ; i_irq_addr[2]                   ; CPU:CPU|PcAndIr:PAI|pc[2]                                                                   ; clock        ; clock       ; 0.000        ; 0.057      ; 0.373      ;
; 0.234 ; i_irq_addr[7]                   ; CPU:CPU|PcAndIr:PAI|pc[7]                                                                   ; clock        ; clock       ; 0.000        ; 0.059      ; 0.377      ;
; 0.248 ; CPU:CPU|PmCont:PMC|pm_addr[1]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.603      ; 0.475      ;
; 0.253 ; i_irq_addr[11]                  ; CPU:CPU|PcAndIr:PAI|pc[11]                                                                  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; CPU:CPU|PmCont:PMC|pm_addr[3]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.603      ; 0.481      ;
; 0.255 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.603      ; 0.482      ;
; 0.256 ; CPU:CPU|PmCont:PMC|pm_addr[0]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.603      ; 0.483      ;
; 0.265 ; CPU:CPU|PmCont:PMC|pm_wdata[1]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_datain_reg0  ; clock        ; clock       ; -0.500       ; 0.607      ; 0.496      ;
; 0.266 ; CPU:CPU|PmCont:PMC|pm_wdata[1]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.606      ; 0.496      ;
; 0.268 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.619      ; 0.511      ;
; 0.268 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.603      ; 0.495      ;
; 0.268 ; CPU:CPU|PmCont:PMC|pm_addr[8]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.603      ; 0.495      ;
; 0.269 ; i_irq_addr[14]                  ; CPU:CPU|PcAndIr:PAI|pc[14]                                                                  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; i_irq_addr[15]                  ; CPU:CPU|PcAndIr:PAI|pc[15]                                                                  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.390      ;
; 0.272 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.620      ; 0.516      ;
; 0.277 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.601      ; 0.502      ;
; 0.279 ; CPU:CPU|PcAndIr:PAI|irq_det_2d  ; CPU:CPU|PcAndIr:PAI|pc[0]                                                                   ; clock        ; clock       ; 0.000        ; 0.251      ; 0.614      ;
; 0.281 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.600      ; 0.505      ;
; 0.283 ; CPU:CPU|PcAndIr:PAI|irq_det_2d  ; CPU:CPU|PcAndIr:PAI|pc[8]                                                                   ; clock        ; clock       ; 0.000        ; 0.251      ; 0.618      ;
; 0.283 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.602      ; 0.509      ;
; 0.284 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.602      ; 0.510      ;
; 0.284 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.620      ; 0.528      ;
; 0.290 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.603      ; 0.517      ;
; 0.291 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.601      ; 0.516      ;
; 0.291 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.601      ; 0.516      ;
; 0.291 ; CPU:CPU|PmCont:PMC|pm_addr[2]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.603      ; 0.518      ;
; 0.292 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.602      ; 0.518      ;
; 0.323 ; i_irq_addr[0]                   ; CPU:CPU|PcAndIr:PAI|pc[0]                                                                   ; clock        ; clock       ; 0.000        ; 0.257      ; 0.664      ;
; 0.332 ; CPU:CPU|PcAndIr:PAI|irq_det_2d  ; CPU:CPU|PcAndIr:PAI|pc[2]                                                                   ; clock        ; clock       ; 0.000        ; 0.251      ; 0.667      ;
; 0.337 ; CPU:CPU|PcAndIr:PAI|irq_det_2d  ; CPU:CPU|PcAndIr:PAI|pc[1]                                                                   ; clock        ; clock       ; 0.000        ; 0.251      ; 0.672      ;
; 0.390 ; CPU:CPU|PmCont:PMC|pm_addr[12]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.602      ; 0.616      ;
; 0.393 ; CPU:CPU|PmCont:PMC|pm_addr[5]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.603      ; 0.620      ;
; 0.396 ; CPU:CPU|PmCont:PMC|pm_addr[5]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.620      ; 0.640      ;
; 0.398 ; CPU:CPU|PmCont:PMC|pm_addr[12]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.601      ; 0.623      ;
; 0.400 ; CPU:CPU|PmCont:PMC|pm_addr[12]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.600      ; 0.624      ;
; 0.406 ; CPU:CPU|PmCont:PMC|pm_addr[5]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.619      ; 0.649      ;
; 0.411 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.602      ; 0.637      ;
; 0.412 ; CPU:CPU|PmCont:PMC|pm_wdata[9]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.604      ; 0.640      ;
; 0.412 ; CPU:CPU|DmCont:DMC|dm_wdata[7]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.430      ; 0.466      ;
; 0.413 ; CPU:CPU|DmCont:DMC|dm_wdata[0]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.430      ; 0.467      ;
; 0.415 ; i_irq_addr[6]                   ; CPU:CPU|PcAndIr:PAI|pc[6]                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.535      ;
; 0.420 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.620      ; 0.664      ;
; 0.421 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.619      ; 0.664      ;
; 0.423 ; CPU:CPU|DmCont:DMC|dm_wdata[6]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.430      ; 0.477      ;
; 0.424 ; CPU:CPU|SregAndSp:SAS|sp[0]     ; CPU:CPU|SregAndSp:SAS|sp[0]                                                                 ; clock        ; clock       ; 0.000        ; 0.044      ; 0.552      ;
; 0.426 ; CPU:CPU|DmCont:DMC|dm_wdata[5]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.430      ; 0.480      ;
; 0.427 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.603      ; 0.654      ;
; 0.428 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.620      ; 0.672      ;
; 0.429 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.600      ; 0.653      ;
; 0.429 ; CPU:CPU|DmCont:DMC|dm_addr[2]   ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.415      ; 0.468      ;
; 0.431 ; CPU:CPU|PmCont:PMC|pm_addr[1]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.602      ; 0.657      ;
; 0.431 ; CPU:CPU|PmCont:PMC|pm_wdata[9]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_datain_reg0  ; clock        ; clock       ; -0.500       ; 0.602      ; 0.657      ;
; 0.435 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.618      ; 0.677      ;
; 0.435 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.603      ; 0.662      ;
; 0.435 ; CPU:CPU|PmCont:PMC|pm_addr[12]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.620      ; 0.679      ;
; 0.436 ; CPU:CPU|PmCont:PMC|pm_addr[0]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.602      ; 0.662      ;
; 0.436 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.603      ; 0.663      ;
; 0.440 ; CPU:CPU|PmCont:PMC|pm_addr[0]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.620      ; 0.684      ;
; 0.441 ; CPU:CPU|PmCont:PMC|pm_addr[8]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.620      ; 0.685      ;
; 0.441 ; CPU:CPU|PmCont:PMC|pm_wdata[8]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.608      ; 0.673      ;
; 0.444 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.598      ; 0.666      ;
; 0.445 ; CPU:CPU|PmCont:PMC|pm_addr[2]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.602      ; 0.671      ;
; 0.446 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.597      ; 0.667      ;
; 0.446 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.600      ; 0.670      ;
; 0.446 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.600      ; 0.670      ;
; 0.448 ; CPU:CPU|PmCont:PMC|pm_addr[1]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.601      ; 0.673      ;
; 0.449 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.619      ; 0.692      ;
; 0.449 ; CPU:CPU|PmCont:PMC|pm_wdata[15] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_datain_reg0  ; clock        ; clock       ; -0.500       ; 0.606      ; 0.679      ;
; 0.450 ; CPU:CPU|SregAndSp:SAS|sp[9]     ; CPU:CPU|SregAndSp:SAS|sp[9]                                                                 ; clock        ; clock       ; 0.000        ; 0.044      ; 0.578      ;
; 0.454 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.600      ; 0.678      ;
; 0.459 ; CPU:CPU|PcAndIr:PAI|irq_det_1d  ; CPU:CPU|PcAndIr:PAI|irq_det_2d                                                              ; clock        ; clock       ; 0.000        ; -0.154     ; 0.389      ;
; 0.460 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.598      ; 0.682      ;
; 0.462 ; CPU:CPU|SregAndSp:SAS|sp[13]    ; CPU:CPU|SregAndSp:SAS|sp[13]                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.589      ;
; 0.463 ; CPU:CPU|SregAndSp:SAS|sp[15]    ; CPU:CPU|SregAndSp:SAS|sp[15]                                                                ; clock        ; clock       ; 0.000        ; 0.044      ; 0.591      ;
; 0.463 ; CPU:CPU|SregAndSp:SAS|sp[8]     ; CPU:CPU|SregAndSp:SAS|sp[8]                                                                 ; clock        ; clock       ; 0.000        ; 0.043      ; 0.590      ;
; 0.463 ; CPU:CPU|PmCont:PMC|pm_addr[2]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.601      ; 0.688      ;
; 0.465 ; i_irq                           ; CPU:CPU|PcAndIr:PAI|irq_det_1d                                                              ; clock        ; clock       ; 0.000        ; 0.258      ; 0.807      ;
; 0.465 ; CPU:CPU|PmCont:PMC|pm_addr[2]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.600      ; 0.689      ;
; 0.467 ; CPU:CPU|SregAndSp:SAS|sp[14]    ; CPU:CPU|SregAndSp:SAS|sp[14]                                                                ; clock        ; clock       ; 0.000        ; 0.044      ; 0.595      ;
; 0.469 ; CPU:CPU|PcAndIr:PAI|irq_det_2d  ; CPU:CPU|PcAndIr:PAI|pc[7]                                                                   ; clock        ; clock       ; 0.000        ; 0.255      ; 0.808      ;
; 0.469 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.619      ; 0.712      ;
; 0.469 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.597      ; 0.690      ;
; 0.471 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.597      ; 0.692      ;
; 0.474 ; i_irq_addr[8]                   ; CPU:CPU|PcAndIr:PAI|pc[8]                                                                   ; clock        ; clock       ; 0.000        ; 0.260      ; 0.818      ;
; 0.475 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.600      ; 0.699      ;
; 0.477 ; CPU:CPU|SregAndSp:SAS|sp[6]     ; CPU:CPU|SregAndSp:SAS|sp[6]                                                                 ; clock        ; clock       ; 0.000        ; 0.044      ; 0.605      ;
; 0.478 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.618      ; 0.720      ;
; 0.479 ; CPU:CPU|SregAndSp:SAS|sp[7]     ; CPU:CPU|SregAndSp:SAS|sp[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.044      ; 0.607      ;
; 0.481 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.619      ; 0.724      ;
; 0.483 ; CPU:CPU|SregAndSp:SAS|sp[1]     ; CPU:CPU|SregAndSp:SAS|sp[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.044      ; 0.611      ;
; 0.489 ; CPU:CPU|SregAndSp:SAS|sp[5]     ; CPU:CPU|SregAndSp:SAS|sp[5]                                                                 ; clock        ; clock       ; 0.000        ; 0.043      ; 0.616      ;
; 0.491 ; CPU:CPU|SregAndSp:SAS|sp[4]     ; CPU:CPU|SregAndSp:SAS|sp[4]                                                                 ; clock        ; clock       ; 0.000        ; 0.044      ; 0.619      ;
; 0.492 ; CPU:CPU|SregAndSp:SAS|sp[3]     ; CPU:CPU|SregAndSp:SAS|sp[3]                                                                 ; clock        ; clock       ; 0.000        ; 0.044      ; 0.620      ;
; 0.498 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.619      ; 0.741      ;
; 0.507 ; CPU:CPU|PmCont:PMC|pm_wdata[15] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_datain_reg0  ; clock        ; clock       ; -0.500       ; 0.621      ; 0.752      ;
; 0.513 ; CPU:CPU|PmCont:PMC|pm_addr[3]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.602      ; 0.739      ;
; 0.515 ; CPU:CPU|PmCont:PMC|pm_addr[9]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.601      ; 0.740      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                           ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clock ; Rise       ; clock                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_re         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_wdata[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_wdata[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_wdata[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_wdata[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_wdata[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_wdata[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_wdata[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_wdata[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_we         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_addr[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_addr[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_addr[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_addr[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_addr[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_addr[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_addr[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_addr[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_re         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_wdata[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_wdata[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_wdata[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_wdata[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_wdata[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_wdata[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_wdata[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_wdata[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_we         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|mm_rdata_en   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|mm_sp_h_re    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|mm_sp_l_re    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|mm_sreg_re    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|as_reset     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|cycle[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|cycle[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[10]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[11]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[12]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[13]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[14]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[15]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[15]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|irq_det_1d   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|irq_det_2d   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|pc[0]        ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; irq           ; clock      ; 0.918  ; 1.537  ; Rise       ; clock           ;
; irq_addr[*]   ; clock      ; 1.108  ; 1.732  ; Rise       ; clock           ;
;  irq_addr[0]  ; clock      ; 1.104  ; 1.722  ; Rise       ; clock           ;
;  irq_addr[1]  ; clock      ; -0.116 ; 0.145  ; Rise       ; clock           ;
;  irq_addr[2]  ; clock      ; -0.173 ; 0.095  ; Rise       ; clock           ;
;  irq_addr[3]  ; clock      ; 0.961  ; 1.570  ; Rise       ; clock           ;
;  irq_addr[4]  ; clock      ; 0.727  ; 1.295  ; Rise       ; clock           ;
;  irq_addr[5]  ; clock      ; 0.920  ; 1.539  ; Rise       ; clock           ;
;  irq_addr[6]  ; clock      ; 0.962  ; 1.598  ; Rise       ; clock           ;
;  irq_addr[7]  ; clock      ; 1.028  ; 1.666  ; Rise       ; clock           ;
;  irq_addr[8]  ; clock      ; 0.932  ; 1.556  ; Rise       ; clock           ;
;  irq_addr[9]  ; clock      ; 0.955  ; 1.583  ; Rise       ; clock           ;
;  irq_addr[10] ; clock      ; 1.043  ; 1.648  ; Rise       ; clock           ;
;  irq_addr[11] ; clock      ; 0.957  ; 1.580  ; Rise       ; clock           ;
;  irq_addr[12] ; clock      ; 0.923  ; 1.536  ; Rise       ; clock           ;
;  irq_addr[13] ; clock      ; 0.954  ; 1.588  ; Rise       ; clock           ;
;  irq_addr[14] ; clock      ; 1.020  ; 1.649  ; Rise       ; clock           ;
;  irq_addr[15] ; clock      ; 1.108  ; 1.732  ; Rise       ; clock           ;
; reset         ; clock      ; -0.684 ; -0.307 ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; irq           ; clock      ; -0.706 ; -1.309 ; Rise       ; clock           ;
; irq_addr[*]   ; clock      ; 0.348  ; 0.076  ; Rise       ; clock           ;
;  irq_addr[0]  ; clock      ; -0.888 ; -1.498 ; Rise       ; clock           ;
;  irq_addr[1]  ; clock      ; 0.294  ; 0.028  ; Rise       ; clock           ;
;  irq_addr[2]  ; clock      ; 0.348  ; 0.076  ; Rise       ; clock           ;
;  irq_addr[3]  ; clock      ; -0.735 ; -1.336 ; Rise       ; clock           ;
;  irq_addr[4]  ; clock      ; -0.521 ; -1.075 ; Rise       ; clock           ;
;  irq_addr[5]  ; clock      ; -0.709 ; -1.311 ; Rise       ; clock           ;
;  irq_addr[6]  ; clock      ; -0.749 ; -1.368 ; Rise       ; clock           ;
;  irq_addr[7]  ; clock      ; -0.799 ; -1.429 ; Rise       ; clock           ;
;  irq_addr[8]  ; clock      ; -0.720 ; -1.327 ; Rise       ; clock           ;
;  irq_addr[9]  ; clock      ; -0.742 ; -1.353 ; Rise       ; clock           ;
;  irq_addr[10] ; clock      ; -0.832 ; -1.427 ; Rise       ; clock           ;
;  irq_addr[11] ; clock      ; -0.744 ; -1.350 ; Rise       ; clock           ;
;  irq_addr[12] ; clock      ; -0.711 ; -1.308 ; Rise       ; clock           ;
;  irq_addr[13] ; clock      ; -0.741 ; -1.358 ; Rise       ; clock           ;
;  irq_addr[14] ; clock      ; -0.804 ; -1.417 ; Rise       ; clock           ;
;  irq_addr[15] ; clock      ; -0.887 ; -1.496 ; Rise       ; clock           ;
; reset         ; clock      ; 0.829  ; 0.458  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ext_out[*]  ; clock      ; 4.550 ; 4.715 ; Rise       ; clock           ;
;  ext_out[0] ; clock      ; 3.682 ; 3.811 ; Rise       ; clock           ;
;  ext_out[1] ; clock      ; 3.777 ; 3.930 ; Rise       ; clock           ;
;  ext_out[2] ; clock      ; 4.097 ; 4.287 ; Rise       ; clock           ;
;  ext_out[3] ; clock      ; 3.958 ; 4.099 ; Rise       ; clock           ;
;  ext_out[4] ; clock      ; 4.550 ; 4.715 ; Rise       ; clock           ;
;  ext_out[5] ; clock      ; 3.849 ; 3.969 ; Rise       ; clock           ;
;  ext_out[6] ; clock      ; 4.104 ; 4.274 ; Rise       ; clock           ;
;  ext_out[7] ; clock      ; 3.457 ; 3.545 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ext_out[*]  ; clock      ; 3.341 ; 3.425 ; Rise       ; clock           ;
;  ext_out[0] ; clock      ; 3.560 ; 3.685 ; Rise       ; clock           ;
;  ext_out[1] ; clock      ; 3.651 ; 3.799 ; Rise       ; clock           ;
;  ext_out[2] ; clock      ; 3.954 ; 4.137 ; Rise       ; clock           ;
;  ext_out[3] ; clock      ; 3.822 ; 3.957 ; Rise       ; clock           ;
;  ext_out[4] ; clock      ; 4.428 ; 4.589 ; Rise       ; clock           ;
;  ext_out[5] ; clock      ; 3.717 ; 3.833 ; Rise       ; clock           ;
;  ext_out[6] ; clock      ; 3.963 ; 4.127 ; Rise       ; clock           ;
;  ext_out[7] ; clock      ; 3.341 ; 3.425 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -16.028   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -16.028   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -6026.438 ; 0.0   ; 0.0      ; 0.0     ; -761.686            ;
;  clock           ; -6026.438 ; 0.000 ; N/A      ; N/A     ; -761.686            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; irq           ; clock      ; 1.615  ; 2.074  ; Rise       ; clock           ;
; irq_addr[*]   ; clock      ; 1.996  ; 2.448  ; Rise       ; clock           ;
;  irq_addr[0]  ; clock      ; 1.996  ; 2.448  ; Rise       ; clock           ;
;  irq_addr[1]  ; clock      ; -0.116 ; 0.145  ; Rise       ; clock           ;
;  irq_addr[2]  ; clock      ; -0.173 ; 0.095  ; Rise       ; clock           ;
;  irq_addr[3]  ; clock      ; 1.702  ; 2.142  ; Rise       ; clock           ;
;  irq_addr[4]  ; clock      ; 1.298  ; 1.716  ; Rise       ; clock           ;
;  irq_addr[5]  ; clock      ; 1.639  ; 2.111  ; Rise       ; clock           ;
;  irq_addr[6]  ; clock      ; 1.696  ; 2.166  ; Rise       ; clock           ;
;  irq_addr[7]  ; clock      ; 1.806  ; 2.306  ; Rise       ; clock           ;
;  irq_addr[8]  ; clock      ; 1.641  ; 2.104  ; Rise       ; clock           ;
;  irq_addr[9]  ; clock      ; 1.662  ; 2.131  ; Rise       ; clock           ;
;  irq_addr[10] ; clock      ; 1.892  ; 2.338  ; Rise       ; clock           ;
;  irq_addr[11] ; clock      ; 1.660  ; 2.125  ; Rise       ; clock           ;
;  irq_addr[12] ; clock      ; 1.624  ; 2.107  ; Rise       ; clock           ;
;  irq_addr[13] ; clock      ; 1.676  ; 2.146  ; Rise       ; clock           ;
;  irq_addr[14] ; clock      ; 1.812  ; 2.286  ; Rise       ; clock           ;
;  irq_addr[15] ; clock      ; 1.960  ; 2.411  ; Rise       ; clock           ;
; reset         ; clock      ; -0.684 ; -0.307 ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; irq           ; clock      ; -0.706 ; -1.309 ; Rise       ; clock           ;
; irq_addr[*]   ; clock      ; 0.646  ; 0.537  ; Rise       ; clock           ;
;  irq_addr[0]  ; clock      ; -0.888 ; -1.498 ; Rise       ; clock           ;
;  irq_addr[1]  ; clock      ; 0.560  ; 0.472  ; Rise       ; clock           ;
;  irq_addr[2]  ; clock      ; 0.646  ; 0.537  ; Rise       ; clock           ;
;  irq_addr[3]  ; clock      ; -0.735 ; -1.336 ; Rise       ; clock           ;
;  irq_addr[4]  ; clock      ; -0.521 ; -1.070 ; Rise       ; clock           ;
;  irq_addr[5]  ; clock      ; -0.709 ; -1.311 ; Rise       ; clock           ;
;  irq_addr[6]  ; clock      ; -0.749 ; -1.368 ; Rise       ; clock           ;
;  irq_addr[7]  ; clock      ; -0.799 ; -1.429 ; Rise       ; clock           ;
;  irq_addr[8]  ; clock      ; -0.720 ; -1.327 ; Rise       ; clock           ;
;  irq_addr[9]  ; clock      ; -0.742 ; -1.353 ; Rise       ; clock           ;
;  irq_addr[10] ; clock      ; -0.832 ; -1.427 ; Rise       ; clock           ;
;  irq_addr[11] ; clock      ; -0.744 ; -1.350 ; Rise       ; clock           ;
;  irq_addr[12] ; clock      ; -0.711 ; -1.308 ; Rise       ; clock           ;
;  irq_addr[13] ; clock      ; -0.741 ; -1.358 ; Rise       ; clock           ;
;  irq_addr[14] ; clock      ; -0.804 ; -1.417 ; Rise       ; clock           ;
;  irq_addr[15] ; clock      ; -0.887 ; -1.496 ; Rise       ; clock           ;
; reset         ; clock      ; 1.367  ; 1.204  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ext_out[*]  ; clock      ; 7.506 ; 7.643 ; Rise       ; clock           ;
;  ext_out[0] ; clock      ; 6.352 ; 6.363 ; Rise       ; clock           ;
;  ext_out[1] ; clock      ; 6.491 ; 6.540 ; Rise       ; clock           ;
;  ext_out[2] ; clock      ; 6.879 ; 7.023 ; Rise       ; clock           ;
;  ext_out[3] ; clock      ; 6.733 ; 6.835 ; Rise       ; clock           ;
;  ext_out[4] ; clock      ; 7.506 ; 7.643 ; Rise       ; clock           ;
;  ext_out[5] ; clock      ; 6.604 ; 6.626 ; Rise       ; clock           ;
;  ext_out[6] ; clock      ; 7.043 ; 7.113 ; Rise       ; clock           ;
;  ext_out[7] ; clock      ; 5.910 ; 5.968 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ext_out[*]  ; clock      ; 3.341 ; 3.425 ; Rise       ; clock           ;
;  ext_out[0] ; clock      ; 3.560 ; 3.685 ; Rise       ; clock           ;
;  ext_out[1] ; clock      ; 3.651 ; 3.799 ; Rise       ; clock           ;
;  ext_out[2] ; clock      ; 3.954 ; 4.137 ; Rise       ; clock           ;
;  ext_out[3] ; clock      ; 3.822 ; 3.957 ; Rise       ; clock           ;
;  ext_out[4] ; clock      ; 4.428 ; 4.589 ; Rise       ; clock           ;
;  ext_out[5] ; clock      ; 3.717 ; 3.833 ; Rise       ; clock           ;
;  ext_out[6] ; clock      ; 3.963 ; 4.127 ; Rise       ; clock           ;
;  ext_out[7] ; clock      ; 3.341 ; 3.425 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ext_out[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ext_out[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ext_out[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ext_out[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ext_out[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ext_out[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ext_out[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ext_out[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ext_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ext_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ext_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ext_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ext_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ext_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ext_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ext_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ext_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ext_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ext_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ext_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ext_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; clock      ; clock    ; 538189381 ; 1918     ; 641      ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; clock      ; clock    ; 538189381 ; 1918     ; 641      ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 251   ; 251  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Sat Oct 20 23:24:44 2018
Info: Command: quartus_sta MCU -c MCU
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MCU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -16.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.028           -6026.438 clock 
Info (332146): Worst-case hold slack is 0.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.346               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -761.686 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.241
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.241           -5340.923 clock 
Info (332146): Worst-case hold slack is 0.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.307               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -761.686 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.736           -3216.144 clock 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -673.593 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 563 megabytes
    Info: Processing ended: Sat Oct 20 23:24:50 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


