
---------- Begin Simulation Statistics ----------
final_tick                                89668643500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 442453                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675352                       # Number of bytes of host memory used
host_op_rate                                   443321                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   226.01                       # Real time elapsed on the host
host_tick_rate                              396741050                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089669                       # Number of seconds simulated
sim_ticks                                 89668643500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694502                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095396                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101817                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727671                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477748                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65340                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.793373                       # CPI: cycles per instruction
system.cpu.discardedOps                        190656                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610073                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402296                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001400                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        46430874                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.557609                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        179337287                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132906413                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       299764                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        608201                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        61002                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423148                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          61018                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  89668643500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             123865                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       219029                       # Transaction distribution
system.membus.trans_dist::CleanEvict            80702                       # Transaction distribution
system.membus.trans_dist::ReadExReq            184605                       # Transaction distribution
system.membus.trans_dist::ReadExResp           184604                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        123865                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       916670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 916670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33759872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33759872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            308470                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  308470    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              308470                       # Request fanout histogram
system.membus.respLayer1.occupancy         1677515250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1552877000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  89668643500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            425979                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       834646                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          223554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286330                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286329                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425232                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     84939328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85006464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          347663                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14017920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1059972                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.057696                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.233232                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 998832     94.23%     94.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  61124      5.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1059972                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1327492000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067342997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  89668643500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   78                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               403758                       # number of demand (read+write) hits
system.l2.demand_hits::total                   403836                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  78                       # number of overall hits
system.l2.overall_hits::.cpu.data              403758                       # number of overall hits
system.l2.overall_hits::total                  403836                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             307804                       # number of demand (read+write) misses
system.l2.demand_misses::total                 308473                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            307804                       # number of overall misses
system.l2.overall_misses::total                308473                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52597000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27012386500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27064983500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52597000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27012386500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27064983500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711562                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712309                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711562                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712309                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.895582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.432575                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.433061                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.895582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.432575                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.433061                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78620.328849                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87758.399826                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87738.581659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78620.328849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87758.399826                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87738.581659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              219030                       # number of writebacks
system.l2.writebacks::total                    219030                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        307801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            308470                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       307801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           308470                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45907000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23934188500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23980095500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45907000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23934188500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23980095500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.432571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.433056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.432571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.433056                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68620.328849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77758.644384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77738.825494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68620.328849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77758.644384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77738.825494                       # average overall mshr miss latency
system.l2.replacements                         347663                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       615616                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           615616                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       615616                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       615616                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        13087                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         13087                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            101725                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                101725                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          184605                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              184605                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16525806000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16525806000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286330                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286330                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.644728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.644728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89519.817990                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89519.817990                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       184605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         184605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14679766000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14679766000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.644728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.644728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79519.872159                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79519.872159                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52597000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52597000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78620.328849                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78620.328849                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45907000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45907000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68620.328849                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68620.328849                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        302033                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            302033                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       123199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          123199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  10486580500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10486580500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.289722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.289722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85119.039116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85119.039116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       123196                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       123196                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9254422500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9254422500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.289715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.289715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75119.504692                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75119.504692                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  89668643500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8044.196875                       # Cycle average of tags in use
system.l2.tags.total_refs                     1409937                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    355855                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.962111                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     387.640411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        12.612513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7643.943951                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.047319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.933099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981958                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2943                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4572                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1778883                       # Number of tag accesses
system.l2.tags.data_accesses                  1778883                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  89668643500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19699200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19742016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14017856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14017856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          307800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              308469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       219029                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             219029                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            477491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         219688837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             220166328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       477491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           477491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      156329520                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            156329520                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      156329520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           477491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        219688837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            376495848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    218913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    305398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.035103376500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12947                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12948                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              836345                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             206209                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      308470                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     219029                       # Number of write requests accepted
system.mem_ctrls.readBursts                    308470                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   219029                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2403                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   116                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13655                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5533835500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1530330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11272573000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18080.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36830.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   156934                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  109793                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                308470                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               219029                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  230762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   71843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       258223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.107698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.747458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   185.826469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       195025     75.53%     75.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37238     14.42%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4968      1.92%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2226      0.86%     92.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10119      3.92%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          668      0.26%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          704      0.27%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          658      0.25%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6617      2.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       258223                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.638091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.918333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     67.933308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         12908     99.69%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           36      0.28%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12948                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.905847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.869012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.131758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7589     58.62%     58.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              172      1.33%     59.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4159     32.12%     92.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              892      6.89%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              118      0.91%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12947                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19588224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  153792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14009152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19742080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14017856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       218.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       156.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    220.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    156.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   89668608000                       # Total gap between requests
system.mem_ctrls.avgGap                     169988.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19545408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14009152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 477491.331738502311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 217973722.330259174109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 156232451.536974549294                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       307801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       219029                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18486500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11254086500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2008679961750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27633.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36562.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9170840.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            890315160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            473187165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1067073000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          554677200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7078194240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26917870950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11765078400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        48746396115                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.628120                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30305886500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2994160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  56368597000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            953454180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            506750145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1118238240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          587912940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7078194240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27650856750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11147827200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        49043233695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        546.938504                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  28702501000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2994160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57971982500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     89668643500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  89668643500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662719                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662719                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662719                       # number of overall hits
system.cpu.icache.overall_hits::total         9662719                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55301500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55301500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55301500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55301500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663466                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663466                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663466                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663466                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74031.459170                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74031.459170                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74031.459170                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74031.459170                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54554500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54554500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54554500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54554500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73031.459170                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73031.459170                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73031.459170                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73031.459170                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662719                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662719                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55301500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55301500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663466                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663466                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74031.459170                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74031.459170                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54554500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54554500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73031.459170                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73031.459170                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  89668643500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.643536                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663466                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.366801                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.643536                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.708288                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.708288                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327679                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327679                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89668643500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89668643500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  89668643500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51322179                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51322179                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51322686                       # number of overall hits
system.cpu.dcache.overall_hits::total        51322686                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       760201                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         760201                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       768112                       # number of overall misses
system.cpu.dcache.overall_misses::total        768112                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33907697000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33907697000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33907697000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33907697000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52082380                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52082380                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52090798                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52090798                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014596                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014596                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014746                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014746                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44603.594313                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44603.594313                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44144.209438                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44144.209438                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       227029                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3164                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.753793                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       615616                       # number of writebacks
system.cpu.dcache.writebacks::total            615616                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56545                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56545                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56545                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56545                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711562                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711562                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  31652663500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31652663500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32323896999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32323896999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013510                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013510                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013660                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013660                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44983.150147                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44983.150147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45426.676803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45426.676803                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710537                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40714864                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40714864                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14048293500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14048293500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41132279                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41132279                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33655.459195                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33655.459195                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           89                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13626747500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13626747500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32652.524645                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32652.524645                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10607315                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10607315                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       342786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       342786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19859403500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19859403500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57935.281779                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57935.281779                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        56456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        56456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18025916000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18025916000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62955.037893                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62955.037893                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939772                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939772                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    671233499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    671233499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939178                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939178                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84901.783329                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84901.783329                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89668643500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.130332                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52034323                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711561                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.127002                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.130332                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985479                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985479                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104893309                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104893309                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  89668643500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89668643500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
