// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/26/2022 23:40:12"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TopLevel (
	SW,
	KEY,
	CLOCK_27,
	LEDR,
	LEDG,
	DRAM_ADDR,
	DRAM_CLK,
	DRAM_BA_1,
	DRAM_BA_0,
	DRAM_LDQM,
	DRAM_UDQM,
	DRAM_CKE,
	DRAM_CS_N,
	DRAM_RAS_N,
	DRAM_CAS_N,
	DRAM_WE_N,
	DRAM_DQ);
input 	[17:0] SW;
input 	[3:0] KEY;
input 	CLOCK_27;
output 	[17:0] LEDR;
output 	[8:0] LEDG;
output 	[11:0] DRAM_ADDR;
output 	DRAM_CLK;
output 	DRAM_BA_1;
output 	DRAM_BA_0;
output 	DRAM_LDQM;
output 	DRAM_UDQM;
output 	DRAM_CKE;
output 	DRAM_CS_N;
output 	DRAM_RAS_N;
output 	DRAM_CAS_N;
output 	DRAM_WE_N;
inout 	[15:0] DRAM_DQ;

// Design Ports Information
// DRAM_DQ[0]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[1]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[2]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[4]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[5]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[6]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[7]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[8]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[9]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[11]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[12]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[13]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[14]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[15]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[0]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[1]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[2]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[3]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[4]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[5]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[6]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[7]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[8]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[9]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[10]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[11]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CLK	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_BA_1	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_BA_0	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_LDQM	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_UDQM	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CS_N	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_RAS_N	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CAS_N	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_WE_N	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_27	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VerilogWarmup_v_fast.sdo");
// synopsys translate_on

wire \a|altpll_component|pll~CLK1 ;
wire \a|altpll_component|pll~CLK2 ;
wire \c|m|counter[3]~21_combout ;
wire \c|m|counter[9]~39_combout ;
wire \c|m|Equal0~2_combout ;
wire \c|m|Mux3~0_combout ;
wire \c|m|Mux0~0_combout ;
wire \DRAM_DQ[0]~0 ;
wire \DRAM_DQ[1]~1 ;
wire \DRAM_DQ[2]~2 ;
wire \DRAM_DQ[3]~3 ;
wire \DRAM_DQ[4]~4 ;
wire \DRAM_DQ[5]~5 ;
wire \DRAM_DQ[6]~6 ;
wire \DRAM_DQ[7]~7 ;
wire \we~regout ;
wire \c|m|counter[0]~15_combout ;
wire \c|m|Equal1~0_combout ;
wire \c|m|counter[6]~28 ;
wire \c|m|counter[7]~36 ;
wire \c|m|counter[8]~38 ;
wire \c|m|counter[9]~40 ;
wire \c|m|counter[10]~41_combout ;
wire \c|m|cur_state~3_combout ;
wire \c|m|Decoder0~2_combout ;
wire \c|m|cur_state~0_combout ;
wire \c|m|Selector3~0_combout ;
wire \c|m|cur_state~1_combout ;
wire \c|m|cur_state~2_combout ;
wire \c|m|cur_state~4_combout ;
wire \c|m|Decoder0~1_combout ;
wire \c|m|cur_state~13_combout ;
wire \c|m|cur_state~11_combout ;
wire \c|m|cur_state~12_combout ;
wire \re~regout ;
wire \c|m|cur_state~14_combout ;
wire \c|m|cur_state~15_combout ;
wire \c|m|cur_state~7_combout ;
wire \c|m|counter[10]~42 ;
wire \c|m|counter[11]~43_combout ;
wire \c|m|counter[11]~44 ;
wire \c|m|counter[12]~46 ;
wire \c|m|counter[13]~47_combout ;
wire \c|m|counter[7]~35_combout ;
wire \c|m|counter[8]~37_combout ;
wire \c|m|Equal0~0_combout ;
wire \c|m|Equal0~3_combout ;
wire \c|m|counter[5]~32_combout ;
wire \c|m|counter[5]~31_combout ;
wire \c|m|counter[5]~33_combout ;
wire \c|m|counter[5]~34_combout ;
wire \c|m|counter[12]~45_combout ;
wire \c|m|Equal0~1_combout ;
wire \c|m|Equal1~1_combout ;
wire \c|m|cur_state~16_combout ;
wire \c|m|cur_state~17_combout ;
wire \c|m|Equal0~4_combout ;
wire \c|m|counter[5]~29_combout ;
wire \c|m|counter[5]~30_combout ;
wire \c|m|counter[0]~16 ;
wire \c|m|counter[1]~17_combout ;
wire \c|m|counter[1]~18 ;
wire \c|m|counter[2]~19_combout ;
wire \c|m|counter[2]~20 ;
wire \c|m|counter[3]~22 ;
wire \c|m|counter[4]~23_combout ;
wire \c|m|counter[4]~24 ;
wire \c|m|counter[5]~25_combout ;
wire \c|m|counter[5]~26 ;
wire \c|m|counter[6]~27_combout ;
wire \c|m|cur_state~5_combout ;
wire \c|m|cur_state~6_combout ;
wire \c|m|counter[5]~14_combout ;
wire \c|m|cur_state~8_combout ;
wire \c|m|cur_state~9_combout ;
wire \c|m|cur_state~10_combout ;
wire \c|m|Decoder0~0_combout ;
wire \c|m|Mux1~2_combout ;
wire \c|m|Mux1~3_combout ;
wire \c|m|waiting~combout ;
wire \c|m|waiting~clkctrl_outclk ;
wire \c|m|WideOr1~0_combout ;
wire \c|m|Decoder0~4_combout ;
wire \c|m|w_ready~combout ;
wire \data_in[2]~feeder_combout ;
wire \data_in[3]~feeder_combout ;
wire \data_in[4]~feeder_combout ;
wire \data_in[6]~feeder_combout ;
wire \data_in[7]~feeder_combout ;
wire \c|m|WideOr4~0_combout ;
wire \c|m|Decoder0~3_combout ;
wire \c|m|WideOr3~0_combout ;
wire \c|m|rd_incom~combout ;
wire \c|m|Selector3~1_combout ;
wire \c|m|valid~combout ;
wire \c|m|valid~clkctrl_outclk ;
wire \data_out[0]~feeder_combout ;
wire \data_out[1]~feeder_combout ;
wire \data_out[2]~feeder_combout ;
wire \data_out[5]~feeder_combout ;
wire \data_out[6]~feeder_combout ;
wire \data_out[7]~feeder_combout ;
wire \c|m|command[2]~0_combout ;
wire \c|m|Mux3~1_combout ;
wire \c|m|Mux3~2_combout ;
wire \c|m|Mux2~2_combout ;
wire \c|m|Mux2~3_combout ;
wire \c|m|Mux2~0_combout ;
wire \c|m|Mux2~1_combout ;
wire \c|m|Mux2~4_combout ;
wire \c|c|Mux12~0_combout ;
wire \c|c|Mux12~0clkctrl_outclk ;
wire \c|c|Mux0~0_combout ;
wire \c|c|Mux1~0_combout ;
wire \c|c|Mux2~0_combout ;
wire \c|c|Mux3~0_combout ;
wire \c|c|Mux4~0_combout ;
wire \c|c|Mux5~0_combout ;
wire \c|m|Mux4~0_combout ;
wire \c|m|Mux4~1_combout ;
wire \c|c|Mux9~0_combout ;
wire \c|c|Mux10~0_combout ;
wire \CLOCK_27~combout ;
wire \a|altpll_component|_clk0 ;
wire \a|altpll_component|_clk0~clkctrl_outclk ;
wire \c|c|WideOr7~0_combout ;
wire \c|c|WideOr7~0clkctrl_outclk ;
wire \c|c|Selector3~0_combout ;
wire \c|c|Selector3~1_combout ;
wire \c|c|Selector4~0_combout ;
wire \c|c|Selector4~1_combout ;
wire \c|c|cke~0_combout ;
wire \c|c|Decoder0~0_combout ;
wire \c|c|WideOr1~0_combout ;
wire \c|c|Decoder0~0clkctrl_outclk ;
wire \c|c|ras_n~combout ;
wire \c|c|WideOr3~0_combout ;
wire \c|c|cas_n~combout ;
wire \c|c|WideOr5~0_combout ;
wire \c|c|we_n~combout ;
wire [17:0] \SW~combout ;
wire [3:0] \KEY~combout ;
wire [11:0] \c|c|addr_out ;
wire [15:0] data_out;
wire [1:0] \c|c|dqm ;
wire [13:0] \c|m|counter ;
wire [21:0] addr;
wire [1:0] be_n;
wire [15:0] data_in;
wire [3:0] \c|m|cur_state ;

wire [2:0] \a|altpll_component|pll_CLK_bus ;

assign \a|altpll_component|_clk0  = \a|altpll_component|pll_CLK_bus [0];
assign \a|altpll_component|pll~CLK1  = \a|altpll_component|pll_CLK_bus [1];
assign \a|altpll_component|pll~CLK2  = \a|altpll_component|pll_CLK_bus [2];

// Location: LCFF_X5_Y9_N9
cycloneii_lcell_ff \c|m|counter[9] (
	.clk(\CLOCK_27~combout ),
	.datain(gnd),
	.sdata(\c|m|counter[9]~39_combout ),
	.aclr(gnd),
	.sclr(\c|m|counter[5]~30_combout ),
	.sload(vcc),
	.ena(\c|m|counter[5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|counter [9]));

// Location: LCFF_X6_Y9_N7
cycloneii_lcell_ff \c|m|counter[3] (
	.clk(\CLOCK_27~combout ),
	.datain(\c|m|counter[3]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c|m|counter[5]~30_combout ),
	.sload(gnd),
	.ena(\c|m|counter[5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|counter [3]));

// Location: LCCOMB_X6_Y9_N6
cycloneii_lcell_comb \c|m|counter[3]~21 (
// Equation(s):
// \c|m|counter[3]~21_combout  = (\c|m|counter [3] & (!\c|m|counter[2]~20 )) # (!\c|m|counter [3] & ((\c|m|counter[2]~20 ) # (GND)))
// \c|m|counter[3]~22  = CARRY((!\c|m|counter[2]~20 ) # (!\c|m|counter [3]))

	.dataa(\c|m|counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|m|counter[2]~20 ),
	.combout(\c|m|counter[3]~21_combout ),
	.cout(\c|m|counter[3]~22 ));
// synopsys translate_off
defparam \c|m|counter[3]~21 .lut_mask = 16'h5A5F;
defparam \c|m|counter[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N18
cycloneii_lcell_comb \c|m|counter[9]~39 (
// Equation(s):
// \c|m|counter[9]~39_combout  = (\c|m|counter [9] & (!\c|m|counter[8]~38 )) # (!\c|m|counter [9] & ((\c|m|counter[8]~38 ) # (GND)))
// \c|m|counter[9]~40  = CARRY((!\c|m|counter[8]~38 ) # (!\c|m|counter [9]))

	.dataa(\c|m|counter [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|m|counter[8]~38 ),
	.combout(\c|m|counter[9]~39_combout ),
	.cout(\c|m|counter[9]~40 ));
// synopsys translate_off
defparam \c|m|counter[9]~39 .lut_mask = 16'h5A5F;
defparam \c|m|counter[9]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N10
cycloneii_lcell_comb \c|m|Equal0~2 (
// Equation(s):
// \c|m|Equal0~2_combout  = (\c|m|counter [1] & (!\c|m|counter [5] & (!\c|m|counter [4] & !\c|m|counter [3])))

	.dataa(\c|m|counter [1]),
	.datab(\c|m|counter [5]),
	.datac(\c|m|counter [4]),
	.datad(\c|m|counter [3]),
	.cin(gnd),
	.combout(\c|m|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Equal0~2 .lut_mask = 16'h0002;
defparam \c|m|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N20
cycloneii_lcell_comb \c|m|Mux3~0 (
// Equation(s):
// \c|m|Mux3~0_combout  = (!\c|m|cur_state [3] & ((\c|m|cur_state [0] & (!\c|m|cur_state [1] & !\c|m|cur_state [2])) # (!\c|m|cur_state [0] & (\c|m|cur_state [1] & \c|m|cur_state [2]))))

	.dataa(\c|m|cur_state [0]),
	.datab(\c|m|cur_state [3]),
	.datac(\c|m|cur_state [1]),
	.datad(\c|m|cur_state [2]),
	.cin(gnd),
	.combout(\c|m|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Mux3~0 .lut_mask = 16'h1002;
defparam \c|m|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N6
cycloneii_lcell_comb \c|m|Mux0~0 (
// Equation(s):
// \c|m|Mux0~0_combout  = (\c|m|cur_state [3] & ((\c|m|cur_state [2]) # ((\c|m|cur_state [0]) # (!\c|m|cur_state [1])))) # (!\c|m|cur_state [3] & (\c|m|cur_state [1] $ (((\c|m|cur_state [2] & \c|m|cur_state [0])))))

	.dataa(\c|m|cur_state [2]),
	.datab(\c|m|cur_state [3]),
	.datac(\c|m|cur_state [1]),
	.datad(\c|m|cur_state [0]),
	.cin(gnd),
	.combout(\c|m|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Mux0~0 .lut_mask = 16'hDEBC;
defparam \c|m|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[0]~I (
	.datain(data_in[0]),
	.oe(\c|m|w_ready~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[0]));
// synopsys translate_off
defparam \DRAM_DQ[0]~I .input_async_reset = "none";
defparam \DRAM_DQ[0]~I .input_power_up = "low";
defparam \DRAM_DQ[0]~I .input_register_mode = "none";
defparam \DRAM_DQ[0]~I .input_sync_reset = "none";
defparam \DRAM_DQ[0]~I .oe_async_reset = "none";
defparam \DRAM_DQ[0]~I .oe_power_up = "low";
defparam \DRAM_DQ[0]~I .oe_register_mode = "none";
defparam \DRAM_DQ[0]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[0]~I .operation_mode = "bidir";
defparam \DRAM_DQ[0]~I .output_async_reset = "none";
defparam \DRAM_DQ[0]~I .output_power_up = "low";
defparam \DRAM_DQ[0]~I .output_register_mode = "none";
defparam \DRAM_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[1]~I (
	.datain(data_in[1]),
	.oe(\c|m|w_ready~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[1]));
// synopsys translate_off
defparam \DRAM_DQ[1]~I .input_async_reset = "none";
defparam \DRAM_DQ[1]~I .input_power_up = "low";
defparam \DRAM_DQ[1]~I .input_register_mode = "none";
defparam \DRAM_DQ[1]~I .input_sync_reset = "none";
defparam \DRAM_DQ[1]~I .oe_async_reset = "none";
defparam \DRAM_DQ[1]~I .oe_power_up = "low";
defparam \DRAM_DQ[1]~I .oe_register_mode = "none";
defparam \DRAM_DQ[1]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[1]~I .operation_mode = "bidir";
defparam \DRAM_DQ[1]~I .output_async_reset = "none";
defparam \DRAM_DQ[1]~I .output_power_up = "low";
defparam \DRAM_DQ[1]~I .output_register_mode = "none";
defparam \DRAM_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[2]~I (
	.datain(data_in[2]),
	.oe(\c|m|w_ready~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[2]));
// synopsys translate_off
defparam \DRAM_DQ[2]~I .input_async_reset = "none";
defparam \DRAM_DQ[2]~I .input_power_up = "low";
defparam \DRAM_DQ[2]~I .input_register_mode = "none";
defparam \DRAM_DQ[2]~I .input_sync_reset = "none";
defparam \DRAM_DQ[2]~I .oe_async_reset = "none";
defparam \DRAM_DQ[2]~I .oe_power_up = "low";
defparam \DRAM_DQ[2]~I .oe_register_mode = "none";
defparam \DRAM_DQ[2]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[2]~I .operation_mode = "bidir";
defparam \DRAM_DQ[2]~I .output_async_reset = "none";
defparam \DRAM_DQ[2]~I .output_power_up = "low";
defparam \DRAM_DQ[2]~I .output_register_mode = "none";
defparam \DRAM_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[3]~I (
	.datain(data_in[3]),
	.oe(\c|m|w_ready~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[3]));
// synopsys translate_off
defparam \DRAM_DQ[3]~I .input_async_reset = "none";
defparam \DRAM_DQ[3]~I .input_power_up = "low";
defparam \DRAM_DQ[3]~I .input_register_mode = "none";
defparam \DRAM_DQ[3]~I .input_sync_reset = "none";
defparam \DRAM_DQ[3]~I .oe_async_reset = "none";
defparam \DRAM_DQ[3]~I .oe_power_up = "low";
defparam \DRAM_DQ[3]~I .oe_register_mode = "none";
defparam \DRAM_DQ[3]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[3]~I .operation_mode = "bidir";
defparam \DRAM_DQ[3]~I .output_async_reset = "none";
defparam \DRAM_DQ[3]~I .output_power_up = "low";
defparam \DRAM_DQ[3]~I .output_register_mode = "none";
defparam \DRAM_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[4]~I (
	.datain(data_in[4]),
	.oe(\c|m|w_ready~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[4]));
// synopsys translate_off
defparam \DRAM_DQ[4]~I .input_async_reset = "none";
defparam \DRAM_DQ[4]~I .input_power_up = "low";
defparam \DRAM_DQ[4]~I .input_register_mode = "none";
defparam \DRAM_DQ[4]~I .input_sync_reset = "none";
defparam \DRAM_DQ[4]~I .oe_async_reset = "none";
defparam \DRAM_DQ[4]~I .oe_power_up = "low";
defparam \DRAM_DQ[4]~I .oe_register_mode = "none";
defparam \DRAM_DQ[4]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[4]~I .operation_mode = "bidir";
defparam \DRAM_DQ[4]~I .output_async_reset = "none";
defparam \DRAM_DQ[4]~I .output_power_up = "low";
defparam \DRAM_DQ[4]~I .output_register_mode = "none";
defparam \DRAM_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[5]~I (
	.datain(data_in[5]),
	.oe(\c|m|w_ready~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[5]));
// synopsys translate_off
defparam \DRAM_DQ[5]~I .input_async_reset = "none";
defparam \DRAM_DQ[5]~I .input_power_up = "low";
defparam \DRAM_DQ[5]~I .input_register_mode = "none";
defparam \DRAM_DQ[5]~I .input_sync_reset = "none";
defparam \DRAM_DQ[5]~I .oe_async_reset = "none";
defparam \DRAM_DQ[5]~I .oe_power_up = "low";
defparam \DRAM_DQ[5]~I .oe_register_mode = "none";
defparam \DRAM_DQ[5]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[5]~I .operation_mode = "bidir";
defparam \DRAM_DQ[5]~I .output_async_reset = "none";
defparam \DRAM_DQ[5]~I .output_power_up = "low";
defparam \DRAM_DQ[5]~I .output_register_mode = "none";
defparam \DRAM_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[6]~I (
	.datain(data_in[6]),
	.oe(\c|m|w_ready~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[6]));
// synopsys translate_off
defparam \DRAM_DQ[6]~I .input_async_reset = "none";
defparam \DRAM_DQ[6]~I .input_power_up = "low";
defparam \DRAM_DQ[6]~I .input_register_mode = "none";
defparam \DRAM_DQ[6]~I .input_sync_reset = "none";
defparam \DRAM_DQ[6]~I .oe_async_reset = "none";
defparam \DRAM_DQ[6]~I .oe_power_up = "low";
defparam \DRAM_DQ[6]~I .oe_register_mode = "none";
defparam \DRAM_DQ[6]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[6]~I .operation_mode = "bidir";
defparam \DRAM_DQ[6]~I .output_async_reset = "none";
defparam \DRAM_DQ[6]~I .output_power_up = "low";
defparam \DRAM_DQ[6]~I .output_register_mode = "none";
defparam \DRAM_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[7]~I (
	.datain(data_in[7]),
	.oe(\c|m|w_ready~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[7]));
// synopsys translate_off
defparam \DRAM_DQ[7]~I .input_async_reset = "none";
defparam \DRAM_DQ[7]~I .input_power_up = "low";
defparam \DRAM_DQ[7]~I .input_register_mode = "none";
defparam \DRAM_DQ[7]~I .input_sync_reset = "none";
defparam \DRAM_DQ[7]~I .oe_async_reset = "none";
defparam \DRAM_DQ[7]~I .oe_power_up = "low";
defparam \DRAM_DQ[7]~I .oe_register_mode = "none";
defparam \DRAM_DQ[7]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[7]~I .operation_mode = "bidir";
defparam \DRAM_DQ[7]~I .output_async_reset = "none";
defparam \DRAM_DQ[7]~I .output_power_up = "low";
defparam \DRAM_DQ[7]~I .output_register_mode = "none";
defparam \DRAM_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y9_N11
cycloneii_lcell_ff we(
	.clk(!\c|m|waiting~combout ),
	.datain(gnd),
	.sdata(\SW~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\we~regout ));

// Location: LCCOMB_X6_Y9_N0
cycloneii_lcell_comb \c|m|counter[0]~15 (
// Equation(s):
// \c|m|counter[0]~15_combout  = \c|m|counter [0] $ (VCC)
// \c|m|counter[0]~16  = CARRY(\c|m|counter [0])

	.dataa(vcc),
	.datab(\c|m|counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\c|m|counter[0]~15_combout ),
	.cout(\c|m|counter[0]~16 ));
// synopsys translate_off
defparam \c|m|counter[0]~15 .lut_mask = 16'h33CC;
defparam \c|m|counter[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N18
cycloneii_lcell_comb \c|m|Equal1~0 (
// Equation(s):
// \c|m|Equal1~0_combout  = (\c|m|counter [3] & (\c|m|counter [5] & (\c|m|counter [4] & !\c|m|counter [1])))

	.dataa(\c|m|counter [3]),
	.datab(\c|m|counter [5]),
	.datac(\c|m|counter [4]),
	.datad(\c|m|counter [1]),
	.cin(gnd),
	.combout(\c|m|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Equal1~0 .lut_mask = 16'h0080;
defparam \c|m|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N12
cycloneii_lcell_comb \c|m|counter[6]~27 (
// Equation(s):
// \c|m|counter[6]~27_combout  = (\c|m|counter [6] & (\c|m|counter[5]~26  $ (GND))) # (!\c|m|counter [6] & (!\c|m|counter[5]~26  & VCC))
// \c|m|counter[6]~28  = CARRY((\c|m|counter [6] & !\c|m|counter[5]~26 ))

	.dataa(vcc),
	.datab(\c|m|counter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|m|counter[5]~26 ),
	.combout(\c|m|counter[6]~27_combout ),
	.cout(\c|m|counter[6]~28 ));
// synopsys translate_off
defparam \c|m|counter[6]~27 .lut_mask = 16'hC30C;
defparam \c|m|counter[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N14
cycloneii_lcell_comb \c|m|counter[7]~35 (
// Equation(s):
// \c|m|counter[7]~35_combout  = (\c|m|counter [7] & (!\c|m|counter[6]~28 )) # (!\c|m|counter [7] & ((\c|m|counter[6]~28 ) # (GND)))
// \c|m|counter[7]~36  = CARRY((!\c|m|counter[6]~28 ) # (!\c|m|counter [7]))

	.dataa(\c|m|counter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|m|counter[6]~28 ),
	.combout(\c|m|counter[7]~35_combout ),
	.cout(\c|m|counter[7]~36 ));
// synopsys translate_off
defparam \c|m|counter[7]~35 .lut_mask = 16'h5A5F;
defparam \c|m|counter[7]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N16
cycloneii_lcell_comb \c|m|counter[8]~37 (
// Equation(s):
// \c|m|counter[8]~37_combout  = (\c|m|counter [8] & (\c|m|counter[7]~36  $ (GND))) # (!\c|m|counter [8] & (!\c|m|counter[7]~36  & VCC))
// \c|m|counter[8]~38  = CARRY((\c|m|counter [8] & !\c|m|counter[7]~36 ))

	.dataa(\c|m|counter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|m|counter[7]~36 ),
	.combout(\c|m|counter[8]~37_combout ),
	.cout(\c|m|counter[8]~38 ));
// synopsys translate_off
defparam \c|m|counter[8]~37 .lut_mask = 16'hA50A;
defparam \c|m|counter[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N20
cycloneii_lcell_comb \c|m|counter[10]~41 (
// Equation(s):
// \c|m|counter[10]~41_combout  = (\c|m|counter [10] & (\c|m|counter[9]~40  $ (GND))) # (!\c|m|counter [10] & (!\c|m|counter[9]~40  & VCC))
// \c|m|counter[10]~42  = CARRY((\c|m|counter [10] & !\c|m|counter[9]~40 ))

	.dataa(\c|m|counter [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|m|counter[9]~40 ),
	.combout(\c|m|counter[10]~41_combout ),
	.cout(\c|m|counter[10]~42 ));
// synopsys translate_off
defparam \c|m|counter[10]~41 .lut_mask = 16'hA50A;
defparam \c|m|counter[10]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N8
cycloneii_lcell_comb \c|m|cur_state~3 (
// Equation(s):
// \c|m|cur_state~3_combout  = (!\c|m|cur_state [3] & (!\c|m|cur_state [1] & (!\c|m|cur_state [2] & \KEY~combout [1])))

	.dataa(\c|m|cur_state [3]),
	.datab(\c|m|cur_state [1]),
	.datac(\c|m|cur_state [2]),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\c|m|cur_state~3_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~3 .lut_mask = 16'h0100;
defparam \c|m|cur_state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N20
cycloneii_lcell_comb \c|m|Decoder0~2 (
// Equation(s):
// \c|m|Decoder0~2_combout  = (\c|m|cur_state [0] & \c|m|cur_state [2])

	.dataa(vcc),
	.datab(\c|m|cur_state [0]),
	.datac(vcc),
	.datad(\c|m|cur_state [2]),
	.cin(gnd),
	.combout(\c|m|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Decoder0~2 .lut_mask = 16'hCC00;
defparam \c|m|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N26
cycloneii_lcell_comb \c|m|cur_state~0 (
// Equation(s):
// \c|m|cur_state~0_combout  = (\KEY~combout [1] & (!\c|m|cur_state [3] & (\c|m|cur_state [1] $ (\c|m|Decoder0~2_combout ))))

	.dataa(\KEY~combout [1]),
	.datab(\c|m|cur_state [1]),
	.datac(\c|m|Decoder0~2_combout ),
	.datad(\c|m|cur_state [3]),
	.cin(gnd),
	.combout(\c|m|cur_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~0 .lut_mask = 16'h0028;
defparam \c|m|cur_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N12
cycloneii_lcell_comb \c|m|Selector3~0 (
// Equation(s):
// \c|m|Selector3~0_combout  = (!\c|m|cur_state [3] & (!\c|m|cur_state [1] & (\c|m|cur_state [2] & !\c|m|cur_state [0])))

	.dataa(\c|m|cur_state [3]),
	.datab(\c|m|cur_state [1]),
	.datac(\c|m|cur_state [2]),
	.datad(\c|m|cur_state [0]),
	.cin(gnd),
	.combout(\c|m|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Selector3~0 .lut_mask = 16'h0010;
defparam \c|m|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N30
cycloneii_lcell_comb \c|m|cur_state~1 (
// Equation(s):
// \c|m|cur_state~1_combout  = (\KEY~combout [1] & (!\we~regout  & \c|m|Selector3~0_combout ))

	.dataa(vcc),
	.datab(\KEY~combout [1]),
	.datac(\we~regout ),
	.datad(\c|m|Selector3~0_combout ),
	.cin(gnd),
	.combout(\c|m|cur_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~1 .lut_mask = 16'h0C00;
defparam \c|m|cur_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N14
cycloneii_lcell_comb \c|m|cur_state~2 (
// Equation(s):
// \c|m|cur_state~2_combout  = (\c|m|cur_state~0_combout ) # ((\c|m|cur_state~1_combout  & ((!\c|m|counter [6]) # (!\c|m|Equal1~1_combout ))))

	.dataa(\c|m|Equal1~1_combout ),
	.datab(\c|m|counter [6]),
	.datac(\c|m|cur_state~0_combout ),
	.datad(\c|m|cur_state~1_combout ),
	.cin(gnd),
	.combout(\c|m|cur_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~2 .lut_mask = 16'hF7F0;
defparam \c|m|cur_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N14
cycloneii_lcell_comb \c|m|cur_state~4 (
// Equation(s):
// \c|m|cur_state~4_combout  = (\c|m|cur_state~2_combout ) # ((\c|m|Equal0~4_combout  & (\c|m|cur_state~3_combout  & !\c|m|cur_state [0])))

	.dataa(\c|m|Equal0~4_combout ),
	.datab(\c|m|cur_state~3_combout ),
	.datac(\c|m|cur_state [0]),
	.datad(\c|m|cur_state~2_combout ),
	.cin(gnd),
	.combout(\c|m|cur_state~4_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~4 .lut_mask = 16'hFF08;
defparam \c|m|cur_state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y9_N15
cycloneii_lcell_ff \c|m|cur_state[0] (
	.clk(\CLOCK_27~combout ),
	.datain(\c|m|cur_state~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|cur_state [0]));

// Location: LCCOMB_X3_Y9_N16
cycloneii_lcell_comb \c|m|Decoder0~1 (
// Equation(s):
// \c|m|Decoder0~1_combout  = (\c|m|cur_state [2] & (!\c|m|cur_state [0] & !\c|m|cur_state [3]))

	.dataa(vcc),
	.datab(\c|m|cur_state [2]),
	.datac(\c|m|cur_state [0]),
	.datad(\c|m|cur_state [3]),
	.cin(gnd),
	.combout(\c|m|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Decoder0~1 .lut_mask = 16'h000C;
defparam \c|m|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N22
cycloneii_lcell_comb \c|m|cur_state~13 (
// Equation(s):
// \c|m|cur_state~13_combout  = (\KEY~combout [1] & (\c|m|Decoder0~1_combout  & ((!\c|m|Equal1~1_combout ) # (!\c|m|counter [6]))))

	.dataa(\KEY~combout [1]),
	.datab(\c|m|counter [6]),
	.datac(\c|m|Equal1~1_combout ),
	.datad(\c|m|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\c|m|cur_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~13 .lut_mask = 16'h2A00;
defparam \c|m|cur_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N2
cycloneii_lcell_comb \c|m|cur_state~11 (
// Equation(s):
// \c|m|cur_state~11_combout  = (\KEY~combout [1] & ((\c|m|cur_state [2] & ((!\c|m|cur_state [3]))) # (!\c|m|cur_state [2] & (!\c|m|cur_state [0] & \c|m|cur_state [3]))))

	.dataa(\KEY~combout [1]),
	.datab(\c|m|cur_state [2]),
	.datac(\c|m|cur_state [0]),
	.datad(\c|m|cur_state [3]),
	.cin(gnd),
	.combout(\c|m|cur_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~11 .lut_mask = 16'h0288;
defparam \c|m|cur_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N24
cycloneii_lcell_comb \c|m|cur_state~12 (
// Equation(s):
// \c|m|cur_state~12_combout  = (\c|m|cur_state~8_combout  & ((\c|m|Decoder0~2_combout ) # ((\c|m|cur_state~11_combout  & \c|m|cur_state [1])))) # (!\c|m|cur_state~8_combout  & (\c|m|cur_state~11_combout  & ((\c|m|cur_state [1]))))

	.dataa(\c|m|cur_state~8_combout ),
	.datab(\c|m|cur_state~11_combout ),
	.datac(\c|m|Decoder0~2_combout ),
	.datad(\c|m|cur_state [1]),
	.cin(gnd),
	.combout(\c|m|cur_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~12 .lut_mask = 16'hECA0;
defparam \c|m|cur_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y9_N29
cycloneii_lcell_ff re(
	.clk(!\c|m|waiting~combout ),
	.datain(gnd),
	.sdata(\SW~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\re~regout ));

// Location: LCCOMB_X4_Y9_N6
cycloneii_lcell_comb \c|m|cur_state~14 (
// Equation(s):
// \c|m|cur_state~14_combout  = (\c|m|cur_state~12_combout ) # ((\c|m|cur_state~13_combout  & ((\we~regout ) # (\re~regout ))))

	.dataa(\we~regout ),
	.datab(\c|m|cur_state~13_combout ),
	.datac(\c|m|cur_state~12_combout ),
	.datad(\re~regout ),
	.cin(gnd),
	.combout(\c|m|cur_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~14 .lut_mask = 16'hFCF8;
defparam \c|m|cur_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N18
cycloneii_lcell_comb \c|m|cur_state~15 (
// Equation(s):
// \c|m|cur_state~15_combout  = (\c|m|cur_state~14_combout ) # ((\c|m|Equal0~4_combout  & (\c|m|cur_state~3_combout  & \c|m|cur_state [0])))

	.dataa(\c|m|Equal0~4_combout ),
	.datab(\c|m|cur_state~3_combout ),
	.datac(\c|m|cur_state [0]),
	.datad(\c|m|cur_state~14_combout ),
	.cin(gnd),
	.combout(\c|m|cur_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~15 .lut_mask = 16'hFF80;
defparam \c|m|cur_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y9_N19
cycloneii_lcell_ff \c|m|cur_state[2] (
	.clk(\CLOCK_27~combout ),
	.datain(\c|m|cur_state~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|cur_state [2]));

// Location: LCCOMB_X1_Y9_N20
cycloneii_lcell_comb \c|m|cur_state~7 (
// Equation(s):
// \c|m|cur_state~7_combout  = (\c|m|cur_state [3] & (!\c|m|cur_state [1] & (!\c|m|cur_state [2] & \KEY~combout [1])))

	.dataa(\c|m|cur_state [3]),
	.datab(\c|m|cur_state [1]),
	.datac(\c|m|cur_state [2]),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\c|m|cur_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~7 .lut_mask = 16'h0200;
defparam \c|m|cur_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N22
cycloneii_lcell_comb \c|m|counter[11]~43 (
// Equation(s):
// \c|m|counter[11]~43_combout  = (\c|m|counter [11] & (!\c|m|counter[10]~42 )) # (!\c|m|counter [11] & ((\c|m|counter[10]~42 ) # (GND)))
// \c|m|counter[11]~44  = CARRY((!\c|m|counter[10]~42 ) # (!\c|m|counter [11]))

	.dataa(vcc),
	.datab(\c|m|counter [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|m|counter[10]~42 ),
	.combout(\c|m|counter[11]~43_combout ),
	.cout(\c|m|counter[11]~44 ));
// synopsys translate_off
defparam \c|m|counter[11]~43 .lut_mask = 16'h3C3F;
defparam \c|m|counter[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X5_Y9_N5
cycloneii_lcell_ff \c|m|counter[11] (
	.clk(\CLOCK_27~combout ),
	.datain(gnd),
	.sdata(\c|m|counter[11]~43_combout ),
	.aclr(gnd),
	.sclr(\c|m|counter[5]~30_combout ),
	.sload(vcc),
	.ena(\c|m|counter[5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|counter [11]));

// Location: LCCOMB_X6_Y9_N24
cycloneii_lcell_comb \c|m|counter[12]~45 (
// Equation(s):
// \c|m|counter[12]~45_combout  = (\c|m|counter [12] & (\c|m|counter[11]~44  $ (GND))) # (!\c|m|counter [12] & (!\c|m|counter[11]~44  & VCC))
// \c|m|counter[12]~46  = CARRY((\c|m|counter [12] & !\c|m|counter[11]~44 ))

	.dataa(\c|m|counter [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|m|counter[11]~44 ),
	.combout(\c|m|counter[12]~45_combout ),
	.cout(\c|m|counter[12]~46 ));
// synopsys translate_off
defparam \c|m|counter[12]~45 .lut_mask = 16'hA50A;
defparam \c|m|counter[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N26
cycloneii_lcell_comb \c|m|counter[13]~47 (
// Equation(s):
// \c|m|counter[13]~47_combout  = \c|m|counter[12]~46  $ (\c|m|counter [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c|m|counter [13]),
	.cin(\c|m|counter[12]~46 ),
	.combout(\c|m|counter[13]~47_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|counter[13]~47 .lut_mask = 16'h0FF0;
defparam \c|m|counter[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y9_N27
cycloneii_lcell_ff \c|m|counter[13] (
	.clk(\CLOCK_27~combout ),
	.datain(\c|m|counter[13]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c|m|counter[5]~30_combout ),
	.sload(gnd),
	.ena(\c|m|counter[5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|counter [13]));

// Location: LCFF_X5_Y9_N1
cycloneii_lcell_ff \c|m|counter[7] (
	.clk(\CLOCK_27~combout ),
	.datain(gnd),
	.sdata(\c|m|counter[7]~35_combout ),
	.aclr(gnd),
	.sclr(\c|m|counter[5]~30_combout ),
	.sload(vcc),
	.ena(\c|m|counter[5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|counter [7]));

// Location: LCFF_X5_Y9_N21
cycloneii_lcell_ff \c|m|counter[8] (
	.clk(\CLOCK_27~combout ),
	.datain(gnd),
	.sdata(\c|m|counter[8]~37_combout ),
	.aclr(gnd),
	.sclr(\c|m|counter[5]~30_combout ),
	.sload(vcc),
	.ena(\c|m|counter[5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|counter [8]));

// Location: LCCOMB_X5_Y9_N0
cycloneii_lcell_comb \c|m|Equal0~0 (
// Equation(s):
// \c|m|Equal0~0_combout  = (!\c|m|counter [2] & (!\c|m|counter [0] & (!\c|m|counter [7] & !\c|m|counter [8])))

	.dataa(\c|m|counter [2]),
	.datab(\c|m|counter [0]),
	.datac(\c|m|counter [7]),
	.datad(\c|m|counter [8]),
	.cin(gnd),
	.combout(\c|m|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Equal0~0 .lut_mask = 16'h0001;
defparam \c|m|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N26
cycloneii_lcell_comb \c|m|Equal0~3 (
// Equation(s):
// \c|m|Equal0~3_combout  = (\c|m|Equal0~2_combout  & (!\c|m|counter [13] & (\c|m|Equal0~1_combout  & \c|m|Equal0~0_combout )))

	.dataa(\c|m|Equal0~2_combout ),
	.datab(\c|m|counter [13]),
	.datac(\c|m|Equal0~1_combout ),
	.datad(\c|m|Equal0~0_combout ),
	.cin(gnd),
	.combout(\c|m|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Equal0~3 .lut_mask = 16'h2000;
defparam \c|m|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N30
cycloneii_lcell_comb \c|m|counter[5]~32 (
// Equation(s):
// \c|m|counter[5]~32_combout  = (\c|m|cur_state~8_combout  & ((\c|m|counter [6]) # (!\c|m|Equal0~3_combout )))

	.dataa(\c|m|cur_state~8_combout ),
	.datab(\c|m|Equal0~3_combout ),
	.datac(vcc),
	.datad(\c|m|counter [6]),
	.cin(gnd),
	.combout(\c|m|counter[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|counter[5]~32 .lut_mask = 16'hAA22;
defparam \c|m|counter[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N0
cycloneii_lcell_comb \c|m|counter[5]~31 (
// Equation(s):
// \c|m|counter[5]~31_combout  = (!\c|m|cur_state [3] & (!\c|m|cur_state [1] & \KEY~combout [1]))

	.dataa(\c|m|cur_state [3]),
	.datab(\c|m|cur_state [1]),
	.datac(vcc),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\c|m|counter[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|counter[5]~31 .lut_mask = 16'h1100;
defparam \c|m|counter[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N12
cycloneii_lcell_comb \c|m|counter[5]~33 (
// Equation(s):
// \c|m|counter[5]~33_combout  = (\c|m|cur_state [2] & ((\c|m|cur_state [0] & ((\c|m|counter[5]~31_combout ))) # (!\c|m|cur_state [0] & (\c|m|counter[5]~32_combout )))) # (!\c|m|cur_state [2] & (\c|m|counter[5]~32_combout  & ((\c|m|cur_state [0]))))

	.dataa(\c|m|cur_state [2]),
	.datab(\c|m|counter[5]~32_combout ),
	.datac(\c|m|counter[5]~31_combout ),
	.datad(\c|m|cur_state [0]),
	.cin(gnd),
	.combout(\c|m|counter[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|counter[5]~33 .lut_mask = 16'hE488;
defparam \c|m|counter[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N20
cycloneii_lcell_comb \c|m|counter[5]~34 (
// Equation(s):
// \c|m|counter[5]~34_combout  = (!\c|m|counter[5]~14_combout  & (!\c|m|cur_state~7_combout  & !\c|m|counter[5]~33_combout ))

	.dataa(\c|m|counter[5]~14_combout ),
	.datab(\c|m|cur_state~7_combout ),
	.datac(vcc),
	.datad(\c|m|counter[5]~33_combout ),
	.cin(gnd),
	.combout(\c|m|counter[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|counter[5]~34 .lut_mask = 16'h0011;
defparam \c|m|counter[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y9_N21
cycloneii_lcell_ff \c|m|counter[10] (
	.clk(\CLOCK_27~combout ),
	.datain(\c|m|counter[10]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c|m|counter[5]~30_combout ),
	.sload(gnd),
	.ena(\c|m|counter[5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|counter [10]));

// Location: LCFF_X6_Y9_N25
cycloneii_lcell_ff \c|m|counter[12] (
	.clk(\CLOCK_27~combout ),
	.datain(\c|m|counter[12]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c|m|counter[5]~30_combout ),
	.sload(gnd),
	.ena(\c|m|counter[5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|counter [12]));

// Location: LCCOMB_X5_Y9_N4
cycloneii_lcell_comb \c|m|Equal0~1 (
// Equation(s):
// \c|m|Equal0~1_combout  = (!\c|m|counter [9] & (!\c|m|counter [10] & (!\c|m|counter [11] & !\c|m|counter [12])))

	.dataa(\c|m|counter [9]),
	.datab(\c|m|counter [10]),
	.datac(\c|m|counter [11]),
	.datad(\c|m|counter [12]),
	.cin(gnd),
	.combout(\c|m|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Equal0~1 .lut_mask = 16'h0001;
defparam \c|m|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N28
cycloneii_lcell_comb \c|m|Equal1~1 (
// Equation(s):
// \c|m|Equal1~1_combout  = (!\c|m|counter [13] & (\c|m|Equal1~0_combout  & (\c|m|Equal0~1_combout  & \c|m|Equal0~0_combout )))

	.dataa(\c|m|counter [13]),
	.datab(\c|m|Equal1~0_combout ),
	.datac(\c|m|Equal0~1_combout ),
	.datad(\c|m|Equal0~0_combout ),
	.cin(gnd),
	.combout(\c|m|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Equal1~1 .lut_mask = 16'h4000;
defparam \c|m|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N18
cycloneii_lcell_comb \c|m|cur_state~16 (
// Equation(s):
// \c|m|cur_state~16_combout  = (\c|m|Selector3~0_combout  & (\KEY~combout [1] & (\c|m|counter [6] & \c|m|Equal1~1_combout )))

	.dataa(\c|m|Selector3~0_combout ),
	.datab(\KEY~combout [1]),
	.datac(\c|m|counter [6]),
	.datad(\c|m|Equal1~1_combout ),
	.cin(gnd),
	.combout(\c|m|cur_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~16 .lut_mask = 16'h8000;
defparam \c|m|cur_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N8
cycloneii_lcell_comb \c|m|cur_state~17 (
// Equation(s):
// \c|m|cur_state~17_combout  = (\c|m|cur_state~7_combout ) # ((\c|m|cur_state~16_combout ) # ((\c|m|cur_state~1_combout  & !\re~regout )))

	.dataa(\c|m|cur_state~7_combout ),
	.datab(\c|m|cur_state~16_combout ),
	.datac(\c|m|cur_state~1_combout ),
	.datad(\re~regout ),
	.cin(gnd),
	.combout(\c|m|cur_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~17 .lut_mask = 16'hEEFE;
defparam \c|m|cur_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y9_N9
cycloneii_lcell_ff \c|m|cur_state[3] (
	.clk(\CLOCK_27~combout ),
	.datain(\c|m|cur_state~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|cur_state [3]));

// Location: LCCOMB_X2_Y9_N26
cycloneii_lcell_comb \c|m|Equal0~4 (
// Equation(s):
// \c|m|Equal0~4_combout  = (!\c|m|counter [6] & \c|m|Equal0~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c|m|counter [6]),
	.datad(\c|m|Equal0~3_combout ),
	.cin(gnd),
	.combout(\c|m|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Equal0~4 .lut_mask = 16'h0F00;
defparam \c|m|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N24
cycloneii_lcell_comb \c|m|counter[5]~29 (
// Equation(s):
// \c|m|counter[5]~29_combout  = (\c|m|cur_state [2]) # ((\c|m|cur_state [0]) # ((!\c|m|cur_state [3] & \c|m|Equal0~4_combout )))

	.dataa(\c|m|cur_state [3]),
	.datab(\c|m|Equal0~4_combout ),
	.datac(\c|m|cur_state [2]),
	.datad(\c|m|cur_state [0]),
	.cin(gnd),
	.combout(\c|m|counter[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|counter[5]~29 .lut_mask = 16'hFFF4;
defparam \c|m|counter[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N28
cycloneii_lcell_comb \c|m|counter[5]~30 (
// Equation(s):
// \c|m|counter[5]~30_combout  = ((\c|m|counter[5]~29_combout  & ((\c|m|cur_state [3]) # (!\c|m|cur_state [1])))) # (!\KEY~combout [1])

	.dataa(\c|m|cur_state [1]),
	.datab(\c|m|cur_state [3]),
	.datac(\c|m|counter[5]~29_combout ),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\c|m|counter[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|counter[5]~30 .lut_mask = 16'hD0FF;
defparam \c|m|counter[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y9_N1
cycloneii_lcell_ff \c|m|counter[0] (
	.clk(\CLOCK_27~combout ),
	.datain(\c|m|counter[0]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c|m|counter[5]~30_combout ),
	.sload(gnd),
	.ena(\c|m|counter[5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|counter [0]));

// Location: LCCOMB_X6_Y9_N2
cycloneii_lcell_comb \c|m|counter[1]~17 (
// Equation(s):
// \c|m|counter[1]~17_combout  = (\c|m|counter [1] & (!\c|m|counter[0]~16 )) # (!\c|m|counter [1] & ((\c|m|counter[0]~16 ) # (GND)))
// \c|m|counter[1]~18  = CARRY((!\c|m|counter[0]~16 ) # (!\c|m|counter [1]))

	.dataa(vcc),
	.datab(\c|m|counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|m|counter[0]~16 ),
	.combout(\c|m|counter[1]~17_combout ),
	.cout(\c|m|counter[1]~18 ));
// synopsys translate_off
defparam \c|m|counter[1]~17 .lut_mask = 16'h3C3F;
defparam \c|m|counter[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y9_N3
cycloneii_lcell_ff \c|m|counter[1] (
	.clk(\CLOCK_27~combout ),
	.datain(\c|m|counter[1]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c|m|counter[5]~30_combout ),
	.sload(gnd),
	.ena(\c|m|counter[5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|counter [1]));

// Location: LCCOMB_X6_Y9_N4
cycloneii_lcell_comb \c|m|counter[2]~19 (
// Equation(s):
// \c|m|counter[2]~19_combout  = (\c|m|counter [2] & (\c|m|counter[1]~18  $ (GND))) # (!\c|m|counter [2] & (!\c|m|counter[1]~18  & VCC))
// \c|m|counter[2]~20  = CARRY((\c|m|counter [2] & !\c|m|counter[1]~18 ))

	.dataa(vcc),
	.datab(\c|m|counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|m|counter[1]~18 ),
	.combout(\c|m|counter[2]~19_combout ),
	.cout(\c|m|counter[2]~20 ));
// synopsys translate_off
defparam \c|m|counter[2]~19 .lut_mask = 16'hC30C;
defparam \c|m|counter[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y9_N5
cycloneii_lcell_ff \c|m|counter[2] (
	.clk(\CLOCK_27~combout ),
	.datain(\c|m|counter[2]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c|m|counter[5]~30_combout ),
	.sload(gnd),
	.ena(\c|m|counter[5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|counter [2]));

// Location: LCCOMB_X6_Y9_N8
cycloneii_lcell_comb \c|m|counter[4]~23 (
// Equation(s):
// \c|m|counter[4]~23_combout  = (\c|m|counter [4] & (\c|m|counter[3]~22  $ (GND))) # (!\c|m|counter [4] & (!\c|m|counter[3]~22  & VCC))
// \c|m|counter[4]~24  = CARRY((\c|m|counter [4] & !\c|m|counter[3]~22 ))

	.dataa(vcc),
	.datab(\c|m|counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|m|counter[3]~22 ),
	.combout(\c|m|counter[4]~23_combout ),
	.cout(\c|m|counter[4]~24 ));
// synopsys translate_off
defparam \c|m|counter[4]~23 .lut_mask = 16'hC30C;
defparam \c|m|counter[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X5_Y9_N11
cycloneii_lcell_ff \c|m|counter[4] (
	.clk(\CLOCK_27~combout ),
	.datain(gnd),
	.sdata(\c|m|counter[4]~23_combout ),
	.aclr(gnd),
	.sclr(\c|m|counter[5]~30_combout ),
	.sload(vcc),
	.ena(\c|m|counter[5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|counter [4]));

// Location: LCCOMB_X6_Y9_N10
cycloneii_lcell_comb \c|m|counter[5]~25 (
// Equation(s):
// \c|m|counter[5]~25_combout  = (\c|m|counter [5] & (!\c|m|counter[4]~24 )) # (!\c|m|counter [5] & ((\c|m|counter[4]~24 ) # (GND)))
// \c|m|counter[5]~26  = CARRY((!\c|m|counter[4]~24 ) # (!\c|m|counter [5]))

	.dataa(vcc),
	.datab(\c|m|counter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|m|counter[4]~24 ),
	.combout(\c|m|counter[5]~25_combout ),
	.cout(\c|m|counter[5]~26 ));
// synopsys translate_off
defparam \c|m|counter[5]~25 .lut_mask = 16'h3C3F;
defparam \c|m|counter[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X5_Y9_N23
cycloneii_lcell_ff \c|m|counter[5] (
	.clk(\CLOCK_27~combout ),
	.datain(gnd),
	.sdata(\c|m|counter[5]~25_combout ),
	.aclr(gnd),
	.sclr(\c|m|counter[5]~30_combout ),
	.sload(vcc),
	.ena(\c|m|counter[5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|counter [5]));

// Location: LCFF_X4_Y9_N21
cycloneii_lcell_ff \c|m|counter[6] (
	.clk(\CLOCK_27~combout ),
	.datain(gnd),
	.sdata(\c|m|counter[6]~27_combout ),
	.aclr(gnd),
	.sclr(\c|m|counter[5]~30_combout ),
	.sload(vcc),
	.ena(\c|m|counter[5]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|counter [6]));

// Location: LCCOMB_X1_Y9_N22
cycloneii_lcell_comb \c|m|cur_state~5 (
// Equation(s):
// \c|m|cur_state~5_combout  = (!\c|m|cur_state [3] & (\KEY~combout [1] & (\c|m|cur_state [2] & !\c|m|cur_state [0])))

	.dataa(\c|m|cur_state [3]),
	.datab(\KEY~combout [1]),
	.datac(\c|m|cur_state [2]),
	.datad(\c|m|cur_state [0]),
	.cin(gnd),
	.combout(\c|m|cur_state~5_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~5 .lut_mask = 16'h0040;
defparam \c|m|cur_state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N16
cycloneii_lcell_comb \c|m|cur_state~6 (
// Equation(s):
// \c|m|cur_state~6_combout  = (\we~regout  & (\c|m|cur_state~5_combout  & ((!\c|m|counter [6]) # (!\c|m|Equal1~1_combout ))))

	.dataa(\c|m|Equal1~1_combout ),
	.datab(\we~regout ),
	.datac(\c|m|counter [6]),
	.datad(\c|m|cur_state~5_combout ),
	.cin(gnd),
	.combout(\c|m|cur_state~6_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~6 .lut_mask = 16'h4C00;
defparam \c|m|cur_state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N12
cycloneii_lcell_comb \c|m|counter[5]~14 (
// Equation(s):
// \c|m|counter[5]~14_combout  = (\KEY~combout [1] & (\c|m|cur_state [1] & (!\c|m|cur_state [0] & !\c|m|cur_state [3])))

	.dataa(\KEY~combout [1]),
	.datab(\c|m|cur_state [1]),
	.datac(\c|m|cur_state [0]),
	.datad(\c|m|cur_state [3]),
	.cin(gnd),
	.combout(\c|m|counter[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|counter[5]~14 .lut_mask = 16'h0008;
defparam \c|m|counter[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N28
cycloneii_lcell_comb \c|m|cur_state~8 (
// Equation(s):
// \c|m|cur_state~8_combout  = (!\c|m|cur_state [3] & (!\c|m|cur_state [1] & \KEY~combout [1]))

	.dataa(\c|m|cur_state [3]),
	.datab(\c|m|cur_state [1]),
	.datac(vcc),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\c|m|cur_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~8 .lut_mask = 16'h1100;
defparam \c|m|cur_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N28
cycloneii_lcell_comb \c|m|cur_state~9 (
// Equation(s):
// \c|m|cur_state~9_combout  = (\c|m|counter[5]~14_combout ) # ((\c|m|cur_state~7_combout ) # ((\c|m|Decoder0~2_combout  & \c|m|cur_state~8_combout )))

	.dataa(\c|m|Decoder0~2_combout ),
	.datab(\c|m|counter[5]~14_combout ),
	.datac(\c|m|cur_state~7_combout ),
	.datad(\c|m|cur_state~8_combout ),
	.cin(gnd),
	.combout(\c|m|cur_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~9 .lut_mask = 16'hFEFC;
defparam \c|m|cur_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N30
cycloneii_lcell_comb \c|m|cur_state~10 (
// Equation(s):
// \c|m|cur_state~10_combout  = (\c|m|cur_state~6_combout ) # ((\c|m|cur_state~9_combout ) # ((\c|m|Mux2~1_combout  & \KEY~combout [1])))

	.dataa(\c|m|Mux2~1_combout ),
	.datab(\KEY~combout [1]),
	.datac(\c|m|cur_state~6_combout ),
	.datad(\c|m|cur_state~9_combout ),
	.cin(gnd),
	.combout(\c|m|cur_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|cur_state~10 .lut_mask = 16'hFFF8;
defparam \c|m|cur_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y9_N31
cycloneii_lcell_ff \c|m|cur_state[1] (
	.clk(\CLOCK_27~combout ),
	.datain(\c|m|cur_state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|m|cur_state [1]));

// Location: LCCOMB_X5_Y9_N16
cycloneii_lcell_comb \c|m|Decoder0~0 (
// Equation(s):
// \c|m|Decoder0~0_combout  = (!\c|m|cur_state [3] & !\c|m|cur_state [1])

	.dataa(vcc),
	.datab(\c|m|cur_state [3]),
	.datac(\c|m|cur_state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\c|m|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Decoder0~0 .lut_mask = 16'h0303;
defparam \c|m|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N30
cycloneii_lcell_comb \c|m|Mux1~2 (
// Equation(s):
// \c|m|Mux1~2_combout  = (!\c|m|cur_state [2] & (!\c|m|counter [6] & (\c|m|Decoder0~0_combout  & \c|m|Equal0~3_combout )))

	.dataa(\c|m|cur_state [2]),
	.datab(\c|m|counter [6]),
	.datac(\c|m|Decoder0~0_combout ),
	.datad(\c|m|Equal0~3_combout ),
	.cin(gnd),
	.combout(\c|m|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Mux1~2 .lut_mask = 16'h1000;
defparam \c|m|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N2
cycloneii_lcell_comb \c|m|Mux1~3 (
// Equation(s):
// \c|m|Mux1~3_combout  = (\c|m|Mux1~2_combout ) # ((!\c|m|cur_state [0] & (!\c|m|cur_state [1] & !\c|m|cur_state [3])))

	.dataa(\c|m|cur_state [0]),
	.datab(\c|m|cur_state [1]),
	.datac(\c|m|cur_state [3]),
	.datad(\c|m|Mux1~2_combout ),
	.cin(gnd),
	.combout(\c|m|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Mux1~3 .lut_mask = 16'hFF01;
defparam \c|m|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N22
cycloneii_lcell_comb \c|m|waiting (
// Equation(s):
// \c|m|waiting~combout  = (\c|m|Mux0~0_combout  & (\c|m|waiting~combout )) # (!\c|m|Mux0~0_combout  & ((\c|m|Mux1~3_combout )))

	.dataa(\c|m|Mux0~0_combout ),
	.datab(\c|m|waiting~combout ),
	.datac(vcc),
	.datad(\c|m|Mux1~3_combout ),
	.cin(gnd),
	.combout(\c|m|waiting~combout ),
	.cout());
// synopsys translate_off
defparam \c|m|waiting .lut_mask = 16'hDD88;
defparam \c|m|waiting .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \c|m|waiting~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\c|m|waiting~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\c|m|waiting~clkctrl_outclk ));
// synopsys translate_off
defparam \c|m|waiting~clkctrl .clock_type = "global clock";
defparam \c|m|waiting~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y10_N9
cycloneii_lcell_ff \data_in[0] (
	.clk(!\c|m|waiting~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in[0]));

// Location: LCCOMB_X1_Y9_N30
cycloneii_lcell_comb \c|m|WideOr1~0 (
// Equation(s):
// \c|m|WideOr1~0_combout  = (\c|m|cur_state [1] & (!\c|m|cur_state [2] & ((!\c|m|cur_state [3]) # (!\c|m|cur_state [0])))) # (!\c|m|cur_state [1] & ((\c|m|cur_state [3] & (!\c|m|cur_state [2])) # (!\c|m|cur_state [3] & ((\c|m|cur_state [0])))))

	.dataa(\c|m|cur_state [1]),
	.datab(\c|m|cur_state [2]),
	.datac(\c|m|cur_state [0]),
	.datad(\c|m|cur_state [3]),
	.cin(gnd),
	.combout(\c|m|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|WideOr1~0 .lut_mask = 16'h1372;
defparam \c|m|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N18
cycloneii_lcell_comb \c|m|Decoder0~4 (
// Equation(s):
// \c|m|Decoder0~4_combout  = (!\c|m|cur_state [3] & (\c|m|cur_state [1] & (\c|m|cur_state [2] & !\c|m|cur_state [0])))

	.dataa(\c|m|cur_state [3]),
	.datab(\c|m|cur_state [1]),
	.datac(\c|m|cur_state [2]),
	.datad(\c|m|cur_state [0]),
	.cin(gnd),
	.combout(\c|m|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Decoder0~4 .lut_mask = 16'h0040;
defparam \c|m|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N26
cycloneii_lcell_comb \c|m|w_ready (
// Equation(s):
// \c|m|w_ready~combout  = (\c|m|WideOr1~0_combout  & (\c|m|w_ready~combout )) # (!\c|m|WideOr1~0_combout  & ((\c|m|Decoder0~4_combout )))

	.dataa(\c|m|WideOr1~0_combout ),
	.datab(\c|m|w_ready~combout ),
	.datac(vcc),
	.datad(\c|m|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\c|m|w_ready~combout ),
	.cout());
// synopsys translate_off
defparam \c|m|w_ready .lut_mask = 16'hDD88;
defparam \c|m|w_ready .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y10_N27
cycloneii_lcell_ff \data_in[1] (
	.clk(!\c|m|waiting~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in[1]));

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N4
cycloneii_lcell_comb \data_in[2]~feeder (
// Equation(s):
// \data_in[2]~feeder_combout  = \SW~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\data_in[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[2]~feeder .lut_mask = 16'hFF00;
defparam \data_in[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y10_N5
cycloneii_lcell_ff \data_in[2] (
	.clk(!\c|m|waiting~clkctrl_outclk ),
	.datain(\data_in[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in[2]));

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N28
cycloneii_lcell_comb \data_in[3]~feeder (
// Equation(s):
// \data_in[3]~feeder_combout  = \SW~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [3]),
	.cin(gnd),
	.combout(\data_in[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[3]~feeder .lut_mask = 16'hFF00;
defparam \data_in[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y7_N29
cycloneii_lcell_ff \data_in[3] (
	.clk(!\c|m|waiting~clkctrl_outclk ),
	.datain(\data_in[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in[3]));

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N10
cycloneii_lcell_comb \data_in[4]~feeder (
// Equation(s):
// \data_in[4]~feeder_combout  = \SW~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [4]),
	.cin(gnd),
	.combout(\data_in[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[4]~feeder .lut_mask = 16'hFF00;
defparam \data_in[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y7_N11
cycloneii_lcell_ff \data_in[4] (
	.clk(!\c|m|waiting~clkctrl_outclk ),
	.datain(\data_in[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in[4]));

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X4_Y7_N5
cycloneii_lcell_ff \data_in[5] (
	.clk(!\c|m|waiting~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in[5]));

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N18
cycloneii_lcell_comb \data_in[6]~feeder (
// Equation(s):
// \data_in[6]~feeder_combout  = \SW~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\data_in[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[6]~feeder .lut_mask = 16'hFF00;
defparam \data_in[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y7_N19
cycloneii_lcell_ff \data_in[6] (
	.clk(!\c|m|waiting~clkctrl_outclk ),
	.datain(\data_in[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in[6]));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N22
cycloneii_lcell_comb \data_in[7]~feeder (
// Equation(s):
// \data_in[7]~feeder_combout  = \SW~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\data_in[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[7]~feeder .lut_mask = 16'hFF00;
defparam \data_in[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y10_N23
cycloneii_lcell_ff \data_in[7] (
	.clk(!\c|m|waiting~clkctrl_outclk ),
	.datain(\data_in[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in[7]));

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y9_N7
cycloneii_lcell_ff \be_n[0] (
	.clk(!\c|m|waiting~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(be_n[0]));

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y9_N27
cycloneii_lcell_ff \be_n[1] (
	.clk(!\c|m|waiting~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(be_n[1]));

// Location: LCCOMB_X2_Y9_N4
cycloneii_lcell_comb \c|m|WideOr4~0 (
// Equation(s):
// \c|m|WideOr4~0_combout  = (\c|m|cur_state [0] & ((\c|m|cur_state [1]) # (\c|m|cur_state [3] $ (!\c|m|cur_state [2])))) # (!\c|m|cur_state [0] & ((\c|m|cur_state [2] & (\c|m|cur_state [3])) # (!\c|m|cur_state [2] & ((\c|m|cur_state [1])))))

	.dataa(\c|m|cur_state [3]),
	.datab(\c|m|cur_state [1]),
	.datac(\c|m|cur_state [0]),
	.datad(\c|m|cur_state [2]),
	.cin(gnd),
	.combout(\c|m|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|WideOr4~0 .lut_mask = 16'hEADC;
defparam \c|m|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N14
cycloneii_lcell_comb \c|m|Decoder0~3 (
// Equation(s):
// \c|m|Decoder0~3_combout  = (!\c|m|cur_state [3] & (\c|m|cur_state [2] & (!\c|m|cur_state [1] & \c|m|cur_state [0])))

	.dataa(\c|m|cur_state [3]),
	.datab(\c|m|cur_state [2]),
	.datac(\c|m|cur_state [1]),
	.datad(\c|m|cur_state [0]),
	.cin(gnd),
	.combout(\c|m|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Decoder0~3 .lut_mask = 16'h0400;
defparam \c|m|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N0
cycloneii_lcell_comb \c|m|WideOr3~0 (
// Equation(s):
// \c|m|WideOr3~0_combout  = (\c|m|cur_state [3] & (!\c|m|cur_state [2] & ((!\c|m|cur_state [0]) # (!\c|m|cur_state [1])))) # (!\c|m|cur_state [3] & ((\c|m|cur_state [1]) # ((\c|m|cur_state [0] & !\c|m|cur_state [2]))))

	.dataa(\c|m|cur_state [3]),
	.datab(\c|m|cur_state [1]),
	.datac(\c|m|cur_state [0]),
	.datad(\c|m|cur_state [2]),
	.cin(gnd),
	.combout(\c|m|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|WideOr3~0 .lut_mask = 16'h447E;
defparam \c|m|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N24
cycloneii_lcell_comb \c|m|rd_incom (
// Equation(s):
// \c|m|rd_incom~combout  = (\c|m|WideOr3~0_combout  & (\c|m|rd_incom~combout )) # (!\c|m|WideOr3~0_combout  & ((\c|m|Decoder0~3_combout )))

	.dataa(\c|m|rd_incom~combout ),
	.datab(vcc),
	.datac(\c|m|Decoder0~3_combout ),
	.datad(\c|m|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\c|m|rd_incom~combout ),
	.cout());
// synopsys translate_off
defparam \c|m|rd_incom .lut_mask = 16'hAAF0;
defparam \c|m|rd_incom .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N22
cycloneii_lcell_comb \c|m|Selector3~1 (
// Equation(s):
// \c|m|Selector3~1_combout  = (\c|m|rd_incom~combout  & \c|m|Selector3~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c|m|rd_incom~combout ),
	.datad(\c|m|Selector3~0_combout ),
	.cin(gnd),
	.combout(\c|m|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Selector3~1 .lut_mask = 16'hF000;
defparam \c|m|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N8
cycloneii_lcell_comb \c|m|valid (
// Equation(s):
// \c|m|valid~combout  = (\c|m|WideOr4~0_combout  & (\c|m|valid~combout )) # (!\c|m|WideOr4~0_combout  & ((\c|m|Selector3~1_combout )))

	.dataa(vcc),
	.datab(\c|m|valid~combout ),
	.datac(\c|m|WideOr4~0_combout ),
	.datad(\c|m|Selector3~1_combout ),
	.cin(gnd),
	.combout(\c|m|valid~combout ),
	.cout());
// synopsys translate_off
defparam \c|m|valid .lut_mask = 16'hCFC0;
defparam \c|m|valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \c|m|valid~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\c|m|valid~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\c|m|valid~clkctrl_outclk ));
// synopsys translate_off
defparam \c|m|valid~clkctrl .clock_type = "global clock";
defparam \c|m|valid~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N20
cycloneii_lcell_comb \data_out[0]~feeder (
// Equation(s):
// \data_out[0]~feeder_combout  = \DRAM_DQ[0]~0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DRAM_DQ[0]~0 ),
	.cin(gnd),
	.combout(\data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y4_N21
cycloneii_lcell_ff \data_out[0] (
	.clk(\c|m|valid~clkctrl_outclk ),
	.datain(\data_out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_out[0]));

// Location: LCCOMB_X8_Y4_N4
cycloneii_lcell_comb \data_out[1]~feeder (
// Equation(s):
// \data_out[1]~feeder_combout  = \DRAM_DQ[1]~1 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DRAM_DQ[1]~1 ),
	.cin(gnd),
	.combout(\data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y4_N5
cycloneii_lcell_ff \data_out[1] (
	.clk(\c|m|valid~clkctrl_outclk ),
	.datain(\data_out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_out[1]));

// Location: LCCOMB_X11_Y4_N4
cycloneii_lcell_comb \data_out[2]~feeder (
// Equation(s):
// \data_out[2]~feeder_combout  = \DRAM_DQ[2]~2 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DRAM_DQ[2]~2 ),
	.cin(gnd),
	.combout(\data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y4_N5
cycloneii_lcell_ff \data_out[2] (
	.clk(\c|m|valid~clkctrl_outclk ),
	.datain(\data_out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_out[2]));

// Location: LCFF_X8_Y4_N31
cycloneii_lcell_ff \data_out[3] (
	.clk(\c|m|valid~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DRAM_DQ[3]~3 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_out[3]));

// Location: LCFF_X27_Y7_N21
cycloneii_lcell_ff \data_out[4] (
	.clk(\c|m|valid~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DRAM_DQ[4]~4 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_out[4]));

// Location: LCCOMB_X8_Y4_N24
cycloneii_lcell_comb \data_out[5]~feeder (
// Equation(s):
// \data_out[5]~feeder_combout  = \DRAM_DQ[5]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DRAM_DQ[5]~5 ),
	.cin(gnd),
	.combout(\data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y4_N25
cycloneii_lcell_ff \data_out[5] (
	.clk(\c|m|valid~clkctrl_outclk ),
	.datain(\data_out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_out[5]));

// Location: LCCOMB_X11_Y4_N6
cycloneii_lcell_comb \data_out[6]~feeder (
// Equation(s):
// \data_out[6]~feeder_combout  = \DRAM_DQ[6]~6 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DRAM_DQ[6]~6 ),
	.cin(gnd),
	.combout(\data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y4_N7
cycloneii_lcell_ff \data_out[6] (
	.clk(\c|m|valid~clkctrl_outclk ),
	.datain(\data_out[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_out[6]));

// Location: LCCOMB_X1_Y4_N18
cycloneii_lcell_comb \data_out[7]~feeder (
// Equation(s):
// \data_out[7]~feeder_combout  = \DRAM_DQ[7]~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DRAM_DQ[7]~7 ),
	.cin(gnd),
	.combout(\data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y4_N19
cycloneii_lcell_ff \data_out[7] (
	.clk(\c|m|valid~clkctrl_outclk ),
	.datain(\data_out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_out[7]));

// Location: LCCOMB_X2_Y9_N10
cycloneii_lcell_comb \c|m|command[2]~0 (
// Equation(s):
// \c|m|command[2]~0_combout  = (\c|m|cur_state [2] & (!\c|m|cur_state [3] & (\c|m|cur_state [1] $ (\c|m|cur_state [0]))))

	.dataa(\c|m|cur_state [1]),
	.datab(\c|m|cur_state [2]),
	.datac(\c|m|cur_state [3]),
	.datad(\c|m|cur_state [0]),
	.cin(gnd),
	.combout(\c|m|command[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|command[2]~0 .lut_mask = 16'h0408;
defparam \c|m|command[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N2
cycloneii_lcell_comb \c|m|Mux3~1 (
// Equation(s):
// \c|m|Mux3~1_combout  = (\c|m|Mux3~0_combout ) # ((\c|m|Decoder0~1_combout  & ((\we~regout ) # (\re~regout ))))

	.dataa(\c|m|Mux3~0_combout ),
	.datab(\c|m|Decoder0~1_combout ),
	.datac(\we~regout ),
	.datad(\re~regout ),
	.cin(gnd),
	.combout(\c|m|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Mux3~1 .lut_mask = 16'hEEEA;
defparam \c|m|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N6
cycloneii_lcell_comb \c|m|Mux3~2 (
// Equation(s):
// \c|m|Mux3~2_combout  = (\c|m|Mux3~1_combout ) # ((\c|m|Decoder0~1_combout  & (\c|m|Equal1~1_combout  & \c|m|counter [6])))

	.dataa(\c|m|Decoder0~1_combout ),
	.datab(\c|m|Equal1~1_combout ),
	.datac(\c|m|counter [6]),
	.datad(\c|m|Mux3~1_combout ),
	.cin(gnd),
	.combout(\c|m|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Mux3~2 .lut_mask = 16'hFF80;
defparam \c|m|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N16
cycloneii_lcell_comb \c|m|Mux2~2 (
// Equation(s):
// \c|m|Mux2~2_combout  = (\c|m|cur_state [0] & ((\c|m|cur_state [2] & (\c|m|cur_state [1] & !\c|m|cur_state [3])) # (!\c|m|cur_state [2] & (!\c|m|cur_state [1] & \c|m|cur_state [3]))))

	.dataa(\c|m|cur_state [2]),
	.datab(\c|m|cur_state [0]),
	.datac(\c|m|cur_state [1]),
	.datad(\c|m|cur_state [3]),
	.cin(gnd),
	.combout(\c|m|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Mux2~2 .lut_mask = 16'h0480;
defparam \c|m|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N4
cycloneii_lcell_comb \c|m|Mux2~3 (
// Equation(s):
// \c|m|Mux2~3_combout  = (\c|m|Mux2~2_combout ) # ((\c|m|counter [6] & (\c|m|Selector3~0_combout  & \c|m|Equal1~1_combout )))

	.dataa(\c|m|counter [6]),
	.datab(\c|m|Selector3~0_combout ),
	.datac(\c|m|Mux2~2_combout ),
	.datad(\c|m|Equal1~1_combout ),
	.cin(gnd),
	.combout(\c|m|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Mux2~3 .lut_mask = 16'hF8F0;
defparam \c|m|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N8
cycloneii_lcell_comb \c|m|Mux2~0 (
// Equation(s):
// \c|m|Mux2~0_combout  = (!\c|m|cur_state [1] & \c|m|cur_state [0])

	.dataa(\c|m|cur_state [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\c|m|cur_state [0]),
	.cin(gnd),
	.combout(\c|m|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Mux2~0 .lut_mask = 16'h5500;
defparam \c|m|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N14
cycloneii_lcell_comb \c|m|Mux2~1 (
// Equation(s):
// \c|m|Mux2~1_combout  = (!\c|m|cur_state [2] & (\c|m|Mux2~0_combout  & ((\c|m|counter [6]) # (!\c|m|Equal0~3_combout ))))

	.dataa(\c|m|counter [6]),
	.datab(\c|m|cur_state [2]),
	.datac(\c|m|Mux2~0_combout ),
	.datad(\c|m|Equal0~3_combout ),
	.cin(gnd),
	.combout(\c|m|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Mux2~1 .lut_mask = 16'h2030;
defparam \c|m|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N0
cycloneii_lcell_comb \c|m|Mux2~4 (
// Equation(s):
// \c|m|Mux2~4_combout  = (\c|m|Mux2~3_combout ) # ((\c|m|Mux2~1_combout ) # ((!\c|m|cur_state [0] & \c|m|Mux1~2_combout )))

	.dataa(\c|m|cur_state [0]),
	.datab(\c|m|Mux2~3_combout ),
	.datac(\c|m|Mux2~1_combout ),
	.datad(\c|m|Mux1~2_combout ),
	.cin(gnd),
	.combout(\c|m|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Mux2~4 .lut_mask = 16'hFDFC;
defparam \c|m|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N0
cycloneii_lcell_comb \c|c|Mux12~0 (
// Equation(s):
// \c|c|Mux12~0_combout  = (\c|m|command[2]~0_combout  & ((\c|m|Mux4~1_combout  $ (\c|m|Mux3~2_combout )) # (!\c|m|Mux2~4_combout ))) # (!\c|m|command[2]~0_combout  & ((\c|m|Mux3~2_combout  $ (\c|m|Mux2~4_combout ))))

	.dataa(\c|m|Mux4~1_combout ),
	.datab(\c|m|command[2]~0_combout ),
	.datac(\c|m|Mux3~2_combout ),
	.datad(\c|m|Mux2~4_combout ),
	.cin(gnd),
	.combout(\c|c|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|Mux12~0 .lut_mask = 16'h4BFC;
defparam \c|c|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \c|c|Mux12~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\c|c|Mux12~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\c|c|Mux12~0clkctrl_outclk ));
// synopsys translate_off
defparam \c|c|Mux12~0clkctrl .clock_type = "global clock";
defparam \c|c|Mux12~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y10_N13
cycloneii_lcell_ff \addr[0] (
	.clk(!\c|m|waiting~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr[0]));

// Location: LCCOMB_X3_Y10_N12
cycloneii_lcell_comb \c|c|Mux0~0 (
// Equation(s):
// \c|c|Mux0~0_combout  = (\c|m|command[2]~0_combout  & (addr[0] & !\c|m|Mux2~4_combout ))

	.dataa(\c|m|command[2]~0_combout ),
	.datab(vcc),
	.datac(addr[0]),
	.datad(\c|m|Mux2~4_combout ),
	.cin(gnd),
	.combout(\c|c|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|Mux0~0 .lut_mask = 16'h00A0;
defparam \c|c|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N24
cycloneii_lcell_comb \c|c|addr_out[0] (
// Equation(s):
// \c|c|addr_out [0] = (GLOBAL(\c|c|Mux12~0clkctrl_outclk ) & ((\c|c|Mux0~0_combout ))) # (!GLOBAL(\c|c|Mux12~0clkctrl_outclk ) & (\c|c|addr_out [0]))

	.dataa(\c|c|addr_out [0]),
	.datab(vcc),
	.datac(\c|c|Mux12~0clkctrl_outclk ),
	.datad(\c|c|Mux0~0_combout ),
	.cin(gnd),
	.combout(\c|c|addr_out [0]),
	.cout());
// synopsys translate_off
defparam \c|c|addr_out[0] .lut_mask = 16'hFA0A;
defparam \c|c|addr_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y10_N19
cycloneii_lcell_ff \addr[1] (
	.clk(!\c|m|waiting~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr[1]));

// Location: LCCOMB_X3_Y10_N18
cycloneii_lcell_comb \c|c|Mux1~0 (
// Equation(s):
// \c|c|Mux1~0_combout  = (\c|m|command[2]~0_combout  & (addr[1] & !\c|m|Mux2~4_combout ))

	.dataa(\c|m|command[2]~0_combout ),
	.datab(vcc),
	.datac(addr[1]),
	.datad(\c|m|Mux2~4_combout ),
	.cin(gnd),
	.combout(\c|c|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|Mux1~0 .lut_mask = 16'h00A0;
defparam \c|c|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N6
cycloneii_lcell_comb \c|c|addr_out[1] (
// Equation(s):
// \c|c|addr_out [1] = (GLOBAL(\c|c|Mux12~0clkctrl_outclk ) & ((\c|c|Mux1~0_combout ))) # (!GLOBAL(\c|c|Mux12~0clkctrl_outclk ) & (\c|c|addr_out [1]))

	.dataa(\c|c|addr_out [1]),
	.datab(vcc),
	.datac(\c|c|Mux12~0clkctrl_outclk ),
	.datad(\c|c|Mux1~0_combout ),
	.cin(gnd),
	.combout(\c|c|addr_out [1]),
	.cout());
// synopsys translate_off
defparam \c|c|addr_out[1] .lut_mask = 16'hFA0A;
defparam \c|c|addr_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y10_N29
cycloneii_lcell_ff \addr[2] (
	.clk(!\c|m|waiting~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr[2]));

// Location: LCCOMB_X3_Y10_N28
cycloneii_lcell_comb \c|c|Mux2~0 (
// Equation(s):
// \c|c|Mux2~0_combout  = (\c|m|command[2]~0_combout  & (addr[2] & !\c|m|Mux2~4_combout ))

	.dataa(\c|m|command[2]~0_combout ),
	.datab(vcc),
	.datac(addr[2]),
	.datad(\c|m|Mux2~4_combout ),
	.cin(gnd),
	.combout(\c|c|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|Mux2~0 .lut_mask = 16'h00A0;
defparam \c|c|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N16
cycloneii_lcell_comb \c|c|addr_out[2] (
// Equation(s):
// \c|c|addr_out [2] = (GLOBAL(\c|c|Mux12~0clkctrl_outclk ) & ((\c|c|Mux2~0_combout ))) # (!GLOBAL(\c|c|Mux12~0clkctrl_outclk ) & (\c|c|addr_out [2]))

	.dataa(\c|c|addr_out [2]),
	.datab(vcc),
	.datac(\c|c|Mux12~0clkctrl_outclk ),
	.datad(\c|c|Mux2~0_combout ),
	.cin(gnd),
	.combout(\c|c|addr_out [2]),
	.cout());
// synopsys translate_off
defparam \c|c|addr_out[2] .lut_mask = 16'hFA0A;
defparam \c|c|addr_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y10_N31
cycloneii_lcell_ff \addr[3] (
	.clk(!\c|m|waiting~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr[3]));

// Location: LCCOMB_X3_Y10_N30
cycloneii_lcell_comb \c|c|Mux3~0 (
// Equation(s):
// \c|c|Mux3~0_combout  = (\c|m|command[2]~0_combout  & (addr[3] & !\c|m|Mux2~4_combout ))

	.dataa(\c|m|command[2]~0_combout ),
	.datab(vcc),
	.datac(addr[3]),
	.datad(\c|m|Mux2~4_combout ),
	.cin(gnd),
	.combout(\c|c|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|Mux3~0 .lut_mask = 16'h00A0;
defparam \c|c|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N10
cycloneii_lcell_comb \c|c|addr_out[3] (
// Equation(s):
// \c|c|addr_out [3] = (GLOBAL(\c|c|Mux12~0clkctrl_outclk ) & ((\c|c|Mux3~0_combout ))) # (!GLOBAL(\c|c|Mux12~0clkctrl_outclk ) & (\c|c|addr_out [3]))

	.dataa(\c|c|addr_out [3]),
	.datab(vcc),
	.datac(\c|c|Mux12~0clkctrl_outclk ),
	.datad(\c|c|Mux3~0_combout ),
	.cin(gnd),
	.combout(\c|c|addr_out [3]),
	.cout());
// synopsys translate_off
defparam \c|c|addr_out[3] .lut_mask = 16'hFA0A;
defparam \c|c|addr_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y10_N1
cycloneii_lcell_ff \addr[4] (
	.clk(!\c|m|waiting~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr[4]));

// Location: LCCOMB_X3_Y10_N0
cycloneii_lcell_comb \c|c|Mux4~0 (
// Equation(s):
// \c|c|Mux4~0_combout  = (\c|m|command[2]~0_combout  & (addr[4] & !\c|m|Mux2~4_combout ))

	.dataa(\c|m|command[2]~0_combout ),
	.datab(vcc),
	.datac(addr[4]),
	.datad(\c|m|Mux2~4_combout ),
	.cin(gnd),
	.combout(\c|c|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|Mux4~0 .lut_mask = 16'h00A0;
defparam \c|c|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N20
cycloneii_lcell_comb \c|c|addr_out[4] (
// Equation(s):
// \c|c|addr_out [4] = (GLOBAL(\c|c|Mux12~0clkctrl_outclk ) & ((\c|c|Mux4~0_combout ))) # (!GLOBAL(\c|c|Mux12~0clkctrl_outclk ) & (\c|c|addr_out [4]))

	.dataa(\c|c|addr_out [4]),
	.datab(vcc),
	.datac(\c|c|Mux12~0clkctrl_outclk ),
	.datad(\c|c|Mux4~0_combout ),
	.cin(gnd),
	.combout(\c|c|addr_out [4]),
	.cout());
// synopsys translate_off
defparam \c|c|addr_out[4] .lut_mask = 16'hFA0A;
defparam \c|c|addr_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y10_N3
cycloneii_lcell_ff \addr[5] (
	.clk(!\c|m|waiting~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr[5]));

// Location: LCCOMB_X3_Y10_N2
cycloneii_lcell_comb \c|c|Mux5~0 (
// Equation(s):
// \c|c|Mux5~0_combout  = (\c|m|command[2]~0_combout  & (addr[5] & !\c|m|Mux2~4_combout ))

	.dataa(\c|m|command[2]~0_combout ),
	.datab(vcc),
	.datac(addr[5]),
	.datad(\c|m|Mux2~4_combout ),
	.cin(gnd),
	.combout(\c|c|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|Mux5~0 .lut_mask = 16'h00A0;
defparam \c|c|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N14
cycloneii_lcell_comb \c|c|addr_out[5] (
// Equation(s):
// \c|c|addr_out [5] = (GLOBAL(\c|c|Mux12~0clkctrl_outclk ) & ((\c|c|Mux5~0_combout ))) # (!GLOBAL(\c|c|Mux12~0clkctrl_outclk ) & (\c|c|addr_out [5]))

	.dataa(vcc),
	.datab(\c|c|addr_out [5]),
	.datac(\c|c|Mux12~0clkctrl_outclk ),
	.datad(\c|c|Mux5~0_combout ),
	.cin(gnd),
	.combout(\c|c|addr_out [5]),
	.cout());
// synopsys translate_off
defparam \c|c|addr_out[5] .lut_mask = 16'hFC0C;
defparam \c|c|addr_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N30
cycloneii_lcell_comb \c|m|Mux4~0 (
// Equation(s):
// \c|m|Mux4~0_combout  = (\c|m|cur_state [3]) # ((\c|m|cur_state [1] & (!\c|m|cur_state [2])) # (!\c|m|cur_state [1] & ((!\c|m|cur_state [0]))))

	.dataa(\c|m|cur_state [2]),
	.datab(\c|m|cur_state [0]),
	.datac(\c|m|cur_state [1]),
	.datad(\c|m|cur_state [3]),
	.cin(gnd),
	.combout(\c|m|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Mux4~0 .lut_mask = 16'hFF53;
defparam \c|m|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N10
cycloneii_lcell_comb \c|m|Mux4~1 (
// Equation(s):
// \c|m|Mux4~1_combout  = (\c|m|Mux4~0_combout ) # ((!\c|m|cur_state [2] & ((\c|m|counter [6]) # (!\c|m|Equal0~3_combout ))))

	.dataa(\c|m|cur_state [2]),
	.datab(\c|m|Mux4~0_combout ),
	.datac(\c|m|Equal0~3_combout ),
	.datad(\c|m|counter [6]),
	.cin(gnd),
	.combout(\c|m|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|m|Mux4~1 .lut_mask = 16'hDDCD;
defparam \c|m|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N24
cycloneii_lcell_comb \c|c|Mux9~0 (
// Equation(s):
// \c|c|Mux9~0_combout  = (!\c|m|command[2]~0_combout  & (!\c|m|Mux4~1_combout  & \c|m|Mux3~2_combout ))

	.dataa(vcc),
	.datab(\c|m|command[2]~0_combout ),
	.datac(\c|m|Mux4~1_combout ),
	.datad(\c|m|Mux3~2_combout ),
	.cin(gnd),
	.combout(\c|c|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|Mux9~0 .lut_mask = 16'h0300;
defparam \c|c|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N10
cycloneii_lcell_comb \c|c|addr_out[9] (
// Equation(s):
// \c|c|addr_out [9] = (GLOBAL(\c|c|Mux12~0clkctrl_outclk ) & ((\c|c|Mux9~0_combout ))) # (!GLOBAL(\c|c|Mux12~0clkctrl_outclk ) & (\c|c|addr_out [9]))

	.dataa(\c|c|addr_out [9]),
	.datab(vcc),
	.datac(\c|c|Mux9~0_combout ),
	.datad(\c|c|Mux12~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\c|c|addr_out [9]),
	.cout());
// synopsys translate_off
defparam \c|c|addr_out[9] .lut_mask = 16'hF0AA;
defparam \c|c|addr_out[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N20
cycloneii_lcell_comb \c|c|Mux10~0 (
// Equation(s):
// \c|c|Mux10~0_combout  = (\c|m|Mux4~1_combout  & (\c|m|command[2]~0_combout  $ (\c|m|Mux2~4_combout )))

	.dataa(vcc),
	.datab(\c|m|Mux4~1_combout ),
	.datac(\c|m|command[2]~0_combout ),
	.datad(\c|m|Mux2~4_combout ),
	.cin(gnd),
	.combout(\c|c|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|Mux10~0 .lut_mask = 16'h0CC0;
defparam \c|c|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N22
cycloneii_lcell_comb \c|c|addr_out[10] (
// Equation(s):
// \c|c|addr_out [10] = (GLOBAL(\c|c|Mux12~0clkctrl_outclk ) & ((\c|c|Mux10~0_combout ))) # (!GLOBAL(\c|c|Mux12~0clkctrl_outclk ) & (\c|c|addr_out [10]))

	.dataa(vcc),
	.datab(\c|c|addr_out [10]),
	.datac(\c|c|Mux10~0_combout ),
	.datad(\c|c|Mux12~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\c|c|addr_out [10]),
	.cout());
// synopsys translate_off
defparam \c|c|addr_out[10] .lut_mask = 16'hF0CC;
defparam \c|c|addr_out[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_27~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_27~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_27));
// synopsys translate_off
defparam \CLOCK_27~I .input_async_reset = "none";
defparam \CLOCK_27~I .input_power_up = "low";
defparam \CLOCK_27~I .input_register_mode = "none";
defparam \CLOCK_27~I .input_sync_reset = "none";
defparam \CLOCK_27~I .oe_async_reset = "none";
defparam \CLOCK_27~I .oe_power_up = "low";
defparam \CLOCK_27~I .oe_register_mode = "none";
defparam \CLOCK_27~I .oe_sync_reset = "none";
defparam \CLOCK_27~I .operation_mode = "input";
defparam \CLOCK_27~I .output_async_reset = "none";
defparam \CLOCK_27~I .output_power_up = "low";
defparam \CLOCK_27~I .output_register_mode = "none";
defparam \CLOCK_27~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_3
cycloneii_pll \a|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLOCK_27~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\a|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \a|altpll_component|pll .bandwidth = 0;
defparam \a|altpll_component|pll .bandwidth_type = "low";
defparam \a|altpll_component|pll .c0_high = 10;
defparam \a|altpll_component|pll .c0_initial = 1;
defparam \a|altpll_component|pll .c0_low = 10;
defparam \a|altpll_component|pll .c0_mode = "even";
defparam \a|altpll_component|pll .c0_ph = 0;
defparam \a|altpll_component|pll .c1_mode = "bypass";
defparam \a|altpll_component|pll .c1_ph = 0;
defparam \a|altpll_component|pll .c2_mode = "bypass";
defparam \a|altpll_component|pll .c2_ph = 0;
defparam \a|altpll_component|pll .charge_pump_current = 80;
defparam \a|altpll_component|pll .clk0_counter = "c0";
defparam \a|altpll_component|pll .clk0_divide_by = 1;
defparam \a|altpll_component|pll .clk0_duty_cycle = 50;
defparam \a|altpll_component|pll .clk0_multiply_by = 1;
defparam \a|altpll_component|pll .clk0_phase_shift = "-3009";
defparam \a|altpll_component|pll .clk1_duty_cycle = 50;
defparam \a|altpll_component|pll .clk1_phase_shift = "0";
defparam \a|altpll_component|pll .clk2_duty_cycle = 50;
defparam \a|altpll_component|pll .clk2_phase_shift = "0";
defparam \a|altpll_component|pll .compensate_clock = "clk0";
defparam \a|altpll_component|pll .gate_lock_counter = 0;
defparam \a|altpll_component|pll .gate_lock_signal = "no";
defparam \a|altpll_component|pll .inclk0_input_frequency = 37037;
defparam \a|altpll_component|pll .inclk1_input_frequency = 37037;
defparam \a|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \a|altpll_component|pll .loop_filter_c = 3;
defparam \a|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \a|altpll_component|pll .m = 20;
defparam \a|altpll_component|pll .m_initial = 2;
defparam \a|altpll_component|pll .m_ph = 5;
defparam \a|altpll_component|pll .n = 1;
defparam \a|altpll_component|pll .operation_mode = "normal";
defparam \a|altpll_component|pll .pfd_max = 100000;
defparam \a|altpll_component|pll .pfd_min = 2484;
defparam \a|altpll_component|pll .pll_compensation_delay = 3582;
defparam \a|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \a|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \a|altpll_component|pll .simulation_type = "timing";
defparam \a|altpll_component|pll .valid_lock_multiplier = 1;
defparam \a|altpll_component|pll .vco_center = 1333;
defparam \a|altpll_component|pll .vco_max = 2000;
defparam \a|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \a|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\a|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\a|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \a|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \a|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N12
cycloneii_lcell_comb \c|c|WideOr7~0 (
// Equation(s):
// \c|c|WideOr7~0_combout  = (\c|m|command[2]~0_combout  & (((\c|m|Mux4~1_combout  & \c|m|Mux3~2_combout )) # (!\c|m|Mux2~4_combout ))) # (!\c|m|command[2]~0_combout  & ((\c|m|Mux2~4_combout  & ((!\c|m|Mux3~2_combout ))) # (!\c|m|Mux2~4_combout  & 
// (\c|m|Mux4~1_combout ))))

	.dataa(\c|m|command[2]~0_combout ),
	.datab(\c|m|Mux2~4_combout ),
	.datac(\c|m|Mux4~1_combout ),
	.datad(\c|m|Mux3~2_combout ),
	.cin(gnd),
	.combout(\c|c|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|WideOr7~0 .lut_mask = 16'hB276;
defparam \c|c|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \c|c|WideOr7~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\c|c|WideOr7~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\c|c|WideOr7~0clkctrl_outclk ));
// synopsys translate_off
defparam \c|c|WideOr7~0clkctrl .clock_type = "global clock";
defparam \c|c|WideOr7~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N28
cycloneii_lcell_comb \c|c|Selector3~0 (
// Equation(s):
// \c|c|Selector3~0_combout  = (be_n[0]) # ((!\c|m|command[2]~0_combout  & !\c|m|Mux3~2_combout ))

	.dataa(\c|m|command[2]~0_combout ),
	.datab(\c|m|Mux3~2_combout ),
	.datac(vcc),
	.datad(be_n[0]),
	.cin(gnd),
	.combout(\c|c|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|Selector3~0 .lut_mask = 16'hFF11;
defparam \c|c|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N22
cycloneii_lcell_comb \c|c|Selector3~1 (
// Equation(s):
// \c|c|Selector3~1_combout  = (\c|m|Mux2~4_combout ) # ((\c|c|Selector3~0_combout ) # ((!\c|m|Mux4~1_combout  & !\c|m|command[2]~0_combout )))

	.dataa(\c|m|Mux4~1_combout ),
	.datab(\c|m|command[2]~0_combout ),
	.datac(\c|m|Mux2~4_combout ),
	.datad(\c|c|Selector3~0_combout ),
	.cin(gnd),
	.combout(\c|c|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|Selector3~1 .lut_mask = 16'hFFF1;
defparam \c|c|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N10
cycloneii_lcell_comb \c|c|dqm[0] (
// Equation(s):
// \c|c|dqm [0] = (GLOBAL(\c|c|WideOr7~0clkctrl_outclk ) & ((\c|c|Selector3~1_combout ))) # (!GLOBAL(\c|c|WideOr7~0clkctrl_outclk ) & (\c|c|dqm [0]))

	.dataa(\c|c|dqm [0]),
	.datab(\c|c|WideOr7~0clkctrl_outclk ),
	.datac(vcc),
	.datad(\c|c|Selector3~1_combout ),
	.cin(gnd),
	.combout(\c|c|dqm [0]),
	.cout());
// synopsys translate_off
defparam \c|c|dqm[0] .lut_mask = 16'hEE22;
defparam \c|c|dqm[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N12
cycloneii_lcell_comb \c|c|Selector4~0 (
// Equation(s):
// \c|c|Selector4~0_combout  = (be_n[1]) # ((!\c|m|command[2]~0_combout  & !\c|m|Mux3~2_combout ))

	.dataa(\c|m|command[2]~0_combout ),
	.datab(vcc),
	.datac(\c|m|Mux3~2_combout ),
	.datad(be_n[1]),
	.cin(gnd),
	.combout(\c|c|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|Selector4~0 .lut_mask = 16'hFF05;
defparam \c|c|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N18
cycloneii_lcell_comb \c|c|Selector4~1 (
// Equation(s):
// \c|c|Selector4~1_combout  = (\c|m|Mux2~4_combout ) # ((\c|c|Selector4~0_combout ) # ((!\c|m|Mux4~1_combout  & !\c|m|command[2]~0_combout )))

	.dataa(\c|m|Mux4~1_combout ),
	.datab(\c|m|command[2]~0_combout ),
	.datac(\c|m|Mux2~4_combout ),
	.datad(\c|c|Selector4~0_combout ),
	.cin(gnd),
	.combout(\c|c|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|Selector4~1 .lut_mask = 16'hFFF1;
defparam \c|c|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N26
cycloneii_lcell_comb \c|c|dqm[1] (
// Equation(s):
// \c|c|dqm [1] = (GLOBAL(\c|c|WideOr7~0clkctrl_outclk ) & ((\c|c|Selector4~1_combout ))) # (!GLOBAL(\c|c|WideOr7~0clkctrl_outclk ) & (\c|c|dqm [1]))

	.dataa(\c|c|dqm [1]),
	.datab(\c|c|WideOr7~0clkctrl_outclk ),
	.datac(vcc),
	.datad(\c|c|Selector4~1_combout ),
	.cin(gnd),
	.combout(\c|c|dqm [1]),
	.cout());
// synopsys translate_off
defparam \c|c|dqm[1] .lut_mask = 16'hEE22;
defparam \c|c|dqm[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N6
cycloneii_lcell_comb \c|c|cke~0 (
// Equation(s):
// \c|c|cke~0_combout  = (!\c|m|Mux3~2_combout  & (\c|m|Mux2~4_combout  & \c|m|command[2]~0_combout ))

	.dataa(\c|m|Mux3~2_combout ),
	.datab(\c|m|Mux2~4_combout ),
	.datac(\c|m|command[2]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\c|c|cke~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|cke~0 .lut_mask = 16'h4040;
defparam \c|c|cke~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N4
cycloneii_lcell_comb \c|c|Decoder0~0 (
// Equation(s):
// \c|c|Decoder0~0_combout  = (!\c|m|Mux4~1_combout  & (!\c|m|command[2]~0_combout  & (!\c|m|Mux3~2_combout  & !\c|m|Mux2~4_combout )))

	.dataa(\c|m|Mux4~1_combout ),
	.datab(\c|m|command[2]~0_combout ),
	.datac(\c|m|Mux3~2_combout ),
	.datad(\c|m|Mux2~4_combout ),
	.cin(gnd),
	.combout(\c|c|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|Decoder0~0 .lut_mask = 16'h0001;
defparam \c|c|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N24
cycloneii_lcell_comb \c|c|WideOr1~0 (
// Equation(s):
// \c|c|WideOr1~0_combout  = (\c|m|Mux3~2_combout  & (\c|m|command[2]~0_combout  $ (((\c|m|Mux4~1_combout ) # (!\c|m|Mux2~4_combout ))))) # (!\c|m|Mux3~2_combout  & (\c|m|Mux2~4_combout  & ((\c|m|Mux4~1_combout ) # (!\c|m|command[2]~0_combout ))))

	.dataa(\c|m|Mux4~1_combout ),
	.datab(\c|m|command[2]~0_combout ),
	.datac(\c|m|Mux3~2_combout ),
	.datad(\c|m|Mux2~4_combout ),
	.cin(gnd),
	.combout(\c|c|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|WideOr1~0 .lut_mask = 16'h6B30;
defparam \c|c|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \c|c|Decoder0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\c|c|Decoder0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\c|c|Decoder0~0clkctrl_outclk ));
// synopsys translate_off
defparam \c|c|Decoder0~0clkctrl .clock_type = "global clock";
defparam \c|c|Decoder0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N8
cycloneii_lcell_comb \c|c|ras_n (
// Equation(s):
// \c|c|ras_n~combout  = (GLOBAL(\c|c|Decoder0~0clkctrl_outclk ) & (\c|c|ras_n~combout )) # (!GLOBAL(\c|c|Decoder0~0clkctrl_outclk ) & ((!\c|c|WideOr1~0_combout )))

	.dataa(vcc),
	.datab(\c|c|ras_n~combout ),
	.datac(\c|c|WideOr1~0_combout ),
	.datad(\c|c|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\c|c|ras_n~combout ),
	.cout());
// synopsys translate_off
defparam \c|c|ras_n .lut_mask = 16'hCC0F;
defparam \c|c|ras_n .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N20
cycloneii_lcell_comb \c|c|WideOr3~0 (
// Equation(s):
// \c|c|WideOr3~0_combout  = (\c|m|command[2]~0_combout  & (\c|m|Mux3~2_combout  $ (((\c|m|Mux4~1_combout ) # (!\c|m|Mux2~4_combout ))))) # (!\c|m|command[2]~0_combout  & (\c|m|Mux3~2_combout  & (\c|m|Mux4~1_combout  $ (!\c|m|Mux2~4_combout ))))

	.dataa(\c|m|Mux4~1_combout ),
	.datab(\c|m|Mux3~2_combout ),
	.datac(\c|m|command[2]~0_combout ),
	.datad(\c|m|Mux2~4_combout ),
	.cin(gnd),
	.combout(\c|c|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|WideOr3~0 .lut_mask = 16'h6834;
defparam \c|c|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N6
cycloneii_lcell_comb \c|c|cas_n (
// Equation(s):
// \c|c|cas_n~combout  = (GLOBAL(\c|c|Decoder0~0clkctrl_outclk ) & ((\c|c|cas_n~combout ))) # (!GLOBAL(\c|c|Decoder0~0clkctrl_outclk ) & (!\c|c|WideOr3~0_combout ))

	.dataa(\c|c|WideOr3~0_combout ),
	.datab(\c|c|cas_n~combout ),
	.datac(vcc),
	.datad(\c|c|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\c|c|cas_n~combout ),
	.cout());
// synopsys translate_off
defparam \c|c|cas_n .lut_mask = 16'hCC55;
defparam \c|c|cas_n .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N2
cycloneii_lcell_comb \c|c|WideOr5~0 (
// Equation(s):
// \c|c|WideOr5~0_combout  = (\c|m|command[2]~0_combout  & (\c|m|Mux3~2_combout  $ (((\c|m|Mux4~1_combout  & \c|m|Mux2~4_combout ))))) # (!\c|m|command[2]~0_combout  & ((\c|m|Mux3~2_combout  & (!\c|m|Mux4~1_combout )) # (!\c|m|Mux3~2_combout  & 
// ((\c|m|Mux2~4_combout )))))

	.dataa(\c|m|Mux4~1_combout ),
	.datab(\c|m|command[2]~0_combout ),
	.datac(\c|m|Mux3~2_combout ),
	.datad(\c|m|Mux2~4_combout ),
	.cin(gnd),
	.combout(\c|c|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|c|WideOr5~0 .lut_mask = 16'h5BD0;
defparam \c|c|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N28
cycloneii_lcell_comb \c|c|we_n (
// Equation(s):
// \c|c|we_n~combout  = (GLOBAL(\c|c|Decoder0~0clkctrl_outclk ) & (\c|c|we_n~combout )) # (!GLOBAL(\c|c|Decoder0~0clkctrl_outclk ) & ((!\c|c|WideOr5~0_combout )))

	.dataa(vcc),
	.datab(\c|c|we_n~combout ),
	.datac(\c|c|Decoder0~0clkctrl_outclk ),
	.datad(\c|c|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\c|c|we_n~combout ),
	.cout());
// synopsys translate_off
defparam \c|c|we_n .lut_mask = 16'hC0CF;
defparam \c|c|we_n .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[8]~I (
	.datain(!\c|m|w_ready~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[8]));
// synopsys translate_off
defparam \DRAM_DQ[8]~I .input_async_reset = "none";
defparam \DRAM_DQ[8]~I .input_power_up = "low";
defparam \DRAM_DQ[8]~I .input_register_mode = "none";
defparam \DRAM_DQ[8]~I .input_sync_reset = "none";
defparam \DRAM_DQ[8]~I .oe_async_reset = "none";
defparam \DRAM_DQ[8]~I .oe_power_up = "low";
defparam \DRAM_DQ[8]~I .oe_register_mode = "none";
defparam \DRAM_DQ[8]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[8]~I .open_drain_output = "true";
defparam \DRAM_DQ[8]~I .operation_mode = "bidir";
defparam \DRAM_DQ[8]~I .output_async_reset = "none";
defparam \DRAM_DQ[8]~I .output_power_up = "low";
defparam \DRAM_DQ[8]~I .output_register_mode = "none";
defparam \DRAM_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[9]~I (
	.datain(!\c|m|w_ready~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[9]));
// synopsys translate_off
defparam \DRAM_DQ[9]~I .input_async_reset = "none";
defparam \DRAM_DQ[9]~I .input_power_up = "low";
defparam \DRAM_DQ[9]~I .input_register_mode = "none";
defparam \DRAM_DQ[9]~I .input_sync_reset = "none";
defparam \DRAM_DQ[9]~I .oe_async_reset = "none";
defparam \DRAM_DQ[9]~I .oe_power_up = "low";
defparam \DRAM_DQ[9]~I .oe_register_mode = "none";
defparam \DRAM_DQ[9]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[9]~I .open_drain_output = "true";
defparam \DRAM_DQ[9]~I .operation_mode = "bidir";
defparam \DRAM_DQ[9]~I .output_async_reset = "none";
defparam \DRAM_DQ[9]~I .output_power_up = "low";
defparam \DRAM_DQ[9]~I .output_register_mode = "none";
defparam \DRAM_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[10]~I (
	.datain(!\c|m|w_ready~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[10]));
// synopsys translate_off
defparam \DRAM_DQ[10]~I .input_async_reset = "none";
defparam \DRAM_DQ[10]~I .input_power_up = "low";
defparam \DRAM_DQ[10]~I .input_register_mode = "none";
defparam \DRAM_DQ[10]~I .input_sync_reset = "none";
defparam \DRAM_DQ[10]~I .oe_async_reset = "none";
defparam \DRAM_DQ[10]~I .oe_power_up = "low";
defparam \DRAM_DQ[10]~I .oe_register_mode = "none";
defparam \DRAM_DQ[10]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[10]~I .open_drain_output = "true";
defparam \DRAM_DQ[10]~I .operation_mode = "bidir";
defparam \DRAM_DQ[10]~I .output_async_reset = "none";
defparam \DRAM_DQ[10]~I .output_power_up = "low";
defparam \DRAM_DQ[10]~I .output_register_mode = "none";
defparam \DRAM_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[11]~I (
	.datain(!\c|m|w_ready~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[11]));
// synopsys translate_off
defparam \DRAM_DQ[11]~I .input_async_reset = "none";
defparam \DRAM_DQ[11]~I .input_power_up = "low";
defparam \DRAM_DQ[11]~I .input_register_mode = "none";
defparam \DRAM_DQ[11]~I .input_sync_reset = "none";
defparam \DRAM_DQ[11]~I .oe_async_reset = "none";
defparam \DRAM_DQ[11]~I .oe_power_up = "low";
defparam \DRAM_DQ[11]~I .oe_register_mode = "none";
defparam \DRAM_DQ[11]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[11]~I .open_drain_output = "true";
defparam \DRAM_DQ[11]~I .operation_mode = "bidir";
defparam \DRAM_DQ[11]~I .output_async_reset = "none";
defparam \DRAM_DQ[11]~I .output_power_up = "low";
defparam \DRAM_DQ[11]~I .output_register_mode = "none";
defparam \DRAM_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[12]~I (
	.datain(!\c|m|w_ready~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[12]));
// synopsys translate_off
defparam \DRAM_DQ[12]~I .input_async_reset = "none";
defparam \DRAM_DQ[12]~I .input_power_up = "low";
defparam \DRAM_DQ[12]~I .input_register_mode = "none";
defparam \DRAM_DQ[12]~I .input_sync_reset = "none";
defparam \DRAM_DQ[12]~I .oe_async_reset = "none";
defparam \DRAM_DQ[12]~I .oe_power_up = "low";
defparam \DRAM_DQ[12]~I .oe_register_mode = "none";
defparam \DRAM_DQ[12]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[12]~I .open_drain_output = "true";
defparam \DRAM_DQ[12]~I .operation_mode = "bidir";
defparam \DRAM_DQ[12]~I .output_async_reset = "none";
defparam \DRAM_DQ[12]~I .output_power_up = "low";
defparam \DRAM_DQ[12]~I .output_register_mode = "none";
defparam \DRAM_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[13]~I (
	.datain(!\c|m|w_ready~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[13]));
// synopsys translate_off
defparam \DRAM_DQ[13]~I .input_async_reset = "none";
defparam \DRAM_DQ[13]~I .input_power_up = "low";
defparam \DRAM_DQ[13]~I .input_register_mode = "none";
defparam \DRAM_DQ[13]~I .input_sync_reset = "none";
defparam \DRAM_DQ[13]~I .oe_async_reset = "none";
defparam \DRAM_DQ[13]~I .oe_power_up = "low";
defparam \DRAM_DQ[13]~I .oe_register_mode = "none";
defparam \DRAM_DQ[13]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[13]~I .open_drain_output = "true";
defparam \DRAM_DQ[13]~I .operation_mode = "bidir";
defparam \DRAM_DQ[13]~I .output_async_reset = "none";
defparam \DRAM_DQ[13]~I .output_power_up = "low";
defparam \DRAM_DQ[13]~I .output_register_mode = "none";
defparam \DRAM_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[14]~I (
	.datain(!\c|m|w_ready~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[14]));
// synopsys translate_off
defparam \DRAM_DQ[14]~I .input_async_reset = "none";
defparam \DRAM_DQ[14]~I .input_power_up = "low";
defparam \DRAM_DQ[14]~I .input_register_mode = "none";
defparam \DRAM_DQ[14]~I .input_sync_reset = "none";
defparam \DRAM_DQ[14]~I .oe_async_reset = "none";
defparam \DRAM_DQ[14]~I .oe_power_up = "low";
defparam \DRAM_DQ[14]~I .oe_register_mode = "none";
defparam \DRAM_DQ[14]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[14]~I .open_drain_output = "true";
defparam \DRAM_DQ[14]~I .operation_mode = "bidir";
defparam \DRAM_DQ[14]~I .output_async_reset = "none";
defparam \DRAM_DQ[14]~I .output_power_up = "low";
defparam \DRAM_DQ[14]~I .output_register_mode = "none";
defparam \DRAM_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[15]~I (
	.datain(!\c|m|w_ready~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[15]));
// synopsys translate_off
defparam \DRAM_DQ[15]~I .input_async_reset = "none";
defparam \DRAM_DQ[15]~I .input_power_up = "low";
defparam \DRAM_DQ[15]~I .input_register_mode = "none";
defparam \DRAM_DQ[15]~I .input_sync_reset = "none";
defparam \DRAM_DQ[15]~I .oe_async_reset = "none";
defparam \DRAM_DQ[15]~I .oe_power_up = "low";
defparam \DRAM_DQ[15]~I .oe_register_mode = "none";
defparam \DRAM_DQ[15]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[15]~I .open_drain_output = "true";
defparam \DRAM_DQ[15]~I .operation_mode = "bidir";
defparam \DRAM_DQ[15]~I .output_async_reset = "none";
defparam \DRAM_DQ[15]~I .output_power_up = "low";
defparam \DRAM_DQ[15]~I .output_register_mode = "none";
defparam \DRAM_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(\we~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(\re~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(be_n[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(be_n[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(data_out[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(data_out[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(data_out[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(data_out[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(data_out[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(data_out[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(data_out[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(data_out[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[8]));
// synopsys translate_off
defparam \LEDG[8]~I .input_async_reset = "none";
defparam \LEDG[8]~I .input_power_up = "low";
defparam \LEDG[8]~I .input_register_mode = "none";
defparam \LEDG[8]~I .input_sync_reset = "none";
defparam \LEDG[8]~I .oe_async_reset = "none";
defparam \LEDG[8]~I .oe_power_up = "low";
defparam \LEDG[8]~I .oe_register_mode = "none";
defparam \LEDG[8]~I .oe_sync_reset = "none";
defparam \LEDG[8]~I .operation_mode = "output";
defparam \LEDG[8]~I .output_async_reset = "none";
defparam \LEDG[8]~I .output_power_up = "low";
defparam \LEDG[8]~I .output_register_mode = "none";
defparam \LEDG[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[0]~I (
	.datain(\c|c|addr_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[0]));
// synopsys translate_off
defparam \DRAM_ADDR[0]~I .input_async_reset = "none";
defparam \DRAM_ADDR[0]~I .input_power_up = "low";
defparam \DRAM_ADDR[0]~I .input_register_mode = "none";
defparam \DRAM_ADDR[0]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[0]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[0]~I .oe_power_up = "low";
defparam \DRAM_ADDR[0]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[0]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[0]~I .operation_mode = "output";
defparam \DRAM_ADDR[0]~I .output_async_reset = "none";
defparam \DRAM_ADDR[0]~I .output_power_up = "low";
defparam \DRAM_ADDR[0]~I .output_register_mode = "none";
defparam \DRAM_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[1]~I (
	.datain(\c|c|addr_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[1]));
// synopsys translate_off
defparam \DRAM_ADDR[1]~I .input_async_reset = "none";
defparam \DRAM_ADDR[1]~I .input_power_up = "low";
defparam \DRAM_ADDR[1]~I .input_register_mode = "none";
defparam \DRAM_ADDR[1]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[1]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[1]~I .oe_power_up = "low";
defparam \DRAM_ADDR[1]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[1]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[1]~I .operation_mode = "output";
defparam \DRAM_ADDR[1]~I .output_async_reset = "none";
defparam \DRAM_ADDR[1]~I .output_power_up = "low";
defparam \DRAM_ADDR[1]~I .output_register_mode = "none";
defparam \DRAM_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[2]~I (
	.datain(\c|c|addr_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[2]));
// synopsys translate_off
defparam \DRAM_ADDR[2]~I .input_async_reset = "none";
defparam \DRAM_ADDR[2]~I .input_power_up = "low";
defparam \DRAM_ADDR[2]~I .input_register_mode = "none";
defparam \DRAM_ADDR[2]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[2]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[2]~I .oe_power_up = "low";
defparam \DRAM_ADDR[2]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[2]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[2]~I .operation_mode = "output";
defparam \DRAM_ADDR[2]~I .output_async_reset = "none";
defparam \DRAM_ADDR[2]~I .output_power_up = "low";
defparam \DRAM_ADDR[2]~I .output_register_mode = "none";
defparam \DRAM_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[3]~I (
	.datain(\c|c|addr_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[3]));
// synopsys translate_off
defparam \DRAM_ADDR[3]~I .input_async_reset = "none";
defparam \DRAM_ADDR[3]~I .input_power_up = "low";
defparam \DRAM_ADDR[3]~I .input_register_mode = "none";
defparam \DRAM_ADDR[3]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[3]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[3]~I .oe_power_up = "low";
defparam \DRAM_ADDR[3]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[3]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[3]~I .operation_mode = "output";
defparam \DRAM_ADDR[3]~I .output_async_reset = "none";
defparam \DRAM_ADDR[3]~I .output_power_up = "low";
defparam \DRAM_ADDR[3]~I .output_register_mode = "none";
defparam \DRAM_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[4]~I (
	.datain(\c|c|addr_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[4]));
// synopsys translate_off
defparam \DRAM_ADDR[4]~I .input_async_reset = "none";
defparam \DRAM_ADDR[4]~I .input_power_up = "low";
defparam \DRAM_ADDR[4]~I .input_register_mode = "none";
defparam \DRAM_ADDR[4]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[4]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[4]~I .oe_power_up = "low";
defparam \DRAM_ADDR[4]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[4]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[4]~I .operation_mode = "output";
defparam \DRAM_ADDR[4]~I .output_async_reset = "none";
defparam \DRAM_ADDR[4]~I .output_power_up = "low";
defparam \DRAM_ADDR[4]~I .output_register_mode = "none";
defparam \DRAM_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[5]~I (
	.datain(\c|c|addr_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[5]));
// synopsys translate_off
defparam \DRAM_ADDR[5]~I .input_async_reset = "none";
defparam \DRAM_ADDR[5]~I .input_power_up = "low";
defparam \DRAM_ADDR[5]~I .input_register_mode = "none";
defparam \DRAM_ADDR[5]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[5]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[5]~I .oe_power_up = "low";
defparam \DRAM_ADDR[5]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[5]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[5]~I .operation_mode = "output";
defparam \DRAM_ADDR[5]~I .output_async_reset = "none";
defparam \DRAM_ADDR[5]~I .output_power_up = "low";
defparam \DRAM_ADDR[5]~I .output_register_mode = "none";
defparam \DRAM_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[6]));
// synopsys translate_off
defparam \DRAM_ADDR[6]~I .input_async_reset = "none";
defparam \DRAM_ADDR[6]~I .input_power_up = "low";
defparam \DRAM_ADDR[6]~I .input_register_mode = "none";
defparam \DRAM_ADDR[6]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[6]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[6]~I .oe_power_up = "low";
defparam \DRAM_ADDR[6]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[6]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[6]~I .operation_mode = "output";
defparam \DRAM_ADDR[6]~I .output_async_reset = "none";
defparam \DRAM_ADDR[6]~I .output_power_up = "low";
defparam \DRAM_ADDR[6]~I .output_register_mode = "none";
defparam \DRAM_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[7]));
// synopsys translate_off
defparam \DRAM_ADDR[7]~I .input_async_reset = "none";
defparam \DRAM_ADDR[7]~I .input_power_up = "low";
defparam \DRAM_ADDR[7]~I .input_register_mode = "none";
defparam \DRAM_ADDR[7]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[7]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[7]~I .oe_power_up = "low";
defparam \DRAM_ADDR[7]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[7]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[7]~I .operation_mode = "output";
defparam \DRAM_ADDR[7]~I .output_async_reset = "none";
defparam \DRAM_ADDR[7]~I .output_power_up = "low";
defparam \DRAM_ADDR[7]~I .output_register_mode = "none";
defparam \DRAM_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[8]));
// synopsys translate_off
defparam \DRAM_ADDR[8]~I .input_async_reset = "none";
defparam \DRAM_ADDR[8]~I .input_power_up = "low";
defparam \DRAM_ADDR[8]~I .input_register_mode = "none";
defparam \DRAM_ADDR[8]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[8]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[8]~I .oe_power_up = "low";
defparam \DRAM_ADDR[8]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[8]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[8]~I .operation_mode = "output";
defparam \DRAM_ADDR[8]~I .output_async_reset = "none";
defparam \DRAM_ADDR[8]~I .output_power_up = "low";
defparam \DRAM_ADDR[8]~I .output_register_mode = "none";
defparam \DRAM_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[9]~I (
	.datain(\c|c|addr_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[9]));
// synopsys translate_off
defparam \DRAM_ADDR[9]~I .input_async_reset = "none";
defparam \DRAM_ADDR[9]~I .input_power_up = "low";
defparam \DRAM_ADDR[9]~I .input_register_mode = "none";
defparam \DRAM_ADDR[9]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[9]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[9]~I .oe_power_up = "low";
defparam \DRAM_ADDR[9]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[9]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[9]~I .operation_mode = "output";
defparam \DRAM_ADDR[9]~I .output_async_reset = "none";
defparam \DRAM_ADDR[9]~I .output_power_up = "low";
defparam \DRAM_ADDR[9]~I .output_register_mode = "none";
defparam \DRAM_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[10]~I (
	.datain(\c|c|addr_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[10]));
// synopsys translate_off
defparam \DRAM_ADDR[10]~I .input_async_reset = "none";
defparam \DRAM_ADDR[10]~I .input_power_up = "low";
defparam \DRAM_ADDR[10]~I .input_register_mode = "none";
defparam \DRAM_ADDR[10]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[10]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[10]~I .oe_power_up = "low";
defparam \DRAM_ADDR[10]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[10]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[10]~I .operation_mode = "output";
defparam \DRAM_ADDR[10]~I .output_async_reset = "none";
defparam \DRAM_ADDR[10]~I .output_power_up = "low";
defparam \DRAM_ADDR[10]~I .output_register_mode = "none";
defparam \DRAM_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[11]));
// synopsys translate_off
defparam \DRAM_ADDR[11]~I .input_async_reset = "none";
defparam \DRAM_ADDR[11]~I .input_power_up = "low";
defparam \DRAM_ADDR[11]~I .input_register_mode = "none";
defparam \DRAM_ADDR[11]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[11]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[11]~I .oe_power_up = "low";
defparam \DRAM_ADDR[11]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[11]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[11]~I .operation_mode = "output";
defparam \DRAM_ADDR[11]~I .output_async_reset = "none";
defparam \DRAM_ADDR[11]~I .output_power_up = "low";
defparam \DRAM_ADDR[11]~I .output_register_mode = "none";
defparam \DRAM_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CLK~I (
	.datain(\a|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CLK));
// synopsys translate_off
defparam \DRAM_CLK~I .input_async_reset = "none";
defparam \DRAM_CLK~I .input_power_up = "low";
defparam \DRAM_CLK~I .input_register_mode = "none";
defparam \DRAM_CLK~I .input_sync_reset = "none";
defparam \DRAM_CLK~I .oe_async_reset = "none";
defparam \DRAM_CLK~I .oe_power_up = "low";
defparam \DRAM_CLK~I .oe_register_mode = "none";
defparam \DRAM_CLK~I .oe_sync_reset = "none";
defparam \DRAM_CLK~I .operation_mode = "output";
defparam \DRAM_CLK~I .output_async_reset = "none";
defparam \DRAM_CLK~I .output_power_up = "low";
defparam \DRAM_CLK~I .output_register_mode = "none";
defparam \DRAM_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_BA_1~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_1));
// synopsys translate_off
defparam \DRAM_BA_1~I .input_async_reset = "none";
defparam \DRAM_BA_1~I .input_power_up = "low";
defparam \DRAM_BA_1~I .input_register_mode = "none";
defparam \DRAM_BA_1~I .input_sync_reset = "none";
defparam \DRAM_BA_1~I .oe_async_reset = "none";
defparam \DRAM_BA_1~I .oe_power_up = "low";
defparam \DRAM_BA_1~I .oe_register_mode = "none";
defparam \DRAM_BA_1~I .oe_sync_reset = "none";
defparam \DRAM_BA_1~I .operation_mode = "output";
defparam \DRAM_BA_1~I .output_async_reset = "none";
defparam \DRAM_BA_1~I .output_power_up = "low";
defparam \DRAM_BA_1~I .output_register_mode = "none";
defparam \DRAM_BA_1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_BA_0~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_0));
// synopsys translate_off
defparam \DRAM_BA_0~I .input_async_reset = "none";
defparam \DRAM_BA_0~I .input_power_up = "low";
defparam \DRAM_BA_0~I .input_register_mode = "none";
defparam \DRAM_BA_0~I .input_sync_reset = "none";
defparam \DRAM_BA_0~I .oe_async_reset = "none";
defparam \DRAM_BA_0~I .oe_power_up = "low";
defparam \DRAM_BA_0~I .oe_register_mode = "none";
defparam \DRAM_BA_0~I .oe_sync_reset = "none";
defparam \DRAM_BA_0~I .operation_mode = "output";
defparam \DRAM_BA_0~I .output_async_reset = "none";
defparam \DRAM_BA_0~I .output_power_up = "low";
defparam \DRAM_BA_0~I .output_register_mode = "none";
defparam \DRAM_BA_0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_LDQM~I (
	.datain(\c|c|dqm [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_LDQM));
// synopsys translate_off
defparam \DRAM_LDQM~I .input_async_reset = "none";
defparam \DRAM_LDQM~I .input_power_up = "low";
defparam \DRAM_LDQM~I .input_register_mode = "none";
defparam \DRAM_LDQM~I .input_sync_reset = "none";
defparam \DRAM_LDQM~I .oe_async_reset = "none";
defparam \DRAM_LDQM~I .oe_power_up = "low";
defparam \DRAM_LDQM~I .oe_register_mode = "none";
defparam \DRAM_LDQM~I .oe_sync_reset = "none";
defparam \DRAM_LDQM~I .operation_mode = "output";
defparam \DRAM_LDQM~I .output_async_reset = "none";
defparam \DRAM_LDQM~I .output_power_up = "low";
defparam \DRAM_LDQM~I .output_register_mode = "none";
defparam \DRAM_LDQM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_UDQM~I (
	.datain(\c|c|dqm [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_UDQM));
// synopsys translate_off
defparam \DRAM_UDQM~I .input_async_reset = "none";
defparam \DRAM_UDQM~I .input_power_up = "low";
defparam \DRAM_UDQM~I .input_register_mode = "none";
defparam \DRAM_UDQM~I .input_sync_reset = "none";
defparam \DRAM_UDQM~I .oe_async_reset = "none";
defparam \DRAM_UDQM~I .oe_power_up = "low";
defparam \DRAM_UDQM~I .oe_register_mode = "none";
defparam \DRAM_UDQM~I .oe_sync_reset = "none";
defparam \DRAM_UDQM~I .operation_mode = "output";
defparam \DRAM_UDQM~I .output_async_reset = "none";
defparam \DRAM_UDQM~I .output_power_up = "low";
defparam \DRAM_UDQM~I .output_register_mode = "none";
defparam \DRAM_UDQM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CKE~I (
	.datain(!\c|c|cke~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CKE));
// synopsys translate_off
defparam \DRAM_CKE~I .input_async_reset = "none";
defparam \DRAM_CKE~I .input_power_up = "low";
defparam \DRAM_CKE~I .input_register_mode = "none";
defparam \DRAM_CKE~I .input_sync_reset = "none";
defparam \DRAM_CKE~I .oe_async_reset = "none";
defparam \DRAM_CKE~I .oe_power_up = "low";
defparam \DRAM_CKE~I .oe_register_mode = "none";
defparam \DRAM_CKE~I .oe_sync_reset = "none";
defparam \DRAM_CKE~I .operation_mode = "output";
defparam \DRAM_CKE~I .output_async_reset = "none";
defparam \DRAM_CKE~I .output_power_up = "low";
defparam \DRAM_CKE~I .output_register_mode = "none";
defparam \DRAM_CKE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CS_N~I (
	.datain(\c|c|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CS_N));
// synopsys translate_off
defparam \DRAM_CS_N~I .input_async_reset = "none";
defparam \DRAM_CS_N~I .input_power_up = "low";
defparam \DRAM_CS_N~I .input_register_mode = "none";
defparam \DRAM_CS_N~I .input_sync_reset = "none";
defparam \DRAM_CS_N~I .oe_async_reset = "none";
defparam \DRAM_CS_N~I .oe_power_up = "low";
defparam \DRAM_CS_N~I .oe_register_mode = "none";
defparam \DRAM_CS_N~I .oe_sync_reset = "none";
defparam \DRAM_CS_N~I .operation_mode = "output";
defparam \DRAM_CS_N~I .output_async_reset = "none";
defparam \DRAM_CS_N~I .output_power_up = "low";
defparam \DRAM_CS_N~I .output_register_mode = "none";
defparam \DRAM_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_RAS_N~I (
	.datain(\c|c|ras_n~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_RAS_N));
// synopsys translate_off
defparam \DRAM_RAS_N~I .input_async_reset = "none";
defparam \DRAM_RAS_N~I .input_power_up = "low";
defparam \DRAM_RAS_N~I .input_register_mode = "none";
defparam \DRAM_RAS_N~I .input_sync_reset = "none";
defparam \DRAM_RAS_N~I .oe_async_reset = "none";
defparam \DRAM_RAS_N~I .oe_power_up = "low";
defparam \DRAM_RAS_N~I .oe_register_mode = "none";
defparam \DRAM_RAS_N~I .oe_sync_reset = "none";
defparam \DRAM_RAS_N~I .operation_mode = "output";
defparam \DRAM_RAS_N~I .output_async_reset = "none";
defparam \DRAM_RAS_N~I .output_power_up = "low";
defparam \DRAM_RAS_N~I .output_register_mode = "none";
defparam \DRAM_RAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CAS_N~I (
	.datain(\c|c|cas_n~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CAS_N));
// synopsys translate_off
defparam \DRAM_CAS_N~I .input_async_reset = "none";
defparam \DRAM_CAS_N~I .input_power_up = "low";
defparam \DRAM_CAS_N~I .input_register_mode = "none";
defparam \DRAM_CAS_N~I .input_sync_reset = "none";
defparam \DRAM_CAS_N~I .oe_async_reset = "none";
defparam \DRAM_CAS_N~I .oe_power_up = "low";
defparam \DRAM_CAS_N~I .oe_register_mode = "none";
defparam \DRAM_CAS_N~I .oe_sync_reset = "none";
defparam \DRAM_CAS_N~I .operation_mode = "output";
defparam \DRAM_CAS_N~I .output_async_reset = "none";
defparam \DRAM_CAS_N~I .output_power_up = "low";
defparam \DRAM_CAS_N~I .output_register_mode = "none";
defparam \DRAM_CAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_WE_N~I (
	.datain(\c|c|we_n~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_WE_N));
// synopsys translate_off
defparam \DRAM_WE_N~I .input_async_reset = "none";
defparam \DRAM_WE_N~I .input_power_up = "low";
defparam \DRAM_WE_N~I .input_register_mode = "none";
defparam \DRAM_WE_N~I .input_sync_reset = "none";
defparam \DRAM_WE_N~I .oe_async_reset = "none";
defparam \DRAM_WE_N~I .oe_power_up = "low";
defparam \DRAM_WE_N~I .oe_register_mode = "none";
defparam \DRAM_WE_N~I .oe_sync_reset = "none";
defparam \DRAM_WE_N~I .operation_mode = "output";
defparam \DRAM_WE_N~I .output_async_reset = "none";
defparam \DRAM_WE_N~I .output_power_up = "low";
defparam \DRAM_WE_N~I .output_register_mode = "none";
defparam \DRAM_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
