Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 29 12:44:30 2018
| Host         : LAPTOP-88VN4TC1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.358        0.000                      0                  114        0.217        0.000                      0                  114        3.000        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100MHz             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       21.358        0.000                      0                  114        0.217        0.000                      0                  114       19.363        0.000                       0                    34  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.358ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.306ns  (logic 7.718ns (42.161%)  route 10.588ns (57.839%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.242 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    vga1/clk_out1
    SLICE_X12Y40         FDRE                                         r  vga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  vga1/hcount_reg[5]/Q
                         net (fo=53, routed)          3.634     3.208    vga1/hcount_reg[0]_0[5]
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.332 r  vga1/red4__0_i_10/O
                         net (fo=3, routed)           0.660     3.991    vga1/red4__0_i_10_n_0
    SLICE_X11Y35         LUT5 (Prop_lut5_I2_O)        0.124     4.115 r  vga1/red4__0_i_1/O
                         net (fo=28, routed)          1.101     5.216    image1/B[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036     9.252 r  image1/red4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.254    image1/red4__0_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.772 f  image1/red3__0/P[2]
                         net (fo=1, routed)           1.000    11.771    image1/red3__0_n_103
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.124    11.895 r  image1/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.895    image1/i__carry_i_3__1_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.445 r  image1/red2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.445    image1/red2_inferred__1/i__carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.559 r  image1/red2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.559    image1/red2_inferred__1/i__carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.673 r  image1/red2_inferred__1/i__carry__1/CO[3]
                         net (fo=3, routed)           1.499    14.173    vga1/red3__0_0[0]
    SLICE_X8Y35          LUT5 (Prop_lut5_I3_O)        0.124    14.297 r  vga1/red[3]_i_12/O
                         net (fo=2, routed)           1.050    15.347    vga1/red[3]_i_12_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.124    15.471 f  vga1/green[3]_i_3/O
                         net (fo=1, routed)           0.802    16.273    vga1/green[3]_i_3_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124    16.397 f  vga1/green[3]_i_2/O
                         net (fo=2, routed)           0.841    17.237    vga1/green[3]_i_2_n_0
    SLICE_X6Y36          LUT5 (Prop_lut5_I4_O)        0.124    17.361 r  vga1/green[3]_i_1/O
                         net (fo=1, routed)           0.000    17.361    image1/green_reg[3]_1
    SLICE_X6Y36          FDRE                                         r  image1/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.512    38.242    image1/clk_out1
    SLICE_X6Y36          FDRE                                         r  image1/green_reg[3]/C
                         clock pessimism              0.564    38.806    
                         clock uncertainty           -0.164    38.642    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.077    38.719    image1/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.719    
                         arrival time                         -17.361    
  -------------------------------------------------------------------
                         slack                                 21.358    

Slack (MET) :             21.655ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.010ns  (logic 7.718ns (42.855%)  route 10.292ns (57.145%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.243 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    vga1/clk_out1
    SLICE_X12Y40         FDRE                                         r  vga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  vga1/hcount_reg[5]/Q
                         net (fo=53, routed)          3.634     3.208    vga1/hcount_reg[0]_0[5]
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.332 r  vga1/red4__0_i_10/O
                         net (fo=3, routed)           0.660     3.991    vga1/red4__0_i_10_n_0
    SLICE_X11Y35         LUT5 (Prop_lut5_I2_O)        0.124     4.115 r  vga1/red4__0_i_1/O
                         net (fo=28, routed)          1.101     5.216    image1/B[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036     9.252 r  image1/red4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.254    image1/red4__0_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.772 f  image1/red3__0/P[2]
                         net (fo=1, routed)           1.000    11.771    image1/red3__0_n_103
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.124    11.895 r  image1/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.895    image1/i__carry_i_3__1_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.445 r  image1/red2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.445    image1/red2_inferred__1/i__carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.559 r  image1/red2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.559    image1/red2_inferred__1/i__carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.673 r  image1/red2_inferred__1/i__carry__1/CO[3]
                         net (fo=3, routed)           1.499    14.173    vga1/red3__0_0[0]
    SLICE_X8Y35          LUT5 (Prop_lut5_I3_O)        0.124    14.297 r  vga1/red[3]_i_12/O
                         net (fo=2, routed)           1.050    15.347    vga1/red[3]_i_12_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.124    15.471 f  vga1/green[3]_i_3/O
                         net (fo=1, routed)           0.802    16.273    vga1/green[3]_i_3_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124    16.397 f  vga1/green[3]_i_2/O
                         net (fo=2, routed)           0.545    16.941    vga1/green[3]_i_2_n_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I1_O)        0.124    17.065 r  vga1/green[1]_i_2/O
                         net (fo=1, routed)           0.000    17.065    image1/green_reg[1]_0
    SLICE_X6Y37          FDRE                                         r  image1/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.513    38.243    image1/clk_out1
    SLICE_X6Y37          FDRE                                         r  image1/green_reg[1]/C
                         clock pessimism              0.564    38.807    
                         clock uncertainty           -0.164    38.643    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.077    38.720    image1/green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.720    
                         arrival time                         -17.065    
  -------------------------------------------------------------------
                         slack                                 21.655    

Slack (MET) :             22.181ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.435ns  (logic 7.594ns (43.556%)  route 9.841ns (56.444%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.243 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    vga1/clk_out1
    SLICE_X12Y40         FDRE                                         r  vga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  vga1/hcount_reg[5]/Q
                         net (fo=53, routed)          3.634     3.208    vga1/hcount_reg[0]_0[5]
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.332 r  vga1/red4__0_i_10/O
                         net (fo=3, routed)           0.660     3.991    vga1/red4__0_i_10_n_0
    SLICE_X11Y35         LUT5 (Prop_lut5_I2_O)        0.124     4.115 r  vga1/red4__0_i_1/O
                         net (fo=28, routed)          1.101     5.216    image1/B[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036     9.252 r  image1/red4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.254    image1/red4__0_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.772 f  image1/red3__0/P[2]
                         net (fo=1, routed)           1.000    11.771    image1/red3__0_n_103
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.124    11.895 r  image1/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.895    image1/i__carry_i_3__1_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.445 r  image1/red2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.445    image1/red2_inferred__1/i__carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.559 r  image1/red2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.559    image1/red2_inferred__1/i__carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.673 f  image1/red2_inferred__1/i__carry__1/CO[3]
                         net (fo=3, routed)           1.499    14.173    vga1/red3__0_0[0]
    SLICE_X8Y35          LUT5 (Prop_lut5_I3_O)        0.124    14.297 f  vga1/red[3]_i_12/O
                         net (fo=2, routed)           0.818    15.115    vga1/red[3]_i_12_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.124    15.239 f  vga1/red[3]_i_4/O
                         net (fo=5, routed)           1.128    16.367    vga1/green_reg[1]_0
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.124    16.491 r  vga1/blue[3]_i_1/O
                         net (fo=1, routed)           0.000    16.491    image1/blue_reg[3]_0
    SLICE_X4Y37          FDRE                                         r  image1/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.513    38.243    image1/clk_out1
    SLICE_X4Y37          FDRE                                         r  image1/blue_reg[3]/C
                         clock pessimism              0.564    38.807    
                         clock uncertainty           -0.164    38.643    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.029    38.672    image1/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                         -16.491    
  -------------------------------------------------------------------
                         slack                                 22.181    

Slack (MET) :             22.471ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.144ns  (logic 7.594ns (44.295%)  route 9.550ns (55.705%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.242 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    vga1/clk_out1
    SLICE_X12Y40         FDRE                                         r  vga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  vga1/hcount_reg[5]/Q
                         net (fo=53, routed)          3.634     3.208    vga1/hcount_reg[0]_0[5]
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.332 r  vga1/red4__0_i_10/O
                         net (fo=3, routed)           0.660     3.991    vga1/red4__0_i_10_n_0
    SLICE_X11Y35         LUT5 (Prop_lut5_I2_O)        0.124     4.115 r  vga1/red4__0_i_1/O
                         net (fo=28, routed)          1.101     5.216    image1/B[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036     9.252 r  image1/red4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.254    image1/red4__0_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.772 f  image1/red3__0/P[2]
                         net (fo=1, routed)           1.000    11.771    image1/red3__0_n_103
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.124    11.895 r  image1/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.895    image1/i__carry_i_3__1_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.445 r  image1/red2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.445    image1/red2_inferred__1/i__carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.559 r  image1/red2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.559    image1/red2_inferred__1/i__carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.673 r  image1/red2_inferred__1/i__carry__1/CO[3]
                         net (fo=3, routed)           1.499    14.173    vga1/red3__0_0[0]
    SLICE_X8Y35          LUT5 (Prop_lut5_I3_O)        0.124    14.297 r  vga1/red[3]_i_12/O
                         net (fo=2, routed)           0.818    15.115    vga1/red[3]_i_12_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.124    15.239 r  vga1/red[3]_i_4/O
                         net (fo=5, routed)           0.837    16.075    image1/vcount_reg[9]_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.124    16.199 r  image1/red[1]_i_1/O
                         net (fo=1, routed)           0.000    16.199    image1/red[1]_i_1_n_0
    SLICE_X7Y36          FDRE                                         r  image1/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.512    38.242    image1/clk_out1
    SLICE_X7Y36          FDRE                                         r  image1/red_reg[1]/C
                         clock pessimism              0.564    38.806    
                         clock uncertainty           -0.164    38.642    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.029    38.671    image1/red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.671    
                         arrival time                         -16.199    
  -------------------------------------------------------------------
                         slack                                 22.471    

Slack (MET) :             22.875ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.742ns  (logic 7.594ns (45.359%)  route 9.148ns (54.641%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.242 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    vga1/clk_out1
    SLICE_X12Y40         FDRE                                         r  vga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  vga1/hcount_reg[5]/Q
                         net (fo=53, routed)          3.634     3.208    vga1/hcount_reg[0]_0[5]
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.332 r  vga1/red4__0_i_10/O
                         net (fo=3, routed)           0.660     3.991    vga1/red4__0_i_10_n_0
    SLICE_X11Y35         LUT5 (Prop_lut5_I2_O)        0.124     4.115 r  vga1/red4__0_i_1/O
                         net (fo=28, routed)          1.101     5.216    image1/B[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036     9.252 r  image1/red4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.254    image1/red4__0_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.772 f  image1/red3__0/P[2]
                         net (fo=1, routed)           1.000    11.771    image1/red3__0_n_103
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.124    11.895 r  image1/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.895    image1/i__carry_i_3__1_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.445 r  image1/red2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.445    image1/red2_inferred__1/i__carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.559 r  image1/red2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.559    image1/red2_inferred__1/i__carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.673 r  image1/red2_inferred__1/i__carry__1/CO[3]
                         net (fo=3, routed)           1.499    14.173    vga1/red3__0_0[0]
    SLICE_X8Y35          LUT5 (Prop_lut5_I3_O)        0.124    14.297 r  vga1/red[3]_i_12/O
                         net (fo=2, routed)           0.818    15.115    vga1/red[3]_i_12_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.124    15.239 r  vga1/red[3]_i_4/O
                         net (fo=5, routed)           0.435    15.673    vga1/green_reg[1]_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I3_O)        0.124    15.797 r  vga1/red[3]_i_1__0/O
                         net (fo=1, routed)           0.000    15.797    image1/red_reg[3]_5
    SLICE_X7Y36          FDRE                                         r  image1/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.512    38.242    image1/clk_out1
    SLICE_X7Y36          FDRE                                         r  image1/red_reg[3]/C
                         clock pessimism              0.564    38.806    
                         clock uncertainty           -0.164    38.642    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.031    38.673    image1/red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.673    
                         arrival time                         -15.797    
  -------------------------------------------------------------------
                         slack                                 22.875    

Slack (MET) :             32.114ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/green_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.951ns  (logic 0.952ns (13.696%)  route 5.999ns (86.304%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.243 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566    -0.946    vga1/clk_out1
    SLICE_X11Y38         FDRE                                         r  vga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  vga1/hcount_reg[7]/Q
                         net (fo=43, routed)          2.879     2.390    vga1/hcount_reg[0]_0[7]
    SLICE_X6Y31          LUT4 (Prop_lut4_I1_O)        0.124     2.514 f  vga1/green[1]_i_16/O
                         net (fo=1, routed)           0.802     3.315    vga1/green[1]_i_16_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.439 f  vga1/green[1]_i_7/O
                         net (fo=1, routed)           0.798     4.237    vga1/green[1]_i_7_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124     4.361 r  vga1/green[1]_i_3/O
                         net (fo=1, routed)           0.639     5.000    vga1/green[1]_i_3_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     5.124 r  vga1/green[1]_i_1/O
                         net (fo=5, routed)           0.881     6.005    image1/vcount_reg[8]_1
    SLICE_X6Y37          FDRE                                         r  image1/green_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.513    38.243    image1/clk_out1
    SLICE_X6Y37          FDRE                                         r  image1/green_reg[1]/C
                         clock pessimism              0.564    38.807    
                         clock uncertainty           -0.164    38.643    
    SLICE_X6Y37          FDRE (Setup_fdre_C_R)       -0.524    38.119    image1/green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.119    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                 32.114    

Slack (MET) :             32.195ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red4/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 0.934ns (13.557%)  route 5.956ns (86.443%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 38.270 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566    -0.946    vga1/clk_out1
    SLICE_X11Y38         FDRE                                         r  vga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  vga1/hcount_reg[2]/Q
                         net (fo=41, routed)          3.051     2.561    vga1/hcount_reg[0]_0[2]
    SLICE_X11Y35         LUT5 (Prop_lut5_I4_O)        0.152     2.713 r  vga1/hsync_i_2/O
                         net (fo=2, routed)           0.679     3.392    vga1/hsync_i_2_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.326     3.718 r  vga1/red4_i_1/O
                         net (fo=24, routed)          2.226     5.944    image1/E[0]
    DSP48_X0Y16          DSP48E1                                      r  image1/red4/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.540    38.270    image1/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  image1/red4/CLK
                         clock pessimism              0.577    38.846    
                         clock uncertainty           -0.164    38.682    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543    38.139    image1/red4
  -------------------------------------------------------------------
                         required time                         38.139    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                 32.195    

Slack (MET) :             32.357ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red3/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 0.934ns (13.786%)  route 5.841ns (86.214%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.271 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566    -0.946    vga1/clk_out1
    SLICE_X11Y38         FDRE                                         r  vga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  vga1/hcount_reg[2]/Q
                         net (fo=41, routed)          3.051     2.561    vga1/hcount_reg[0]_0[2]
    SLICE_X11Y35         LUT5 (Prop_lut5_I4_O)        0.152     2.713 r  vga1/hsync_i_2/O
                         net (fo=2, routed)           0.679     3.392    vga1/hsync_i_2_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.326     3.718 r  vga1/red4_i_1/O
                         net (fo=24, routed)          2.112     5.829    image1/E[0]
    DSP48_X0Y17          DSP48E1                                      r  image1/red3/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.541    38.271    image1/clk_out1
    DSP48_X0Y17          DSP48E1                                      r  image1/red3/CLK
                         clock pessimism              0.577    38.847    
                         clock uncertainty           -0.164    38.683    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    38.186    image1/red3
  -------------------------------------------------------------------
                         required time                         38.186    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                 32.357    

Slack (MET) :             32.383ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red4/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 0.934ns (13.863%)  route 5.803ns (86.137%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 38.270 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566    -0.946    vga1/clk_out1
    SLICE_X11Y38         FDRE                                         r  vga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  vga1/hcount_reg[2]/Q
                         net (fo=41, routed)          3.051     2.561    vga1/hcount_reg[0]_0[2]
    SLICE_X11Y35         LUT5 (Prop_lut5_I4_O)        0.152     2.713 r  vga1/hsync_i_2/O
                         net (fo=2, routed)           0.679     3.392    vga1/hsync_i_2_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.326     3.718 r  vga1/red4_i_1/O
                         net (fo=24, routed)          2.074     5.792    image1/E[0]
    DSP48_X0Y16          DSP48E1                                      r  image1/red4/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.540    38.270    image1/clk_out1
    DSP48_X0Y16          DSP48E1                                      r  image1/red4/CLK
                         clock pessimism              0.577    38.846    
                         clock uncertainty           -0.164    38.682    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    38.175    image1/red4
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                 32.383    

Slack (MET) :             32.414ns  (required time - arrival time)
  Source:                 vga1/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/blue_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.056ns (15.656%)  route 5.689ns (84.344%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.245 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.568    -0.944    vga1/clk_out1
    SLICE_X11Y41         FDRE                                         r  vga1/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  vga1/vcount_reg[0]/Q
                         net (fo=40, routed)          3.092     2.605    vga1/Q[0]
    SLICE_X9Y36          LUT6 (Prop_lut6_I2_O)        0.124     2.729 f  vga1/red3_i_13/O
                         net (fo=4, routed)           1.149     3.878    vga1/red3_i_13_n_0
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.148     4.026 r  vga1/red[3]_i_2__0/O
                         net (fo=1, routed)           0.652     4.678    vga1/red[3]_i_2__0_n_0
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.328     5.006 r  vga1/red[3]_i_1/O
                         net (fo=6, routed)           0.795     5.801    vga1/red[3]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  vga1/blue_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.515    38.245    vga1/clk_out1
    SLICE_X3Y37          FDRE                                         r  vga1/blue_reg[3]/C
                         clock pessimism              0.564    38.809    
                         clock uncertainty           -0.164    38.645    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429    38.216    vga1/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.216    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                 32.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 image1/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.423%)  route 0.184ns (56.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.590    -0.591    image1/clk_out1
    SLICE_X4Y37          FDRE                                         r  image1/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  image1/blue_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.267    vga1/tmpblue[0]
    SLICE_X3Y37          FDRE                                         r  vga1/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.828    vga1/clk_out1
    SLICE_X3Y37          FDRE                                         r  vga1/blue_reg[3]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.070    -0.483    vga1/blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 image1/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.307%)  route 0.177ns (55.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.592    image1/clk_out1
    SLICE_X7Y36          FDRE                                         r  image1/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  image1/red_reg[3]/Q
                         net (fo=2, routed)           0.177    -0.274    vga1/tmpred[1]
    SLICE_X4Y36          FDRE                                         r  vga1/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859    -0.831    vga1/clk_out1
    SLICE_X4Y36          FDRE                                         r  vga1/red_reg[3]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.070    -0.507    vga1/red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 image1/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.592    image1/clk_out1
    SLICE_X7Y36          FDRE                                         r  image1/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  image1/red_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.283    image1/tmpred[0]
    SLICE_X7Y36          LUT6 (Prop_lut6_I0_O)        0.045    -0.238 r  image1/red[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    image1/red[1]_i_1_n_0
    SLICE_X7Y36          FDRE                                         r  image1/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859    -0.831    image1/clk_out1
    SLICE_X7Y36          FDRE                                         r  image1/red_reg[1]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.091    -0.501    image1/red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 image1/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.590    -0.591    image1/clk_out1
    SLICE_X6Y37          FDRE                                         r  image1/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  image1/green_reg[1]/Q
                         net (fo=2, routed)           0.175    -0.252    vga1/tmpgreen[0]
    SLICE_X6Y37          LUT4 (Prop_lut4_I3_O)        0.045    -0.207 r  vga1/green[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    image1/green_reg[1]_0
    SLICE_X6Y37          FDRE                                         r  image1/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.860    -0.830    image1/clk_out1
    SLICE_X6Y37          FDRE                                         r  image1/green_reg[1]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.120    -0.471    image1/green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 image1/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.592    image1/clk_out1
    SLICE_X6Y36          FDRE                                         r  image1/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  image1/green_reg[3]/Q
                         net (fo=2, routed)           0.175    -0.253    vga1/tmpgreen[1]
    SLICE_X6Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.208 r  vga1/green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    image1/green_reg[3]_1
    SLICE_X6Y36          FDRE                                         r  image1/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859    -0.831    image1/clk_out1
    SLICE_X6Y36          FDRE                                         r  image1/green_reg[3]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.120    -0.472    image1/green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    vga1/clk_out1
    SLICE_X10Y41         FDRE                                         r  vga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  vga1/hcount_reg[0]/Q
                         net (fo=47, routed)          0.188    -0.265    vga1/hcount_reg[0]_0[0]
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.045    -0.220 r  vga1/red4_i_11/O
                         net (fo=3, routed)           0.000    -0.220    vga1/hcount_reg[9]_0[0]
    SLICE_X10Y41         FDRE                                         r  vga1/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    vga1/clk_out1
    SLICE_X10Y41         FDRE                                         r  vga1/hcount_reg[0]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X10Y41         FDRE (Hold_fdre_C_D)         0.120    -0.496    vga1/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 image1/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.590    -0.591    image1/clk_out1
    SLICE_X4Y37          FDRE                                         r  image1/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  image1/blue_reg[3]/Q
                         net (fo=2, routed)           0.185    -0.266    vga1/tmpblue[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I1_O)        0.045    -0.221 r  vga1/blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    image1/blue_reg[3]_0
    SLICE_X4Y37          FDRE                                         r  image1/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.860    -0.830    image1/clk_out1
    SLICE_X4Y37          FDRE                                         r  image1/blue_reg[3]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.091    -0.500    image1/blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 image1/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.701%)  route 0.211ns (56.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.590    -0.591    image1/clk_out1
    SLICE_X6Y37          FDRE                                         r  image1/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  image1/green_reg[1]/Q
                         net (fo=2, routed)           0.211    -0.216    vga1/tmpgreen[0]
    SLICE_X5Y37          FDRE                                         r  vga1/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.860    -0.830    vga1/clk_out1
    SLICE_X5Y37          FDRE                                         r  vga1/green_reg[1]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.063    -0.513    vga1/green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 image1/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.557%)  route 0.213ns (56.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.592    image1/clk_out1
    SLICE_X6Y36          FDRE                                         r  image1/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  image1/green_reg[3]/Q
                         net (fo=2, routed)           0.213    -0.216    vga1/tmpgreen[1]
    SLICE_X5Y37          FDRE                                         r  vga1/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.860    -0.830    vga1/clk_out1
    SLICE_X5Y37          FDRE                                         r  vga1/green_reg[3]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.061    -0.515    vga1/green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 image1/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.592    image1/clk_out1
    SLICE_X7Y36          FDRE                                         r  image1/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  image1/red_reg[3]/Q
                         net (fo=2, routed)           0.232    -0.219    vga1/tmpred[1]
    SLICE_X7Y36          LUT6 (Prop_lut6_I4_O)        0.045    -0.174 r  vga1/red[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.174    image1/red_reg[3]_5
    SLICE_X7Y36          FDRE                                         r  image1/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859    -0.831    image1/clk_out1
    SLICE_X7Y36          FDRE                                         r  image1/red_reg[3]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.092    -0.500    image1/red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk1/clk1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk1/clk1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y37      image1/blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X6Y37      image1/green_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X6Y36      image1/green_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X7Y36      image1/red_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X7Y36      image1/red_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X3Y37      vga1/blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X5Y37      vga1/green_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X5Y37      vga1/green_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y37      image1/blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y37      image1/green_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y36      image1/green_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y36      image1/red_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y36      image1/red_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y37      vga1/blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X5Y37      vga1/green_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X5Y37      vga1/green_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y41     vga1/hcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X11Y39     vga1/hcount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y37      image1/blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y37      image1/green_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y36      image1/green_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y36      image1/red_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y36      image1/red_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y37      vga1/blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y37      vga1/blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X5Y37      vga1/green_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X5Y37      vga1/green_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y41     vga1/hcount_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk1/clk1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk1/clk1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBOUT



