// Seed: 3650120504
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    output wor id_3,
    input wor id_4
    , id_6
);
  assign id_3#(
      .id_4(id_4 - 1),
      .id_2(1)
  ) = 1;
  always @(posedge id_1) #id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wand id_3,
    input uwire id_4,
    output wand id_5,
    input uwire id_6,
    input tri id_7,
    input tri id_8,
    input uwire id_9,
    input tri0 id_10
);
  supply0 id_12 = id_8;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8,
      id_5,
      id_6
  );
  assign modCall_1.id_4 = 0;
  wire id_13, id_14;
endmodule
