

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
c614da2c61503acd27fb6d90ac698b19  /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Running md5sum using "md5sum /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out "
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x55ae34f9df9e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=18, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x55ae34f9ddc3, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a598..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a590..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a588..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a578..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a570..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a620..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9ddc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (a.1.sm_52.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (a.1.sm_52.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (a.1.sm_52.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (a.1.sm_52.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (a.1.sm_52.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (a.1.sm_52.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 10940
gpu_sim_insn = 1245360
gpu_ipc =     113.8355
gpu_tot_sim_cycle = 10940
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     113.8355
gpu_tot_issued_cta = 128
gpu_occupancy = 55.7630% 
gpu_tot_occupancy = 55.7630% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1926
partiton_level_parallism_total  =       0.1926
partiton_level_parallism_util =       3.9755
partiton_level_parallism_util_total  =       3.9755
L2_BW  =       8.7331 GB/Sec
L2_BW_total  =       8.7331 GB/Sec
gpu_total_sim_rate=415120

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
218, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 20, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27548	W0_Idle:17354	W0_Scoreboard:22802	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:9417	WS1:9256	WS2:9242	WS3:9234	
dual_issue_nums: WS0:505	WS1:492	WS2:499	WS3:503	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
maxmflatency = 258 
max_icnt2mem_latency = 14 
maxmrqlatency = 0 
max_icnt2sh_latency = 7 
averagemflatency = 136 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2105 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1632 	475 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5981         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2/1 = 2.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none        3944    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2570    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       258       140       137       138         0         0         0         0         0         0         0         0
dram[1]:        136         0         0         0       138       137       137       137         0         0         0       136       136       136         0         0
dram[2]:          0         0         0         0         0       137       137       143       136         0         0         0         0       136         0       136
dram[3]:        258         0         0         0       138       139       138       137         0         0         0         0         0         0         0         0
dram[4]:        136         0         0         0       140       137       137       139       136         0       136         0         0         0         0         0
dram[5]:          0         0         0         0       138       136       139       137         0         0       136         0         0         0         0         0
dram[6]:          0         0         0         0       138       137       137       140         0       136         0         0       136         0         0         0
dram[7]:          0         0         0         0       140       139       139       139         0         0       136         0         0         0         0         0
dram[8]:          0         0         0       136       138       136       137       136         0         0         0         0       136         0       136         0
dram[9]:          0         0         0       136       141       138       142       137       136       136         0       136         0         0         0         0
dram[10]:          0         0         0         0       138       137       142       138       136         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       136       137       137       137         0         0       136         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19300 n_nop=19298 n_act=1 n_pre=0 n_ref_event=94206722280096 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001036
n_activity=52 dram_eff=0.03846
bk0: 0a 19300i bk1: 0a 19301i bk2: 0a 19301i bk3: 0a 19301i bk4: 1a 19284i bk5: 0a 19299i bk6: 0a 19299i bk7: 0a 19299i bk8: 0a 19299i bk9: 0a 19300i bk10: 0a 19300i bk11: 0a 19300i bk12: 0a 19300i bk13: 0a 19300i bk14: 0a 19300i bk15: 0a 19300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000104 
total_CMD = 19300 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 19282 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19300 
n_nop = 19298 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94206722280096 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19300 n_nop=19300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19300i bk1: 0a 19300i bk2: 0a 19300i bk3: 0a 19300i bk4: 0a 19300i bk5: 0a 19300i bk6: 0a 19300i bk7: 0a 19300i bk8: 0a 19300i bk9: 0a 19300i bk10: 0a 19300i bk11: 0a 19300i bk12: 0a 19300i bk13: 0a 19300i bk14: 0a 19300i bk15: 0a 19300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 19300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19300 
n_nop = 19300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19300 n_nop=19300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19300i bk1: 0a 19300i bk2: 0a 19300i bk3: 0a 19300i bk4: 0a 19300i bk5: 0a 19300i bk6: 0a 19300i bk7: 0a 19300i bk8: 0a 19300i bk9: 0a 19300i bk10: 0a 19300i bk11: 0a 19300i bk12: 0a 19300i bk13: 0a 19300i bk14: 0a 19300i bk15: 0a 19300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19300 
n_nop = 19300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19300 n_nop=19298 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001036
n_activity=52 dram_eff=0.03846
bk0: 1a 19284i bk1: 0a 19300i bk2: 0a 19300i bk3: 0a 19300i bk4: 0a 19300i bk5: 0a 19300i bk6: 0a 19300i bk7: 0a 19300i bk8: 0a 19300i bk9: 0a 19300i bk10: 0a 19300i bk11: 0a 19300i bk12: 0a 19300i bk13: 0a 19300i bk14: 0a 19300i bk15: 0a 19300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000104 
total_CMD = 19300 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 19282 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19300 
n_nop = 19298 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19300 n_nop=19300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19300i bk1: 0a 19300i bk2: 0a 19300i bk3: 0a 19300i bk4: 0a 19300i bk5: 0a 19300i bk6: 0a 19300i bk7: 0a 19300i bk8: 0a 19300i bk9: 0a 19300i bk10: 0a 19300i bk11: 0a 19300i bk12: 0a 19300i bk13: 0a 19300i bk14: 0a 19300i bk15: 0a 19300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19300 
n_nop = 19300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19300 n_nop=19300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19300i bk1: 0a 19300i bk2: 0a 19300i bk3: 0a 19300i bk4: 0a 19300i bk5: 0a 19300i bk6: 0a 19300i bk7: 0a 19300i bk8: 0a 19300i bk9: 0a 19300i bk10: 0a 19300i bk11: 0a 19300i bk12: 0a 19300i bk13: 0a 19300i bk14: 0a 19300i bk15: 0a 19300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19300 
n_nop = 19300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19300 n_nop=19300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19300i bk1: 0a 19300i bk2: 0a 19300i bk3: 0a 19300i bk4: 0a 19300i bk5: 0a 19300i bk6: 0a 19300i bk7: 0a 19300i bk8: 0a 19300i bk9: 0a 19300i bk10: 0a 19300i bk11: 0a 19300i bk12: 0a 19300i bk13: 0a 19300i bk14: 0a 19300i bk15: 0a 19300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19300 
n_nop = 19300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19300 n_nop=19300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19300i bk1: 0a 19300i bk2: 0a 19300i bk3: 0a 19300i bk4: 0a 19300i bk5: 0a 19300i bk6: 0a 19300i bk7: 0a 19300i bk8: 0a 19300i bk9: 0a 19300i bk10: 0a 19300i bk11: 0a 19300i bk12: 0a 19300i bk13: 0a 19300i bk14: 0a 19300i bk15: 0a 19300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19300 
n_nop = 19300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19300 n_nop=19300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19300i bk1: 0a 19300i bk2: 0a 19300i bk3: 0a 19300i bk4: 0a 19300i bk5: 0a 19300i bk6: 0a 19300i bk7: 0a 19300i bk8: 0a 19300i bk9: 0a 19300i bk10: 0a 19300i bk11: 0a 19300i bk12: 0a 19300i bk13: 0a 19300i bk14: 0a 19300i bk15: 0a 19300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19300 
n_nop = 19300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19300 n_nop=19300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19300i bk1: 0a 19300i bk2: 0a 19300i bk3: 0a 19300i bk4: 0a 19300i bk5: 0a 19300i bk6: 0a 19300i bk7: 0a 19300i bk8: 0a 19300i bk9: 0a 19300i bk10: 0a 19300i bk11: 0a 19300i bk12: 0a 19300i bk13: 0a 19300i bk14: 0a 19300i bk15: 0a 19300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19300 
n_nop = 19300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19300 n_nop=19300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19300i bk1: 0a 19300i bk2: 0a 19300i bk3: 0a 19300i bk4: 0a 19300i bk5: 0a 19300i bk6: 0a 19300i bk7: 0a 19300i bk8: 0a 19300i bk9: 0a 19300i bk10: 0a 19300i bk11: 0a 19300i bk12: 0a 19300i bk13: 0a 19300i bk14: 0a 19300i bk15: 0a 19300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19300 
n_nop = 19300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19300 n_nop=19300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19300i bk1: 0a 19300i bk2: 0a 19300i bk3: 0a 19300i bk4: 0a 19300i bk5: 0a 19300i bk6: 0a 19300i bk7: 0a 19300i bk8: 0a 19300i bk9: 0a 19300i bk10: 0a 19300i bk11: 0a 19300i bk12: 0a 19300i bk13: 0a 19300i bk14: 0a 19300i bk15: 0a 19300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19300 
n_nop = 19300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 89, Miss = 1, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 67, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 78, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 93, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 118, Miss = 1, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 98, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 73, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 61, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 101, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 117, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 62, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 103, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 93, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 77, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2107
L2_total_cache_misses = 2
L2_total_cache_miss_rate = 0.0009
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2107
icnt_total_pkts_simt_to_mem=2107
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.16801
	minimum = 5
	maximum = 12
Network latency average = 5.16801
	minimum = 5
	maximum = 12
Slowest packet = 719
Flit latency average = 5.16801
	minimum = 5
	maximum = 12
Slowest flit = 719
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00740754
	minimum = 0.00557587 (at node 38)
	maximum = 0.0112431 (at node 0)
Accepted packet rate average = 0.00740754
	minimum = 0.00557587 (at node 38)
	maximum = 0.0112431 (at node 0)
Injected flit rate average = 0.00740754
	minimum = 0.00557587 (at node 38)
	maximum = 0.0112431 (at node 0)
Accepted flit rate average= 0.00740754
	minimum = 0.00557587 (at node 38)
	maximum = 0.0112431 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.16801 (1 samples)
	minimum = 5 (1 samples)
	maximum = 12 (1 samples)
Network latency average = 5.16801 (1 samples)
	minimum = 5 (1 samples)
	maximum = 12 (1 samples)
Flit latency average = 5.16801 (1 samples)
	minimum = 5 (1 samples)
	maximum = 12 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00740754 (1 samples)
	minimum = 0.00557587 (1 samples)
	maximum = 0.0112431 (1 samples)
Accepted packet rate average = 0.00740754 (1 samples)
	minimum = 0.00557587 (1 samples)
	maximum = 0.0112431 (1 samples)
Injected flit rate average = 0.00740754 (1 samples)
	minimum = 0.00557587 (1 samples)
	maximum = 0.0112431 (1 samples)
Accepted flit rate average = 0.00740754 (1 samples)
	minimum = 0.00557587 (1 samples)
	maximum = 0.0112431 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 415120 (inst/sec)
gpgpu_simulation_rate = 3646 (cycle/sec)
gpgpu_silicon_slowdown = 388645x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a5ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9df9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (a.1.sm_52.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (a.1.sm_52.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5809
gpu_sim_insn = 1114192
gpu_ipc =     191.8044
gpu_tot_sim_cycle = 16749
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     140.8772
gpu_tot_issued_cta = 256
gpu_occupancy = 69.8392% 
gpu_tot_occupancy = 61.3874% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3581
partiton_level_parallism_total  =       0.2500
partiton_level_parallism_util =       4.7706
partiton_level_parallism_util_total  =       4.3344
L2_BW  =      16.2361 GB/Sec
L2_BW_total  =      11.3353 GB/Sec
gpu_total_sim_rate=589888

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
237, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 39, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 39, 40, 40, 40, 40, 39, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43692	W0_Idle:20627	W0_Scoreboard:39580	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:17666	WS1:17507	WS2:17469	WS3:17453	
dual_issue_nums: WS0:1005	WS1:991	WS2:999	WS3:1007	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
maxmflatency = 258 
max_icnt2mem_latency = 14 
maxmrqlatency = 0 
max_icnt2sh_latency = 7 
averagemflatency = 136 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 8 
mrq_lat_table:2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4185 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3210 	977 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5981         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2/1 = 2.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none        4080    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2570    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       258       140       137       138       138       138       137       138         0         0         0         0
dram[1]:        136         0         0         0       138       137       137       137       140       139       138       138       136       136         0         0
dram[2]:          0         0         0         0         0       137       137       143       140       138       137       137         0       136         0       136
dram[3]:        258         0         0         0       138       139       138       137       143       139       137       137         0         0         0         0
dram[4]:        136         0         0         0       140       137       137       139       140       139       138       137         0         0         0         0
dram[5]:          0         0         0         0       138       136       139       137       138       138       139       140         0         0         0         0
dram[6]:          0         0         0         0       138       137       137       140       142       139       136       137       136         0         0         0
dram[7]:          0         0         0         0       140       139       139       139       137       142       138       138         0         0         0         0
dram[8]:          0         0         0       136       138       136       137       136       140       139       137       137       136         0       136         0
dram[9]:          0         0         0       136       141       138       142       137       138       137       140       137         0         0         0         0
dram[10]:          0         0         0         0       138       137       142       138       142       138       137       140         0         0         0         0
dram[11]:          0         0         0         0       136       137       137       137       139       139       137       137         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29548 n_nop=29546 n_act=1 n_pre=0 n_ref_event=94206722280096 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.769e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 29548i bk1: 0a 29549i bk2: 0a 29549i bk3: 0a 29549i bk4: 1a 29532i bk5: 0a 29547i bk6: 0a 29547i bk7: 0a 29547i bk8: 0a 29547i bk9: 0a 29548i bk10: 0a 29548i bk11: 0a 29548i bk12: 0a 29548i bk13: 0a 29548i bk14: 0a 29548i bk15: 0a 29548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000068 
total_CMD = 29548 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 29530 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29548 
n_nop = 29546 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94206722280096 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29548 n_nop=29548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29548i bk1: 0a 29548i bk2: 0a 29548i bk3: 0a 29548i bk4: 0a 29548i bk5: 0a 29548i bk6: 0a 29548i bk7: 0a 29548i bk8: 0a 29548i bk9: 0a 29548i bk10: 0a 29548i bk11: 0a 29548i bk12: 0a 29548i bk13: 0a 29548i bk14: 0a 29548i bk15: 0a 29548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 29548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29548 
n_nop = 29548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29548 n_nop=29548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29548i bk1: 0a 29548i bk2: 0a 29548i bk3: 0a 29548i bk4: 0a 29548i bk5: 0a 29548i bk6: 0a 29548i bk7: 0a 29548i bk8: 0a 29548i bk9: 0a 29548i bk10: 0a 29548i bk11: 0a 29548i bk12: 0a 29548i bk13: 0a 29548i bk14: 0a 29548i bk15: 0a 29548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29548 
n_nop = 29548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29548 n_nop=29546 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.769e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 29532i bk1: 0a 29548i bk2: 0a 29548i bk3: 0a 29548i bk4: 0a 29548i bk5: 0a 29548i bk6: 0a 29548i bk7: 0a 29548i bk8: 0a 29548i bk9: 0a 29548i bk10: 0a 29548i bk11: 0a 29548i bk12: 0a 29548i bk13: 0a 29548i bk14: 0a 29548i bk15: 0a 29548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000068 
total_CMD = 29548 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 29530 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29548 
n_nop = 29546 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29548 n_nop=29548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29548i bk1: 0a 29548i bk2: 0a 29548i bk3: 0a 29548i bk4: 0a 29548i bk5: 0a 29548i bk6: 0a 29548i bk7: 0a 29548i bk8: 0a 29548i bk9: 0a 29548i bk10: 0a 29548i bk11: 0a 29548i bk12: 0a 29548i bk13: 0a 29548i bk14: 0a 29548i bk15: 0a 29548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29548 
n_nop = 29548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29548 n_nop=29548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29548i bk1: 0a 29548i bk2: 0a 29548i bk3: 0a 29548i bk4: 0a 29548i bk5: 0a 29548i bk6: 0a 29548i bk7: 0a 29548i bk8: 0a 29548i bk9: 0a 29548i bk10: 0a 29548i bk11: 0a 29548i bk12: 0a 29548i bk13: 0a 29548i bk14: 0a 29548i bk15: 0a 29548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29548 
n_nop = 29548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29548 n_nop=29548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29548i bk1: 0a 29548i bk2: 0a 29548i bk3: 0a 29548i bk4: 0a 29548i bk5: 0a 29548i bk6: 0a 29548i bk7: 0a 29548i bk8: 0a 29548i bk9: 0a 29548i bk10: 0a 29548i bk11: 0a 29548i bk12: 0a 29548i bk13: 0a 29548i bk14: 0a 29548i bk15: 0a 29548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29548 
n_nop = 29548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29548 n_nop=29548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29548i bk1: 0a 29548i bk2: 0a 29548i bk3: 0a 29548i bk4: 0a 29548i bk5: 0a 29548i bk6: 0a 29548i bk7: 0a 29548i bk8: 0a 29548i bk9: 0a 29548i bk10: 0a 29548i bk11: 0a 29548i bk12: 0a 29548i bk13: 0a 29548i bk14: 0a 29548i bk15: 0a 29548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29548 
n_nop = 29548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29548 n_nop=29548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29548i bk1: 0a 29548i bk2: 0a 29548i bk3: 0a 29548i bk4: 0a 29548i bk5: 0a 29548i bk6: 0a 29548i bk7: 0a 29548i bk8: 0a 29548i bk9: 0a 29548i bk10: 0a 29548i bk11: 0a 29548i bk12: 0a 29548i bk13: 0a 29548i bk14: 0a 29548i bk15: 0a 29548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29548 
n_nop = 29548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29548 n_nop=29548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29548i bk1: 0a 29548i bk2: 0a 29548i bk3: 0a 29548i bk4: 0a 29548i bk5: 0a 29548i bk6: 0a 29548i bk7: 0a 29548i bk8: 0a 29548i bk9: 0a 29548i bk10: 0a 29548i bk11: 0a 29548i bk12: 0a 29548i bk13: 0a 29548i bk14: 0a 29548i bk15: 0a 29548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29548 
n_nop = 29548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29548 n_nop=29548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29548i bk1: 0a 29548i bk2: 0a 29548i bk3: 0a 29548i bk4: 0a 29548i bk5: 0a 29548i bk6: 0a 29548i bk7: 0a 29548i bk8: 0a 29548i bk9: 0a 29548i bk10: 0a 29548i bk11: 0a 29548i bk12: 0a 29548i bk13: 0a 29548i bk14: 0a 29548i bk15: 0a 29548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29548 
n_nop = 29548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29548 n_nop=29548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29548i bk1: 0a 29548i bk2: 0a 29548i bk3: 0a 29548i bk4: 0a 29548i bk5: 0a 29548i bk6: 0a 29548i bk7: 0a 29548i bk8: 0a 29548i bk9: 0a 29548i bk10: 0a 29548i bk11: 0a 29548i bk12: 0a 29548i bk13: 0a 29548i bk14: 0a 29548i bk15: 0a 29548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29548 
n_nop = 29548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 182, Miss = 1, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 150, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 150, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 173, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 210, Miss = 1, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 202, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 138, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 138, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 197, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 199, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 183, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 193, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 182, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 170, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 205, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 150, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 194, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 143, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4187
L2_total_cache_misses = 2
L2_total_cache_miss_rate = 0.0005
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4187
icnt_total_pkts_simt_to_mem=4187
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.1899
	minimum = 5
	maximum = 12
Network latency average = 5.1899
	minimum = 5
	maximum = 12
Slowest packet = 4344
Flit latency average = 5.1899
	minimum = 5
	maximum = 12
Slowest flit = 4344
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0137717
	minimum = 0.0110174 (at node 0)
	maximum = 0.0213462 (at node 43)
Accepted packet rate average = 0.0137717
	minimum = 0.0110174 (at node 0)
	maximum = 0.0213462 (at node 43)
Injected flit rate average = 0.0137717
	minimum = 0.0110174 (at node 0)
	maximum = 0.0213462 (at node 43)
Accepted flit rate average= 0.0137717
	minimum = 0.0110174 (at node 0)
	maximum = 0.0213462 (at node 43)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.17896 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12 (2 samples)
Network latency average = 5.17896 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12 (2 samples)
Flit latency average = 5.17896 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0105896 (2 samples)
	minimum = 0.00829663 (2 samples)
	maximum = 0.0162947 (2 samples)
Accepted packet rate average = 0.0105896 (2 samples)
	minimum = 0.00829663 (2 samples)
	maximum = 0.0162947 (2 samples)
Injected flit rate average = 0.0105896 (2 samples)
	minimum = 0.00829663 (2 samples)
	maximum = 0.0162947 (2 samples)
Accepted flit rate average = 0.0105896 (2 samples)
	minimum = 0.00829663 (2 samples)
	maximum = 0.0162947 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 589888 (inst/sec)
gpgpu_simulation_rate = 4187 (cycle/sec)
gpgpu_silicon_slowdown = 338428x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a598..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a590..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a588..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a578..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a570..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a620..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9ddc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 12554
gpu_sim_insn = 1246360
gpu_ipc =      99.2799
gpu_tot_sim_cycle = 29303
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     123.0561
gpu_tot_issued_cta = 384
gpu_occupancy = 27.7898% 
gpu_tot_occupancy = 42.7584% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1931
partiton_level_parallism_total  =       0.2256
partiton_level_parallism_util =       2.7267
partiton_level_parallism_util_total  =       3.5639
L2_BW  =       8.7553 GB/Sec
L2_BW_total  =      10.2300 GB/Sec
gpu_total_sim_rate=515130

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
258, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 60, 61, 61, 61, 60, 61, 61, 61, 61, 61, 61, 61, 61, 60, 61, 61, 60, 61, 61, 61, 61, 60, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:71271	W0_Idle:123687	W0_Scoreboard:90123	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:27423	WS1:27145	WS2:26818	WS3:26849	
dual_issue_nums: WS0:1533	WS1:1505	WS2:1491	WS3:1507	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
maxmflatency = 258 
max_icnt2mem_latency = 14 
maxmrqlatency = 0 
max_icnt2sh_latency = 7 
averagemflatency = 136 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6608 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5300 	1311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6611 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5981         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3/1 = 3.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 3
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none        6943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none       24969    none      none      none      none      none      none      none      none  
dram[3]:       2570    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       136         0         0       258       142       137       138       138       138       137       138       136       136       136       136
dram[1]:        136         0         0         0       138       137       137       137       140       139       138       138       136       136         0         0
dram[2]:        136       136         0         0         0       138       137       258       140       138       137       137         0       136         0       136
dram[3]:        258         0         0       136       139       139       139       137       143       139       137       137       136         0         0       136
dram[4]:        136         0         0         0       140       137       137       139       140       139       138       137       136       136         0         0
dram[5]:          0         0         0       136       138       136       139       137       138       138       139       140       136       136         0         0
dram[6]:          0         0         0         0       139       138       137       140       142       139       136       137       136         0         0       136
dram[7]:          0       136         0       136       140       140       139       139       137       142       138       138       136       136         0         0
dram[8]:          0       136       136       136       138       136       139       137       140       139       137       137       136       136       136       136
dram[9]:          0         0       136       136       141       138       142       138       138       137       140       137       136       136         0         0
dram[10]:          0       136         0         0       139       137       142       140       142       138       137       140       136         0       136       136
dram[11]:          0         0         0       136       137       137       139       137       139       139       137       137       136         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=51696 n_nop=51694 n_act=1 n_pre=0 n_ref_event=94206722280096 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.869e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 51696i bk1: 0a 51697i bk2: 0a 51697i bk3: 0a 51697i bk4: 1a 51680i bk5: 0a 51695i bk6: 0a 51695i bk7: 0a 51695i bk8: 0a 51695i bk9: 0a 51696i bk10: 0a 51696i bk11: 0a 51696i bk12: 0a 51696i bk13: 0a 51696i bk14: 0a 51696i bk15: 0a 51696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000039 
total_CMD = 51696 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 51678 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51696 
n_nop = 51694 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94206722280096 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=51696 n_nop=51696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 51696i bk1: 0a 51696i bk2: 0a 51696i bk3: 0a 51696i bk4: 0a 51696i bk5: 0a 51696i bk6: 0a 51696i bk7: 0a 51696i bk8: 0a 51696i bk9: 0a 51696i bk10: 0a 51696i bk11: 0a 51696i bk12: 0a 51696i bk13: 0a 51696i bk14: 0a 51696i bk15: 0a 51696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 51696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 51696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51696 
n_nop = 51696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=51696 n_nop=51694 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.869e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 51696i bk1: 0a 51697i bk2: 0a 51697i bk3: 0a 51697i bk4: 0a 51697i bk5: 0a 51697i bk6: 0a 51697i bk7: 1a 51680i bk8: 0a 51695i bk9: 0a 51695i bk10: 0a 51695i bk11: 0a 51695i bk12: 0a 51695i bk13: 0a 51695i bk14: 0a 51695i bk15: 0a 51696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000039 
total_CMD = 51696 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 51678 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51696 
n_nop = 51694 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=51696 n_nop=51694 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.869e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 51680i bk1: 0a 51696i bk2: 0a 51696i bk3: 0a 51696i bk4: 0a 51696i bk5: 0a 51696i bk6: 0a 51696i bk7: 0a 51696i bk8: 0a 51696i bk9: 0a 51696i bk10: 0a 51696i bk11: 0a 51696i bk12: 0a 51696i bk13: 0a 51696i bk14: 0a 51696i bk15: 0a 51696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000039 
total_CMD = 51696 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 51678 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51696 
n_nop = 51694 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=51696 n_nop=51696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 51696i bk1: 0a 51696i bk2: 0a 51696i bk3: 0a 51696i bk4: 0a 51696i bk5: 0a 51696i bk6: 0a 51696i bk7: 0a 51696i bk8: 0a 51696i bk9: 0a 51696i bk10: 0a 51696i bk11: 0a 51696i bk12: 0a 51696i bk13: 0a 51696i bk14: 0a 51696i bk15: 0a 51696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 51696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 51696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51696 
n_nop = 51696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=51696 n_nop=51696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 51696i bk1: 0a 51696i bk2: 0a 51696i bk3: 0a 51696i bk4: 0a 51696i bk5: 0a 51696i bk6: 0a 51696i bk7: 0a 51696i bk8: 0a 51696i bk9: 0a 51696i bk10: 0a 51696i bk11: 0a 51696i bk12: 0a 51696i bk13: 0a 51696i bk14: 0a 51696i bk15: 0a 51696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 51696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 51696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51696 
n_nop = 51696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=51696 n_nop=51696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 51696i bk1: 0a 51696i bk2: 0a 51696i bk3: 0a 51696i bk4: 0a 51696i bk5: 0a 51696i bk6: 0a 51696i bk7: 0a 51696i bk8: 0a 51696i bk9: 0a 51696i bk10: 0a 51696i bk11: 0a 51696i bk12: 0a 51696i bk13: 0a 51696i bk14: 0a 51696i bk15: 0a 51696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 51696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 51696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51696 
n_nop = 51696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=51696 n_nop=51696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 51696i bk1: 0a 51696i bk2: 0a 51696i bk3: 0a 51696i bk4: 0a 51696i bk5: 0a 51696i bk6: 0a 51696i bk7: 0a 51696i bk8: 0a 51696i bk9: 0a 51696i bk10: 0a 51696i bk11: 0a 51696i bk12: 0a 51696i bk13: 0a 51696i bk14: 0a 51696i bk15: 0a 51696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 51696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 51696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51696 
n_nop = 51696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=51696 n_nop=51696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 51696i bk1: 0a 51696i bk2: 0a 51696i bk3: 0a 51696i bk4: 0a 51696i bk5: 0a 51696i bk6: 0a 51696i bk7: 0a 51696i bk8: 0a 51696i bk9: 0a 51696i bk10: 0a 51696i bk11: 0a 51696i bk12: 0a 51696i bk13: 0a 51696i bk14: 0a 51696i bk15: 0a 51696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 51696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 51696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51696 
n_nop = 51696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=51696 n_nop=51696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 51696i bk1: 0a 51696i bk2: 0a 51696i bk3: 0a 51696i bk4: 0a 51696i bk5: 0a 51696i bk6: 0a 51696i bk7: 0a 51696i bk8: 0a 51696i bk9: 0a 51696i bk10: 0a 51696i bk11: 0a 51696i bk12: 0a 51696i bk13: 0a 51696i bk14: 0a 51696i bk15: 0a 51696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 51696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 51696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51696 
n_nop = 51696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=51696 n_nop=51696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 51696i bk1: 0a 51696i bk2: 0a 51696i bk3: 0a 51696i bk4: 0a 51696i bk5: 0a 51696i bk6: 0a 51696i bk7: 0a 51696i bk8: 0a 51696i bk9: 0a 51696i bk10: 0a 51696i bk11: 0a 51696i bk12: 0a 51696i bk13: 0a 51696i bk14: 0a 51696i bk15: 0a 51696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 51696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 51696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51696 
n_nop = 51696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=51696 n_nop=51696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 51696i bk1: 0a 51696i bk2: 0a 51696i bk3: 0a 51696i bk4: 0a 51696i bk5: 0a 51696i bk6: 0a 51696i bk7: 0a 51696i bk8: 0a 51696i bk9: 0a 51696i bk10: 0a 51696i bk11: 0a 51696i bk12: 0a 51696i bk13: 0a 51696i bk14: 0a 51696i bk15: 0a 51696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 51696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 51696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51696 
n_nop = 51696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 284, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 281, Miss = 1, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 233, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 297, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 267, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 336, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 317, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 213, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 204, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 316, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 273, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 307, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 308, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 295, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 272, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 254, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 296, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 275, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 254, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 226, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6611
L2_total_cache_misses = 3
L2_total_cache_miss_rate = 0.0005
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6611
icnt_total_pkts_simt_to_mem=6611
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.09633
	minimum = 5
	maximum = 11
Network latency average = 5.09633
	minimum = 5
	maximum = 11
Slowest packet = 8672
Flit latency average = 5.09633
	minimum = 5
	maximum = 11
Slowest flit = 8672
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00742638
	minimum = 0.00509798 (at node 0)
	maximum = 0.0115501 (at node 46)
Accepted packet rate average = 0.00742638
	minimum = 0.00509798 (at node 0)
	maximum = 0.0115501 (at node 46)
Injected flit rate average = 0.00742638
	minimum = 0.00509798 (at node 0)
	maximum = 0.0115501 (at node 46)
Accepted flit rate average= 0.00742638
	minimum = 0.00509798 (at node 0)
	maximum = 0.0115501 (at node 46)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.15141 (3 samples)
	minimum = 5 (3 samples)
	maximum = 11.6667 (3 samples)
Network latency average = 5.15141 (3 samples)
	minimum = 5 (3 samples)
	maximum = 11.6667 (3 samples)
Flit latency average = 5.15141 (3 samples)
	minimum = 5 (3 samples)
	maximum = 11.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00953522 (3 samples)
	minimum = 0.00723041 (3 samples)
	maximum = 0.0147131 (3 samples)
Accepted packet rate average = 0.00953522 (3 samples)
	minimum = 0.00723041 (3 samples)
	maximum = 0.0147131 (3 samples)
Injected flit rate average = 0.00953522 (3 samples)
	minimum = 0.00723041 (3 samples)
	maximum = 0.0147131 (3 samples)
Accepted flit rate average = 0.00953522 (3 samples)
	minimum = 0.00723041 (3 samples)
	maximum = 0.0147131 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 515130 (inst/sec)
gpgpu_simulation_rate = 4186 (cycle/sec)
gpgpu_silicon_slowdown = 338509x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a5ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9df9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 5832
gpu_sim_insn = 1114592
gpu_ipc =     191.1166
gpu_tot_sim_cycle = 35135
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     134.3533
gpu_tot_issued_cta = 512
gpu_occupancy = 65.0319% 
gpu_tot_occupancy = 46.3632% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3827
partiton_level_parallism_total  =       0.2517
partiton_level_parallism_util =       4.4462
partiton_level_parallism_util_total  =       3.7518
L2_BW  =      17.3539 GB/Sec
L2_BW_total  =      11.4125 GB/Sec
gpu_total_sim_rate=524500

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
296, 99, 99, 99, 99, 99, 99, 99, 99, 99, 99, 99, 99, 99, 99, 99, 80, 80, 80, 80, 80, 80, 80, 80, 80, 79, 80, 80, 80, 79, 80, 91, 80, 80, 80, 80, 80, 80, 79, 80, 80, 79, 80, 80, 80, 80, 79, 80, 80, 80, 80, 80, 80, 80, 80, 79, 80, 80, 79, 80, 80, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:87437	W0_Idle:132545	W0_Scoreboard:106888	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:35754	WS1:35527	WS2:35120	WS3:35206	
dual_issue_nums: WS0:2036	WS1:1999	WS2:1992	WS3:2008	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
maxmflatency = 258 
max_icnt2mem_latency = 14 
maxmrqlatency = 0 
max_icnt2sh_latency = 7 
averagemflatency = 136 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8840 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7145 	1698 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8843 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5981         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3/1 = 3.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 3
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none        6943    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none       25377    none      none      none      none      none      none      none      none  
dram[3]:       2570    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       136         0         0       258       142       137       138       138       140       137       138       136       136       136       136
dram[1]:        136         0         0         0       138       137       137       137       140       139       138       138       136       136         0         0
dram[2]:        136       136         0         0         0       138       137       258       143       141       137       137         0       136         0       136
dram[3]:        258         0         0       136       139       139       139       137       143       139       137       137       136         0         0       136
dram[4]:        136         0         0         0       140       137       137       139       140       139       141       137       136       136         0         0
dram[5]:          0         0         0       136       138       136       139       137       138       138       139       140       136       136         0         0
dram[6]:          0         0         0         0       139       138       137       140       142       139       137       137       136         0         0       136
dram[7]:          0       136         0       136       140       140       139       139       137       142       138       138       136       136         0         0
dram[8]:          0       136       136       136       138       136       139       137       140       139       137       137       136       136       136       136
dram[9]:          0         0       136       136       141       138       142       138       139       137       140       138       136       136         0         0
dram[10]:          0       136         0         0       139       137       142       140       142       138       137       140       136         0       136       136
dram[11]:          0         0         0       136       137       137       139       137       139       142       137       137       136         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=61984 n_nop=61982 n_act=1 n_pre=0 n_ref_event=94206722280096 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.227e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 61984i bk1: 0a 61985i bk2: 0a 61985i bk3: 0a 61985i bk4: 1a 61968i bk5: 0a 61983i bk6: 0a 61983i bk7: 0a 61983i bk8: 0a 61983i bk9: 0a 61984i bk10: 0a 61984i bk11: 0a 61984i bk12: 0a 61984i bk13: 0a 61984i bk14: 0a 61984i bk15: 0a 61984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000032 
total_CMD = 61984 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 61966 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61984 
n_nop = 61982 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94206722280096 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=61984 n_nop=61984 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61984i bk1: 0a 61984i bk2: 0a 61984i bk3: 0a 61984i bk4: 0a 61984i bk5: 0a 61984i bk6: 0a 61984i bk7: 0a 61984i bk8: 0a 61984i bk9: 0a 61984i bk10: 0a 61984i bk11: 0a 61984i bk12: 0a 61984i bk13: 0a 61984i bk14: 0a 61984i bk15: 0a 61984i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 61984 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61984 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61984 
n_nop = 61984 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=61984 n_nop=61982 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.227e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 61984i bk1: 0a 61985i bk2: 0a 61985i bk3: 0a 61985i bk4: 0a 61985i bk5: 0a 61985i bk6: 0a 61985i bk7: 1a 61968i bk8: 0a 61983i bk9: 0a 61983i bk10: 0a 61983i bk11: 0a 61983i bk12: 0a 61983i bk13: 0a 61983i bk14: 0a 61983i bk15: 0a 61984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000032 
total_CMD = 61984 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 61966 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61984 
n_nop = 61982 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=61984 n_nop=61982 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.227e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 61968i bk1: 0a 61984i bk2: 0a 61984i bk3: 0a 61984i bk4: 0a 61984i bk5: 0a 61984i bk6: 0a 61984i bk7: 0a 61984i bk8: 0a 61984i bk9: 0a 61984i bk10: 0a 61984i bk11: 0a 61984i bk12: 0a 61984i bk13: 0a 61984i bk14: 0a 61984i bk15: 0a 61984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000032 
total_CMD = 61984 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 61966 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61984 
n_nop = 61982 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=61984 n_nop=61984 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61984i bk1: 0a 61984i bk2: 0a 61984i bk3: 0a 61984i bk4: 0a 61984i bk5: 0a 61984i bk6: 0a 61984i bk7: 0a 61984i bk8: 0a 61984i bk9: 0a 61984i bk10: 0a 61984i bk11: 0a 61984i bk12: 0a 61984i bk13: 0a 61984i bk14: 0a 61984i bk15: 0a 61984i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61984 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61984 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61984 
n_nop = 61984 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=61984 n_nop=61984 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61984i bk1: 0a 61984i bk2: 0a 61984i bk3: 0a 61984i bk4: 0a 61984i bk5: 0a 61984i bk6: 0a 61984i bk7: 0a 61984i bk8: 0a 61984i bk9: 0a 61984i bk10: 0a 61984i bk11: 0a 61984i bk12: 0a 61984i bk13: 0a 61984i bk14: 0a 61984i bk15: 0a 61984i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61984 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61984 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61984 
n_nop = 61984 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=61984 n_nop=61984 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61984i bk1: 0a 61984i bk2: 0a 61984i bk3: 0a 61984i bk4: 0a 61984i bk5: 0a 61984i bk6: 0a 61984i bk7: 0a 61984i bk8: 0a 61984i bk9: 0a 61984i bk10: 0a 61984i bk11: 0a 61984i bk12: 0a 61984i bk13: 0a 61984i bk14: 0a 61984i bk15: 0a 61984i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61984 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61984 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61984 
n_nop = 61984 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=61984 n_nop=61984 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61984i bk1: 0a 61984i bk2: 0a 61984i bk3: 0a 61984i bk4: 0a 61984i bk5: 0a 61984i bk6: 0a 61984i bk7: 0a 61984i bk8: 0a 61984i bk9: 0a 61984i bk10: 0a 61984i bk11: 0a 61984i bk12: 0a 61984i bk13: 0a 61984i bk14: 0a 61984i bk15: 0a 61984i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61984 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61984 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61984 
n_nop = 61984 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=61984 n_nop=61984 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61984i bk1: 0a 61984i bk2: 0a 61984i bk3: 0a 61984i bk4: 0a 61984i bk5: 0a 61984i bk6: 0a 61984i bk7: 0a 61984i bk8: 0a 61984i bk9: 0a 61984i bk10: 0a 61984i bk11: 0a 61984i bk12: 0a 61984i bk13: 0a 61984i bk14: 0a 61984i bk15: 0a 61984i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61984 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61984 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61984 
n_nop = 61984 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=61984 n_nop=61984 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61984i bk1: 0a 61984i bk2: 0a 61984i bk3: 0a 61984i bk4: 0a 61984i bk5: 0a 61984i bk6: 0a 61984i bk7: 0a 61984i bk8: 0a 61984i bk9: 0a 61984i bk10: 0a 61984i bk11: 0a 61984i bk12: 0a 61984i bk13: 0a 61984i bk14: 0a 61984i bk15: 0a 61984i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61984 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61984 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61984 
n_nop = 61984 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=61984 n_nop=61984 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61984i bk1: 0a 61984i bk2: 0a 61984i bk3: 0a 61984i bk4: 0a 61984i bk5: 0a 61984i bk6: 0a 61984i bk7: 0a 61984i bk8: 0a 61984i bk9: 0a 61984i bk10: 0a 61984i bk11: 0a 61984i bk12: 0a 61984i bk13: 0a 61984i bk14: 0a 61984i bk15: 0a 61984i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61984 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61984 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61984 
n_nop = 61984 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=61984 n_nop=61984 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61984i bk1: 0a 61984i bk2: 0a 61984i bk3: 0a 61984i bk4: 0a 61984i bk5: 0a 61984i bk6: 0a 61984i bk7: 0a 61984i bk8: 0a 61984i bk9: 0a 61984i bk10: 0a 61984i bk11: 0a 61984i bk12: 0a 61984i bk13: 0a 61984i bk14: 0a 61984i bk15: 0a 61984i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61984 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61984 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61984 
n_nop = 61984 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 365, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 379, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 316, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 335, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 357, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 380, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 348, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 434, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 429, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 282, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 285, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 416, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 340, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 446, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 379, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 424, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 373, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 374, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 456, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 319, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 402, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 374, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 335, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 295, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8843
L2_total_cache_misses = 3
L2_total_cache_miss_rate = 0.0003
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8843
icnt_total_pkts_simt_to_mem=8843
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.12903
	minimum = 5
	maximum = 12
Network latency average = 5.12903
	minimum = 5
	maximum = 12
Slowest packet = 13342
Flit latency average = 5.12903
	minimum = 5
	maximum = 12
Slowest flit = 13342
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0147198
	minimum = 0.0109739 (at node 3)
	maximum = 0.023834 (at node 41)
Accepted packet rate average = 0.0147198
	minimum = 0.0109739 (at node 3)
	maximum = 0.023834 (at node 41)
Injected flit rate average = 0.0147198
	minimum = 0.0109739 (at node 3)
	maximum = 0.023834 (at node 41)
Accepted flit rate average= 0.0147198
	minimum = 0.0109739 (at node 3)
	maximum = 0.023834 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.14582 (4 samples)
	minimum = 5 (4 samples)
	maximum = 11.75 (4 samples)
Network latency average = 5.14582 (4 samples)
	minimum = 5 (4 samples)
	maximum = 11.75 (4 samples)
Flit latency average = 5.14582 (4 samples)
	minimum = 5 (4 samples)
	maximum = 11.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0108314 (4 samples)
	minimum = 0.00816629 (4 samples)
	maximum = 0.0169934 (4 samples)
Accepted packet rate average = 0.0108314 (4 samples)
	minimum = 0.00816629 (4 samples)
	maximum = 0.0169934 (4 samples)
Injected flit rate average = 0.0108314 (4 samples)
	minimum = 0.00816629 (4 samples)
	maximum = 0.0169934 (4 samples)
Accepted flit rate average = 0.0108314 (4 samples)
	minimum = 0.00816629 (4 samples)
	maximum = 0.0169934 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 524500 (inst/sec)
gpgpu_simulation_rate = 3903 (cycle/sec)
gpgpu_silicon_slowdown = 363054x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a598..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a590..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a588..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a578..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a570..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a620..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9ddc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 14697
gpu_sim_insn = 1252440
gpu_ipc =      85.2174
gpu_tot_sim_cycle = 49832
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     119.8616
gpu_tot_issued_cta = 640
gpu_occupancy = 11.8348% 
gpu_tot_occupancy = 26.8940% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2975
partiton_level_parallism_total  =       0.2652
partiton_level_parallism_util =       1.7940
partiton_level_parallism_util_total  =       2.7566
L2_BW  =      13.4887 GB/Sec
L2_BW_total  =      12.0248 GB/Sec
gpu_total_sim_rate=426638

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
317, 120, 120, 120, 120, 120, 120, 120, 328, 120, 120, 120, 120, 120, 120, 120, 101, 101, 101, 101, 101, 101, 101, 101, 101, 100, 101, 101, 101, 100, 101, 111, 101, 101, 101, 101, 101, 101, 100, 101, 101, 243, 100, 101, 101, 200, 100, 101, 101, 100, 101, 101, 101, 101, 101, 99, 101, 101, 100, 101, 101, 101, 101, 101, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 45
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12236
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:115004	W0_Idle:489362	W0_Scoreboard:291990	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:46739	WS1:46801	WS2:45444	WS3:46345	
dual_issue_nums: WS0:2637	WS1:2616	WS2:2553	WS3:2609	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97888 {8:12236,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489440 {40:12236,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
maxmflatency = 260 
max_icnt2mem_latency = 15 
maxmrqlatency = 1 
max_icnt2sh_latency = 8 
averagemflatency = 136 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13206 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11123 	2092 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	13213 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5981         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9/1 = 9.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         1         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 9
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none       16740    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        2707    none      none      none       17990    none       37262    none      none      none      none      none      none      none      none  
dram[3]:       4610    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none       26145    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none       19809    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none        2026    none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none        5432    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       136       136       136       258       142       137       138       138       140       137       138       136       136       136       136
dram[1]:        136       136       136       137       139       137       138       137       140       139       138       138       136       136       136       136
dram[2]:        136       259       137       136       136       258       137       258       143       141       137       137       136       136       136       136
dram[3]:        258       136       136       136       142       139       139       137       143       139       137       137       136       136       136       136
dram[4]:        136       136       136       136       142       137       137       259       140       139       141       137       136       136       136       137
dram[5]:        136       136       137       136       138       137       140       137       138       138       139       140       136       136         0       136
dram[6]:        136       137       136       136       139       138       137       140       142       139       137       137       136       137       136       136
dram[7]:          0       136       136       136       140       258       139       139       137       142       138       138       136       136       137       136
dram[8]:        136       136       136       136       139       136       139       138       140       139       137       137       136       136       136       136
dram[9]:        136         0       136       136       141       138       144       138       139       137       140       138       136       137       258       136
dram[10]:        136       136       136       136       140       137       142       140       142       138       137       140       136       136       136       136
dram[11]:        136       136       136       136       260       137       139       138       139       142       137       137       136       136         0       137
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87913 n_nop=87911 n_act=1 n_pre=0 n_ref_event=94206722280096 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.275e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 87913i bk1: 0a 87914i bk2: 0a 87914i bk3: 0a 87914i bk4: 1a 87897i bk5: 0a 87912i bk6: 0a 87912i bk7: 0a 87912i bk8: 0a 87912i bk9: 0a 87913i bk10: 0a 87913i bk11: 0a 87913i bk12: 0a 87913i bk13: 0a 87913i bk14: 0a 87913i bk15: 0a 87913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000023 
total_CMD = 87913 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 87895 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87913 
n_nop = 87911 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94206722280096 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87913 n_nop=87913 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87913i bk1: 0a 87913i bk2: 0a 87913i bk3: 0a 87913i bk4: 0a 87913i bk5: 0a 87913i bk6: 0a 87913i bk7: 0a 87913i bk8: 0a 87913i bk9: 0a 87913i bk10: 0a 87913i bk11: 0a 87913i bk12: 0a 87913i bk13: 0a 87913i bk14: 0a 87913i bk15: 0a 87913i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 87913 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87913 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87913 
n_nop = 87913 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87913 n_nop=87907 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.825e-05
n_activity=156 dram_eff=0.03846
bk0: 0a 87914i bk1: 1a 87898i bk2: 0a 87913i bk3: 0a 87914i bk4: 0a 87914i bk5: 1a 87897i bk6: 0a 87912i bk7: 1a 87895i bk8: 0a 87910i bk9: 0a 87912i bk10: 0a 87912i bk11: 0a 87913i bk12: 0a 87913i bk13: 0a 87913i bk14: 0a 87913i bk15: 0a 87914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000068 
total_CMD = 87913 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 87859 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87913 
n_nop = 87907 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87913 n_nop=87911 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.275e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 87897i bk1: 0a 87913i bk2: 0a 87913i bk3: 0a 87913i bk4: 0a 87913i bk5: 0a 87913i bk6: 0a 87913i bk7: 0a 87913i bk8: 0a 87913i bk9: 0a 87913i bk10: 0a 87913i bk11: 0a 87913i bk12: 0a 87913i bk13: 0a 87913i bk14: 0a 87913i bk15: 0a 87913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000023 
total_CMD = 87913 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 87895 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87913 
n_nop = 87911 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87913 n_nop=87911 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.275e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 87913i bk1: 0a 87914i bk2: 0a 87914i bk3: 0a 87914i bk4: 0a 87914i bk5: 0a 87914i bk6: 0a 87914i bk7: 1a 87897i bk8: 0a 87912i bk9: 0a 87912i bk10: 0a 87912i bk11: 0a 87912i bk12: 0a 87912i bk13: 0a 87912i bk14: 0a 87912i bk15: 0a 87913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000023 
total_CMD = 87913 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 87895 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87913 
n_nop = 87911 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87913 n_nop=87913 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87913i bk1: 0a 87913i bk2: 0a 87913i bk3: 0a 87913i bk4: 0a 87913i bk5: 0a 87913i bk6: 0a 87913i bk7: 0a 87913i bk8: 0a 87913i bk9: 0a 87913i bk10: 0a 87913i bk11: 0a 87913i bk12: 0a 87913i bk13: 0a 87913i bk14: 0a 87913i bk15: 0a 87913i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87913 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87913 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87913 
n_nop = 87913 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87913 n_nop=87913 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87913i bk1: 0a 87913i bk2: 0a 87913i bk3: 0a 87913i bk4: 0a 87913i bk5: 0a 87913i bk6: 0a 87913i bk7: 0a 87913i bk8: 0a 87913i bk9: 0a 87913i bk10: 0a 87913i bk11: 0a 87913i bk12: 0a 87913i bk13: 0a 87913i bk14: 0a 87913i bk15: 0a 87913i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87913 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87913 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87913 
n_nop = 87913 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87913 n_nop=87911 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.275e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 87913i bk1: 0a 87914i bk2: 0a 87914i bk3: 0a 87914i bk4: 0a 87914i bk5: 1a 87897i bk6: 0a 87912i bk7: 0a 87912i bk8: 0a 87912i bk9: 0a 87912i bk10: 0a 87912i bk11: 0a 87913i bk12: 0a 87913i bk13: 0a 87913i bk14: 0a 87913i bk15: 0a 87913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000023 
total_CMD = 87913 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 87895 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87913 
n_nop = 87911 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87913 n_nop=87913 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87913i bk1: 0a 87913i bk2: 0a 87913i bk3: 0a 87913i bk4: 0a 87913i bk5: 0a 87913i bk6: 0a 87913i bk7: 0a 87913i bk8: 0a 87913i bk9: 0a 87913i bk10: 0a 87913i bk11: 0a 87913i bk12: 0a 87913i bk13: 0a 87913i bk14: 0a 87913i bk15: 0a 87913i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87913 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87913 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87913 
n_nop = 87913 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87913 n_nop=87911 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.275e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 87912i bk1: 0a 87913i bk2: 0a 87913i bk3: 0a 87913i bk4: 0a 87913i bk5: 0a 87913i bk6: 0a 87913i bk7: 0a 87913i bk8: 0a 87913i bk9: 0a 87913i bk10: 0a 87913i bk11: 0a 87913i bk12: 0a 87913i bk13: 0a 87914i bk14: 1a 87897i bk15: 0a 87912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000023 
total_CMD = 87913 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 87895 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87913 
n_nop = 87911 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87913 n_nop=87913 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87913i bk1: 0a 87913i bk2: 0a 87913i bk3: 0a 87913i bk4: 0a 87913i bk5: 0a 87913i bk6: 0a 87913i bk7: 0a 87913i bk8: 0a 87913i bk9: 0a 87913i bk10: 0a 87913i bk11: 0a 87913i bk12: 0a 87913i bk13: 0a 87913i bk14: 0a 87913i bk15: 0a 87913i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87913 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87913 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87913 
n_nop = 87913 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87913 n_nop=87911 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.275e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 87913i bk1: 0a 87914i bk2: 0a 87914i bk3: 0a 87914i bk4: 1a 87897i bk5: 0a 87912i bk6: 0a 87912i bk7: 0a 87912i bk8: 0a 87912i bk9: 0a 87913i bk10: 0a 87913i bk11: 0a 87913i bk12: 0a 87913i bk13: 0a 87913i bk14: 0a 87913i bk15: 0a 87913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000023 
total_CMD = 87913 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 87895 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87913 
n_nop = 87911 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 590, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 513, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 495, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 465, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 546, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 572, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 522, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 597, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 640, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 423, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 423, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 597, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 503, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 666, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 614, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 589, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 554, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 560, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 651, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 480, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 595, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 567, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 528, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 525, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13215
L2_total_cache_misses = 9
L2_total_cache_miss_rate = 0.0007
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13215
icnt_total_pkts_simt_to_mem=13215
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07182
	minimum = 5
	maximum = 13
Network latency average = 5.07182
	minimum = 5
	maximum = 13
Slowest packet = 18198
Flit latency average = 5.07182
	minimum = 5
	maximum = 13
Slowest flit = 18198
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0114414
	minimum = 0.00435463 (at node 15)
	maximum = 0.0169422 (at node 20)
Accepted packet rate average = 0.0114414
	minimum = 0.00435463 (at node 15)
	maximum = 0.0169422 (at node 20)
Injected flit rate average = 0.0114414
	minimum = 0.00435463 (at node 15)
	maximum = 0.0169422 (at node 20)
Accepted flit rate average= 0.0114414
	minimum = 0.00435463 (at node 15)
	maximum = 0.0169422 (at node 20)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.13102 (5 samples)
	minimum = 5 (5 samples)
	maximum = 12 (5 samples)
Network latency average = 5.13102 (5 samples)
	minimum = 5 (5 samples)
	maximum = 12 (5 samples)
Flit latency average = 5.13102 (5 samples)
	minimum = 5 (5 samples)
	maximum = 12 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0109534 (5 samples)
	minimum = 0.00740396 (5 samples)
	maximum = 0.0169831 (5 samples)
Accepted packet rate average = 0.0109534 (5 samples)
	minimum = 0.00740396 (5 samples)
	maximum = 0.0169831 (5 samples)
Injected flit rate average = 0.0109534 (5 samples)
	minimum = 0.00740396 (5 samples)
	maximum = 0.0169831 (5 samples)
Accepted flit rate average = 0.0109534 (5 samples)
	minimum = 0.00740396 (5 samples)
	maximum = 0.0169831 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 426638 (inst/sec)
gpgpu_simulation_rate = 3559 (cycle/sec)
gpgpu_silicon_slowdown = 398145x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a5ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9df9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5929
gpu_sim_insn = 1117092
gpu_ipc =     188.4115
gpu_tot_sim_cycle = 55761
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     127.1504
gpu_tot_issued_cta = 768
gpu_occupancy = 58.6915% 
gpu_tot_occupancy = 29.2815% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5262
partiton_level_parallism_total  =       0.2929
partiton_level_parallism_util =       4.8674
partiton_level_parallism_util_total  =       3.0055
L2_BW  =      23.8612 GB/Sec
L2_BW_total  =      13.2834 GB/Sec
gpu_total_sim_rate=443127

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
336, 139, 139, 150, 139, 139, 150, 139, 358, 139, 139, 139, 139, 138, 139, 139, 131, 131, 120, 120, 120, 120, 120, 120, 131, 119, 120, 120, 131, 119, 120, 130, 120, 120, 120, 131, 119, 120, 119, 120, 120, 262, 130, 131, 120, 219, 119, 120, 120, 130, 120, 131, 120, 120, 131, 118, 131, 120, 130, 131, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 45
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14284
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:131016	W0_Idle:505970	W0_Scoreboard:310266	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:55698	WS1:55776	WS2:54443	WS3:55256	
dual_issue_nums: WS0:3134	WS1:3105	WS2:3052	WS3:3108	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114272 {8:14284,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571360 {40:14284,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
maxmflatency = 260 
max_icnt2mem_latency = 25 
maxmrqlatency = 1 
max_icnt2sh_latency = 8 
averagemflatency = 136 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16326 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	13243 	3045 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16333 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5981         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9/1 = 9.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         1         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 9
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none       16877    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        2707    none      none      none       18945    none       38626    none      none      none      none      none      none      none      none  
dram[3]:       4610    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none       26828    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none       20494    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none        2026    none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none        5568    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       136       136       136       258       142       141       141       142       142       146       143       136       136       136       136
dram[1]:        136       136       136       137       139       137       138       137       141       140       144       154       137       141       136       136
dram[2]:        136       259       137       136       136       258       138       258       145       146       141       143       136       136       136       136
dram[3]:        258       136       136       136       142       139       139       137       144       149       139       144       137       137       136       136
dram[4]:        136       136       136       136       142       137       140       259       148       143       142       142       137       137       136       137
dram[5]:        136       136       137       136       138       139       140       138       142       146       139       141       137       139         0       136
dram[6]:        136       137       136       136       139       138       153       141       152       146       140       153       136       137       136       136
dram[7]:          0       136       136       136       141       258       142       139       143       151       141       141       137       137       137       136
dram[8]:        136       136       136       136       140       136       149       141       146       142       143       142       136       136       136       136
dram[9]:        136         0       136       136       141       138       144       148       151       144       142       148       137       137       258       136
dram[10]:        136       136       136       136       140       137       142       140       142       142       154       140       149       138       136       136
dram[11]:        136       136       136       136       260       137       139       138       145       142       141       138       136       137         0       137
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98372 n_nop=98370 n_act=1 n_pre=0 n_ref_event=94206722280096 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.033e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 98372i bk1: 0a 98373i bk2: 0a 98373i bk3: 0a 98373i bk4: 1a 98356i bk5: 0a 98371i bk6: 0a 98371i bk7: 0a 98371i bk8: 0a 98371i bk9: 0a 98372i bk10: 0a 98372i bk11: 0a 98372i bk12: 0a 98372i bk13: 0a 98372i bk14: 0a 98372i bk15: 0a 98372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 98372 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 98354 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98372 
n_nop = 98370 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94206722280096 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98372 n_nop=98372 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98372i bk1: 0a 98372i bk2: 0a 98372i bk3: 0a 98372i bk4: 0a 98372i bk5: 0a 98372i bk6: 0a 98372i bk7: 0a 98372i bk8: 0a 98372i bk9: 0a 98372i bk10: 0a 98372i bk11: 0a 98372i bk12: 0a 98372i bk13: 0a 98372i bk14: 0a 98372i bk15: 0a 98372i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 98372 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98372 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98372 
n_nop = 98372 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98372 n_nop=98366 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.099e-05
n_activity=156 dram_eff=0.03846
bk0: 0a 98373i bk1: 1a 98357i bk2: 0a 98372i bk3: 0a 98373i bk4: 0a 98373i bk5: 1a 98356i bk6: 0a 98371i bk7: 1a 98354i bk8: 0a 98369i bk9: 0a 98371i bk10: 0a 98371i bk11: 0a 98372i bk12: 0a 98372i bk13: 0a 98372i bk14: 0a 98372i bk15: 0a 98373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000061 
total_CMD = 98372 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 98318 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98372 
n_nop = 98366 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98372 n_nop=98370 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.033e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 98356i bk1: 0a 98372i bk2: 0a 98372i bk3: 0a 98372i bk4: 0a 98372i bk5: 0a 98372i bk6: 0a 98372i bk7: 0a 98372i bk8: 0a 98372i bk9: 0a 98372i bk10: 0a 98372i bk11: 0a 98372i bk12: 0a 98372i bk13: 0a 98372i bk14: 0a 98372i bk15: 0a 98372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 98372 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 98354 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98372 
n_nop = 98370 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98372 n_nop=98370 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.033e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 98372i bk1: 0a 98373i bk2: 0a 98373i bk3: 0a 98373i bk4: 0a 98373i bk5: 0a 98373i bk6: 0a 98373i bk7: 1a 98356i bk8: 0a 98371i bk9: 0a 98371i bk10: 0a 98371i bk11: 0a 98371i bk12: 0a 98371i bk13: 0a 98371i bk14: 0a 98371i bk15: 0a 98372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 98372 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 98354 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98372 
n_nop = 98370 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98372 n_nop=98372 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98372i bk1: 0a 98372i bk2: 0a 98372i bk3: 0a 98372i bk4: 0a 98372i bk5: 0a 98372i bk6: 0a 98372i bk7: 0a 98372i bk8: 0a 98372i bk9: 0a 98372i bk10: 0a 98372i bk11: 0a 98372i bk12: 0a 98372i bk13: 0a 98372i bk14: 0a 98372i bk15: 0a 98372i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98372 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98372 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98372 
n_nop = 98372 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98372 n_nop=98372 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98372i bk1: 0a 98372i bk2: 0a 98372i bk3: 0a 98372i bk4: 0a 98372i bk5: 0a 98372i bk6: 0a 98372i bk7: 0a 98372i bk8: 0a 98372i bk9: 0a 98372i bk10: 0a 98372i bk11: 0a 98372i bk12: 0a 98372i bk13: 0a 98372i bk14: 0a 98372i bk15: 0a 98372i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98372 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98372 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98372 
n_nop = 98372 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98372 n_nop=98370 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.033e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 98372i bk1: 0a 98373i bk2: 0a 98373i bk3: 0a 98373i bk4: 0a 98373i bk5: 1a 98356i bk6: 0a 98371i bk7: 0a 98371i bk8: 0a 98371i bk9: 0a 98371i bk10: 0a 98371i bk11: 0a 98372i bk12: 0a 98372i bk13: 0a 98372i bk14: 0a 98372i bk15: 0a 98372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 98372 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 98354 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98372 
n_nop = 98370 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98372 n_nop=98372 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98372i bk1: 0a 98372i bk2: 0a 98372i bk3: 0a 98372i bk4: 0a 98372i bk5: 0a 98372i bk6: 0a 98372i bk7: 0a 98372i bk8: 0a 98372i bk9: 0a 98372i bk10: 0a 98372i bk11: 0a 98372i bk12: 0a 98372i bk13: 0a 98372i bk14: 0a 98372i bk15: 0a 98372i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98372 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98372 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98372 
n_nop = 98372 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98372 n_nop=98370 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.033e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 98371i bk1: 0a 98372i bk2: 0a 98372i bk3: 0a 98372i bk4: 0a 98372i bk5: 0a 98372i bk6: 0a 98372i bk7: 0a 98372i bk8: 0a 98372i bk9: 0a 98372i bk10: 0a 98372i bk11: 0a 98372i bk12: 0a 98372i bk13: 0a 98373i bk14: 1a 98356i bk15: 0a 98371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 98372 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 98354 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98372 
n_nop = 98370 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98372 n_nop=98372 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98372i bk1: 0a 98372i bk2: 0a 98372i bk3: 0a 98372i bk4: 0a 98372i bk5: 0a 98372i bk6: 0a 98372i bk7: 0a 98372i bk8: 0a 98372i bk9: 0a 98372i bk10: 0a 98372i bk11: 0a 98372i bk12: 0a 98372i bk13: 0a 98372i bk14: 0a 98372i bk15: 0a 98372i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98372 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98372 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98372 
n_nop = 98372 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98372 n_nop=98370 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.033e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 98372i bk1: 0a 98373i bk2: 0a 98373i bk3: 0a 98373i bk4: 1a 98356i bk5: 0a 98371i bk6: 0a 98371i bk7: 0a 98371i bk8: 0a 98371i bk9: 0a 98372i bk10: 0a 98372i bk11: 0a 98372i bk12: 0a 98372i bk13: 0a 98372i bk14: 0a 98372i bk15: 0a 98372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 98372 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 98354 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98372 
n_nop = 98370 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 714, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 637, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 611, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 572, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 681, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 679, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 637, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 727, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 785, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 503, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 531, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 723, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 591, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1057, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 724, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 747, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 682, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 690, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 789, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 575, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 728, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 703, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 637, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 612, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16335
L2_total_cache_misses = 9
L2_total_cache_miss_rate = 0.0006
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14284
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16335
icnt_total_pkts_simt_to_mem=16335
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.45561
	minimum = 5
	maximum = 23
Network latency average = 5.45561
	minimum = 5
	maximum = 23
Slowest packet = 29659
Flit latency average = 5.45561
	minimum = 5
	maximum = 23
Slowest flit = 29659
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0202395
	minimum = 0.013493 (at node 37)
	maximum = 0.065947 (at node 41)
Accepted packet rate average = 0.0202395
	minimum = 0.013493 (at node 37)
	maximum = 0.065947 (at node 41)
Injected flit rate average = 0.0202395
	minimum = 0.013493 (at node 37)
	maximum = 0.065947 (at node 41)
Accepted flit rate average= 0.0202395
	minimum = 0.013493 (at node 37)
	maximum = 0.065947 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.18512 (6 samples)
	minimum = 5 (6 samples)
	maximum = 13.8333 (6 samples)
Network latency average = 5.18512 (6 samples)
	minimum = 5 (6 samples)
	maximum = 13.8333 (6 samples)
Flit latency average = 5.18512 (6 samples)
	minimum = 5 (6 samples)
	maximum = 13.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0125011 (6 samples)
	minimum = 0.0084188 (6 samples)
	maximum = 0.0251438 (6 samples)
Accepted packet rate average = 0.0125011 (6 samples)
	minimum = 0.0084188 (6 samples)
	maximum = 0.0251438 (6 samples)
Injected flit rate average = 0.0125011 (6 samples)
	minimum = 0.0084188 (6 samples)
	maximum = 0.0251438 (6 samples)
Accepted flit rate average = 0.0125011 (6 samples)
	minimum = 0.0084188 (6 samples)
	maximum = 0.0251438 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 443127 (inst/sec)
gpgpu_simulation_rate = 3485 (cycle/sec)
gpgpu_silicon_slowdown = 406599x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a598..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a590..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a588..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a578..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a570..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a620..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9ddc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 15768
gpu_sim_insn = 1290400
gpu_ipc =      81.8366
gpu_tot_sim_cycle = 71529
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     117.1614
gpu_tot_issued_cta = 896
gpu_occupancy = 14.7675% 
gpu_tot_occupancy = 22.8606% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0433
partiton_level_parallism_total  =       0.4584
partiton_level_parallism_util =       2.5989
partiton_level_parallism_util_total  =       2.7867
L2_BW  =      47.3081 GB/Sec
L2_BW_total  =      20.7839 GB/Sec
gpu_total_sim_rate=380928

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
378, 180, 367, 192, 181, 181, 269, 181, 399, 181, 181, 181, 181, 180, 181, 181, 152, 152, 349, 141, 141, 141, 141, 141, 360, 140, 141, 141, 151, 140, 141, 151, 162, 162, 162, 448, 161, 161, 161, 162, 162, 304, 172, 172, 162, 261, 282, 162, 141, 151, 141, 152, 141, 141, 316, 139, 152, 141, 151, 152, 316, 141, 141, 141, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26761
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:158706	W0_Idle:742979	W0_Scoreboard:900944	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:74191	WS1:75568	WS2:74496	WS3:73603	
dual_issue_nums: WS0:4186	WS1:4222	WS2:4198	WS3:4167	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 214088 {8:26761,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1070440 {40:26761,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
maxmflatency = 267 
max_icnt2mem_latency = 25 
maxmrqlatency = 8 
max_icnt2sh_latency = 9 
averagemflatency = 136 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:51 	0 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32738 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27966 	4772 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	32775 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5899         0         0         0      5981         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      6102         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      6119         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      5917         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5887         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5869         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000      -nan       inf      -nan  1.000000       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan 
dram[1]:  1.000000      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan  1.000000       inf      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan       inf 
dram[4]:      -nan      -nan      -nan       inf  2.000000      -nan      -nan       inf      -nan       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf  3.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[8]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan       inf       inf      -nan      -nan      -nan       inf      -nan      -nan 
dram[9]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 53/8 = 6.625000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         1         0         1         1         1         0         0         0         0         0         0         1         0         0 
dram[1]:         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         2         0         0         1         2         0         1         0         1         0         0         0         0         0         0 
dram[3]:         1         0         0         0         1         0         1         0         0         1         0         0         0         0         0         1 
dram[4]:         0         0         0         1         2         0         0         1         0         1         1         1         0         0         0         0 
dram[5]:         0         0         1         3         0         0         2         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         1         0         0         0         0         0         0         0 
dram[7]:         3         0         0         1         0         1         0         0         0         0         0         0         0         0         0         1 
dram[8]:         0         0         0         0         0         1         0         0         1         1         0         0         0         1         0         0 
dram[9]:         1         0         0         0         0         0         0         1         0         0         0         0         0         0         1         0 
dram[10]:         1         0         0         1         0         0         0         0         0         0         1         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 53
min_bank_accesses = 0!
chip skew: 7/1 = 7.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7209    none       11567    none       29829     27190     34157    none      none      none      none      none      none        9378    none      none  
dram[1]:      20804    none       11274    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        4678    none      none        9103     17635    none       60943    none       45137    none      none      none      none      none      none  
dram[3]:      14274    none      none      none       21704    none       62897    none      none       40898    none      none      none      none      none        8286
dram[4]:     none      none      none       11961     13485    none      none       48079    none       41961     25060     34308    none      none      none      none  
dram[5]:     none      none       16186      4162    none      none       22739    none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none       52028    none       90236    none      none      none      none      none      none      none  
dram[7]:       5797    none      none       10051    none       30859    none      none      none      none      none      none      none      none      none        6517
dram[8]:     none      none      none      none      none       14956    none      none       45543     67855    none      none      none       18363    none      none  
dram[9]:      11412    none      none      none      none      none      none       57028    none      none      none      none      none      none       14000    none  
dram[10]:      15110    none      none        9110    none      none      none      none      none      none       20731    none      none      none      none      none  
dram[11]:     none      none      none      none       13187    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267       139       258       138       258       258       258       141       142       142       146       143       138       258       139       137
dram[1]:        258       138       258       137       139       137       139       137       141       140       144       154       139       141       137       137
dram[2]:        139       259       138       138       258       258       138       258       145       258       141       143       137       138       137       138
dram[3]:        258       139       139       137       258       139       258       138       144       258       139       144       138       138       140       258
dram[4]:        137       139       138       258       258       138       140       259       148       258       259       258       138       138       137       138
dram[5]:        137       137       258       267       138       139       258       138       142       146       139       141       137       139       137       137
dram[6]:        137       137       136       137       139       138       258       141       258       146       140       153       137       137       136       139
dram[7]:        267       138       136       258       142       258       142       139       143       151       141       141       137       137       137       258
dram[8]:        138       137       138       139       142       258       149       141       258       261       143       142       137       258       138       138
dram[9]:        258       139       136       138       141       139       145       258       151       144       142       148       138       138       258       138
dram[10]:        258       139       139       258       141       137       142       140       142       142       258       140       149       138       137       137
dram[11]:        139       138       137       138       260       138       139       138       145       142       141       138       138       138       136       138
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126190 n_nop=126175 n_act=7 n_pre=1 n_ref_event=94206722280096 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001109
n_activity=291 dram_eff=0.04811
bk0: 2a 126142i bk1: 0a 126189i bk2: 1a 126174i bk3: 0a 126189i bk4: 1a 126173i bk5: 1a 126172i bk6: 1a 126171i bk7: 0a 126187i bk8: 0a 126189i bk9: 0a 126190i bk10: 0a 126191i bk11: 0a 126191i bk12: 0a 126191i bk13: 1a 126174i bk14: 0a 126191i bk15: 0a 126192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062992
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 126190 
util_bw = 14 
Wasted_Col = 103 
Wasted_Row = 16 
Idle = 126057 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126190 
n_nop = 126175 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 94206722280096 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 7 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126190 n_nop=126186 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.17e-05
n_activity=104 dram_eff=0.03846
bk0: 1a 126174i bk1: 0a 126190i bk2: 1a 126173i bk3: 0a 126188i bk4: 0a 126189i bk5: 0a 126190i bk6: 0a 126190i bk7: 0a 126190i bk8: 0a 126190i bk9: 0a 126190i bk10: 0a 126190i bk11: 0a 126190i bk12: 0a 126190i bk13: 0a 126190i bk14: 0a 126191i bk15: 0a 126191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000032 
total_CMD = 126190 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126154 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126190 
n_nop = 126186 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126190 n_nop=126178 n_act=5 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001109
n_activity=288 dram_eff=0.04861
bk0: 0a 126192i bk1: 2a 126176i bk2: 0a 126191i bk3: 0a 126192i bk4: 1a 126175i bk5: 2a 126173i bk6: 0a 126188i bk7: 1a 126171i bk8: 0a 126186i bk9: 1a 126172i bk10: 0a 126187i bk11: 0a 126190i bk12: 0a 126190i bk13: 0a 126190i bk14: 0a 126190i bk15: 0a 126192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 126190 
util_bw = 14 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 126096 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126190 
n_nop = 126178 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 7 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126190 n_nop=126180 n_act=5 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.925e-05
n_activity=260 dram_eff=0.03846
bk0: 1a 126173i bk1: 0a 126189i bk2: 0a 126190i bk3: 0a 126190i bk4: 1a 126173i bk5: 0a 126189i bk6: 1a 126173i bk7: 0a 126188i bk8: 0a 126191i bk9: 1a 126174i bk10: 0a 126189i bk11: 0a 126190i bk12: 0a 126191i bk13: 0a 126191i bk14: 0a 126191i bk15: 1a 126174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000079 
total_CMD = 126190 
util_bw = 10 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 126100 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126190 
n_nop = 126180 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 5 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126190 n_nop=126177 n_act=6 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001109
n_activity=297 dram_eff=0.04714
bk0: 0a 126192i bk1: 0a 126193i bk2: 0a 126193i bk3: 1a 126176i bk4: 2a 126174i bk5: 0a 126190i bk6: 0a 126190i bk7: 1a 126173i bk8: 0a 126188i bk9: 1a 126172i bk10: 1a 126171i bk11: 1a 126171i bk12: 0a 126187i bk13: 0a 126189i bk14: 0a 126189i bk15: 0a 126192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 126190 
util_bw = 14 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 126080 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126190 
n_nop = 126177 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 7 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126190 n_nop=126179 n_act=4 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.509e-05
n_activity=198 dram_eff=0.06061
bk0: 0a 126191i bk1: 0a 126193i bk2: 1a 126176i bk3: 3a 126139i bk4: 0a 126187i bk5: 0a 126189i bk6: 2a 126172i bk7: 0a 126188i bk8: 0a 126188i bk9: 0a 126190i bk10: 0a 126190i bk11: 0a 126190i bk12: 0a 126190i bk13: 0a 126190i bk14: 0a 126190i bk15: 0a 126191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112500
Bank_Level_Parallism_Col = 1.131148
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131148 

BW Util details:
bwutil = 0.000095 
total_CMD = 126190 
util_bw = 12 
Wasted_Col = 56 
Wasted_Row = 16 
Idle = 126106 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126190 
n_nop = 126179 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 6 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000110944
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126190 n_nop=126186 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.17e-05
n_activity=61 dram_eff=0.06557
bk0: 0a 126189i bk1: 0a 126191i bk2: 0a 126191i bk3: 0a 126191i bk4: 0a 126192i bk5: 0a 126192i bk6: 1a 126175i bk7: 0a 126190i bk8: 1a 126174i bk9: 0a 126188i bk10: 0a 126189i bk11: 0a 126189i bk12: 0a 126189i bk13: 0a 126189i bk14: 0a 126189i bk15: 0a 126189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.307692
Bank_Level_Parallism_Col = 1.280000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.280000 

BW Util details:
bwutil = 0.000032 
total_CMD = 126190 
util_bw = 4 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 126163 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126190 
n_nop = 126186 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126190 n_nop=126178 n_act=5 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.509e-05
n_activity=261 dram_eff=0.04598
bk0: 3a 126138i bk1: 0a 126190i bk2: 0a 126190i bk3: 1a 126174i bk4: 0a 126189i bk5: 1a 126173i bk6: 0a 126188i bk7: 0a 126189i bk8: 0a 126189i bk9: 0a 126189i bk10: 0a 126189i bk11: 0a 126190i bk12: 0a 126190i bk13: 0a 126192i bk14: 0a 126192i bk15: 1a 126175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000095 
total_CMD = 126190 
util_bw = 12 
Wasted_Col = 82 
Wasted_Row = 16 
Idle = 126080 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126190 
n_nop = 126178 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 6 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.75473e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126190 n_nop=126182 n_act=4 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.34e-05
n_activity=135 dram_eff=0.05926
bk0: 0a 126188i bk1: 0a 126191i bk2: 0a 126192i bk3: 0a 126192i bk4: 0a 126192i bk5: 1a 126175i bk6: 0a 126190i bk7: 0a 126191i bk8: 1a 126174i bk9: 1a 126167i bk10: 0a 126188i bk11: 0a 126189i bk12: 0a 126189i bk13: 1a 126173i bk14: 0a 126188i bk15: 0a 126188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237288
Bank_Level_Parallism_Col = 1.142857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000063 
total_CMD = 126190 
util_bw = 8 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 126128 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126190 
n_nop = 126182 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 4 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126190 n_nop=126184 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.755e-05
n_activity=156 dram_eff=0.03846
bk0: 1a 126174i bk1: 0a 126190i bk2: 0a 126190i bk3: 0a 126190i bk4: 0a 126190i bk5: 0a 126190i bk6: 0a 126190i bk7: 1a 126173i bk8: 0a 126188i bk9: 0a 126190i bk10: 0a 126190i bk11: 0a 126190i bk12: 0a 126190i bk13: 0a 126191i bk14: 1a 126174i bk15: 0a 126189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 126190 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 126136 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126190 
n_nop = 126184 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126190 n_nop=126184 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.755e-05
n_activity=156 dram_eff=0.03846
bk0: 1a 126173i bk1: 0a 126190i bk2: 0a 126191i bk3: 1a 126174i bk4: 0a 126189i bk5: 0a 126190i bk6: 0a 126191i bk7: 0a 126191i bk8: 0a 126191i bk9: 0a 126191i bk10: 1a 126174i bk11: 0a 126189i bk12: 0a 126189i bk13: 0a 126189i bk14: 0a 126189i bk15: 0a 126189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 126190 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 126136 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126190 
n_nop = 126184 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126190 n_nop=126188 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.585e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 126190i bk1: 0a 126191i bk2: 0a 126191i bk3: 0a 126191i bk4: 1a 126174i bk5: 0a 126189i bk6: 0a 126189i bk7: 0a 126189i bk8: 0a 126189i bk9: 0a 126190i bk10: 0a 126190i bk11: 0a 126190i bk12: 0a 126190i bk13: 0a 126190i bk14: 0a 126190i bk15: 0a 126190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000016 
total_CMD = 126190 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 126172 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126190 
n_nop = 126188 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000008 
Either_Row_CoL_Bus_Util = 0.000016 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1422, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1364, Miss = 4, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1409, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1150, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1531, Miss = 6, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1357, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1340, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1418, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1717, Miss = 6, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1160, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1222, Miss = 4, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1307, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1683, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1346, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1357, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1435, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1333, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1514, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1261, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1372, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1374, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1458, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1156, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 32786
L2_total_cache_misses = 53
L2_total_cache_miss_rate = 0.0016
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26708
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6025
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26761
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32786
icnt_total_pkts_simt_to_mem=32786
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06997
	minimum = 5
	maximum = 14
Network latency average = 5.06997
	minimum = 5
	maximum = 14
Slowest packet = 33196
Flit latency average = 5.06997
	minimum = 5
	maximum = 14
Slowest flit = 33196
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0401275
	minimum = 0.0236555 (at node 16)
	maximum = 0.0591071 (at node 36)
Accepted packet rate average = 0.0401275
	minimum = 0.0236555 (at node 16)
	maximum = 0.0591071 (at node 36)
Injected flit rate average = 0.0401275
	minimum = 0.0236555 (at node 16)
	maximum = 0.0591071 (at node 36)
Accepted flit rate average= 0.0401275
	minimum = 0.0236555 (at node 16)
	maximum = 0.0591071 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.16867 (7 samples)
	minimum = 5 (7 samples)
	maximum = 13.8571 (7 samples)
Network latency average = 5.16867 (7 samples)
	minimum = 5 (7 samples)
	maximum = 13.8571 (7 samples)
Flit latency average = 5.16867 (7 samples)
	minimum = 5 (7 samples)
	maximum = 13.8571 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0164477 (7 samples)
	minimum = 0.0105955 (7 samples)
	maximum = 0.0299957 (7 samples)
Accepted packet rate average = 0.0164477 (7 samples)
	minimum = 0.0105955 (7 samples)
	maximum = 0.0299957 (7 samples)
Injected flit rate average = 0.0164477 (7 samples)
	minimum = 0.0105955 (7 samples)
	maximum = 0.0299957 (7 samples)
Accepted flit rate average = 0.0164477 (7 samples)
	minimum = 0.0105955 (7 samples)
	maximum = 0.0299957 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 380928 (inst/sec)
gpgpu_simulation_rate = 3251 (cycle/sec)
gpgpu_silicon_slowdown = 435865x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a5ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9df9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 6797
gpu_sim_insn = 1132352
gpu_ipc =     166.5959
gpu_tot_sim_cycle = 78326
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     121.4512
gpu_tot_issued_cta = 1024
gpu_occupancy = 57.5022% 
gpu_tot_occupancy = 25.6486% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0040
partiton_level_parallism_total  =       0.5057
partiton_level_parallism_util =       4.4197
partiton_level_parallism_util_total  =       2.9762
L2_BW  =      45.5241 GB/Sec
L2_BW_total  =      22.9308 GB/Sec
gpu_total_sim_rate=396366

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
427, 229, 405, 241, 219, 241, 329, 230, 459, 241, 241, 219, 230, 218, 219, 230, 171, 171, 379, 171, 160, 171, 160, 160, 390, 159, 160, 171, 181, 159, 160, 170, 181, 192, 181, 467, 180, 191, 191, 192, 192, 334, 191, 202, 192, 280, 312, 192, 171, 181, 171, 171, 171, 160, 346, 158, 171, 160, 181, 182, 346, 160, 171, 160, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28809
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:176160	W0_Idle:784104	W0_Scoreboard:979725	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:85611	WS1:87103	WS2:85867	WS3:85279	
dual_issue_nums: WS0:4690	WS1:4718	WS2:4699	WS3:4664	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 230472 {8:28809,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1152360 {40:28809,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
maxmflatency = 934 
max_icnt2mem_latency = 805 
maxmrqlatency = 8 
max_icnt2sh_latency = 9 
averagemflatency = 171 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:51 	0 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34882 	3074 	1654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28740 	5305 	150 	169 	574 	1446 	2678 	548 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	39599 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5899         0         0         0      5981         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      6102         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      6119         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      5917         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5887         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5869         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000      -nan       inf      -nan  1.000000       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan 
dram[1]:  1.000000      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan  1.000000       inf      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan       inf 
dram[4]:      -nan      -nan      -nan       inf  2.000000      -nan      -nan       inf      -nan       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf  3.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[8]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan       inf       inf      -nan      -nan      -nan       inf      -nan      -nan 
dram[9]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 53/8 = 6.625000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         1         0         1         1         1         0         0         0         0         0         0         1         0         0 
dram[1]:         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         2         0         0         1         2         0         1         0         1         0         0         0         0         0         0 
dram[3]:         1         0         0         0         1         0         1         0         0         1         0         0         0         0         0         1 
dram[4]:         0         0         0         1         2         0         0         1         0         1         1         1         0         0         0         0 
dram[5]:         0         0         1         3         0         0         2         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         1         0         0         0         0         0         0         0 
dram[7]:         3         0         0         1         0         1         0         0         0         0         0         0         0         0         0         1 
dram[8]:         0         0         0         0         0         1         0         0         1         1         0         0         0         1         0         0 
dram[9]:         1         0         0         0         0         0         0         1         0         0         0         0         0         0         1         0 
dram[10]:         1         0         0         1         0         0         0         0         0         0         1         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 53
min_bank_accesses = 0!
chip skew: 7/1 = 7.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7209    none       11567    none       31249     31031     43103    none      none      none      none      none      none       17936    none      none  
dram[1]:      20804    none       11274    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        4678    none      none        9103     19638    none       84640    none       72353    none      none      none      none      none      none  
dram[3]:      14274    none      none      none       22933    none       88711    none      none       76402    none      none      none      none      none        8286
dram[4]:     none      none      none       11961     14527    none      none       62070    none       76581     46654     68887    none      none      none      none  
dram[5]:     none      none       16186      4162    none      none       28940    none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none       69607    none      627826    none      none      none      none      none      none      none  
dram[7]:       5797    none      none       10051    none       34743    none      none      none      none      none      none      none      none      none        6517
dram[8]:     none      none      none      none      none       17261    none      none       80701    128610    none      none      none       26330    none      none  
dram[9]:      11412    none      none      none      none      none      none       73717    none      none      none      none      none      none       14000    none  
dram[10]:      15110    none      none        9110    none      none      none      none      none      none       43884    none      none      none      none      none  
dram[11]:     none      none      none      none       14213    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267       139       258       138       258       352       542       792       782       810       737       786       737       916       139       137
dram[1]:        258       138       258       137       313       368       700       510       814       881       689       801       691       522       137       137
dram[2]:        139       259       138       138       258       427       717       769       914       696       694       752       788       579       137       138
dram[3]:        258       139       139       137       258       351       649       924       688       768       799       769       722       688       140       258
dram[4]:        137       139       138       258       258       289       861       787       786       824       750       788       634       630       137       138
dram[5]:        137       137       258       267       411       432       564       721       828       922       737       668       576       771       137       137
dram[6]:        137       137       136       137       424       321       811       695       934       817       793       735       666       763       136       139
dram[7]:        267       138       136       258       205       406       702       649       750       620       788       507       626       551       137       258
dram[8]:        138       137       138       139       169       408       697       699       724       929       770       684       594       661       138       138
dram[9]:        258       139       136       138       376       358       725       701       720       721       788       809       581       524       258       138
dram[10]:        258       139       139       258       314       442       746       609       609       721       745       804       754       609       137       137
dram[11]:        139       138       137       138       260       477       670       755       729       688       802       756       883       770       136       138
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138181 n_nop=138166 n_act=7 n_pre=1 n_ref_event=94206722280096 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001013
n_activity=291 dram_eff=0.04811
bk0: 2a 138133i bk1: 0a 138180i bk2: 1a 138165i bk3: 0a 138180i bk4: 1a 138164i bk5: 1a 138163i bk6: 1a 138162i bk7: 0a 138178i bk8: 0a 138180i bk9: 0a 138181i bk10: 0a 138182i bk11: 0a 138182i bk12: 0a 138182i bk13: 1a 138165i bk14: 0a 138182i bk15: 0a 138183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062992
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 138181 
util_bw = 14 
Wasted_Col = 103 
Wasted_Row = 16 
Idle = 138048 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138181 
n_nop = 138166 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 94206722280096 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 7 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138181 n_nop=138177 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.895e-05
n_activity=104 dram_eff=0.03846
bk0: 1a 138165i bk1: 0a 138181i bk2: 1a 138164i bk3: 0a 138179i bk4: 0a 138180i bk5: 0a 138181i bk6: 0a 138181i bk7: 0a 138181i bk8: 0a 138181i bk9: 0a 138181i bk10: 0a 138181i bk11: 0a 138181i bk12: 0a 138181i bk13: 0a 138181i bk14: 0a 138182i bk15: 0a 138182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 138181 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 138145 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138181 
n_nop = 138177 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138181 n_nop=138169 n_act=5 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001013
n_activity=288 dram_eff=0.04861
bk0: 0a 138183i bk1: 2a 138167i bk2: 0a 138182i bk3: 0a 138183i bk4: 1a 138166i bk5: 2a 138164i bk6: 0a 138179i bk7: 1a 138162i bk8: 0a 138177i bk9: 1a 138163i bk10: 0a 138178i bk11: 0a 138181i bk12: 0a 138181i bk13: 0a 138181i bk14: 0a 138181i bk15: 0a 138183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 138181 
util_bw = 14 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 138087 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138181 
n_nop = 138169 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 7 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138181 n_nop=138171 n_act=5 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.237e-05
n_activity=260 dram_eff=0.03846
bk0: 1a 138164i bk1: 0a 138180i bk2: 0a 138181i bk3: 0a 138181i bk4: 1a 138164i bk5: 0a 138180i bk6: 1a 138164i bk7: 0a 138179i bk8: 0a 138182i bk9: 1a 138165i bk10: 0a 138180i bk11: 0a 138181i bk12: 0a 138182i bk13: 0a 138182i bk14: 0a 138182i bk15: 1a 138165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000072 
total_CMD = 138181 
util_bw = 10 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 138091 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138181 
n_nop = 138171 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 5 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138181 n_nop=138168 n_act=6 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001013
n_activity=297 dram_eff=0.04714
bk0: 0a 138183i bk1: 0a 138184i bk2: 0a 138184i bk3: 1a 138167i bk4: 2a 138165i bk5: 0a 138181i bk6: 0a 138181i bk7: 1a 138164i bk8: 0a 138179i bk9: 1a 138163i bk10: 1a 138162i bk11: 1a 138162i bk12: 0a 138178i bk13: 0a 138180i bk14: 0a 138180i bk15: 0a 138183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 138181 
util_bw = 14 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 138071 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138181 
n_nop = 138168 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 7 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138181 n_nop=138170 n_act=4 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.684e-05
n_activity=198 dram_eff=0.06061
bk0: 0a 138182i bk1: 0a 138184i bk2: 1a 138167i bk3: 3a 138130i bk4: 0a 138178i bk5: 0a 138180i bk6: 2a 138163i bk7: 0a 138179i bk8: 0a 138179i bk9: 0a 138181i bk10: 0a 138181i bk11: 0a 138181i bk12: 0a 138181i bk13: 0a 138181i bk14: 0a 138181i bk15: 0a 138182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112500
Bank_Level_Parallism_Col = 1.131148
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131148 

BW Util details:
bwutil = 0.000087 
total_CMD = 138181 
util_bw = 12 
Wasted_Col = 56 
Wasted_Row = 16 
Idle = 138097 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138181 
n_nop = 138170 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 6 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000101316
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138181 n_nop=138177 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.895e-05
n_activity=61 dram_eff=0.06557
bk0: 0a 138180i bk1: 0a 138182i bk2: 0a 138182i bk3: 0a 138182i bk4: 0a 138183i bk5: 0a 138183i bk6: 1a 138166i bk7: 0a 138181i bk8: 1a 138165i bk9: 0a 138179i bk10: 0a 138180i bk11: 0a 138180i bk12: 0a 138180i bk13: 0a 138180i bk14: 0a 138180i bk15: 0a 138180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.307692
Bank_Level_Parallism_Col = 1.280000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.280000 

BW Util details:
bwutil = 0.000029 
total_CMD = 138181 
util_bw = 4 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 138154 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138181 
n_nop = 138177 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138181 n_nop=138169 n_act=5 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.684e-05
n_activity=261 dram_eff=0.04598
bk0: 3a 138129i bk1: 0a 138181i bk2: 0a 138181i bk3: 1a 138165i bk4: 0a 138180i bk5: 1a 138164i bk6: 0a 138179i bk7: 0a 138180i bk8: 0a 138180i bk9: 0a 138180i bk10: 0a 138180i bk11: 0a 138181i bk12: 0a 138181i bk13: 0a 138183i bk14: 0a 138183i bk15: 1a 138166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000087 
total_CMD = 138181 
util_bw = 12 
Wasted_Col = 82 
Wasted_Row = 16 
Idle = 138071 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138181 
n_nop = 138169 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 6 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.34213e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138181 n_nop=138173 n_act=4 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.79e-05
n_activity=135 dram_eff=0.05926
bk0: 0a 138179i bk1: 0a 138182i bk2: 0a 138183i bk3: 0a 138183i bk4: 0a 138183i bk5: 1a 138166i bk6: 0a 138181i bk7: 0a 138182i bk8: 1a 138165i bk9: 1a 138158i bk10: 0a 138179i bk11: 0a 138180i bk12: 0a 138180i bk13: 1a 138164i bk14: 0a 138179i bk15: 0a 138179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237288
Bank_Level_Parallism_Col = 1.142857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000058 
total_CMD = 138181 
util_bw = 8 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 138119 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138181 
n_nop = 138173 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 4 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138181 n_nop=138175 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.342e-05
n_activity=156 dram_eff=0.03846
bk0: 1a 138165i bk1: 0a 138181i bk2: 0a 138181i bk3: 0a 138181i bk4: 0a 138181i bk5: 0a 138181i bk6: 0a 138181i bk7: 1a 138164i bk8: 0a 138179i bk9: 0a 138181i bk10: 0a 138181i bk11: 0a 138181i bk12: 0a 138181i bk13: 0a 138182i bk14: 1a 138165i bk15: 0a 138180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000043 
total_CMD = 138181 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 138127 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138181 
n_nop = 138175 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138181 n_nop=138175 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.342e-05
n_activity=156 dram_eff=0.03846
bk0: 1a 138164i bk1: 0a 138181i bk2: 0a 138182i bk3: 1a 138165i bk4: 0a 138180i bk5: 0a 138181i bk6: 0a 138182i bk7: 0a 138182i bk8: 0a 138182i bk9: 0a 138182i bk10: 1a 138165i bk11: 0a 138180i bk12: 0a 138180i bk13: 0a 138180i bk14: 0a 138180i bk15: 0a 138180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000043 
total_CMD = 138181 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 138127 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138181 
n_nop = 138175 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138181 n_nop=138179 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.447e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 138181i bk1: 0a 138182i bk2: 0a 138182i bk3: 0a 138182i bk4: 1a 138165i bk5: 0a 138180i bk6: 0a 138180i bk7: 0a 138180i bk8: 0a 138180i bk9: 0a 138181i bk10: 0a 138181i bk11: 0a 138181i bk12: 0a 138181i bk13: 0a 138181i bk14: 0a 138181i bk15: 0a 138181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000014 
total_CMD = 138181 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 138163 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138181 
n_nop = 138179 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000014 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1665, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1624, Miss = 4, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1639, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1350, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1785, Miss = 6, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1578, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1568, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1681, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2027, Miss = 6, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1334, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1424, Miss = 4, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1546, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1295, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3104, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1541, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1625, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1685, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1580, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1777, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1470, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1634, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1642, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1702, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1334, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 39610
L2_total_cache_misses = 53
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10801
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=39610
icnt_total_pkts_simt_to_mem=39610
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 123.549
	minimum = 5
	maximum = 803
Network latency average = 116.143
	minimum = 5
	maximum = 684
Slowest packet = 69377
Flit latency average = 116.143
	minimum = 5
	maximum = 684
Slowest flit = 71993
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0386143
	minimum = 0.0255995 (at node 37)
	maximum = 0.209063 (at node 41)
Accepted packet rate average = 0.0386143
	minimum = 0.0255995 (at node 37)
	maximum = 0.209063 (at node 41)
Injected flit rate average = 0.0386143
	minimum = 0.0255995 (at node 37)
	maximum = 0.209063 (at node 41)
Accepted flit rate average= 0.0386143
	minimum = 0.0255995 (at node 37)
	maximum = 0.209063 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9662 (8 samples)
	minimum = 5 (8 samples)
	maximum = 112.5 (8 samples)
Network latency average = 19.0405 (8 samples)
	minimum = 5 (8 samples)
	maximum = 97.625 (8 samples)
Flit latency average = 19.0405 (8 samples)
	minimum = 5 (8 samples)
	maximum = 97.625 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0192185 (8 samples)
	minimum = 0.012471 (8 samples)
	maximum = 0.0523791 (8 samples)
Accepted packet rate average = 0.0192185 (8 samples)
	minimum = 0.012471 (8 samples)
	maximum = 0.0523791 (8 samples)
Injected flit rate average = 0.0192185 (8 samples)
	minimum = 0.012471 (8 samples)
	maximum = 0.0523791 (8 samples)
Accepted flit rate average = 0.0192185 (8 samples)
	minimum = 0.012471 (8 samples)
	maximum = 0.0523791 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 396366 (inst/sec)
gpgpu_simulation_rate = 3263 (cycle/sec)
gpgpu_silicon_slowdown = 434262x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a598..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a590..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a588..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a578..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a570..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a620..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9ddc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 22588
gpu_sim_insn = 1510919
gpu_ipc =      66.8903
gpu_tot_sim_cycle = 100914
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     109.2386
gpu_tot_issued_cta = 1152
gpu_occupancy = 32.4971% 
gpu_tot_occupancy = 28.2373% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7125
partiton_level_parallism_total  =       1.2235
partiton_level_parallism_util =       6.7732
partiton_level_parallism_util_total  =       4.8061
L2_BW  =     168.3417 GB/Sec
L2_BW_total  =      55.4787 GB/Sec
gpu_total_sim_rate=324226

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
809, 543, 599, 414, 643, 283, 764, 534, 697, 512, 283, 261, 579, 402, 261, 458, 520, 421, 421, 750, 345, 213, 202, 409, 575, 321, 409, 552, 419, 201, 202, 508, 453, 213, 300, 641, 409, 212, 388, 454, 213, 498, 421, 366, 213, 488, 509, 367, 497, 377, 421, 619, 398, 541, 762, 343, 213, 576, 322, 367, 509, 345, 422, 334, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 20294
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 90174
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:205980	W0_Idle:983994	W0_Scoreboard:1915944	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:139361	WS1:142956	WS2:140519	WS3:140960	
dual_issue_nums: WS0:7843	WS1:8038	WS2:7932	WS3:7961	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 721392 {8:90174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3606960 {40:90174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
maxmflatency = 934 
max_icnt2mem_latency = 805 
maxmrqlatency = 18 
max_icnt2sh_latency = 56 
averagemflatency = 155 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 8 
mrq_lat_table:383 	3 	13 	24 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	118512 	3303 	1654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	62041 	35581 	12738 	6612 	1825 	1446 	2678 	548 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	93255 	26006 	3782 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	112 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         2         0         1         0         0         0         1         1         0         0         0         2         0         0 
dram[1]:         1         2         0         0         1         5         0         0         0         1         0         0         0         2         0         0 
dram[2]:         5         4         0         0         5         7         2         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         2         0         0         1         0         0         0         0         4         0         0         0         0 
dram[4]:         0         0         2         0         2         1         0         0         0         0         7         1         1         3         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         1         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         2         0         0         0         0         0         0         0         0         3         0         0         0         0 
dram[8]:         1         0         0         0         1         2         7         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         2         3         0         0         0         4         3         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5899         0     12339         0      5981         0         0      5871      6048      5935         0         0         0      6181         0         0 
dram[1]:      5916      6034         0         0      5916      6007         0         0         0      6168         0         0         0      6686         0         0 
dram[2]:      6314      5976         0         0      6771     12456      5845      5909         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0      6003         0         0      5867         0         0         0         0      5911         0         0         0         0 
dram[4]:         0         0      5901         0      6119     12617         0         0         0         0      9657      5942      6030      5861         0         0 
dram[5]:         0         0         0      5917         0         0         0         0         0         0         0         0         0      9055         0         0 
dram[6]:      5992      5887         0     11651         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5887      6020      5983         0         0         0         0         0         0         0         0      5916         0         0         0         0 
dram[8]:      5935         0         0         0     12422     12506      9038         0         0         0         0         0         0         0         0         0 
dram[9]:      5869         0      6007         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5988      6005         0         0         0      6019      6018         0         0         0      5972         0      6026         0         0 
dram[11]:         0         0         0         0         0         0      6070         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.333333      -nan  3.000000       inf  2.000000       inf       inf  2.000000  3.000000  1.500000       inf      -nan       inf  5.000000       inf       inf 
dram[1]:  1.000000  4.000000       inf       inf  2.000000  9.000000      -nan       inf       inf  3.000000       inf       inf      -nan  4.000000      -nan      -nan 
dram[2]:  7.000000  6.000000      -nan       inf  3.333333 10.000000  4.000000  4.000000       inf       inf      -nan      -nan       inf       inf       inf       inf 
dram[3]:       inf      -nan      -nan  3.000000       inf       inf  3.000000      -nan       inf       inf      -nan  5.000000      -nan      -nan       inf       inf 
dram[4]:       inf       inf  5.000000       inf  2.000000  2.000000       inf       inf      -nan       inf  8.000000  4.000000  1.333333  4.000000      -nan      -nan 
dram[5]:      -nan       inf       inf  3.000000      -nan       inf       inf       inf      -nan      -nan       inf       inf       inf  1.000000       inf       inf 
dram[6]:  5.000000  4.000000       inf  3.000000      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan       inf       inf 
dram[7]:  2.333333  1.000000 10.000000       inf      -nan       inf       inf       inf      -nan      -nan       inf  5.000000      -nan      -nan       inf       inf 
dram[8]:  2.000000      -nan      -nan      -nan  2.000000  3.000000  8.000000       inf       inf       inf      -nan      -nan      -nan       inf       inf      -nan 
dram[9]:  2.000000       inf  3.000000       inf      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[10]:       inf  6.000000  5.000000       inf       inf      -nan  2.666667  4.000000       inf       inf       inf  2.000000      -nan  1.000000       inf       inf 
dram[11]:      -nan      -nan       inf      -nan       inf       inf  2.000000       inf      -nan      -nan      -nan      -nan       inf       inf      -nan       inf 
average row locality = 434/68 = 6.382353
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         3         1         4         1         4         2         3         3         3         0         4         5         2         1 
dram[1]:         4         4         1         2         2         9         0         1         2         3         2         2         0         4         0         0 
dram[2]:         7         6         0         1        10        10         4         4         4         3         0         0         8         2         2         2 
dram[3]:         2         0         0         3         1         4         3         0         3         3         0         5         0         0         3         2 
dram[4]:         2         2         5         4         4         2         1         1         0         1         8         4         4         8         0         0 
dram[5]:         0         4         3         3         0         1         5         4         0         0         1         1         1         1         1         4 
dram[6]:         5         4         2         3         0         0         4         3         2         4         2         1         0         0         3         1 
dram[7]:         7         1        10         2         0         2         1         3         0         0         2         5         0         0         4         2 
dram[8]:         2         0         0         0         2         3         8         3         1         3         0         0         0         4         1         0 
dram[9]:         2         2         3         2         0         1         1         4         1         2         2         2         1         1         3         1 
dram[10]:         3         6         5         3         4         0         8         4         2         2         5         2         0         1         2         1 
dram[11]:         0         0         2         0         2         3         2         1         0         0         0         0         2         1         0         2 
total dram reads = 434
min_bank_accesses = 0!
chip skew: 63/15 = 4.20
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      18415    none       21840     72043     20973     92822     22729     85881     54176     43711     50898    none       26605     15579     26086     60349
dram[1]:      23348     13942     67133     36594     53145     10789    none       72300     58432     42477     73895     53337    none       32013    none      none  
dram[2]:      12420     10646    none       80837      7660     11034     29883     40178     31446     45277    none      none       10616     45084     24067     21939
dram[3]:      35532    none      none       26791     81138     29991     45090    none       41025     48221    none       27567    none      none       19316     20462
dram[4]:      27118     37089     16197     18972     18836     45821    139238    129823    none      144902     17698     41494     22262     13317    none      none  
dram[5]:     none       24940     24910     22742    none       63291     26276     32234    none      none       74579    112157    115456     85122     66411     18325
dram[6]:      15045     16826     35080     25686    none      none       30181     47099    351832     37996     36977    101917    none      none       19114     54394
dram[7]:       8874     80619      8924     35039    none       50938    126364     44180    none      none       88202     18195    none      none       17436     25606
dram[8]:      47132    none      none      none       55982     24084     14516     35789    163519     80703    none      none      none       24326     40772    none  
dram[9]:      37322     28582     22285     23933    none       69991    127978     35660    131424     70765     57674     79516    106255    140931     25302     34150
dram[10]:      24462     12185     17059     20861     28540    none       18497     24503     79839     68034     21651     92592    none       91807     31339     46550
dram[11]:     none      none       40244    none       31010     24662     52611    130785    none      none      none      none       47512    100932    none       26795
maximum mf latency per bank:
dram[0]:        268       216       267       258       268       352       542       792       782       810       737       786       737       916       262       262
dram[1]:        277       280       258       259       313       368       700       510       814       881       689       801       691       522       250       225
dram[2]:        268       268       208       258       268       427       717       769       914       696       694       752       788       579       262       264
dram[3]:        258       214       220       271       258       351       649       924       688       768       799       769       722       688       258       258
dram[4]:        266       259       271       261       270       289       861       787       786       824       750       788       634       630       224       206
dram[5]:        225       261       258       267       411       432       564       721       828       922       737       668       576       771       261       261
dram[6]:        272       273       264       267       424       321       811       695       934       817       793       735       666       763       258       258
dram[7]:        272       260       269       258       210       406       702       649       750       620       788       507       626       551       264       258
dram[8]:        267       235       210       210       269       408       697       699       724       929       770       684       594       661       260       240
dram[9]:        258       258       267       264       376       358       725       701       720       721       788       809       581       524       258       265
dram[10]:        258       274       271       258       314       442       746       609       609       721       745       804       754       609       259       258
dram[11]:        244       187       258       235       260       477       670       755       729       688       802       756       883       770       214       260
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178032 n_nop=177960 n_act=23 n_pre=9 n_ref_event=94206722280096 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004494
n_activity=1078 dram_eff=0.07421
bk0: 4a 177915i bk1: 0a 178027i bk2: 3a 177983i bk3: 1a 178015i bk4: 4a 177983i bk5: 1a 178016i bk6: 4a 178015i bk7: 2a 178014i bk8: 3a 177987i bk9: 3a 177951i bk10: 3a 178013i bk11: 0a 178033i bk12: 4a 178016i bk13: 5a 177982i bk14: 2a 178011i bk15: 1a 178014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725000
Row_Buffer_Locality_read = 0.725000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.154639
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000449 
total_CMD = 178032 
util_bw = 80 
Wasted_Col = 343 
Wasted_Row = 93 
Idle = 177516 

BW Util Bottlenecks: 
RCDc_limit = 360 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178032 
n_nop = 177960 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 9 
n_ref = 94206722280096 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 40 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.86375e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178032 n_nop=177969 n_act=20 n_pre=8 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004044
n_activity=866 dram_eff=0.08314
bk0: 4a 177921i bk1: 4a 177976i bk2: 1a 178015i bk3: 2a 178012i bk4: 2a 177980i bk5: 9a 177977i bk6: 0a 178030i bk7: 1a 178016i bk8: 2a 178011i bk9: 3a 177982i bk10: 2a 178013i bk11: 2a 178013i bk12: 0a 178031i bk13: 4a 177982i bk14: 0a 178032i bk15: 0a 178036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.150000
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000404 
total_CMD = 178032 
util_bw = 72 
Wasted_Col = 293 
Wasted_Row = 98 
Idle = 177569 

BW Util Bottlenecks: 
RCDc_limit = 299 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178032 
n_nop = 177969 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 36 
Row_Bus_Util =  0.000157 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000354 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.015873 
queue_avg = 0.000371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00037072
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178032 n_nop=177942 n_act=20 n_pre=7 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007077
n_activity=1219 dram_eff=0.1034
bk0: 7a 177981i bk1: 6a 177977i bk2: 0a 178033i bk3: 1a 178017i bk4: 10a 177946i bk5: 10a 177978i bk6: 4a 177979i bk7: 4a 177975i bk8: 4a 178009i bk9: 3a 178012i bk10: 0a 178029i bk11: 0a 178032i bk12: 8a 178012i bk13: 2a 178014i bk14: 2a 178012i bk15: 2a 178008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873016
Row_Buffer_Locality_read = 0.873016
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141053
Bank_Level_Parallism_Col = 1.103064
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094707 

BW Util details:
bwutil = 0.000708 
total_CMD = 178032 
util_bw = 126 
Wasted_Col = 295 
Wasted_Row = 97 
Idle = 177514 

BW Util Bottlenecks: 
RCDc_limit = 300 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178032 
n_nop = 177942 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 63 
Row_Bus_Util =  0.000152 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000404422
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178032 n_nop=177987 n_act=13 n_pre=3 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003258
n_activity=745 dram_eff=0.07785
bk0: 2a 178016i bk1: 0a 178033i bk2: 0a 178034i bk3: 3a 177982i bk4: 1a 178014i bk5: 4a 178009i bk6: 3a 177981i bk7: 0a 178029i bk8: 3a 178013i bk9: 3a 178013i bk10: 0a 178030i bk11: 5a 177980i bk12: 0a 178032i bk13: 0a 178032i bk14: 3a 178015i bk15: 2a 178013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.896552
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030405
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000326 
total_CMD = 178032 
util_bw = 58 
Wasted_Col = 218 
Wasted_Row = 42 
Idle = 177714 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178032 
n_nop = 177987 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 29 
Row_Bus_Util =  0.000090 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000219062
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178032 n_nop=177953 n_act=23 n_pre=10 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005168
n_activity=1227 dram_eff=0.07498
bk0: 2a 178013i bk1: 2a 178017i bk2: 5a 177973i bk3: 4a 178016i bk4: 4a 177979i bk5: 2a 177980i bk6: 1a 178010i bk7: 1a 178014i bk8: 0a 178031i bk9: 1a 178017i bk10: 8a 177982i bk11: 4a 177985i bk12: 4a 177918i bk13: 8a 177943i bk14: 0a 178027i bk15: 0a 178033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760870
Row_Buffer_Locality_read = 0.760870
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.122677
Bank_Level_Parallism_Col = 1.069054
Bank_Level_Parallism_Ready = 1.021739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066496 

BW Util details:
bwutil = 0.000517 
total_CMD = 178032 
util_bw = 92 
Wasted_Col = 348 
Wasted_Row = 128 
Idle = 177464 

BW Util Bottlenecks: 
RCDc_limit = 350 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178032 
n_nop = 177953 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 10 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 33 
issued_total_col = 46 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.000258 
Either_Row_CoL_Bus_Util = 0.000444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000820077
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178032 n_nop=177989 n_act=13 n_pre=1 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003258
n_activity=702 dram_eff=0.08262
bk0: 0a 178031i bk1: 4a 178008i bk2: 3a 178015i bk3: 3a 177980i bk4: 0a 178028i bk5: 1a 178014i bk6: 5a 178012i bk7: 4a 178011i bk8: 0a 178031i bk9: 0a 178033i bk10: 1a 178016i bk11: 1a 178017i bk12: 1a 178017i bk13: 1a 178018i bk14: 1a 178017i bk15: 4a 178012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042146
Bank_Level_Parallism_Col = 1.042918
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042918 

BW Util details:
bwutil = 0.000326 
total_CMD = 178032 
util_bw = 58 
Wasted_Col = 207 
Wasted_Row = 16 
Idle = 177751 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178032 
n_nop = 177989 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 1 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 29 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000365103
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178032 n_nop=177980 n_act=15 n_pre=3 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000382
n_activity=730 dram_eff=0.09315
bk0: 5a 177983i bk1: 4a 177979i bk2: 2a 178005i bk3: 3a 177979i bk4: 0a 178029i bk5: 0a 178031i bk6: 4a 178015i bk7: 3a 178015i bk8: 2a 178017i bk9: 4a 178009i bk10: 2a 178018i bk11: 1a 178015i bk12: 0a 178031i bk13: 0a 178032i bk14: 3a 178014i bk15: 1a 178018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141914
Bank_Level_Parallism_Col = 1.121457
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.121457 

BW Util details:
bwutil = 0.000382 
total_CMD = 178032 
util_bw = 68 
Wasted_Col = 214 
Wasted_Row = 42 
Idle = 177708 

BW Util Bottlenecks: 
RCDc_limit = 225 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178032 
n_nop = 177980 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 34 
Row_Bus_Util =  0.000101 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00044374
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178032 n_nop=177972 n_act=16 n_pre=5 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004381
n_activity=891 dram_eff=0.08754
bk0: 7a 177912i bk1: 1a 178015i bk2: 10a 177973i bk3: 2a 178013i bk4: 0a 178029i bk5: 2a 178013i bk6: 1a 178012i bk7: 3a 178011i bk8: 0a 178031i bk9: 0a 178032i bk10: 2a 178017i bk11: 5a 177979i bk12: 0a 178031i bk13: 0a 178035i bk14: 4a 178019i bk15: 2a 178020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.016835
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016835 

BW Util details:
bwutil = 0.000438 
total_CMD = 178032 
util_bw = 78 
Wasted_Col = 263 
Wasted_Row = 68 
Idle = 177623 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178032 
n_nop = 177972 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 5 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 21 
issued_total_col = 39 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000668419
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178032 n_nop=177988 n_act=13 n_pre=4 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003033
n_activity=738 dram_eff=0.07317
bk0: 2a 177983i bk1: 0a 178032i bk2: 0a 178036i bk3: 0a 178038i bk4: 2a 177988i bk5: 3a 177985i bk6: 8a 177977i bk7: 3a 178010i bk8: 1a 178012i bk9: 3a 178005i bk10: 0a 178027i bk11: 0a 178029i bk12: 0a 178031i bk13: 4a 178015i bk14: 1a 178015i bk15: 0a 178031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050336
Bank_Level_Parallism_Col = 1.040541
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004505 

BW Util details:
bwutil = 0.000303 
total_CMD = 178032 
util_bw = 54 
Wasted_Col = 202 
Wasted_Row = 64 
Idle = 177712 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178032 
n_nop = 177988 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 27 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000247 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000157275
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178032 n_nop=177987 n_act=16 n_pre=1 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003146
n_activity=731 dram_eff=0.07661
bk0: 2a 178015i bk1: 2a 178017i bk2: 3a 177984i bk3: 2a 178012i bk4: 0a 178030i bk5: 1a 178015i bk6: 1a 178017i bk7: 4a 178015i bk8: 1a 178015i bk9: 2a 178015i bk10: 2a 178013i bk11: 2a 178013i bk12: 1a 178008i bk13: 1a 178016i bk14: 3a 178014i bk15: 1a 178014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136691
Bank_Level_Parallism_Col = 1.112450
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112450 

BW Util details:
bwutil = 0.000315 
total_CMD = 178032 
util_bw = 56 
Wasted_Col = 226 
Wasted_Row = 16 
Idle = 177734 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178032 
n_nop = 177987 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 1 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 28 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000196594
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178032 n_nop=177960 n_act=20 n_pre=6 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005392
n_activity=965 dram_eff=0.09948
bk0: 3a 178017i bk1: 6a 177977i bk2: 5a 177982i bk3: 3a 178015i bk4: 4a 178011i bk5: 0a 178034i bk6: 8a 177913i bk7: 4a 177968i bk8: 2a 178006i bk9: 2a 178012i bk10: 5a 178012i bk11: 2a 178012i bk12: 0a 178030i bk13: 1a 178015i bk14: 2a 178012i bk15: 1a 178014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.248175
Bank_Level_Parallism_Col = 1.095376
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095376 

BW Util details:
bwutil = 0.000539 
total_CMD = 178032 
util_bw = 96 
Wasted_Col = 298 
Wasted_Row = 48 
Idle = 177590 

BW Util Bottlenecks: 
RCDc_limit = 300 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178032 
n_nop = 177960 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 6 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 48 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000270 
Either_Row_CoL_Bus_Util = 0.000404 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.027778 
queue_avg = 0.000775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000775142
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178032 n_nop=178009 n_act=8 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001685
n_activity=428 dram_eff=0.07009
bk0: 0a 178031i bk1: 0a 178033i bk2: 2a 178018i bk3: 0a 178033i bk4: 2a 178016i bk5: 3a 178009i bk6: 2a 178014i bk7: 1a 178014i bk8: 0a 178029i bk9: 0a 178031i bk10: 0a 178032i bk11: 0a 178033i bk12: 2a 178008i bk13: 1a 178016i bk14: 0a 178030i bk15: 2a 178015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.104895
Bank_Level_Parallism_Col = 1.058824
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058824 

BW Util details:
bwutil = 0.000169 
total_CMD = 178032 
util_bw = 30 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 177878 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178032 
n_nop = 178009 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 15 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000275231

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5074, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5329, Miss = 24, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5324, Miss = 20, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4577, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5663, Miss = 38, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4794, Miss = 25, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5101, Miss = 13, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5232, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6197, Miss = 34, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4379, Miss = 12, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4773, Miss = 13, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5036, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4463, Miss = 11, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6698, Miss = 23, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4895, Miss = 21, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5272, Miss = 18, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5363, Miss = 13, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5193, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5591, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4655, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5408, Miss = 28, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5222, Miss = 20, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4999, Miss = 13, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4231, Miss = 2, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 123469
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0035
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89740
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 100
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 90174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=123469
icnt_total_pkts_simt_to_mem=123469
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.41334
	minimum = 5
	maximum = 123
Network latency average = 9.41334
	minimum = 5
	maximum = 123
Slowest packet = 100319
Flit latency average = 9.41334
	minimum = 5
	maximum = 123
Slowest flit = 100319
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.14279
	minimum = 0.108819 (at node 15)
	maximum = 0.184611 (at node 36)
Accepted packet rate average = 0.14279
	minimum = 0.108819 (at node 15)
	maximum = 0.184611 (at node 36)
Injected flit rate average = 0.14279
	minimum = 0.108819 (at node 15)
	maximum = 0.184611 (at node 36)
Accepted flit rate average= 0.14279
	minimum = 0.108819 (at node 15)
	maximum = 0.184611 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.7936 (9 samples)
	minimum = 5 (9 samples)
	maximum = 113.667 (9 samples)
Network latency average = 17.9708 (9 samples)
	minimum = 5 (9 samples)
	maximum = 100.444 (9 samples)
Flit latency average = 17.9708 (9 samples)
	minimum = 5 (9 samples)
	maximum = 100.444 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0329487 (9 samples)
	minimum = 0.0231763 (9 samples)
	maximum = 0.0670715 (9 samples)
Accepted packet rate average = 0.0329487 (9 samples)
	minimum = 0.0231763 (9 samples)
	maximum = 0.0670715 (9 samples)
Injected flit rate average = 0.0329487 (9 samples)
	minimum = 0.0231763 (9 samples)
	maximum = 0.0670715 (9 samples)
Accepted flit rate average = 0.0329487 (9 samples)
	minimum = 0.0231763 (9 samples)
	maximum = 0.0670715 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 324226 (inst/sec)
gpgpu_simulation_rate = 2968 (cycle/sec)
gpgpu_silicon_slowdown = 477425x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a5ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9df9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7750
gpu_sim_insn = 1211812
gpu_ipc =     156.3628
gpu_tot_sim_cycle = 108664
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     112.5996
gpu_tot_issued_cta = 1280
gpu_occupancy = 66.8059% 
gpu_tot_occupancy = 31.0103% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3120
partiton_level_parallism_total  =       1.2298
partiton_level_parallism_util =       4.0558
partiton_level_parallism_util_total  =       4.7394
L2_BW  =      59.4913 GB/Sec
L2_BW_total  =      55.7649 GB/Sec
gpu_total_sim_rate=330689

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
869, 603, 659, 474, 703, 343, 824, 594, 757, 572, 343, 321, 628, 462, 321, 518, 550, 451, 451, 780, 375, 243, 232, 439, 605, 351, 439, 582, 449, 231, 232, 538, 483, 243, 330, 671, 439, 242, 418, 484, 243, 528, 451, 396, 243, 518, 539, 397, 527, 407, 451, 649, 428, 571, 792, 373, 243, 606, 352, 397, 539, 375, 452, 364, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 20294
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 92222
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:226761	W0_Idle:1065307	W0_Scoreboard:2043459	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:153145	WS1:156758	WS2:154302	WS3:154739	
dual_issue_nums: WS0:8353	WS1:8539	WS2:8437	WS3:8468	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 737776 {8:92222,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3688880 {40:92222,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
maxmflatency = 1377 
max_icnt2mem_latency = 1248 
maxmrqlatency = 18 
max_icnt2sh_latency = 56 
averagemflatency = 186 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 8 
mrq_lat_table:383 	3 	13 	24 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	120227 	5407 	7167 	836 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	62758 	36169 	12799 	6732 	2054 	2081 	5889 	4912 	243 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	103423 	26006 	3782 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	114 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         2         0         1         0         0         0         1         1         0         0         0         2         0         0 
dram[1]:         1         2         0         0         1         5         0         0         0         1         0         0         0         2         0         0 
dram[2]:         5         4         0         0         5         7         2         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         2         0         0         1         0         0         0         0         4         0         0         0         0 
dram[4]:         0         0         2         0         2         1         0         0         0         0         7         1         1         3         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         1         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         2         0         0         0         0         0         0         0         0         3         0         0         0         0 
dram[8]:         1         0         0         0         1         2         7         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         2         3         0         0         0         4         3         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5899         0     12339         0      5981         0         0      5871      6048      5935         0         0         0      6181         0         0 
dram[1]:      5916      6034         0         0      5916      6007         0         0         0      6168         0         0         0      6686         0         0 
dram[2]:      6314      5976         0         0      6771     12456      5845      5909         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0      6003         0         0      5867         0         0         0         0      5911         0         0         0         0 
dram[4]:         0         0      5901         0      6119     12617         0         0         0         0      9657      5942      6030      5861         0         0 
dram[5]:         0         0         0      5917         0         0         0         0         0         0         0         0         0      9055         0         0 
dram[6]:      5992      5887         0     11651         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5887      6020      5983         0         0         0         0         0         0         0         0      5916         0         0         0         0 
dram[8]:      5935         0         0         0     12422     12506      9038         0         0         0         0         0         0         0         0         0 
dram[9]:      5869         0      6007         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5988      6005         0         0         0      6019      6018         0         0         0      5972         0      6026         0         0 
dram[11]:         0         0         0         0         0         0      6070         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.333333      -nan  3.000000       inf  2.000000       inf       inf  2.000000  3.000000  1.500000       inf      -nan       inf  5.000000       inf       inf 
dram[1]:  1.000000  4.000000       inf       inf  2.000000  9.000000      -nan       inf       inf  3.000000       inf       inf      -nan  4.000000      -nan      -nan 
dram[2]:  7.000000  6.000000      -nan       inf  3.333333 10.000000  4.000000  4.000000       inf       inf      -nan      -nan       inf       inf       inf       inf 
dram[3]:       inf      -nan      -nan  3.000000       inf       inf  3.000000      -nan       inf       inf      -nan  5.000000      -nan      -nan       inf       inf 
dram[4]:       inf       inf  5.000000       inf  2.000000  2.000000       inf       inf      -nan       inf  8.000000  4.000000  1.333333  4.000000      -nan      -nan 
dram[5]:      -nan       inf       inf  3.000000      -nan       inf       inf       inf      -nan      -nan       inf       inf       inf  1.000000       inf       inf 
dram[6]:  5.000000  4.000000       inf  3.000000      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan       inf       inf 
dram[7]:  2.333333  1.000000 10.000000       inf      -nan       inf       inf       inf      -nan      -nan       inf  5.000000      -nan      -nan       inf       inf 
dram[8]:  2.000000      -nan      -nan      -nan  2.000000  3.000000  8.000000       inf       inf       inf      -nan      -nan      -nan       inf       inf      -nan 
dram[9]:  2.000000       inf  3.000000       inf      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[10]:       inf  6.000000  5.000000       inf       inf      -nan  2.666667  4.000000       inf       inf       inf  2.000000      -nan  1.000000       inf       inf 
dram[11]:      -nan      -nan       inf      -nan       inf       inf  2.000000       inf      -nan      -nan      -nan      -nan       inf       inf      -nan       inf 
average row locality = 434/68 = 6.382353
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         3         1         4         1         4         2         3         3         3         0         4         5         2         1 
dram[1]:         4         4         1         2         2         9         0         1         2         3         2         2         0         4         0         0 
dram[2]:         7         6         0         1        10        10         4         4         4         3         0         0         8         2         2         2 
dram[3]:         2         0         0         3         1         4         3         0         3         3         0         5         0         0         3         2 
dram[4]:         2         2         5         4         4         2         1         1         0         1         8         4         4         8         0         0 
dram[5]:         0         4         3         3         0         1         5         4         0         0         1         1         1         1         1         4 
dram[6]:         5         4         2         3         0         0         4         3         2         4         2         1         0         0         3         1 
dram[7]:         7         1        10         2         0         2         1         3         0         0         2         5         0         0         4         2 
dram[8]:         2         0         0         0         2         3         8         3         1         3         0         0         0         4         1         0 
dram[9]:         2         2         3         2         0         1         1         4         1         2         2         2         1         1         3         1 
dram[10]:         3         6         5         3         4         0         8         4         2         2         5         2         0         1         2         1 
dram[11]:         0         0         2         0         2         3         2         1         0         0         0         0         2         1         0         2 
total dram reads = 434
min_bank_accesses = 0!
chip skew: 63/15 = 4.20
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      18415    none       21840     72043     21811    102995     28239    121311     81394     61759     67068    none       34856     21018     26086     60349
dram[1]:      23348     13942     67133     36594     55509     11223    none       93333     87656     62851    107073     81141    none       40426    none      none  
dram[2]:      12420     10646    none       80837      7660     12535     37710     53543     44605     66030    none      none       13109     57503     24067     21939
dram[3]:      35532    none      none       26791     84507     31589     63654    none       56882     70751    none       39692    none      none       19316     20462
dram[4]:      27118     37089     16197     18972     19692     49339    192241    167669    none      219741     23545     62178     30288     17186    none      none  
dram[5]:     none       24940     24910     22742    none       70603     34151     44066    none      none      117105    165707    145197    111934     66411     18325
dram[6]:      15045     16826     35080     25686    none      none       42690     65973   1056279     56922     46989    147257    none      none       19114     54394
dram[7]:       8874     80619      8924     35039    none       55511    172271     56630    none      none      133827     24808    none      none       17436     25606
dram[8]:      47132    none      none      none       59322     25581     19069     45634    231789    123942    none      none      none       31093     40772    none  
dram[9]:      37322     28582     22285     23933    none       79660    177564     47211    195911    102136     83332    117312    133971    173178     25302     34150
dram[10]:      24462     12185     17059     20861     30828    none       23951     32490    112626    101344     32125    141511    none      121808     31339     46550
dram[11]:     none      none       40244    none       31639     27955     71855    168281    none      none      none      none       65111    130680    none       26795
maximum mf latency per bank:
dram[0]:        268       216       267       258       302       643      1225      1345      1234      1271      1082      1338      1028      1337       262       262
dram[1]:        277       280       258       259       615       446      1065       978      1373      1302      1128      1030      1229       958       250       225
dram[2]:        268       268       208       258       268       850       982      1124      1290      1170      1281      1161      1329       862       262       264
dram[3]:        258       214       220       271       258       524      1091      1257      1153      1271       998      1266      1121      1060       258       258
dram[4]:        266       259       271       261       270       703      1271      1159      1047      1183      1306      1142      1022       949       224       206
dram[5]:        225       261       258       267       684       811      1097      1054      1275      1275      1137      1318       856      1081       261       261
dram[6]:        272       273       264       267       836       552      1310      1285      1377      1344       930      1220      1141      1331       258       258
dram[7]:        272       260       269       258       529       484      1092      1075      1257      1143      1258      1106       803       953       264       258
dram[8]:        267       235       210       210       557       506      1025       963      1261      1375      1144      1054       958      1150       260       240
dram[9]:        258       258       267       264       763       628      1238      1161      1251      1263      1344      1257      1107       803       258       265
dram[10]:        258       274       271       258       792       873       871      1022      1136      1172      1107      1256      1100      1123       259       258
dram[11]:        244       187       258       235       290       987      1078      1025      1141      1150      1134      1127      1264      1297       214       260
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=191704 n_nop=191632 n_act=23 n_pre=9 n_ref_event=94206722280096 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004173
n_activity=1078 dram_eff=0.07421
bk0: 4a 191587i bk1: 0a 191699i bk2: 3a 191655i bk3: 1a 191687i bk4: 4a 191655i bk5: 1a 191688i bk6: 4a 191687i bk7: 2a 191686i bk8: 3a 191659i bk9: 3a 191623i bk10: 3a 191685i bk11: 0a 191705i bk12: 4a 191688i bk13: 5a 191654i bk14: 2a 191683i bk15: 1a 191686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725000
Row_Buffer_Locality_read = 0.725000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.154639
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000417 
total_CMD = 191704 
util_bw = 80 
Wasted_Col = 343 
Wasted_Row = 93 
Idle = 191188 

BW Util Bottlenecks: 
RCDc_limit = 360 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 191704 
n_nop = 191632 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 9 
n_ref = 94206722280096 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 40 
Row_Bus_Util =  0.000167 
CoL_Bus_Util = 0.000209 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.30293e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=191704 n_nop=191641 n_act=20 n_pre=8 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003756
n_activity=866 dram_eff=0.08314
bk0: 4a 191593i bk1: 4a 191648i bk2: 1a 191687i bk3: 2a 191684i bk4: 2a 191652i bk5: 9a 191649i bk6: 0a 191702i bk7: 1a 191688i bk8: 2a 191683i bk9: 3a 191654i bk10: 2a 191685i bk11: 2a 191685i bk12: 0a 191703i bk13: 4a 191654i bk14: 0a 191704i bk15: 0a 191708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.150000
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000376 
total_CMD = 191704 
util_bw = 72 
Wasted_Col = 293 
Wasted_Row = 98 
Idle = 191241 

BW Util Bottlenecks: 
RCDc_limit = 299 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 191704 
n_nop = 191641 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 36 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000329 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.015873 
queue_avg = 0.000344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000344281
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=191704 n_nop=191614 n_act=20 n_pre=7 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006573
n_activity=1219 dram_eff=0.1034
bk0: 7a 191653i bk1: 6a 191649i bk2: 0a 191705i bk3: 1a 191689i bk4: 10a 191618i bk5: 10a 191650i bk6: 4a 191651i bk7: 4a 191647i bk8: 4a 191681i bk9: 3a 191684i bk10: 0a 191701i bk11: 0a 191704i bk12: 8a 191684i bk13: 2a 191686i bk14: 2a 191684i bk15: 2a 191680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873016
Row_Buffer_Locality_read = 0.873016
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141053
Bank_Level_Parallism_Col = 1.103064
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094707 

BW Util details:
bwutil = 0.000657 
total_CMD = 191704 
util_bw = 126 
Wasted_Col = 295 
Wasted_Row = 97 
Idle = 191186 

BW Util Bottlenecks: 
RCDc_limit = 300 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 191704 
n_nop = 191614 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 63 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000469 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000375579
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=191704 n_nop=191659 n_act=13 n_pre=3 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003025
n_activity=745 dram_eff=0.07785
bk0: 2a 191688i bk1: 0a 191705i bk2: 0a 191706i bk3: 3a 191654i bk4: 1a 191686i bk5: 4a 191681i bk6: 3a 191653i bk7: 0a 191701i bk8: 3a 191685i bk9: 3a 191685i bk10: 0a 191702i bk11: 5a 191652i bk12: 0a 191704i bk13: 0a 191704i bk14: 3a 191687i bk15: 2a 191685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.896552
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030405
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000303 
total_CMD = 191704 
util_bw = 58 
Wasted_Col = 218 
Wasted_Row = 42 
Idle = 191386 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 191704 
n_nop = 191659 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 29 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000203439
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=191704 n_nop=191625 n_act=23 n_pre=10 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004799
n_activity=1227 dram_eff=0.07498
bk0: 2a 191685i bk1: 2a 191689i bk2: 5a 191645i bk3: 4a 191688i bk4: 4a 191651i bk5: 2a 191652i bk6: 1a 191682i bk7: 1a 191686i bk8: 0a 191703i bk9: 1a 191689i bk10: 8a 191654i bk11: 4a 191657i bk12: 4a 191590i bk13: 8a 191615i bk14: 0a 191699i bk15: 0a 191705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760870
Row_Buffer_Locality_read = 0.760870
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.122677
Bank_Level_Parallism_Col = 1.069054
Bank_Level_Parallism_Ready = 1.021739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066496 

BW Util details:
bwutil = 0.000480 
total_CMD = 191704 
util_bw = 92 
Wasted_Col = 348 
Wasted_Row = 128 
Idle = 191136 

BW Util Bottlenecks: 
RCDc_limit = 350 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 191704 
n_nop = 191625 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 10 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 33 
issued_total_col = 46 
Row_Bus_Util =  0.000172 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000761591
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=191704 n_nop=191661 n_act=13 n_pre=1 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003025
n_activity=702 dram_eff=0.08262
bk0: 0a 191703i bk1: 4a 191680i bk2: 3a 191687i bk3: 3a 191652i bk4: 0a 191700i bk5: 1a 191686i bk6: 5a 191684i bk7: 4a 191683i bk8: 0a 191703i bk9: 0a 191705i bk10: 1a 191688i bk11: 1a 191689i bk12: 1a 191689i bk13: 1a 191690i bk14: 1a 191689i bk15: 4a 191684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042146
Bank_Level_Parallism_Col = 1.042918
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042918 

BW Util details:
bwutil = 0.000303 
total_CMD = 191704 
util_bw = 58 
Wasted_Col = 207 
Wasted_Row = 16 
Idle = 191423 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 191704 
n_nop = 191661 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 1 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 29 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000339064
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=191704 n_nop=191652 n_act=15 n_pre=3 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003547
n_activity=730 dram_eff=0.09315
bk0: 5a 191655i bk1: 4a 191651i bk2: 2a 191677i bk3: 3a 191651i bk4: 0a 191701i bk5: 0a 191703i bk6: 4a 191687i bk7: 3a 191687i bk8: 2a 191689i bk9: 4a 191681i bk10: 2a 191690i bk11: 1a 191687i bk12: 0a 191703i bk13: 0a 191704i bk14: 3a 191686i bk15: 1a 191690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141914
Bank_Level_Parallism_Col = 1.121457
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.121457 

BW Util details:
bwutil = 0.000355 
total_CMD = 191704 
util_bw = 68 
Wasted_Col = 214 
Wasted_Row = 42 
Idle = 191380 

BW Util Bottlenecks: 
RCDc_limit = 225 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 191704 
n_nop = 191652 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 34 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000412094
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=191704 n_nop=191644 n_act=16 n_pre=5 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004069
n_activity=891 dram_eff=0.08754
bk0: 7a 191584i bk1: 1a 191687i bk2: 10a 191645i bk3: 2a 191685i bk4: 0a 191701i bk5: 2a 191685i bk6: 1a 191684i bk7: 3a 191683i bk8: 0a 191703i bk9: 0a 191704i bk10: 2a 191689i bk11: 5a 191651i bk12: 0a 191703i bk13: 0a 191707i bk14: 4a 191691i bk15: 2a 191692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.016835
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016835 

BW Util details:
bwutil = 0.000407 
total_CMD = 191704 
util_bw = 78 
Wasted_Col = 263 
Wasted_Row = 68 
Idle = 191295 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 191704 
n_nop = 191644 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 5 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 21 
issued_total_col = 39 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000620749
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=191704 n_nop=191660 n_act=13 n_pre=4 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002817
n_activity=738 dram_eff=0.07317
bk0: 2a 191655i bk1: 0a 191704i bk2: 0a 191708i bk3: 0a 191710i bk4: 2a 191660i bk5: 3a 191657i bk6: 8a 191649i bk7: 3a 191682i bk8: 1a 191684i bk9: 3a 191677i bk10: 0a 191699i bk11: 0a 191701i bk12: 0a 191703i bk13: 4a 191687i bk14: 1a 191687i bk15: 0a 191703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050336
Bank_Level_Parallism_Col = 1.040541
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004505 

BW Util details:
bwutil = 0.000282 
total_CMD = 191704 
util_bw = 54 
Wasted_Col = 202 
Wasted_Row = 64 
Idle = 191384 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 191704 
n_nop = 191660 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 27 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000146059
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=191704 n_nop=191659 n_act=16 n_pre=1 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002921
n_activity=731 dram_eff=0.07661
bk0: 2a 191687i bk1: 2a 191689i bk2: 3a 191656i bk3: 2a 191684i bk4: 0a 191702i bk5: 1a 191687i bk6: 1a 191689i bk7: 4a 191687i bk8: 1a 191687i bk9: 2a 191687i bk10: 2a 191685i bk11: 2a 191685i bk12: 1a 191680i bk13: 1a 191688i bk14: 3a 191686i bk15: 1a 191686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136691
Bank_Level_Parallism_Col = 1.112450
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112450 

BW Util details:
bwutil = 0.000292 
total_CMD = 191704 
util_bw = 56 
Wasted_Col = 226 
Wasted_Row = 16 
Idle = 191406 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 191704 
n_nop = 191659 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 1 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 28 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000182573
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=191704 n_nop=191632 n_act=20 n_pre=6 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005008
n_activity=965 dram_eff=0.09948
bk0: 3a 191689i bk1: 6a 191649i bk2: 5a 191654i bk3: 3a 191687i bk4: 4a 191683i bk5: 0a 191706i bk6: 8a 191585i bk7: 4a 191640i bk8: 2a 191678i bk9: 2a 191684i bk10: 5a 191684i bk11: 2a 191684i bk12: 0a 191702i bk13: 1a 191687i bk14: 2a 191684i bk15: 1a 191686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.248175
Bank_Level_Parallism_Col = 1.095376
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095376 

BW Util details:
bwutil = 0.000501 
total_CMD = 191704 
util_bw = 96 
Wasted_Col = 298 
Wasted_Row = 48 
Idle = 191262 

BW Util Bottlenecks: 
RCDc_limit = 300 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 191704 
n_nop = 191632 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 6 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 48 
Row_Bus_Util =  0.000136 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.027778 
queue_avg = 0.000720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00071986
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=191704 n_nop=191681 n_act=8 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001565
n_activity=428 dram_eff=0.07009
bk0: 0a 191703i bk1: 0a 191705i bk2: 2a 191690i bk3: 0a 191705i bk4: 2a 191688i bk5: 3a 191681i bk6: 2a 191686i bk7: 1a 191686i bk8: 0a 191701i bk9: 0a 191703i bk10: 0a 191704i bk11: 0a 191705i bk12: 2a 191680i bk13: 1a 191688i bk14: 0a 191702i bk15: 2a 191687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.104895
Bank_Level_Parallism_Col = 1.058824
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058824 

BW Util details:
bwutil = 0.000156 
total_CMD = 191704 
util_bw = 30 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 191550 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 191704 
n_nop = 191681 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 15 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000255602

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5457, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5671, Miss = 24, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5678, Miss = 20, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4854, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6046, Miss = 38, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5095, Miss = 25, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5431, Miss = 13, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5619, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6636, Miss = 34, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4628, Miss = 12, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5069, Miss = 13, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5378, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4747, Miss = 11, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 9069, Miss = 23, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5182, Miss = 21, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5652, Miss = 18, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5719, Miss = 13, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5539, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5978, Miss = 14, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4965, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5785, Miss = 28, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5605, Miss = 20, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5340, Miss = 13, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4494, Miss = 2, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 133637
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0032
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 100
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41415
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92222
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=133637
icnt_total_pkts_simt_to_mem=133637
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 238.631
	minimum = 5
	maximum = 1246
Network latency average = 170.446
	minimum = 5
	maximum = 896
Slowest packet = 251128
Flit latency average = 170.446
	minimum = 5
	maximum = 896
Slowest flit = 255956
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0504615
	minimum = 0.032129 (at node 37)
	maximum = 0.305935 (at node 41)
Accepted packet rate average = 0.0504615
	minimum = 0.032129 (at node 37)
	maximum = 0.305935 (at node 41)
Injected flit rate average = 0.0504615
	minimum = 0.032129 (at node 37)
	maximum = 0.305935 (at node 41)
Accepted flit rate average= 0.0504615
	minimum = 0.032129 (at node 37)
	maximum = 0.305935 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.7774 (10 samples)
	minimum = 5 (10 samples)
	maximum = 226.9 (10 samples)
Network latency average = 33.2183 (10 samples)
	minimum = 5 (10 samples)
	maximum = 180 (10 samples)
Flit latency average = 33.2183 (10 samples)
	minimum = 5 (10 samples)
	maximum = 180 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0347 (10 samples)
	minimum = 0.0240716 (10 samples)
	maximum = 0.0909579 (10 samples)
Accepted packet rate average = 0.0347 (10 samples)
	minimum = 0.0240716 (10 samples)
	maximum = 0.0909579 (10 samples)
Injected flit rate average = 0.0347 (10 samples)
	minimum = 0.0240716 (10 samples)
	maximum = 0.0909579 (10 samples)
Accepted flit rate average = 0.0347 (10 samples)
	minimum = 0.0240716 (10 samples)
	maximum = 0.0909579 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 330689 (inst/sec)
gpgpu_simulation_rate = 2936 (cycle/sec)
gpgpu_silicon_slowdown = 482629x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a598..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a590..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a588..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a578..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a570..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a620..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9ddc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 47309
gpu_sim_insn = 2569542
gpu_ipc =      54.3140
gpu_tot_sim_cycle = 155973
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =      94.9207
gpu_tot_issued_cta = 1408
gpu_occupancy = 73.1324% 
gpu_tot_occupancy = 50.1943% 
max_total_param_size = 0
gpu_stall_dramfull = 2487
gpu_stall_icnt2sh    = 3317
partiton_level_parallism =       7.7769
partiton_level_parallism_total  =       3.2156
partiton_level_parallism_util =      11.1402
partiton_level_parallism_util_total  =       8.1922
L2_BW  =     352.6354 GB/Sec
L2_BW_total  =     145.8103 GB/Sec
gpu_total_sim_rate=231329

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1087, 875, 975, 758, 931, 592, 1063, 833, 1041, 833, 626, 516, 823, 668, 515, 757, 712, 690, 756, 1096, 713, 482, 427, 689, 800, 603, 866, 799, 600, 448, 539, 711, 799, 516, 614, 888, 701, 527, 813, 714, 417, 813, 680, 570, 429, 759, 912, 670, 845, 582, 703, 824, 592, 790, 1022, 570, 461, 803, 549, 638, 813, 583, 759, 616, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 256970
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 362545
gpgpu_n_mem_write_global = 139009
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 250109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:291777	W0_Idle:1237537	W0_Scoreboard:4687885	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:260856	WS1:262102	WS2:261151	WS3:263478	
dual_issue_nums: WS0:14473	WS1:14581	WS2:14526	WS3:14634	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2900360 {8:362545,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5560360 {40:139009,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14501800 {40:362545,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112072 {8:139009,}
maxmflatency = 1417 
max_icnt2mem_latency = 1248 
maxmrqlatency = 58 
max_icnt2sh_latency = 528 
averagemflatency = 380 
avg_icnt2mem_latency = 218 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 38 
mrq_lat_table:3120 	33 	62 	192 	316 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	219043 	116001 	161322 	5188 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	88435 	65446 	27315 	21874 	25313 	47982 	182808 	42138 	243 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	181614 	149446 	70842 	36761 	21555 	25271 	15840 	225 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	160 	16 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         7         8         4        13         7         5         5         4        11        13         6         9         5         3         8 
dram[1]:        12        14         8        12         3         7         7         7         9         5         4        10         5         6         4         3 
dram[2]:        16        14         8         3        10         9         4        10        14        11         0         4        17         6         3         6 
dram[3]:        12         8         7         8         0         0         8         5        11        15        12         5         3         2         8         4 
dram[4]:        10        19         3        10         9         7         9         4        10        10         7         9         8         6         1         4 
dram[5]:         8         0         6         2         5        11        23        17         0         1         0         2         5         2        12         4 
dram[6]:        11        13         6         7         1         4        13         8         4         7         7         3         5         3        14         4 
dram[7]:        14         5        10         7         6         8         9         7         6         3         5         3         4         0         6         9 
dram[8]:        10         5         3         3         3         7         9        12         4         9         0         0         2         7         6         4 
dram[9]:        10         6         6        14         4         3         7        19         2         5        23         5         3         6         5         4 
dram[10]:        13         8        16        11         8         4        12        12         4         6        17         5         4         4         6         4 
dram[11]:         3         0         0         0         0         7         4         6         0         2         3         0         0         1         0         8 
maximum service time to same row:
dram[0]:      7174      8137     12339      9517      9976      6359      7201     13813      8322      5935     10530      6032      6290      6181      6366      7150 
dram[1]:      7809      8412     15879     16916      8620      8084     11947      9560      6310      6168      7610      7700      8187      6686     14157     12146 
dram[2]:     10632      9385     13993     21900      9352     12456     13854     15305      8137      6482         0     16151     21916     21822      9490     10357 
dram[3]:      7995      6357     14188      7565         0         0     10339      6349      6232      6036      9456     13104      7380     21004      7482      7851 
dram[4]:      6098      6074     16641      6769     10371     12617     10389      9718     15787      8532      9657     15507      8012      5861     28475     17344 
dram[5]:      6622         0      6472      5917     11240     16421      9806     12211         0      6921         0      6575     10178     10489     11215     10845 
dram[6]:      7104      9574     11156     12439     18740     20338     11528      6257      6699      6136      6645     10275     15659     11725      6391     16953 
dram[7]:      7578     13474      6576     12263     23572     14400      6633      8170      7668      7010     11334      7254      6981         0      6217      6577 
dram[8]:      5935      6280     14319     20759     12422     16338      9038     10638     10623      6386         0      6426      6208      6210      7819     11402 
dram[9]:      5869     22010      6007     12813     12497     22191      6433     20786      6658      6242     16509      6115     21773      7901      6316     14838 
dram[10]:     12730      5988     10935     20979      8309      6455      6019      6018      6533      6780      8300      5972      6074      9227      6171     10439 
dram[11]:      6408         0         0      7239         0     23700      8868      9699     22574      9373      6070         0         0      6540         0      8055 
average row accesses per activate:
dram[0]:  2.350000  2.444444  2.833333  1.846154  4.000000  2.200000  3.250000  2.571429  2.000000  4.636364  4.500000  4.333333  3.333333  2.500000  2.000000 10.000000 
dram[1]:  2.428571  3.666667  3.714286  7.666667  1.818182  3.285714  3.000000  2.600000  1.850000  3.142857  1.714286  4.666667  3.000000  3.000000  2.750000  2.750000 
dram[2]:  5.600000  5.800000  2.615385  2.750000  3.545455  3.900000  2.166667  2.272727  4.666667  7.000000       inf  2.666667  5.333333  4.000000  1.636364  2.875000 
dram[3]:  3.909091  3.666667  4.400000  3.000000       inf       inf  2.750000  4.500000  3.125000  4.500000  5.333333  2.600000  4.000000  2.333333 10.000000  2.400000 
dram[4]:  4.750000  3.300000  2.833333 14.000000  3.375000  2.555556  2.857143  2.571429  5.750000  2.833333  4.000000  4.666667  2.571429  3.333333  3.000000  3.666667 
dram[5]:  6.000000       inf 13.000000  2.666667  1.615385  4.750000  7.500000  5.250000       inf  4.000000       inf  6.000000  2.666667  1.250000  3.000000  1.928571 
dram[6]:  3.666667  3.000000  2.375000  2.100000  1.000000  2.000000  4.666667  3.571429  2.285714  3.200000  6.000000  2.500000  3.250000  2.000000  4.600000  2.800000 
dram[7]:  2.350000  2.000000  3.600000  3.600000  6.500000  5.666667 10.000000  3.000000  2.222222  2.000000  2.750000  2.000000  3.250000       inf  2.857143  8.000000 
dram[8]:  4.500000  2.166667  1.500000  3.000000  1.750000  4.142857  2.312500  2.222222  2.000000  3.750000      -nan  4.000000  3.500000  3.200000  2.166667  1.875000 
dram[9]:  5.000000  5.666667  2.000000  3.666667  2.222222  3.000000  2.750000  5.600000  2.666667  2.800000  5.142857  2.736842  2.666667  3.333333  2.100000  2.200000 
dram[10]:  4.750000  4.333333  4.111111  6.750000  3.000000  2.222222  2.315789  2.107143  3.500000  3.285714 20.000000  1.933333  2.363636  1.666667  2.750000  1.722222 
dram[11]:  3.000000       inf       inf  2.000000       inf  6.000000  1.833333  3.250000  1.000000  2.000000  5.000000      -nan       inf  2.000000       inf  4.000000 
average row locality = 3731/1219 = 3.060705
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        47        22        33        22        36        22        13        18        26        51        18        26        20        25        12        10 
dram[1]:        34        33        25        22        20        23        26        24        37        22        12        14         9        15        10        11 
dram[2]:        28        29        33        11        39        39        13        24        28        14         6         8        32        16        18        23 
dram[3]:        43        22        22        31         4         6        22         9        25        36        16        26         8         7        10        12 
dram[4]:        19        33        17        14        27        23        18        15        23        17        12        14        36        30         3        10 
dram[5]:        18        16        13         8        19        19        30        21         5         4         5         6         8        10        21        27 
dram[6]:        33        33        16        21         2         5        28        25        16        16        12        10        12        14        23        14 
dram[7]:        46        21        52        18        13        17        10        18        20         8        22        20        13         4        20        24 
dram[8]:        18        13         6         9        14        29        37        39         8        15         0         4         7        16        26        15 
dram[9]:        32        17        28        33        18         6        11        27         7        13        36        52         8        10        21        11 
dram[10]:        19        26        37        27        31        19        43        54         7        23        20        29        26        15        31        31 
dram[11]:         9        12         3         2         4        12        11        13         1         6         5         0         4         2         6        16 
total dram reads = 3675
min_bank_accesses = 0!
chip skew: 438/106 = 4.13
number of total write accesses:
dram[0]:         0         0         2         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         4         1         0         0         4         8         0         0         0         0         0         0         3         0 
dram[2]:         0         0         3         0         0         0         0         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         8        12         0         0         0         0         0         0         0         3 
dram[5]:         0         0         0         0         7         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        10         0         4         4         0         0         0         0         0         0         4         0         0         0 
dram[7]:         1         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         4         0         0         0         0         0         0         0         0 
dram[9]:        22         0         0         0         5         0         0         4         4         4         0         0         0         0         0         0 
dram[10]:         0         0         0         0         8         4         4        16         0         0         0         0         0         0         6         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 185
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      15916     33687     23662     24404     19531     35995     49010     43295     52467     22093     91075     60078     68660     38324     53683     67633
dram[1]:      27715     22351     32224     31123     49217     34974     27768     19550     31842     49102    153741     73059    149015     95686     44642     45292
dram[2]:      35419     25828     22875     74408     20557     22645     64435     33555     47330     96099    342436    191884     30171     73380     37203     29575
dram[3]:      21098     41088     43428     24261    173198    153335     33618     71548     45188     37846     95096     54686    168556    211418     68733     57749
dram[4]:      50595     43954     57526     72646     28932     37060     36706     42729     75503     86945    142418    198801     51455     65079    220642     50370
dram[5]:      39829     59685     52400     88928     27697     29459     27927     40343    220748    261193    207511    176194    163037     96054     28657     32994
dram[6]:      26569     29655     27922     38693    138189     74755     26580     29731    195438     72872     60481    109750     61566     76517     30901     46398
dram[7]:      18929     36831     12254     33855     55350     51734     78023     40351     52103    154277     74796     48570     67189    197984     33857     25711
dram[8]:      49257     73958     99374    101649     63439     26405     20789     18897    155750    110036    none      347222    119205     77790     20589     45400
dram[9]:      14241     43677     26800     18089     37892    106695     71578     29539     89758     66339     35448     29394    150537    151379     38449     41280
dram[10]:      56590     37755     29525     29407     24604     37467     20133     10303    219870     55787     66357     71793     63361     94159     22161     26986
dram[11]:      68442     58897    224515    368677    132505     59267     58694     63322   1004353    174719    260926    none      286261    549024    125431     41805
maximum mf latency per bank:
dram[0]:        843       859       835       909       845       862      1225      1345      1234      1271      1082      1338      1028      1337       929       825
dram[1]:        920      1016       978       923       920       892      1065       978      1373      1302      1128      1030      1229       958       912       885
dram[2]:        982      1004       966      1013      1035      1077       983      1124      1290      1170      1281      1161      1329      1018       973       960
dram[3]:        892       914       864       873       861       897      1091      1257      1153      1271       998      1266      1121      1060       928       926
dram[4]:       1284      1314      1295      1276      1251      1366      1329      1346      1302      1295      1417      1379      1323      1313      1279      1276
dram[5]:        807       799       809       793       846       842      1097      1054      1275      1275      1137      1318       884      1081       858       821
dram[6]:        889       866       850       809       836       826      1310      1285      1377      1344       930      1220      1141      1331       835       863
dram[7]:        896       822       825       827       875       878      1092      1075      1257      1143      1258      1106       849       953       834       815
dram[8]:        794       857       832       824       821       789      1025       963      1261      1375      1144      1054       958      1150       922       805
dram[9]:        846       848       887       907       828       844      1238      1161      1251      1263      1344      1257      1107       872       870       872
dram[10]:        989      1006       983       982      1017      1015      1007      1022      1136      1172      1107      1256      1100      1123      1078       997
dram[11]:        887       804       798       839       802       987      1078      1025      1141      1150      1134      1127      1264      1297       826       805
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275170 n_nop=274470 n_act=155 n_pre=139 n_ref_event=94206722280096 n_req=404 n_rd=401 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.00298
n_activity=9290 dram_eff=0.08827
bk0: 47a 274455i bk1: 22a 274827i bk2: 33a 274691i bk3: 22a 274645i bk4: 36a 274828i bk5: 22a 274804i bk6: 13a 275013i bk7: 18a 274933i bk8: 26a 274721i bk9: 51a 274757i bk10: 18a 275003i bk11: 26a 274954i bk12: 20a 274948i bk13: 25a 274791i bk14: 12a 274915i bk15: 10a 275115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650990
Row_Buffer_Locality_read = 0.655860
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.196655
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.024272
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002980 
total_CMD = 275170 
util_bw = 820 
Wasted_Col = 2396 
Wasted_Row = 1704 
Idle = 270250 

BW Util Bottlenecks: 
RCDc_limit = 2325 
RCDWRc_limit = 24 
WTRc_limit = 13 
RTWc_limit = 26 
CCDLc_limit = 192 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 11 
RTWc_limit_alone = 24 

Commands details: 
total_CMD = 275170 
n_nop = 274470 
Read = 401 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 155 
n_pre = 139 
n_ref = 94206722280096 
n_req = 404 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 294 
issued_total_col = 410 
Row_Bus_Util =  0.001068 
CoL_Bus_Util = 0.001490 
Either_Row_CoL_Bus_Util = 0.002544 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005714 
queue_avg = 0.005364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00536396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275170 n_nop=274559 n_act=136 n_pre=120 n_ref_event=0 n_req=343 n_rd=337 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.002595
n_activity=7743 dram_eff=0.09221
bk0: 34a 274716i bk1: 33a 274797i bk2: 25a 274890i bk3: 22a 275036i bk4: 20a 274782i bk5: 23a 274915i bk6: 26a 274793i bk7: 24a 274783i bk8: 37a 274457i bk9: 22a 274868i bk10: 12a 274895i bk11: 14a 275017i bk12: 9a 275080i bk13: 15a 274983i bk14: 10a 275032i bk15: 11a 275010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641399
Row_Buffer_Locality_read = 0.652819
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.208870
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.027855
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002595 
total_CMD = 275170 
util_bw = 714 
Wasted_Col = 2026 
Wasted_Row = 1498 
Idle = 270932 

BW Util Bottlenecks: 
RCDc_limit = 1951 
RCDWRc_limit = 52 
WTRc_limit = 24 
RTWc_limit = 24 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 189 
WTRc_limit_alone = 24 
RTWc_limit_alone = 22 

Commands details: 
total_CMD = 275170 
n_nop = 274559 
Read = 337 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 343 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 357 
Row_Bus_Util =  0.000930 
CoL_Bus_Util = 0.001297 
Either_Row_CoL_Bus_Util = 0.002220 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003273 
queue_avg = 0.005102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0051023
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275170 n_nop=274579 n_act=120 n_pre=104 n_ref_event=0 n_req=363 n_rd=361 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.002675
n_activity=7156 dram_eff=0.1029
bk0: 28a 274960i bk1: 29a 274967i bk2: 33a 274661i bk3: 11a 275010i bk4: 39a 274793i bk5: 39a 274785i bk6: 13a 274934i bk7: 24a 274713i bk8: 28a 274926i bk9: 14a 275067i bk10: 6a 275151i bk11: 8a 275064i bk12: 32a 274899i bk13: 16a 275019i bk14: 18a 274769i bk15: 23a 274847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710744
Row_Buffer_Locality_read = 0.714681
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.226436
Bank_Level_Parallism_Col = 1.111815
Bank_Level_Parallism_Ready = 1.021563
write_to_read_ratio_blp_rw_average = 0.016523
GrpLevelPara = 1.086012 

BW Util details:
bwutil = 0.002675 
total_CMD = 275170 
util_bw = 736 
Wasted_Col = 1823 
Wasted_Row = 1258 
Idle = 271353 

BW Util Bottlenecks: 
RCDc_limit = 1770 
RCDWRc_limit = 17 
WTRc_limit = 17 
RTWc_limit = 12 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 17 
RTWc_limit_alone = 12 

Commands details: 
total_CMD = 275170 
n_nop = 274579 
Read = 361 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 363 
total_req = 368 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 368 
Row_Bus_Util =  0.000814 
CoL_Bus_Util = 0.001337 
Either_Row_CoL_Bus_Util = 0.002148 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.001692 
queue_avg = 0.005146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00514591
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275170 n_nop=274687 n_act=98 n_pre=82 n_ref_event=0 n_req=301 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=5 bw_util=0.00221
n_activity=6512 dram_eff=0.09337
bk0: 43a 274771i bk1: 22a 274918i bk2: 22a 274955i bk3: 31a 274718i bk4: 4a 275128i bk5: 6a 275148i bk6: 22a 274888i bk7: 9a 275081i bk8: 25a 274877i bk9: 36a 274857i bk10: 16a 275046i bk11: 26a 274783i bk12: 8a 275073i bk13: 7a 275085i bk14: 10a 275116i bk15: 12a 274992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724252
Row_Buffer_Locality_read = 0.725753
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.112707
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.009868
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002210 
total_CMD = 275170 
util_bw = 608 
Wasted_Col = 1603 
Wasted_Row = 1111 
Idle = 271848 

BW Util Bottlenecks: 
RCDc_limit = 1503 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 12 
CCDLc_limit = 147 
rwq = 0 
CCDLc_limit_alone = 147 
WTRc_limit_alone = 0 
RTWc_limit_alone = 12 

Commands details: 
total_CMD = 275170 
n_nop = 274687 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 5 
n_act = 98 
n_pre = 82 
n_ref = 0 
n_req = 301 
total_req = 304 

Dual Bus Interface Util: 
issued_total_row = 180 
issued_total_col = 304 
Row_Bus_Util =  0.000654 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001755 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.002070 
queue_avg = 0.003612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00361231
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275170 n_nop=274633 n_act=110 n_pre=94 n_ref_event=0 n_req=317 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.002428
n_activity=6471 dram_eff=0.1032
bk0: 19a 275004i bk1: 33a 274779i bk2: 17a 274931i bk3: 14a 275105i bk4: 27a 274894i bk5: 23a 274829i bk6: 18a 274844i bk7: 15a 274875i bk8: 23a 274972i bk9: 17a 274935i bk10: 12a 275038i bk11: 14a 275045i bk12: 36a 274655i bk13: 30a 274829i bk14: 3a 275110i bk15: 10a 275029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700315
Row_Buffer_Locality_read = 0.710611
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 1.208880
Bank_Level_Parallism_Col = 1.101272
Bank_Level_Parallism_Ready = 1.029762
write_to_read_ratio_blp_rw_average = 0.059585
GrpLevelPara = 1.066886 

BW Util details:
bwutil = 0.002428 
total_CMD = 275170 
util_bw = 668 
Wasted_Col = 1745 
Wasted_Row = 1122 
Idle = 271635 

BW Util Bottlenecks: 
RCDc_limit = 1574 
RCDWRc_limit = 43 
WTRc_limit = 45 
RTWc_limit = 29 
CCDLc_limit = 247 
rwq = 0 
CCDLc_limit_alone = 247 
WTRc_limit_alone = 45 
RTWc_limit_alone = 29 

Commands details: 
total_CMD = 275170 
n_nop = 274633 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 110 
n_pre = 94 
n_ref = 0 
n_req = 317 
total_req = 334 

Dual Bus Interface Util: 
issued_total_row = 204 
issued_total_col = 334 
Row_Bus_Util =  0.000741 
CoL_Bus_Util = 0.001214 
Either_Row_CoL_Bus_Util = 0.001952 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.001862 
queue_avg = 0.004110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00411019
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275170 n_nop=274789 n_act=80 n_pre=64 n_ref_event=0 n_req=232 n_rd=230 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.001723
n_activity=5028 dram_eff=0.09427
bk0: 18a 275022i bk1: 16a 275132i bk2: 13a 275104i bk3: 8a 275044i bk4: 19a 274714i bk5: 19a 274979i bk6: 30a 274986i bk7: 21a 274996i bk8: 5a 275135i bk9: 4a 275123i bk10: 5a 275160i bk11: 6a 275132i bk12: 8a 275065i bk13: 10a 274936i bk14: 21a 274913i bk15: 27a 274616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715517
Row_Buffer_Locality_read = 0.721739
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.122514
Bank_Level_Parallism_Col = 1.068226
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.030539
GrpLevelPara = 1.059129 

BW Util details:
bwutil = 0.001723 
total_CMD = 275170 
util_bw = 474 
Wasted_Col = 1285 
Wasted_Row = 897 
Idle = 272514 

BW Util Bottlenecks: 
RCDc_limit = 1205 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 12 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 12 

Commands details: 
total_CMD = 275170 
n_nop = 274789 
Read = 230 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 80 
n_pre = 64 
n_ref = 0 
n_req = 232 
total_req = 237 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 237 
Row_Bus_Util =  0.000523 
CoL_Bus_Util = 0.000861 
Either_Row_CoL_Bus_Util = 0.001385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00337246
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275170 n_nop=274668 n_act=109 n_pre=93 n_ref_event=0 n_req=286 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.002195
n_activity=6363 dram_eff=0.09492
bk0: 33a 274821i bk1: 33a 274745i bk2: 16a 274789i bk3: 21a 274784i bk4: 2a 275037i bk5: 5a 275062i bk6: 28a 274939i bk7: 25a 274905i bk8: 16a 274918i bk9: 16a 274972i bk10: 12a 275074i bk11: 10a 275019i bk12: 12a 274954i bk13: 14a 274935i bk14: 23a 274970i bk15: 14a 275003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.664336
Row_Buffer_Locality_read = 0.675000
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 1.206267
Bank_Level_Parallism_Col = 1.115613
Bank_Level_Parallism_Ready = 1.016556
write_to_read_ratio_blp_rw_average = 0.068923
GrpLevelPara = 1.101779 

BW Util details:
bwutil = 0.002195 
total_CMD = 275170 
util_bw = 604 
Wasted_Col = 1700 
Wasted_Row = 1148 
Idle = 271718 

BW Util Bottlenecks: 
RCDc_limit = 1592 
RCDWRc_limit = 37 
WTRc_limit = 38 
RTWc_limit = 61 
CCDLc_limit = 171 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 32 
RTWc_limit_alone = 61 

Commands details: 
total_CMD = 275170 
n_nop = 274668 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 286 
total_req = 302 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 302 
Row_Bus_Util =  0.000734 
CoL_Bus_Util = 0.001098 
Either_Row_CoL_Bus_Util = 0.001824 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003984 
queue_avg = 0.004521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00452084
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275170 n_nop=274607 n_act=122 n_pre=106 n_ref_event=0 n_req=330 n_rd=326 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.002449
n_activity=7646 dram_eff=0.08815
bk0: 46a 274403i bk1: 21a 274786i bk2: 52a 274568i bk3: 18a 274950i bk4: 13a 275059i bk5: 17a 275041i bk6: 10a 275111i bk7: 18a 274945i bk8: 20a 274828i bk9: 8a 275054i bk10: 22a 274887i bk11: 20a 274811i bk12: 13a 275003i bk13: 4a 275152i bk14: 20a 274936i bk15: 24a 275042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672727
Row_Buffer_Locality_read = 0.680982
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.122202
Bank_Level_Parallism_Col = 1.066579
Bank_Level_Parallism_Ready = 1.017804
write_to_read_ratio_blp_rw_average = 0.036794
GrpLevelPara = 1.051686 

BW Util details:
bwutil = 0.002449 
total_CMD = 275170 
util_bw = 674 
Wasted_Col = 1945 
Wasted_Row = 1476 
Idle = 271075 

BW Util Bottlenecks: 
RCDc_limit = 1803 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 26 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 190 
WTRc_limit_alone = 0 
RTWc_limit_alone = 26 

Commands details: 
total_CMD = 275170 
n_nop = 274607 
Read = 326 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 330 
total_req = 337 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 337 
Row_Bus_Util =  0.000829 
CoL_Bus_Util = 0.001225 
Either_Row_CoL_Bus_Util = 0.002046 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003552 
queue_avg = 0.004317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00431733
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275170 n_nop=274698 n_act=114 n_pre=99 n_ref_event=0 n_req=257 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.00189
n_activity=6736 dram_eff=0.0772
bk0: 18a 275001i bk1: 13a 274943i bk2: 6a 275056i bk3: 9a 275055i bk4: 14a 274891i bk5: 29a 274908i bk6: 37a 274611i bk7: 39a 274479i bk8: 8a 274983i bk9: 15a 274978i bk10: 0a 275159i bk11: 4a 275147i bk12: 7a 275086i bk13: 16a 274939i bk14: 26a 274727i bk15: 15a 274904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.603113
Row_Buffer_Locality_read = 0.605469
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.159942
Bank_Level_Parallism_Col = 1.092882
Bank_Level_Parallism_Ready = 1.015326
write_to_read_ratio_blp_rw_average = 0.015144
GrpLevelPara = 1.078243 

BW Util details:
bwutil = 0.001890 
total_CMD = 275170 
util_bw = 520 
Wasted_Col = 1723 
Wasted_Row = 1351 
Idle = 271576 

BW Util Bottlenecks: 
RCDc_limit = 1725 
RCDWRc_limit = 8 
WTRc_limit = 0 
RTWc_limit = 12 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 10 

Commands details: 
total_CMD = 275170 
n_nop = 274698 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 114 
n_pre = 99 
n_ref = 0 
n_req = 257 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 213 
issued_total_col = 260 
Row_Bus_Util =  0.000774 
CoL_Bus_Util = 0.000945 
Either_Row_CoL_Bus_Util = 0.001715 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.002119 
queue_avg = 0.004648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00464804
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275170 n_nop=274571 n_act=124 n_pre=108 n_ref_event=0 n_req=343 n_rd=330 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.002682
n_activity=7853 dram_eff=0.09398
bk0: 32a 274747i bk1: 17a 275031i bk2: 28a 274681i bk3: 33a 274793i bk4: 18a 274824i bk5: 6a 275075i bk6: 11a 275017i bk7: 27a 274929i bk8: 7a 275026i bk9: 13a 274948i bk10: 36a 274918i bk11: 52a 274472i bk12: 8a 275016i bk13: 10a 275042i bk14: 21a 274800i bk15: 11a 274972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682216
Row_Buffer_Locality_read = 0.690909
Row_Buffer_Locality_write = 0.461538
Bank_Level_Parallism = 1.174363
Bank_Level_Parallism_Col = 1.091317
Bank_Level_Parallism_Ready = 1.018868
write_to_read_ratio_blp_rw_average = 0.091453
GrpLevelPara = 1.083163 

BW Util details:
bwutil = 0.002682 
total_CMD = 275170 
util_bw = 738 
Wasted_Col = 2050 
Wasted_Row = 1386 
Idle = 270996 

BW Util Bottlenecks: 
RCDc_limit = 1799 
RCDWRc_limit = 58 
WTRc_limit = 76 
RTWc_limit = 90 
CCDLc_limit = 223 
rwq = 0 
CCDLc_limit_alone = 211 
WTRc_limit_alone = 70 
RTWc_limit_alone = 84 

Commands details: 
total_CMD = 275170 
n_nop = 274571 
Read = 330 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 124 
n_pre = 108 
n_ref = 0 
n_req = 343 
total_req = 369 

Dual Bus Interface Util: 
issued_total_row = 232 
issued_total_col = 369 
Row_Bus_Util =  0.000843 
CoL_Bus_Util = 0.001341 
Either_Row_CoL_Bus_Util = 0.002177 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003339 
queue_avg = 0.006131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00613076
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275170 n_nop=274360 n_act=179 n_pre=163 n_ref_event=0 n_req=449 n_rd=438 n_rd_L2_A=0 n_write=0 n_wr_bk=38 bw_util=0.00346
n_activity=10383 dram_eff=0.09169
bk0: 19a 274985i bk1: 26a 274920i bk2: 37a 274798i bk3: 27a 274999i bk4: 31a 274750i bk5: 19a 274845i bk6: 43a 274484i bk7: 54a 274098i bk8: 7a 275034i bk9: 23a 274901i bk10: 20a 275110i bk11: 29a 274613i bk12: 26a 274776i bk13: 15a 274871i bk14: 31a 274660i bk15: 31a 274521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.632517
Row_Buffer_Locality_read = 0.643836
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 1.212731
Bank_Level_Parallism_Col = 1.109399
Bank_Level_Parallism_Ready = 1.008316
write_to_read_ratio_blp_rw_average = 0.073652
GrpLevelPara = 1.090601 

BW Util details:
bwutil = 0.003460 
total_CMD = 275170 
util_bw = 952 
Wasted_Col = 2737 
Wasted_Row = 2045 
Idle = 269436 

BW Util Bottlenecks: 
RCDc_limit = 2550 
RCDWRc_limit = 74 
WTRc_limit = 47 
RTWc_limit = 74 
CCDLc_limit = 277 
rwq = 0 
CCDLc_limit_alone = 275 
WTRc_limit_alone = 47 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 275170 
n_nop = 274360 
Read = 438 
Write = 0 
L2_Alloc = 0 
L2_WB = 38 
n_act = 179 
n_pre = 163 
n_ref = 0 
n_req = 449 
total_req = 476 

Dual Bus Interface Util: 
issued_total_row = 342 
issued_total_col = 476 
Row_Bus_Util =  0.001243 
CoL_Bus_Util = 0.001730 
Either_Row_CoL_Bus_Util = 0.002944 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.009877 
queue_avg = 0.007722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0077225
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275170 n_nop=275003 n_act=38 n_pre=23 n_ref_event=0 n_req=106 n_rd=106 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007704
n_activity=2464 dram_eff=0.08604
bk0: 9a 275038i bk1: 12a 275132i bk2: 3a 275155i bk3: 2a 275156i bk4: 4a 275153i bk5: 12a 275087i bk6: 11a 274981i bk7: 13a 275016i bk8: 1a 275144i bk9: 6a 275051i bk10: 5a 275109i bk11: 0a 275167i bk12: 4a 275147i bk13: 2a 275124i bk14: 6a 275144i bk15: 16a 274998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754717
Row_Buffer_Locality_read = 0.754717
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109040
Bank_Level_Parallism_Col = 1.063291
Bank_Level_Parallism_Ready = 1.009434
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063291 

BW Util details:
bwutil = 0.000770 
total_CMD = 275170 
util_bw = 212 
Wasted_Col = 609 
Wasted_Row = 326 
Idle = 274023 

BW Util Bottlenecks: 
RCDc_limit = 594 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 275170 
n_nop = 275003 
Read = 106 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 106 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.000385 
Either_Row_CoL_Bus_Util = 0.000607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0015227

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21008, Miss = 160, Miss_rate = 0.008, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[1]: Access = 21819, Miss = 272, Miss_rate = 0.012, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[2]: Access = 22550, Miss = 236, Miss_rate = 0.010, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 18319, Miss = 143, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22827, Miss = 202, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 19646, Miss = 167, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 21953, Miss = 177, Miss_rate = 0.008, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[7]: Access = 20998, Miss = 137, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24543, Miss = 181, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 17515, Miss = 155, Miss_rate = 0.009, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 20125, Miss = 100, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 19860, Miss = 138, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 18927, Miss = 120, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 24120, Miss = 195, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 19214, Miss = 133, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21061, Miss = 234, Miss_rate = 0.011, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[16]: Access = 21145, Miss = 136, Miss_rate = 0.006, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[17]: Access = 21487, Miss = 120, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 22201, Miss = 532, Miss_rate = 0.024, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[19]: Access = 19591, Miss = 84, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 21498, Miss = 336, Miss_rate = 0.016, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[21]: Access = 22668, Miss = 163, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 21221, Miss = 77, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 17258, Miss = 29, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 501554
L2_total_cache_misses = 4227
L2_total_cache_miss_rate = 0.0084
L2_total_cache_pending_hits = 166
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 358707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1894
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138454
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 362545
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 139009
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=501554
icnt_total_pkts_simt_to_mem=501554
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 160.433
	minimum = 5
	maximum = 729
Network latency average = 61.9039
	minimum = 5
	maximum = 289
Slowest packet = 278592
Flit latency average = 61.9039
	minimum = 5
	maximum = 289
Slowest flit = 756114
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.299111
	minimum = 0.230759 (at node 11)
	maximum = 0.403708 (at node 21)
Accepted packet rate average = 0.299111
	minimum = 0.230759 (at node 11)
	maximum = 0.403708 (at node 21)
Injected flit rate average = 0.299111
	minimum = 0.230759 (at node 11)
	maximum = 0.403708 (at node 21)
Accepted flit rate average= 0.299111
	minimum = 0.230759 (at node 11)
	maximum = 0.403708 (at node 21)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 51.6551 (11 samples)
	minimum = 5 (11 samples)
	maximum = 272.545 (11 samples)
Network latency average = 35.8261 (11 samples)
	minimum = 5 (11 samples)
	maximum = 189.909 (11 samples)
Flit latency average = 35.8261 (11 samples)
	minimum = 5 (11 samples)
	maximum = 189.909 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0587374 (11 samples)
	minimum = 0.0428614 (11 samples)
	maximum = 0.11939 (11 samples)
Accepted packet rate average = 0.0587374 (11 samples)
	minimum = 0.0428614 (11 samples)
	maximum = 0.11939 (11 samples)
Injected flit rate average = 0.0587374 (11 samples)
	minimum = 0.0428614 (11 samples)
	maximum = 0.11939 (11 samples)
Accepted flit rate average = 0.0587374 (11 samples)
	minimum = 0.0428614 (11 samples)
	maximum = 0.11939 (11 samples)
Injected packet size average = 1 (11 samples)
Accepted packet size average = 1 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 4 sec (64 sec)
gpgpu_simulation_rate = 231329 (inst/sec)
gpgpu_simulation_rate = 2437 (cycle/sec)
gpgpu_silicon_slowdown = 581452x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a5ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9df9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 7775
gpu_sim_insn = 1431682
gpu_ipc =     184.1392
gpu_tot_sim_cycle = 163748
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =      99.1569
gpu_tot_issued_cta = 1536
gpu_occupancy = 67.0242% 
gpu_tot_occupancy = 50.8354% 
max_total_param_size = 0
gpu_stall_dramfull = 2487
gpu_stall_icnt2sh    = 3317
partiton_level_parallism =       1.3170
partiton_level_parallism_total  =       3.1255
partiton_level_parallism_util =       4.0283
partiton_level_parallism_util_total  =       8.0263
L2_BW  =      59.7199 GB/Sec
L2_BW_total  =     141.7226 GB/Sec
gpu_total_sim_rate=242339

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1117, 905, 1005, 788, 961, 622, 1093, 863, 1071, 863, 656, 546, 853, 698, 545, 787, 742, 720, 786, 1126, 743, 512, 457, 719, 830, 633, 896, 829, 630, 478, 569, 741, 829, 546, 644, 918, 731, 557, 843, 744, 447, 843, 709, 600, 459, 789, 942, 699, 875, 612, 733, 854, 622, 820, 1052, 600, 490, 833, 579, 668, 843, 613, 789, 646, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 256970
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364593
gpgpu_n_mem_write_global = 147201
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 250109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:312487	W0_Idle:1320462	W0_Scoreboard:4816910	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:274704	WS1:275934	WS2:275009	WS3:277324	
dual_issue_nums: WS0:14973	WS1:15089	WS2:15021	WS3:15135	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2916744 {8:364593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888040 {40:147201,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14583720 {40:364593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177608 {8:147201,}
maxmflatency = 1417 
max_icnt2mem_latency = 1248 
maxmrqlatency = 58 
max_icnt2sh_latency = 528 
averagemflatency = 384 
avg_icnt2mem_latency = 224 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 37 
mrq_lat_table:3132 	33 	62 	192 	317 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	220732 	118100 	166823 	6139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	89180 	65989 	27399 	21997 	25517 	48650 	185939 	46554 	569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	191836 	149464 	70842 	36761 	21555 	25271 	15840 	225 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	162 	17 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         7         8         4        13         7         5         5         4        11        13         6         9         5         3         8 
dram[1]:        12        14         8        12         3         7         7         7         9         5         4        10         5         6         4         3 
dram[2]:        16        14         8         3        10         9         4        10        14        11         0         4        17         6         3         6 
dram[3]:        12         8         7         8         0         0         8         5        11        15        12         5         3         2         8         4 
dram[4]:        10        19         3        10         9         7         9         5        10        10         7         9         8         6         1         4 
dram[5]:         8         0         6         2         5        11        23        17         0         1         0         2         5         2        12         4 
dram[6]:        11        13         6         7         1         4        13         8         4         7         7         3         5         3        14         4 
dram[7]:        14         5        10         7         6         8         9         7         6         3         5         3         4         0         6         9 
dram[8]:        10         5         3         3         3         7         9        12         4         9         0         0         2         7         6         4 
dram[9]:        10         6         6        14         4         3         7        19         3         5        23         5         3         6         5         4 
dram[10]:        13         8        16        11         8         4        12        12         4         6        17         5         4         4         6         4 
dram[11]:         3         0         0         0         0         7         4         6         0         2         3         0         0         1         0         8 
maximum service time to same row:
dram[0]:      7174      8137     12339      9517      9976      6359      7201     13813      8322      5935     10530      6032      6290      6181      6366      7150 
dram[1]:      7809      8412     15879     16916      8620      8084     11947      9560      6310      6168      7610      7700      8187      6686     14157     12146 
dram[2]:     10632      9385     13993     21900      9352     12456     13854     15305      8137      6482         0     16151     21916     21822      9490     10357 
dram[3]:      7995      6357     14188      7565         0         0     10339      6349      6232      6036      9456     13104      7380     21004      7482      7851 
dram[4]:      6098      6074     16641      6769     10371     12617     10389      9718     15787      8532      9657     15507      8012      5861     28475     17344 
dram[5]:      6622         0      6472      5917     11240     16421      9806     12211         0      6921         0      6575     10178     10489     11215     10845 
dram[6]:      7104      9574     11156     12439     18740     20338     11528      6257      6699      6136      6645     10275     15659     11725      6391     16953 
dram[7]:      7578     13474      6576     12263     23572     14400      6633      8170      7668      7010     11334      7254      6981         0      6217      6577 
dram[8]:      5935      6280     14319     20759     12422     16338      9038     10638     10623      6386         0      6426      6208      6210      7819     11402 
dram[9]:      5869     22010      6007     12813     12497     22191      6433     20786      6658      6242     16509      6115     21773      7901      6316     14838 
dram[10]:     12730      5988     10935     20979      8309      6455      6019      6018      6533      6780      8300      5972      6074      9227      6171     10439 
dram[11]:      6408         0         0      7239         0     23700      8868      9699     22574      9373      6070         0         0      6540         0      8055 
average row accesses per activate:
dram[0]:  2.350000  2.444444  2.833333  1.846154  4.000000  2.200000  3.250000  2.571429  2.000000  4.636364  4.500000  4.333333  3.333333  2.500000  2.000000 10.000000 
dram[1]:  2.428571  3.666667  3.714286  7.666667  1.818182  3.285714  3.000000  2.600000  1.850000  3.142857  1.714286  4.666667  3.000000  3.000000  2.750000  2.750000 
dram[2]:  5.600000  5.800000  2.615385  2.750000  3.545455  3.900000  2.166667  2.363636  4.666667  7.000000       inf  2.666667  5.333333  4.000000  1.636364  2.875000 
dram[3]:  3.909091  3.666667  4.400000  3.000000       inf       inf  2.750000  4.500000  3.125000  4.500000  5.333333  2.600000  4.000000  2.333333 10.000000  2.400000 
dram[4]:  4.750000  3.300000  2.833333 14.000000  3.375000  2.555556  3.000000  2.375000  5.750000  2.833333  4.000000  4.666667  2.571429  3.333333  3.000000  3.666667 
dram[5]:  6.000000       inf 13.000000  2.666667  1.615385  5.000000  7.500000  5.250000       inf  4.000000       inf  6.000000  2.666667  1.250000  3.000000  1.928571 
dram[6]:  3.666667  3.000000  2.375000  2.100000  1.000000  2.000000  4.666667  3.571429  2.285714  3.200000  6.000000  2.500000  3.250000  2.000000  4.600000  2.800000 
dram[7]:  2.350000  2.000000  3.600000  3.600000  6.500000  5.666667 10.000000  3.000000  2.222222  2.000000  2.750000  2.000000  3.250000       inf  2.857143  8.000000 
dram[8]:  4.500000  2.166667  1.500000  3.000000  1.750000  4.142857  2.312500  2.222222  2.000000  3.750000      -nan  4.000000  3.500000  3.200000  2.166667  1.875000 
dram[9]:  5.000000  5.666667  2.000000  3.666667  2.222222  3.000000  2.750000  5.800000  3.000000  3.000000  5.142857  2.736842  2.666667  3.333333  2.100000  2.200000 
dram[10]:  4.750000  4.333333  4.111111  6.750000  3.000000  2.222222  2.315789  2.107143  3.500000  3.285714 20.000000  1.933333  2.363636  1.666667  2.750000  1.722222 
dram[11]:  3.000000       inf       inf  2.000000       inf  6.000000  1.833333  3.250000  1.000000  2.000000  5.000000      -nan       inf  2.000000       inf  4.000000 
average row locality = 3744/1222 = 3.063830
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        47        22        33        22        36        22        13        18        26        51        18        26        20        25        12        10 
dram[1]:        34        33        25        22        20        23        26        24        37        22        12        14         9        15        10        11 
dram[2]:        28        29        33        11        39        39        13        24        28        14         6         8        32        16        18        23 
dram[3]:        43        22        22        31         4         6        22         9        25        36        16        26         8         7        10        12 
dram[4]:        19        33        17        14        27        23        18        15        23        17        12        14        36        30         3        10 
dram[5]:        18        16        13         8        19        19        30        21         5         4         5         6         8        10        21        27 
dram[6]:        33        33        16        21         2         5        28        25        16        16        12        10        12        14        23        14 
dram[7]:        46        21        52        18        13        17        10        18        20         8        22        20        13         4        20        24 
dram[8]:        18        13         6         9        14        29        37        39         8        15         0         4         7        16        26        15 
dram[9]:        32        17        28        33        18         6        11        27        11        17        36        52         8        10        21        11 
dram[10]:        19        26        37        27        31        19        43        54         7        23        20        29        26        15        31        31 
dram[11]:         9        12         3         2         4        12        11        13         1         6         5         0         4         2         6        16 
total dram reads = 3683
min_bank_accesses = 0!
chip skew: 438/106 = 4.13
number of total write accesses:
dram[0]:         0         0         2         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         4         1         0         0         4         8         0         0         0         0         0         0         3         0 
dram[2]:         0         0         3         0         0         0         0         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        12        16         0         0         0         0         0         0         0         3 
dram[5]:         0         0         0         0         7         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        10         0         4         4         0         0         0         0         0         0         4         0         0         0 
dram[7]:         1         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         4         0         0         0         0         0         0         0         0 
dram[9]:        22         0         0         0         5         0         0         8         4         4         0         0         0         0         0         0 
dram[10]:         0         0         0         0         8         4         4        16         0         0         0         0         0         0         6         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 205
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      15916     33687     23662     24404     19615     36469     50734     47099     55644     23215     93813     62303     70332     39415     53683     67633
dram[1]:      27715     22351     32224     31123     49470     35162     29037     20235     33467     51930    159503     77147    152085     98001     44642     45292
dram[2]:      35419     25828     22875     74408     20557     23053     66848     31073     49239    100561    355182    199611     30811     74856     37203     29575
dram[3]:      21098     41088     43428     24261    174031    154394     36134     76293     47021     39734     99188     57007    173013    215840     68733     57749
dram[4]:      50595     43954     57526     72646     29078     37346     33597     38491     77601     91350    146309    204801     52342     66122    220642     50370
dram[5]:      39829     59685     52400     88928     27866     24655     29217     42578    234247    276676    216233    185119    166945     99003     28657     32994
dram[6]:      26569     29655     27922     38693    139691     75301     28394     32071    285065     77780     62155    114450     63044     78516     30901     46398
dram[7]:      18929     36831     12254     33855     55815     52379     82660     42428     55482    162084     78992     50315     68192    202016     33857     25711
dram[8]:      49257     73958     99374    101649     63760     26564     21794     19580    164249    118711    none      359564    121520     79506     20589     45400
dram[9]:      14241     43677     26800     18089     38099    108275     76307     27574     70312     56770     36857     30847    153935    154500     38449     41280
dram[10]:      56590     37755     29525     29407     24834     37809     21116     10767    229548     58781     69065     75211     65140     96214     22161     26986
dram[11]:      68442     58897    224515    368677    132824     60149     62252     66175   1059916    184134    272566    none      295748    564028    125431     41805
maximum mf latency per bank:
dram[0]:        843       859       835       909       845       862      1225      1345      1257      1271      1104      1338      1028      1337       929       825
dram[1]:        920      1016       978       923       920       892      1121       978      1373      1318      1191      1030      1243       958       912       885
dram[2]:        982      1004       966      1013      1035      1077      1072      1209      1300      1175      1281      1211      1329      1018       973       960
dram[3]:        892       914       864       873       861       897      1091      1269      1162      1271      1260      1266      1134      1060       928       926
dram[4]:       1284      1314      1295      1276      1251      1366      1329      1346      1302      1295      1417      1379      1323      1313      1279      1276
dram[5]:        807       799       809       793       846       842      1097      1060      1275      1295      1137      1318       900      1152       858       821
dram[6]:        889       866       850       809       851       826      1310      1285      1377      1344       945      1231      1202      1331       835       863
dram[7]:        896       822       825       827       875       878      1096      1075      1257      1150      1281      1178       849       953       834       815
dram[8]:        794       857       832       824       821       789      1025       963      1261      1375      1226      1054      1044      1150       922       805
dram[9]:        846       848       887       907       828       844      1252      1206      1291      1390      1344      1257      1132       872       870       872
dram[10]:        989      1006       983       982      1017      1015      1007      1022      1216      1173      1133      1256      1101      1129      1078       997
dram[11]:        887       804       798       839       802      1045      1114      1025      1175      1154      1134      1256      1266      1297       826       805
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=288886 n_nop=288186 n_act=155 n_pre=139 n_ref_event=94206722280096 n_req=404 n_rd=401 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.002838
n_activity=9290 dram_eff=0.08827
bk0: 47a 288171i bk1: 22a 288543i bk2: 33a 288407i bk3: 22a 288361i bk4: 36a 288544i bk5: 22a 288520i bk6: 13a 288729i bk7: 18a 288649i bk8: 26a 288437i bk9: 51a 288473i bk10: 18a 288719i bk11: 26a 288670i bk12: 20a 288664i bk13: 25a 288507i bk14: 12a 288631i bk15: 10a 288831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650990
Row_Buffer_Locality_read = 0.655860
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.196655
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.024272
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002838 
total_CMD = 288886 
util_bw = 820 
Wasted_Col = 2396 
Wasted_Row = 1704 
Idle = 283966 

BW Util Bottlenecks: 
RCDc_limit = 2325 
RCDWRc_limit = 24 
WTRc_limit = 13 
RTWc_limit = 26 
CCDLc_limit = 192 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 11 
RTWc_limit_alone = 24 

Commands details: 
total_CMD = 288886 
n_nop = 288186 
Read = 401 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 155 
n_pre = 139 
n_ref = 94206722280096 
n_req = 404 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 294 
issued_total_col = 410 
Row_Bus_Util =  0.001018 
CoL_Bus_Util = 0.001419 
Either_Row_CoL_Bus_Util = 0.002423 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005714 
queue_avg = 0.005109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00510928
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=288886 n_nop=288275 n_act=136 n_pre=120 n_ref_event=0 n_req=343 n_rd=337 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.002472
n_activity=7743 dram_eff=0.09221
bk0: 34a 288432i bk1: 33a 288513i bk2: 25a 288606i bk3: 22a 288752i bk4: 20a 288498i bk5: 23a 288631i bk6: 26a 288509i bk7: 24a 288499i bk8: 37a 288173i bk9: 22a 288584i bk10: 12a 288611i bk11: 14a 288733i bk12: 9a 288796i bk13: 15a 288699i bk14: 10a 288748i bk15: 11a 288726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641399
Row_Buffer_Locality_read = 0.652819
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.208870
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.027855
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002472 
total_CMD = 288886 
util_bw = 714 
Wasted_Col = 2026 
Wasted_Row = 1498 
Idle = 284648 

BW Util Bottlenecks: 
RCDc_limit = 1951 
RCDWRc_limit = 52 
WTRc_limit = 24 
RTWc_limit = 24 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 189 
WTRc_limit_alone = 24 
RTWc_limit_alone = 22 

Commands details: 
total_CMD = 288886 
n_nop = 288275 
Read = 337 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 343 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 357 
Row_Bus_Util =  0.000886 
CoL_Bus_Util = 0.001236 
Either_Row_CoL_Bus_Util = 0.002115 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003273 
queue_avg = 0.004860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00486005
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=288886 n_nop=288291 n_act=120 n_pre=104 n_ref_event=0 n_req=364 n_rd=361 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.002575
n_activity=7183 dram_eff=0.1036
bk0: 28a 288676i bk1: 29a 288683i bk2: 33a 288377i bk3: 11a 288726i bk4: 39a 288509i bk5: 39a 288501i bk6: 13a 288650i bk7: 24a 288417i bk8: 28a 288642i bk9: 14a 288783i bk10: 6a 288867i bk11: 8a 288780i bk12: 32a 288615i bk13: 16a 288735i bk14: 18a 288485i bk15: 23a 288563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.711538
Row_Buffer_Locality_read = 0.714681
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.225618
Bank_Level_Parallism_Col = 1.111161
Bank_Level_Parallism_Ready = 1.021333
write_to_read_ratio_blp_rw_average = 0.022277
GrpLevelPara = 1.085509 

BW Util details:
bwutil = 0.002575 
total_CMD = 288886 
util_bw = 744 
Wasted_Col = 1829 
Wasted_Row = 1258 
Idle = 285055 

BW Util Bottlenecks: 
RCDc_limit = 1770 
RCDWRc_limit = 17 
WTRc_limit = 17 
RTWc_limit = 12 
CCDLc_limit = 215 
rwq = 0 
CCDLc_limit_alone = 215 
WTRc_limit_alone = 17 
RTWc_limit_alone = 12 

Commands details: 
total_CMD = 288886 
n_nop = 288291 
Read = 361 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 364 
total_req = 372 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 372 
Row_Bus_Util =  0.000775 
CoL_Bus_Util = 0.001288 
Either_Row_CoL_Bus_Util = 0.002060 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.001681 
queue_avg = 0.004902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00490159
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=288886 n_nop=288403 n_act=98 n_pre=82 n_ref_event=0 n_req=301 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=5 bw_util=0.002105
n_activity=6512 dram_eff=0.09337
bk0: 43a 288487i bk1: 22a 288634i bk2: 22a 288671i bk3: 31a 288434i bk4: 4a 288844i bk5: 6a 288864i bk6: 22a 288604i bk7: 9a 288797i bk8: 25a 288593i bk9: 36a 288573i bk10: 16a 288762i bk11: 26a 288499i bk12: 8a 288789i bk13: 7a 288801i bk14: 10a 288832i bk15: 12a 288708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724252
Row_Buffer_Locality_read = 0.725753
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.112707
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.009868
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002105 
total_CMD = 288886 
util_bw = 608 
Wasted_Col = 1603 
Wasted_Row = 1111 
Idle = 285564 

BW Util Bottlenecks: 
RCDc_limit = 1503 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 12 
CCDLc_limit = 147 
rwq = 0 
CCDLc_limit_alone = 147 
WTRc_limit_alone = 0 
RTWc_limit_alone = 12 

Commands details: 
total_CMD = 288886 
n_nop = 288403 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 5 
n_act = 98 
n_pre = 82 
n_ref = 0 
n_req = 301 
total_req = 304 

Dual Bus Interface Util: 
issued_total_row = 180 
issued_total_col = 304 
Row_Bus_Util =  0.000623 
CoL_Bus_Util = 0.001052 
Either_Row_CoL_Bus_Util = 0.001672 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.002070 
queue_avg = 0.003441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0034408
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=288886 n_nop=288339 n_act=111 n_pre=95 n_ref_event=0 n_req=319 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.002368
n_activity=6566 dram_eff=0.1042
bk0: 19a 288721i bk1: 33a 288496i bk2: 17a 288648i bk3: 14a 288822i bk4: 27a 288611i bk5: 23a 288546i bk6: 18a 288549i bk7: 15a 288554i bk8: 23a 288687i bk9: 17a 288650i bk10: 12a 288753i bk11: 14a 288760i bk12: 36a 288370i bk13: 30a 288544i bk14: 3a 288825i bk15: 10a 288744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699060
Row_Buffer_Locality_read = 0.710611
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.205753
Bank_Level_Parallism_Col = 1.099675
Bank_Level_Parallism_Ready = 1.029070
write_to_read_ratio_blp_rw_average = 0.074409
GrpLevelPara = 1.065832 

BW Util details:
bwutil = 0.002368 
total_CMD = 288886 
util_bw = 684 
Wasted_Col = 1766 
Wasted_Row = 1138 
Idle = 285298 

BW Util Bottlenecks: 
RCDc_limit = 1574 
RCDWRc_limit = 52 
WTRc_limit = 45 
RTWc_limit = 29 
CCDLc_limit = 259 
rwq = 0 
CCDLc_limit_alone = 259 
WTRc_limit_alone = 45 
RTWc_limit_alone = 29 

Commands details: 
total_CMD = 288886 
n_nop = 288339 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 111 
n_pre = 95 
n_ref = 0 
n_req = 319 
total_req = 342 

Dual Bus Interface Util: 
issued_total_row = 206 
issued_total_col = 342 
Row_Bus_Util =  0.000713 
CoL_Bus_Util = 0.001184 
Either_Row_CoL_Bus_Util = 0.001893 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.001828 
queue_avg = 0.003915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00391504
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=288886 n_nop=288501 n_act=80 n_pre=64 n_ref_event=0 n_req=233 n_rd=230 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.001668
n_activity=5055 dram_eff=0.09535
bk0: 18a 288738i bk1: 16a 288848i bk2: 13a 288820i bk3: 8a 288760i bk4: 19a 288430i bk5: 19a 288683i bk6: 30a 288702i bk7: 21a 288712i bk8: 5a 288851i bk9: 4a 288839i bk10: 5a 288876i bk11: 6a 288848i bk12: 8a 288781i bk13: 10a 288652i bk14: 21a 288629i bk15: 27a 288332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716738
Row_Buffer_Locality_read = 0.721739
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.121884
Bank_Level_Parallism_Col = 1.067655
Bank_Level_Parallism_Ready = 1.024896
write_to_read_ratio_blp_rw_average = 0.038660
GrpLevelPara = 1.058634 

BW Util details:
bwutil = 0.001668 
total_CMD = 288886 
util_bw = 482 
Wasted_Col = 1291 
Wasted_Row = 897 
Idle = 286216 

BW Util Bottlenecks: 
RCDc_limit = 1205 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 12 
CCDLc_limit = 136 
rwq = 0 
CCDLc_limit_alone = 136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 12 

Commands details: 
total_CMD = 288886 
n_nop = 288501 
Read = 230 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 80 
n_pre = 64 
n_ref = 0 
n_req = 233 
total_req = 241 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 241 
Row_Bus_Util =  0.000498 
CoL_Bus_Util = 0.000834 
Either_Row_CoL_Bus_Util = 0.001333 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00321234
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=288886 n_nop=288384 n_act=109 n_pre=93 n_ref_event=0 n_req=286 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.002091
n_activity=6363 dram_eff=0.09492
bk0: 33a 288537i bk1: 33a 288461i bk2: 16a 288505i bk3: 21a 288500i bk4: 2a 288753i bk5: 5a 288778i bk6: 28a 288655i bk7: 25a 288621i bk8: 16a 288634i bk9: 16a 288688i bk10: 12a 288790i bk11: 10a 288735i bk12: 12a 288670i bk13: 14a 288651i bk14: 23a 288686i bk15: 14a 288719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.664336
Row_Buffer_Locality_read = 0.675000
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 1.206267
Bank_Level_Parallism_Col = 1.115613
Bank_Level_Parallism_Ready = 1.016556
write_to_read_ratio_blp_rw_average = 0.068923
GrpLevelPara = 1.101779 

BW Util details:
bwutil = 0.002091 
total_CMD = 288886 
util_bw = 604 
Wasted_Col = 1700 
Wasted_Row = 1148 
Idle = 285434 

BW Util Bottlenecks: 
RCDc_limit = 1592 
RCDWRc_limit = 37 
WTRc_limit = 38 
RTWc_limit = 61 
CCDLc_limit = 171 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 32 
RTWc_limit_alone = 61 

Commands details: 
total_CMD = 288886 
n_nop = 288384 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 286 
total_req = 302 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 302 
Row_Bus_Util =  0.000699 
CoL_Bus_Util = 0.001045 
Either_Row_CoL_Bus_Util = 0.001738 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003984 
queue_avg = 0.004306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0043062
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=288886 n_nop=288323 n_act=122 n_pre=106 n_ref_event=0 n_req=330 n_rd=326 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.002333
n_activity=7646 dram_eff=0.08815
bk0: 46a 288119i bk1: 21a 288502i bk2: 52a 288284i bk3: 18a 288666i bk4: 13a 288775i bk5: 17a 288757i bk6: 10a 288827i bk7: 18a 288661i bk8: 20a 288544i bk9: 8a 288770i bk10: 22a 288603i bk11: 20a 288527i bk12: 13a 288719i bk13: 4a 288868i bk14: 20a 288652i bk15: 24a 288758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672727
Row_Buffer_Locality_read = 0.680982
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.122202
Bank_Level_Parallism_Col = 1.066579
Bank_Level_Parallism_Ready = 1.017804
write_to_read_ratio_blp_rw_average = 0.036794
GrpLevelPara = 1.051686 

BW Util details:
bwutil = 0.002333 
total_CMD = 288886 
util_bw = 674 
Wasted_Col = 1945 
Wasted_Row = 1476 
Idle = 284791 

BW Util Bottlenecks: 
RCDc_limit = 1803 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 26 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 190 
WTRc_limit_alone = 0 
RTWc_limit_alone = 26 

Commands details: 
total_CMD = 288886 
n_nop = 288323 
Read = 326 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 330 
total_req = 337 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 337 
Row_Bus_Util =  0.000789 
CoL_Bus_Util = 0.001167 
Either_Row_CoL_Bus_Util = 0.001949 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003552 
queue_avg = 0.004112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00411235
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=288886 n_nop=288414 n_act=114 n_pre=99 n_ref_event=0 n_req=257 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.0018
n_activity=6736 dram_eff=0.0772
bk0: 18a 288717i bk1: 13a 288659i bk2: 6a 288772i bk3: 9a 288771i bk4: 14a 288607i bk5: 29a 288624i bk6: 37a 288327i bk7: 39a 288195i bk8: 8a 288699i bk9: 15a 288694i bk10: 0a 288875i bk11: 4a 288863i bk12: 7a 288802i bk13: 16a 288655i bk14: 26a 288443i bk15: 15a 288620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.603113
Row_Buffer_Locality_read = 0.605469
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.159942
Bank_Level_Parallism_Col = 1.092882
Bank_Level_Parallism_Ready = 1.015326
write_to_read_ratio_blp_rw_average = 0.015144
GrpLevelPara = 1.078243 

BW Util details:
bwutil = 0.001800 
total_CMD = 288886 
util_bw = 520 
Wasted_Col = 1723 
Wasted_Row = 1351 
Idle = 285292 

BW Util Bottlenecks: 
RCDc_limit = 1725 
RCDWRc_limit = 8 
WTRc_limit = 0 
RTWc_limit = 12 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 10 

Commands details: 
total_CMD = 288886 
n_nop = 288414 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 114 
n_pre = 99 
n_ref = 0 
n_req = 257 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 213 
issued_total_col = 260 
Row_Bus_Util =  0.000737 
CoL_Bus_Util = 0.000900 
Either_Row_CoL_Bus_Util = 0.001634 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.002119 
queue_avg = 0.004427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00442735
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=288886 n_nop=288271 n_act=126 n_pre=110 n_ref_event=0 n_req=352 n_rd=338 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.002638
n_activity=8048 dram_eff=0.09468
bk0: 32a 288463i bk1: 17a 288747i bk2: 28a 288397i bk3: 33a 288509i bk4: 18a 288540i bk5: 6a 288792i bk6: 11a 288734i bk7: 27a 288635i bk8: 11a 288710i bk9: 17a 288628i bk10: 36a 288632i bk11: 52a 288186i bk12: 8a 288730i bk13: 10a 288758i bk14: 21a 288516i bk15: 11a 288688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684659
Row_Buffer_Locality_read = 0.692308
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.170533
Bank_Level_Parallism_Col = 1.089314
Bank_Level_Parallism_Ready = 1.018277
write_to_read_ratio_blp_rw_average = 0.094631
GrpLevelPara = 1.081340 

BW Util details:
bwutil = 0.002638 
total_CMD = 288886 
util_bw = 762 
Wasted_Col = 2091 
Wasted_Row = 1418 
Idle = 284615 

BW Util Bottlenecks: 
RCDc_limit = 1831 
RCDWRc_limit = 58 
WTRc_limit = 76 
RTWc_limit = 90 
CCDLc_limit = 232 
rwq = 0 
CCDLc_limit_alone = 220 
WTRc_limit_alone = 70 
RTWc_limit_alone = 84 

Commands details: 
total_CMD = 288886 
n_nop = 288271 
Read = 338 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 126 
n_pre = 110 
n_ref = 0 
n_req = 352 
total_req = 381 

Dual Bus Interface Util: 
issued_total_row = 236 
issued_total_col = 381 
Row_Bus_Util =  0.000817 
CoL_Bus_Util = 0.001319 
Either_Row_CoL_Bus_Util = 0.002129 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003252 
queue_avg = 0.005940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00594006
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=288886 n_nop=288076 n_act=179 n_pre=163 n_ref_event=0 n_req=449 n_rd=438 n_rd_L2_A=0 n_write=0 n_wr_bk=38 bw_util=0.003295
n_activity=10383 dram_eff=0.09169
bk0: 19a 288701i bk1: 26a 288636i bk2: 37a 288514i bk3: 27a 288715i bk4: 31a 288466i bk5: 19a 288561i bk6: 43a 288200i bk7: 54a 287814i bk8: 7a 288750i bk9: 23a 288617i bk10: 20a 288826i bk11: 29a 288329i bk12: 26a 288492i bk13: 15a 288587i bk14: 31a 288376i bk15: 31a 288237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.632517
Row_Buffer_Locality_read = 0.643836
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 1.212731
Bank_Level_Parallism_Col = 1.109399
Bank_Level_Parallism_Ready = 1.008316
write_to_read_ratio_blp_rw_average = 0.073652
GrpLevelPara = 1.090601 

BW Util details:
bwutil = 0.003295 
total_CMD = 288886 
util_bw = 952 
Wasted_Col = 2737 
Wasted_Row = 2045 
Idle = 283152 

BW Util Bottlenecks: 
RCDc_limit = 2550 
RCDWRc_limit = 74 
WTRc_limit = 47 
RTWc_limit = 74 
CCDLc_limit = 277 
rwq = 0 
CCDLc_limit_alone = 275 
WTRc_limit_alone = 47 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 288886 
n_nop = 288076 
Read = 438 
Write = 0 
L2_Alloc = 0 
L2_WB = 38 
n_act = 179 
n_pre = 163 
n_ref = 0 
n_req = 449 
total_req = 476 

Dual Bus Interface Util: 
issued_total_row = 342 
issued_total_col = 476 
Row_Bus_Util =  0.001184 
CoL_Bus_Util = 0.001648 
Either_Row_CoL_Bus_Util = 0.002804 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.009877 
queue_avg = 0.007356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00735584
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=288886 n_nop=288719 n_act=38 n_pre=23 n_ref_event=0 n_req=106 n_rd=106 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007339
n_activity=2464 dram_eff=0.08604
bk0: 9a 288754i bk1: 12a 288848i bk2: 3a 288871i bk3: 2a 288872i bk4: 4a 288869i bk5: 12a 288803i bk6: 11a 288697i bk7: 13a 288732i bk8: 1a 288860i bk9: 6a 288767i bk10: 5a 288825i bk11: 0a 288883i bk12: 4a 288863i bk13: 2a 288840i bk14: 6a 288860i bk15: 16a 288714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754717
Row_Buffer_Locality_read = 0.754717
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109040
Bank_Level_Parallism_Col = 1.063291
Bank_Level_Parallism_Ready = 1.009434
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063291 

BW Util details:
bwutil = 0.000734 
total_CMD = 288886 
util_bw = 212 
Wasted_Col = 609 
Wasted_Row = 326 
Idle = 287739 

BW Util Bottlenecks: 
RCDc_limit = 594 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288886 
n_nop = 288719 
Read = 106 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 23 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 106 
Row_Bus_Util =  0.000211 
CoL_Bus_Util = 0.000367 
Either_Row_CoL_Bus_Util = 0.000578 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0014504

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21392, Miss = 160, Miss_rate = 0.007, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[1]: Access = 22167, Miss = 272, Miss_rate = 0.012, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[2]: Access = 22906, Miss = 240, Miss_rate = 0.010, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 18599, Miss = 143, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 23211, Miss = 210, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 19950, Miss = 167, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22285, Miss = 177, Miss_rate = 0.008, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[7]: Access = 21386, Miss = 137, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24983, Miss = 193, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 17767, Miss = 167, Miss_rate = 0.009, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 20425, Miss = 108, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20204, Miss = 138, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 19215, Miss = 128, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 26512, Miss = 195, Miss_rate = 0.007, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 19502, Miss = 133, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21445, Miss = 234, Miss_rate = 0.011, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[16]: Access = 21501, Miss = 140, Miss_rate = 0.007, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[17]: Access = 21835, Miss = 120, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 22589, Miss = 552, Miss_rate = 0.024, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[19]: Access = 19903, Miss = 84, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 21878, Miss = 340, Miss_rate = 0.016, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[21]: Access = 23052, Miss = 167, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 21565, Miss = 77, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 17522, Miss = 29, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 511794
L2_total_cache_misses = 4311
L2_total_cache_miss_rate = 0.0084
L2_total_cache_pending_hits = 166
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 360747
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1902
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 146570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 592
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 364593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147201
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.129
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=511794
icnt_total_pkts_simt_to_mem=511794
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 241.589
	minimum = 5
	maximum = 1245
Network latency average = 171.53
	minimum = 5
	maximum = 896
Slowest packet = 1006843
Flit latency average = 171.53
	minimum = 5
	maximum = 896
Slowest flit = 1012210
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0506555
	minimum = 0.0324116 (at node 37)
	maximum = 0.307653 (at node 41)
Accepted packet rate average = 0.0506555
	minimum = 0.0324116 (at node 37)
	maximum = 0.307653 (at node 41)
Injected flit rate average = 0.0506555
	minimum = 0.0324116 (at node 37)
	maximum = 0.307653 (at node 41)
Accepted flit rate average= 0.0506555
	minimum = 0.0324116 (at node 37)
	maximum = 0.307653 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 67.4829 (12 samples)
	minimum = 5 (12 samples)
	maximum = 353.583 (12 samples)
Network latency average = 47.1348 (12 samples)
	minimum = 5 (12 samples)
	maximum = 248.75 (12 samples)
Flit latency average = 47.1348 (12 samples)
	minimum = 5 (12 samples)
	maximum = 248.75 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0580639 (12 samples)
	minimum = 0.0419906 (12 samples)
	maximum = 0.135078 (12 samples)
Accepted packet rate average = 0.0580639 (12 samples)
	minimum = 0.0419906 (12 samples)
	maximum = 0.135078 (12 samples)
Injected flit rate average = 0.0580639 (12 samples)
	minimum = 0.0419906 (12 samples)
	maximum = 0.135078 (12 samples)
Accepted flit rate average = 0.0580639 (12 samples)
	minimum = 0.0419906 (12 samples)
	maximum = 0.135078 (12 samples)
Injected packet size average = 1 (12 samples)
Accepted packet size average = 1 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 7 sec (67 sec)
gpgpu_simulation_rate = 242339 (inst/sec)
gpgpu_simulation_rate = 2444 (cycle/sec)
gpgpu_silicon_slowdown = 579787x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a598..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a590..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a588..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a578..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a570..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a620..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9ddc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 67779
gpu_sim_insn = 4557217
gpu_ipc =      67.2364
gpu_tot_sim_cycle = 231527
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =      89.8122
gpu_tot_issued_cta = 1664
gpu_occupancy = 86.1411% 
gpu_tot_occupancy = 66.2123% 
max_total_param_size = 0
gpu_stall_dramfull = 13368
gpu_stall_icnt2sh    = 12845
partiton_level_parallism =      10.3443
partiton_level_parallism_total  =       5.2388
partiton_level_parallism_util =      11.8984
partiton_level_parallism_util_total  =       9.8859
L2_BW  =     469.0497 GB/Sec
L2_BW_total  =     237.5468 GB/Sec
gpu_total_sim_rate=184017

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1367, 1166, 1266, 1062, 1233, 906, 1420, 1135, 1322, 1157, 971, 785, 1257, 905, 784, 1059, 992, 959, 1014, 1431, 927, 764, 718, 1024, 1036, 883, 1156, 1101, 880, 761, 808, 1068, 1145, 818, 851, 1256, 1059, 818, 1136, 972, 685, 1059, 958, 905, 753, 1040, 1247, 926, 1080, 840, 972, 1115, 894, 1092, 1258, 816, 707, 1071, 796, 885, 1149, 830, 1071, 940, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 1278089
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 935693
gpgpu_n_mem_write_global = 277224
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805487
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3000844	W0_Idle:1426068	W0_Scoreboard:7406101	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:391438	WS1:391245	WS2:391712	WS3:395146	
dual_issue_nums: WS0:20851	WS1:20929	WS2:20904	WS3:21062	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7485544 {8:935693,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11088960 {40:277224,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37427720 {40:935693,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217792 {8:277224,}
maxmflatency = 1785 
max_icnt2mem_latency = 1248 
maxmrqlatency = 64 
max_icnt2sh_latency = 529 
averagemflatency = 562 
avg_icnt2mem_latency = 391 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 45 
mrq_lat_table:15520 	200 	253 	1666 	4017 	137 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	312272 	193032 	657911 	49702 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	105820 	87236 	40664 	39498 	54776 	83948 	255643 	544704 	628 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	305888 	436240 	203096 	95634 	53497 	58665 	59400 	497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	187 	39 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         9        12        10        23         8        13        22        12        29        13        21        10        10        10         8 
dram[1]:        12        16        18        15         9        11         8         9        12        11        11        10        10        11         6        10 
dram[2]:        16        14         8        11        26        21        11        13        14        11        10        11        17        14         8         8 
dram[3]:        12         8        10        14         8         8        11        10        11        15        12        10         4         5         8        17 
dram[4]:        13        19         7        11        20         8         9        12        10        10         7         9        13         8         6        20 
dram[5]:        12        24         7         8         8        12        23        17        12         8         5         4         7        10        12         7 
dram[6]:        15        13        10         7        19        63        13        16        11        10         9         9         9         4        14         4 
dram[7]:        16         9        19        16        10         8         9        10         8        17         6        10         9         7        13         9 
dram[8]:        10        11        18         9        14        13        13        12         5         9         0         5         9         7         8         8 
dram[9]:        15         6        11        14        15         8         9        19        12         7        23        15        18         8        14        11 
dram[10]:        13        12        17        11        12         9        16        13         8        10        17        11         7        10        12        17 
dram[11]:         3        16        18        33        20         7        11         8         6         5        24         0         9         7        10        13 
maximum service time to same row:
dram[0]:      7174      8137     20046     10383     12460      6359      8876     17535      8322      6282     10530     17026      6290      6181     40207      8914 
dram[1]:      7809      8412     15879     16916      8620      8084     11947      9560      6310      6168     10039      7700      8187      6686     14157     12176 
dram[2]:     10632      9385     13993     21900      9352     12456     13854     15305      8137      6482      7033     16151     21916     21822      9490     10357 
dram[3]:      7995      6357     14188      8390     21325     30793     10339      6349      6232      6036      9456     13104      7380     29531     38934      7851 
dram[4]:      6098      6074     16641      7117     10371     14427     10389     12776     15787      8532      9657     15507      8012      7093     28475     17344 
dram[5]:     10064      9847      6472     10689     11240     16421      9806     12211      8321      6921      7280     13590     10178     10750     11215     10845 
dram[6]:      7104      9574     11156     12439     18740     37242     11528      6257      6699      6136      6645     14841     15659     14606      6391     16953 
dram[7]:      7578     13474      6576     12263     23572     14400      6633      8170      7668      9896     11334      7254      6981      6669      6217      7749 
dram[8]:      8619      6280     40409     29548     12759     16338      9038     10638     10623      6386     10111      8806      6370      7418      7819     11402 
dram[9]:      7000     22010      6302     12813     14325     22191      6433     20786     32058      6242     16509      6115     21773     10751      6316     14838 
dram[10]:     12730      7723     10935     20979      8309      6455      6019      6018      6533      6780      8300      5972      6074      9227      6171     10439 
dram[11]:     19226      9117     39887     32689     50521     23700     12216      9699     22574      9373     22343     16009     14884      6540      7092     15211 
average row accesses per activate:
dram[0]:  2.760563  3.384615  3.437500  3.210526  4.666667  2.377778  4.375000  4.285714  2.419355  3.720000  5.083333  3.900000  3.115385  3.116667  3.454545  3.882353 
dram[1]:  2.761194  3.384615  5.121212  4.636364  2.770270  2.755102  2.450000  2.790698  2.701149  3.609756  3.523809  4.153846  2.508475  2.844445  2.680000  3.250000 
dram[2]:  2.904762  2.935897  2.461539  2.758065  3.592592  3.720000  2.509091  2.621951  2.724638  3.326531  3.130435  2.918919  3.243243  3.555556  2.777778  2.979592 
dram[3]:  2.953846  2.940000  3.194444  3.145833  4.833333  3.200000  2.611111  2.950000  2.290909  3.615385  2.657143  2.472727  4.800000  4.571429  6.500000  3.172414 
dram[4]:  2.949152  3.396226  3.102564  3.718750  3.342105  3.142857  2.500000  3.111111  2.956522  2.875000  1.974359  2.288889  3.000000  3.343750  2.750000  3.238095 
dram[5]:  3.212121  4.476191  2.814815  2.500000  2.702703  4.192307  3.285714  3.315789  4.900000  2.684211  2.285714  2.125000  3.857143  3.000000  3.482759  2.470588 
dram[6]:  2.812500  2.836066  2.950000  3.027778  3.625000  9.700000  3.520000  3.326923  2.785714  2.530612  3.052632  2.370370  4.384615  2.888889  3.396226  2.250000 
dram[7]:  3.203704  2.608696  3.465517  3.170213  3.200000  2.321429  3.148148  2.440000  3.160000  2.888889  2.406780  2.425532  2.978261  3.214286  2.485294  3.314286 
dram[8]:  3.114286  2.857143  4.857143  3.727273  3.130435  4.275862  2.405406  2.389610  1.956522  2.379310 11.000000  3.500000  3.103448  2.428571  2.569231  2.928571 
dram[9]:  3.750000  2.875000  2.977778  3.137931  3.545455  3.040000  2.208333  3.021739  4.125000  2.514286  3.321429  3.000000  6.888889  3.111111  3.122807  2.833333 
dram[10]:  3.500000  3.282609  2.916667  3.229167  2.847222  3.696970  2.317073  2.473214  2.714286  3.163265  3.000000  2.158730  3.000000  3.175000  2.757576  2.881579 
dram[11]:  2.111111  3.777778 13.000000 11.600000 15.500000  2.186047  2.900000  3.105263  1.950000  3.086957  6.000000  5.000000  4.818182  2.217391  2.761905  3.166667 
average row locality = 21795/7256 = 3.003721
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       196        88       106       118       124       104       103       113       150       186        61        78       161       187        38        61 
dram[1]:       183       175       160        99       202       134       139       114       235       148        71        52       147       128        63       116 
dram[2]:       183       229       150       168       190       184       127       208       188       163        71       108       120       160       121       145 
dram[3]:       191       146       114       144        28        28        93        59       125       141        91       136        24        32        26        92 
dram[4]:       172       180       120       115       125        88       114        75       135       138        77       103       123       107        31        65 
dram[5]:       106        91        74        48        95       105        90        61        49        51        32        17        54        51       101        84 
dram[6]:       180       172       109       105        83        93       174       171       156       124        58        64        55        50       180        71 
dram[7]:       171       114       199       149       109       124        79       116        79        76       142       114       134        90       164       115 
dram[8]:       109        60        34        40        71       122       175       180        45        69        11        14        90        68       166       123 
dram[9]:       155        92       134       182       111        71       104       135        32        85       184       226        62        56       178        68 
dram[10]:        97       151       173       153       197       116       275       267        57       154       147       136       156       127       175       219 
dram[11]:        19        68        39        58        31        88        85        58        39        71        42         5        53        51        56        76 
total dram reads = 21413
bank skew: 275/5 = 55.00
chip skew: 2600/839 = 3.10
number of total write accesses:
dram[0]:         0         0        14        15         8        12         8        26         0         0         0         0         4         0         0        15 
dram[1]:         8         4        33         9        12         4        29        24         0         0        12         8         4         0        15         4 
dram[2]:         0         0        37        12        16         8        44        28         0         0         4         0         0         0        13         4 
dram[3]:         4         4         4        24         4        16         4         0         4         0         8         0         0         0         0         0 
dram[4]:         6         0         4        15         6         0        44        36         4         0         0         0         0         0         8        11 
dram[5]:         0         9         8         8        19        16         8         8         0         0         0         0         0         0         0         0 
dram[6]:         0         4        29        14        13        16         8         8         0         0         0         0         8         8         0         4 
dram[7]:         5        24         6         0        12        24        24        21         0         8         0         0        12         0        12         4 
dram[8]:         0         0         0         4         4         8        12        13         0         0         0         0         0         0         4         0 
dram[9]:        78         0         0         0        20        19         8        16         4        12         8         8         0         0         0         0 
dram[10]:         4         0         8         8        32        21        34        36         0         4         0         0         0         0        25         0 
dram[11]:         0         0         0         0         0        24         8         4         0         0         0         0         0         0         8         0 
total dram writes = 1414
min_bank_accesses = 0!
chip skew: 173/44 = 3.93
average mf latency per bank:
dram[0]:      13428     28564     22008     18681     16058     21762     20761     16675     28028     18693    126426     92396     38805     24848     53199     28746
dram[1]:      16424     14603     14932     22625     14410     17879     15514     15032     15367     24295    101705     63248     40567     54429     25241     15751
dram[2]:      17454     11078     14913     15984     13013     15598     15237     12741     22741     25171    118945     64114     36180     36873     17432     16482
dram[3]:      14419     17637     24503     15828     69603     62897     23775     34174     27390     27281     62862     46157    245003    186149     86365     24731
dram[4]:      17340     23970     25332     25811     18937     32585     17317     32186     38585     33129     90193    116714     69365     80815     60408     30192
dram[5]:      23114     31571     24626     39249     21932     15825     27118     37117     71648     64282    133809    249514    110011     89632     20136     33733
dram[6]:      16555     17540     18549     21333     25914     19396     12845     12874     46102     28648     51108     78301     69892     86770     13821     28629
dram[7]:      16552     21491     12235     14356     19646     19741     24131     16979     41417     44984     46138     31234     25663     40504     13969     18462
dram[8]:      26377     47769     53007     65310     37319     18831     11999     12652     86482     68973    406830    431814     38879     77149     11650     18185
dram[9]:      10964     27254     18524     12414     22169     23822     20189     18463     83661     37382     31773     26577     84701    119552     14679     24021
dram[10]:      33820     20526     16967     15632     11990     19646      9189      6975     74664     24258     37809     56638     47057     45106     13057     12869
dram[11]:     100068     32932     59228     43340     54394     22283     22098     39742     77627     45449    128524   1037833    103444     99088     37453     28909
maximum mf latency per bank:
dram[0]:       1192      1152      1143      1148      1166      1120      1225      1345      1257      1271      1119      1338      1190      1337      1139      1111
dram[1]:       1395      1307      1279      1274      1295      1295      1256      1238      1373      1318      1321      1311      1320      1313      1313      1245
dram[2]:       1435      1406      1349      1317      1411      1416      1380      1380      1365      1441      1377      1374      1329      1405      1367      1352
dram[3]:       1044      1093      1054      1146      1034      1031      1091      1269      1162      1271      1260      1266      1134      1060      1079      1167
dram[4]:       1776      1735      1713      1696      1717      1741      1709      1651      1784      1741      1677      1691      1694      1726      1785      1713
dram[5]:       1121      1100      1122      1242      1126      1039      1098      1063      1275      1295      1137      1318      1098      1152      1044      1135
dram[6]:       1095      1083      1221      1082      1084      1016      1310      1285      1377      1344      1096      1231      1202      1331      1123      1073
dram[7]:       1183      1176      1208      1115      1085      1060      1096      1075      1257      1150      1281      1178      1096      1086      1122      1140
dram[8]:       1090      1096      1075      1041      1009      1109      1086      1064      1261      1375      1226      1077      1090      1150      1074      1053
dram[9]:       1054      1091      1101      1049      1129      1010      1252      1206      1291      1390      1344      1257      1132      1093      1038      1077
dram[10]:       1157      1153      1160      1124      1142      1115      1145      1114      1216      1173      1210      1256      1101      1129      1186      1118
dram[11]:       1074      1097      1076      1014      1054      1045      1114      1152      1175      1154      1134      1256      1266      1297      1025      1267
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=408467 n_nop=405337 n_act=589 n_pre=573 n_ref_event=94206722280096 n_req=1902 n_rd=1874 n_rd_L2_A=0 n_write=0 n_wr_bk=102 bw_util=0.009675
n_activity=36651 dram_eff=0.1078
bk0: 196a 405847i bk1: 88a 407455i bk2: 106a 407183i bk3: 118a 406917i bk4: 124a 407420i bk5: 104a 406758i bk6: 103a 407501i bk7: 113a 407291i bk8: 150a 406257i bk9: 186a 406598i bk10: 61a 407921i bk11: 78a 407746i bk12: 161a 406471i bk13: 187a 406200i bk14: 38a 407951i bk15: 61a 407772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697687
Row_Buffer_Locality_read = 0.706510
Row_Buffer_Locality_write = 0.107143
Bank_Level_Parallism = 1.175999
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.021630
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.009675 
total_CMD = 408467 
util_bw = 3952 
Wasted_Col = 9732 
Wasted_Row = 7278 
Idle = 387505 

BW Util Bottlenecks: 
RCDc_limit = 8562 
RCDWRc_limit = 203 
WTRc_limit = 96 
RTWc_limit = 291 
CCDLc_limit = 1474 
rwq = 0 
CCDLc_limit_alone = 1456 
WTRc_limit_alone = 90 
RTWc_limit_alone = 279 

Commands details: 
total_CMD = 408467 
n_nop = 405337 
Read = 1874 
Write = 0 
L2_Alloc = 0 
L2_WB = 102 
n_act = 589 
n_pre = 573 
n_ref = 94206722280096 
n_req = 1902 
total_req = 1976 

Dual Bus Interface Util: 
issued_total_row = 1162 
issued_total_col = 1976 
Row_Bus_Util =  0.002845 
CoL_Bus_Util = 0.004838 
Either_Row_CoL_Bus_Util = 0.007663 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.002556 
queue_avg = 0.032828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0328276
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=408467 n_nop=404683 n_act=740 n_pre=724 n_ref_event=0 n_req=2210 n_rd=2166 n_rd_L2_A=0 n_write=0 n_wr_bk=166 bw_util=0.01142
n_activity=41873 dram_eff=0.1114
bk0: 183a 405961i bk1: 175a 406415i bk2: 160a 407003i bk3: 99a 407560i bk4: 202a 405609i bk5: 134a 406679i bk6: 139a 406077i bk7: 114a 406741i bk8: 235a 405214i bk9: 148a 406628i bk10: 71a 407532i bk11: 52a 407904i bk12: 147a 406325i bk13: 128a 406736i bk14: 63a 407481i bk15: 116a 407095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671041
Row_Buffer_Locality_read = 0.680979
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 1.223906
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.023464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011418 
total_CMD = 408467 
util_bw = 4664 
Wasted_Col = 12087 
Wasted_Row = 8718 
Idle = 382998 

BW Util Bottlenecks: 
RCDc_limit = 10573 
RCDWRc_limit = 282 
WTRc_limit = 307 
RTWc_limit = 390 
CCDLc_limit = 2079 
rwq = 0 
CCDLc_limit_alone = 2058 
WTRc_limit_alone = 298 
RTWc_limit_alone = 378 

Commands details: 
total_CMD = 408467 
n_nop = 404683 
Read = 2166 
Write = 0 
L2_Alloc = 0 
L2_WB = 166 
n_act = 740 
n_pre = 724 
n_ref = 0 
n_req = 2210 
total_req = 2332 

Dual Bus Interface Util: 
issued_total_row = 1464 
issued_total_col = 2332 
Row_Bus_Util =  0.003584 
CoL_Bus_Util = 0.005709 
Either_Row_CoL_Bus_Util = 0.009264 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003171 
queue_avg = 0.047218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.047218
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=408467 n_nop=404056 n_act=878 n_pre=862 n_ref_event=0 n_req=2558 n_rd=2515 n_rd_L2_A=0 n_write=0 n_wr_bk=166 bw_util=0.01313
n_activity=46983 dram_eff=0.1141
bk0: 183a 406101i bk1: 229a 405568i bk2: 150a 405847i bk3: 168a 405970i bk4: 190a 406286i bk5: 184a 406457i bk6: 127a 406238i bk7: 208a 405167i bk8: 188a 405817i bk9: 163a 406372i bk10: 71a 407464i bk11: 108a 407026i bk12: 120a 407025i bk13: 160a 406780i bk14: 121a 406694i bk15: 145a 406625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662627
Row_Buffer_Locality_read = 0.669582
Row_Buffer_Locality_write = 0.255814
Bank_Level_Parallism = 1.265539
Bank_Level_Parallism_Col = 1.154336
Bank_Level_Parallism_Ready = 1.033507
write_to_read_ratio_blp_rw_average = 0.058060
GrpLevelPara = 1.117917 

BW Util details:
bwutil = 0.013127 
total_CMD = 408467 
util_bw = 5362 
Wasted_Col = 14006 
Wasted_Row = 9887 
Idle = 379212 

BW Util Bottlenecks: 
RCDc_limit = 12501 
RCDWRc_limit = 261 
WTRc_limit = 484 
RTWc_limit = 523 
CCDLc_limit = 2468 
rwq = 0 
CCDLc_limit_alone = 2399 
WTRc_limit_alone = 435 
RTWc_limit_alone = 503 

Commands details: 
total_CMD = 408467 
n_nop = 404056 
Read = 2515 
Write = 0 
L2_Alloc = 0 
L2_WB = 166 
n_act = 878 
n_pre = 862 
n_ref = 0 
n_req = 2558 
total_req = 2681 

Dual Bus Interface Util: 
issued_total_row = 1740 
issued_total_col = 2681 
Row_Bus_Util =  0.004260 
CoL_Bus_Util = 0.006564 
Either_Row_CoL_Bus_Util = 0.010799 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.002267 
queue_avg = 0.059270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0592704
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=408467 n_nop=405915 n_act=515 n_pre=499 n_ref_event=0 n_req=1489 n_rd=1470 n_rd_L2_A=0 n_write=0 n_wr_bk=72 bw_util=0.00755
n_activity=31765 dram_eff=0.09709
bk0: 191a 406128i bk1: 146a 406554i bk2: 114a 407047i bk3: 144a 406409i bk4: 28a 408118i bk5: 28a 408033i bk6: 93a 407178i bk7: 59a 407705i bk8: 125a 406458i bk9: 141a 406964i bk10: 91a 407114i bk11: 136a 406438i bk12: 24a 408203i bk13: 32a 408238i bk14: 26a 408349i bk15: 92a 407496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.664204
Row_Buffer_Locality_read = 0.670748
Row_Buffer_Locality_write = 0.157895
Bank_Level_Parallism = 1.154330
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.017464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.007550 
total_CMD = 408467 
util_bw = 3084 
Wasted_Col = 8590 
Wasted_Row = 6446 
Idle = 390347 

BW Util Bottlenecks: 
RCDc_limit = 7655 
RCDWRc_limit = 131 
WTRc_limit = 58 
RTWc_limit = 232 
CCDLc_limit = 1169 
rwq = 0 
CCDLc_limit_alone = 1163 
WTRc_limit_alone = 58 
RTWc_limit_alone = 226 

Commands details: 
total_CMD = 408467 
n_nop = 405915 
Read = 1470 
Write = 0 
L2_Alloc = 0 
L2_WB = 72 
n_act = 515 
n_pre = 499 
n_ref = 0 
n_req = 1489 
total_req = 1542 

Dual Bus Interface Util: 
issued_total_row = 1014 
issued_total_col = 1542 
Row_Bus_Util =  0.002482 
CoL_Bus_Util = 0.003775 
Either_Row_CoL_Bus_Util = 0.006248 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001567 
queue_avg = 0.027731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0277305
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=408467 n_nop=405341 n_act=625 n_pre=609 n_ref_event=0 n_req=1803 n_rd=1768 n_rd_L2_A=0 n_write=0 n_wr_bk=134 bw_util=0.009313
n_activity=35949 dram_eff=0.1058
bk0: 172a 406232i bk1: 180a 406439i bk2: 120a 406921i bk3: 115a 407088i bk4: 125a 406968i bk5: 88a 407359i bk6: 114a 406369i bk7: 75a 407319i bk8: 135a 406631i bk9: 138a 406694i bk10: 77a 407021i bk11: 103a 406790i bk12: 123a 406892i bk13: 107a 407209i bk14: 31a 407932i bk15: 65a 407643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661675
Row_Buffer_Locality_read = 0.671380
Row_Buffer_Locality_write = 0.171429
Bank_Level_Parallism = 1.226006
Bank_Level_Parallism_Col = 1.132385
Bank_Level_Parallism_Ready = 1.031904
write_to_read_ratio_blp_rw_average = 0.071217
GrpLevelPara = 1.103127 

BW Util details:
bwutil = 0.009313 
total_CMD = 408467 
util_bw = 3804 
Wasted_Col = 10106 
Wasted_Row = 7449 
Idle = 387108 

BW Util Bottlenecks: 
RCDc_limit = 8918 
RCDWRc_limit = 214 
WTRc_limit = 229 
RTWc_limit = 404 
CCDLc_limit = 1616 
rwq = 0 
CCDLc_limit_alone = 1595 
WTRc_limit_alone = 218 
RTWc_limit_alone = 394 

Commands details: 
total_CMD = 408467 
n_nop = 405341 
Read = 1768 
Write = 0 
L2_Alloc = 0 
L2_WB = 134 
n_act = 625 
n_pre = 609 
n_ref = 0 
n_req = 1803 
total_req = 1902 

Dual Bus Interface Util: 
issued_total_row = 1234 
issued_total_col = 1902 
Row_Bus_Util =  0.003021 
CoL_Bus_Util = 0.004656 
Either_Row_CoL_Bus_Util = 0.007653 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.003199 
queue_avg = 0.034541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0345413
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=408467 n_nop=406562 n_act=370 n_pre=354 n_ref_event=0 n_req=1129 n_rd=1109 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.005802
n_activity=24493 dram_eff=0.09676
bk0: 106a 407270i bk1: 91a 407624i bk2: 74a 407427i bk3: 48a 407656i bk4: 95a 407075i bk5: 105a 407373i bk6: 90a 407352i bk7: 61a 407657i bk8: 49a 407995i bk9: 51a 407737i bk10: 32a 407936i bk11: 17a 408171i bk12: 54a 407917i bk13: 51a 407925i bk14: 101a 407414i bk15: 84a 407167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684677
Row_Buffer_Locality_read = 0.693417
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 1.128977
Bank_Level_Parallism_Col = 1.070417
Bank_Level_Parallism_Ready = 1.013468
write_to_read_ratio_blp_rw_average = 0.061777
GrpLevelPara = 1.057555 

BW Util details:
bwutil = 0.005802 
total_CMD = 408467 
util_bw = 2370 
Wasted_Col = 6347 
Wasted_Row = 4826 
Idle = 394924 

BW Util Bottlenecks: 
RCDc_limit = 5488 
RCDWRc_limit = 126 
WTRc_limit = 89 
RTWc_limit = 180 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 924 
WTRc_limit_alone = 89 
RTWc_limit_alone = 166 

Commands details: 
total_CMD = 408467 
n_nop = 406562 
Read = 1109 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 370 
n_pre = 354 
n_ref = 0 
n_req = 1129 
total_req = 1185 

Dual Bus Interface Util: 
issued_total_row = 724 
issued_total_col = 1185 
Row_Bus_Util =  0.001772 
CoL_Bus_Util = 0.002901 
Either_Row_CoL_Bus_Util = 0.004664 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.002100 
queue_avg = 0.019057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0190566
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=408467 n_nop=405302 n_act=617 n_pre=601 n_ref_event=0 n_req=1876 n_rd=1845 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.009582
n_activity=36042 dram_eff=0.1086
bk0: 180a 406129i bk1: 172a 406105i bk2: 109a 406726i bk3: 105a 406911i bk4: 83a 407464i bk5: 93a 407977i bk6: 174a 406608i bk7: 171a 406507i bk8: 156a 406360i bk9: 124a 406609i bk10: 58a 407695i bk11: 64a 407436i bk12: 55a 407875i bk13: 50a 407846i bk14: 180a 406516i bk15: 71a 407344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678038
Row_Buffer_Locality_read = 0.685637
Row_Buffer_Locality_write = 0.225806
Bank_Level_Parallism = 1.220188
Bank_Level_Parallism_Col = 1.121959
Bank_Level_Parallism_Ready = 1.012226
write_to_read_ratio_blp_rw_average = 0.056274
GrpLevelPara = 1.098527 

BW Util details:
bwutil = 0.009582 
total_CMD = 408467 
util_bw = 3914 
Wasted_Col = 9954 
Wasted_Row = 7219 
Idle = 387380 

BW Util Bottlenecks: 
RCDc_limit = 8931 
RCDWRc_limit = 170 
WTRc_limit = 242 
RTWc_limit = 358 
CCDLc_limit = 1524 
rwq = 0 
CCDLc_limit_alone = 1496 
WTRc_limit_alone = 236 
RTWc_limit_alone = 336 

Commands details: 
total_CMD = 408467 
n_nop = 405302 
Read = 1845 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 617 
n_pre = 601 
n_ref = 0 
n_req = 1876 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 1218 
issued_total_col = 1957 
Row_Bus_Util =  0.002982 
CoL_Bus_Util = 0.004791 
Either_Row_CoL_Bus_Util = 0.007748 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.003160 
queue_avg = 0.035868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0358683
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=408467 n_nop=404925 n_act=722 n_pre=706 n_ref_event=0 n_req=2017 n_rd=1975 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=0.01041
n_activity=39500 dram_eff=0.1077
bk0: 171a 406363i bk1: 114a 406712i bk2: 199a 406239i bk3: 149a 406665i bk4: 109a 406977i bk5: 124a 406200i bk6: 79a 407226i bk7: 116a 406481i bk8: 79a 407446i bk9: 76a 407470i bk10: 142a 406291i bk11: 114a 406753i bk12: 134a 406672i bk13: 90a 407329i bk14: 164a 405921i bk15: 115a 407073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.648984
Row_Buffer_Locality_read = 0.660760
Row_Buffer_Locality_write = 0.095238
Bank_Level_Parallism = 1.253444
Bank_Level_Parallism_Col = 1.136545
Bank_Level_Parallism_Ready = 1.020103
write_to_read_ratio_blp_rw_average = 0.068195
GrpLevelPara = 1.109293 

BW Util details:
bwutil = 0.010415 
total_CMD = 408467 
util_bw = 4254 
Wasted_Col = 11438 
Wasted_Row = 8315 
Idle = 384460 

BW Util Bottlenecks: 
RCDc_limit = 10253 
RCDWRc_limit = 296 
WTRc_limit = 275 
RTWc_limit = 454 
CCDLc_limit = 1746 
rwq = 0 
CCDLc_limit_alone = 1688 
WTRc_limit_alone = 259 
RTWc_limit_alone = 412 

Commands details: 
total_CMD = 408467 
n_nop = 404925 
Read = 1975 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 722 
n_pre = 706 
n_ref = 0 
n_req = 2017 
total_req = 2127 

Dual Bus Interface Util: 
issued_total_row = 1428 
issued_total_col = 2127 
Row_Bus_Util =  0.003496 
CoL_Bus_Util = 0.005207 
Either_Row_CoL_Bus_Util = 0.008671 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.003670 
queue_avg = 0.041482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0414819
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=408467 n_nop=406044 n_act=510 n_pre=494 n_ref_event=0 n_req=1389 n_rd=1377 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.006963
n_activity=31687 dram_eff=0.08975
bk0: 109a 407122i bk1: 60a 407639i bk2: 34a 408207i bk3: 40a 408078i bk4: 71a 407654i bk5: 122a 407399i bk6: 175a 405764i bk7: 180a 405536i bk8: 45a 407528i bk9: 69a 407306i bk10: 11a 408374i bk11: 14a 408329i bk12: 90a 407444i bk13: 68a 407457i bk14: 166a 406082i bk15: 123a 406882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641469
Row_Buffer_Locality_read = 0.645606
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 1.143509
Bank_Level_Parallism_Col = 1.084458
Bank_Level_Parallism_Ready = 1.016073
write_to_read_ratio_blp_rw_average = 0.031689
GrpLevelPara = 1.066491 

BW Util details:
bwutil = 0.006963 
total_CMD = 408467 
util_bw = 2844 
Wasted_Col = 8280 
Wasted_Row = 6705 
Idle = 390638 

BW Util Bottlenecks: 
RCDc_limit = 7658 
RCDWRc_limit = 81 
WTRc_limit = 39 
RTWc_limit = 131 
CCDLc_limit = 1043 
rwq = 0 
CCDLc_limit_alone = 1036 
WTRc_limit_alone = 39 
RTWc_limit_alone = 124 

Commands details: 
total_CMD = 408467 
n_nop = 406044 
Read = 1377 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 510 
n_pre = 494 
n_ref = 0 
n_req = 1389 
total_req = 1422 

Dual Bus Interface Util: 
issued_total_row = 1004 
issued_total_col = 1422 
Row_Bus_Util =  0.002458 
CoL_Bus_Util = 0.003481 
Either_Row_CoL_Bus_Util = 0.005932 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001238 
queue_avg = 0.027503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0275028
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=408467 n_nop=405175 n_act=633 n_pre=617 n_ref_event=0 n_req=1925 n_rd=1875 n_rd_L2_A=0 n_write=0 n_wr_bk=173 bw_util=0.01003
n_activity=37598 dram_eff=0.1089
bk0: 155a 406141i bk1: 92a 407275i bk2: 134a 406761i bk3: 182a 406188i bk4: 111a 406918i bk5: 71a 407375i bk6: 104a 406716i bk7: 135a 406650i bk8: 32a 408106i bk9: 85a 407139i bk10: 184a 406311i bk11: 226a 405615i bk12: 62a 407975i bk13: 56a 407771i bk14: 178a 406353i bk15: 68a 407561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678961
Row_Buffer_Locality_read = 0.685333
Row_Buffer_Locality_write = 0.440000
Bank_Level_Parallism = 1.218252
Bank_Level_Parallism_Col = 1.126858
Bank_Level_Parallism_Ready = 1.027751
write_to_read_ratio_blp_rw_average = 0.080238
GrpLevelPara = 1.097355 

BW Util details:
bwutil = 0.010028 
total_CMD = 408467 
util_bw = 4096 
Wasted_Col = 10590 
Wasted_Row = 7526 
Idle = 386255 

BW Util Bottlenecks: 
RCDc_limit = 9152 
RCDWRc_limit = 193 
WTRc_limit = 264 
RTWc_limit = 560 
CCDLc_limit = 1748 
rwq = 0 
CCDLc_limit_alone = 1724 
WTRc_limit_alone = 250 
RTWc_limit_alone = 550 

Commands details: 
total_CMD = 408467 
n_nop = 405175 
Read = 1875 
Write = 0 
L2_Alloc = 0 
L2_WB = 173 
n_act = 633 
n_pre = 617 
n_ref = 0 
n_req = 1925 
total_req = 2048 

Dual Bus Interface Util: 
issued_total_row = 1250 
issued_total_col = 2048 
Row_Bus_Util =  0.003060 
CoL_Bus_Util = 0.005014 
Either_Row_CoL_Bus_Util = 0.008059 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001823 
queue_avg = 0.039271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0392712
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=408467 n_nop=403829 n_act=952 n_pre=936 n_ref_event=0 n_req=2647 n_rd=2600 n_rd_L2_A=0 n_write=0 n_wr_bk=172 bw_util=0.01357
n_activity=51195 dram_eff=0.1083
bk0: 97a 407341i bk1: 151a 406762i bk2: 173a 406197i bk3: 153a 406684i bk4: 197a 405670i bk5: 116a 407111i bk6: 275a 403719i bk7: 267a 404134i bk8: 57a 407489i bk9: 154a 406553i bk10: 147a 406621i bk11: 136a 406053i bk12: 156a 406482i bk13: 127a 406968i bk14: 175a 405847i bk15: 219a 405609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645637
Row_Buffer_Locality_read = 0.653462
Row_Buffer_Locality_write = 0.212766
Bank_Level_Parallism = 1.269699
Bank_Level_Parallism_Col = 1.144218
Bank_Level_Parallism_Ready = 1.026824
write_to_read_ratio_blp_rw_average = 0.058760
GrpLevelPara = 1.118007 

BW Util details:
bwutil = 0.013573 
total_CMD = 408467 
util_bw = 5544 
Wasted_Col = 14743 
Wasted_Row = 10769 
Idle = 377411 

BW Util Bottlenecks: 
RCDc_limit = 13507 
RCDWRc_limit = 271 
WTRc_limit = 320 
RTWc_limit = 470 
CCDLc_limit = 2139 
rwq = 0 
CCDLc_limit_alone = 2115 
WTRc_limit_alone = 310 
RTWc_limit_alone = 456 

Commands details: 
total_CMD = 408467 
n_nop = 403829 
Read = 2600 
Write = 0 
L2_Alloc = 0 
L2_WB = 172 
n_act = 952 
n_pre = 936 
n_ref = 0 
n_req = 2647 
total_req = 2772 

Dual Bus Interface Util: 
issued_total_row = 1888 
issued_total_col = 2772 
Row_Bus_Util =  0.004622 
CoL_Bus_Util = 0.006786 
Either_Row_CoL_Bus_Util = 0.011355 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.004743 
queue_avg = 0.051901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0519014
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=408467 n_nop=407058 n_act=271 n_pre=255 n_ref_event=0 n_req=850 n_rd=839 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.004323
n_activity=18643 dram_eff=0.09473
bk0: 19a 408104i bk1: 68a 407767i bk2: 39a 408299i bk3: 58a 408284i bk4: 31a 408394i bk5: 88a 406893i bk6: 85a 407377i bk7: 58a 407721i bk8: 39a 407733i bk9: 71a 407578i bk10: 42a 408134i bk11: 5a 408437i bk12: 53a 408026i bk13: 51a 407685i bk14: 56a 407639i bk15: 76a 407564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695294
Row_Buffer_Locality_read = 0.703218
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 1.103313
Bank_Level_Parallism_Col = 1.055942
Bank_Level_Parallism_Ready = 1.006787
write_to_read_ratio_blp_rw_average = 0.046321
GrpLevelPara = 1.044539 

BW Util details:
bwutil = 0.004323 
total_CMD = 408467 
util_bw = 1766 
Wasted_Col = 4629 
Wasted_Row = 3563 
Idle = 398509 

BW Util Bottlenecks: 
RCDc_limit = 4054 
RCDWRc_limit = 86 
WTRc_limit = 46 
RTWc_limit = 67 
CCDLc_limit = 689 
rwq = 0 
CCDLc_limit_alone = 683 
WTRc_limit_alone = 42 
RTWc_limit_alone = 65 

Commands details: 
total_CMD = 408467 
n_nop = 407058 
Read = 839 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 271 
n_pre = 255 
n_ref = 0 
n_req = 850 
total_req = 883 

Dual Bus Interface Util: 
issued_total_row = 526 
issued_total_col = 883 
Row_Bus_Util =  0.001288 
CoL_Bus_Util = 0.002162 
Either_Row_CoL_Bus_Util = 0.003449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0145177

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53933, Miss = 910, Miss_rate = 0.017, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[1]: Access = 51614, Miss = 1095, Miss_rate = 0.021, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[2]: Access = 57233, Miss = 2086, Miss_rate = 0.036, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[3]: Access = 42983, Miss = 968, Miss_rate = 0.023, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[4]: Access = 57098, Miss = 1622, Miss_rate = 0.028, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[5]: Access = 46252, Miss = 1222, Miss_rate = 0.026, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[6]: Access = 52425, Miss = 875, Miss_rate = 0.017, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[7]: Access = 51994, Miss = 1015, Miss_rate = 0.020, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[8]: Access = 60557, Miss = 1208, Miss_rate = 0.020, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[9]: Access = 41272, Miss = 854, Miss_rate = 0.021, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[10]: Access = 48966, Miss = 399, Miss_rate = 0.008, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[11]: Access = 47268, Miss = 755, Miss_rate = 0.016, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[12]: Access = 46177, Miss = 837, Miss_rate = 0.018, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[13]: Access = 54300, Miss = 1095, Miss_rate = 0.020, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[14]: Access = 44871, Miss = 662, Miss_rate = 0.015, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[15]: Access = 50374, Miss = 1851, Miss_rate = 0.037, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[16]: Access = 50400, Miss = 792, Miss_rate = 0.016, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[17]: Access = 49824, Miss = 614, Miss_rate = 0.012, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[18]: Access = 53409, Miss = 2336, Miss_rate = 0.044, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[19]: Access = 49381, Miss = 656, Miss_rate = 0.013, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[20]: Access = 52308, Miss = 1765, Miss_rate = 0.034, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[21]: Access = 56321, Miss = 1187, Miss_rate = 0.021, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[22]: Access = 51729, Miss = 839, Miss_rate = 0.016, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[23]: Access = 42228, Miss = 113, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1212917
L2_total_cache_misses = 25756
L2_total_cache_miss_rate = 0.0212
L2_total_cache_pending_hits = 2547
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 911752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7893
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13520
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 272862
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4135
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 935693
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277224
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.213
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1212917
icnt_total_pkts_simt_to_mem=1212917
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 278.988
	minimum = 5
	maximum = 1014
Network latency average = 70.951
	minimum = 5
	maximum = 432
Slowest packet = 1029034
Flit latency average = 70.951
	minimum = 5
	maximum = 432
Slowest flit = 1968182
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.397856
	minimum = 0.316012 (at node 14)
	maximum = 0.524853 (at node 36)
Accepted packet rate average = 0.397856
	minimum = 0.316012 (at node 14)
	maximum = 0.524853 (at node 36)
Injected flit rate average = 0.397856
	minimum = 0.316012 (at node 14)
	maximum = 0.524853 (at node 36)
Accepted flit rate average= 0.397856
	minimum = 0.316012 (at node 14)
	maximum = 0.524853 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 83.7526 (13 samples)
	minimum = 5 (13 samples)
	maximum = 404.385 (13 samples)
Network latency average = 48.9668 (13 samples)
	minimum = 5 (13 samples)
	maximum = 262.846 (13 samples)
Flit latency average = 48.9668 (13 samples)
	minimum = 5 (13 samples)
	maximum = 262.846 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.0842017 (13 samples)
	minimum = 0.0630692 (13 samples)
	maximum = 0.165061 (13 samples)
Accepted packet rate average = 0.0842017 (13 samples)
	minimum = 0.0630692 (13 samples)
	maximum = 0.165061 (13 samples)
Injected flit rate average = 0.0842017 (13 samples)
	minimum = 0.0630692 (13 samples)
	maximum = 0.165061 (13 samples)
Accepted flit rate average = 0.0842017 (13 samples)
	minimum = 0.0630692 (13 samples)
	maximum = 0.165061 (13 samples)
Injected packet size average = 1 (13 samples)
Accepted packet size average = 1 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 53 sec (113 sec)
gpgpu_simulation_rate = 184017 (inst/sec)
gpgpu_simulation_rate = 2048 (cycle/sec)
gpgpu_silicon_slowdown = 691894x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a5ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9df9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 7774
gpu_sim_insn = 1323702
gpu_ipc =     170.2730
gpu_tot_sim_cycle = 239301
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =      92.4261
gpu_tot_issued_cta = 1792
gpu_occupancy = 67.0494% 
gpu_tot_occupancy = 66.2298% 
max_total_param_size = 0
gpu_stall_dramfull = 13368
gpu_stall_icnt2sh    = 12845
partiton_level_parallism =       1.3172
partiton_level_parallism_total  =       5.1114
partiton_level_parallism_util =       4.0315
partiton_level_parallism_util_total  =       9.7672
L2_BW  =      59.7276 GB/Sec
L2_BW_total  =     231.7702 GB/Sec
gpu_total_sim_rate=190669

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1397, 1196, 1296, 1092, 1263, 936, 1450, 1165, 1352, 1187, 1001, 815, 1287, 935, 814, 1089, 1022, 989, 1044, 1461, 957, 794, 748, 1054, 1066, 913, 1186, 1131, 910, 791, 838, 1098, 1175, 848, 881, 1286, 1089, 848, 1166, 1002, 715, 1088, 988, 935, 783, 1070, 1277, 956, 1110, 869, 1002, 1145, 924, 1122, 1288, 846, 737, 1101, 826, 915, 1179, 860, 1101, 970, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 1278089
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 937741
gpgpu_n_mem_write_global = 285416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805487
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3021508	W0_Idle:1504419	W0_Scoreboard:7538084	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:405282	WS1:405083	WS2:405560	WS3:408988	
dual_issue_nums: WS0:21353	WS1:21434	WS2:21404	WS3:21565	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7501928 {8:937741,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11416640 {40:285416,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37509640 {40:937741,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283328 {8:285416,}
maxmflatency = 1785 
max_icnt2mem_latency = 1259 
maxmrqlatency = 64 
max_icnt2sh_latency = 529 
averagemflatency = 563 
avg_icnt2mem_latency = 392 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 45 
mrq_lat_table:15579 	202 	254 	1677 	4030 	137 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	313975 	195067 	663518 	50597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	106624 	87719 	40746 	39614 	55028 	84648 	258699 	549200 	879 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	316049 	436319 	203096 	95634 	53497 	58665 	59400 	497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	189 	40 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         9        12        10        23         8        13        22        12        29        13        21        10        10        10         8 
dram[1]:        12        16        18        15         9        11        10         9        12        11        11        13        10        11         6        10 
dram[2]:        16        14         8        11        26        21        11        13        14        11        10        11        17        14        22         8 
dram[3]:        12         8        10        14         8         8        11        10        11        15        12        10         4         5         8        17 
dram[4]:        13        19         7        11        20         8         9        12        10        10         7         9        13         8         6        20 
dram[5]:        12        24         7         8         8        12        23        17        12         8         5         4         7        10        12         7 
dram[6]:        15        13        10         7        19        63        13        16        11        10         9         9         9         4        14         4 
dram[7]:        16         9        19        16        10         8         9        10         8        17         6        10         9         7        13         9 
dram[8]:        10        11        18         9        14        13        13        12         5         9         0         5         9         7         8         8 
dram[9]:        15         6        11        14        15         8         9        19        12         7        23        15        18         8        14        11 
dram[10]:        13        12        17        11        12         9        16        13         8        10        17        11         7        10        12        17 
dram[11]:         3        16        18        33        20         7        11         8         6         5        24         0         9         7        10        13 
maximum service time to same row:
dram[0]:      7174      8137     20046     10383     12460      6359      8876     17535      8322      6282     10530     17026      6290      6181     40207      8914 
dram[1]:      7809      8412     15879     16916      8620      8084     11947      9560      6310      6168     10039      7700      8187      6686     14157     12176 
dram[2]:     10632      9385     13993     21900      9352     12456     13854     15305      8137      6482      7033     16151     21916     21822      9490     10357 
dram[3]:      7995      6357     14188      8390     21325     30793     10339      6349      6232      6036      9456     13104      7380     29531     38934      7851 
dram[4]:      6098      6074     16641      7117     10371     14427     10389     12776     15787      8532      9657     15507      8012      7093     28475     17344 
dram[5]:     10064      9847      6472     10689     11240     16421      9806     12211      8321      6921      7280     13590     10178     10750     11215     10845 
dram[6]:      7104      9574     11156     12439     18740     37242     11528      6257      6699      6136      6645     14841     15659     14606      6391     16953 
dram[7]:      7578     13474      6576     12263     23572     14400      6633      8170      7668      9896     11334      7254      6981      6669      6217      7749 
dram[8]:      8619      6280     40409     29548     12759     16338      9038     10638     10623      6386     10111      8806      6370      7418      7819     11402 
dram[9]:      7000     22010      6302     12813     14325     22191      6433     20786     32058      6242     16509      6115     21773     10751      6316     14838 
dram[10]:     12730      7723     10935     20979      8309      6455      6019      6018      6533      6780      8300      5972      6074      9227      6171     10439 
dram[11]:     19226      9117     39887     32689     50521     23700     12216      9699     22574      9373     22343     16009     14884      6540      7092     15211 
average row accesses per activate:
dram[0]:  2.760563  3.384615  3.437500  3.210526  4.666667  2.377778  4.416667  4.172414  2.419355  3.720000  5.083333  3.900000  3.115385  3.116667  3.454545  3.882353 
dram[1]:  2.761194  3.384615  5.121212  4.636364  2.770270  2.755102  2.426229  2.790698  2.701149  3.609756  3.909091  4.428571  2.508475  2.844445  2.680000  3.250000 
dram[2]:  2.904762  2.935897  2.461539  2.758065  3.592592  3.720000  2.509091  2.602410  2.724638  3.326531  3.166667  2.918919  3.243243  3.555556  2.739130  2.979592 
dram[3]:  2.953846  2.940000  3.194444  3.145833  4.833333  3.200000  2.611111  2.950000  2.321429  3.615385  2.805556  2.472727  4.800000  4.571429  6.500000  3.172414 
dram[4]:  2.949152  3.396226  3.102564  3.718750  3.342105  3.142857  2.500000  3.111111  2.978723  2.875000  1.974359  2.288889  3.000000  3.343750  2.750000  3.238095 
dram[5]:  3.212121  4.476191  2.814815  2.500000  2.702703  4.192307  3.285714  3.315789  4.900000  2.684211  2.285714  2.125000  3.857143  3.000000  3.482759  2.470588 
dram[6]:  2.812500  2.836066  2.950000  3.027778  3.625000  9.700000  3.540000  3.326923  2.785714  2.530612  3.052632  2.370370  4.384615  2.888889  3.396226  2.250000 
dram[7]:  3.203704  2.608696  3.465517  3.170213  3.200000  2.339286  3.148148  2.440000  3.160000  3.071429  2.406780  2.425532  2.978261  3.214286  2.485294  3.314286 
dram[8]:  3.114286  2.857143  4.857143  3.727273  3.130435  4.310345  2.405406  2.389610  1.956522  2.379310 11.000000  3.500000  3.103448  2.428571  2.569231  2.928571 
dram[9]:  3.750000  2.875000  2.977778  3.137931  3.545455  3.040000  2.229167  3.021739  4.125000  2.666667  3.403509  3.064935  6.888889  3.111111  3.122807  2.833333 
dram[10]:  3.500000  3.282609  2.916667  3.229167  2.847222  3.696970  2.317073  2.460177  2.714286  3.180000  3.000000  2.158730  3.000000  3.175000  2.757576  2.881579 
dram[11]:  2.111111  3.777778 13.000000 11.600000 15.500000  2.186047  2.900000  3.105263  1.950000  3.086957  6.000000  5.000000  4.818182  2.217391  2.761905  3.166667 
average row locality = 21881/7272 = 3.008938
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       196        88       106       118       124       104       103       113       150       186        61        78       161       187        38        61 
dram[1]:       183       175       160        99       202       134       139       114       235       148        83        60       147       128        63       116 
dram[2]:       183       229       150       168       190       184       127       208       188       163        75       108       120       160       121       145 
dram[3]:       191       146       114       144        28        28        93        59       129       141        99       136        24        32        26        92 
dram[4]:       172       180       120       115       125        88       114        75       139       138        77       103       123       107        31        65 
dram[5]:       106        91        74        48        95       105        90        61        49        51        32        17        54        51       101        84 
dram[6]:       180       172       109       105        83        93       174       171       156       124        58        64        55        50       180        71 
dram[7]:       171       114       199       149       109       124        79       116        79        84       142       114       134        90       164       115 
dram[8]:       109        60        34        40        71       122       175       180        45        69        11        14        90        68       166       123 
dram[9]:       155        92       134       182       111        71       104       135        32        93       192       234        62        56       178        68 
dram[10]:        97       151       173       153       197       116       275       267        57       158       147       136       156       127       175       219 
dram[11]:        19        68        39        58        31        88        85        58        39        71        42         5        53        51        56        76 
total dram reads = 21489
bank skew: 275/5 = 55.00
chip skew: 2604/839 = 3.10
number of total write accesses:
dram[0]:         0         0        14        15         8        12        12        30         0         0         0         0         4         0         0        15 
dram[1]:         8         4        33         9        12         4        33        24         0         0        12         8         4         0        15         4 
dram[2]:         0         0        37        12        16         8        44        32         0         0         4         0         0         0        17         4 
dram[3]:         4         4         4        24         4        16         4         0         4         0         8         0         0         0         0         0 
dram[4]:         6         0         4        15         6         0        44        36         4         0         0         0         0         0         8        11 
dram[5]:         0         9         8         8        19        16         8         8         0         0         0         0         0         0         0         0 
dram[6]:         0         4        29        14        13        16        12         8         0         0         0         0         8         8         0         4 
dram[7]:         5        24         6         0        12        28        24        21         0         8         0         0        12         0        12         4 
dram[8]:         0         0         0         4         4        12        12        13         0         0         0         0         0         0         4         0 
dram[9]:        78         0         0         0        20        19        12        16         4        12         8         8         0         0         0         0 
dram[10]:         4         0         8         8        32        21        34        40         0         4         0         0         0         0        25         0 
dram[11]:         0         0         0         0         0        24         8         4         0         0         0         0         0         0         8         0 
total dram writes = 1454
min_bank_accesses = 0!
chip skew: 177/44 = 4.02
average mf latency per bank:
dram[0]:      13428     28564     22008     18681     16079     21855     20237     16690     28573     19000    127199     93148     39013     24988     53199     28746
dram[1]:      16424     14603     14932     22625     14432     17905     15371     15190     15620     24712     89597     56651     40752     54691     25241     15751
dram[2]:      17454     11078     14913     15984     13013     15683     15417     12757     23020     25553    113941     64671     36335     37023     16927     16482
dram[3]:      14419     17637     24503     15828     69728     63045     24362     34898     26932     27757     58763     46609    246515    187118     86365     24731
dram[4]:      17340     23970     25332     25811     18984     32660     17647     32551     37862     33663     90793    117515     69623     81119     60408     30192
dram[5]:      23114     31571     24626     39249     21973     15889     27502     37802     73010     65484    135170    252709    110589     90219     20136     33733
dram[6]:      16555     17540     18549     21333     26003     19438     12852     13203     55272     29270     51525     78994     70270     87270     13821     28629
dram[7]:      16552     21491     12235     14356     19697     19286     24566     17256     42255     41754     46778     31526     25760     40679     13969     18462
dram[8]:      26377     47769     53007     65310     37395     18300     12202     12805     88008     70872    410300    435272     39068     77530     11650     18185
dram[9]:      10964     27254     18524     12414     22205     23934     19923     18788     85488     35157     30757     26010     85139    120119     14679     24021
dram[10]:      33820     20526     16967     15632     12030     19700      9346      6991     75820     24079     38168     57356     47352     45345     13057     12869
dram[11]:     100068     32932     59228     43340     54430     22377     22532     40376     79031     46233    129850   1049628    104128     99699     37453     28909
maximum mf latency per bank:
dram[0]:       1192      1152      1143      1148      1166      1120      1247      1345      1257      1271      1143      1338      1190      1343      1139      1111
dram[1]:       1395      1307      1279      1274      1295      1295      1256      1238      1373      1388      1321      1311      1320      1313      1313      1245
dram[2]:       1435      1406      1349      1317      1411      1416      1380      1380      1380      1441      1377      1374      1329      1405      1367      1352
dram[3]:       1044      1093      1054      1146      1034      1031      1111      1348      1175      1290      1260      1266      1134      1090      1079      1167
dram[4]:       1776      1735      1713      1696      1717      1741      1709      1651      1784      1741      1677      1691      1694      1726      1785      1713
dram[5]:       1121      1100      1122      1242      1126      1039      1098      1063      1275      1362      1137      1318      1098      1152      1044      1135
dram[6]:       1095      1083      1221      1082      1084      1016      1310      1285      1388      1344      1285      1231      1202      1331      1123      1073
dram[7]:       1183      1176      1208      1115      1085      1060      1096      1098      1257      1166      1281      1178      1103      1086      1122      1140
dram[8]:       1090      1096      1075      1041      1009      1109      1220      1064      1290      1388      1226      1077      1090      1174      1074      1053
dram[9]:       1054      1091      1101      1049      1129      1010      1252      1206      1291      1390      1382      1257      1132      1093      1038      1077
dram[10]:       1157      1153      1160      1124      1142      1115      1145      1114      1216      1210      1243      1256      1165      1129      1186      1118
dram[11]:       1074      1097      1076      1014      1054      1066      1136      1152      1175      1154      1134      1256      1266      1297      1025      1267
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=422181 n_nop=419041 n_act=590 n_pre=574 n_ref_event=94206722280096 n_req=1904 n_rd=1874 n_rd_L2_A=0 n_write=0 n_wr_bk=110 bw_util=0.009399
n_activity=36746 dram_eff=0.108
bk0: 196a 419561i bk1: 88a 421170i bk2: 106a 420898i bk3: 118a 420632i bk4: 124a 421135i bk5: 104a 420473i bk6: 103a 421204i bk7: 113a 420968i bk8: 150a 419970i bk9: 186a 420311i bk10: 61a 421634i bk11: 78a 421459i bk12: 161a 420184i bk13: 187a 419913i bk14: 38a 421664i bk15: 61a 421486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697479
Row_Buffer_Locality_read = 0.706510
Row_Buffer_Locality_write = 0.133333
Bank_Level_Parallism = 1.175551
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.021543
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.009399 
total_CMD = 422181 
util_bw = 3968 
Wasted_Col = 9753 
Wasted_Row = 7294 
Idle = 401166 

BW Util Bottlenecks: 
RCDc_limit = 8562 
RCDWRc_limit = 212 
WTRc_limit = 96 
RTWc_limit = 291 
CCDLc_limit = 1486 
rwq = 0 
CCDLc_limit_alone = 1468 
WTRc_limit_alone = 90 
RTWc_limit_alone = 279 

Commands details: 
total_CMD = 422181 
n_nop = 419041 
Read = 1874 
Write = 0 
L2_Alloc = 0 
L2_WB = 110 
n_act = 590 
n_pre = 574 
n_ref = 94206722280096 
n_req = 1904 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 1164 
issued_total_col = 1984 
Row_Bus_Util =  0.002757 
CoL_Bus_Util = 0.004699 
Either_Row_CoL_Bus_Util = 0.007438 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002548 
queue_avg = 0.031761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0317613
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=422181 n_nop=418367 n_act=743 n_pre=727 n_ref_event=0 n_req=2231 n_rd=2186 n_rd_L2_A=0 n_write=0 n_wr_bk=170 bw_util=0.01116
n_activity=42210 dram_eff=0.1116
bk0: 183a 419674i bk1: 175a 420129i bk2: 160a 420717i bk3: 99a 421274i bk4: 202a 419324i bk5: 134a 420394i bk6: 139a 419754i bk7: 114a 420455i bk8: 235a 418929i bk9: 148a 420343i bk10: 83a 421205i bk11: 60a 421571i bk12: 147a 420037i bk13: 128a 420448i bk14: 63a 421194i bk15: 116a 420808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672792
Row_Buffer_Locality_read = 0.682983
Row_Buffer_Locality_write = 0.177778
Bank_Level_Parallism = 1.222579
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.023226
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011161 
total_CMD = 422181 
util_bw = 4712 
Wasted_Col = 12151 
Wasted_Row = 8766 
Idle = 396552 

BW Util Bottlenecks: 
RCDc_limit = 10605 
RCDWRc_limit = 291 
WTRc_limit = 307 
RTWc_limit = 390 
CCDLc_limit = 2102 
rwq = 0 
CCDLc_limit_alone = 2081 
WTRc_limit_alone = 298 
RTWc_limit_alone = 378 

Commands details: 
total_CMD = 422181 
n_nop = 418367 
Read = 2186 
Write = 0 
L2_Alloc = 0 
L2_WB = 170 
n_act = 743 
n_pre = 727 
n_ref = 0 
n_req = 2231 
total_req = 2356 

Dual Bus Interface Util: 
issued_total_row = 1470 
issued_total_col = 2356 
Row_Bus_Util =  0.003482 
CoL_Bus_Util = 0.005581 
Either_Row_CoL_Bus_Util = 0.009034 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.003146 
queue_avg = 0.045933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0459329
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=422181 n_nop=417752 n_act=881 n_pre=865 n_ref_event=0 n_req=2564 n_rd=2519 n_rd_L2_A=0 n_write=0 n_wr_bk=174 bw_util=0.01276
n_activity=47187 dram_eff=0.1141
bk0: 183a 419814i bk1: 229a 419281i bk2: 150a 419560i bk3: 168a 419683i bk4: 190a 420000i bk5: 184a 420172i bk6: 127a 419954i bk7: 208a 418845i bk8: 188a 419531i bk9: 163a 420087i bk10: 75a 421137i bk11: 108a 420739i bk12: 120a 420739i bk13: 160a 420494i bk14: 121a 420370i bk15: 145a 420337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662246
Row_Buffer_Locality_read = 0.669710
Row_Buffer_Locality_write = 0.244444
Bank_Level_Parallism = 1.264405
Bank_Level_Parallism_Col = 1.153719
Bank_Level_Parallism_Ready = 1.033358
write_to_read_ratio_blp_rw_average = 0.060227
GrpLevelPara = 1.117445 

BW Util details:
bwutil = 0.012758 
total_CMD = 422181 
util_bw = 5386 
Wasted_Col = 14058 
Wasted_Row = 9935 
Idle = 392802 

BW Util Bottlenecks: 
RCDc_limit = 12517 
RCDWRc_limit = 279 
WTRc_limit = 484 
RTWc_limit = 523 
CCDLc_limit = 2486 
rwq = 0 
CCDLc_limit_alone = 2417 
WTRc_limit_alone = 435 
RTWc_limit_alone = 503 

Commands details: 
total_CMD = 422181 
n_nop = 417752 
Read = 2519 
Write = 0 
L2_Alloc = 0 
L2_WB = 174 
n_act = 881 
n_pre = 865 
n_ref = 0 
n_req = 2564 
total_req = 2693 

Dual Bus Interface Util: 
issued_total_row = 1746 
issued_total_col = 2693 
Row_Bus_Util =  0.004136 
CoL_Bus_Util = 0.006379 
Either_Row_CoL_Bus_Util = 0.010491 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.002258 
queue_avg = 0.057584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0575843
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=422181 n_nop=419613 n_act=517 n_pre=501 n_ref_event=0 n_req=1501 n_rd=1482 n_rd_L2_A=0 n_write=0 n_wr_bk=72 bw_util=0.007362
n_activity=31927 dram_eff=0.09735
bk0: 191a 419842i bk1: 146a 420268i bk2: 114a 420762i bk3: 144a 420124i bk4: 28a 421833i bk5: 28a 421748i bk6: 93a 420893i bk7: 59a 421420i bk8: 129a 420131i bk9: 141a 420678i bk10: 99a 420784i bk11: 136a 420150i bk12: 24a 421915i bk13: 32a 421951i bk14: 26a 422062i bk15: 92a 421209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.665556
Row_Buffer_Locality_read = 0.672065
Row_Buffer_Locality_write = 0.157895
Bank_Level_Parallism = 1.153480
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.017330
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.007362 
total_CMD = 422181 
util_bw = 3108 
Wasted_Col = 8636 
Wasted_Row = 6478 
Idle = 403959 

BW Util Bottlenecks: 
RCDc_limit = 7687 
RCDWRc_limit = 131 
WTRc_limit = 58 
RTWc_limit = 232 
CCDLc_limit = 1183 
rwq = 0 
CCDLc_limit_alone = 1177 
WTRc_limit_alone = 58 
RTWc_limit_alone = 226 

Commands details: 
total_CMD = 422181 
n_nop = 419613 
Read = 1482 
Write = 0 
L2_Alloc = 0 
L2_WB = 72 
n_act = 517 
n_pre = 501 
n_ref = 0 
n_req = 1501 
total_req = 1554 

Dual Bus Interface Util: 
issued_total_row = 1018 
issued_total_col = 1554 
Row_Bus_Util =  0.002411 
CoL_Bus_Util = 0.003681 
Either_Row_CoL_Bus_Util = 0.006083 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.001558 
queue_avg = 0.027067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0270666
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=422181 n_nop=419049 n_act=626 n_pre=610 n_ref_event=0 n_req=1807 n_rd=1772 n_rd_L2_A=0 n_write=0 n_wr_bk=134 bw_util=0.009029
n_activity=36017 dram_eff=0.1058
bk0: 172a 419946i bk1: 180a 420153i bk2: 120a 420635i bk3: 115a 420803i bk4: 125a 420683i bk5: 88a 421074i bk6: 114a 420084i bk7: 75a 421034i bk8: 139a 420304i bk9: 138a 420407i bk10: 77a 420734i bk11: 103a 420503i bk12: 123a 420605i bk13: 107a 420922i bk14: 31a 421645i bk15: 65a 421357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661870
Row_Buffer_Locality_read = 0.671558
Row_Buffer_Locality_write = 0.171429
Bank_Level_Parallism = 1.225511
Bank_Level_Parallism_Col = 1.132088
Bank_Level_Parallism_Ready = 1.031837
write_to_read_ratio_blp_rw_average = 0.071058
GrpLevelPara = 1.102895 

BW Util details:
bwutil = 0.009029 
total_CMD = 422181 
util_bw = 3812 
Wasted_Col = 10128 
Wasted_Row = 7465 
Idle = 400776 

BW Util Bottlenecks: 
RCDc_limit = 8934 
RCDWRc_limit = 214 
WTRc_limit = 229 
RTWc_limit = 404 
CCDLc_limit = 1622 
rwq = 0 
CCDLc_limit_alone = 1601 
WTRc_limit_alone = 218 
RTWc_limit_alone = 394 

Commands details: 
total_CMD = 422181 
n_nop = 419049 
Read = 1772 
Write = 0 
L2_Alloc = 0 
L2_WB = 134 
n_act = 626 
n_pre = 610 
n_ref = 0 
n_req = 1807 
total_req = 1906 

Dual Bus Interface Util: 
issued_total_row = 1236 
issued_total_col = 1906 
Row_Bus_Util =  0.002928 
CoL_Bus_Util = 0.004515 
Either_Row_CoL_Bus_Util = 0.007419 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.003193 
queue_avg = 0.033623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.033623
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=422181 n_nop=420276 n_act=370 n_pre=354 n_ref_event=0 n_req=1129 n_rd=1109 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.005614
n_activity=24493 dram_eff=0.09676
bk0: 106a 420984i bk1: 91a 421338i bk2: 74a 421141i bk3: 48a 421370i bk4: 95a 420789i bk5: 105a 421087i bk6: 90a 421066i bk7: 61a 421371i bk8: 49a 421709i bk9: 51a 421451i bk10: 32a 421650i bk11: 17a 421885i bk12: 54a 421631i bk13: 51a 421639i bk14: 101a 421128i bk15: 84a 420881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684677
Row_Buffer_Locality_read = 0.693417
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 1.128977
Bank_Level_Parallism_Col = 1.070417
Bank_Level_Parallism_Ready = 1.013468
write_to_read_ratio_blp_rw_average = 0.061777
GrpLevelPara = 1.057555 

BW Util details:
bwutil = 0.005614 
total_CMD = 422181 
util_bw = 2370 
Wasted_Col = 6347 
Wasted_Row = 4826 
Idle = 408638 

BW Util Bottlenecks: 
RCDc_limit = 5488 
RCDWRc_limit = 126 
WTRc_limit = 89 
RTWc_limit = 180 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 924 
WTRc_limit_alone = 89 
RTWc_limit_alone = 166 

Commands details: 
total_CMD = 422181 
n_nop = 420276 
Read = 1109 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 370 
n_pre = 354 
n_ref = 0 
n_req = 1129 
total_req = 1185 

Dual Bus Interface Util: 
issued_total_row = 724 
issued_total_col = 1185 
Row_Bus_Util =  0.001715 
CoL_Bus_Util = 0.002807 
Either_Row_CoL_Bus_Util = 0.004512 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.002100 
queue_avg = 0.018438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0184376
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=422181 n_nop=419012 n_act=617 n_pre=601 n_ref_event=0 n_req=1877 n_rd=1845 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.00929
n_activity=36069 dram_eff=0.1087
bk0: 180a 419843i bk1: 172a 419819i bk2: 109a 420440i bk3: 105a 420625i bk4: 83a 421178i bk5: 93a 421691i bk6: 174a 420310i bk7: 171a 420221i bk8: 156a 420074i bk9: 124a 420323i bk10: 58a 421409i bk11: 64a 421150i bk12: 55a 421589i bk13: 50a 421560i bk14: 180a 420230i bk15: 71a 421058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678210
Row_Buffer_Locality_read = 0.685637
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.220047
Bank_Level_Parallism_Col = 1.121830
Bank_Level_Parallism_Ready = 1.012201
write_to_read_ratio_blp_rw_average = 0.057271
GrpLevelPara = 1.098423 

BW Util details:
bwutil = 0.009290 
total_CMD = 422181 
util_bw = 3922 
Wasted_Col = 9960 
Wasted_Row = 7219 
Idle = 401080 

BW Util Bottlenecks: 
RCDc_limit = 8931 
RCDWRc_limit = 170 
WTRc_limit = 242 
RTWc_limit = 358 
CCDLc_limit = 1530 
rwq = 0 
CCDLc_limit_alone = 1502 
WTRc_limit_alone = 236 
RTWc_limit_alone = 336 

Commands details: 
total_CMD = 422181 
n_nop = 419012 
Read = 1845 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 617 
n_pre = 601 
n_ref = 0 
n_req = 1877 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 1218 
issued_total_col = 1961 
Row_Bus_Util =  0.002885 
CoL_Bus_Util = 0.004645 
Either_Row_CoL_Bus_Util = 0.007506 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.003156 
queue_avg = 0.034703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0347031
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=422181 n_nop=418625 n_act=723 n_pre=707 n_ref_event=0 n_req=2026 n_rd=1983 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=0.01013
n_activity=39601 dram_eff=0.108
bk0: 171a 420077i bk1: 114a 420426i bk2: 199a 419953i bk3: 149a 420379i bk4: 109a 420691i bk5: 124a 419897i bk6: 79a 420940i bk7: 116a 420195i bk8: 79a 421161i bk9: 84a 421131i bk10: 142a 420004i bk11: 114a 420466i bk12: 134a 420386i bk13: 90a 421043i bk14: 164a 419635i bk15: 115a 420787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650049
Row_Buffer_Locality_read = 0.661624
Row_Buffer_Locality_write = 0.116279
Bank_Level_Parallism = 1.252579
Bank_Level_Parallism_Col = 1.135945
Bank_Level_Parallism_Ready = 1.019991
write_to_read_ratio_blp_rw_average = 0.069171
GrpLevelPara = 1.108813 

BW Util details:
bwutil = 0.010133 
total_CMD = 422181 
util_bw = 4278 
Wasted_Col = 11479 
Wasted_Row = 8331 
Idle = 398093 

BW Util Bottlenecks: 
RCDc_limit = 10269 
RCDWRc_limit = 296 
WTRc_limit = 275 
RTWc_limit = 459 
CCDLc_limit = 1766 
rwq = 0 
CCDLc_limit_alone = 1708 
WTRc_limit_alone = 259 
RTWc_limit_alone = 417 

Commands details: 
total_CMD = 422181 
n_nop = 418625 
Read = 1983 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 723 
n_pre = 707 
n_ref = 0 
n_req = 2026 
total_req = 2139 

Dual Bus Interface Util: 
issued_total_row = 1430 
issued_total_col = 2139 
Row_Bus_Util =  0.003387 
CoL_Bus_Util = 0.005067 
Either_Row_CoL_Bus_Util = 0.008423 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.003656 
queue_avg = 0.040459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.040459
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=422181 n_nop=419754 n_act=510 n_pre=494 n_ref_event=0 n_req=1390 n_rd=1377 n_rd_L2_A=0 n_write=0 n_wr_bk=49 bw_util=0.006755
n_activity=31714 dram_eff=0.08993
bk0: 109a 420836i bk1: 60a 421353i bk2: 34a 421921i bk3: 40a 421792i bk4: 71a 421368i bk5: 122a 421101i bk6: 175a 419478i bk7: 180a 419250i bk8: 45a 421242i bk9: 69a 421020i bk10: 11a 422088i bk11: 14a 422043i bk12: 90a 421158i bk13: 68a 421171i bk14: 166a 419796i bk15: 123a 420596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641727
Row_Buffer_Locality_read = 0.645606
Row_Buffer_Locality_write = 0.230769
Bank_Level_Parallism = 1.143400
Bank_Level_Parallism_Col = 1.084347
Bank_Level_Parallism_Ready = 1.016028
write_to_read_ratio_blp_rw_average = 0.032965
GrpLevelPara = 1.066403 

BW Util details:
bwutil = 0.006755 
total_CMD = 422181 
util_bw = 2852 
Wasted_Col = 8286 
Wasted_Row = 6705 
Idle = 404338 

BW Util Bottlenecks: 
RCDc_limit = 7658 
RCDWRc_limit = 81 
WTRc_limit = 39 
RTWc_limit = 131 
CCDLc_limit = 1049 
rwq = 0 
CCDLc_limit_alone = 1042 
WTRc_limit_alone = 39 
RTWc_limit_alone = 124 

Commands details: 
total_CMD = 422181 
n_nop = 419754 
Read = 1377 
Write = 0 
L2_Alloc = 0 
L2_WB = 49 
n_act = 510 
n_pre = 494 
n_ref = 0 
n_req = 1390 
total_req = 1426 

Dual Bus Interface Util: 
issued_total_row = 1004 
issued_total_col = 1426 
Row_Bus_Util =  0.002378 
CoL_Bus_Util = 0.003378 
Either_Row_CoL_Bus_Util = 0.005749 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001236 
queue_avg = 0.026609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0266094
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=422181 n_nop=418855 n_act=636 n_pre=620 n_ref_event=0 n_req=1950 n_rd=1899 n_rd_L2_A=0 n_write=0 n_wr_bk=177 bw_util=0.009835
n_activity=37905 dram_eff=0.1095
bk0: 155a 419855i bk1: 92a 420989i bk2: 134a 420475i bk3: 182a 419902i bk4: 111a 420632i bk5: 71a 421089i bk6: 104a 420419i bk7: 135a 420365i bk8: 32a 421822i bk9: 93a 420811i bk10: 192a 419986i bk11: 234a 419280i bk12: 62a 421687i bk13: 56a 421483i bk14: 178a 420065i bk15: 68a 421274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681538
Row_Buffer_Locality_read = 0.687730
Row_Buffer_Locality_write = 0.450980
Bank_Level_Parallism = 1.216835
Bank_Level_Parallism_Col = 1.126172
Bank_Level_Parallism_Ready = 1.028338
write_to_read_ratio_blp_rw_average = 0.080548
GrpLevelPara = 1.096916 

BW Util details:
bwutil = 0.009835 
total_CMD = 422181 
util_bw = 4152 
Wasted_Col = 10662 
Wasted_Row = 7574 
Idle = 399793 

BW Util Bottlenecks: 
RCDc_limit = 9200 
RCDWRc_limit = 193 
WTRc_limit = 264 
RTWc_limit = 560 
CCDLc_limit = 1772 
rwq = 0 
CCDLc_limit_alone = 1748 
WTRc_limit_alone = 250 
RTWc_limit_alone = 550 

Commands details: 
total_CMD = 422181 
n_nop = 418855 
Read = 1899 
Write = 0 
L2_Alloc = 0 
L2_WB = 177 
n_act = 636 
n_pre = 620 
n_ref = 0 
n_req = 1950 
total_req = 2076 

Dual Bus Interface Util: 
issued_total_row = 1256 
issued_total_col = 2076 
Row_Bus_Util =  0.002975 
CoL_Bus_Util = 0.004917 
Either_Row_CoL_Bus_Util = 0.007878 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001804 
queue_avg = 0.038339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.038339
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=422181 n_nop=417531 n_act=954 n_pre=938 n_ref_event=0 n_req=2652 n_rd=2604 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=0.01317
n_activity=51373 dram_eff=0.1082
bk0: 97a 421055i bk1: 151a 420476i bk2: 173a 419912i bk3: 153a 420399i bk4: 197a 419385i bk5: 116a 420826i bk6: 275a 417434i bk7: 267a 417811i bk8: 57a 421202i bk9: 158a 420234i bk10: 147a 420333i bk11: 136a 419766i bk12: 156a 420195i bk13: 127a 420681i bk14: 175a 419561i bk15: 219a 419323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645551
Row_Buffer_Locality_read = 0.653610
Row_Buffer_Locality_write = 0.208333
Bank_Level_Parallism = 1.269033
Bank_Level_Parallism_Col = 1.143901
Bank_Level_Parallism_Ready = 1.026747
write_to_read_ratio_blp_rw_average = 0.059785
GrpLevelPara = 1.117747 

BW Util details:
bwutil = 0.013170 
total_CMD = 422181 
util_bw = 5560 
Wasted_Col = 14774 
Wasted_Row = 10801 
Idle = 391046 

BW Util Bottlenecks: 
RCDc_limit = 13523 
RCDWRc_limit = 280 
WTRc_limit = 320 
RTWc_limit = 470 
CCDLc_limit = 2145 
rwq = 0 
CCDLc_limit_alone = 2121 
WTRc_limit_alone = 310 
RTWc_limit_alone = 456 

Commands details: 
total_CMD = 422181 
n_nop = 417531 
Read = 2604 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 954 
n_pre = 938 
n_ref = 0 
n_req = 2652 
total_req = 2780 

Dual Bus Interface Util: 
issued_total_row = 1892 
issued_total_col = 2780 
Row_Bus_Util =  0.004481 
CoL_Bus_Util = 0.006585 
Either_Row_CoL_Bus_Util = 0.011014 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.004731 
queue_avg = 0.050215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0502154
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=422181 n_nop=420772 n_act=271 n_pre=255 n_ref_event=0 n_req=850 n_rd=839 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.004183
n_activity=18643 dram_eff=0.09473
bk0: 19a 421818i bk1: 68a 421481i bk2: 39a 422013i bk3: 58a 421998i bk4: 31a 422108i bk5: 88a 420607i bk6: 85a 421091i bk7: 58a 421435i bk8: 39a 421447i bk9: 71a 421292i bk10: 42a 421848i bk11: 5a 422151i bk12: 53a 421740i bk13: 51a 421399i bk14: 56a 421353i bk15: 76a 421278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695294
Row_Buffer_Locality_read = 0.703218
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 1.103313
Bank_Level_Parallism_Col = 1.055942
Bank_Level_Parallism_Ready = 1.006787
write_to_read_ratio_blp_rw_average = 0.046321
GrpLevelPara = 1.044539 

BW Util details:
bwutil = 0.004183 
total_CMD = 422181 
util_bw = 1766 
Wasted_Col = 4629 
Wasted_Row = 3563 
Idle = 412223 

BW Util Bottlenecks: 
RCDc_limit = 4054 
RCDWRc_limit = 86 
WTRc_limit = 46 
RTWc_limit = 67 
CCDLc_limit = 689 
rwq = 0 
CCDLc_limit_alone = 683 
WTRc_limit_alone = 42 
RTWc_limit_alone = 65 

Commands details: 
total_CMD = 422181 
n_nop = 420772 
Read = 839 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 271 
n_pre = 255 
n_ref = 0 
n_req = 850 
total_req = 883 

Dual Bus Interface Util: 
issued_total_row = 526 
issued_total_col = 883 
Row_Bus_Util =  0.001246 
CoL_Bus_Util = 0.002092 
Either_Row_CoL_Bus_Util = 0.003337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0140461

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54317, Miss = 934, Miss_rate = 0.017, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[1]: Access = 51962, Miss = 1115, Miss_rate = 0.021, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[2]: Access = 57589, Miss = 2118, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[3]: Access = 43263, Miss = 972, Miss_rate = 0.022, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[4]: Access = 57482, Miss = 1642, Miss_rate = 0.029, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[5]: Access = 46556, Miss = 1250, Miss_rate = 0.027, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[6]: Access = 52757, Miss = 891, Miss_rate = 0.017, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[7]: Access = 52382, Miss = 1027, Miss_rate = 0.020, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[8]: Access = 60997, Miss = 1236, Miss_rate = 0.020, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[9]: Access = 41524, Miss = 870, Miss_rate = 0.021, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[10]: Access = 49266, Miss = 407, Miss_rate = 0.008, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[11]: Access = 47612, Miss = 775, Miss_rate = 0.016, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[12]: Access = 46465, Miss = 865, Miss_rate = 0.019, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[13]: Access = 56692, Miss = 1099, Miss_rate = 0.019, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[14]: Access = 45159, Miss = 686, Miss_rate = 0.015, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[15]: Access = 50758, Miss = 1867, Miss_rate = 0.037, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[16]: Access = 50756, Miss = 804, Miss_rate = 0.016, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[17]: Access = 50172, Miss = 622, Miss_rate = 0.012, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[18]: Access = 53797, Miss = 2376, Miss_rate = 0.044, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[19]: Access = 49693, Miss = 672, Miss_rate = 0.014, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[20]: Access = 52688, Miss = 1777, Miss_rate = 0.034, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[21]: Access = 56705, Miss = 1203, Miss_rate = 0.021, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[22]: Access = 52073, Miss = 847, Miss_rate = 0.016, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[23]: Access = 42492, Miss = 117, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1223157
L2_total_cache_misses = 26172
L2_total_cache_miss_rate = 0.0214
L2_total_cache_pending_hits = 2547
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 913724
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7893
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13596
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 280714
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4390
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 937741
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285416
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.208
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1223157
icnt_total_pkts_simt_to_mem=1223157
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 240.684
	minimum = 5
	maximum = 1257
Network latency average = 170.471
	minimum = 5
	maximum = 868
Slowest packet = 2430874
Flit latency average = 170.471
	minimum = 5
	maximum = 868
Slowest flit = 2434904
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.050662
	minimum = 0.0324157 (at node 37)
	maximum = 0.307692 (at node 41)
Accepted packet rate average = 0.050662
	minimum = 0.0324157 (at node 37)
	maximum = 0.307692 (at node 41)
Injected flit rate average = 0.050662
	minimum = 0.0324157 (at node 37)
	maximum = 0.307692 (at node 41)
Accepted flit rate average= 0.050662
	minimum = 0.0324157 (at node 37)
	maximum = 0.307692 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 94.962 (14 samples)
	minimum = 5 (14 samples)
	maximum = 465.286 (14 samples)
Network latency average = 57.6457 (14 samples)
	minimum = 5 (14 samples)
	maximum = 306.071 (14 samples)
Flit latency average = 57.6457 (14 samples)
	minimum = 5 (14 samples)
	maximum = 306.071 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.081806 (14 samples)
	minimum = 0.0608796 (14 samples)
	maximum = 0.175249 (14 samples)
Accepted packet rate average = 0.081806 (14 samples)
	minimum = 0.0608796 (14 samples)
	maximum = 0.175249 (14 samples)
Injected flit rate average = 0.081806 (14 samples)
	minimum = 0.0608796 (14 samples)
	maximum = 0.175249 (14 samples)
Accepted flit rate average = 0.081806 (14 samples)
	minimum = 0.0608796 (14 samples)
	maximum = 0.175249 (14 samples)
Injected packet size average = 1 (14 samples)
Accepted packet size average = 1 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 56 sec (116 sec)
gpgpu_simulation_rate = 190669 (inst/sec)
gpgpu_simulation_rate = 2062 (cycle/sec)
gpgpu_silicon_slowdown = 687196x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a598..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a590..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a588..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a578..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a570..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a620..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9ddc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 29685
gpu_sim_insn = 2766132
gpu_ipc =      93.1828
gpu_tot_sim_cycle = 268986
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =      92.5096
gpu_tot_issued_cta = 1920
gpu_occupancy = 80.5922% 
gpu_tot_occupancy = 68.2666% 
max_total_param_size = 0
gpu_stall_dramfull = 16381
gpu_stall_icnt2sh    = 15400
partiton_level_parallism =       8.2138
partiton_level_parallism_total  =       5.4538
partiton_level_parallism_util =      11.1088
partiton_level_parallism_util_total  =       9.9673
L2_BW  =     372.4486 GB/Sec
L2_BW_total  =     247.2953 GB/Sec
gpu_total_sim_rate=185699

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1548, 1325, 1503, 1233, 1415, 1077, 1579, 1285, 1515, 1306, 1141, 966, 1438, 1053, 999, 1229, 1337, 1284, 1381, 1721, 1250, 1087, 1041, 1303, 1348, 1173, 1457, 1391, 1281, 1073, 1110, 1403, 1338, 990, 1033, 1438, 1252, 1000, 1296, 1133, 824, 1207, 1152, 1098, 968, 1179, 1407, 1097, 1274, 1021, 1155, 1298, 1110, 1264, 1462, 1021, 889, 1209, 945, 1045, 1287, 1002, 1243, 1122, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 1544612
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1175211
gpgpu_n_mem_write_global = 291774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996130
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3136035	W0_Idle:1573419	W0_Scoreboard:9346763	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:474886	WS1:473628	WS2:474830	WS3:477085	
dual_issue_nums: WS0:23440	WS1:23523	WS2:23485	WS3:23638	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9401688 {8:1175211,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11670960 {40:291774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47008440 {40:1175211,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334192 {8:291774,}
maxmflatency = 1785 
max_icnt2mem_latency = 1259 
maxmrqlatency = 67 
max_icnt2sh_latency = 529 
averagemflatency = 567 
avg_icnt2mem_latency = 396 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 44 
mrq_lat_table:20092 	253 	318 	1966 	4827 	196 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	365626 	231820 	809619 	59920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	120109 	104469 	49491 	46405 	64035 	103040 	304475 	674066 	895 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	371682 	542448 	238370 	111116 	63274 	69360 	70238 	497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	209 	46 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        14        12        17        23        23        13        22        12        29        13        21        10        10        10        15 
dram[1]:        12        16        30        15         9        11        12         9        12        13        12        13        10        11         6        12 
dram[2]:        21        14         8        17        26        21        20        16        14        11        10        11        17        14        22         8 
dram[3]:        13        17        10        14        12        14        11        10        11        15        12        10        12        17         9        17 
dram[4]:        13        19         7        11        20        17        24        12        10        10         7         9        13         8         9        20 
dram[5]:        12        24        13         8        23        25        23        17        12         8         5         4        12        10        15        11 
dram[6]:        15        13        17        25        19        63        15        16        11        10         9         9        23        14        14         4 
dram[7]:        16        10        19        16        14        21         9        10         8        17         8        10         9         7        13         9 
dram[8]:        10        11        18        10        14        13        13        12         5         9         0         5         9         7         8        12 
dram[9]:        15        15        11        14        15         9        11        19        12         8        23        15        27         8        14        11 
dram[10]:        32        23        17        20        12        24        16        13         8        10        17        11         7        10        12        22 
dram[11]:         4        16        18        33        20        14        11         8         6        11        24         5         9         7        10        13 
maximum service time to same row:
dram[0]:     10578      8137     20046     10383     12460      6359      8876     17535      8322      6282     10530     17026      7413      6181     40207      8914 
dram[1]:      7809      8412     15879     16916      8620      8084     11947      9560      6310      6419     10039      7700      8187      6686     14157     12176 
dram[2]:     10632      9385     13993     21900      9352     12456     13854     15305      8137      6482      7033     16151     21916     21822      9490     10357 
dram[3]:      7995     12459     14188      9309     21325     30793     10339      6616      6232      6036      9456     13104      7380     29531     38934      7851 
dram[4]:      6661      6074     16641      8508     10371     14427     10389     12776     15787      8532      9657     15507      8012      7093     28475     17344 
dram[5]:     10064      9847      6472     10689     11240     16421      9951     12211     12440      8093     11508     13590     10178     10750     11215     10845 
dram[6]:      7104      9574     11156     12439     18740     37242     11528      6257      6699      6136      6645     14841     15659     14606      6391     16953 
dram[7]:      7578     13474      6576     12263     23572     14400      6633      8170      7668      9896     11334      7254      6981      6669      7278      7749 
dram[8]:      8619      6280     40409     29548     12759     16338      9038     10638     10623      6386     10111      8806      6370      7418      7819     11402 
dram[9]:      7000     22010      9887     12813     14325     22191      6462     20786     32058      6242     16509      6115     21773     10751      6316     14838 
dram[10]:     12730      7723     10935     20979      8309      6455      6019      6018      8655      6780      8300      5972      6074      9227      6171     10439 
dram[11]:     19226     11321     39887     32689     50521     23700     12216      9699     22574      9373     22343     16009     14884      6540      7092     15211 
average row accesses per activate:
dram[0]:  2.887500  3.189189  3.080000  3.297872  3.902439  2.781818  4.093750  4.100000  2.368421  3.437500  3.772727  3.846154  3.015625  2.930556  2.789474  3.357143 
dram[1]:  2.442105  3.593220  4.717391  3.942857  2.536842  2.718750  2.421687  2.625000  2.762376  3.600000  3.088235  3.440000  2.500000  2.568965  2.441176  3.355556 
dram[2]:  2.946667  2.978261  2.220930  2.830986  3.293333  4.000000  2.746667  2.679612  2.689655  3.267857  2.727273  2.958333  2.924528  3.258065  2.785714  2.819672 
dram[3]:  3.037975  3.000000  2.923077  3.275862  4.750000  3.294118  2.489362  2.777778  2.260870  3.469388  2.750000  2.536232  4.285714  3.909091  5.625000  2.829268 
dram[4]:  3.014493  3.043478  2.979592  3.488889  3.109091  3.000000  2.656716  2.808511  2.866667  2.803279  2.085106  2.177419  2.864407  3.085106  2.260870  3.000000 
dram[5]:  3.190476  4.214286  2.810811  2.290323  2.517241  4.333333  3.380952  3.375000  4.230769  2.480000  2.047619  1.916667  3.684211  2.515152  3.421053  2.574468 
dram[6]:  2.651163  2.786667  2.740741  2.730769  3.235294  7.411765  3.378788  3.181818  2.820895  2.622951  2.769231  2.342857  3.363636  2.833333  3.142857  2.024390 
dram[7]:  2.918919  2.542373  3.424658  3.267857  3.000000  2.430556  3.114286  2.393443  2.857143  3.000000  2.478261  2.410714  2.833333  2.815789  2.493827  2.978723 
dram[8]:  2.853658  3.080000  4.545455  3.055556  3.000000  3.790698  2.385417  2.315789  1.843750  2.441176 21.000000  2.833333  3.000000  2.333333  2.426829  2.641510 
dram[9]:  3.616667  3.027027  3.037736  3.041667  3.187500  3.275862  2.576271  3.175439  3.250000  2.500000  3.279412  3.010753  4.800000  2.851852  3.147059  2.900000 
dram[10]:  3.750000  3.150000  2.880000  3.267857  2.723404  3.347826  2.453416  2.393103  2.500000  3.061538  3.016129  2.207317  2.953846  2.851852  2.460000  2.841584 
dram[11]:  2.083333  3.826087  5.777778  7.090909  9.000000  2.220339  2.780488  2.709677  2.038461  2.933333  8.000000  2.333333  4.571429  2.121212  2.692308  3.379310 
average row locality = 27656/9490 = 2.914226
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       231       117       146       149       156       149       128       156       179       219        83       100       192       211        52        85 
dram[1]:       227       210       204       132       234       172       188       139       279       179        99        83       179       149        76       148 
dram[2]:       218       274       177       197       241       236       186       266       233       183        86       142       155       202       148       167 
dram[3]:       234       176       149       179        35        50       116        75       154       170       130       175        30        42        45       116 
dram[4]:       205       208       145       148       167       117       160       116       170       171        98       135       169       145        47        80 
dram[5]:       134       113       101        67       137       139       137        78        55        61        43        23        70        82       129       119 
dram[6]:       227       208       135       133       103       120       219       206       189       160        72        81        70        65       219        81 
dram[7]:       208       139       247       182       152       162       103       138        99       109       171       135       163       106       197       139 
dram[8]:       117        77        49        52        84       157       226       214        59        83        21        17       114        84       197       140 
dram[9]:       187       111       161       219       143        90       147       177        37       109       221       278        72        77       213        87 
dram[10]:       134       188       213       181       243       143       383       332        79       198       187       181       192       154       234       284 
dram[11]:        25        88        51        77        36       120       109        82        53        88        56        14        64        69        67        98 
total dram reads = 26988
bank skew: 383/14 = 27.36
chip skew: 3326/1097 = 3.03
number of total write accesses:
dram[0]:         0         4        30        23        16        16        12        30         4         4         0         0         4         0         4        29 
dram[1]:        19         8        49        21        27         8        49        32         0         4        24        12         4         0        27        12 
dram[2]:        12         0        51        16        23        16        76        40         4         0        16         0         0         0        29        20 
dram[3]:        24        16        12        37        12        24         4         0         8         0         8         0         0         4         0         0 
dram[4]:         9         8         4        34        13         0        72        64         8         0         0         0         0         0        20        27 
dram[5]:         0        17        12        15        35        16        20        12         0         4         0         0         0         4         4         8 
dram[6]:         4         4        43        34        24        24        16        16         0         0         0         4        16        11         4         8 
dram[7]:        29        43        10         4        28        52        24        28         4         8         0         0        24         4        12         4 
dram[8]:         0         0         4        12        12        24        12        20         0         0         0         0         0         0         8         0 
dram[9]:        97         4         0         0        36        19        20        16         8        24         8         8         0         0         4         0 
dram[10]:         4         4        12         8        52        40        41        56         4         4         0         0         0         0        44        12 
dram[11]:         0         0         4         4         0        43        20         7         0         0         0         0         0         4        12         0 
total dram writes = 2523
min_bank_accesses = 0!
chip skew: 303/92 = 3.29
average mf latency per bank:
dram[0]:      13334     23989     17241     16568     14279     17917     19982     15181     25908     17840    125883     99295     44359     29110     43074     22717
dram[1]:      14557     14159     12708     18207     13532     15592     12785     14594     14813     22068     89372     48441     43336     61032     22308     14505
dram[2]:      15681     10586     14219     15253     11797     13645     11820     11567     20516     24512    110850     63854     35935     37941     15061     15210
dram[3]:      12565     15475     20617     14048     53667     41781     24491     33137     24520     25480     58610     47201    263117    170871     57821     23162
dram[4]:      16501     22227     24186     20916     15979     28090     14223     23865     34010     30132     90451    118596     67734     78247     40841     25001
dram[5]:      21593     27973     20627     30407     16791     14597     20376     34221     71970     56679    128501    234410    111979     71116     17583     25588
dram[6]:      14898     16551     16519     17199     22497     16593     11915     12589     48030     25402     51546     77955     66674     87074     12855     27765
dram[7]:      13958     18490     11078     13241     15264     15621     22940     16425     36524     36986     48882     33382     26008     43132     14288     18156
dram[8]:      28144     42582     40340     50335     33093     15604     11589     12392     73561     62902    277782    466659     41159     81145     11720     18665
dram[9]:      10356     25238     17348     11972     18656     23017     16461     17129     78090     31320     35058     27509     95523    114970     14008     21767
dram[10]:      28361     18274     15437     15203     10622     16881      8215      6546     56817     21500     38259     55156     50863     48856     11006     11176
dram[11]:      87659     30153     48599     35344     53661     17567     19263     32968     64790     42847    123422    485992    113526     90835     34697     26498
maximum mf latency per bank:
dram[0]:       1218      1242      1224      1180      1254      1124      1252      1345      1257      1271      1305      1338      1311      1343      1203      1214
dram[1]:       1395      1307      1279      1274      1295      1295      1256      1238      1373      1388      1321      1311      1320      1313      1313      1245
dram[2]:       1435      1406      1349      1317      1411      1416      1380      1380      1380      1441      1377      1374      1329      1405      1367      1352
dram[3]:       1044      1093      1054      1146      1034      1031      1111      1348      1175      1290      1260      1266      1134      1090      1079      1167
dram[4]:       1776      1735      1713      1696      1717      1741      1709      1651      1784      1741      1677      1691      1694      1726      1785      1713
dram[5]:       1121      1100      1122      1242      1126      1039      1098      1063      1275      1362      1137      1318      1098      1152      1044      1135
dram[6]:       1095      1083      1221      1082      1084      1016      1310      1285      1388      1344      1285      1231      1202      1331      1123      1186
dram[7]:       1183      1176      1208      1115      1085      1060      1096      1098      1257      1166      1281      1178      1103      1086      1122      1140
dram[8]:       1090      1096      1075      1062      1009      1109      1220      1064      1290      1388      1226      1077      1090      1174      1074      1053
dram[9]:       1054      1091      1101      1049      1129      1021      1252      1206      1291      1390      1382      1257      1132      1093      1038      1077
dram[10]:       1157      1153      1160      1124      1142      1115      1145      1114      1216      1210      1243      1256      1165      1129      1186      1118
dram[11]:       1074      1097      1076      1014      1054      1066      1136      1152      1175      1154      1134      1256      1266      1297      1025      1267
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=474553 n_nop=470516 n_act=767 n_pre=751 n_ref_event=94206722280096 n_req=2400 n_rd=2353 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=0.01066
n_activity=47552 dram_eff=0.1064
bk0: 231a 471582i bk1: 117a 473122i bk2: 146a 472554i bk3: 149a 472630i bk4: 156a 472955i bk5: 149a 472463i bk6: 128a 473295i bk7: 156a 472951i bk8: 179a 471828i bk9: 219a 472159i bk10: 83a 473652i bk11: 100a 473589i bk12: 192a 472086i bk13: 211a 471810i bk14: 52a 473753i bk15: 85a 473414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686250
Row_Buffer_Locality_read = 0.697408
Row_Buffer_Locality_write = 0.127660
Bank_Level_Parallism = 1.181278
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.020841
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010658 
total_CMD = 474553 
util_bw = 5058 
Wasted_Col = 12594 
Wasted_Row = 9556 
Idle = 447345 

BW Util Bottlenecks: 
RCDc_limit = 11033 
RCDWRc_limit = 336 
WTRc_limit = 217 
RTWc_limit = 399 
CCDLc_limit = 1863 
rwq = 0 
CCDLc_limit_alone = 1823 
WTRc_limit_alone = 189 
RTWc_limit_alone = 387 

Commands details: 
total_CMD = 474553 
n_nop = 470516 
Read = 2353 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 767 
n_pre = 751 
n_ref = 94206722280096 
n_req = 2400 
total_req = 2529 

Dual Bus Interface Util: 
issued_total_row = 1518 
issued_total_col = 2529 
Row_Bus_Util =  0.003199 
CoL_Bus_Util = 0.005329 
Either_Row_CoL_Bus_Util = 0.008507 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.002477 
queue_avg = 0.034196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0341964
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=474553 n_nop=469662 n_act=965 n_pre=949 n_ref_event=0 n_req=2775 n_rd=2698 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.01262
n_activity=54038 dram_eff=0.1108
bk0: 227a 470975i bk1: 210a 472175i bk2: 204a 472512i bk3: 132a 473151i bk4: 234a 470897i bk5: 172a 472205i bk6: 188a 471198i bk7: 139a 472319i bk8: 279a 470752i bk9: 179a 472304i bk10: 99a 473000i bk11: 83a 473506i bk12: 179a 471911i bk13: 149a 472363i bk14: 76a 473132i bk15: 148a 472850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.656937
Row_Buffer_Locality_read = 0.670497
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 1.252456
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.032237
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.012618 
total_CMD = 474553 
util_bw = 5988 
Wasted_Col = 15540 
Wasted_Row = 11195 
Idle = 441830 

BW Util Bottlenecks: 
RCDc_limit = 13554 
RCDWRc_limit = 469 
WTRc_limit = 579 
RTWc_limit = 718 
CCDLc_limit = 2548 
rwq = 0 
CCDLc_limit_alone = 2480 
WTRc_limit_alone = 543 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 474553 
n_nop = 469662 
Read = 2698 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 965 
n_pre = 949 
n_ref = 0 
n_req = 2775 
total_req = 2994 

Dual Bus Interface Util: 
issued_total_row = 1914 
issued_total_col = 2994 
Row_Bus_Util =  0.004033 
CoL_Bus_Util = 0.006309 
Either_Row_CoL_Bus_Util = 0.010307 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.003476 
queue_avg = 0.046796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0467956
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=474553 n_nop=468951 n_act=1108 n_pre=1092 n_ref_event=0 n_req=3190 n_rd=3111 n_rd_L2_A=0 n_write=0 n_wr_bk=303 bw_util=0.01439
n_activity=59292 dram_eff=0.1152
bk0: 218a 471664i bk1: 274a 471147i bk2: 177a 471052i bk3: 197a 471639i bk4: 241a 471609i bk5: 236a 472070i bk6: 186a 471386i bk7: 266a 470452i bk8: 233a 471135i bk9: 183a 472117i bk10: 86a 473127i bk11: 142a 472709i bk12: 155a 472498i bk13: 202a 472268i bk14: 148a 472258i bk15: 167a 472232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.657367
Row_Buffer_Locality_read = 0.667631
Row_Buffer_Locality_write = 0.253165
Bank_Level_Parallism = 1.272032
Bank_Level_Parallism_Col = 1.160199
Bank_Level_Parallism_Ready = 1.036507
write_to_read_ratio_blp_rw_average = 0.085137
GrpLevelPara = 1.121527 

BW Util details:
bwutil = 0.014388 
total_CMD = 474553 
util_bw = 6828 
Wasted_Col = 17778 
Wasted_Row = 12521 
Idle = 437426 

BW Util Bottlenecks: 
RCDc_limit = 15513 
RCDWRc_limit = 479 
WTRc_limit = 779 
RTWc_limit = 906 
CCDLc_limit = 3095 
rwq = 0 
CCDLc_limit_alone = 2960 
WTRc_limit_alone = 680 
RTWc_limit_alone = 870 

Commands details: 
total_CMD = 474553 
n_nop = 468951 
Read = 3111 
Write = 0 
L2_Alloc = 0 
L2_WB = 303 
n_act = 1108 
n_pre = 1092 
n_ref = 0 
n_req = 3190 
total_req = 3414 

Dual Bus Interface Util: 
issued_total_row = 2200 
issued_total_col = 3414 
Row_Bus_Util =  0.004636 
CoL_Bus_Util = 0.007194 
Either_Row_CoL_Bus_Util = 0.011805 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.002142 
queue_avg = 0.059252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0592515
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=474553 n_nop=471220 n_act=665 n_pre=649 n_ref_event=0 n_req=1915 n_rd=1876 n_rd_L2_A=0 n_write=0 n_wr_bk=149 bw_util=0.008534
n_activity=41047 dram_eff=0.09867
bk0: 234a 471600i bk1: 176a 472215i bk2: 149a 472466i bk3: 179a 471975i bk4: 35a 474083i bk5: 50a 473852i bk6: 116a 472888i bk7: 75a 473543i bk8: 154a 472024i bk9: 170a 472699i bk10: 130a 472703i bk11: 175a 472014i bk12: 30a 474215i bk13: 42a 474157i bk14: 45a 474299i bk15: 116a 473152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660574
Row_Buffer_Locality_read = 0.670043
Row_Buffer_Locality_write = 0.205128
Bank_Level_Parallism = 1.171248
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.017233
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008534 
total_CMD = 474553 
util_bw = 4050 
Wasted_Col = 11050 
Wasted_Row = 8290 
Idle = 451163 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 244 
WTRc_limit = 211 
RTWc_limit = 412 
CCDLc_limit = 1550 
rwq = 0 
CCDLc_limit_alone = 1515 
WTRc_limit_alone = 190 
RTWc_limit_alone = 398 

Commands details: 
total_CMD = 474553 
n_nop = 471220 
Read = 1876 
Write = 0 
L2_Alloc = 0 
L2_WB = 149 
n_act = 665 
n_pre = 649 
n_ref = 0 
n_req = 1915 
total_req = 2025 

Dual Bus Interface Util: 
issued_total_row = 1314 
issued_total_col = 2025 
Row_Bus_Util =  0.002769 
CoL_Bus_Util = 0.004267 
Either_Row_CoL_Bus_Util = 0.007023 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001800 
queue_avg = 0.029217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.029217
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=474553 n_nop=470355 n_act=843 n_pre=827 n_ref_event=0 n_req=2348 n_rd=2281 n_rd_L2_A=0 n_write=0 n_wr_bk=259 bw_util=0.0107
n_activity=47050 dram_eff=0.108
bk0: 205a 471960i bk1: 208a 471905i bk2: 145a 472597i bk3: 148a 472520i bk4: 167a 472358i bk5: 117a 473022i bk6: 160a 471697i bk7: 116a 472585i bk8: 170a 472210i bk9: 171a 472278i bk10: 98a 472807i bk11: 135a 472203i bk12: 169a 472254i bk13: 145a 472758i bk14: 47a 473493i bk15: 80a 473258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.647359
Row_Buffer_Locality_read = 0.660675
Row_Buffer_Locality_write = 0.194030
Bank_Level_Parallism = 1.268658
Bank_Level_Parallism_Col = 1.158091
Bank_Level_Parallism_Ready = 1.035980
write_to_read_ratio_blp_rw_average = 0.099210
GrpLevelPara = 1.126292 

BW Util details:
bwutil = 0.010705 
total_CMD = 474553 
util_bw = 5080 
Wasted_Col = 13471 
Wasted_Row = 9685 
Idle = 446317 

BW Util Bottlenecks: 
RCDc_limit = 11717 
RCDWRc_limit = 401 
WTRc_limit = 482 
RTWc_limit = 814 
CCDLc_limit = 2131 
rwq = 0 
CCDLc_limit_alone = 2059 
WTRc_limit_alone = 450 
RTWc_limit_alone = 774 

Commands details: 
total_CMD = 474553 
n_nop = 470355 
Read = 2281 
Write = 0 
L2_Alloc = 0 
L2_WB = 259 
n_act = 843 
n_pre = 827 
n_ref = 0 
n_req = 2348 
total_req = 2540 

Dual Bus Interface Util: 
issued_total_row = 1670 
issued_total_col = 2540 
Row_Bus_Util =  0.003519 
CoL_Bus_Util = 0.005352 
Either_Row_CoL_Bus_Util = 0.008846 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.002859 
queue_avg = 0.037528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0375279
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=474553 n_nop=471907 n_act=517 n_pre=501 n_ref_event=0 n_req=1526 n_rd=1488 n_rd_L2_A=0 n_write=0 n_wr_bk=147 bw_util=0.006891
n_activity=33227 dram_eff=0.09841
bk0: 134a 473034i bk1: 113a 473338i bk2: 101a 473137i bk3: 67a 473322i bk4: 137a 472355i bk5: 139a 473180i bk6: 137a 472775i bk7: 78a 473538i bk8: 55a 473961i bk9: 61a 473583i bk10: 43a 473776i bk11: 23a 474118i bk12: 70a 473836i bk13: 82a 473436i bk14: 129a 473156i bk15: 119a 472715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670380
Row_Buffer_Locality_read = 0.682796
Row_Buffer_Locality_write = 0.184211
Bank_Level_Parallism = 1.160358
Bank_Level_Parallism_Col = 1.088453
Bank_Level_Parallism_Ready = 1.014024
write_to_read_ratio_blp_rw_average = 0.092065
GrpLevelPara = 1.072320 

BW Util details:
bwutil = 0.006891 
total_CMD = 474553 
util_bw = 3270 
Wasted_Col = 8769 
Wasted_Row = 6587 
Idle = 455927 

BW Util Bottlenecks: 
RCDc_limit = 7507 
RCDWRc_limit = 249 
WTRc_limit = 157 
RTWc_limit = 397 
CCDLc_limit = 1287 
rwq = 0 
CCDLc_limit_alone = 1245 
WTRc_limit_alone = 149 
RTWc_limit_alone = 363 

Commands details: 
total_CMD = 474553 
n_nop = 471907 
Read = 1488 
Write = 0 
L2_Alloc = 0 
L2_WB = 147 
n_act = 517 
n_pre = 501 
n_ref = 0 
n_req = 1526 
total_req = 1635 

Dual Bus Interface Util: 
issued_total_row = 1018 
issued_total_col = 1635 
Row_Bus_Util =  0.002145 
CoL_Bus_Util = 0.003445 
Either_Row_CoL_Bus_Util = 0.005576 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002646 
queue_avg = 0.022023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0220228
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=474553 n_nop=470471 n_act=809 n_pre=793 n_ref_event=0 n_req=2344 n_rd=2288 n_rd_L2_A=0 n_write=0 n_wr_bk=208 bw_util=0.01052
n_activity=46738 dram_eff=0.1068
bk0: 227a 471422i bk1: 208a 471668i bk2: 135a 472220i bk3: 133a 472272i bk4: 103a 473142i bk5: 120a 473751i bk6: 219a 472082i bk7: 206a 471988i bk8: 189a 472033i bk9: 160a 472228i bk10: 72a 473519i bk11: 81a 473220i bk12: 70a 473561i bk13: 65a 473694i bk14: 219a 471955i bk15: 81a 473098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660410
Row_Buffer_Locality_read = 0.671766
Row_Buffer_Locality_write = 0.196429
Bank_Level_Parallism = 1.229405
Bank_Level_Parallism_Col = 1.130937
Bank_Level_Parallism_Ready = 1.015170
write_to_read_ratio_blp_rw_average = 0.078989
GrpLevelPara = 1.106437 

BW Util details:
bwutil = 0.010519 
total_CMD = 474553 
util_bw = 4992 
Wasted_Col = 13016 
Wasted_Row = 9588 
Idle = 446957 

BW Util Bottlenecks: 
RCDc_limit = 11512 
RCDWRc_limit = 325 
WTRc_limit = 350 
RTWc_limit = 607 
CCDLc_limit = 1941 
rwq = 0 
CCDLc_limit_alone = 1901 
WTRc_limit_alone = 340 
RTWc_limit_alone = 577 

Commands details: 
total_CMD = 474553 
n_nop = 470471 
Read = 2288 
Write = 0 
L2_Alloc = 0 
L2_WB = 208 
n_act = 809 
n_pre = 793 
n_ref = 0 
n_req = 2344 
total_req = 2496 

Dual Bus Interface Util: 
issued_total_row = 1602 
issued_total_col = 2496 
Row_Bus_Util =  0.003376 
CoL_Bus_Util = 0.005260 
Either_Row_CoL_Bus_Util = 0.008602 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.003920 
queue_avg = 0.037715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0377155
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=474553 n_nop=470020 n_act=920 n_pre=904 n_ref_event=0 n_req=2524 n_rd=2450 n_rd_L2_A=0 n_write=0 n_wr_bk=274 bw_util=0.01148
n_activity=50273 dram_eff=0.1084
bk0: 208a 471600i bk1: 139a 472262i bk2: 247a 471639i bk3: 182a 472411i bk4: 152a 472340i bk5: 162a 471495i bk6: 103a 472993i bk7: 138a 472124i bk8: 99a 473165i bk9: 109a 473185i bk10: 171a 472017i bk11: 135a 472516i bk12: 163a 472203i bk13: 106a 473069i bk14: 197a 471545i bk15: 139a 472732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641046
Row_Buffer_Locality_read = 0.655510
Row_Buffer_Locality_write = 0.162162
Bank_Level_Parallism = 1.262804
Bank_Level_Parallism_Col = 1.141564
Bank_Level_Parallism_Ready = 1.023001
write_to_read_ratio_blp_rw_average = 0.089625
GrpLevelPara = 1.114140 

BW Util details:
bwutil = 0.011480 
total_CMD = 474553 
util_bw = 5448 
Wasted_Col = 14643 
Wasted_Row = 10482 
Idle = 443980 

BW Util Bottlenecks: 
RCDc_limit = 12865 
RCDWRc_limit = 477 
WTRc_limit = 527 
RTWc_limit = 691 
CCDLc_limit = 2282 
rwq = 0 
CCDLc_limit_alone = 2186 
WTRc_limit_alone = 489 
RTWc_limit_alone = 633 

Commands details: 
total_CMD = 474553 
n_nop = 470020 
Read = 2450 
Write = 0 
L2_Alloc = 0 
L2_WB = 274 
n_act = 920 
n_pre = 904 
n_ref = 0 
n_req = 2524 
total_req = 2724 

Dual Bus Interface Util: 
issued_total_row = 1824 
issued_total_col = 2724 
Row_Bus_Util =  0.003844 
CoL_Bus_Util = 0.005740 
Either_Row_CoL_Bus_Util = 0.009552 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.003309 
queue_avg = 0.042878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0428782
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=474553 n_nop=471486 n_act=652 n_pre=636 n_ref_event=0 n_req=1715 n_rd=1691 n_rd_L2_A=0 n_write=0 n_wr_bk=92 bw_util=0.007514
n_activity=39768 dram_eff=0.08967
bk0: 117a 472985i bk1: 77a 473575i bk2: 49a 474150i bk3: 52a 473939i bk4: 84a 473504i bk5: 157a 472916i bk6: 226a 471028i bk7: 214a 470918i bk8: 59a 473272i bk9: 83a 473188i bk10: 21a 474450i bk11: 17a 474361i bk12: 114a 473231i bk13: 84a 473264i bk14: 197a 471570i bk15: 140a 472535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.626822
Row_Buffer_Locality_read = 0.633944
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.156296
Bank_Level_Parallism_Col = 1.084035
Bank_Level_Parallism_Ready = 1.015067
write_to_read_ratio_blp_rw_average = 0.047804
GrpLevelPara = 1.067677 

BW Util details:
bwutil = 0.007514 
total_CMD = 474553 
util_bw = 3566 
Wasted_Col = 10513 
Wasted_Row = 8476 
Idle = 451998 

BW Util Bottlenecks: 
RCDc_limit = 9655 
RCDWRc_limit = 167 
WTRc_limit = 79 
RTWc_limit = 227 
CCDLc_limit = 1289 
rwq = 0 
CCDLc_limit_alone = 1270 
WTRc_limit_alone = 71 
RTWc_limit_alone = 216 

Commands details: 
total_CMD = 474553 
n_nop = 471486 
Read = 1691 
Write = 0 
L2_Alloc = 0 
L2_WB = 92 
n_act = 652 
n_pre = 636 
n_ref = 0 
n_req = 1715 
total_req = 1783 

Dual Bus Interface Util: 
issued_total_row = 1288 
issued_total_col = 1783 
Row_Bus_Util =  0.002714 
CoL_Bus_Util = 0.003757 
Either_Row_CoL_Bus_Util = 0.006463 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.001304 
queue_avg = 0.027047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0270465
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=474553 n_nop=470425 n_act=789 n_pre=773 n_ref_event=0 n_req=2397 n_rd=2329 n_rd_L2_A=0 n_write=0 n_wr_bk=244 bw_util=0.01084
n_activity=47011 dram_eff=0.1095
bk0: 187a 471654i bk1: 111a 473181i bk2: 161a 472557i bk3: 219a 471772i bk4: 143a 472383i bk5: 90a 473277i bk6: 147a 472342i bk7: 177a 472308i bk8: 37a 474028i bk9: 109a 472713i bk10: 221a 471967i bk11: 278a 471064i bk12: 72a 473835i bk13: 77a 473506i bk14: 213a 472032i bk15: 87a 473388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677096
Row_Buffer_Locality_read = 0.685702
Row_Buffer_Locality_write = 0.382353
Bank_Level_Parallism = 1.215881
Bank_Level_Parallism_Col = 1.127888
Bank_Level_Parallism_Ready = 1.027498
write_to_read_ratio_blp_rw_average = 0.091409
GrpLevelPara = 1.098263 

BW Util details:
bwutil = 0.010844 
total_CMD = 474553 
util_bw = 5146 
Wasted_Col = 13228 
Wasted_Row = 9495 
Idle = 446684 

BW Util Bottlenecks: 
RCDc_limit = 11304 
RCDWRc_limit = 308 
WTRc_limit = 424 
RTWc_limit = 704 
CCDLc_limit = 2204 
rwq = 0 
CCDLc_limit_alone = 2153 
WTRc_limit_alone = 393 
RTWc_limit_alone = 684 

Commands details: 
total_CMD = 474553 
n_nop = 470425 
Read = 2329 
Write = 0 
L2_Alloc = 0 
L2_WB = 244 
n_act = 789 
n_pre = 773 
n_ref = 0 
n_req = 2397 
total_req = 2573 

Dual Bus Interface Util: 
issued_total_row = 1562 
issued_total_col = 2573 
Row_Bus_Util =  0.003292 
CoL_Bus_Util = 0.005422 
Either_Row_CoL_Bus_Util = 0.008699 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001696 
queue_avg = 0.040358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.040358
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=474553 n_nop=468496 n_act=1248 n_pre=1232 n_ref_event=0 n_req=3401 n_rd=3326 n_rd_L2_A=0 n_write=0 n_wr_bk=281 bw_util=0.0152
n_activity=66669 dram_eff=0.1082
bk0: 134a 473082i bk1: 188a 472262i bk2: 213a 471715i bk3: 181a 472482i bk4: 243a 470811i bk5: 143a 472528i bk6: 383a 468397i bk7: 332a 468914i bk8: 79a 473127i bk9: 198a 472080i bk10: 187a 472152i bk11: 181a 471471i bk12: 192a 472045i bk13: 154a 472501i bk14: 234a 470611i bk15: 284a 470708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637166
Row_Buffer_Locality_read = 0.647324
Row_Buffer_Locality_write = 0.186667
Bank_Level_Parallism = 1.284656
Bank_Level_Parallism_Col = 1.162174
Bank_Level_Parallism_Ready = 1.037689
write_to_read_ratio_blp_rw_average = 0.069618
GrpLevelPara = 1.128623 

BW Util details:
bwutil = 0.015202 
total_CMD = 474553 
util_bw = 7214 
Wasted_Col = 19218 
Wasted_Row = 14112 
Idle = 434009 

BW Util Bottlenecks: 
RCDc_limit = 17481 
RCDWRc_limit = 458 
WTRc_limit = 604 
RTWc_limit = 704 
CCDLc_limit = 2765 
rwq = 0 
CCDLc_limit_alone = 2707 
WTRc_limit_alone = 572 
RTWc_limit_alone = 678 

Commands details: 
total_CMD = 474553 
n_nop = 468496 
Read = 3326 
Write = 0 
L2_Alloc = 0 
L2_WB = 281 
n_act = 1248 
n_pre = 1232 
n_ref = 0 
n_req = 3401 
total_req = 3607 

Dual Bus Interface Util: 
issued_total_row = 2480 
issued_total_col = 3607 
Row_Bus_Util =  0.005226 
CoL_Bus_Util = 0.007601 
Either_Row_CoL_Bus_Util = 0.012764 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.004953 
queue_avg = 0.056940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0569399
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=474553 n_nop=472632 n_act=373 n_pre=357 n_ref_event=0 n_req=1121 n_rd=1097 n_rd_L2_A=0 n_write=0 n_wr_bk=94 bw_util=0.005019
n_activity=25169 dram_eff=0.09464
bk0: 25a 474073i bk1: 88a 473684i bk2: 51a 474160i bk3: 77a 474102i bk4: 36a 474412i bk5: 120a 472355i bk6: 109a 473008i bk7: 82a 473351i bk8: 53a 473596i bk9: 88a 473401i bk10: 56a 474201i bk11: 14a 474353i bk12: 64a 473974i bk13: 69a 473400i bk14: 67a 473503i bk15: 98a 473449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677966
Row_Buffer_Locality_read = 0.690064
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.123372
Bank_Level_Parallism_Col = 1.074935
Bank_Level_Parallism_Ready = 1.014238
write_to_read_ratio_blp_rw_average = 0.073390
GrpLevelPara = 1.062402 

BW Util details:
bwutil = 0.005019 
total_CMD = 474553 
util_bw = 2382 
Wasted_Col = 6313 
Wasted_Row = 4938 
Idle = 460920 

BW Util Bottlenecks: 
RCDc_limit = 5441 
RCDWRc_limit = 174 
WTRc_limit = 153 
RTWc_limit = 167 
CCDLc_limit = 899 
rwq = 0 
CCDLc_limit_alone = 887 
WTRc_limit_alone = 149 
RTWc_limit_alone = 159 

Commands details: 
total_CMD = 474553 
n_nop = 472632 
Read = 1097 
Write = 0 
L2_Alloc = 0 
L2_WB = 94 
n_act = 373 
n_pre = 357 
n_ref = 0 
n_req = 1121 
total_req = 1191 

Dual Bus Interface Util: 
issued_total_row = 730 
issued_total_col = 1191 
Row_Bus_Util =  0.001538 
CoL_Bus_Util = 0.002510 
Either_Row_CoL_Bus_Util = 0.004048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0166367

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66729, Miss = 1162, Miss_rate = 0.017, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[1]: Access = 61913, Miss = 1380, Miss_rate = 0.022, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[2]: Access = 69979, Miss = 2459, Miss_rate = 0.035, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[3]: Access = 51406, Miss = 1183, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[4]: Access = 69755, Miss = 1995, Miss_rate = 0.029, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[5]: Access = 55113, Miss = 1512, Miss_rate = 0.027, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[6]: Access = 63153, Miss = 1078, Miss_rate = 0.017, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[7]: Access = 63918, Miss = 1246, Miss_rate = 0.019, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[8]: Access = 74337, Miss = 1554, Miss_rate = 0.021, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[9]: Access = 49767, Miss = 1091, Miss_rate = 0.022, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[10]: Access = 59432, Miss = 536, Miss_rate = 0.009, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[11]: Access = 56324, Miss = 1028, Miss_rate = 0.018, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[12]: Access = 55207, Miss = 1072, Miss_rate = 0.019, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[13]: Access = 65787, Miss = 1343, Miss_rate = 0.020, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 53194, Miss = 873, Miss_rate = 0.016, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[15]: Access = 60124, Miss = 2162, Miss_rate = 0.036, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[16]: Access = 60673, Miss = 974, Miss_rate = 0.016, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[17]: Access = 59442, Miss = 775, Miss_rate = 0.013, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[18]: Access = 63871, Miss = 2674, Miss_rate = 0.042, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[19]: Access = 60932, Miss = 831, Miss_rate = 0.014, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[20]: Access = 63352, Miss = 2157, Miss_rate = 0.034, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[21]: Access = 68774, Miss = 1571, Miss_rate = 0.023, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[22]: Access = 62972, Miss = 1063, Miss_rate = 0.017, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[23]: Access = 50831, Miss = 180, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1466985
L2_total_cache_misses = 31899
L2_total_cache_miss_rate = 0.0217
L2_total_cache_pending_hits = 2598
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1145645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17324
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4556
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1175211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291774
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.222
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1466985
icnt_total_pkts_simt_to_mem=1466985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 228.138
	minimum = 5
	maximum = 985
Network latency average = 65.7518
	minimum = 5
	maximum = 385
Slowest packet = 2452888
Flit latency average = 65.7518
	minimum = 5
	maximum = 385
Slowest flit = 2630520
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.315917
	minimum = 0.248172 (at node 2)
	maximum = 0.449385 (at node 36)
Accepted packet rate average = 0.315917
	minimum = 0.248172 (at node 2)
	maximum = 0.449385 (at node 36)
Injected flit rate average = 0.315917
	minimum = 0.248172 (at node 2)
	maximum = 0.449385 (at node 36)
Accepted flit rate average= 0.315917
	minimum = 0.248172 (at node 2)
	maximum = 0.449385 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 103.84 (15 samples)
	minimum = 5 (15 samples)
	maximum = 499.933 (15 samples)
Network latency average = 58.1861 (15 samples)
	minimum = 5 (15 samples)
	maximum = 311.333 (15 samples)
Flit latency average = 58.1861 (15 samples)
	minimum = 5 (15 samples)
	maximum = 311.333 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0974134 (15 samples)
	minimum = 0.0733658 (15 samples)
	maximum = 0.193525 (15 samples)
Accepted packet rate average = 0.0974134 (15 samples)
	minimum = 0.0733658 (15 samples)
	maximum = 0.193525 (15 samples)
Injected flit rate average = 0.0974134 (15 samples)
	minimum = 0.0733658 (15 samples)
	maximum = 0.193525 (15 samples)
Accepted flit rate average = 0.0974134 (15 samples)
	minimum = 0.0733658 (15 samples)
	maximum = 0.193525 (15 samples)
Injected packet size average = 1 (15 samples)
Accepted packet size average = 1 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 185699 (inst/sec)
gpgpu_simulation_rate = 2007 (cycle/sec)
gpgpu_silicon_slowdown = 706028x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a5ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9df9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 6393
gpu_sim_insn = 1122762
gpu_ipc =     175.6237
gpu_tot_sim_cycle = 275379
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =      94.4391
gpu_tot_issued_cta = 2048
gpu_occupancy = 55.3444% 
gpu_tot_occupancy = 68.1604% 
max_total_param_size = 0
gpu_stall_dramfull = 16381
gpu_stall_icnt2sh    = 15400
partiton_level_parallism =       0.7640
partiton_level_parallism_total  =       5.3449
partiton_level_parallism_util =       4.4848
partiton_level_parallism_util_total  =       9.9270
L2_BW  =      34.6410 GB/Sec
L2_BW_total  =     242.3585 GB/Sec
gpu_total_sim_rate=191224

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1567, 1344, 1522, 1252, 1434, 1107, 1609, 1304, 1545, 1325, 1171, 996, 1457, 1072, 1018, 1248, 1356, 1303, 1411, 1751, 1269, 1106, 1071, 1322, 1378, 1192, 1487, 1421, 1300, 1092, 1140, 1422, 1357, 1009, 1052, 1457, 1271, 1019, 1315, 1152, 843, 1226, 1182, 1128, 998, 1198, 1437, 1116, 1293, 1051, 1185, 1317, 1140, 1283, 1492, 1051, 908, 1228, 964, 1063, 1306, 1021, 1262, 1141, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 1544612
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1177259
gpgpu_n_mem_write_global = 294610
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996130
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3152667	W0_Idle:1596159	W0_Scoreboard:9397806	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:485261	WS1:483714	WS2:484921	WS3:487192	
dual_issue_nums: WS0:23944	WS1:24023	WS2:23988	WS3:24133	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9418072 {8:1177259,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11784400 {40:294610,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47090360 {40:1177259,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356880 {8:294610,}
maxmflatency = 1785 
max_icnt2mem_latency = 1259 
maxmrqlatency = 67 
max_icnt2sh_latency = 529 
averagemflatency = 566 
avg_icnt2mem_latency = 395 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 44 
mrq_lat_table:20172 	254 	320 	1970 	4830 	196 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	368546 	233728 	809675 	59920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	121161 	104974 	49676 	46874 	64814 	104406 	304997 	674072 	895 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	375459 	542774 	239151 	111116 	63274 	69360 	70238 	497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	211 	47 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        14        12        17        23        23        13        22        12        29        13        21        10        10        10        15 
dram[1]:        12        16        30        15         9        11        12         9        12        13        12        13        10        11         6        12 
dram[2]:        21        14         8        17        26        21        20        16        14        11        10        11        17        14        22         8 
dram[3]:        13        17        10        14        12        14        11        10        11        15        12        10        12        17         9        17 
dram[4]:        13        19         7        11        20        17        24        12        10        10         7         9        13         8         9        20 
dram[5]:        12        24        13         8        23        25        23        17        12         8         5         4        12        10        15        11 
dram[6]:        15        13        17        25        19        63        15        16        11        10         9         9        23        14        14         4 
dram[7]:        16        10        19        16        14        21         9        10         8        17         8        10         9         7        13         9 
dram[8]:        10        11        18        10        14        13        13        12         5         9         0         5         9         7         8        12 
dram[9]:        15        15        11        14        15         9        11        19        12         8        23        15        27         8        14        11 
dram[10]:        32        23        17        20        12        24        16        13         8        10        17        11         7        10        12        22 
dram[11]:         4        16        18        33        20        14        11         8         6        11        24         5         9         7        10        13 
maximum service time to same row:
dram[0]:     10578      8137     20046     10383     12460      6359      8876     17535      8322      6282     10530     17026      7413      6181     40207      8914 
dram[1]:      7809      8412     15879     16916      8620      8084     11947      9560      6310      6419     10039      7700      8187      6686     14157     12176 
dram[2]:     10632      9385     13993     21900      9352     12456     13854     15305      8137      6482      7033     16151     21916     21822      9490     10357 
dram[3]:      7995     12459     14188      9309     21325     30793     10339      6616      6232      6036      9456     13104      7380     29531     38934      7851 
dram[4]:      6661      6074     16641      8508     10371     14427     10389     12776     15787      8532      9657     15507      8012      7093     28475     17344 
dram[5]:     10064      9847      6472     10689     11240     16421      9951     12211     12440      8093     11508     13590     10178     10750     11215     10845 
dram[6]:      7104      9574     11156     12439     18740     37242     11528      6257      6699      6136      6645     14841     15659     14606      6391     16953 
dram[7]:      7578     13474      6576     12263     23572     14400      6633      8170      7668      9896     11334      7254      6981      6669      7278      7749 
dram[8]:      8619      6280     40409     29548     12759     16338      9038     10638     10623      6386     10111      8806      6370      7418      7819     11402 
dram[9]:      7000     22010      9887     12813     14325     22191      6462     20786     32058      6242     16509      6115     21773     10751      6316     14838 
dram[10]:     12730      7723     10935     20979      8309      6455      6019      6018      8655      6780      8300      5972      6074      9227      6171     10439 
dram[11]:     19226     11321     39887     32689     50521     23700     12216      9699     22574      9373     22343     16009     14884      6540      7092     15211 
average row accesses per activate:
dram[0]:  2.887500  3.189189  3.080000  3.297872  3.902439  2.781818  4.093750  4.100000  2.421053  3.500000  3.772727  3.846154  3.015625  2.930556  2.789474  3.357143 
dram[1]:  2.442105  3.593220  4.717391  3.942857  2.536842  2.718750  2.404762  2.625000  2.762376  3.680000  3.342857  3.461539  2.500000  2.568965  2.441176  3.355556 
dram[2]:  2.946667  2.978261  2.220930  2.830986  3.293333  4.000000  2.746667  2.663461  2.704545  3.267857  3.090909  2.958333  2.924528  3.258065  2.754386  2.819672 
dram[3]:  3.037975  3.000000  2.923077  3.275862  4.750000  3.294118  2.489362  2.777778  2.285714  3.469388  2.750000  2.536232  4.285714  3.909091  5.625000  2.829268 
dram[4]:  3.014493  3.043478  2.979592  3.488889  3.109091  3.000000  2.656716  2.808511  2.885246  2.803279  2.085106  2.177419  2.864407  3.085106  2.260870  3.000000 
dram[5]:  3.190476  4.214286  2.810811  2.290323  2.517241  4.363636  3.380952  3.375000  4.230769  2.640000  2.047619  1.916667  3.684211  2.515152  3.421053  2.574468 
dram[6]:  2.651163  2.786667  2.740741  2.730769  3.235294  7.411765  3.378788  3.149254  2.820895  2.622951  2.769231  2.388889  3.363636  2.833333  3.142857  2.024390 
dram[7]:  2.918919  2.542373  3.424658  3.267857  3.000000  2.430556  3.114286  2.393443  2.971429  3.000000  2.478261  2.410714  2.833333  2.815789  2.493827  2.978723 
dram[8]:  2.853658  3.080000  4.545455  3.055556  3.000000  3.790698  2.385417  2.315789  1.843750  2.441176 21.000000  2.833333  3.000000  2.333333  2.426829  2.641510 
dram[9]:  3.616667  3.027027  3.037736  3.041667  3.187500  3.275862  2.576271  3.175439  3.307692  2.760870  3.279412  3.010753  4.800000  2.851852  3.147059  2.900000 
dram[10]:  3.675676  3.150000  2.880000  3.267857  2.723404  3.347826  2.453416  2.393103  2.625000  3.061538  3.016129  2.207317  2.953846  2.851852  2.460000  2.841584 
dram[11]:  2.083333  3.826087  5.777778  7.090909  9.000000  2.220339  2.780488  2.709677  2.038461  2.933333  8.000000  2.333333  4.571429  2.121212  2.692308  3.379310 
average row locality = 27746/9502 = 2.920017
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       231       117       146       149       156       149       128       156       183       223        83       100       192       211        52        85 
dram[1]:       227       210       204       132       234       172       188       139       279       183       111        87       179       149        76       148 
dram[2]:       218       274       177       197       241       236       186       266       237       183        98       142       155       202       148       167 
dram[3]:       234       176       149       179        35        50       116        75       158       170       130       175        30        42        45       116 
dram[4]:       205       208       145       148       167       117       160       116       174       171        98       135       169       145        47        80 
dram[5]:       134       113       101        67       137       139       137        78        55        65        43        23        70        82       129       119 
dram[6]:       227       208       135       133       103       120       219       206       189       160        72        85        70        65       219        81 
dram[7]:       208       139       247       182       152       162       103       138       103       109       171       135       163       106       197       139 
dram[8]:       117        77        49        52        84       157       226       214        59        83        21        17       114        84       197       140 
dram[9]:       187       111       161       219       143        90       147       177        41       121       221       278        72        77       213        87 
dram[10]:       134       188       213       181       243       143       383       332        83       198       187       181       192       154       234       284 
dram[11]:        25        88        51        77        36       120       109        82        53        88        56        14        64        69        67        98 
total dram reads = 27072
bank skew: 383/14 = 27.36
chip skew: 3330/1097 = 3.04
number of total write accesses:
dram[0]:         0         4        30        23        16        16        12        30         4         4         0         0         4         0         4        29 
dram[1]:        19         8        49        21        27         8        53        32         0         4        24        12         4         0        27        12 
dram[2]:        12         0        51        16        23        16        76        44         4         0        16         0         0         0        33        20 
dram[3]:        24        16        12        37        12        24         4         0         8         0         8         0         0         4         0         0 
dram[4]:         9         8         4        34        13         0        72        64         8         0         0         0         0         0        20        27 
dram[5]:         0        17        12        15        35        20        20        12         0         4         0         0         0         4         4         8 
dram[6]:         4         4        43        34        24        24        16        20         0         0         0         4        16        11         4         8 
dram[7]:        29        43        10         4        28        52        24        28         4         8         0         0        24         4        12         4 
dram[8]:         0         0         4        12        12        24        12        20         0         0         0         0         0         0         8         0 
dram[9]:        97         4         0         0        36        19        20        16         8        24         8         8         0         0         4         0 
dram[10]:         8         4        12         8        52        40        41        56         4         4         0         0         0         0        44        12 
dram[11]:         0         0         4         4         0        43        20         7         0         0         0         0         0         4        12         0 
total dram writes = 2547
min_bank_accesses = 0!
chip skew: 311/92 = 3.38
average mf latency per bank:
dram[0]:      13334     23989     17241     16568     14282     17926     19999     15214     25464     17590    125993     99390     44380     29120     43074     22717
dram[1]:      14557     14159     12708     18207     13538     15595     12602     14606     14867     21670     81526     46622     43361     61058     22308     14505
dram[2]:      15681     10586     14219     15253     11797     13650     11843     11437     20242     24602     99355     63929     35956     37951     14728     15210
dram[3]:      12565     15475     20617     14048     53693     41795     24558     33216     24014     25580     58718     47278    263295    170956     57821     23162
dram[4]:      16501     22227     24186     20916     15986     28099     14249     23899     33337     30250     90568    118714     67763     78273     40841     25001
dram[5]:      21593     27973     20627     30407     16798     14235     20413     34280     72360     53614    128703    234964    112035     71155     17583     25588
dram[6]:      14898     16551     16519     17199     22507     16600     11953     12409     49202     25518     51614     74589     66714     87157     12855     27765
dram[7]:      13958     18490     11078     13241     15271     15630     22997     16465     35330     37134     49003     33441     26021     43170     14288     18156
dram[8]:      28144     42582     40340     50335     33105     15609     11606     12408     73891     63295    278272    467107     41177     81189     11720     18665
dram[9]:      10356     25238     17348     11972     18659     23036     16514     17160     72073     28840     35101     27559     95583    115015     14008     21767
dram[10]:      27563     18274     15437     15203     10626     16888      8234      6555     54416     21579     38318     55267     50901     48880     11006     11176
dram[11]:      87659     30153     48599     35344     53673     17583     19306     33038     65026     43014    123616    486803    113628     90883     34697     26498
maximum mf latency per bank:
dram[0]:       1218      1242      1224      1180      1254      1124      1252      1345      1257      1271      1305      1338      1311      1343      1203      1214
dram[1]:       1395      1307      1279      1274      1295      1295      1256      1238      1373      1388      1321      1311      1320      1313      1313      1245
dram[2]:       1435      1406      1349      1317      1411      1416      1380      1380      1380      1441      1377      1374      1329      1405      1367      1352
dram[3]:       1044      1093      1054      1146      1034      1031      1111      1348      1175      1290      1260      1266      1134      1090      1079      1167
dram[4]:       1776      1735      1713      1696      1717      1741      1709      1651      1784      1741      1677      1691      1694      1726      1785      1713
dram[5]:       1121      1100      1122      1242      1126      1039      1098      1063      1275      1362      1137      1318      1098      1152      1044      1135
dram[6]:       1095      1083      1221      1082      1084      1016      1310      1285      1388      1344      1285      1231      1202      1331      1123      1186
dram[7]:       1183      1176      1208      1115      1085      1060      1096      1098      1257      1166      1281      1178      1103      1086      1122      1140
dram[8]:       1090      1096      1075      1062      1009      1109      1220      1064      1290      1388      1226      1077      1090      1174      1074      1053
dram[9]:       1054      1091      1101      1049      1129      1021      1252      1206      1291      1390      1382      1257      1132      1093      1038      1077
dram[10]:       1157      1153      1160      1124      1142      1115      1145      1114      1216      1210      1243      1256      1165      1129      1186      1118
dram[11]:       1074      1097      1076      1014      1054      1066      1136      1152      1175      1154      1134      1256      1266      1297      1025      1267
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485831 n_nop=481786 n_act=767 n_pre=751 n_ref_event=94206722280096 n_req=2408 n_rd=2361 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=0.01044
n_activity=47627 dram_eff=0.1065
bk0: 231a 482860i bk1: 117a 484400i bk2: 146a 483832i bk3: 149a 483908i bk4: 156a 484233i bk5: 149a 483741i bk6: 128a 484573i bk7: 156a 484229i bk8: 183a 483106i bk9: 223a 483437i bk10: 83a 484930i bk11: 100a 484867i bk12: 192a 483364i bk13: 211a 483088i bk14: 52a 485031i bk15: 85a 484692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687292
Row_Buffer_Locality_read = 0.698433
Row_Buffer_Locality_write = 0.127660
Bank_Level_Parallism = 1.181222
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.020776
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010444 
total_CMD = 485831 
util_bw = 5074 
Wasted_Col = 12594 
Wasted_Row = 9556 
Idle = 458607 

BW Util Bottlenecks: 
RCDc_limit = 11033 
RCDWRc_limit = 336 
WTRc_limit = 217 
RTWc_limit = 399 
CCDLc_limit = 1863 
rwq = 0 
CCDLc_limit_alone = 1823 
WTRc_limit_alone = 189 
RTWc_limit_alone = 387 

Commands details: 
total_CMD = 485831 
n_nop = 481786 
Read = 2361 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 767 
n_pre = 751 
n_ref = 94206722280096 
n_req = 2408 
total_req = 2537 

Dual Bus Interface Util: 
issued_total_row = 1518 
issued_total_col = 2537 
Row_Bus_Util =  0.003125 
CoL_Bus_Util = 0.005222 
Either_Row_CoL_Bus_Util = 0.008326 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.002472 
queue_avg = 0.033403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0334026
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485831 n_nop=480910 n_act=968 n_pre=952 n_ref_event=0 n_req=2796 n_rd=2718 n_rd_L2_A=0 n_write=0 n_wr_bk=300 bw_util=0.01242
n_activity=54371 dram_eff=0.111
bk0: 227a 482253i bk1: 210a 483453i bk2: 204a 483790i bk3: 132a 484429i bk4: 234a 482175i bk5: 172a 483483i bk6: 188a 482440i bk7: 139a 483598i bk8: 279a 482032i bk9: 183a 483581i bk10: 111a 484236i bk11: 87a 484742i bk12: 179a 483187i bk13: 149a 483639i bk14: 76a 484408i bk15: 148a 484126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658441
Row_Buffer_Locality_read = 0.672185
Row_Buffer_Locality_write = 0.179487
Bank_Level_Parallism = 1.251297
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.031982
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.012424 
total_CMD = 485831 
util_bw = 6036 
Wasted_Col = 15603 
Wasted_Row = 11243 
Idle = 452949 

BW Util Bottlenecks: 
RCDc_limit = 13586 
RCDWRc_limit = 478 
WTRc_limit = 579 
RTWc_limit = 718 
CCDLc_limit = 2570 
rwq = 0 
CCDLc_limit_alone = 2502 
WTRc_limit_alone = 543 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 485831 
n_nop = 480910 
Read = 2718 
Write = 0 
L2_Alloc = 0 
L2_WB = 300 
n_act = 968 
n_pre = 952 
n_ref = 0 
n_req = 2796 
total_req = 3018 

Dual Bus Interface Util: 
issued_total_row = 1920 
issued_total_col = 3018 
Row_Bus_Util =  0.003952 
CoL_Bus_Util = 0.006212 
Either_Row_CoL_Bus_Util = 0.010129 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.003455 
queue_avg = 0.045843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0458431
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485831 n_nop=480199 n_act=1111 n_pre=1095 n_ref_event=0 n_req=3208 n_rd=3127 n_rd_L2_A=0 n_write=0 n_wr_bk=311 bw_util=0.01415
n_activity=59621 dram_eff=0.1153
bk0: 218a 482941i bk1: 274a 482424i bk2: 177a 482330i bk3: 197a 482918i bk4: 241a 482888i bk5: 236a 483350i bk6: 186a 482666i bk7: 266a 481694i bk8: 237a 482379i bk9: 183a 483394i bk10: 98a 484398i bk11: 142a 483986i bk12: 155a 483775i bk13: 202a 483546i bk14: 148a 483498i bk15: 167a 483508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658354
Row_Buffer_Locality_read = 0.669012
Row_Buffer_Locality_write = 0.246914
Bank_Level_Parallism = 1.271146
Bank_Level_Parallism_Col = 1.159778
Bank_Level_Parallism_Ready = 1.036253
write_to_read_ratio_blp_rw_average = 0.086733
GrpLevelPara = 1.121241 

BW Util details:
bwutil = 0.014153 
total_CMD = 485831 
util_bw = 6876 
Wasted_Col = 17826 
Wasted_Row = 12569 
Idle = 448560 

BW Util Bottlenecks: 
RCDc_limit = 15525 
RCDWRc_limit = 497 
WTRc_limit = 779 
RTWc_limit = 906 
CCDLc_limit = 3114 
rwq = 0 
CCDLc_limit_alone = 2979 
WTRc_limit_alone = 680 
RTWc_limit_alone = 870 

Commands details: 
total_CMD = 485831 
n_nop = 480199 
Read = 3127 
Write = 0 
L2_Alloc = 0 
L2_WB = 311 
n_act = 1111 
n_pre = 1095 
n_ref = 0 
n_req = 3208 
total_req = 3438 

Dual Bus Interface Util: 
issued_total_row = 2206 
issued_total_col = 3438 
Row_Bus_Util =  0.004541 
CoL_Bus_Util = 0.007077 
Either_Row_CoL_Bus_Util = 0.011593 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.002131 
queue_avg = 0.057876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0578761
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485831 n_nop=482492 n_act=666 n_pre=650 n_ref_event=0 n_req=1919 n_rd=1880 n_rd_L2_A=0 n_write=0 n_wr_bk=149 bw_util=0.008353
n_activity=41115 dram_eff=0.0987
bk0: 234a 482878i bk1: 176a 483493i bk2: 149a 483744i bk3: 179a 483253i bk4: 35a 485361i bk5: 50a 485130i bk6: 116a 484166i bk7: 75a 484821i bk8: 158a 483261i bk9: 170a 483976i bk10: 130a 483981i bk11: 175a 483292i bk12: 30a 485493i bk13: 42a 485435i bk14: 45a 485577i bk15: 116a 484430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660761
Row_Buffer_Locality_read = 0.670213
Row_Buffer_Locality_write = 0.205128
Bank_Level_Parallism = 1.170905
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.017199
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008353 
total_CMD = 485831 
util_bw = 4058 
Wasted_Col = 11072 
Wasted_Row = 8306 
Idle = 462395 

BW Util Bottlenecks: 
RCDc_limit = 9702 
RCDWRc_limit = 244 
WTRc_limit = 211 
RTWc_limit = 412 
CCDLc_limit = 1556 
rwq = 0 
CCDLc_limit_alone = 1521 
WTRc_limit_alone = 190 
RTWc_limit_alone = 398 

Commands details: 
total_CMD = 485831 
n_nop = 482492 
Read = 1880 
Write = 0 
L2_Alloc = 0 
L2_WB = 149 
n_act = 666 
n_pre = 650 
n_ref = 0 
n_req = 1919 
total_req = 2029 

Dual Bus Interface Util: 
issued_total_row = 1316 
issued_total_col = 2029 
Row_Bus_Util =  0.002709 
CoL_Bus_Util = 0.004176 
Either_Row_CoL_Bus_Util = 0.006873 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001797 
queue_avg = 0.028635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0286355
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485831 n_nop=481627 n_act=844 n_pre=828 n_ref_event=0 n_req=2352 n_rd=2285 n_rd_L2_A=0 n_write=0 n_wr_bk=259 bw_util=0.01047
n_activity=47118 dram_eff=0.108
bk0: 205a 483238i bk1: 208a 483183i bk2: 145a 483875i bk3: 148a 483798i bk4: 167a 483636i bk5: 117a 484300i bk6: 160a 482975i bk7: 116a 483863i bk8: 174a 483447i bk9: 171a 483556i bk10: 98a 484085i bk11: 135a 483481i bk12: 169a 483532i bk13: 145a 484036i bk14: 47a 484771i bk15: 80a 484536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.647534
Row_Buffer_Locality_read = 0.660832
Row_Buffer_Locality_write = 0.194030
Bank_Level_Parallism = 1.268214
Bank_Level_Parallism_Col = 1.157825
Bank_Level_Parallism_Ready = 1.035923
write_to_read_ratio_blp_rw_average = 0.099043
GrpLevelPara = 1.126080 

BW Util details:
bwutil = 0.010473 
total_CMD = 485831 
util_bw = 5088 
Wasted_Col = 13493 
Wasted_Row = 9701 
Idle = 457549 

BW Util Bottlenecks: 
RCDc_limit = 11733 
RCDWRc_limit = 401 
WTRc_limit = 482 
RTWc_limit = 814 
CCDLc_limit = 2137 
rwq = 0 
CCDLc_limit_alone = 2065 
WTRc_limit_alone = 450 
RTWc_limit_alone = 774 

Commands details: 
total_CMD = 485831 
n_nop = 481627 
Read = 2285 
Write = 0 
L2_Alloc = 0 
L2_WB = 259 
n_act = 844 
n_pre = 828 
n_ref = 0 
n_req = 2352 
total_req = 2544 

Dual Bus Interface Util: 
issued_total_row = 1672 
issued_total_col = 2544 
Row_Bus_Util =  0.003442 
CoL_Bus_Util = 0.005236 
Either_Row_CoL_Bus_Util = 0.008653 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.002854 
queue_avg = 0.036743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0367432
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485831 n_nop=483177 n_act=517 n_pre=501 n_ref_event=0 n_req=1531 n_rd=1492 n_rd_L2_A=0 n_write=0 n_wr_bk=151 bw_util=0.006764
n_activity=33300 dram_eff=0.09868
bk0: 134a 484312i bk1: 113a 484616i bk2: 101a 484415i bk3: 67a 484600i bk4: 137a 483633i bk5: 139a 484446i bk6: 137a 484053i bk7: 78a 484816i bk8: 55a 485239i bk9: 65a 484858i bk10: 43a 485054i bk11: 23a 485396i bk12: 70a 485114i bk13: 82a 484714i bk14: 129a 484434i bk15: 119a 483993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671457
Row_Buffer_Locality_read = 0.683646
Row_Buffer_Locality_write = 0.205128
Bank_Level_Parallism = 1.160178
Bank_Level_Parallism_Col = 1.088288
Bank_Level_Parallism_Ready = 1.013956
write_to_read_ratio_blp_rw_average = 0.093109
GrpLevelPara = 1.072184 

BW Util details:
bwutil = 0.006764 
total_CMD = 485831 
util_bw = 3286 
Wasted_Col = 8777 
Wasted_Row = 6587 
Idle = 467181 

BW Util Bottlenecks: 
RCDc_limit = 7507 
RCDWRc_limit = 249 
WTRc_limit = 157 
RTWc_limit = 397 
CCDLc_limit = 1295 
rwq = 0 
CCDLc_limit_alone = 1253 
WTRc_limit_alone = 149 
RTWc_limit_alone = 363 

Commands details: 
total_CMD = 485831 
n_nop = 483177 
Read = 1492 
Write = 0 
L2_Alloc = 0 
L2_WB = 151 
n_act = 517 
n_pre = 501 
n_ref = 0 
n_req = 1531 
total_req = 1643 

Dual Bus Interface Util: 
issued_total_row = 1018 
issued_total_col = 1643 
Row_Bus_Util =  0.002095 
CoL_Bus_Util = 0.003382 
Either_Row_CoL_Bus_Util = 0.005463 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.002638 
queue_avg = 0.021512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0215116
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485831 n_nop=481737 n_act=811 n_pre=795 n_ref_event=0 n_req=2349 n_rd=2292 n_rd_L2_A=0 n_write=0 n_wr_bk=212 bw_util=0.01031
n_activity=46902 dram_eff=0.1068
bk0: 227a 482700i bk1: 208a 482946i bk2: 135a 483498i bk3: 133a 483550i bk4: 103a 484420i bk5: 120a 485029i bk6: 219a 483360i bk7: 206a 483229i bk8: 189a 483311i bk9: 160a 483507i bk10: 72a 484798i bk11: 85a 484466i bk12: 70a 484838i bk13: 65a 484971i bk14: 219a 483232i bk15: 81a 484376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660281
Row_Buffer_Locality_read = 0.671902
Row_Buffer_Locality_write = 0.192982
Bank_Level_Parallism = 1.228764
Bank_Level_Parallism_Col = 1.130611
Bank_Level_Parallism_Ready = 1.015121
write_to_read_ratio_blp_rw_average = 0.080101
GrpLevelPara = 1.106172 

BW Util details:
bwutil = 0.010308 
total_CMD = 485831 
util_bw = 5008 
Wasted_Col = 13047 
Wasted_Row = 9620 
Idle = 458156 

BW Util Bottlenecks: 
RCDc_limit = 11528 
RCDWRc_limit = 334 
WTRc_limit = 350 
RTWc_limit = 607 
CCDLc_limit = 1947 
rwq = 0 
CCDLc_limit_alone = 1907 
WTRc_limit_alone = 340 
RTWc_limit_alone = 577 

Commands details: 
total_CMD = 485831 
n_nop = 481737 
Read = 2292 
Write = 0 
L2_Alloc = 0 
L2_WB = 212 
n_act = 811 
n_pre = 795 
n_ref = 0 
n_req = 2349 
total_req = 2504 

Dual Bus Interface Util: 
issued_total_row = 1606 
issued_total_col = 2504 
Row_Bus_Util =  0.003306 
CoL_Bus_Util = 0.005154 
Either_Row_CoL_Bus_Util = 0.008427 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.003908 
queue_avg = 0.036840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.03684
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485831 n_nop=481294 n_act=920 n_pre=904 n_ref_event=0 n_req=2528 n_rd=2454 n_rd_L2_A=0 n_write=0 n_wr_bk=274 bw_util=0.01123
n_activity=50324 dram_eff=0.1084
bk0: 208a 482878i bk1: 139a 483540i bk2: 247a 482917i bk3: 182a 483689i bk4: 152a 483618i bk5: 162a 482773i bk6: 103a 484271i bk7: 138a 483402i bk8: 103a 484443i bk9: 109a 484463i bk10: 171a 483295i bk11: 135a 483794i bk12: 163a 483481i bk13: 106a 484347i bk14: 197a 482823i bk15: 139a 484010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641614
Row_Buffer_Locality_read = 0.656072
Row_Buffer_Locality_write = 0.162162
Bank_Level_Parallism = 1.262768
Bank_Level_Parallism_Col = 1.141533
Bank_Level_Parallism_Ready = 1.022968
write_to_read_ratio_blp_rw_average = 0.089605
GrpLevelPara = 1.114114 

BW Util details:
bwutil = 0.011230 
total_CMD = 485831 
util_bw = 5456 
Wasted_Col = 14643 
Wasted_Row = 10482 
Idle = 455250 

BW Util Bottlenecks: 
RCDc_limit = 12865 
RCDWRc_limit = 477 
WTRc_limit = 527 
RTWc_limit = 691 
CCDLc_limit = 2282 
rwq = 0 
CCDLc_limit_alone = 2186 
WTRc_limit_alone = 489 
RTWc_limit_alone = 633 

Commands details: 
total_CMD = 485831 
n_nop = 481294 
Read = 2454 
Write = 0 
L2_Alloc = 0 
L2_WB = 274 
n_act = 920 
n_pre = 904 
n_ref = 0 
n_req = 2528 
total_req = 2728 

Dual Bus Interface Util: 
issued_total_row = 1824 
issued_total_col = 2728 
Row_Bus_Util =  0.003754 
CoL_Bus_Util = 0.005615 
Either_Row_CoL_Bus_Util = 0.009339 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.003306 
queue_avg = 0.041883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0418829
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485831 n_nop=482764 n_act=652 n_pre=636 n_ref_event=0 n_req=1715 n_rd=1691 n_rd_L2_A=0 n_write=0 n_wr_bk=92 bw_util=0.00734
n_activity=39768 dram_eff=0.08967
bk0: 117a 484263i bk1: 77a 484853i bk2: 49a 485428i bk3: 52a 485217i bk4: 84a 484782i bk5: 157a 484194i bk6: 226a 482306i bk7: 214a 482196i bk8: 59a 484550i bk9: 83a 484466i bk10: 21a 485728i bk11: 17a 485639i bk12: 114a 484509i bk13: 84a 484542i bk14: 197a 482848i bk15: 140a 483813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.626822
Row_Buffer_Locality_read = 0.633944
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.156296
Bank_Level_Parallism_Col = 1.084035
Bank_Level_Parallism_Ready = 1.015067
write_to_read_ratio_blp_rw_average = 0.047804
GrpLevelPara = 1.067677 

BW Util details:
bwutil = 0.007340 
total_CMD = 485831 
util_bw = 3566 
Wasted_Col = 10513 
Wasted_Row = 8476 
Idle = 463276 

BW Util Bottlenecks: 
RCDc_limit = 9655 
RCDWRc_limit = 167 
WTRc_limit = 79 
RTWc_limit = 227 
CCDLc_limit = 1289 
rwq = 0 
CCDLc_limit_alone = 1270 
WTRc_limit_alone = 71 
RTWc_limit_alone = 216 

Commands details: 
total_CMD = 485831 
n_nop = 482764 
Read = 1691 
Write = 0 
L2_Alloc = 0 
L2_WB = 92 
n_act = 652 
n_pre = 636 
n_ref = 0 
n_req = 1715 
total_req = 1783 

Dual Bus Interface Util: 
issued_total_row = 1288 
issued_total_col = 1783 
Row_Bus_Util =  0.002651 
CoL_Bus_Util = 0.003670 
Either_Row_CoL_Bus_Util = 0.006313 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.001304 
queue_avg = 0.026419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0264187
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485831 n_nop=481685 n_act=790 n_pre=774 n_ref_event=0 n_req=2413 n_rd=2345 n_rd_L2_A=0 n_write=0 n_wr_bk=244 bw_util=0.01066
n_activity=47202 dram_eff=0.1097
bk0: 187a 482932i bk1: 111a 484459i bk2: 161a 483835i bk3: 219a 483051i bk4: 143a 483662i bk5: 90a 484556i bk6: 147a 483621i bk7: 177a 483587i bk8: 41a 485270i bk9: 121a 483985i bk10: 221a 483244i bk11: 278a 482341i bk12: 72a 485112i bk13: 77a 484783i bk14: 213a 483309i bk15: 87a 484666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678823
Row_Buffer_Locality_read = 0.687420
Row_Buffer_Locality_write = 0.382353
Bank_Level_Parallism = 1.215421
Bank_Level_Parallism_Col = 1.127577
Bank_Level_Parallism_Ready = 1.027329
write_to_read_ratio_blp_rw_average = 0.091187
GrpLevelPara = 1.098024 

BW Util details:
bwutil = 0.010658 
total_CMD = 485831 
util_bw = 5178 
Wasted_Col = 13250 
Wasted_Row = 9511 
Idle = 457892 

BW Util Bottlenecks: 
RCDc_limit = 11320 
RCDWRc_limit = 308 
WTRc_limit = 424 
RTWc_limit = 704 
CCDLc_limit = 2210 
rwq = 0 
CCDLc_limit_alone = 2159 
WTRc_limit_alone = 393 
RTWc_limit_alone = 684 

Commands details: 
total_CMD = 485831 
n_nop = 481685 
Read = 2345 
Write = 0 
L2_Alloc = 0 
L2_WB = 244 
n_act = 790 
n_pre = 774 
n_ref = 0 
n_req = 2413 
total_req = 2589 

Dual Bus Interface Util: 
issued_total_row = 1564 
issued_total_col = 2589 
Row_Bus_Util =  0.003219 
CoL_Bus_Util = 0.005329 
Either_Row_CoL_Bus_Util = 0.008534 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001688 
queue_avg = 0.039489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.039489
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485831 n_nop=479764 n_act=1249 n_pre=1233 n_ref_event=0 n_req=3406 n_rd=3330 n_rd_L2_A=0 n_write=0 n_wr_bk=285 bw_util=0.01488
n_activity=66740 dram_eff=0.1083
bk0: 134a 484313i bk1: 188a 483538i bk2: 213a 482991i bk3: 181a 483759i bk4: 243a 482089i bk5: 143a 483806i bk6: 383a 479675i bk7: 332a 480192i bk8: 83a 484405i bk9: 198a 483358i bk10: 187a 483430i bk11: 181a 482749i bk12: 192a 483323i bk13: 154a 483779i bk14: 234a 481890i bk15: 284a 481988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637405
Row_Buffer_Locality_read = 0.647748
Row_Buffer_Locality_write = 0.184211
Bank_Level_Parallism = 1.284376
Bank_Level_Parallism_Col = 1.161990
Bank_Level_Parallism_Ready = 1.037606
write_to_read_ratio_blp_rw_average = 0.070766
GrpLevelPara = 1.128444 

BW Util details:
bwutil = 0.014882 
total_CMD = 485831 
util_bw = 7230 
Wasted_Col = 19239 
Wasted_Row = 14126 
Idle = 445236 

BW Util Bottlenecks: 
RCDc_limit = 17481 
RCDWRc_limit = 464 
WTRc_limit = 604 
RTWc_limit = 719 
CCDLc_limit = 2775 
rwq = 0 
CCDLc_limit_alone = 2713 
WTRc_limit_alone = 572 
RTWc_limit_alone = 689 

Commands details: 
total_CMD = 485831 
n_nop = 479764 
Read = 3330 
Write = 0 
L2_Alloc = 0 
L2_WB = 285 
n_act = 1249 
n_pre = 1233 
n_ref = 0 
n_req = 3406 
total_req = 3615 

Dual Bus Interface Util: 
issued_total_row = 2482 
issued_total_col = 3615 
Row_Bus_Util =  0.005109 
CoL_Bus_Util = 0.007441 
Either_Row_CoL_Bus_Util = 0.012488 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.004945 
queue_avg = 0.055618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0556181
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485831 n_nop=483910 n_act=373 n_pre=357 n_ref_event=0 n_req=1121 n_rd=1097 n_rd_L2_A=0 n_write=0 n_wr_bk=94 bw_util=0.004903
n_activity=25169 dram_eff=0.09464
bk0: 25a 485351i bk1: 88a 484962i bk2: 51a 485438i bk3: 77a 485380i bk4: 36a 485690i bk5: 120a 483633i bk6: 109a 484286i bk7: 82a 484629i bk8: 53a 484874i bk9: 88a 484679i bk10: 56a 485479i bk11: 14a 485631i bk12: 64a 485252i bk13: 69a 484678i bk14: 67a 484781i bk15: 98a 484727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677966
Row_Buffer_Locality_read = 0.690064
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.123372
Bank_Level_Parallism_Col = 1.074935
Bank_Level_Parallism_Ready = 1.014238
write_to_read_ratio_blp_rw_average = 0.073390
GrpLevelPara = 1.062402 

BW Util details:
bwutil = 0.004903 
total_CMD = 485831 
util_bw = 2382 
Wasted_Col = 6313 
Wasted_Row = 4938 
Idle = 472198 

BW Util Bottlenecks: 
RCDc_limit = 5441 
RCDWRc_limit = 174 
WTRc_limit = 153 
RTWc_limit = 167 
CCDLc_limit = 899 
rwq = 0 
CCDLc_limit_alone = 887 
WTRc_limit_alone = 149 
RTWc_limit_alone = 159 

Commands details: 
total_CMD = 485831 
n_nop = 483910 
Read = 1097 
Write = 0 
L2_Alloc = 0 
L2_WB = 94 
n_act = 373 
n_pre = 357 
n_ref = 0 
n_req = 1121 
total_req = 1191 

Dual Bus Interface Util: 
issued_total_row = 730 
issued_total_col = 1191 
Row_Bus_Util =  0.001503 
CoL_Bus_Util = 0.002451 
Either_Row_CoL_Bus_Util = 0.003954 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0162505

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66894, Miss = 1163, Miss_rate = 0.017, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[1]: Access = 62082, Miss = 1388, Miss_rate = 0.022, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[2]: Access = 70148, Miss = 2481, Miss_rate = 0.035, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[3]: Access = 51555, Miss = 1188, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[4]: Access = 69943, Miss = 2008, Miss_rate = 0.029, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[5]: Access = 55266, Miss = 1529, Miss_rate = 0.028, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[6]: Access = 63322, Miss = 1079, Miss_rate = 0.017, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[7]: Access = 64110, Miss = 1250, Miss_rate = 0.019, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[8]: Access = 74558, Miss = 1565, Miss_rate = 0.021, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[9]: Access = 49901, Miss = 1096, Miss_rate = 0.022, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[10]: Access = 59596, Miss = 542, Miss_rate = 0.009, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[11]: Access = 56505, Miss = 1028, Miss_rate = 0.018, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[12]: Access = 55355, Miss = 1080, Miss_rate = 0.020, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[13]: Access = 66686, Miss = 1347, Miss_rate = 0.020, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 53348, Miss = 873, Miss_rate = 0.016, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[15]: Access = 60345, Miss = 2170, Miss_rate = 0.036, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[16]: Access = 60872, Miss = 974, Miss_rate = 0.016, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[17]: Access = 59619, Miss = 775, Miss_rate = 0.013, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[18]: Access = 64073, Miss = 2691, Miss_rate = 0.042, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[19]: Access = 61075, Miss = 833, Miss_rate = 0.014, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[20]: Access = 63552, Miss = 2160, Miss_rate = 0.034, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[21]: Access = 68949, Miss = 1578, Miss_rate = 0.023, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[22]: Access = 63145, Miss = 1068, Miss_rate = 0.017, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[23]: Access = 50970, Miss = 180, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1471869
L2_total_cache_misses = 32046
L2_total_cache_miss_rate = 0.0218
L2_total_cache_pending_hits = 2598
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1147609
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17396
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4586
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1177259
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294610
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.218
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1471869
icnt_total_pkts_simt_to_mem=1471869
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.3091
	minimum = 5
	maximum = 523
Network latency average = 57.3091
	minimum = 5
	maximum = 523
Slowest packet = 2938765
Flit latency average = 57.3091
	minimum = 5
	maximum = 523
Slowest flit = 2938765
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0293831
	minimum = 0.0206476 (at node 26)
	maximum = 0.140623 (at node 41)
Accepted packet rate average = 0.0293831
	minimum = 0.0206476 (at node 26)
	maximum = 0.140623 (at node 41)
Injected flit rate average = 0.0293831
	minimum = 0.0206476 (at node 26)
	maximum = 0.140623 (at node 41)
Accepted flit rate average= 0.0293831
	minimum = 0.0206476 (at node 26)
	maximum = 0.140623 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 100.932 (16 samples)
	minimum = 5 (16 samples)
	maximum = 501.375 (16 samples)
Network latency average = 58.1313 (16 samples)
	minimum = 5 (16 samples)
	maximum = 324.562 (16 samples)
Flit latency average = 58.1313 (16 samples)
	minimum = 5 (16 samples)
	maximum = 324.562 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0931615 (16 samples)
	minimum = 0.0700709 (16 samples)
	maximum = 0.190218 (16 samples)
Accepted packet rate average = 0.0931615 (16 samples)
	minimum = 0.0700709 (16 samples)
	maximum = 0.190218 (16 samples)
Injected flit rate average = 0.0931615 (16 samples)
	minimum = 0.0700709 (16 samples)
	maximum = 0.190218 (16 samples)
Accepted flit rate average = 0.0931615 (16 samples)
	minimum = 0.0700709 (16 samples)
	maximum = 0.190218 (16 samples)
Injected packet size average = 1 (16 samples)
Accepted packet size average = 1 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 16 sec (136 sec)
gpgpu_simulation_rate = 191224 (inst/sec)
gpgpu_simulation_rate = 2024 (cycle/sec)
gpgpu_silicon_slowdown = 700098x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a598..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a590..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a588..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a578..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a570..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a620..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9ddc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 9851
gpu_sim_insn = 1283661
gpu_ipc =     130.3077
gpu_tot_sim_cycle = 285230
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =      95.6779
gpu_tot_issued_cta = 2176
gpu_occupancy = 31.6506% 
gpu_tot_occupancy = 67.3573% 
max_total_param_size = 0
gpu_stall_dramfull = 16381
gpu_stall_icnt2sh    = 15400
partiton_level_parallism =       0.9081
partiton_level_parallism_total  =       5.1917
partiton_level_parallism_util =       3.4408
partiton_level_parallism_util_total  =       9.8152
L2_BW  =      41.1783 GB/Sec
L2_BW_total  =     235.4103 GB/Sec
gpu_total_sim_rate=194930

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1609, 1386, 1673, 1294, 1531, 1236, 1651, 1345, 1640, 1367, 1245, 1038, 1532, 1114, 1114, 1377, 1377, 1324, 1476, 1772, 1333, 1127, 1092, 1343, 1399, 1213, 1562, 1442, 1321, 1113, 1226, 1497, 1378, 1094, 1073, 1521, 1292, 1040, 1336, 1250, 864, 1247, 1202, 1149, 1019, 1285, 1458, 1137, 1358, 1127, 1206, 1338, 1160, 1304, 1513, 1072, 929, 1249, 984, 1084, 1371, 1097, 1338, 1162, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 1545476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1185482
gpgpu_n_mem_write_global = 295333
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3180904	W0_Idle:1646911	W0_Scoreboard:9610856	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:502975	WS1:500384	WS2:501788	WS3:504186	
dual_issue_nums: WS0:24927	WS1:24952	WS2:24911	WS3:25074	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9483856 {8:1185482,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11813320 {40:295333,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47419280 {40:1185482,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362664 {8:295333,}
maxmflatency = 1785 
max_icnt2mem_latency = 1259 
maxmrqlatency = 67 
max_icnt2sh_latency = 529 
averagemflatency = 563 
avg_icnt2mem_latency = 393 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 44 
mrq_lat_table:20469 	263 	329 	1985 	4847 	196 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	377309 	233911 	809675 	59920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	128682 	106399 	49676 	46874 	64814 	104406 	304997 	674072 	895 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	384160 	543019 	239151 	111116 	63274 	69360 	70238 	497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	220 	48 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        14        12        17        23        23        13        22        12        29        13        21        10        10        10        15 
dram[1]:        12        16        30        15         9        11        12         9        12        13        12        13        10        11         6        12 
dram[2]:        21        14         8        17        26        21        20        16        14        11        10        11        17        14        22         8 
dram[3]:        13        17        10        14        12        14        11        10        11        15        12        10        12        17         9        17 
dram[4]:        13        19         7        11        20        17        24        12        10        10         7         9        13         8         9        20 
dram[5]:        12        24        13         8        23        25        23        17        12         8         5         4        12        10        15        11 
dram[6]:        15        13        17        25        19        63        15        16        11        10         9         9        23        14        14         4 
dram[7]:        16        10        19        16        14        21         9        10         8        17         8        10         9         7        13         9 
dram[8]:        10        11        18        10        14        13        13        12         5         9         0         5         9         7         8        12 
dram[9]:        15        15        11        14        15         9        11        19        12        13        23        15        27         8        14        11 
dram[10]:        32        23        17        20        12        24        16        13         8        10        17        11         7        10        12        22 
dram[11]:         4        16        18        33        20        14        11         8         6        11        24         5         9         7        10        13 
maximum service time to same row:
dram[0]:     10578      8137     20046     10383     12460      6359      8876     17535      8322      6282     10530     17026      7413      6181     40207      8914 
dram[1]:      7809      8412     15879     16916      8620      8084     11947      9560      6310      6419     10039      7700      8187      6686     14157     12176 
dram[2]:     10632      9385     13993     21900      9352     12456     13854     15305      8137      6482      7033     16151     21916     21822      9490     10357 
dram[3]:      7995     12459     14188      9309     21325     30793     10339      6616      6232      6036      9456     13104      7380     29531     38934      7851 
dram[4]:      6661      6074     16641      8508     10371     14427     10389     12776     15787      8532      9657     15507      8012      7093     28475     17344 
dram[5]:     10064      9847      6472     10689     11240     16421      9951     12211     12440      8093     11508     13590     10178     10750     11215     10845 
dram[6]:      7104      9574     11156     12439     18740     37242     11528      6257      6699      6136      6645     14841     15659     14606      6391     16953 
dram[7]:      7578     13474      6576     12263     23572     14400      6633      8170      7668      9896     11334      7254      6981      6669      7278      7749 
dram[8]:      8619      6280     40409     29548     12759     16338      9038     10638     10623      6386     10111      8806      6370      7418      7819     11402 
dram[9]:      7000     22010      9887     12813     14325     22191      6462     20786     32058      6242     16509      6115     21773     10751      6316     14838 
dram[10]:     12730      7723     10935     20979      8309      6455      6019      6018      8655      6780      8300      5972      6074      9227      6171     10439 
dram[11]:     19226     11321     39887     32689     50521     23700     12216      9699     22574      9373     22343     16009     14884      6540      7092     15211 
average row accesses per activate:
dram[0]:  2.887500  3.189189  3.080000  3.204082  3.857143  2.854545  4.000000  4.100000  2.384615  3.500000  3.652174  3.642857  3.015625  2.944444  2.789474  3.357143 
dram[1]:  2.442105  3.524590  4.739130  3.942857  2.520833  2.692308  2.500000  2.696429  2.745098  3.680000  3.342857  3.461539  2.479452  2.516667  2.441176  3.355556 
dram[2]:  2.896104  2.978261  2.206897  2.819444  3.263158  3.967213  2.973684  2.707547  2.666667  3.267857  3.090909  2.918367  2.888889  3.136364  2.724138  2.790323 
dram[3]:  3.012500  2.967742  2.923077  3.237288  5.250000  3.529412  2.531915  2.714286  2.267606  3.489796  2.714286  2.536232  4.285714  3.909091  5.625000  2.829268 
dram[4]:  3.014493  3.014286  2.979592  3.488889  3.052632  2.950000  2.911765  3.148936  2.854839  2.774194  2.085106  2.158730  2.864407  3.127660  2.260870  2.966667 
dram[5]:  3.139535  4.214286  2.810811  2.290323  2.508197  4.314286  3.395349  3.375000  4.230769  2.576923  2.047619  1.916667  3.550000  2.500000  3.300000  2.562500 
dram[6]:  2.595506  2.776316  2.740741  2.750000  3.285714  6.600000  3.367647  3.128572  2.820895  2.622951  2.769231  2.388889  3.363636  2.833333  3.142857  2.024390 
dram[7]:  2.893333  2.533333  3.328947  3.189655  3.111111  2.506849  3.114286  2.459016  2.891892  2.897436  2.457143  2.410714  2.833333  2.815789  2.481928  2.937500 
dram[8]:  2.727273  3.080000  4.545455  3.055556  2.933333  3.727273  2.385417  2.302083  1.818182  2.400000 22.000000  2.375000  3.000000  2.324324  2.409639  2.611111 
dram[9]:  3.532258  3.027027  2.963636  3.013699  3.260000  3.275862  2.590164  3.101695  3.307692  2.723404  3.214286  3.010753  4.800000  2.851852  3.115942  2.900000 
dram[10]:  3.475000  3.131148  2.857143  3.206897  2.723404  3.250000  2.445122  2.394558  2.625000  3.030303  2.953125  2.219512  2.953846  2.870370  2.445544  2.780952 
dram[11]:  2.083333  3.708333  5.777778  6.583333  7.400000  2.250000  2.750000  2.709677  2.038461  2.933333  8.000000  2.333333  4.125000  2.121212  2.629630  3.379310 
average row locality = 28093/9658 = 2.908780
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       231       117       146       151       158       153       129       156       185       223        84       102       192       212        52        85 
dram[1]:       227       213       205       132       235       173       196       143       280       183       111        87       179       151        76       148 
dram[2]:       220       274       178       199       242       238       206       276       239       183        98       143       156       207       149       168 
dram[3]:       235       180       149       180        39        54       118        76       159       171       131       175        30        42        45       116 
dram[4]:       205       209       145       148       170       118       180       132       175       172        98       136       169       147        47        82 
dram[5]:       135       113       101        67       144       146       141        78        55        66        43        23        71        84       130       121 
dram[6]:       230       210       135       134       108       125       225       214       189       160        72        85        70        65       219        81 
dram[7]:       209       141       250       184       161       170       103       142       106       111       172       135       163       106       201       140 
dram[8]:       119        77        49        52        85       158       226       215        60        84        22        19       114        86       198       140 
dram[9]:       188       111       163       220       153        90       152       179        41       122       223       278        72        77       214        87 
dram[10]:       136       190       217       184       243       144       389       337        83       199       189       182       192       155       235       289 
dram[11]:        25        89        51        78        36       124       116        82        53        88        56        14        65        69        68        98 
total dram reads = 27408
bank skew: 389/14 = 27.79
chip skew: 3364/1112 = 3.03
number of total write accesses:
dram[0]:         0         4        30        23        16        16        12        30         4         4         0         0         4         0         4        29 
dram[1]:        19         8        49        21        27         8        53        32         0         4        24        12         8         0        27        12 
dram[2]:        12         0        51        16        23        16        76        44         4         0        16         0         0         0        33        20 
dram[3]:        24        16        12        37        12        24         4         0         8         0         8         0         0         4         0         0 
dram[4]:         9         8         4        34        13         0        72        64         8         0         0         0         0         0        20        27 
dram[5]:         0        17        12        15        35        20        20        12         0         4         0         0         0         4         8         8 
dram[6]:         4         4        43        34        24        28        16        20         0         0         0         4        16        11         4         8 
dram[7]:        29        43        10         4        28        52        24        28         4         8         0         0        24         4        12         4 
dram[8]:         4         0         4        12        12        24        12        20         0         0         0         0         0         0         8         4 
dram[9]:       101         4         0         0        36        19        24        16         8        24         8         8         0         0         4         0 
dram[10]:        12         4        12         8        52        44        41        56         4         4         0         0         0         0        44        12 
dram[11]:         0         0         4         4         4        43        20         7         0         0         0         0         4         4        12         0 
total dram writes = 2591
min_bank_accesses = 0!
chip skew: 311/100 = 3.11
average mf latency per bank:
dram[0]:      13352     24000     17261     16397     14156     17546     19917     15307     25211     17602    124636     97568     44432     29004     43086     22753
dram[1]:      14567     13993     12673     18237     13510     15539     12257     14324     14827     21677     81616     46668     42467     60318     22320     14522
dram[2]:      15555     10597     14169     15124     11762     13579     11057     11136     20092     24616     99455     63536     35761     37065     14662     15147
dram[3]:      12527     15174     20622     13995     49651     39717     24321     32955     23885     25450     58374     47348    263654    171175     57882     23186
dram[4]:      16516     22144     24214     20940     15768     27909     13180     22021     33167     30099     90647    117938     67815     77271     40863     24567
dram[5]:      21469     27990     20653     30442     16190     13685     19989     34440     72375     52881    128843    235213    110587     69668     16957     25225
dram[6]:      14741     16413     16531     17115     21722     15677     11728     12072     49212     25536     51658     74680     66780     87299     12871     27796
dram[7]:      13916     18306     10967     13118     14602     15117     23114     16168     34388     36538     48764     33477     26065     43206     14042     18048
dram[8]:      26822     42622     40422     50377     32868     15561     11662     12405     72691     62561    265982    418562     41220     79399     11673     18162
dram[9]:      10188     25269     17160     11938     17708     23105     15769     17070     72129     28672     34841     27587     95687    115154     13954     21782
dram[10]:      26473     18108     15183     14994     10650     16475      8162      6508     54442     21486     37957     55030     50966     48627     10981     11002
dram[11]:      87784     29850     48653     34969     48381     17219     18420     33205     65072     43028    123781    487396    105504     91010     34291     26516
maximum mf latency per bank:
dram[0]:       1218      1242      1224      1180      1254      1124      1252      1345      1257      1271      1305      1338      1311      1343      1203      1214
dram[1]:       1395      1307      1279      1274      1295      1295      1256      1238      1373      1388      1321      1311      1320      1313      1313      1245
dram[2]:       1435      1406      1349      1317      1411      1416      1380      1380      1380      1441      1377      1374      1329      1405      1367      1352
dram[3]:       1044      1093      1054      1146      1034      1031      1111      1348      1175      1290      1260      1266      1134      1090      1079      1167
dram[4]:       1776      1735      1713      1696      1717      1741      1709      1651      1784      1741      1677      1691      1694      1726      1785      1713
dram[5]:       1121      1100      1122      1242      1126      1039      1098      1063      1275      1362      1137      1318      1098      1152      1044      1135
dram[6]:       1095      1083      1221      1082      1084      1016      1310      1285      1388      1344      1285      1231      1202      1331      1123      1186
dram[7]:       1183      1176      1208      1115      1085      1060      1096      1098      1257      1166      1281      1178      1103      1086      1122      1140
dram[8]:       1090      1096      1075      1062      1009      1109      1220      1064      1290      1388      1226      1077      1090      1174      1074      1053
dram[9]:       1054      1091      1101      1049      1129      1021      1252      1206      1291      1390      1382      1257      1132      1093      1038      1077
dram[10]:       1157      1153      1160      1124      1142      1115      1145      1114      1216      1210      1243      1256      1165      1129      1186      1118
dram[11]:       1074      1097      1076      1014      1054      1066      1136      1152      1175      1154      1134      1256      1266      1297      1025      1267
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503210 n_nop=499132 n_act=776 n_pre=760 n_ref_event=94206722280096 n_req=2423 n_rd=2376 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=0.01014
n_activity=48222 dram_eff=0.1058
bk0: 231a 500241i bk1: 117a 501782i bk2: 146a 501214i bk3: 151a 501225i bk4: 158a 501579i bk5: 153a 501120i bk6: 129a 501920i bk7: 156a 501607i bk8: 185a 500421i bk9: 223a 500813i bk10: 84a 502275i bk11: 102a 502176i bk12: 192a 500739i bk13: 212a 500465i bk14: 52a 502410i bk15: 85a 502071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685514
Row_Buffer_Locality_read = 0.696549
Row_Buffer_Locality_write = 0.127660
Bank_Level_Parallism = 1.179211
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.020655
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010143 
total_CMD = 503210 
util_bw = 5104 
Wasted_Col = 12738 
Wasted_Row = 9698 
Idle = 475670 

BW Util Bottlenecks: 
RCDc_limit = 11177 
RCDWRc_limit = 336 
WTRc_limit = 217 
RTWc_limit = 399 
CCDLc_limit = 1863 
rwq = 0 
CCDLc_limit_alone = 1823 
WTRc_limit_alone = 189 
RTWc_limit_alone = 387 

Commands details: 
total_CMD = 503210 
n_nop = 499132 
Read = 2376 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 776 
n_pre = 760 
n_ref = 94206722280096 
n_req = 2423 
total_req = 2552 

Dual Bus Interface Util: 
issued_total_row = 1536 
issued_total_col = 2552 
Row_Bus_Util =  0.003052 
CoL_Bus_Util = 0.005071 
Either_Row_CoL_Bus_Util = 0.008104 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.002452 
queue_avg = 0.032249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.032249
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503210 n_nop=498248 n_act=976 n_pre=960 n_ref_event=0 n_req=2818 n_rd=2739 n_rd_L2_A=0 n_write=0 n_wr_bk=304 bw_util=0.01209
n_activity=54932 dram_eff=0.1108
bk0: 227a 499635i bk1: 213a 500766i bk2: 205a 501168i bk3: 132a 501808i bk4: 235a 499504i bk5: 173a 500828i bk6: 196a 499816i bk7: 143a 500973i bk8: 280a 499377i bk9: 183a 500957i bk10: 111a 501614i bk11: 87a 502122i bk12: 179a 500511i bk13: 151a 500956i bk14: 76a 501784i bk15: 148a 501507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658268
Row_Buffer_Locality_read = 0.672143
Row_Buffer_Locality_write = 0.177215
Bank_Level_Parallism = 1.251405
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.031720
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.012094 
total_CMD = 503210 
util_bw = 6086 
Wasted_Col = 15734 
Wasted_Row = 11337 
Idle = 470053 

BW Util Bottlenecks: 
RCDc_limit = 13693 
RCDWRc_limit = 486 
WTRc_limit = 598 
RTWc_limit = 730 
CCDLc_limit = 2588 
rwq = 0 
CCDLc_limit_alone = 2512 
WTRc_limit_alone = 554 
RTWc_limit_alone = 698 

Commands details: 
total_CMD = 503210 
n_nop = 498248 
Read = 2739 
Write = 0 
L2_Alloc = 0 
L2_WB = 304 
n_act = 976 
n_pre = 960 
n_ref = 0 
n_req = 2818 
total_req = 3043 

Dual Bus Interface Util: 
issued_total_row = 1936 
issued_total_col = 3043 
Row_Bus_Util =  0.003847 
CoL_Bus_Util = 0.006047 
Either_Row_CoL_Bus_Util = 0.009861 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.003426 
queue_avg = 0.044321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0443215
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503210 n_nop=497491 n_act=1130 n_pre=1114 n_ref_event=0 n_req=3257 n_rd=3176 n_rd_L2_A=0 n_write=0 n_wr_bk=311 bw_util=0.01386
n_activity=60783 dram_eff=0.1147
bk0: 220a 500250i bk1: 274a 499799i bk2: 178a 499677i bk3: 199a 500268i bk4: 242a 500233i bk5: 238a 500698i bk6: 206a 499972i bk7: 276a 499011i bk8: 239a 499691i bk9: 183a 500772i bk10: 98a 501778i bk11: 143a 501334i bk12: 156a 501121i bk13: 207a 500788i bk14: 149a 500837i bk15: 168a 500851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.657660
Row_Buffer_Locality_read = 0.668136
Row_Buffer_Locality_write = 0.246914
Bank_Level_Parallism = 1.269460
Bank_Level_Parallism_Col = 1.158044
Bank_Level_Parallism_Ready = 1.035745
write_to_read_ratio_blp_rw_average = 0.085335
GrpLevelPara = 1.119906 

BW Util details:
bwutil = 0.013859 
total_CMD = 503210 
util_bw = 6974 
Wasted_Col = 18139 
Wasted_Row = 12794 
Idle = 465303 

BW Util Bottlenecks: 
RCDc_limit = 15821 
RCDWRc_limit = 497 
WTRc_limit = 779 
RTWc_limit = 906 
CCDLc_limit = 3150 
rwq = 0 
CCDLc_limit_alone = 3015 
WTRc_limit_alone = 680 
RTWc_limit_alone = 870 

Commands details: 
total_CMD = 503210 
n_nop = 497491 
Read = 3176 
Write = 0 
L2_Alloc = 0 
L2_WB = 311 
n_act = 1130 
n_pre = 1114 
n_ref = 0 
n_req = 3257 
total_req = 3487 

Dual Bus Interface Util: 
issued_total_row = 2244 
issued_total_col = 3487 
Row_Bus_Util =  0.004459 
CoL_Bus_Util = 0.006930 
Either_Row_CoL_Bus_Util = 0.011365 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.002098 
queue_avg = 0.056247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0562469
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503210 n_nop=499837 n_act=673 n_pre=657 n_ref_event=0 n_req=1939 n_rd=1900 n_rd_L2_A=0 n_write=0 n_wr_bk=149 bw_util=0.008144
n_activity=41644 dram_eff=0.09841
bk0: 235a 500226i bk1: 180a 500804i bk2: 149a 501120i bk3: 180a 500598i bk4: 39a 502733i bk5: 54a 502507i bk6: 118a 501545i bk7: 76a 502168i bk8: 159a 500607i bk9: 171a 501355i bk10: 131a 501327i bk11: 175a 500671i bk12: 30a 502873i bk13: 42a 502815i bk14: 45a 502957i bk15: 116a 501810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660650
Row_Buffer_Locality_read = 0.670000
Row_Buffer_Locality_write = 0.205128
Bank_Level_Parallism = 1.170200
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.017032
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008144 
total_CMD = 503210 
util_bw = 4098 
Wasted_Col = 11181 
Wasted_Row = 8402 
Idle = 479529 

BW Util Bottlenecks: 
RCDc_limit = 9812 
RCDWRc_limit = 244 
WTRc_limit = 211 
RTWc_limit = 412 
CCDLc_limit = 1561 
rwq = 0 
CCDLc_limit_alone = 1526 
WTRc_limit_alone = 190 
RTWc_limit_alone = 398 

Commands details: 
total_CMD = 503210 
n_nop = 499837 
Read = 1900 
Write = 0 
L2_Alloc = 0 
L2_WB = 149 
n_act = 673 
n_pre = 657 
n_ref = 0 
n_req = 1939 
total_req = 2049 

Dual Bus Interface Util: 
issued_total_row = 1330 
issued_total_col = 2049 
Row_Bus_Util =  0.002643 
CoL_Bus_Util = 0.004072 
Either_Row_CoL_Bus_Util = 0.006703 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001779 
queue_avg = 0.027682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0276823
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503210 n_nop=498940 n_act=853 n_pre=837 n_ref_event=0 n_req=2400 n_rd=2333 n_rd_L2_A=0 n_write=0 n_wr_bk=259 bw_util=0.0103
n_activity=47803 dram_eff=0.1084
bk0: 205a 500617i bk1: 209a 500532i bk2: 145a 501256i bk3: 148a 501181i bk4: 170a 500951i bk5: 118a 501645i bk6: 180a 500278i bk7: 132a 501231i bk8: 175a 500791i bk9: 172a 500899i bk10: 98a 501460i bk11: 136a 500825i bk12: 169a 500907i bk13: 147a 501415i bk14: 47a 502152i bk15: 82a 501885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650833
Row_Buffer_Locality_read = 0.663952
Row_Buffer_Locality_write = 0.194030
Bank_Level_Parallism = 1.265486
Bank_Level_Parallism_Col = 1.156589
Bank_Level_Parallism_Ready = 1.035632
write_to_read_ratio_blp_rw_average = 0.097747
GrpLevelPara = 1.125259 

BW Util details:
bwutil = 0.010302 
total_CMD = 503210 
util_bw = 5184 
Wasted_Col = 13653 
Wasted_Row = 9834 
Idle = 474539 

BW Util Bottlenecks: 
RCDc_limit = 11864 
RCDWRc_limit = 401 
WTRc_limit = 482 
RTWc_limit = 814 
CCDLc_limit = 2170 
rwq = 0 
CCDLc_limit_alone = 2098 
WTRc_limit_alone = 450 
RTWc_limit_alone = 774 

Commands details: 
total_CMD = 503210 
n_nop = 498940 
Read = 2333 
Write = 0 
L2_Alloc = 0 
L2_WB = 259 
n_act = 853 
n_pre = 837 
n_ref = 0 
n_req = 2400 
total_req = 2592 

Dual Bus Interface Util: 
issued_total_row = 1690 
issued_total_col = 2592 
Row_Bus_Util =  0.003358 
CoL_Bus_Util = 0.005151 
Either_Row_CoL_Bus_Util = 0.008486 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.002810 
queue_avg = 0.035782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0357823
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503210 n_nop=500500 n_act=530 n_pre=514 n_ref_event=0 n_req=1558 n_rd=1518 n_rd_L2_A=0 n_write=0 n_wr_bk=155 bw_util=0.006649
n_activity=34169 dram_eff=0.09793
bk0: 135a 501658i bk1: 113a 501996i bk2: 101a 501796i bk3: 67a 501981i bk4: 144a 500913i bk5: 146a 501755i bk6: 141a 501390i bk7: 78a 502192i bk8: 55a 502617i bk9: 66a 502203i bk10: 43a 502431i bk11: 23a 502775i bk12: 71a 502463i bk13: 84a 502058i bk14: 130a 501730i bk15: 121a 501340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668806
Row_Buffer_Locality_read = 0.681159
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 1.158939
Bank_Level_Parallism_Col = 1.087438
Bank_Level_Parallism_Ready = 1.013707
write_to_read_ratio_blp_rw_average = 0.093710
GrpLevelPara = 1.071690 

BW Util details:
bwutil = 0.006649 
total_CMD = 503210 
util_bw = 3346 
Wasted_Col = 8989 
Wasted_Row = 6763 
Idle = 484112 

BW Util Bottlenecks: 
RCDc_limit = 7695 
RCDWRc_limit = 256 
WTRc_limit = 157 
RTWc_limit = 415 
CCDLc_limit = 1311 
rwq = 0 
CCDLc_limit_alone = 1269 
WTRc_limit_alone = 149 
RTWc_limit_alone = 381 

Commands details: 
total_CMD = 503210 
n_nop = 500500 
Read = 1518 
Write = 0 
L2_Alloc = 0 
L2_WB = 155 
n_act = 530 
n_pre = 514 
n_ref = 0 
n_req = 1558 
total_req = 1673 

Dual Bus Interface Util: 
issued_total_row = 1044 
issued_total_col = 1673 
Row_Bus_Util =  0.002075 
CoL_Bus_Util = 0.003325 
Either_Row_CoL_Bus_Util = 0.005385 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.002583 
queue_avg = 0.020880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.02088
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503210 n_nop=499057 n_act=824 n_pre=808 n_ref_event=0 n_req=2380 n_rd=2322 n_rd_L2_A=0 n_write=0 n_wr_bk=216 bw_util=0.01009
n_activity=47813 dram_eff=0.1062
bk0: 230a 499984i bk1: 210a 500291i bk2: 135a 500877i bk3: 134a 500931i bk4: 108a 501763i bk5: 125a 502280i bk6: 225a 500668i bk7: 214a 500506i bk8: 189a 500681i bk9: 160a 500881i bk10: 72a 502176i bk11: 85a 501845i bk12: 70a 502217i bk13: 65a 502350i bk14: 219a 500614i bk15: 81a 501758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659244
Row_Buffer_Locality_read = 0.670973
Row_Buffer_Locality_write = 0.189655
Bank_Level_Parallism = 1.226231
Bank_Level_Parallism_Col = 1.129042
Bank_Level_Parallism_Ready = 1.014920
write_to_read_ratio_blp_rw_average = 0.080678
GrpLevelPara = 1.104989 

BW Util details:
bwutil = 0.010087 
total_CMD = 503210 
util_bw = 5076 
Wasted_Col = 13271 
Wasted_Row = 9806 
Idle = 475057 

BW Util Bottlenecks: 
RCDc_limit = 11720 
RCDWRc_limit = 342 
WTRc_limit = 353 
RTWc_limit = 619 
CCDLc_limit = 1967 
rwq = 0 
CCDLc_limit_alone = 1927 
WTRc_limit_alone = 343 
RTWc_limit_alone = 589 

Commands details: 
total_CMD = 503210 
n_nop = 499057 
Read = 2322 
Write = 0 
L2_Alloc = 0 
L2_WB = 216 
n_act = 824 
n_pre = 808 
n_ref = 0 
n_req = 2380 
total_req = 2538 

Dual Bus Interface Util: 
issued_total_row = 1632 
issued_total_col = 2538 
Row_Bus_Util =  0.003243 
CoL_Bus_Util = 0.005044 
Either_Row_CoL_Bus_Util = 0.008253 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.004093 
queue_avg = 0.035826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.035826
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503210 n_nop=498599 n_act=937 n_pre=921 n_ref_event=0 n_req=2568 n_rd=2494 n_rd_L2_A=0 n_write=0 n_wr_bk=274 bw_util=0.011
n_activity=51193 dram_eff=0.1081
bk0: 209a 500227i bk1: 141a 500886i bk2: 250a 500187i bk3: 184a 500998i bk4: 161a 500950i bk5: 170a 500108i bk6: 103a 501649i bk7: 142a 500781i bk8: 106a 501758i bk9: 111a 501768i bk10: 172a 500635i bk11: 135a 501170i bk12: 163a 500862i bk13: 106a 501729i bk14: 201a 500137i bk15: 140a 501358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640576
Row_Buffer_Locality_read = 0.654771
Row_Buffer_Locality_write = 0.162162
Bank_Level_Parallism = 1.264827
Bank_Level_Parallism_Col = 1.142107
Bank_Level_Parallism_Ready = 1.022629
write_to_read_ratio_blp_rw_average = 0.088273
GrpLevelPara = 1.114932 

BW Util details:
bwutil = 0.011001 
total_CMD = 503210 
util_bw = 5536 
Wasted_Col = 14870 
Wasted_Row = 10649 
Idle = 472155 

BW Util Bottlenecks: 
RCDc_limit = 13117 
RCDWRc_limit = 477 
WTRc_limit = 527 
RTWc_limit = 691 
CCDLc_limit = 2300 
rwq = 0 
CCDLc_limit_alone = 2204 
WTRc_limit_alone = 489 
RTWc_limit_alone = 633 

Commands details: 
total_CMD = 503210 
n_nop = 498599 
Read = 2494 
Write = 0 
L2_Alloc = 0 
L2_WB = 274 
n_act = 937 
n_pre = 921 
n_ref = 0 
n_req = 2568 
total_req = 2768 

Dual Bus Interface Util: 
issued_total_row = 1858 
issued_total_col = 2768 
Row_Bus_Util =  0.003692 
CoL_Bus_Util = 0.005501 
Either_Row_CoL_Bus_Util = 0.009163 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003253 
queue_avg = 0.040693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0406928
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503210 n_nop=500096 n_act=665 n_pre=649 n_ref_event=0 n_req=1730 n_rd=1704 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.00717
n_activity=40511 dram_eff=0.08906
bk0: 119a 501524i bk1: 77a 502227i bk2: 49a 502805i bk3: 52a 502597i bk4: 85a 502130i bk5: 158a 501541i bk6: 226a 499685i bk7: 215a 499546i bk8: 60a 501899i bk9: 84a 501814i bk10: 22a 503108i bk11: 19a 502918i bk12: 114a 501884i bk13: 86a 501887i bk14: 198a 500193i bk15: 140a 501152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.622543
Row_Buffer_Locality_read = 0.630282
Row_Buffer_Locality_write = 0.115385
Bank_Level_Parallism = 1.156959
Bank_Level_Parallism_Col = 1.085381
Bank_Level_Parallism_Ready = 1.015435
write_to_read_ratio_blp_rw_average = 0.049976
GrpLevelPara = 1.069313 

BW Util details:
bwutil = 0.007170 
total_CMD = 503210 
util_bw = 3608 
Wasted_Col = 10720 
Wasted_Row = 8652 
Idle = 480230 

BW Util Bottlenecks: 
RCDc_limit = 9828 
RCDWRc_limit = 185 
WTRc_limit = 98 
RTWc_limit = 239 
CCDLc_limit = 1301 
rwq = 0 
CCDLc_limit_alone = 1282 
WTRc_limit_alone = 90 
RTWc_limit_alone = 228 

Commands details: 
total_CMD = 503210 
n_nop = 500096 
Read = 1704 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 665 
n_pre = 649 
n_ref = 0 
n_req = 1730 
total_req = 1804 

Dual Bus Interface Util: 
issued_total_row = 1314 
issued_total_col = 1804 
Row_Bus_Util =  0.002611 
CoL_Bus_Util = 0.003585 
Either_Row_CoL_Bus_Util = 0.006188 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.001285 
queue_avg = 0.025506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0255063
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503210 n_nop=499001 n_act=805 n_pre=789 n_ref_event=0 n_req=2440 n_rd=2370 n_rd_L2_A=0 n_write=0 n_wr_bk=252 bw_util=0.01042
n_activity=47972 dram_eff=0.1093
bk0: 188a 500224i bk1: 111a 501838i bk2: 163a 501147i bk3: 220a 500397i bk4: 153a 500961i bk5: 90a 501931i bk6: 152a 500900i bk7: 179a 500900i bk8: 41a 502647i bk9: 122a 501334i bk10: 223a 500554i bk11: 278a 499716i bk12: 72a 502490i bk13: 77a 502163i bk14: 214a 500656i bk15: 87a 502046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676230
Row_Buffer_Locality_read = 0.685232
Row_Buffer_Locality_write = 0.371429
Bank_Level_Parallism = 1.218046
Bank_Level_Parallism_Col = 1.128134
Bank_Level_Parallism_Ready = 1.026986
write_to_read_ratio_blp_rw_average = 0.093008
GrpLevelPara = 1.099048 

BW Util details:
bwutil = 0.010421 
total_CMD = 503210 
util_bw = 5244 
Wasted_Col = 13477 
Wasted_Row = 9656 
Idle = 474833 

BW Util Bottlenecks: 
RCDc_limit = 11517 
RCDWRc_limit = 324 
WTRc_limit = 443 
RTWc_limit = 728 
CCDLc_limit = 2228 
rwq = 0 
CCDLc_limit_alone = 2177 
WTRc_limit_alone = 412 
RTWc_limit_alone = 708 

Commands details: 
total_CMD = 503210 
n_nop = 499001 
Read = 2370 
Write = 0 
L2_Alloc = 0 
L2_WB = 252 
n_act = 805 
n_pre = 789 
n_ref = 0 
n_req = 2440 
total_req = 2622 

Dual Bus Interface Util: 
issued_total_row = 1594 
issued_total_col = 2622 
Row_Bus_Util =  0.003168 
CoL_Bus_Util = 0.005211 
Either_Row_CoL_Bus_Util = 0.008364 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001663 
queue_avg = 0.038129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0381292
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503210 n_nop=497055 n_act=1272 n_pre=1256 n_ref_event=0 n_req=3442 n_rd=3364 n_rd_L2_A=0 n_write=0 n_wr_bk=293 bw_util=0.01453
n_activity=67759 dram_eff=0.1079
bk0: 136a 501569i bk1: 190a 500882i bk2: 217a 500298i bk3: 184a 501039i bk4: 243a 499469i bk5: 144a 501098i bk6: 389a 496950i bk7: 337a 497494i bk8: 83a 501780i bk9: 199a 500701i bk10: 189a 500742i bk11: 182a 500124i bk12: 192a 500703i bk13: 155a 501161i bk14: 235a 499243i bk15: 289a 499221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634515
Row_Buffer_Locality_read = 0.645065
Row_Buffer_Locality_write = 0.179487
Bank_Level_Parallism = 1.285412
Bank_Level_Parallism_Col = 1.161970
Bank_Level_Parallism_Ready = 1.037168
write_to_read_ratio_blp_rw_average = 0.071568
GrpLevelPara = 1.128979 

BW Util details:
bwutil = 0.014535 
total_CMD = 503210 
util_bw = 7314 
Wasted_Col = 19590 
Wasted_Row = 14373 
Idle = 461933 

BW Util Bottlenecks: 
RCDc_limit = 17804 
RCDWRc_limit = 480 
WTRc_limit = 623 
RTWc_limit = 743 
CCDLc_limit = 2803 
rwq = 0 
CCDLc_limit_alone = 2741 
WTRc_limit_alone = 591 
RTWc_limit_alone = 713 

Commands details: 
total_CMD = 503210 
n_nop = 497055 
Read = 3364 
Write = 0 
L2_Alloc = 0 
L2_WB = 293 
n_act = 1272 
n_pre = 1256 
n_ref = 0 
n_req = 3442 
total_req = 3657 

Dual Bus Interface Util: 
issued_total_row = 2528 
issued_total_col = 3657 
Row_Bus_Util =  0.005024 
CoL_Bus_Util = 0.007267 
Either_Row_CoL_Bus_Util = 0.012231 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.004874 
queue_avg = 0.053918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0539178
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503210 n_nop=501246 n_act=383 n_pre=367 n_ref_event=0 n_req=1138 n_rd=1112 n_rd_L2_A=0 n_write=0 n_wr_bk=102 bw_util=0.004825
n_activity=25707 dram_eff=0.09445
bk0: 25a 502729i bk1: 89a 502308i bk2: 51a 502817i bk3: 78a 502729i bk4: 36a 503014i bk5: 124a 500971i bk6: 116a 501561i bk7: 82a 502003i bk8: 53a 502249i bk9: 88a 502056i bk10: 56a 502858i bk11: 14a 503014i bk12: 65a 502545i bk13: 69a 502056i bk14: 68a 502126i bk15: 98a 502104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673989
Row_Buffer_Locality_read = 0.687050
Row_Buffer_Locality_write = 0.115385
Bank_Level_Parallism = 1.125911
Bank_Level_Parallism_Col = 1.075045
Bank_Level_Parallism_Ready = 1.013969
write_to_read_ratio_blp_rw_average = 0.079136
GrpLevelPara = 1.062834 

BW Util details:
bwutil = 0.004825 
total_CMD = 503210 
util_bw = 2428 
Wasted_Col = 6487 
Wasted_Row = 5053 
Idle = 489242 

BW Util Bottlenecks: 
RCDc_limit = 5569 
RCDWRc_limit = 190 
WTRc_limit = 153 
RTWc_limit = 192 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 909 
WTRc_limit_alone = 149 
RTWc_limit_alone = 184 

Commands details: 
total_CMD = 503210 
n_nop = 501246 
Read = 1112 
Write = 0 
L2_Alloc = 0 
L2_WB = 102 
n_act = 383 
n_pre = 367 
n_ref = 0 
n_req = 1138 
total_req = 1214 

Dual Bus Interface Util: 
issued_total_row = 750 
issued_total_col = 1214 
Row_Bus_Util =  0.001490 
CoL_Bus_Util = 0.002413 
Either_Row_CoL_Bus_Util = 0.003903 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0158582

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67288, Miss = 1170, Miss_rate = 0.017, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[1]: Access = 62427, Miss = 1396, Miss_rate = 0.022, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[2]: Access = 70518, Miss = 2494, Miss_rate = 0.035, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[3]: Access = 51858, Miss = 1196, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[4]: Access = 70291, Miss = 2025, Miss_rate = 0.029, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[5]: Access = 55603, Miss = 1561, Miss_rate = 0.028, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[6]: Access = 63698, Miss = 1093, Miss_rate = 0.017, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[7]: Access = 64534, Miss = 1256, Miss_rate = 0.019, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[8]: Access = 75028, Miss = 1596, Miss_rate = 0.021, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[9]: Access = 50193, Miss = 1113, Miss_rate = 0.022, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[10]: Access = 59932, Miss = 552, Miss_rate = 0.009, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[11]: Access = 56872, Miss = 1044, Miss_rate = 0.018, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[12]: Access = 55722, Miss = 1100, Miss_rate = 0.020, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[13]: Access = 67105, Miss = 1357, Miss_rate = 0.020, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 53759, Miss = 892, Miss_rate = 0.017, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[15]: Access = 60669, Miss = 2191, Miss_rate = 0.036, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[16]: Access = 61257, Miss = 981, Miss_rate = 0.016, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[17]: Access = 59952, Miss = 781, Miss_rate = 0.013, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[18]: Access = 64479, Miss = 2708, Miss_rate = 0.042, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[19]: Access = 61459, Miss = 841, Miss_rate = 0.014, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[20]: Access = 63980, Miss = 2175, Miss_rate = 0.034, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[21]: Access = 69370, Miss = 1597, Miss_rate = 0.023, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[22]: Access = 63543, Miss = 1080, Miss_rate = 0.017, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[23]: Access = 51278, Miss = 183, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1480815
L2_total_cache_misses = 32382
L2_total_cache_miss_rate = 0.0219
L2_total_cache_pending_hits = 2598
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1155496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9769
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17639
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 290339
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4586
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1185482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295333
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.211
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1480815
icnt_total_pkts_simt_to_mem=1480815
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.13604
	minimum = 5
	maximum = 13
Network latency average = 5.13604
	minimum = 5
	maximum = 13
Slowest packet = 2944256
Flit latency average = 5.13604
	minimum = 5
	maximum = 13
Slowest flit = 2944256
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0349281
	minimum = 0.0242615 (at node 17)
	maximum = 0.0477109 (at node 36)
Accepted packet rate average = 0.0349281
	minimum = 0.0242615 (at node 17)
	maximum = 0.0477109 (at node 36)
Injected flit rate average = 0.0349281
	minimum = 0.0242615 (at node 17)
	maximum = 0.0477109 (at node 36)
Accepted flit rate average= 0.0349281
	minimum = 0.0242615 (at node 17)
	maximum = 0.0477109 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 95.2971 (17 samples)
	minimum = 5 (17 samples)
	maximum = 472.647 (17 samples)
Network latency average = 55.0139 (17 samples)
	minimum = 5 (17 samples)
	maximum = 306.235 (17 samples)
Flit latency average = 55.0139 (17 samples)
	minimum = 5 (17 samples)
	maximum = 306.235 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.089736 (17 samples)
	minimum = 0.0673763 (17 samples)
	maximum = 0.181835 (17 samples)
Accepted packet rate average = 0.089736 (17 samples)
	minimum = 0.0673763 (17 samples)
	maximum = 0.181835 (17 samples)
Injected flit rate average = 0.089736 (17 samples)
	minimum = 0.0673763 (17 samples)
	maximum = 0.181835 (17 samples)
Accepted flit rate average = 0.089736 (17 samples)
	minimum = 0.0673763 (17 samples)
	maximum = 0.181835 (17 samples)
Injected packet size average = 1 (17 samples)
Accepted packet size average = 1 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 20 sec (140 sec)
gpgpu_simulation_rate = 194930 (inst/sec)
gpgpu_simulation_rate = 2037 (cycle/sec)
gpgpu_silicon_slowdown = 695630x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a5ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9df9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 5811
gpu_sim_insn = 1114172
gpu_ipc =     191.7350
gpu_tot_sim_cycle = 291041
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =      97.5958
gpu_tot_issued_cta = 2304
gpu_occupancy = 69.6978% 
gpu_tot_occupancy = 67.3673% 
max_total_param_size = 0
gpu_stall_dramfull = 16381
gpu_stall_icnt2sh    = 15400
partiton_level_parallism =       0.3566
partiton_level_parallism_total  =       5.0951
partiton_level_parallism_util =       4.7963
partiton_level_parallism_util_total  =       9.8009
L2_BW  =      16.1681 GB/Sec
L2_BW_total  =     231.0328 GB/Sec
gpu_total_sim_rate=200030

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1628, 1405, 1692, 1313, 1550, 1255, 1670, 1364, 1659, 1386, 1264, 1057, 1551, 1133, 1133, 1396, 1396, 1343, 1495, 1791, 1352, 1146, 1111, 1362, 1418, 1232, 1581, 1461, 1340, 1132, 1245, 1516, 1397, 1113, 1091, 1540, 1311, 1059, 1355, 1269, 883, 1266, 1221, 1167, 1038, 1304, 1477, 1156, 1377, 1146, 1225, 1357, 1179, 1323, 1531, 1091, 948, 1268, 1003, 1103, 1390, 1116, 1357, 1181, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 1545476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1187530
gpgpu_n_mem_write_global = 295357
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3197075	W0_Idle:1650283	W0_Scoreboard:9627648	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:511215	WS1:508633	WS2:510000	WS3:512413	
dual_issue_nums: WS0:25426	WS1:25452	WS2:25413	WS3:25574	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9500240 {8:1187530,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814280 {40:295357,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47501200 {40:1187530,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362856 {8:295357,}
maxmflatency = 1785 
max_icnt2mem_latency = 1259 
maxmrqlatency = 67 
max_icnt2sh_latency = 529 
averagemflatency = 563 
avg_icnt2mem_latency = 393 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 44 
mrq_lat_table:20469 	263 	329 	1985 	4847 	196 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	379381 	233911 	809675 	59920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	130265 	106888 	49676 	46874 	64814 	104406 	304997 	674072 	895 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	386232 	543019 	239151 	111116 	63274 	69360 	70238 	497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	222 	48 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        14        12        17        23        23        13        22        12        29        13        21        10        10        10        15 
dram[1]:        12        16        30        15         9        11        12         9        12        13        12        13        10        11         6        12 
dram[2]:        21        14         8        17        26        21        20        16        14        11        10        11        17        14        22         8 
dram[3]:        13        17        10        14        12        14        11        10        11        15        12        10        12        17         9        17 
dram[4]:        13        19         7        11        20        17        24        12        10        10         7         9        13         8         9        20 
dram[5]:        12        24        13         8        23        25        23        17        12         8         5         4        12        10        15        11 
dram[6]:        15        13        17        25        19        63        15        16        11        10         9         9        23        14        14         4 
dram[7]:        16        10        19        16        14        21         9        10         8        17         8        10         9         7        13         9 
dram[8]:        10        11        18        10        14        13        13        12         5         9         0         5         9         7         8        12 
dram[9]:        15        15        11        14        15         9        11        19        12        13        23        15        27         8        14        11 
dram[10]:        32        23        17        20        12        24        16        13         8        10        17        11         7        10        12        22 
dram[11]:         4        16        18        33        20        14        11         8         6        11        24         5         9         7        10        13 
maximum service time to same row:
dram[0]:     10578      8137     20046     10383     12460      6359      8876     17535      8322      6282     10530     17026      7413      6181     40207      8914 
dram[1]:      7809      8412     15879     16916      8620      8084     11947      9560      6310      6419     10039      7700      8187      6686     14157     12176 
dram[2]:     10632      9385     13993     21900      9352     12456     13854     15305      8137      6482      7033     16151     21916     21822      9490     10357 
dram[3]:      7995     12459     14188      9309     21325     30793     10339      6616      6232      6036      9456     13104      7380     29531     38934      7851 
dram[4]:      6661      6074     16641      8508     10371     14427     10389     12776     15787      8532      9657     15507      8012      7093     28475     17344 
dram[5]:     10064      9847      6472     10689     11240     16421      9951     12211     12440      8093     11508     13590     10178     10750     11215     10845 
dram[6]:      7104      9574     11156     12439     18740     37242     11528      6257      6699      6136      6645     14841     15659     14606      6391     16953 
dram[7]:      7578     13474      6576     12263     23572     14400      6633      8170      7668      9896     11334      7254      6981      6669      7278      7749 
dram[8]:      8619      6280     40409     29548     12759     16338      9038     10638     10623      6386     10111      8806      6370      7418      7819     11402 
dram[9]:      7000     22010      9887     12813     14325     22191      6462     20786     32058      6242     16509      6115     21773     10751      6316     14838 
dram[10]:     12730      7723     10935     20979      8309      6455      6019      6018      8655      6780      8300      5972      6074      9227      6171     10439 
dram[11]:     19226     11321     39887     32689     50521     23700     12216      9699     22574      9373     22343     16009     14884      6540      7092     15211 
average row accesses per activate:
dram[0]:  2.887500  3.189189  3.080000  3.204082  3.857143  2.854545  4.000000  4.100000  2.384615  3.500000  3.652174  3.642857  3.015625  2.944444  2.789474  3.357143 
dram[1]:  2.442105  3.524590  4.739130  3.942857  2.520833  2.692308  2.500000  2.696429  2.745098  3.680000  3.342857  3.461539  2.479452  2.516667  2.441176  3.355556 
dram[2]:  2.896104  2.978261  2.206897  2.819444  3.263158  3.967213  2.973684  2.707547  2.666667  3.267857  3.090909  2.918367  2.888889  3.136364  2.724138  2.790323 
dram[3]:  3.012500  2.967742  2.923077  3.237288  5.250000  3.529412  2.531915  2.714286  2.267606  3.489796  2.714286  2.536232  4.285714  3.909091  5.625000  2.829268 
dram[4]:  3.014493  3.014286  2.979592  3.488889  3.052632  2.950000  2.911765  3.148936  2.854839  2.774194  2.085106  2.158730  2.864407  3.127660  2.260870  2.966667 
dram[5]:  3.139535  4.214286  2.810811  2.290323  2.508197  4.314286  3.395349  3.375000  4.230769  2.576923  2.047619  1.916667  3.550000  2.500000  3.300000  2.562500 
dram[6]:  2.595506  2.776316  2.740741  2.750000  3.285714  6.600000  3.367647  3.128572  2.820895  2.622951  2.769231  2.388889  3.363636  2.833333  3.142857  2.024390 
dram[7]:  2.893333  2.533333  3.328947  3.189655  3.111111  2.506849  3.114286  2.459016  2.891892  2.897436  2.457143  2.410714  2.833333  2.815789  2.481928  2.937500 
dram[8]:  2.727273  3.080000  4.545455  3.055556  2.933333  3.727273  2.385417  2.302083  1.818182  2.400000 22.000000  2.375000  3.000000  2.324324  2.409639  2.611111 
dram[9]:  3.532258  3.027027  2.963636  3.013699  3.260000  3.275862  2.590164  3.101695  3.307692  2.723404  3.214286  3.010753  4.800000  2.851852  3.115942  2.900000 
dram[10]:  3.475000  3.131148  2.857143  3.206897  2.723404  3.250000  2.445122  2.394558  2.625000  3.030303  2.953125  2.219512  2.953846  2.870370  2.445544  2.780952 
dram[11]:  2.083333  3.708333  5.777778  6.583333  7.400000  2.250000  2.750000  2.709677  2.038461  2.933333  8.000000  2.333333  4.125000  2.121212  2.629630  3.379310 
average row locality = 28093/9658 = 2.908780
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       231       117       146       151       158       153       129       156       185       223        84       102       192       212        52        85 
dram[1]:       227       213       205       132       235       173       196       143       280       183       111        87       179       151        76       148 
dram[2]:       220       274       178       199       242       238       206       276       239       183        98       143       156       207       149       168 
dram[3]:       235       180       149       180        39        54       118        76       159       171       131       175        30        42        45       116 
dram[4]:       205       209       145       148       170       118       180       132       175       172        98       136       169       147        47        82 
dram[5]:       135       113       101        67       144       146       141        78        55        66        43        23        71        84       130       121 
dram[6]:       230       210       135       134       108       125       225       214       189       160        72        85        70        65       219        81 
dram[7]:       209       141       250       184       161       170       103       142       106       111       172       135       163       106       201       140 
dram[8]:       119        77        49        52        85       158       226       215        60        84        22        19       114        86       198       140 
dram[9]:       188       111       163       220       153        90       152       179        41       122       223       278        72        77       214        87 
dram[10]:       136       190       217       184       243       144       389       337        83       199       189       182       192       155       235       289 
dram[11]:        25        89        51        78        36       124       116        82        53        88        56        14        65        69        68        98 
total dram reads = 27408
bank skew: 389/14 = 27.79
chip skew: 3364/1112 = 3.03
number of total write accesses:
dram[0]:         0         4        30        23        16        16        12        30         4         4         0         0         4         0         4        29 
dram[1]:        19         8        49        21        27         8        53        32         0         4        24        12         8         0        27        12 
dram[2]:        12         0        51        16        23        16        76        44         4         0        16         0         0         0        33        20 
dram[3]:        24        16        12        37        12        24         4         0         8         0         8         0         0         4         0         0 
dram[4]:         9         8         4        34        13         0        72        64         8         0         0         0         0         0        20        27 
dram[5]:         0        17        12        15        35        20        20        12         0         4         0         0         0         4         8         8 
dram[6]:         4         4        43        34        24        28        16        20         0         0         0         4        16        11         4         8 
dram[7]:        29        43        10         4        28        52        24        28         4         8         0         0        24         4        12         4 
dram[8]:         4         0         4        12        12        24        12        20         0         0         0         0         0         0         8         4 
dram[9]:       101         4         0         0        36        19        24        16         8        24         8         8         0         0         4         0 
dram[10]:        12         4        12         8        52        44        41        56         4         4         0         0         0         0        44        12 
dram[11]:         0         0         4         4         4        43        20         7         0         0         0         0         4         4        12         0 
total dram writes = 2591
min_bank_accesses = 0!
chip skew: 311/100 = 3.11
average mf latency per bank:
dram[0]:      13352     24000     17261     16397     14156     17546     19917     15308     25269     17639    124662     97586     44432     29004     43086     22753
dram[1]:      14567     13993     12673     18237     13510     15539     12257     14324     14854     21718     81637     46713     42467     60319     22320     14522
dram[2]:      15555     10597     14169     15124     11762     13579     11057     11136     20123     24667     99494     63552     35761     37065     14662     15147
dram[3]:      12527     15174     20622     13995     49651     39718     24321     32955     23934     25498     58402     47363    263654    171175     57882     23186
dram[4]:      16516     22144     24214     20940     15768     27909     13180     22021     33209     30150     90675    117962     67815     77271     40863     24567
dram[5]:      21469     27990     20653     30442     16190     13685     19989     34442     72543     52998    128896    235355    110589     69668     16957     25225
dram[6]:      14741     16413     16531     17115     21722     15677     11728     12072     49265     25590     51673     74698     66780     87299     12871     27796
dram[7]:      13916     18306     10967     13118     14602     15117     23114     16168     34462     36617     48800     33493     26065     43206     14042     18048
dram[8]:      26822     42622     40422     50377     32868     15561     11662     12405     72854     62736    266056    418648     41221     79399     11673     18162
dram[9]:      10188     25269     17160     11938     17708     23105     15769     17070     72296     28725     34850     27602     95687    115154     13954     21782
dram[10]:      26473     18108     15183     14994     10650     16475      8163      6508     54568     21523     37971     55057     50966     48627     10981     11002
dram[11]:      87784     29850     48653     34969     48381     17219     18420     33205     65206     43103    123840    487600    105504     91010     34291     26516
maximum mf latency per bank:
dram[0]:       1218      1242      1224      1180      1254      1124      1252      1345      1257      1271      1305      1338      1311      1343      1203      1214
dram[1]:       1395      1307      1279      1274      1295      1295      1256      1238      1373      1388      1321      1311      1320      1313      1313      1245
dram[2]:       1435      1406      1349      1317      1411      1416      1380      1380      1380      1441      1377      1374      1329      1405      1367      1352
dram[3]:       1044      1093      1054      1146      1034      1031      1111      1348      1175      1290      1260      1266      1134      1090      1079      1167
dram[4]:       1776      1735      1713      1696      1717      1741      1709      1651      1784      1741      1677      1691      1694      1726      1785      1713
dram[5]:       1121      1100      1122      1242      1126      1039      1098      1063      1275      1362      1137      1318      1098      1152      1044      1135
dram[6]:       1095      1083      1221      1082      1084      1016      1310      1285      1388      1344      1285      1231      1202      1331      1123      1186
dram[7]:       1183      1176      1208      1115      1085      1060      1096      1098      1257      1166      1281      1178      1103      1086      1122      1140
dram[8]:       1090      1096      1075      1062      1009      1109      1220      1064      1290      1388      1226      1077      1090      1174      1074      1053
dram[9]:       1054      1091      1101      1049      1129      1021      1252      1206      1291      1390      1382      1257      1132      1093      1038      1077
dram[10]:       1157      1153      1160      1124      1142      1115      1145      1114      1216      1210      1243      1256      1165      1129      1186      1118
dram[11]:       1074      1097      1076      1014      1054      1066      1136      1152      1175      1154      1134      1256      1266      1297      1025      1267
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=513461 n_nop=509383 n_act=776 n_pre=760 n_ref_event=94206722280096 n_req=2423 n_rd=2376 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=0.00994
n_activity=48222 dram_eff=0.1058
bk0: 231a 510492i bk1: 117a 512033i bk2: 146a 511465i bk3: 151a 511476i bk4: 158a 511830i bk5: 153a 511371i bk6: 129a 512171i bk7: 156a 511858i bk8: 185a 510672i bk9: 223a 511064i bk10: 84a 512526i bk11: 102a 512427i bk12: 192a 510990i bk13: 212a 510716i bk14: 52a 512661i bk15: 85a 512322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685514
Row_Buffer_Locality_read = 0.696549
Row_Buffer_Locality_write = 0.127660
Bank_Level_Parallism = 1.179211
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.020655
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.009940 
total_CMD = 513461 
util_bw = 5104 
Wasted_Col = 12738 
Wasted_Row = 9698 
Idle = 485921 

BW Util Bottlenecks: 
RCDc_limit = 11177 
RCDWRc_limit = 336 
WTRc_limit = 217 
RTWc_limit = 399 
CCDLc_limit = 1863 
rwq = 0 
CCDLc_limit_alone = 1823 
WTRc_limit_alone = 189 
RTWc_limit_alone = 387 

Commands details: 
total_CMD = 513461 
n_nop = 509383 
Read = 2376 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 776 
n_pre = 760 
n_ref = 94206722280096 
n_req = 2423 
total_req = 2552 

Dual Bus Interface Util: 
issued_total_row = 1536 
issued_total_col = 2552 
Row_Bus_Util =  0.002991 
CoL_Bus_Util = 0.004970 
Either_Row_CoL_Bus_Util = 0.007942 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002452 
queue_avg = 0.031605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0316051
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=513461 n_nop=508499 n_act=976 n_pre=960 n_ref_event=0 n_req=2818 n_rd=2739 n_rd_L2_A=0 n_write=0 n_wr_bk=304 bw_util=0.01185
n_activity=54932 dram_eff=0.1108
bk0: 227a 509886i bk1: 213a 511017i bk2: 205a 511419i bk3: 132a 512059i bk4: 235a 509755i bk5: 173a 511079i bk6: 196a 510067i bk7: 143a 511224i bk8: 280a 509628i bk9: 183a 511208i bk10: 111a 511865i bk11: 87a 512373i bk12: 179a 510762i bk13: 151a 511207i bk14: 76a 512035i bk15: 148a 511758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658268
Row_Buffer_Locality_read = 0.672143
Row_Buffer_Locality_write = 0.177215
Bank_Level_Parallism = 1.251405
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.031720
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011853 
total_CMD = 513461 
util_bw = 6086 
Wasted_Col = 15734 
Wasted_Row = 11337 
Idle = 480304 

BW Util Bottlenecks: 
RCDc_limit = 13693 
RCDWRc_limit = 486 
WTRc_limit = 598 
RTWc_limit = 730 
CCDLc_limit = 2588 
rwq = 0 
CCDLc_limit_alone = 2512 
WTRc_limit_alone = 554 
RTWc_limit_alone = 698 

Commands details: 
total_CMD = 513461 
n_nop = 508499 
Read = 2739 
Write = 0 
L2_Alloc = 0 
L2_WB = 304 
n_act = 976 
n_pre = 960 
n_ref = 0 
n_req = 2818 
total_req = 3043 

Dual Bus Interface Util: 
issued_total_row = 1936 
issued_total_col = 3043 
Row_Bus_Util =  0.003770 
CoL_Bus_Util = 0.005926 
Either_Row_CoL_Bus_Util = 0.009664 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.003426 
queue_avg = 0.043437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0434366
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=513461 n_nop=507742 n_act=1130 n_pre=1114 n_ref_event=0 n_req=3257 n_rd=3176 n_rd_L2_A=0 n_write=0 n_wr_bk=311 bw_util=0.01358
n_activity=60783 dram_eff=0.1147
bk0: 220a 510501i bk1: 274a 510050i bk2: 178a 509928i bk3: 199a 510519i bk4: 242a 510484i bk5: 238a 510949i bk6: 206a 510223i bk7: 276a 509262i bk8: 239a 509942i bk9: 183a 511023i bk10: 98a 512029i bk11: 143a 511585i bk12: 156a 511372i bk13: 207a 511039i bk14: 149a 511088i bk15: 168a 511102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.657660
Row_Buffer_Locality_read = 0.668136
Row_Buffer_Locality_write = 0.246914
Bank_Level_Parallism = 1.269460
Bank_Level_Parallism_Col = 1.158044
Bank_Level_Parallism_Ready = 1.035745
write_to_read_ratio_blp_rw_average = 0.085335
GrpLevelPara = 1.119906 

BW Util details:
bwutil = 0.013582 
total_CMD = 513461 
util_bw = 6974 
Wasted_Col = 18139 
Wasted_Row = 12794 
Idle = 475554 

BW Util Bottlenecks: 
RCDc_limit = 15821 
RCDWRc_limit = 497 
WTRc_limit = 779 
RTWc_limit = 906 
CCDLc_limit = 3150 
rwq = 0 
CCDLc_limit_alone = 3015 
WTRc_limit_alone = 680 
RTWc_limit_alone = 870 

Commands details: 
total_CMD = 513461 
n_nop = 507742 
Read = 3176 
Write = 0 
L2_Alloc = 0 
L2_WB = 311 
n_act = 1130 
n_pre = 1114 
n_ref = 0 
n_req = 3257 
total_req = 3487 

Dual Bus Interface Util: 
issued_total_row = 2244 
issued_total_col = 3487 
Row_Bus_Util =  0.004370 
CoL_Bus_Util = 0.006791 
Either_Row_CoL_Bus_Util = 0.011138 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.002098 
queue_avg = 0.055124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.055124
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=513461 n_nop=510088 n_act=673 n_pre=657 n_ref_event=0 n_req=1939 n_rd=1900 n_rd_L2_A=0 n_write=0 n_wr_bk=149 bw_util=0.007981
n_activity=41644 dram_eff=0.09841
bk0: 235a 510477i bk1: 180a 511055i bk2: 149a 511371i bk3: 180a 510849i bk4: 39a 512984i bk5: 54a 512758i bk6: 118a 511796i bk7: 76a 512419i bk8: 159a 510858i bk9: 171a 511606i bk10: 131a 511578i bk11: 175a 510922i bk12: 30a 513124i bk13: 42a 513066i bk14: 45a 513208i bk15: 116a 512061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660650
Row_Buffer_Locality_read = 0.670000
Row_Buffer_Locality_write = 0.205128
Bank_Level_Parallism = 1.170200
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.017032
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.007981 
total_CMD = 513461 
util_bw = 4098 
Wasted_Col = 11181 
Wasted_Row = 8402 
Idle = 489780 

BW Util Bottlenecks: 
RCDc_limit = 9812 
RCDWRc_limit = 244 
WTRc_limit = 211 
RTWc_limit = 412 
CCDLc_limit = 1561 
rwq = 0 
CCDLc_limit_alone = 1526 
WTRc_limit_alone = 190 
RTWc_limit_alone = 398 

Commands details: 
total_CMD = 513461 
n_nop = 510088 
Read = 1900 
Write = 0 
L2_Alloc = 0 
L2_WB = 149 
n_act = 673 
n_pre = 657 
n_ref = 0 
n_req = 1939 
total_req = 2049 

Dual Bus Interface Util: 
issued_total_row = 1330 
issued_total_col = 2049 
Row_Bus_Util =  0.002590 
CoL_Bus_Util = 0.003991 
Either_Row_CoL_Bus_Util = 0.006569 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001779 
queue_avg = 0.027130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0271296
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=513461 n_nop=509191 n_act=853 n_pre=837 n_ref_event=0 n_req=2400 n_rd=2333 n_rd_L2_A=0 n_write=0 n_wr_bk=259 bw_util=0.0101
n_activity=47803 dram_eff=0.1084
bk0: 205a 510868i bk1: 209a 510783i bk2: 145a 511507i bk3: 148a 511432i bk4: 170a 511202i bk5: 118a 511896i bk6: 180a 510529i bk7: 132a 511482i bk8: 175a 511042i bk9: 172a 511150i bk10: 98a 511711i bk11: 136a 511076i bk12: 169a 511158i bk13: 147a 511666i bk14: 47a 512403i bk15: 82a 512136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650833
Row_Buffer_Locality_read = 0.663952
Row_Buffer_Locality_write = 0.194030
Bank_Level_Parallism = 1.265486
Bank_Level_Parallism_Col = 1.156589
Bank_Level_Parallism_Ready = 1.035632
write_to_read_ratio_blp_rw_average = 0.097747
GrpLevelPara = 1.125259 

BW Util details:
bwutil = 0.010096 
total_CMD = 513461 
util_bw = 5184 
Wasted_Col = 13653 
Wasted_Row = 9834 
Idle = 484790 

BW Util Bottlenecks: 
RCDc_limit = 11864 
RCDWRc_limit = 401 
WTRc_limit = 482 
RTWc_limit = 814 
CCDLc_limit = 2170 
rwq = 0 
CCDLc_limit_alone = 2098 
WTRc_limit_alone = 450 
RTWc_limit_alone = 774 

Commands details: 
total_CMD = 513461 
n_nop = 509191 
Read = 2333 
Write = 0 
L2_Alloc = 0 
L2_WB = 259 
n_act = 853 
n_pre = 837 
n_ref = 0 
n_req = 2400 
total_req = 2592 

Dual Bus Interface Util: 
issued_total_row = 1690 
issued_total_col = 2592 
Row_Bus_Util =  0.003291 
CoL_Bus_Util = 0.005048 
Either_Row_CoL_Bus_Util = 0.008316 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.002810 
queue_avg = 0.035068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0350679
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=513461 n_nop=510751 n_act=530 n_pre=514 n_ref_event=0 n_req=1558 n_rd=1518 n_rd_L2_A=0 n_write=0 n_wr_bk=155 bw_util=0.006517
n_activity=34169 dram_eff=0.09793
bk0: 135a 511909i bk1: 113a 512247i bk2: 101a 512047i bk3: 67a 512232i bk4: 144a 511164i bk5: 146a 512006i bk6: 141a 511641i bk7: 78a 512443i bk8: 55a 512868i bk9: 66a 512454i bk10: 43a 512682i bk11: 23a 513026i bk12: 71a 512714i bk13: 84a 512309i bk14: 130a 511981i bk15: 121a 511591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668806
Row_Buffer_Locality_read = 0.681159
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 1.158939
Bank_Level_Parallism_Col = 1.087438
Bank_Level_Parallism_Ready = 1.013707
write_to_read_ratio_blp_rw_average = 0.093710
GrpLevelPara = 1.071690 

BW Util details:
bwutil = 0.006517 
total_CMD = 513461 
util_bw = 3346 
Wasted_Col = 8989 
Wasted_Row = 6763 
Idle = 494363 

BW Util Bottlenecks: 
RCDc_limit = 7695 
RCDWRc_limit = 256 
WTRc_limit = 157 
RTWc_limit = 415 
CCDLc_limit = 1311 
rwq = 0 
CCDLc_limit_alone = 1269 
WTRc_limit_alone = 149 
RTWc_limit_alone = 381 

Commands details: 
total_CMD = 513461 
n_nop = 510751 
Read = 1518 
Write = 0 
L2_Alloc = 0 
L2_WB = 155 
n_act = 530 
n_pre = 514 
n_ref = 0 
n_req = 1558 
total_req = 1673 

Dual Bus Interface Util: 
issued_total_row = 1044 
issued_total_col = 1673 
Row_Bus_Util =  0.002033 
CoL_Bus_Util = 0.003258 
Either_Row_CoL_Bus_Util = 0.005278 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.002583 
queue_avg = 0.020463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0204631
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=513461 n_nop=509308 n_act=824 n_pre=808 n_ref_event=0 n_req=2380 n_rd=2322 n_rd_L2_A=0 n_write=0 n_wr_bk=216 bw_util=0.009886
n_activity=47813 dram_eff=0.1062
bk0: 230a 510235i bk1: 210a 510542i bk2: 135a 511128i bk3: 134a 511182i bk4: 108a 512014i bk5: 125a 512531i bk6: 225a 510919i bk7: 214a 510757i bk8: 189a 510932i bk9: 160a 511132i bk10: 72a 512427i bk11: 85a 512096i bk12: 70a 512468i bk13: 65a 512601i bk14: 219a 510865i bk15: 81a 512009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659244
Row_Buffer_Locality_read = 0.670973
Row_Buffer_Locality_write = 0.189655
Bank_Level_Parallism = 1.226231
Bank_Level_Parallism_Col = 1.129042
Bank_Level_Parallism_Ready = 1.014920
write_to_read_ratio_blp_rw_average = 0.080678
GrpLevelPara = 1.104989 

BW Util details:
bwutil = 0.009886 
total_CMD = 513461 
util_bw = 5076 
Wasted_Col = 13271 
Wasted_Row = 9806 
Idle = 485308 

BW Util Bottlenecks: 
RCDc_limit = 11720 
RCDWRc_limit = 342 
WTRc_limit = 353 
RTWc_limit = 619 
CCDLc_limit = 1967 
rwq = 0 
CCDLc_limit_alone = 1927 
WTRc_limit_alone = 343 
RTWc_limit_alone = 589 

Commands details: 
total_CMD = 513461 
n_nop = 509308 
Read = 2322 
Write = 0 
L2_Alloc = 0 
L2_WB = 216 
n_act = 824 
n_pre = 808 
n_ref = 0 
n_req = 2380 
total_req = 2538 

Dual Bus Interface Util: 
issued_total_row = 1632 
issued_total_col = 2538 
Row_Bus_Util =  0.003178 
CoL_Bus_Util = 0.004943 
Either_Row_CoL_Bus_Util = 0.008088 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.004093 
queue_avg = 0.035111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0351107
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=513461 n_nop=508850 n_act=937 n_pre=921 n_ref_event=0 n_req=2568 n_rd=2494 n_rd_L2_A=0 n_write=0 n_wr_bk=274 bw_util=0.01078
n_activity=51193 dram_eff=0.1081
bk0: 209a 510478i bk1: 141a 511137i bk2: 250a 510438i bk3: 184a 511249i bk4: 161a 511201i bk5: 170a 510359i bk6: 103a 511900i bk7: 142a 511032i bk8: 106a 512009i bk9: 111a 512019i bk10: 172a 510886i bk11: 135a 511421i bk12: 163a 511113i bk13: 106a 511980i bk14: 201a 510388i bk15: 140a 511609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640576
Row_Buffer_Locality_read = 0.654771
Row_Buffer_Locality_write = 0.162162
Bank_Level_Parallism = 1.264827
Bank_Level_Parallism_Col = 1.142107
Bank_Level_Parallism_Ready = 1.022629
write_to_read_ratio_blp_rw_average = 0.088273
GrpLevelPara = 1.114932 

BW Util details:
bwutil = 0.010782 
total_CMD = 513461 
util_bw = 5536 
Wasted_Col = 14870 
Wasted_Row = 10649 
Idle = 482406 

BW Util Bottlenecks: 
RCDc_limit = 13117 
RCDWRc_limit = 477 
WTRc_limit = 527 
RTWc_limit = 691 
CCDLc_limit = 2300 
rwq = 0 
CCDLc_limit_alone = 2204 
WTRc_limit_alone = 489 
RTWc_limit_alone = 633 

Commands details: 
total_CMD = 513461 
n_nop = 508850 
Read = 2494 
Write = 0 
L2_Alloc = 0 
L2_WB = 274 
n_act = 937 
n_pre = 921 
n_ref = 0 
n_req = 2568 
total_req = 2768 

Dual Bus Interface Util: 
issued_total_row = 1858 
issued_total_col = 2768 
Row_Bus_Util =  0.003619 
CoL_Bus_Util = 0.005391 
Either_Row_CoL_Bus_Util = 0.008980 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003253 
queue_avg = 0.039880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0398803
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=513461 n_nop=510347 n_act=665 n_pre=649 n_ref_event=0 n_req=1730 n_rd=1704 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.007027
n_activity=40511 dram_eff=0.08906
bk0: 119a 511775i bk1: 77a 512478i bk2: 49a 513056i bk3: 52a 512848i bk4: 85a 512381i bk5: 158a 511792i bk6: 226a 509936i bk7: 215a 509797i bk8: 60a 512150i bk9: 84a 512065i bk10: 22a 513359i bk11: 19a 513169i bk12: 114a 512135i bk13: 86a 512138i bk14: 198a 510444i bk15: 140a 511403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.622543
Row_Buffer_Locality_read = 0.630282
Row_Buffer_Locality_write = 0.115385
Bank_Level_Parallism = 1.156959
Bank_Level_Parallism_Col = 1.085381
Bank_Level_Parallism_Ready = 1.015435
write_to_read_ratio_blp_rw_average = 0.049976
GrpLevelPara = 1.069313 

BW Util details:
bwutil = 0.007027 
total_CMD = 513461 
util_bw = 3608 
Wasted_Col = 10720 
Wasted_Row = 8652 
Idle = 490481 

BW Util Bottlenecks: 
RCDc_limit = 9828 
RCDWRc_limit = 185 
WTRc_limit = 98 
RTWc_limit = 239 
CCDLc_limit = 1301 
rwq = 0 
CCDLc_limit_alone = 1282 
WTRc_limit_alone = 90 
RTWc_limit_alone = 228 

Commands details: 
total_CMD = 513461 
n_nop = 510347 
Read = 1704 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 665 
n_pre = 649 
n_ref = 0 
n_req = 1730 
total_req = 1804 

Dual Bus Interface Util: 
issued_total_row = 1314 
issued_total_col = 1804 
Row_Bus_Util =  0.002559 
CoL_Bus_Util = 0.003513 
Either_Row_CoL_Bus_Util = 0.006065 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.001285 
queue_avg = 0.024997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.024997
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=513461 n_nop=509252 n_act=805 n_pre=789 n_ref_event=0 n_req=2440 n_rd=2370 n_rd_L2_A=0 n_write=0 n_wr_bk=252 bw_util=0.01021
n_activity=47972 dram_eff=0.1093
bk0: 188a 510475i bk1: 111a 512089i bk2: 163a 511398i bk3: 220a 510648i bk4: 153a 511212i bk5: 90a 512182i bk6: 152a 511151i bk7: 179a 511151i bk8: 41a 512898i bk9: 122a 511585i bk10: 223a 510805i bk11: 278a 509967i bk12: 72a 512741i bk13: 77a 512414i bk14: 214a 510907i bk15: 87a 512297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676230
Row_Buffer_Locality_read = 0.685232
Row_Buffer_Locality_write = 0.371429
Bank_Level_Parallism = 1.218046
Bank_Level_Parallism_Col = 1.128134
Bank_Level_Parallism_Ready = 1.026986
write_to_read_ratio_blp_rw_average = 0.093008
GrpLevelPara = 1.099048 

BW Util details:
bwutil = 0.010213 
total_CMD = 513461 
util_bw = 5244 
Wasted_Col = 13477 
Wasted_Row = 9656 
Idle = 485084 

BW Util Bottlenecks: 
RCDc_limit = 11517 
RCDWRc_limit = 324 
WTRc_limit = 443 
RTWc_limit = 728 
CCDLc_limit = 2228 
rwq = 0 
CCDLc_limit_alone = 2177 
WTRc_limit_alone = 412 
RTWc_limit_alone = 708 

Commands details: 
total_CMD = 513461 
n_nop = 509252 
Read = 2370 
Write = 0 
L2_Alloc = 0 
L2_WB = 252 
n_act = 805 
n_pre = 789 
n_ref = 0 
n_req = 2440 
total_req = 2622 

Dual Bus Interface Util: 
issued_total_row = 1594 
issued_total_col = 2622 
Row_Bus_Util =  0.003104 
CoL_Bus_Util = 0.005107 
Either_Row_CoL_Bus_Util = 0.008197 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001663 
queue_avg = 0.037368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.037368
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=513461 n_nop=507306 n_act=1272 n_pre=1256 n_ref_event=0 n_req=3442 n_rd=3364 n_rd_L2_A=0 n_write=0 n_wr_bk=293 bw_util=0.01424
n_activity=67759 dram_eff=0.1079
bk0: 136a 511820i bk1: 190a 511133i bk2: 217a 510549i bk3: 184a 511290i bk4: 243a 509720i bk5: 144a 511349i bk6: 389a 507201i bk7: 337a 507745i bk8: 83a 512031i bk9: 199a 510952i bk10: 189a 510993i bk11: 182a 510375i bk12: 192a 510954i bk13: 155a 511412i bk14: 235a 509494i bk15: 289a 509472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634515
Row_Buffer_Locality_read = 0.645065
Row_Buffer_Locality_write = 0.179487
Bank_Level_Parallism = 1.285412
Bank_Level_Parallism_Col = 1.161970
Bank_Level_Parallism_Ready = 1.037168
write_to_read_ratio_blp_rw_average = 0.071568
GrpLevelPara = 1.128979 

BW Util details:
bwutil = 0.014245 
total_CMD = 513461 
util_bw = 7314 
Wasted_Col = 19590 
Wasted_Row = 14373 
Idle = 472184 

BW Util Bottlenecks: 
RCDc_limit = 17804 
RCDWRc_limit = 480 
WTRc_limit = 623 
RTWc_limit = 743 
CCDLc_limit = 2803 
rwq = 0 
CCDLc_limit_alone = 2741 
WTRc_limit_alone = 591 
RTWc_limit_alone = 713 

Commands details: 
total_CMD = 513461 
n_nop = 507306 
Read = 3364 
Write = 0 
L2_Alloc = 0 
L2_WB = 293 
n_act = 1272 
n_pre = 1256 
n_ref = 0 
n_req = 3442 
total_req = 3657 

Dual Bus Interface Util: 
issued_total_row = 2528 
issued_total_col = 3657 
Row_Bus_Util =  0.004923 
CoL_Bus_Util = 0.007122 
Either_Row_CoL_Bus_Util = 0.011987 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.004874 
queue_avg = 0.052841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0528414
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=513461 n_nop=511497 n_act=383 n_pre=367 n_ref_event=0 n_req=1138 n_rd=1112 n_rd_L2_A=0 n_write=0 n_wr_bk=102 bw_util=0.004729
n_activity=25707 dram_eff=0.09445
bk0: 25a 512980i bk1: 89a 512559i bk2: 51a 513068i bk3: 78a 512980i bk4: 36a 513265i bk5: 124a 511222i bk6: 116a 511812i bk7: 82a 512254i bk8: 53a 512500i bk9: 88a 512307i bk10: 56a 513109i bk11: 14a 513265i bk12: 65a 512796i bk13: 69a 512307i bk14: 68a 512377i bk15: 98a 512355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673989
Row_Buffer_Locality_read = 0.687050
Row_Buffer_Locality_write = 0.115385
Bank_Level_Parallism = 1.125911
Bank_Level_Parallism_Col = 1.075045
Bank_Level_Parallism_Ready = 1.013969
write_to_read_ratio_blp_rw_average = 0.079136
GrpLevelPara = 1.062834 

BW Util details:
bwutil = 0.004729 
total_CMD = 513461 
util_bw = 2428 
Wasted_Col = 6487 
Wasted_Row = 5053 
Idle = 499493 

BW Util Bottlenecks: 
RCDc_limit = 5569 
RCDWRc_limit = 190 
WTRc_limit = 153 
RTWc_limit = 192 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 909 
WTRc_limit_alone = 149 
RTWc_limit_alone = 184 

Commands details: 
total_CMD = 513461 
n_nop = 511497 
Read = 1112 
Write = 0 
L2_Alloc = 0 
L2_WB = 102 
n_act = 383 
n_pre = 367 
n_ref = 0 
n_req = 1138 
total_req = 1214 

Dual Bus Interface Util: 
issued_total_row = 750 
issued_total_col = 1214 
Row_Bus_Util =  0.001461 
CoL_Bus_Util = 0.002364 
Either_Row_CoL_Bus_Util = 0.003825 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0155416

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67365, Miss = 1170, Miss_rate = 0.017, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[1]: Access = 62521, Miss = 1396, Miss_rate = 0.022, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[2]: Access = 70598, Miss = 2494, Miss_rate = 0.035, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[3]: Access = 51945, Miss = 1196, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[4]: Access = 70383, Miss = 2025, Miss_rate = 0.029, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[5]: Access = 55683, Miss = 1561, Miss_rate = 0.028, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[6]: Access = 63775, Miss = 1093, Miss_rate = 0.017, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[7]: Access = 64627, Miss = 1256, Miss_rate = 0.019, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[8]: Access = 75128, Miss = 1596, Miss_rate = 0.021, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[9]: Access = 50257, Miss = 1113, Miss_rate = 0.022, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[10]: Access = 60008, Miss = 552, Miss_rate = 0.009, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[11]: Access = 56968, Miss = 1044, Miss_rate = 0.018, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[12]: Access = 55786, Miss = 1100, Miss_rate = 0.020, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[13]: Access = 67199, Miss = 1357, Miss_rate = 0.020, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 53823, Miss = 892, Miss_rate = 0.017, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[15]: Access = 60794, Miss = 2191, Miss_rate = 0.036, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[16]: Access = 61353, Miss = 981, Miss_rate = 0.016, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[17]: Access = 60061, Miss = 781, Miss_rate = 0.013, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[18]: Access = 64579, Miss = 2708, Miss_rate = 0.042, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[19]: Access = 61524, Miss = 841, Miss_rate = 0.014, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[20]: Access = 64081, Miss = 2175, Miss_rate = 0.034, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[21]: Access = 69463, Miss = 1597, Miss_rate = 0.023, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[22]: Access = 63623, Miss = 1080, Miss_rate = 0.017, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[23]: Access = 51343, Miss = 183, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1482887
L2_total_cache_misses = 32382
L2_total_cache_miss_rate = 0.0218
L2_total_cache_pending_hits = 2598
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1157544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9769
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17639
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 290363
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4586
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1187530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295357
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.207
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1482887
icnt_total_pkts_simt_to_mem=1482887
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.18098
	minimum = 5
	maximum = 11
Network latency average = 5.18098
	minimum = 5
	maximum = 11
Slowest packet = 2961931
Flit latency average = 5.18098
	minimum = 5
	maximum = 11
Slowest flit = 2961931
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.013714
	minimum = 0.0110136 (at node 0)
	maximum = 0.0215109 (at node 43)
Accepted packet rate average = 0.013714
	minimum = 0.0110136 (at node 0)
	maximum = 0.0215109 (at node 43)
Injected flit rate average = 0.013714
	minimum = 0.0110136 (at node 0)
	maximum = 0.0215109 (at node 43)
Accepted flit rate average= 0.013714
	minimum = 0.0110136 (at node 0)
	maximum = 0.0215109 (at node 43)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 90.2907 (18 samples)
	minimum = 5 (18 samples)
	maximum = 447 (18 samples)
Network latency average = 52.2454 (18 samples)
	minimum = 5 (18 samples)
	maximum = 289.833 (18 samples)
Flit latency average = 52.2454 (18 samples)
	minimum = 5 (18 samples)
	maximum = 289.833 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.0855126 (18 samples)
	minimum = 0.064245 (18 samples)
	maximum = 0.172929 (18 samples)
Accepted packet rate average = 0.0855126 (18 samples)
	minimum = 0.064245 (18 samples)
	maximum = 0.172929 (18 samples)
Injected flit rate average = 0.0855126 (18 samples)
	minimum = 0.064245 (18 samples)
	maximum = 0.172929 (18 samples)
Accepted flit rate average = 0.0855126 (18 samples)
	minimum = 0.064245 (18 samples)
	maximum = 0.172929 (18 samples)
Injected packet size average = 1 (18 samples)
Accepted packet size average = 1 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 22 sec (142 sec)
gpgpu_simulation_rate = 200030 (inst/sec)
gpgpu_simulation_rate = 2049 (cycle/sec)
gpgpu_silicon_slowdown = 691556x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a598..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a590..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a588..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a578..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a570..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a620..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9ddc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 6783
gpu_sim_insn = 1245357
gpu_ipc =     183.5997
gpu_tot_sim_cycle = 297824
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =      99.5546
gpu_tot_issued_cta = 2432
gpu_occupancy = 61.0141% 
gpu_tot_occupancy = 67.3302% 
max_total_param_size = 0
gpu_stall_dramfull = 16381
gpu_stall_icnt2sh    = 15400
partiton_level_parallism =       0.3066
partiton_level_parallism_total  =       4.9861
partiton_level_parallism_util =       3.7143
partiton_level_parallism_util_total  =       9.7785
L2_BW  =      13.9047 GB/Sec
L2_BW_total  =     226.0877 GB/Sec
gpu_total_sim_rate=205901

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1649, 1426, 1713, 1334, 1571, 1276, 1691, 1385, 1680, 1407, 1285, 1078, 1572, 1154, 1154, 1417, 1417, 1364, 1516, 1812, 1373, 1167, 1132, 1383, 1439, 1253, 1602, 1482, 1361, 1153, 1265, 1537, 1417, 1134, 1112, 1561, 1332, 1080, 1376, 1290, 904, 1287, 1242, 1188, 1059, 1325, 1498, 1177, 1398, 1167, 1246, 1378, 1199, 1343, 1552, 1112, 969, 1289, 1024, 1124, 1410, 1137, 1378, 1202, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 1545476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1189604
gpgpu_n_mem_write_global = 295363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3224664	W0_Idle:1660108	W0_Scoreboard:9648780	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:520523	WS1:517954	WS2:519260	WS3:521689	
dual_issue_nums: WS0:25922	WS1:25962	WS2:25903	WS3:26071	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9516832 {8:1189604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814520 {40:295363,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47584160 {40:1189604,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362904 {8:295363,}
maxmflatency = 1785 
max_icnt2mem_latency = 1259 
maxmrqlatency = 67 
max_icnt2sh_latency = 529 
averagemflatency = 562 
avg_icnt2mem_latency = 392 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 44 
mrq_lat_table:20471 	263 	329 	1985 	4847 	196 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	381459 	233913 	809675 	59920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	132035 	107198 	49676 	46874 	64814 	104406 	304997 	674072 	895 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	388312 	543019 	239151 	111116 	63274 	69360 	70238 	497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	226 	48 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        14        12        17        23        23        13        22        12        29        13        21        10        10        10        15 
dram[1]:        12        16        30        15         9        11        12         9        12        13        12        13        10        11         6        12 
dram[2]:        21        14         8        17        26        21        20        16        14        11        10        11        17        14        22         8 
dram[3]:        13        17        10        14        12        14        11        10        11        15        12        10        12        17         9        17 
dram[4]:        13        19         7        11        20        17        24        12        10        10         7         9        13         8         9        20 
dram[5]:        12        24        13         8        23        25        23        17        12         8         5         4        12        10        15        11 
dram[6]:        15        13        17        25        19        63        15        16        11        10         9         9        23        14        14         4 
dram[7]:        16        10        19        16        14        21         9        10         8        17         8        10         9         7        13         9 
dram[8]:        10        11        18        10        14        13        13        12         5         9         0         5         9         7         8        12 
dram[9]:        15        15        11        14        15         9        11        19        12        13        23        15        27         8        14        11 
dram[10]:        32        23        17        20        12        24        16        13         8        10        17        11         7        10        12        22 
dram[11]:         4        16        18        33        20        14        11         8         6        11        24         5         9         7        10        13 
maximum service time to same row:
dram[0]:     10578      8137     20046     10383     12460      6359      8876     17535      8322      6282     10530     17026      7413      6181     40207      8914 
dram[1]:      7809      8412     15879     16916      8620      8084     11947      9560      6310      6419     10039      7700      8187      6686     14157     12176 
dram[2]:     10632      9385     13993     21900      9352     12456     13854     15305      8137      6482      7033     16151     21916     21822      9490     10357 
dram[3]:      7995     12459     14188      9309     21325     30793     10339      6616      6232      6036      9456     13104      7380     29531     38934      7851 
dram[4]:      6661      6074     16641      8508     10371     14427     10389     12776     15787      8532      9657     15507      8012      7093     28475     17344 
dram[5]:     10064      9847      6472     10689     11240     16421      9951     12211     12440      8093     11508     13590     10178     10750     11215     10845 
dram[6]:      7104      9574     11156     12439     18740     37242     11528      6257      6699      6136      6645     14841     15659     14606      6391     16953 
dram[7]:      7578     13474      6576     12263     23572     14400      6633      8170      7668      9896     11334      7254      6981      6669      7278      7749 
dram[8]:      8619      6280     40409     29548     12759     16338      9038     10638     10623      6386     10111      8806      6370      7418      7819     11402 
dram[9]:      7000     22010      9887     12813     14325     22191      6462     20786     32058      6242     16509      6115     21773     10751      6316     14838 
dram[10]:     12730      7723     10935     20979      8309      6455      6019      6018      8655      6780      8300      5972      6074      9227      6171     10439 
dram[11]:     19226     11321     39887     32689     50521     23700     12216      9699     22574      9373     22343     16009     14884      6540      7092     15211 
average row accesses per activate:
dram[0]:  2.887500  3.189189  3.080000  3.204082  3.857143  2.854545  4.000000  4.100000  2.384615  3.500000  3.652174  3.642857  3.015625  2.944444  2.789474  3.357143 
dram[1]:  2.442105  3.524590  4.739130  3.942857  2.520833  2.692308  2.482353  2.696429  2.745098  3.680000  3.342857  3.461539  2.479452  2.516667  2.441176  3.355556 
dram[2]:  2.896104  2.978261  2.206897  2.819444  3.263158  3.967213  2.973684  2.707547  2.666667  3.267857  3.090909  2.918367  2.888889  3.136364  2.724138  2.790323 
dram[3]:  3.012500  2.967742  2.923077  3.237288  5.250000  3.529412  2.531915  2.714286  2.267606  3.489796  2.714286  2.536232  4.285714  3.909091  5.625000  2.829268 
dram[4]:  3.014493  3.014286  2.979592  3.488889  3.052632  2.950000  2.911765  3.148936  2.854839  2.774194  2.085106  2.158730  2.864407  3.127660  2.260870  2.966667 
dram[5]:  3.139535  4.214286  2.810811  2.290323  2.508197  4.314286  3.395349  3.375000  4.230769  2.576923  2.047619  1.916667  3.550000  2.500000  3.300000  2.562500 
dram[6]:  2.595506  2.776316  2.740741  2.750000  3.285714  6.600000  3.367647  3.128572  2.820895  2.622951  2.769231  2.388889  3.363636  2.833333  3.142857  2.024390 
dram[7]:  2.893333  2.533333  3.328947  3.189655  3.111111  2.506849  3.114286  2.459016  2.891892  2.897436  2.457143  2.410714  2.833333  2.815789  2.481928  2.937500 
dram[8]:  2.727273  3.080000  4.545455  3.055556  2.933333  3.727273  2.385417  2.302083  1.818182  2.400000 22.000000  2.375000  3.000000  2.324324  2.409639  2.611111 
dram[9]:  3.532258  3.027027  2.963636  3.013699  3.260000  3.275862  2.590164  3.066667  3.307692  2.723404  3.214286  3.010753  4.800000  2.851852  3.115942  2.900000 
dram[10]:  3.475000  3.131148  2.857143  3.206897  2.723404  3.250000  2.445122  2.394558  2.625000  3.030303  2.953125  2.219512  2.953846  2.870370  2.445544  2.780952 
dram[11]:  2.083333  3.708333  5.777778  6.583333  7.400000  2.250000  2.750000  2.709677  2.038461  2.933333  8.000000  2.333333  4.125000  2.121212  2.629630  3.379310 
average row locality = 28095/9660 = 2.908385
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       231       117       146       151       158       153       129       156       185       223        84       102       192       212        52        85 
dram[1]:       227       213       205       132       235       173       197       143       280       183       111        87       179       151        76       148 
dram[2]:       220       274       178       199       242       238       206       276       239       183        98       143       156       207       149       168 
dram[3]:       235       180       149       180        39        54       118        76       159       171       131       175        30        42        45       116 
dram[4]:       205       209       145       148       170       118       180       132       175       172        98       136       169       147        47        82 
dram[5]:       135       113       101        67       144       146       141        78        55        66        43        23        71        84       130       121 
dram[6]:       230       210       135       134       108       125       225       214       189       160        72        85        70        65       219        81 
dram[7]:       209       141       250       184       161       170       103       142       106       111       172       135       163       106       201       140 
dram[8]:       119        77        49        52        85       158       226       215        60        84        22        19       114        86       198       140 
dram[9]:       188       111       163       220       153        90       152       180        41       122       223       278        72        77       214        87 
dram[10]:       136       190       217       184       243       144       389       337        83       199       189       182       192       155       235       289 
dram[11]:        25        89        51        78        36       124       116        82        53        88        56        14        65        69        68        98 
total dram reads = 27410
bank skew: 389/14 = 27.79
chip skew: 3364/1112 = 3.03
number of total write accesses:
dram[0]:         0         4        30        23        16        16        12        30         4         4         0         0         4         0         4        29 
dram[1]:        19         8        49        21        27         8        53        32         0         4        24        12         8         0        27        12 
dram[2]:        12         0        51        16        23        16        76        44         4         0        16         0         0         0        33        20 
dram[3]:        24        16        12        37        12        24         4         0         8         0         8         0         0         4         0         0 
dram[4]:         9         8         4        34        13         0        72        64         8         0         0         0         0         0        20        27 
dram[5]:         0        17        12        15        35        20        20        12         0         4         0         0         0         4         8         8 
dram[6]:         4         4        43        34        24        28        16        20         0         0         0         4        16        11         4         8 
dram[7]:        29        43        10         4        28        52        24        28         4         8         0         0        24         4        12         4 
dram[8]:         4         0         4        12        12        24        12        20         0         0         0         0         0         0         8         4 
dram[9]:       101         4         0         0        36        19        24        16         8        24         8         8         0         0         4         0 
dram[10]:        12         4        12         8        52        44        41        56         4         4         0         0         0         0        44        12 
dram[11]:         0         0         4         4         4        43        20         7         0         0         0         0         4         4        12         0 
total dram writes = 2591
min_bank_accesses = 0!
chip skew: 311/100 = 3.11
average mf latency per bank:
dram[0]:      13352     24000     17261     16397     14171     17569     19952     15379     25269     17639    124662     97586     44432     29004     43086     22753
dram[1]:      14567     13993     12673     18237     13520     15548     12242     14352     14854     21718     81637     46713     42467     60321     22320     14522
dram[2]:      15555     10599     14169     15124     11762     13600     11080     11170     20123     24667     99494     63552     35761     37065     14662     15147
dram[3]:      12527     15174     20622     13995     49716     39755     24419     33062     23935     25498     58402     47363    263654    171175     57882     23186
dram[4]:      16516     22144     24214     20941     15786     27928     13219     22060     33209     30150     90676    117962     67815     77271     40863     24567
dram[5]:      21469     27990     20656     30442     16202     13698     20041     34552     72543     52998    128896    235355    110589     69668     16957     25225
dram[6]:      14741     16413     16531     17115     21751     15691     11769     12121     49265     25590     51673     74698     66780     87299     12871     27796
dram[7]:      13916     18306     10967     13118     14625     15137     23178     16216     34462     36617     48800     33493     26065     43206     14042     18050
dram[8]:      26822     42622     40422     50377     32913     15570     11697     12429     72854     62736    266056    418648     41221     79401     11673     18162
dram[9]:      10188     25269     17160     11938     17719     23135     15828     17032     72296     28725     34850     27602     95689    115154     13954     21782
dram[10]:      26473     18108     15183     14994     10667     16486      8188      6526     54568     21524     37971     55058     50966     48628     10981     11002
dram[11]:      87784     29850     48658     34969     48408     17239     18480     33303     65206     43103    123840    487600    105504     91010     34291     26516
maximum mf latency per bank:
dram[0]:       1218      1242      1224      1180      1254      1124      1252      1345      1257      1271      1305      1338      1311      1343      1203      1214
dram[1]:       1395      1307      1279      1274      1295      1295      1256      1238      1373      1388      1321      1311      1320      1313      1313      1245
dram[2]:       1435      1406      1349      1317      1411      1416      1380      1380      1380      1441      1377      1374      1329      1405      1367      1352
dram[3]:       1044      1093      1054      1146      1034      1031      1111      1348      1175      1290      1260      1266      1134      1090      1079      1167
dram[4]:       1776      1735      1713      1696      1717      1741      1709      1651      1784      1741      1677      1691      1694      1726      1785      1713
dram[5]:       1121      1100      1122      1242      1126      1039      1098      1063      1275      1362      1137      1318      1098      1152      1044      1135
dram[6]:       1095      1083      1221      1082      1084      1016      1310      1285      1388      1344      1285      1231      1202      1331      1123      1186
dram[7]:       1183      1176      1208      1115      1085      1060      1096      1098      1257      1166      1281      1178      1103      1086      1122      1140
dram[8]:       1090      1096      1075      1062      1009      1109      1220      1064      1290      1388      1226      1077      1090      1174      1074      1053
dram[9]:       1054      1091      1101      1049      1129      1021      1252      1206      1291      1390      1382      1257      1132      1093      1038      1077
dram[10]:       1157      1153      1160      1124      1142      1115      1145      1114      1216      1210      1243      1256      1165      1129      1186      1118
dram[11]:       1074      1097      1076      1014      1054      1066      1136      1152      1175      1154      1134      1256      1266      1297      1025      1267
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=525427 n_nop=521349 n_act=776 n_pre=760 n_ref_event=94206722280096 n_req=2423 n_rd=2376 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=0.009714
n_activity=48222 dram_eff=0.1058
bk0: 231a 522458i bk1: 117a 523999i bk2: 146a 523431i bk3: 151a 523442i bk4: 158a 523796i bk5: 153a 523337i bk6: 129a 524137i bk7: 156a 523824i bk8: 185a 522638i bk9: 223a 523030i bk10: 84a 524492i bk11: 102a 524393i bk12: 192a 522956i bk13: 212a 522682i bk14: 52a 524627i bk15: 85a 524288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685514
Row_Buffer_Locality_read = 0.696549
Row_Buffer_Locality_write = 0.127660
Bank_Level_Parallism = 1.179211
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.020655
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.009714 
total_CMD = 525427 
util_bw = 5104 
Wasted_Col = 12738 
Wasted_Row = 9698 
Idle = 497887 

BW Util Bottlenecks: 
RCDc_limit = 11177 
RCDWRc_limit = 336 
WTRc_limit = 217 
RTWc_limit = 399 
CCDLc_limit = 1863 
rwq = 0 
CCDLc_limit_alone = 1823 
WTRc_limit_alone = 189 
RTWc_limit_alone = 387 

Commands details: 
total_CMD = 525427 
n_nop = 521349 
Read = 2376 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 776 
n_pre = 760 
n_ref = 94206722280096 
n_req = 2423 
total_req = 2552 

Dual Bus Interface Util: 
issued_total_row = 1536 
issued_total_col = 2552 
Row_Bus_Util =  0.002923 
CoL_Bus_Util = 0.004857 
Either_Row_CoL_Bus_Util = 0.007761 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002452 
queue_avg = 0.030885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0308854
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=525427 n_nop=520462 n_act=977 n_pre=961 n_ref_event=0 n_req=2819 n_rd=2740 n_rd_L2_A=0 n_write=0 n_wr_bk=304 bw_util=0.01159
n_activity=55000 dram_eff=0.1107
bk0: 227a 521852i bk1: 213a 522983i bk2: 205a 523385i bk3: 132a 524025i bk4: 235a 521721i bk5: 173a 523045i bk6: 197a 522001i bk7: 143a 523190i bk8: 280a 521594i bk9: 183a 523174i bk10: 111a 523831i bk11: 87a 524339i bk12: 179a 522728i bk13: 151a 523173i bk14: 76a 524001i bk15: 148a 523724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658035
Row_Buffer_Locality_read = 0.671898
Row_Buffer_Locality_write = 0.177215
Bank_Level_Parallism = 1.251145
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.031710
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011587 
total_CMD = 525427 
util_bw = 6088 
Wasted_Col = 15750 
Wasted_Row = 11353 
Idle = 492236 

BW Util Bottlenecks: 
RCDc_limit = 13709 
RCDWRc_limit = 486 
WTRc_limit = 598 
RTWc_limit = 730 
CCDLc_limit = 2588 
rwq = 0 
CCDLc_limit_alone = 2512 
WTRc_limit_alone = 554 
RTWc_limit_alone = 698 

Commands details: 
total_CMD = 525427 
n_nop = 520462 
Read = 2740 
Write = 0 
L2_Alloc = 0 
L2_WB = 304 
n_act = 977 
n_pre = 961 
n_ref = 0 
n_req = 2819 
total_req = 3044 

Dual Bus Interface Util: 
issued_total_row = 1938 
issued_total_col = 3044 
Row_Bus_Util =  0.003688 
CoL_Bus_Util = 0.005793 
Either_Row_CoL_Bus_Util = 0.009449 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.003424 
queue_avg = 0.042447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0424474
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=525427 n_nop=519708 n_act=1130 n_pre=1114 n_ref_event=0 n_req=3257 n_rd=3176 n_rd_L2_A=0 n_write=0 n_wr_bk=311 bw_util=0.01327
n_activity=60783 dram_eff=0.1147
bk0: 220a 522467i bk1: 274a 522016i bk2: 178a 521894i bk3: 199a 522485i bk4: 242a 522450i bk5: 238a 522915i bk6: 206a 522189i bk7: 276a 521228i bk8: 239a 521908i bk9: 183a 522989i bk10: 98a 523995i bk11: 143a 523551i bk12: 156a 523338i bk13: 207a 523005i bk14: 149a 523054i bk15: 168a 523068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.657660
Row_Buffer_Locality_read = 0.668136
Row_Buffer_Locality_write = 0.246914
Bank_Level_Parallism = 1.269460
Bank_Level_Parallism_Col = 1.158044
Bank_Level_Parallism_Ready = 1.035745
write_to_read_ratio_blp_rw_average = 0.085335
GrpLevelPara = 1.119906 

BW Util details:
bwutil = 0.013273 
total_CMD = 525427 
util_bw = 6974 
Wasted_Col = 18139 
Wasted_Row = 12794 
Idle = 487520 

BW Util Bottlenecks: 
RCDc_limit = 15821 
RCDWRc_limit = 497 
WTRc_limit = 779 
RTWc_limit = 906 
CCDLc_limit = 3150 
rwq = 0 
CCDLc_limit_alone = 3015 
WTRc_limit_alone = 680 
RTWc_limit_alone = 870 

Commands details: 
total_CMD = 525427 
n_nop = 519708 
Read = 3176 
Write = 0 
L2_Alloc = 0 
L2_WB = 311 
n_act = 1130 
n_pre = 1114 
n_ref = 0 
n_req = 3257 
total_req = 3487 

Dual Bus Interface Util: 
issued_total_row = 2244 
issued_total_col = 3487 
Row_Bus_Util =  0.004271 
CoL_Bus_Util = 0.006637 
Either_Row_CoL_Bus_Util = 0.010884 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.002098 
queue_avg = 0.053869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0538686
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=525427 n_nop=522054 n_act=673 n_pre=657 n_ref_event=0 n_req=1939 n_rd=1900 n_rd_L2_A=0 n_write=0 n_wr_bk=149 bw_util=0.007799
n_activity=41644 dram_eff=0.09841
bk0: 235a 522443i bk1: 180a 523021i bk2: 149a 523337i bk3: 180a 522815i bk4: 39a 524950i bk5: 54a 524724i bk6: 118a 523762i bk7: 76a 524385i bk8: 159a 522824i bk9: 171a 523572i bk10: 131a 523544i bk11: 175a 522888i bk12: 30a 525090i bk13: 42a 525032i bk14: 45a 525174i bk15: 116a 524027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660650
Row_Buffer_Locality_read = 0.670000
Row_Buffer_Locality_write = 0.205128
Bank_Level_Parallism = 1.170200
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.017032
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.007799 
total_CMD = 525427 
util_bw = 4098 
Wasted_Col = 11181 
Wasted_Row = 8402 
Idle = 501746 

BW Util Bottlenecks: 
RCDc_limit = 9812 
RCDWRc_limit = 244 
WTRc_limit = 211 
RTWc_limit = 412 
CCDLc_limit = 1561 
rwq = 0 
CCDLc_limit_alone = 1526 
WTRc_limit_alone = 190 
RTWc_limit_alone = 398 

Commands details: 
total_CMD = 525427 
n_nop = 522054 
Read = 1900 
Write = 0 
L2_Alloc = 0 
L2_WB = 149 
n_act = 673 
n_pre = 657 
n_ref = 0 
n_req = 1939 
total_req = 2049 

Dual Bus Interface Util: 
issued_total_row = 1330 
issued_total_col = 2049 
Row_Bus_Util =  0.002531 
CoL_Bus_Util = 0.003900 
Either_Row_CoL_Bus_Util = 0.006420 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.001779 
queue_avg = 0.026512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0265118
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=525427 n_nop=521157 n_act=853 n_pre=837 n_ref_event=0 n_req=2400 n_rd=2333 n_rd_L2_A=0 n_write=0 n_wr_bk=259 bw_util=0.009866
n_activity=47803 dram_eff=0.1084
bk0: 205a 522834i bk1: 209a 522749i bk2: 145a 523473i bk3: 148a 523398i bk4: 170a 523168i bk5: 118a 523862i bk6: 180a 522495i bk7: 132a 523448i bk8: 175a 523008i bk9: 172a 523116i bk10: 98a 523677i bk11: 136a 523042i bk12: 169a 523124i bk13: 147a 523632i bk14: 47a 524369i bk15: 82a 524102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650833
Row_Buffer_Locality_read = 0.663952
Row_Buffer_Locality_write = 0.194030
Bank_Level_Parallism = 1.265486
Bank_Level_Parallism_Col = 1.156589
Bank_Level_Parallism_Ready = 1.035632
write_to_read_ratio_blp_rw_average = 0.097747
GrpLevelPara = 1.125259 

BW Util details:
bwutil = 0.009866 
total_CMD = 525427 
util_bw = 5184 
Wasted_Col = 13653 
Wasted_Row = 9834 
Idle = 496756 

BW Util Bottlenecks: 
RCDc_limit = 11864 
RCDWRc_limit = 401 
WTRc_limit = 482 
RTWc_limit = 814 
CCDLc_limit = 2170 
rwq = 0 
CCDLc_limit_alone = 2098 
WTRc_limit_alone = 450 
RTWc_limit_alone = 774 

Commands details: 
total_CMD = 525427 
n_nop = 521157 
Read = 2333 
Write = 0 
L2_Alloc = 0 
L2_WB = 259 
n_act = 853 
n_pre = 837 
n_ref = 0 
n_req = 2400 
total_req = 2592 

Dual Bus Interface Util: 
issued_total_row = 1690 
issued_total_col = 2592 
Row_Bus_Util =  0.003216 
CoL_Bus_Util = 0.004933 
Either_Row_CoL_Bus_Util = 0.008127 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.002810 
queue_avg = 0.034269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0342693
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=525427 n_nop=522717 n_act=530 n_pre=514 n_ref_event=0 n_req=1558 n_rd=1518 n_rd_L2_A=0 n_write=0 n_wr_bk=155 bw_util=0.006368
n_activity=34169 dram_eff=0.09793
bk0: 135a 523875i bk1: 113a 524213i bk2: 101a 524013i bk3: 67a 524198i bk4: 144a 523130i bk5: 146a 523972i bk6: 141a 523607i bk7: 78a 524409i bk8: 55a 524834i bk9: 66a 524420i bk10: 43a 524648i bk11: 23a 524992i bk12: 71a 524680i bk13: 84a 524275i bk14: 130a 523947i bk15: 121a 523557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668806
Row_Buffer_Locality_read = 0.681159
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 1.158939
Bank_Level_Parallism_Col = 1.087438
Bank_Level_Parallism_Ready = 1.013707
write_to_read_ratio_blp_rw_average = 0.093710
GrpLevelPara = 1.071690 

BW Util details:
bwutil = 0.006368 
total_CMD = 525427 
util_bw = 3346 
Wasted_Col = 8989 
Wasted_Row = 6763 
Idle = 506329 

BW Util Bottlenecks: 
RCDc_limit = 7695 
RCDWRc_limit = 256 
WTRc_limit = 157 
RTWc_limit = 415 
CCDLc_limit = 1311 
rwq = 0 
CCDLc_limit_alone = 1269 
WTRc_limit_alone = 149 
RTWc_limit_alone = 381 

Commands details: 
total_CMD = 525427 
n_nop = 522717 
Read = 1518 
Write = 0 
L2_Alloc = 0 
L2_WB = 155 
n_act = 530 
n_pre = 514 
n_ref = 0 
n_req = 1558 
total_req = 1673 

Dual Bus Interface Util: 
issued_total_row = 1044 
issued_total_col = 1673 
Row_Bus_Util =  0.001987 
CoL_Bus_Util = 0.003184 
Either_Row_CoL_Bus_Util = 0.005158 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.002583 
queue_avg = 0.019997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0199971
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=525427 n_nop=521274 n_act=824 n_pre=808 n_ref_event=0 n_req=2380 n_rd=2322 n_rd_L2_A=0 n_write=0 n_wr_bk=216 bw_util=0.009661
n_activity=47813 dram_eff=0.1062
bk0: 230a 522201i bk1: 210a 522508i bk2: 135a 523094i bk3: 134a 523148i bk4: 108a 523980i bk5: 125a 524497i bk6: 225a 522885i bk7: 214a 522723i bk8: 189a 522898i bk9: 160a 523098i bk10: 72a 524393i bk11: 85a 524062i bk12: 70a 524434i bk13: 65a 524567i bk14: 219a 522831i bk15: 81a 523975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659244
Row_Buffer_Locality_read = 0.670973
Row_Buffer_Locality_write = 0.189655
Bank_Level_Parallism = 1.226231
Bank_Level_Parallism_Col = 1.129042
Bank_Level_Parallism_Ready = 1.014920
write_to_read_ratio_blp_rw_average = 0.080678
GrpLevelPara = 1.104989 

BW Util details:
bwutil = 0.009661 
total_CMD = 525427 
util_bw = 5076 
Wasted_Col = 13271 
Wasted_Row = 9806 
Idle = 497274 

BW Util Bottlenecks: 
RCDc_limit = 11720 
RCDWRc_limit = 342 
WTRc_limit = 353 
RTWc_limit = 619 
CCDLc_limit = 1967 
rwq = 0 
CCDLc_limit_alone = 1927 
WTRc_limit_alone = 343 
RTWc_limit_alone = 589 

Commands details: 
total_CMD = 525427 
n_nop = 521274 
Read = 2322 
Write = 0 
L2_Alloc = 0 
L2_WB = 216 
n_act = 824 
n_pre = 808 
n_ref = 0 
n_req = 2380 
total_req = 2538 

Dual Bus Interface Util: 
issued_total_row = 1632 
issued_total_col = 2538 
Row_Bus_Util =  0.003106 
CoL_Bus_Util = 0.004830 
Either_Row_CoL_Bus_Util = 0.007904 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.004093 
queue_avg = 0.034311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0343111
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=525427 n_nop=520816 n_act=937 n_pre=921 n_ref_event=0 n_req=2568 n_rd=2494 n_rd_L2_A=0 n_write=0 n_wr_bk=274 bw_util=0.01054
n_activity=51193 dram_eff=0.1081
bk0: 209a 522444i bk1: 141a 523103i bk2: 250a 522404i bk3: 184a 523215i bk4: 161a 523167i bk5: 170a 522325i bk6: 103a 523866i bk7: 142a 522998i bk8: 106a 523975i bk9: 111a 523985i bk10: 172a 522852i bk11: 135a 523387i bk12: 163a 523079i bk13: 106a 523946i bk14: 201a 522354i bk15: 140a 523575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640576
Row_Buffer_Locality_read = 0.654771
Row_Buffer_Locality_write = 0.162162
Bank_Level_Parallism = 1.264827
Bank_Level_Parallism_Col = 1.142107
Bank_Level_Parallism_Ready = 1.022629
write_to_read_ratio_blp_rw_average = 0.088273
GrpLevelPara = 1.114932 

BW Util details:
bwutil = 0.010536 
total_CMD = 525427 
util_bw = 5536 
Wasted_Col = 14870 
Wasted_Row = 10649 
Idle = 494372 

BW Util Bottlenecks: 
RCDc_limit = 13117 
RCDWRc_limit = 477 
WTRc_limit = 527 
RTWc_limit = 691 
CCDLc_limit = 2300 
rwq = 0 
CCDLc_limit_alone = 2204 
WTRc_limit_alone = 489 
RTWc_limit_alone = 633 

Commands details: 
total_CMD = 525427 
n_nop = 520816 
Read = 2494 
Write = 0 
L2_Alloc = 0 
L2_WB = 274 
n_act = 937 
n_pre = 921 
n_ref = 0 
n_req = 2568 
total_req = 2768 

Dual Bus Interface Util: 
issued_total_row = 1858 
issued_total_col = 2768 
Row_Bus_Util =  0.003536 
CoL_Bus_Util = 0.005268 
Either_Row_CoL_Bus_Util = 0.008776 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003253 
queue_avg = 0.038972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0389721
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=525427 n_nop=522313 n_act=665 n_pre=649 n_ref_event=0 n_req=1730 n_rd=1704 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.006867
n_activity=40511 dram_eff=0.08906
bk0: 119a 523741i bk1: 77a 524444i bk2: 49a 525022i bk3: 52a 524814i bk4: 85a 524347i bk5: 158a 523758i bk6: 226a 521902i bk7: 215a 521763i bk8: 60a 524116i bk9: 84a 524031i bk10: 22a 525325i bk11: 19a 525135i bk12: 114a 524101i bk13: 86a 524104i bk14: 198a 522410i bk15: 140a 523369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.622543
Row_Buffer_Locality_read = 0.630282
Row_Buffer_Locality_write = 0.115385
Bank_Level_Parallism = 1.156959
Bank_Level_Parallism_Col = 1.085381
Bank_Level_Parallism_Ready = 1.015435
write_to_read_ratio_blp_rw_average = 0.049976
GrpLevelPara = 1.069313 

BW Util details:
bwutil = 0.006867 
total_CMD = 525427 
util_bw = 3608 
Wasted_Col = 10720 
Wasted_Row = 8652 
Idle = 502447 

BW Util Bottlenecks: 
RCDc_limit = 9828 
RCDWRc_limit = 185 
WTRc_limit = 98 
RTWc_limit = 239 
CCDLc_limit = 1301 
rwq = 0 
CCDLc_limit_alone = 1282 
WTRc_limit_alone = 90 
RTWc_limit_alone = 228 

Commands details: 
total_CMD = 525427 
n_nop = 522313 
Read = 1704 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 665 
n_pre = 649 
n_ref = 0 
n_req = 1730 
total_req = 1804 

Dual Bus Interface Util: 
issued_total_row = 1314 
issued_total_col = 1804 
Row_Bus_Util =  0.002501 
CoL_Bus_Util = 0.003433 
Either_Row_CoL_Bus_Util = 0.005927 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.001285 
queue_avg = 0.024428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0244278
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=525427 n_nop=521215 n_act=806 n_pre=790 n_ref_event=0 n_req=2441 n_rd=2371 n_rd_L2_A=0 n_write=0 n_wr_bk=252 bw_util=0.009984
n_activity=48040 dram_eff=0.1092
bk0: 188a 522441i bk1: 111a 524055i bk2: 163a 523364i bk3: 220a 522614i bk4: 153a 523179i bk5: 90a 524149i bk6: 152a 523118i bk7: 180a 523085i bk8: 41a 524863i bk9: 122a 523550i bk10: 223a 522770i bk11: 278a 521932i bk12: 72a 524707i bk13: 77a 524380i bk14: 214a 522873i bk15: 87a 524263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675952
Row_Buffer_Locality_read = 0.684943
Row_Buffer_Locality_write = 0.371429
Bank_Level_Parallism = 1.217781
Bank_Level_Parallism_Col = 1.128012
Bank_Level_Parallism_Ready = 1.026976
write_to_read_ratio_blp_rw_average = 0.092919
GrpLevelPara = 1.098954 

BW Util details:
bwutil = 0.009984 
total_CMD = 525427 
util_bw = 5246 
Wasted_Col = 13493 
Wasted_Row = 9672 
Idle = 497016 

BW Util Bottlenecks: 
RCDc_limit = 11533 
RCDWRc_limit = 324 
WTRc_limit = 443 
RTWc_limit = 728 
CCDLc_limit = 2228 
rwq = 0 
CCDLc_limit_alone = 2177 
WTRc_limit_alone = 412 
RTWc_limit_alone = 708 

Commands details: 
total_CMD = 525427 
n_nop = 521215 
Read = 2371 
Write = 0 
L2_Alloc = 0 
L2_WB = 252 
n_act = 806 
n_pre = 790 
n_ref = 0 
n_req = 2441 
total_req = 2623 

Dual Bus Interface Util: 
issued_total_row = 1596 
issued_total_col = 2623 
Row_Bus_Util =  0.003038 
CoL_Bus_Util = 0.004992 
Either_Row_CoL_Bus_Util = 0.008016 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001662 
queue_avg = 0.036517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.036517
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=525427 n_nop=519272 n_act=1272 n_pre=1256 n_ref_event=0 n_req=3442 n_rd=3364 n_rd_L2_A=0 n_write=0 n_wr_bk=293 bw_util=0.01392
n_activity=67759 dram_eff=0.1079
bk0: 136a 523786i bk1: 190a 523099i bk2: 217a 522515i bk3: 184a 523256i bk4: 243a 521686i bk5: 144a 523315i bk6: 389a 519167i bk7: 337a 519711i bk8: 83a 523997i bk9: 199a 522918i bk10: 189a 522959i bk11: 182a 522341i bk12: 192a 522920i bk13: 155a 523378i bk14: 235a 521460i bk15: 289a 521438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634515
Row_Buffer_Locality_read = 0.645065
Row_Buffer_Locality_write = 0.179487
Bank_Level_Parallism = 1.285412
Bank_Level_Parallism_Col = 1.161970
Bank_Level_Parallism_Ready = 1.037168
write_to_read_ratio_blp_rw_average = 0.071568
GrpLevelPara = 1.128979 

BW Util details:
bwutil = 0.013920 
total_CMD = 525427 
util_bw = 7314 
Wasted_Col = 19590 
Wasted_Row = 14373 
Idle = 484150 

BW Util Bottlenecks: 
RCDc_limit = 17804 
RCDWRc_limit = 480 
WTRc_limit = 623 
RTWc_limit = 743 
CCDLc_limit = 2803 
rwq = 0 
CCDLc_limit_alone = 2741 
WTRc_limit_alone = 591 
RTWc_limit_alone = 713 

Commands details: 
total_CMD = 525427 
n_nop = 519272 
Read = 3364 
Write = 0 
L2_Alloc = 0 
L2_WB = 293 
n_act = 1272 
n_pre = 1256 
n_ref = 0 
n_req = 3442 
total_req = 3657 

Dual Bus Interface Util: 
issued_total_row = 2528 
issued_total_col = 3657 
Row_Bus_Util =  0.004811 
CoL_Bus_Util = 0.006960 
Either_Row_CoL_Bus_Util = 0.011714 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.004874 
queue_avg = 0.051638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.051638
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=525427 n_nop=523463 n_act=383 n_pre=367 n_ref_event=0 n_req=1138 n_rd=1112 n_rd_L2_A=0 n_write=0 n_wr_bk=102 bw_util=0.004621
n_activity=25707 dram_eff=0.09445
bk0: 25a 524946i bk1: 89a 524525i bk2: 51a 525034i bk3: 78a 524946i bk4: 36a 525231i bk5: 124a 523188i bk6: 116a 523778i bk7: 82a 524220i bk8: 53a 524466i bk9: 88a 524273i bk10: 56a 525075i bk11: 14a 525231i bk12: 65a 524762i bk13: 69a 524273i bk14: 68a 524343i bk15: 98a 524321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673989
Row_Buffer_Locality_read = 0.687050
Row_Buffer_Locality_write = 0.115385
Bank_Level_Parallism = 1.125911
Bank_Level_Parallism_Col = 1.075045
Bank_Level_Parallism_Ready = 1.013969
write_to_read_ratio_blp_rw_average = 0.079136
GrpLevelPara = 1.062834 

BW Util details:
bwutil = 0.004621 
total_CMD = 525427 
util_bw = 2428 
Wasted_Col = 6487 
Wasted_Row = 5053 
Idle = 511459 

BW Util Bottlenecks: 
RCDc_limit = 5569 
RCDWRc_limit = 190 
WTRc_limit = 153 
RTWc_limit = 192 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 909 
WTRc_limit_alone = 149 
RTWc_limit_alone = 184 

Commands details: 
total_CMD = 525427 
n_nop = 523463 
Read = 1112 
Write = 0 
L2_Alloc = 0 
L2_WB = 102 
n_act = 383 
n_pre = 367 
n_ref = 0 
n_req = 1138 
total_req = 1214 

Dual Bus Interface Util: 
issued_total_row = 750 
issued_total_col = 1214 
Row_Bus_Util =  0.001427 
CoL_Bus_Util = 0.002311 
Either_Row_CoL_Bus_Util = 0.003738 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0151876

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67465, Miss = 1170, Miss_rate = 0.017, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[1]: Access = 62602, Miss = 1396, Miss_rate = 0.022, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[2]: Access = 70664, Miss = 2494, Miss_rate = 0.035, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[3]: Access = 52011, Miss = 1197, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[4]: Access = 70460, Miss = 2025, Miss_rate = 0.029, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[5]: Access = 55778, Miss = 1561, Miss_rate = 0.028, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[6]: Access = 63868, Miss = 1093, Miss_rate = 0.017, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[7]: Access = 64728, Miss = 1256, Miss_rate = 0.019, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[8]: Access = 75225, Miss = 1596, Miss_rate = 0.021, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[9]: Access = 50331, Miss = 1113, Miss_rate = 0.022, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[10]: Access = 60068, Miss = 552, Miss_rate = 0.009, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[11]: Access = 57076, Miss = 1044, Miss_rate = 0.018, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[12]: Access = 55886, Miss = 1100, Miss_rate = 0.020, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[13]: Access = 67299, Miss = 1357, Miss_rate = 0.020, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 53940, Miss = 892, Miss_rate = 0.017, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[15]: Access = 60864, Miss = 2191, Miss_rate = 0.036, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[16]: Access = 61438, Miss = 981, Miss_rate = 0.016, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[17]: Access = 60121, Miss = 781, Miss_rate = 0.013, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[18]: Access = 64680, Miss = 2708, Miss_rate = 0.042, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[19]: Access = 61610, Miss = 842, Miss_rate = 0.014, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[20]: Access = 64176, Miss = 2175, Miss_rate = 0.034, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[21]: Access = 69553, Miss = 1597, Miss_rate = 0.023, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[22]: Access = 63703, Miss = 1080, Miss_rate = 0.017, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[23]: Access = 51421, Miss = 183, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1484967
L2_total_cache_misses = 32384
L2_total_cache_miss_rate = 0.0218
L2_total_cache_pending_hits = 2598
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1159616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17640
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 290369
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4586
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1189604
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.203
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1484967
icnt_total_pkts_simt_to_mem=1484967
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.10096
	minimum = 5
	maximum = 11
Network latency average = 5.10096
	minimum = 5
	maximum = 11
Slowest packet = 2965865
Flit latency average = 5.10096
	minimum = 5
	maximum = 11
Slowest flit = 2965865
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0117942
	minimum = 0.00884564 (at node 38)
	maximum = 0.017249 (at node 42)
Accepted packet rate average = 0.0117942
	minimum = 0.00884564 (at node 38)
	maximum = 0.017249 (at node 42)
Injected flit rate average = 0.0117942
	minimum = 0.00884564 (at node 38)
	maximum = 0.017249 (at node 42)
Accepted flit rate average= 0.0117942
	minimum = 0.00884564 (at node 38)
	maximum = 0.017249 (at node 42)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 85.807 (19 samples)
	minimum = 5 (19 samples)
	maximum = 424.053 (19 samples)
Network latency average = 49.7641 (19 samples)
	minimum = 5 (19 samples)
	maximum = 275.158 (19 samples)
Flit latency average = 49.7641 (19 samples)
	minimum = 5 (19 samples)
	maximum = 275.158 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.0816327 (19 samples)
	minimum = 0.0613292 (19 samples)
	maximum = 0.164735 (19 samples)
Accepted packet rate average = 0.0816327 (19 samples)
	minimum = 0.0613292 (19 samples)
	maximum = 0.164735 (19 samples)
Injected flit rate average = 0.0816327 (19 samples)
	minimum = 0.0613292 (19 samples)
	maximum = 0.164735 (19 samples)
Accepted flit rate average = 0.0816327 (19 samples)
	minimum = 0.0613292 (19 samples)
	maximum = 0.164735 (19 samples)
Injected packet size average = 1 (19 samples)
Accepted packet size average = 1 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 24 sec (144 sec)
gpgpu_simulation_rate = 205901 (inst/sec)
gpgpu_simulation_rate = 2068 (cycle/sec)
gpgpu_silicon_slowdown = 685203x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc752a5b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc752a5ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ae34f9df9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 5667
gpu_sim_insn = 1114112
gpu_ipc =     196.5964
gpu_tot_sim_cycle = 303491
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =     101.3666
gpu_tot_issued_cta = 2560
gpu_occupancy = 71.3181% 
gpu_tot_occupancy = 67.3467% 
max_total_param_size = 0
gpu_stall_dramfull = 16381
gpu_stall_icnt2sh    = 15400
partiton_level_parallism =       0.3614
partiton_level_parallism_total  =       4.8997
partiton_level_parallism_util =       4.7739
partiton_level_parallism_util_total  =       9.7644
L2_BW  =      16.3869 GB/Sec
L2_BW_total  =     222.1720 GB/Sec
gpu_total_sim_rate=210711

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1668, 1445, 1732, 1353, 1590, 1295, 1710, 1404, 1699, 1426, 1304, 1097, 1591, 1173, 1173, 1436, 1436, 1383, 1535, 1831, 1392, 1186, 1151, 1402, 1458, 1272, 1621, 1501, 1380, 1172, 1284, 1556, 1436, 1153, 1131, 1580, 1351, 1099, 1395, 1309, 923, 1306, 1261, 1207, 1078, 1344, 1517, 1196, 1417, 1186, 1265, 1397, 1218, 1362, 1571, 1131, 987, 1308, 1043, 1143, 1429, 1156, 1397, 1221, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 1545476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1191652
gpgpu_n_mem_write_global = 295363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3240806	W0_Idle:1661796	W0_Scoreboard:9665624	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:528735	WS1:526184	WS2:527484	WS3:529899	
dual_issue_nums: WS0:26424	WS1:26455	WS2:26399	WS3:26574	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9533216 {8:1191652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814520 {40:295363,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47666080 {40:1191652,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362904 {8:295363,}
maxmflatency = 1785 
max_icnt2mem_latency = 1259 
maxmrqlatency = 67 
max_icnt2sh_latency = 529 
averagemflatency = 562 
avg_icnt2mem_latency = 391 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 44 
mrq_lat_table:20471 	263 	329 	1985 	4847 	196 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	383507 	233913 	809675 	59920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	133671 	107610 	49676 	46874 	64814 	104406 	304997 	674072 	895 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	390360 	543019 	239151 	111116 	63274 	69360 	70238 	497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	228 	48 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        14        12        17        23        23        13        22        12        29        13        21        10        10        10        15 
dram[1]:        12        16        30        15         9        11        12         9        12        13        12        13        10        11         6        12 
dram[2]:        21        14         8        17        26        21        20        16        14        11        10        11        17        14        22         8 
dram[3]:        13        17        10        14        12        14        11        10        11        15        12        10        12        17         9        17 
dram[4]:        13        19         7        11        20        17        24        12        10        10         7         9        13         8         9        20 
dram[5]:        12        24        13         8        23        25        23        17        12         8         5         4        12        10        15        11 
dram[6]:        15        13        17        25        19        63        15        16        11        10         9         9        23        14        14         4 
dram[7]:        16        10        19        16        14        21         9        10         8        17         8        10         9         7        13         9 
dram[8]:        10        11        18        10        14        13        13        12         5         9         0         5         9         7         8        12 
dram[9]:        15        15        11        14        15         9        11        19        12        13        23        15        27         8        14        11 
dram[10]:        32        23        17        20        12        24        16        13         8        10        17        11         7        10        12        22 
dram[11]:         4        16        18        33        20        14        11         8         6        11        24         5         9         7        10        13 
maximum service time to same row:
dram[0]:     10578      8137     20046     10383     12460      6359      8876     17535      8322      6282     10530     17026      7413      6181     40207      8914 
dram[1]:      7809      8412     15879     16916      8620      8084     11947      9560      6310      6419     10039      7700      8187      6686     14157     12176 
dram[2]:     10632      9385     13993     21900      9352     12456     13854     15305      8137      6482      7033     16151     21916     21822      9490     10357 
dram[3]:      7995     12459     14188      9309     21325     30793     10339      6616      6232      6036      9456     13104      7380     29531     38934      7851 
dram[4]:      6661      6074     16641      8508     10371     14427     10389     12776     15787      8532      9657     15507      8012      7093     28475     17344 
dram[5]:     10064      9847      6472     10689     11240     16421      9951     12211     12440      8093     11508     13590     10178     10750     11215     10845 
dram[6]:      7104      9574     11156     12439     18740     37242     11528      6257      6699      6136      6645     14841     15659     14606      6391     16953 
dram[7]:      7578     13474      6576     12263     23572     14400      6633      8170      7668      9896     11334      7254      6981      6669      7278      7749 
dram[8]:      8619      6280     40409     29548     12759     16338      9038     10638     10623      6386     10111      8806      6370      7418      7819     11402 
dram[9]:      7000     22010      9887     12813     14325     22191      6462     20786     32058      6242     16509      6115     21773     10751      6316     14838 
dram[10]:     12730      7723     10935     20979      8309      6455      6019      6018      8655      6780      8300      5972      6074      9227      6171     10439 
dram[11]:     19226     11321     39887     32689     50521     23700     12216      9699     22574      9373     22343     16009     14884      6540      7092     15211 
average row accesses per activate:
dram[0]:  2.887500  3.189189  3.080000  3.204082  3.857143  2.854545  4.000000  4.100000  2.384615  3.500000  3.652174  3.642857  3.015625  2.944444  2.789474  3.357143 
dram[1]:  2.442105  3.524590  4.739130  3.942857  2.520833  2.692308  2.482353  2.696429  2.745098  3.680000  3.342857  3.461539  2.479452  2.516667  2.441176  3.355556 
dram[2]:  2.896104  2.978261  2.206897  2.819444  3.263158  3.967213  2.973684  2.707547  2.666667  3.267857  3.090909  2.918367  2.888889  3.136364  2.724138  2.790323 
dram[3]:  3.012500  2.967742  2.923077  3.237288  5.250000  3.529412  2.531915  2.714286  2.267606  3.489796  2.714286  2.536232  4.285714  3.909091  5.625000  2.829268 
dram[4]:  3.014493  3.014286  2.979592  3.488889  3.052632  2.950000  2.911765  3.148936  2.854839  2.774194  2.085106  2.158730  2.864407  3.127660  2.260870  2.966667 
dram[5]:  3.139535  4.214286  2.810811  2.290323  2.508197  4.314286  3.395349  3.375000  4.230769  2.576923  2.047619  1.916667  3.550000  2.500000  3.300000  2.562500 
dram[6]:  2.595506  2.776316  2.740741  2.750000  3.285714  6.600000  3.367647  3.128572  2.820895  2.622951  2.769231  2.388889  3.363636  2.833333  3.142857  2.024390 
dram[7]:  2.893333  2.533333  3.328947  3.189655  3.111111  2.506849  3.114286  2.459016  2.891892  2.897436  2.457143  2.410714  2.833333  2.815789  2.481928  2.937500 
dram[8]:  2.727273  3.080000  4.545455  3.055556  2.933333  3.727273  2.385417  2.302083  1.818182  2.400000 22.000000  2.375000  3.000000  2.324324  2.409639  2.611111 
dram[9]:  3.532258  3.027027  2.963636  3.013699  3.260000  3.275862  2.590164  3.066667  3.307692  2.723404  3.214286  3.010753  4.800000  2.851852  3.115942  2.900000 
dram[10]:  3.475000  3.131148  2.857143  3.206897  2.723404  3.250000  2.445122  2.394558  2.625000  3.030303  2.953125  2.219512  2.953846  2.870370  2.445544  2.780952 
dram[11]:  2.083333  3.708333  5.777778  6.583333  7.400000  2.250000  2.750000  2.709677  2.038461  2.933333  8.000000  2.333333  4.125000  2.121212  2.629630  3.379310 
average row locality = 28095/9660 = 2.908385
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       231       117       146       151       158       153       129       156       185       223        84       102       192       212        52        85 
dram[1]:       227       213       205       132       235       173       197       143       280       183       111        87       179       151        76       148 
dram[2]:       220       274       178       199       242       238       206       276       239       183        98       143       156       207       149       168 
dram[3]:       235       180       149       180        39        54       118        76       159       171       131       175        30        42        45       116 
dram[4]:       205       209       145       148       170       118       180       132       175       172        98       136       169       147        47        82 
dram[5]:       135       113       101        67       144       146       141        78        55        66        43        23        71        84       130       121 
dram[6]:       230       210       135       134       108       125       225       214       189       160        72        85        70        65       219        81 
dram[7]:       209       141       250       184       161       170       103       142       106       111       172       135       163       106       201       140 
dram[8]:       119        77        49        52        85       158       226       215        60        84        22        19       114        86       198       140 
dram[9]:       188       111       163       220       153        90       152       180        41       122       223       278        72        77       214        87 
dram[10]:       136       190       217       184       243       144       389       337        83       199       189       182       192       155       235       289 
dram[11]:        25        89        51        78        36       124       116        82        53        88        56        14        65        69        68        98 
total dram reads = 27410
bank skew: 389/14 = 27.79
chip skew: 3364/1112 = 3.03
number of total write accesses:
dram[0]:         0         4        30        23        16        16        12        30         4         4         0         0         4         0         4        29 
dram[1]:        19         8        49        21        27         8        53        32         0         4        24        12         8         0        27        12 
dram[2]:        12         0        51        16        23        16        76        44         4         0        16         0         0         0        33        20 
dram[3]:        24        16        12        37        12        24         4         0         8         0         8         0         0         4         0         0 
dram[4]:         9         8         4        34        13         0        72        64         8         0         0         0         0         0        20        27 
dram[5]:         0        17        12        15        35        20        20        12         0         4         0         0         0         4         8         8 
dram[6]:         4         4        43        34        24        28        16        20         0         0         0         4        16        11         4         8 
dram[7]:        29        43        10         4        28        52        24        28         4         8         0         0        24         4        12         4 
dram[8]:         4         0         4        12        12        24        12        20         0         0         0         0         0         0         8         4 
dram[9]:       101         4         0         0        36        19        24        16         8        24         8         8         0         0         4         0 
dram[10]:        12         4        12         8        52        44        41        56         4         4         0         0         0         0        44        12 
dram[11]:         0         0         4         4         4        43        20         7         0         0         0         0         4         4        12         0 
total dram writes = 2591
min_bank_accesses = 0!
chip skew: 311/100 = 3.11
average mf latency per bank:
dram[0]:      13352     24000     17261     16397     14171     17569     19952     15379     25327     17675    124688     97602     44432     29004     43086     22753
dram[1]:      14567     13993     12673     18237     13520     15548     12242     14352     14881     21758     81657     46757     42467     60321     22320     14522
dram[2]:      15555     10599     14169     15124     11762     13600     11080     11170     20155     24717     99532     63567     35761     37065     14662     15147
dram[3]:      12527     15174     20622     13995     49716     39755     24419     33062     23984     25546     58429     47379    263654    171175     57882     23186
dram[4]:      16516     22144     24214     20941     15786     27928     13219     22060     33251     30201     90704    117986     67815     77271     40863     24567
dram[5]:      21469     27990     20656     30442     16202     13698     20041     34552     72711     53115    128947    235497    110589     69668     16957     25225
dram[6]:      14741     16413     16531     17115     21751     15691     11769     12121     49314     25645     51688     74716     66780     87299     12871     27796
dram[7]:      13916     18306     10967     13118     14625     15137     23178     16216     34537     36695     48835     33509     26065     43206     14042     18050
dram[8]:      26822     42622     40422     50377     32913     15570     11697     12429     73018     62911    266130    418734     41221     79401     11673     18162
dram[9]:      10188     25269     17160     11938     17719     23135     15828     17032     72463     28777     34860     27617     95689    115154     13954     21782
dram[10]:      26473     18108     15183     14994     10667     16486      8188      6526     54694     21561     37986     55085     50966     48628     10981     11002
dram[11]:      87784     29850     48658     34969     48408     17239     18480     33303     65340     43177    123898    487795    105504     91010     34291     26516
maximum mf latency per bank:
dram[0]:       1218      1242      1224      1180      1254      1124      1252      1345      1257      1271      1305      1338      1311      1343      1203      1214
dram[1]:       1395      1307      1279      1274      1295      1295      1256      1238      1373      1388      1321      1311      1320      1313      1313      1245
dram[2]:       1435      1406      1349      1317      1411      1416      1380      1380      1380      1441      1377      1374      1329      1405      1367      1352
dram[3]:       1044      1093      1054      1146      1034      1031      1111      1348      1175      1290      1260      1266      1134      1090      1079      1167
dram[4]:       1776      1735      1713      1696      1717      1741      1709      1651      1784      1741      1677      1691      1694      1726      1785      1713
dram[5]:       1121      1100      1122      1242      1126      1039      1098      1063      1275      1362      1137      1318      1098      1152      1044      1135
dram[6]:       1095      1083      1221      1082      1084      1016      1310      1285      1388      1344      1285      1231      1202      1331      1123      1186
dram[7]:       1183      1176      1208      1115      1085      1060      1096      1098      1257      1166      1281      1178      1103      1086      1122      1140
dram[8]:       1090      1096      1075      1062      1009      1109      1220      1064      1290      1388      1226      1077      1090      1174      1074      1053
dram[9]:       1054      1091      1101      1049      1129      1021      1252      1206      1291      1390      1382      1257      1132      1093      1038      1077
dram[10]:       1157      1153      1160      1124      1142      1115      1145      1114      1216      1210      1243      1256      1165      1129      1186      1118
dram[11]:       1074      1097      1076      1014      1054      1066      1136      1152      1175      1154      1134      1256      1266      1297      1025      1267
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=535424 n_nop=531346 n_act=776 n_pre=760 n_ref_event=94206722280096 n_req=2423 n_rd=2376 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=0.009533
n_activity=48222 dram_eff=0.1058
bk0: 231a 532455i bk1: 117a 533996i bk2: 146a 533428i bk3: 151a 533439i bk4: 158a 533793i bk5: 153a 533334i bk6: 129a 534134i bk7: 156a 533821i bk8: 185a 532635i bk9: 223a 533027i bk10: 84a 534489i bk11: 102a 534390i bk12: 192a 532953i bk13: 212a 532679i bk14: 52a 534624i bk15: 85a 534285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685514
Row_Buffer_Locality_read = 0.696549
Row_Buffer_Locality_write = 0.127660
Bank_Level_Parallism = 1.179211
Bank_Level_Parallism_Col = 0.670542
Bank_Level_Parallism_Ready = 1.020655
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.009533 
total_CMD = 535424 
util_bw = 5104 
Wasted_Col = 12738 
Wasted_Row = 9698 
Idle = 507884 

BW Util Bottlenecks: 
RCDc_limit = 11177 
RCDWRc_limit = 336 
WTRc_limit = 217 
RTWc_limit = 399 
CCDLc_limit = 1863 
rwq = 0 
CCDLc_limit_alone = 1823 
WTRc_limit_alone = 189 
RTWc_limit_alone = 387 

Commands details: 
total_CMD = 535424 
n_nop = 531346 
Read = 2376 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 776 
n_pre = 760 
n_ref = 94206722280096 
n_req = 2423 
total_req = 2552 

Dual Bus Interface Util: 
issued_total_row = 1536 
issued_total_col = 2552 
Row_Bus_Util =  0.002869 
CoL_Bus_Util = 0.004766 
Either_Row_CoL_Bus_Util = 0.007616 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002452 
queue_avg = 0.030309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0303087
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=535424 n_nop=530459 n_act=977 n_pre=961 n_ref_event=0 n_req=2819 n_rd=2740 n_rd_L2_A=0 n_write=0 n_wr_bk=304 bw_util=0.01137
n_activity=55000 dram_eff=0.1107
bk0: 227a 531849i bk1: 213a 532980i bk2: 205a 533382i bk3: 132a 534022i bk4: 235a 531718i bk5: 173a 533042i bk6: 197a 531998i bk7: 143a 533187i bk8: 280a 531591i bk9: 183a 533171i bk10: 111a 533828i bk11: 87a 534336i bk12: 179a 532725i bk13: 151a 533170i bk14: 76a 533998i bk15: 148a 533721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658035
Row_Buffer_Locality_read = 0.671898
Row_Buffer_Locality_write = 0.177215
Bank_Level_Parallism = 1.251145
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.031710
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011370 
total_CMD = 535424 
util_bw = 6088 
Wasted_Col = 15750 
Wasted_Row = 11353 
Idle = 502233 

BW Util Bottlenecks: 
RCDc_limit = 13709 
RCDWRc_limit = 486 
WTRc_limit = 598 
RTWc_limit = 730 
CCDLc_limit = 2588 
rwq = 0 
CCDLc_limit_alone = 2512 
WTRc_limit_alone = 554 
RTWc_limit_alone = 698 

Commands details: 
total_CMD = 535424 
n_nop = 530459 
Read = 2740 
Write = 0 
L2_Alloc = 0 
L2_WB = 304 
n_act = 977 
n_pre = 961 
n_ref = 0 
n_req = 2819 
total_req = 3044 

Dual Bus Interface Util: 
issued_total_row = 1938 
issued_total_col = 3044 
Row_Bus_Util =  0.003620 
CoL_Bus_Util = 0.005685 
Either_Row_CoL_Bus_Util = 0.009273 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.003424 
queue_avg = 0.041655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0416548
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=535424 n_nop=529705 n_act=1130 n_pre=1114 n_ref_event=0 n_req=3257 n_rd=3176 n_rd_L2_A=0 n_write=0 n_wr_bk=311 bw_util=0.01303
n_activity=60783 dram_eff=0.1147
bk0: 220a 532464i bk1: 274a 532013i bk2: 178a 531891i bk3: 199a 532482i bk4: 242a 532447i bk5: 238a 532912i bk6: 206a 532186i bk7: 276a 531225i bk8: 239a 531905i bk9: 183a 532986i bk10: 98a 533992i bk11: 143a 533548i bk12: 156a 533335i bk13: 207a 533002i bk14: 149a 533051i bk15: 168a 533065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.657660
Row_Buffer_Locality_read = 0.668136
Row_Buffer_Locality_write = 0.246914
Bank_Level_Parallism = 1.269460
Bank_Level_Parallism_Col = 1.158044
Bank_Level_Parallism_Ready = 1.035745
write_to_read_ratio_blp_rw_average = 0.085335
GrpLevelPara = 1.119906 

BW Util details:
bwutil = 0.013025 
total_CMD = 535424 
util_bw = 6974 
Wasted_Col = 18139 
Wasted_Row = 12794 
Idle = 497517 

BW Util Bottlenecks: 
RCDc_limit = 15821 
RCDWRc_limit = 497 
WTRc_limit = 779 
RTWc_limit = 906 
CCDLc_limit = 3150 
rwq = 0 
CCDLc_limit_alone = 3015 
WTRc_limit_alone = 680 
RTWc_limit_alone = 870 

Commands details: 
total_CMD = 535424 
n_nop = 529705 
Read = 3176 
Write = 0 
L2_Alloc = 0 
L2_WB = 311 
n_act = 1130 
n_pre = 1114 
n_ref = 0 
n_req = 3257 
total_req = 3487 

Dual Bus Interface Util: 
issued_total_row = 2244 
issued_total_col = 3487 
Row_Bus_Util =  0.004191 
CoL_Bus_Util = 0.006513 
Either_Row_CoL_Bus_Util = 0.010681 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.002098 
queue_avg = 0.052863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0528628
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=535424 n_nop=532051 n_act=673 n_pre=657 n_ref_event=0 n_req=1939 n_rd=1900 n_rd_L2_A=0 n_write=0 n_wr_bk=149 bw_util=0.007654
n_activity=41644 dram_eff=0.09841
bk0: 235a 532440i bk1: 180a 533018i bk2: 149a 533334i bk3: 180a 532812i bk4: 39a 534947i bk5: 54a 534721i bk6: 118a 533759i bk7: 76a 534382i bk8: 159a 532821i bk9: 171a 533569i bk10: 131a 533541i bk11: 175a 532885i bk12: 30a 535087i bk13: 42a 535029i bk14: 45a 535171i bk15: 116a 534024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660650
Row_Buffer_Locality_read = 0.670000
Row_Buffer_Locality_write = 0.205128
Bank_Level_Parallism = 1.170200
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.017032
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.007654 
total_CMD = 535424 
util_bw = 4098 
Wasted_Col = 11181 
Wasted_Row = 8402 
Idle = 511743 

BW Util Bottlenecks: 
RCDc_limit = 9812 
RCDWRc_limit = 244 
WTRc_limit = 211 
RTWc_limit = 412 
CCDLc_limit = 1561 
rwq = 0 
CCDLc_limit_alone = 1526 
WTRc_limit_alone = 190 
RTWc_limit_alone = 398 

Commands details: 
total_CMD = 535424 
n_nop = 532051 
Read = 1900 
Write = 0 
L2_Alloc = 0 
L2_WB = 149 
n_act = 673 
n_pre = 657 
n_ref = 0 
n_req = 1939 
total_req = 2049 

Dual Bus Interface Util: 
issued_total_row = 1330 
issued_total_col = 2049 
Row_Bus_Util =  0.002484 
CoL_Bus_Util = 0.003827 
Either_Row_CoL_Bus_Util = 0.006300 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.001779 
queue_avg = 0.026017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0260168
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=535424 n_nop=531154 n_act=853 n_pre=837 n_ref_event=0 n_req=2400 n_rd=2333 n_rd_L2_A=0 n_write=0 n_wr_bk=259 bw_util=0.009682
n_activity=47803 dram_eff=0.1084
bk0: 205a 532831i bk1: 209a 532746i bk2: 145a 533470i bk3: 148a 533395i bk4: 170a 533165i bk5: 118a 533859i bk6: 180a 532492i bk7: 132a 533445i bk8: 175a 533005i bk9: 172a 533113i bk10: 98a 533674i bk11: 136a 533039i bk12: 169a 533121i bk13: 147a 533629i bk14: 47a 534366i bk15: 82a 534099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650833
Row_Buffer_Locality_read = 0.663952
Row_Buffer_Locality_write = 0.194030
Bank_Level_Parallism = 1.265486
Bank_Level_Parallism_Col = 1.156589
Bank_Level_Parallism_Ready = 1.035632
write_to_read_ratio_blp_rw_average = 0.097747
GrpLevelPara = 1.125259 

BW Util details:
bwutil = 0.009682 
total_CMD = 535424 
util_bw = 5184 
Wasted_Col = 13653 
Wasted_Row = 9834 
Idle = 506753 

BW Util Bottlenecks: 
RCDc_limit = 11864 
RCDWRc_limit = 401 
WTRc_limit = 482 
RTWc_limit = 814 
CCDLc_limit = 2170 
rwq = 0 
CCDLc_limit_alone = 2098 
WTRc_limit_alone = 450 
RTWc_limit_alone = 774 

Commands details: 
total_CMD = 535424 
n_nop = 531154 
Read = 2333 
Write = 0 
L2_Alloc = 0 
L2_WB = 259 
n_act = 853 
n_pre = 837 
n_ref = 0 
n_req = 2400 
total_req = 2592 

Dual Bus Interface Util: 
issued_total_row = 1690 
issued_total_col = 2592 
Row_Bus_Util =  0.003156 
CoL_Bus_Util = 0.004841 
Either_Row_CoL_Bus_Util = 0.007975 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.002810 
queue_avg = 0.033629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0336294
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=535424 n_nop=532714 n_act=530 n_pre=514 n_ref_event=0 n_req=1558 n_rd=1518 n_rd_L2_A=0 n_write=0 n_wr_bk=155 bw_util=0.006249
n_activity=34169 dram_eff=0.09793
bk0: 135a 533872i bk1: 113a 534210i bk2: 101a 534010i bk3: 67a 534195i bk4: 144a 533127i bk5: 146a 533969i bk6: 141a 533604i bk7: 78a 534406i bk8: 55a 534831i bk9: 66a 534417i bk10: 43a 534645i bk11: 23a 534989i bk12: 71a 534677i bk13: 84a 534272i bk14: 130a 533944i bk15: 121a 533554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668806
Row_Buffer_Locality_read = 0.681159
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 1.158939
Bank_Level_Parallism_Col = 1.087438
Bank_Level_Parallism_Ready = 1.013707
write_to_read_ratio_blp_rw_average = 0.093710
GrpLevelPara = 1.071690 

BW Util details:
bwutil = 0.006249 
total_CMD = 535424 
util_bw = 3346 
Wasted_Col = 8989 
Wasted_Row = 6763 
Idle = 516326 

BW Util Bottlenecks: 
RCDc_limit = 7695 
RCDWRc_limit = 256 
WTRc_limit = 157 
RTWc_limit = 415 
CCDLc_limit = 1311 
rwq = 0 
CCDLc_limit_alone = 1269 
WTRc_limit_alone = 149 
RTWc_limit_alone = 381 

Commands details: 
total_CMD = 535424 
n_nop = 532714 
Read = 1518 
Write = 0 
L2_Alloc = 0 
L2_WB = 155 
n_act = 530 
n_pre = 514 
n_ref = 0 
n_req = 1558 
total_req = 1673 

Dual Bus Interface Util: 
issued_total_row = 1044 
issued_total_col = 1673 
Row_Bus_Util =  0.001950 
CoL_Bus_Util = 0.003125 
Either_Row_CoL_Bus_Util = 0.005061 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.002583 
queue_avg = 0.019624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0196237
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=535424 n_nop=531271 n_act=824 n_pre=808 n_ref_event=0 n_req=2380 n_rd=2322 n_rd_L2_A=0 n_write=0 n_wr_bk=216 bw_util=0.00948
n_activity=47813 dram_eff=0.1062
bk0: 230a 532198i bk1: 210a 532505i bk2: 135a 533091i bk3: 134a 533145i bk4: 108a 533977i bk5: 125a 534494i bk6: 225a 532882i bk7: 214a 532720i bk8: 189a 532895i bk9: 160a 533095i bk10: 72a 534390i bk11: 85a 534059i bk12: 70a 534431i bk13: 65a 534564i bk14: 219a 532828i bk15: 81a 533972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659244
Row_Buffer_Locality_read = 0.670973
Row_Buffer_Locality_write = 0.189655
Bank_Level_Parallism = 1.226231
Bank_Level_Parallism_Col = 1.129042
Bank_Level_Parallism_Ready = 1.014920
write_to_read_ratio_blp_rw_average = 0.080678
GrpLevelPara = 1.104989 

BW Util details:
bwutil = 0.009480 
total_CMD = 535424 
util_bw = 5076 
Wasted_Col = 13271 
Wasted_Row = 9806 
Idle = 507271 

BW Util Bottlenecks: 
RCDc_limit = 11720 
RCDWRc_limit = 342 
WTRc_limit = 353 
RTWc_limit = 619 
CCDLc_limit = 1967 
rwq = 0 
CCDLc_limit_alone = 1927 
WTRc_limit_alone = 343 
RTWc_limit_alone = 589 

Commands details: 
total_CMD = 535424 
n_nop = 531271 
Read = 2322 
Write = 0 
L2_Alloc = 0 
L2_WB = 216 
n_act = 824 
n_pre = 808 
n_ref = 0 
n_req = 2380 
total_req = 2538 

Dual Bus Interface Util: 
issued_total_row = 1632 
issued_total_col = 2538 
Row_Bus_Util =  0.003048 
CoL_Bus_Util = 0.004740 
Either_Row_CoL_Bus_Util = 0.007756 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.004093 
queue_avg = 0.033671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0336705
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=535424 n_nop=530813 n_act=937 n_pre=921 n_ref_event=0 n_req=2568 n_rd=2494 n_rd_L2_A=0 n_write=0 n_wr_bk=274 bw_util=0.01034
n_activity=51193 dram_eff=0.1081
bk0: 209a 532441i bk1: 141a 533100i bk2: 250a 532401i bk3: 184a 533212i bk4: 161a 533164i bk5: 170a 532322i bk6: 103a 533863i bk7: 142a 532995i bk8: 106a 533972i bk9: 111a 533982i bk10: 172a 532849i bk11: 135a 533384i bk12: 163a 533076i bk13: 106a 533943i bk14: 201a 532351i bk15: 140a 533572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640576
Row_Buffer_Locality_read = 0.654771
Row_Buffer_Locality_write = 0.162162
Bank_Level_Parallism = 1.264827
Bank_Level_Parallism_Col = 1.142107
Bank_Level_Parallism_Ready = 1.022629
write_to_read_ratio_blp_rw_average = 0.088273
GrpLevelPara = 1.114932 

BW Util details:
bwutil = 0.010339 
total_CMD = 535424 
util_bw = 5536 
Wasted_Col = 14870 
Wasted_Row = 10649 
Idle = 504369 

BW Util Bottlenecks: 
RCDc_limit = 13117 
RCDWRc_limit = 477 
WTRc_limit = 527 
RTWc_limit = 691 
CCDLc_limit = 2300 
rwq = 0 
CCDLc_limit_alone = 2204 
WTRc_limit_alone = 489 
RTWc_limit_alone = 633 

Commands details: 
total_CMD = 535424 
n_nop = 530813 
Read = 2494 
Write = 0 
L2_Alloc = 0 
L2_WB = 274 
n_act = 937 
n_pre = 921 
n_ref = 0 
n_req = 2568 
total_req = 2768 

Dual Bus Interface Util: 
issued_total_row = 1858 
issued_total_col = 2768 
Row_Bus_Util =  0.003470 
CoL_Bus_Util = 0.005170 
Either_Row_CoL_Bus_Util = 0.008612 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.003253 
queue_avg = 0.038244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0382445
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=535424 n_nop=532310 n_act=665 n_pre=649 n_ref_event=0 n_req=1730 n_rd=1704 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.006739
n_activity=40511 dram_eff=0.08906
bk0: 119a 533738i bk1: 77a 534441i bk2: 49a 535019i bk3: 52a 534811i bk4: 85a 534344i bk5: 158a 533755i bk6: 226a 531899i bk7: 215a 531760i bk8: 60a 534113i bk9: 84a 534028i bk10: 22a 535322i bk11: 19a 535132i bk12: 114a 534098i bk13: 86a 534101i bk14: 198a 532407i bk15: 140a 533366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.622543
Row_Buffer_Locality_read = 0.630282
Row_Buffer_Locality_write = 0.115385
Bank_Level_Parallism = 1.156959
Bank_Level_Parallism_Col = 1.085381
Bank_Level_Parallism_Ready = 1.015435
write_to_read_ratio_blp_rw_average = 0.049976
GrpLevelPara = 1.069313 

BW Util details:
bwutil = 0.006739 
total_CMD = 535424 
util_bw = 3608 
Wasted_Col = 10720 
Wasted_Row = 8652 
Idle = 512444 

BW Util Bottlenecks: 
RCDc_limit = 9828 
RCDWRc_limit = 185 
WTRc_limit = 98 
RTWc_limit = 239 
CCDLc_limit = 1301 
rwq = 0 
CCDLc_limit_alone = 1282 
WTRc_limit_alone = 90 
RTWc_limit_alone = 228 

Commands details: 
total_CMD = 535424 
n_nop = 532310 
Read = 1704 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 665 
n_pre = 649 
n_ref = 0 
n_req = 1730 
total_req = 1804 

Dual Bus Interface Util: 
issued_total_row = 1314 
issued_total_col = 1804 
Row_Bus_Util =  0.002454 
CoL_Bus_Util = 0.003369 
Either_Row_CoL_Bus_Util = 0.005816 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001285 
queue_avg = 0.023972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0239717
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=535424 n_nop=531212 n_act=806 n_pre=790 n_ref_event=0 n_req=2441 n_rd=2371 n_rd_L2_A=0 n_write=0 n_wr_bk=252 bw_util=0.009798
n_activity=48040 dram_eff=0.1092
bk0: 188a 532438i bk1: 111a 534052i bk2: 163a 533361i bk3: 220a 532611i bk4: 153a 533176i bk5: 90a 534146i bk6: 152a 533115i bk7: 180a 533082i bk8: 41a 534860i bk9: 122a 533547i bk10: 223a 532767i bk11: 278a 531929i bk12: 72a 534704i bk13: 77a 534377i bk14: 214a 532870i bk15: 87a 534260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675952
Row_Buffer_Locality_read = 0.684943
Row_Buffer_Locality_write = 0.371429
Bank_Level_Parallism = 1.217781
Bank_Level_Parallism_Col = 1.128012
Bank_Level_Parallism_Ready = 1.026976
write_to_read_ratio_blp_rw_average = 0.092919
GrpLevelPara = 1.098954 

BW Util details:
bwutil = 0.009798 
total_CMD = 535424 
util_bw = 5246 
Wasted_Col = 13493 
Wasted_Row = 9672 
Idle = 507013 

BW Util Bottlenecks: 
RCDc_limit = 11533 
RCDWRc_limit = 324 
WTRc_limit = 443 
RTWc_limit = 728 
CCDLc_limit = 2228 
rwq = 0 
CCDLc_limit_alone = 2177 
WTRc_limit_alone = 412 
RTWc_limit_alone = 708 

Commands details: 
total_CMD = 535424 
n_nop = 531212 
Read = 2371 
Write = 0 
L2_Alloc = 0 
L2_WB = 252 
n_act = 806 
n_pre = 790 
n_ref = 0 
n_req = 2441 
total_req = 2623 

Dual Bus Interface Util: 
issued_total_row = 1596 
issued_total_col = 2623 
Row_Bus_Util =  0.002981 
CoL_Bus_Util = 0.004899 
Either_Row_CoL_Bus_Util = 0.007867 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001662 
queue_avg = 0.035835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0358352
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=535424 n_nop=529269 n_act=1272 n_pre=1256 n_ref_event=0 n_req=3442 n_rd=3364 n_rd_L2_A=0 n_write=0 n_wr_bk=293 bw_util=0.01366
n_activity=67759 dram_eff=0.1079
bk0: 136a 533783i bk1: 190a 533096i bk2: 217a 532512i bk3: 184a 533253i bk4: 243a 531683i bk5: 144a 533312i bk6: 389a 529164i bk7: 337a 529708i bk8: 83a 533994i bk9: 199a 532915i bk10: 189a 532956i bk11: 182a 532338i bk12: 192a 532917i bk13: 155a 533375i bk14: 235a 531457i bk15: 289a 531435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634515
Row_Buffer_Locality_read = 0.645065
Row_Buffer_Locality_write = 0.179487
Bank_Level_Parallism = 1.285412
Bank_Level_Parallism_Col = 1.161970
Bank_Level_Parallism_Ready = 1.037168
write_to_read_ratio_blp_rw_average = 0.071568
GrpLevelPara = 1.128979 

BW Util details:
bwutil = 0.013660 
total_CMD = 535424 
util_bw = 7314 
Wasted_Col = 19590 
Wasted_Row = 14373 
Idle = 494147 

BW Util Bottlenecks: 
RCDc_limit = 17804 
RCDWRc_limit = 480 
WTRc_limit = 623 
RTWc_limit = 743 
CCDLc_limit = 2803 
rwq = 0 
CCDLc_limit_alone = 2741 
WTRc_limit_alone = 591 
RTWc_limit_alone = 713 

Commands details: 
total_CMD = 535424 
n_nop = 529269 
Read = 3364 
Write = 0 
L2_Alloc = 0 
L2_WB = 293 
n_act = 1272 
n_pre = 1256 
n_ref = 0 
n_req = 3442 
total_req = 3657 

Dual Bus Interface Util: 
issued_total_row = 2528 
issued_total_col = 3657 
Row_Bus_Util =  0.004721 
CoL_Bus_Util = 0.006830 
Either_Row_CoL_Bus_Util = 0.011496 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.004874 
queue_avg = 0.050674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0506739
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=535424 n_nop=533460 n_act=383 n_pre=367 n_ref_event=0 n_req=1138 n_rd=1112 n_rd_L2_A=0 n_write=0 n_wr_bk=102 bw_util=0.004535
n_activity=25707 dram_eff=0.09445
bk0: 25a 534943i bk1: 89a 534522i bk2: 51a 535031i bk3: 78a 534943i bk4: 36a 535228i bk5: 124a 533185i bk6: 116a 533775i bk7: 82a 534217i bk8: 53a 534463i bk9: 88a 534270i bk10: 56a 535072i bk11: 14a 535228i bk12: 65a 534759i bk13: 69a 534270i bk14: 68a 534340i bk15: 98a 534318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673989
Row_Buffer_Locality_read = 0.687050
Row_Buffer_Locality_write = 0.115385
Bank_Level_Parallism = 1.125911
Bank_Level_Parallism_Col = 1.075045
Bank_Level_Parallism_Ready = 1.013969
write_to_read_ratio_blp_rw_average = 0.079136
GrpLevelPara = 1.062834 

BW Util details:
bwutil = 0.004535 
total_CMD = 535424 
util_bw = 2428 
Wasted_Col = 6487 
Wasted_Row = 5053 
Idle = 521456 

BW Util Bottlenecks: 
RCDc_limit = 5569 
RCDWRc_limit = 190 
WTRc_limit = 153 
RTWc_limit = 192 
CCDLc_limit = 921 
rwq = 0 
CCDLc_limit_alone = 909 
WTRc_limit_alone = 149 
RTWc_limit_alone = 184 

Commands details: 
total_CMD = 535424 
n_nop = 533460 
Read = 1112 
Write = 0 
L2_Alloc = 0 
L2_WB = 102 
n_act = 383 
n_pre = 367 
n_ref = 0 
n_req = 1138 
total_req = 1214 

Dual Bus Interface Util: 
issued_total_row = 750 
issued_total_col = 1214 
Row_Bus_Util =  0.001401 
CoL_Bus_Util = 0.002267 
Either_Row_CoL_Bus_Util = 0.003668 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0149041

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67541, Miss = 1170, Miss_rate = 0.017, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[1]: Access = 62694, Miss = 1396, Miss_rate = 0.022, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[2]: Access = 70744, Miss = 2494, Miss_rate = 0.035, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[3]: Access = 52095, Miss = 1197, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[4]: Access = 70552, Miss = 2025, Miss_rate = 0.029, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[5]: Access = 55858, Miss = 1561, Miss_rate = 0.028, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[6]: Access = 63944, Miss = 1093, Miss_rate = 0.017, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[7]: Access = 64820, Miss = 1256, Miss_rate = 0.019, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[8]: Access = 75325, Miss = 1596, Miss_rate = 0.021, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[9]: Access = 50395, Miss = 1113, Miss_rate = 0.022, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[10]: Access = 60144, Miss = 552, Miss_rate = 0.009, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[11]: Access = 57168, Miss = 1044, Miss_rate = 0.018, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[12]: Access = 55950, Miss = 1100, Miss_rate = 0.020, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[13]: Access = 67387, Miss = 1357, Miss_rate = 0.020, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 54004, Miss = 892, Miss_rate = 0.017, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[15]: Access = 60988, Miss = 2191, Miss_rate = 0.036, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[16]: Access = 61534, Miss = 981, Miss_rate = 0.016, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[17]: Access = 60229, Miss = 781, Miss_rate = 0.013, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[18]: Access = 64780, Miss = 2708, Miss_rate = 0.042, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[19]: Access = 61674, Miss = 842, Miss_rate = 0.014, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[20]: Access = 64276, Miss = 2175, Miss_rate = 0.034, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[21]: Access = 69645, Miss = 1597, Miss_rate = 0.023, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[22]: Access = 63783, Miss = 1080, Miss_rate = 0.017, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[23]: Access = 51485, Miss = 183, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1487015
L2_total_cache_misses = 32384
L2_total_cache_miss_rate = 0.0218
L2_total_cache_pending_hits = 2598
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1161664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17640
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 290369
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4586
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1191652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.199
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1487015
icnt_total_pkts_simt_to_mem=1487015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.13599
	minimum = 5
	maximum = 10
Network latency average = 5.13599
	minimum = 5
	maximum = 10
Slowest packet = 2970289
Flit latency average = 5.13599
	minimum = 5
	maximum = 10
Slowest flit = 2970289
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0138996
	minimum = 0.0112935 (at node 0)
	maximum = 0.0218811 (at node 43)
Accepted packet rate average = 0.0138996
	minimum = 0.0112935 (at node 0)
	maximum = 0.0218811 (at node 43)
Injected flit rate average = 0.0138996
	minimum = 0.0112935 (at node 0)
	maximum = 0.0218811 (at node 43)
Accepted flit rate average= 0.0138996
	minimum = 0.0112935 (at node 0)
	maximum = 0.0218811 (at node 43)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 81.7734 (20 samples)
	minimum = 5 (20 samples)
	maximum = 403.35 (20 samples)
Network latency average = 47.5327 (20 samples)
	minimum = 5 (20 samples)
	maximum = 261.9 (20 samples)
Flit latency average = 47.5327 (20 samples)
	minimum = 5 (20 samples)
	maximum = 261.9 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.078246 (20 samples)
	minimum = 0.0588275 (20 samples)
	maximum = 0.157592 (20 samples)
Accepted packet rate average = 0.078246 (20 samples)
	minimum = 0.0588275 (20 samples)
	maximum = 0.157592 (20 samples)
Injected flit rate average = 0.078246 (20 samples)
	minimum = 0.0588275 (20 samples)
	maximum = 0.157592 (20 samples)
Accepted flit rate average = 0.078246 (20 samples)
	minimum = 0.0588275 (20 samples)
	maximum = 0.157592 (20 samples)
Injected packet size average = 1 (20 samples)
Accepted packet size average = 1 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 26 sec (146 sec)
gpgpu_simulation_rate = 210711 (inst/sec)
gpgpu_simulation_rate = 2078 (cycle/sec)
gpgpu_silicon_slowdown = 681905x
Kernel Executed 10 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
