VERILOG_SOURCES += top.v
COMPILE_ARGS += -DSIMULATION
TOPLEVEL = top     # module name in verilog
MODULE = simulate  # python test file
include $(shell cocotb-config --makefiles)/Makefile.sim
