%\begin{acronym}[CGRA]
\newacro{CGRA}{Coarse-Grain Reconfigurable Array}
\newacro{CPU}{Central Processing Unit}
\newacro{ISA}{Instruction Set Architecture}
\newacro{UART}{Universal Asynchronous Receiver-Transmitter}
\newacro{LED}{Light Emitting Diode}
\newacro{CM}{Configuration Module}
\newacro{DE}{Data Engine}
\newacro{FU}{Functional Units}
\newacro{AGU}{Address Generation Unit}
\newacro{LUT}{Lookup Tables}
\newacro{FPGA}{Field-Programmable Gate Array}
\newacro{ASIC}{Application-Specific Integrated Circuit}
\newacro{CPI}{Cycles Per Instruction}
\newacro{CNN}{Convolutional Neural Network}
\newacro{HDL}{Hardware Description Language}
\newacro{RTL}{Register-Transfer Level}
\newacro{UUT}{Unit Under Test}
\newacro{VPI}{Verilog Procedural Interface}
\newacro{API}{Application Programming Interface}
\newacro{DMA}{Direct Memory Access}
\newacro{VCD}{Value Change Dump}
\newacro{BRAM}{Block Random Access Memories}
\newacro{DSP}{Digital Signal Processor}
\newacro{ASIP}{Application Specific Instruction Set Processors}
\newacro{ALU}{Arithmetic Logic Unit}
%\end{acronym}
%print list

\noindent
\textbf{AGU} Address Generation Unit\\
\textbf{ALU} Arithmetic Logic Unit\\
\textbf{API} Application Programming Interface\\
\textbf{ASIC} Application-Specific Integrated Circuit\\
\textbf{ASIP} Application Specific Instruction Set Processor\\
\textbf{BRAM} Block Random Access Memory\\
\textbf{CGRA} Coarse-Grain Reconfigurable Array\\
\textbf{CM} Configuration Module\\
\textbf{CNN} Convolutional Neural Network\\
\textbf{CPI} Cycles Per Instruction\\
\textbf{CPU} Central Processing Unit\\
\textbf{DE} Data Engine\\
\textbf{DMA} Direct Memory Access\\
\textbf{DSP} Digital Signal Processor\\
\textbf{FPGA} Field-Programmable Gate Array\\
\textbf{FU} Functional Unit\\
\textbf{HDL} Hardware Description Language\\
\textbf{ISA} Instruction Set Architecture\\
\textbf{LED} Light Emitting Diode\\
\textbf{LUT} Lookup Table\\
\textbf{RTL} Register-Transfer Level\\
\textbf{UART} Universal Asynchronous Receiver-Transmitter\\
\textbf{UUT} Unit Under Test\\
\textbf{VCD} Value Change Dump\\
\textbf{VPI} Verilog Procedural Interface\\