%TF.GenerationSoftware,KiCad,Pcbnew,8.0.0*%
%TF.CreationDate,2024-02-29T00:18:19-08:00*%
%TF.ProjectId,PicoProbePCB,5069636f-5072-46f6-9265-5043422e6b69,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 8.0.0) date 2024-02-29 00:18:19*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
%AMOutline5P*
0 Free polygon, 5 corners , with rotation*
0 The origin of the aperture is its center*
0 number of corners: always 5*
0 $1 to $10 corner X, Y*
0 $11 Rotation angle, in degrees counterclockwise*
0 create outline with 5 corners*
4,1,5,$1,$2,$3,$4,$5,$6,$7,$8,$9,$10,$1,$2,$11*%
%AMOutline6P*
0 Free polygon, 6 corners , with rotation*
0 The origin of the aperture is its center*
0 number of corners: always 6*
0 $1 to $12 corner X, Y*
0 $13 Rotation angle, in degrees counterclockwise*
0 create outline with 6 corners*
4,1,6,$1,$2,$3,$4,$5,$6,$7,$8,$9,$10,$11,$12,$1,$2,$13*%
%AMOutline7P*
0 Free polygon, 7 corners , with rotation*
0 The origin of the aperture is its center*
0 number of corners: always 7*
0 $1 to $14 corner X, Y*
0 $15 Rotation angle, in degrees counterclockwise*
0 create outline with 7 corners*
4,1,7,$1,$2,$3,$4,$5,$6,$7,$8,$9,$10,$11,$12,$13,$14,$1,$2,$15*%
%AMOutline8P*
0 Free polygon, 8 corners , with rotation*
0 The origin of the aperture is its center*
0 number of corners: always 8*
0 $1 to $16 corner X, Y*
0 $17 Rotation angle, in degrees counterclockwise*
0 create outline with 8 corners*
4,1,8,$1,$2,$3,$4,$5,$6,$7,$8,$9,$10,$11,$12,$13,$14,$15,$16,$1,$2,$17*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10RoundRect,0.237500X-0.287500X-0.237500X0.287500X-0.237500X0.287500X0.237500X-0.287500X0.237500X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11Outline5P,-1.000000X0.200000X-0.200000X1.000000X1.000000X1.000000X1.000000X-1.000000X-1.000000X-1.000000X0.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12R,2.000000X2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15R,1.000000X2.510000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD16C,1.000000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD17C,0.600000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,D1,1,K*%
%TO.N,GND*%
X190583000Y-80551000D03*
%TO.P,D1,2,A*%
%TO.N,Net-(D1-A)*%
X192333000Y-80551000D03*
%TD*%
D11*
%TO.P,U2,1,GPIO0*%
%TO.N,unconnected-(U2-GPIO0-Pad1)*%
X165235000Y-75590000D03*
D12*
%TO.P,U2,2,GPIO1*%
%TO.N,unconnected-(U2-GPIO1-Pad2)*%
X165235000Y-78130000D03*
%TO.P,U2,3,GND*%
%TO.N,GND*%
X165235000Y-80670000D03*
%TO.P,U2,4,GPIO2*%
%TO.N,Net-(J1-Pin_1)*%
X165235000Y-83210000D03*
%TO.P,U2,5,GPIO3*%
%TO.N,Net-(J1-Pin_3)*%
X165235000Y-85750000D03*
%TO.P,U2,6,GPIO4*%
%TO.N,Net-(U1-GPIO0)*%
X165235000Y-88290000D03*
%TO.P,U2,7,GPIO5*%
%TO.N,Net-(U1-GPIO1)*%
X165235000Y-90830000D03*
%TO.P,U2,18,GND*%
%TO.N,GND*%
X165235000Y-118770000D03*
%TO.P,U2,19,GPIO14*%
%TO.N,unconnected-(U2-GPIO14-Pad19)*%
X165235000Y-121310000D03*
%TO.P,U2,20,GPIO15*%
%TO.N,unconnected-(U2-GPIO15-Pad20)*%
X165235000Y-123850000D03*
%TO.P,U2,21,GPIO16*%
%TO.N,unconnected-(U2-GPIO16-Pad21)*%
X183015000Y-123850000D03*
%TO.P,U2,22,GPIO17*%
%TO.N,unconnected-(U2-GPIO17-Pad22)*%
X183015000Y-121310000D03*
%TO.P,U2,23,GND*%
%TO.N,GND*%
X183015000Y-118770000D03*
%TO.P,U2,36,3V3*%
%TO.N,+3V3*%
X183015000Y-85750000D03*
%TO.P,U2,37,3V3_EN*%
%TO.N,unconnected-(U2-3V3_EN-Pad37)*%
X183015000Y-83210000D03*
%TO.P,U2,38,GND*%
%TO.N,GND*%
X183015000Y-80670000D03*
%TO.P,U2,39,VSYS*%
%TO.N,VCC*%
X183015000Y-78130000D03*
%TO.P,U2,40,VBUS*%
%TO.N,VBUS*%
X183015000Y-75590000D03*
%TO.P,U2,D1*%
%TO.N,N/C*%
X171585000Y-123850000D03*
%TO.P,U2,D2*%
X174125000Y-123850000D03*
%TO.P,U2,D3*%
X176665000Y-123850000D03*
%TD*%
D13*
%TO.P,J1,1,Pin_1*%
%TO.N,Net-(J1-Pin_1)*%
X207184000Y-128985000D03*
D14*
%TO.P,J1,2,Pin_2*%
%TO.N,GND*%
X209724000Y-128985000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,Net-(J1-Pin_3)*%
X212264000Y-128985000D03*
%TD*%
D15*
%TO.P,J2,1,Pin_1*%
%TO.N,GND*%
X187000000Y-132925000D03*
%TO.P,J2,2,Pin_2*%
X189540000Y-129615000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,+3V3*%
X192080000Y-132925000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,VCC*%
X194620000Y-129615000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,VBUS*%
X197160000Y-132925000D03*
%TD*%
D11*
%TO.P,U1,1,GPIO0*%
%TO.N,Net-(U1-GPIO0)*%
X200795000Y-75590000D03*
D12*
%TO.P,U1,2,GPIO1*%
%TO.N,Net-(U1-GPIO1)*%
X200795000Y-78130000D03*
%TO.P,U1,3,GND*%
%TO.N,GND*%
X200795000Y-80670000D03*
%TO.P,U1,4,GPIO2*%
%TO.N,unconnected-(U1-GPIO2-Pad4)*%
X200795000Y-83210000D03*
%TO.P,U1,5,GPIO3*%
%TO.N,unconnected-(U1-GPIO3-Pad5)*%
X200795000Y-85750000D03*
%TO.P,U1,6,GPIO4*%
%TO.N,unconnected-(U1-GPIO4-Pad6)*%
X200795000Y-88290000D03*
%TO.P,U1,7,GPIO5*%
%TO.N,unconnected-(U1-GPIO5-Pad7)*%
X200795000Y-90830000D03*
%TO.P,U1,18,GND*%
%TO.N,GND*%
X200795000Y-118770000D03*
%TO.P,U1,19,GPIO14*%
%TO.N,unconnected-(U1-GPIO14-Pad19)*%
X200795000Y-121310000D03*
%TO.P,U1,20,GPIO15*%
%TO.N,unconnected-(U1-GPIO15-Pad20)*%
X200795000Y-123850000D03*
%TO.P,U1,21,GPIO16*%
%TO.N,unconnected-(U1-GPIO16-Pad21)*%
X218575000Y-123850000D03*
%TO.P,U1,22,GPIO17*%
%TO.N,unconnected-(U1-GPIO17-Pad22)*%
X218575000Y-121310000D03*
%TO.P,U1,23,GND*%
%TO.N,GND*%
X218575000Y-118770000D03*
%TO.P,U1,36,3V3*%
%TO.N,unconnected-(U1-3V3-Pad36)*%
X218575000Y-85750000D03*
%TO.P,U1,37,3V3_EN*%
%TO.N,unconnected-(U1-3V3_EN-Pad37)*%
X218575000Y-83210000D03*
%TO.P,U1,38,GND*%
%TO.N,GND*%
X218575000Y-80670000D03*
%TO.P,U1,39,VSYS*%
%TO.N,VCC*%
X218575000Y-78130000D03*
%TO.P,U1,40,VBUS*%
%TO.N,unconnected-(U1-VBUS-Pad40)*%
X218575000Y-75590000D03*
%TO.P,U1,D1,SWCLK*%
%TO.N,Net-(J1-Pin_1)*%
X207145000Y-123850000D03*
%TO.P,U1,D2,GND*%
%TO.N,GND*%
X209685000Y-123850000D03*
%TO.P,U1,D3,SWDIO*%
%TO.N,Net-(J1-Pin_3)*%
X212225000Y-123850000D03*
%TD*%
D10*
%TO.P,R1,1*%
%TO.N,VCC*%
X190583000Y-78061000D03*
%TO.P,R1,2*%
%TO.N,Net-(D1-A)*%
X192333000Y-78061000D03*
%TD*%
D16*
%TO.N,GND*%
X189540000Y-123235000D02*
X189540000Y-129615000D01*
X189540000Y-129615000D02*
X189540000Y-130385000D01*
D17*
X190583000Y-80551000D02*
X183134000Y-80551000D01*
D16*
X183015000Y-118770000D02*
X185075000Y-118770000D01*
X185075000Y-118770000D02*
X189540000Y-123235000D01*
D17*
X183134000Y-80551000D02*
X183015000Y-80670000D01*
D16*
X189540000Y-130385000D02*
X187000000Y-132925000D01*
D17*
%TO.N,VCC*%
X183084000Y-78061000D02*
X183015000Y-78130000D01*
D16*
X193263934Y-76286000D02*
X191402066Y-76286000D01*
X194620000Y-77642066D02*
X193263934Y-76286000D01*
X194620000Y-129615000D02*
X194620000Y-77642066D01*
X191402066Y-76286000D02*
X189558066Y-78130000D01*
D17*
X190583000Y-78061000D02*
X183084000Y-78061000D01*
D16*
X189558066Y-78130000D02*
X183015000Y-78130000D01*
D17*
%TO.N,Net-(D1-A)*%
X192333000Y-78061000D02*
X192333000Y-80551000D01*
D16*
%TO.N,VBUS*%
X180715000Y-130995000D02*
X180715000Y-75830000D01*
X197160000Y-132925000D02*
X194605000Y-135480000D01*
X180715000Y-75830000D02*
X180955000Y-75590000D01*
X185200000Y-135480000D02*
X180715000Y-130995000D01*
X194605000Y-135480000D02*
X185200000Y-135480000D01*
X180955000Y-75590000D02*
X183015000Y-75590000D01*
%TO.N,+3V3*%
X183015000Y-85750000D02*
X192080000Y-94815000D01*
X192080000Y-94815000D02*
X192080000Y-132925000D01*
%TD*%
M02*
