CxlResult:D:\fpga_projects\output_simprims_lib/simprims_ver/.cxl.verilog.simprim.simprim.nt64.rpt =
	ExecutionPlatform = nt64 ,
	SourceLibrary = simprim ,
	SourcePath = C:\Xilinx\Vivado\2020.2\data/verilog/src/unisims ,
	Simulator = questasim ,
	SimulatorVersion = 10.2c ,
	CompiledLibrary = simprims_ver ,
	CompiledPath = D:\fpga_projects\output_simprims_lib/simprims_ver ,
	Timestamp = Fri Dec  6 22:08:17 2024 ,
	Time = 1733497697 ,
	Language = verilog ,
	XilinxVersion = 2020.2 ,
	LogFile = D:\fpga_projects\output_simprims_lib/simprims_ver/.cxl.verilog.simprim.simprims_ver.nt64.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 0 ,
