# Generated by Yosys 0.53 (git sha1 53c22ab7c0ced80861c7536c5dae682c30fb5834, clang++ 17.0.0 -fPIC -O3)
autoidx 18
attribute \top 1
attribute \src "examples/patterns/basic/ff/verilog/adffe.v:2.1-20.10"
module \adffe
  attribute \src "examples/patterns/basic/ff/verilog/adffe.v:4.7-4.10"
  wire input 1 \clk
  attribute \src "examples/patterns/basic/ff/verilog/adffe.v:5.7-5.8"
  wire input 2 \d
  attribute \src "examples/patterns/basic/ff/verilog/adffe.v:7.7-7.9"
  wire input 4 \en
  attribute \src "examples/patterns/basic/ff/verilog/adffe.v:8.8-8.9"
  wire output 5 \q
  attribute \src "examples/patterns/basic/ff/verilog/adffe.v:11.5-11.7"
  wire \q1
  attribute \src "examples/patterns/basic/ff/verilog/adffe.v:6.7-6.14"
  wire input 3 \reset_n
  attribute \src "examples/patterns/basic/ff/verilog/adffe.v:13.1-16.4"
  cell $adffe $auto$ff.cc:266:slice$17
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 1'0
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \ARST \reset_n
    connect \CLK \clk
    connect \D \d
    connect \EN \en
    connect \Q \q1
  end
  connect \q \q1
end
