

================================================================
== Vitis HLS Report for 'MatStream2AxiStream'
================================================================
* Date:           Thu Mar 25 15:00:06 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_dense_optical_flow_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.985 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        5|  2073604| 33.335 ns | 13.825 ms |    5|  2073604|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- MMIterOutRow_MMIterOutCol  |        2|  2073601|         3|          1|          1| 1 ~ 2073600 |    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     744|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     177|    -|
|Register         |        -|     -|     348|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     348|     941|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U536  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   4|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1241_fu_183_p2              |     +    |   0|  0|  71|          64|           1|
    |add_ln1246_fu_334_p2              |     +    |   0|  0|  38|          31|           1|
    |add_ln216_fu_328_p2               |     +    |   0|  0|  15|           6|           6|
    |sub_i_fu_161_p2                   |     +    |   0|  0|  39|          32|           2|
    |p_Val2_s_fu_259_p2                |     -    |   0|  0|  15|           6|           7|
    |sub_ln1258_fu_247_p2              |     -    |   0|  0|  15|           6|           7|
    |sub_ln550_fu_281_p2               |     -    |   0|  0|  15|           1|           5|
    |ap_block_state4_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state6                   |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op68_write_state5    |    and   |   0|  0|   2|           1|           1|
    |bLast_fu_210_p2                   |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln1241_fu_178_p2             |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln1246_fu_193_p2             |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln878_fu_348_p2              |   icmp   |   0|  0|  11|           6|           1|
    |icmp_ln882_fu_253_p2              |   icmp   |   0|  0|  11|           7|           7|
    |lshr_ln803_fu_297_p2              |   lshr   |   0|  0|  97|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |or_ln1353_fu_241_p2               |    or    |   0|  0|  32|          32|          32|
    |j_1_fu_340_p3                     |  select  |   0|  0|  31|           1|          31|
    |select_ln1238_fu_198_p3           |  select  |   0|  0|  31|           1|          31|
    |select_ln791_fu_303_p3            |  select  |   0|  0|  32|           1|          32|
    |xf_bits_per_clock_fu_215_p3       |  select  |   0|  0|   7|           1|           6|
    |shl_ln785_1_fu_291_p2             |    shl   |   0|  0|  97|          32|          32|
    |shl_ln785_fu_235_p2               |    shl   |   0|  0|  97|          32|          32|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |xor_ln216_fu_311_p2               |    xor   |   0|  0|   7|           6|           7|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 744|         432|         408|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  27|          5|    1|          5|
    |ap_done                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                     |  15|          3|    1|          3|
    |ap_phi_mux_conv_i9_i_i4_pn_i_phi_fu_146_p4  |  15|          3|    6|         18|
    |ap_phi_mux_empty_phi_fu_135_p4              |   9|          2|    6|         12|
    |cols_bound_per_npc_blk_n                    |   9|          2|    1|          2|
    |empty_reg_131                               |   9|          2|    6|         12|
    |indvar_flatten_reg_109                      |   9|          2|   64|        128|
    |j_reg_120                                   |   9|          2|   31|         62|
    |ldata1_blk_n                                |   9|          2|    1|          2|
    |ldata1_din                                  |  15|          3|   32|         96|
    |p_04_fu_74                                  |  15|          3|   32|         96|
    |rows_blk_n                                  |   9|          2|    1|          2|
    |streamFlowout_mat_437_blk_n                 |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 177|         37|  185|        444|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln216_reg_407                  |   6|   0|    6|          0|
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |cols_bound_per_npc_1_reg_367       |  32|   0|   32|          0|
    |empty_reg_131                      |   6|   0|    6|          0|
    |icmp_ln1241_reg_389                |   1|   0|    1|          0|
    |icmp_ln1241_reg_389_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln882_reg_403                 |   1|   0|    1|          0|
    |indvar_flatten_reg_109             |  64|   0|   64|          0|
    |j_reg_120                          |  31|   0|   31|          0|
    |last_blk_width_read_reg_374        |   6|   0|    6|          0|
    |mul_ln1231_reg_384                 |  64|   0|   64|          0|
    |or_ln1353_reg_398                  |  32|   0|   32|          0|
    |p_04_fu_74                         |  32|   0|   32|          0|
    |rows_1_reg_362                     |  32|   0|   32|          0|
    |sub_i_reg_379                      |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 348|   0|  348|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |  MatStream2AxiStream  | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |  MatStream2AxiStream  | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |  MatStream2AxiStream  | return value |
|ap_done                        | out |    1| ap_ctrl_hs |  MatStream2AxiStream  | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |  MatStream2AxiStream  | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |  MatStream2AxiStream  | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |  MatStream2AxiStream  | return value |
|streamFlowout_mat_437_dout     |  in |   32|   ap_fifo  | streamFlowout_mat_437 |    pointer   |
|streamFlowout_mat_437_empty_n  |  in |    1|   ap_fifo  | streamFlowout_mat_437 |    pointer   |
|streamFlowout_mat_437_read     | out |    1|   ap_fifo  | streamFlowout_mat_437 |    pointer   |
|ldata1_din                     | out |   32|   ap_fifo  |         ldata1        |    pointer   |
|ldata1_full_n                  |  in |    1|   ap_fifo  |         ldata1        |    pointer   |
|ldata1_write                   | out |    1|   ap_fifo  |         ldata1        |    pointer   |
|rows_dout                      |  in |   32|   ap_fifo  |          rows         |    pointer   |
|rows_empty_n                   |  in |    1|   ap_fifo  |          rows         |    pointer   |
|rows_read                      | out |    1|   ap_fifo  |          rows         |    pointer   |
|cols_bound_per_npc_dout        |  in |   32|   ap_fifo  |   cols_bound_per_npc  |    pointer   |
|cols_bound_per_npc_empty_n     |  in |    1|   ap_fifo  |   cols_bound_per_npc  |    pointer   |
|cols_bound_per_npc_read        | out |    1|   ap_fifo  |   cols_bound_per_npc  |    pointer   |
|last_blk_width                 |  in |    6|   ap_none  |     last_blk_width    |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_04 = alloca i32"   --->   Operation 7 'alloca' 'p_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%rows_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %rows" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1233]   --->   Operation 8 'read' 'rows_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%cols_bound_per_npc_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %cols_bound_per_npc" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1234]   --->   Operation 9 'read' 'cols_bound_per_npc_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.67ns)   --->   "%store_ln1241 = store i32, i32 %p_04" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 10 'store' 'store_ln1241' <Predicate = true> <Delay = 0.67>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%last_blk_width_read = read i6 @_ssdm_op_Read.ap_auto.volatile.i6P, i6 %last_blk_width" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1231->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 11 'read' 'last_blk_width_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamFlowout_mat_437, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata1, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_bound_per_npc, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamFlowout_mat_437, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata1, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.01ns)   --->   "%sub_i = add i32 %cols_bound_per_npc_1, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1234]   --->   Operation 18 'add' 'sub_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1231 = zext i32 %rows_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1231->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 19 'zext' 'zext_ln1231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1231_1 = zext i32 %cols_bound_per_npc_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1231->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 20 'zext' 'zext_ln1231_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.42ns)   --->   "%mul_ln1231 = mul i64 %zext_ln1231_1, i64 %zext_ln1231" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1231->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 21 'mul' 'mul_ln1231' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.65ns)   --->   "%br_ln1241 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 22 'br' 'br_ln1241' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.13>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln1241, void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln1241 = icmp_eq  i64 %indvar_flatten, i64 %mul_ln1231" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 24 'icmp' 'icmp_ln1241' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.08ns)   --->   "%add_ln1241 = add i64 %indvar_flatten, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 25 'add' 'add_ln1241' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1241 = br i1 %icmp_ln1241, void %._crit_edge.loopexit.i, void %._crit_edge244.loopexit.i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 26 'br' 'br_ln1241' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%j = phi i31, void %entry, i31 %j_1, void"   --->   Operation 27 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty = phi i6, void %entry, i6 %add_ln216, void"   --->   Operation 28 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1246 = zext i31 %j" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1246->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 29 'zext' 'zext_ln1246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.99ns)   --->   "%icmp_ln1246 = icmp_slt  i32 %zext_ln1246, i32 %cols_bound_per_npc_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1246->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 30 'icmp' 'icmp_ln1246' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_04_load = load i32 %p_04, void %store_ln1241"   --->   Operation 31 'load' 'p_04_load' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MMIterOutRow_MMIterOutCol_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node bLast)   --->   "%select_ln1238 = select i1 %icmp_ln1246, i31 %j, i31" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1238->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 34 'select' 'select_ln1238' <Predicate = (!icmp_ln1241)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node bLast)   --->   "%zext_ln1239 = zext i31 %select_ln1238" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1239->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 35 'zext' 'zext_ln1239' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln1239 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_25" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1239->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 36 'specpipeline' 'specpipeline_ln1239' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln1239 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1239->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 37 'specloopname' 'specloopname_ln1239' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.99ns) (out node of the LUT)   --->   "%bLast = icmp_eq  i32 %zext_ln1239, i32 %sub_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1252->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 38 'icmp' 'bLast' <Predicate = (!icmp_ln1241)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.38ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i6 %last_blk_width_read, i6" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1263->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 39 'select' 'xf_bits_per_clock' <Predicate = (!icmp_ln1241)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1253 = zext i6 %xf_bits_per_clock" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1253->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 40 'zext' 'zext_ln1253' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.75ns)   --->   "%streamFlowout_mat_437_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %streamFlowout_mat_437" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'streamFlowout_mat_437_read' <Predicate = (!icmp_ln1241)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1920> <FIFO>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%zext_ln550 = zext i6 %empty"   --->   Operation 42 'zext' 'zext_ln550' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln785 = zext i6 %empty"   --->   Operation 43 'zext' 'zext_ln785' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%shl_ln785 = shl i32 %streamFlowout_mat_437_read, i32 %zext_ln550"   --->   Operation 44 'shl' 'shl_ln785' <Predicate = (!icmp_ln1241)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.38ns) (out node of the LUT)   --->   "%or_ln1353 = or i32 %shl_ln785, i32 %p_04_load"   --->   Operation 45 'or' 'or_ln1353' <Predicate = (!icmp_ln1241)> <Delay = 1.38> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.77ns)   --->   "%sub_ln1258 = sub i7, i7 %zext_ln1253" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1258->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 46 'sub' 'sub_ln1258' <Predicate = (!icmp_ln1241)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.81ns)   --->   "%icmp_ln882 = icmp_slt  i7 %zext_ln785, i7 %sub_ln1258"   --->   Operation 47 'icmp' 'icmp_ln882' <Predicate = (!icmp_ln1241)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1258 = br i1 %icmp_ln882, void %_ifconv, void %._crit_edge.loopexit.i._crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1258->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 48 'br' 'br_ln1258' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.77ns)   --->   "%p_Val2_s = sub i7, i7 %zext_ln785"   --->   Operation 49 'sub' 'p_Val2_s' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln791 = trunc i7 %p_Val2_s"   --->   Operation 50 'trunc' 'trunc_ln791' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %p_Val2_s, i32"   --->   Operation 51 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%sext_ln455 = sext i7 %p_Val2_s"   --->   Operation 52 'sext' 'sext_ln455' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.78ns)   --->   "%sub_ln550 = sub i5, i5 %trunc_ln791"   --->   Operation 53 'sub' 'sub_ln550' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%zext_ln785_1 = zext i5 %sub_ln550"   --->   Operation 54 'zext' 'zext_ln785_1' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%shl_ln785_1 = shl i32 %streamFlowout_mat_437_read, i32 %zext_ln785_1"   --->   Operation 55 'shl' 'shl_ln785_1' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%lshr_ln803 = lshr i32 %streamFlowout_mat_437_read, i32 %sext_ln455"   --->   Operation 56 'lshr' 'lshr_ln803' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.38ns) (out node of the LUT)   --->   "%select_ln791 = select i1 %p_Result_s, i32 %shl_ln785_1, i32 %lshr_ln803"   --->   Operation 57 'select' 'select_ln791' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.35ns)   --->   "%xor_ln216 = xor i6 %xf_bits_per_clock, i6"   --->   Operation 58 'xor' 'xor_ln216' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.67ns)   --->   "%store_ln791 = store i32 %select_ln791, i32 %p_04, void %store_ln1241, i32 %p_04_load"   --->   Operation 59 'store' 'store_ln791' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.67>
ST_4 : Operation 60 [1/1] (0.65ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.65>
ST_4 : Operation 61 [1/1] (0.67ns)   --->   "%store_ln1258 = store i32 %or_ln1353, i32 %p_04, void %store_ln1241, i32 %p_04_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1258->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 61 'store' 'store_ln1258' <Predicate = (!icmp_ln1241 & icmp_ln882)> <Delay = 0.67>
ST_4 : Operation 62 [1/1] (0.65ns)   --->   "%br_ln1258 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1258->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 62 'br' 'br_ln1258' <Predicate = (!icmp_ln1241 & icmp_ln882)> <Delay = 0.65>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln216)   --->   "%conv_i9_i_i4_pn_i = phi i6 %xor_ln216, void %_ifconv, i6 %xf_bits_per_clock, void %._crit_edge.loopexit.i._crit_edge"   --->   Operation 63 'phi' 'conv_i9_i_i4_pn_i' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln216 = add i6 %conv_i9_i_i4_pn_i, i6 %empty"   --->   Operation 64 'add' 'add_ln216' <Predicate = (!icmp_ln1241)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.00ns)   --->   "%add_ln1246 = add i31 %j, i31" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1246->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 65 'add' 'add_ln1246' <Predicate = (!icmp_ln1241)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.41ns)   --->   "%j_1 = select i1 %icmp_ln1246, i31 %add_ln1246, i31" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1246->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 66 'select' 'j_1' <Predicate = (!icmp_ln1241)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!icmp_ln1241)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 68 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %ldata1, i32 %or_ln1353" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 68 'write' 'write_ln167' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 6 <SV = 4> <Delay = 2.97>
ST_6 : Operation 69 [1/1] (0.78ns)   --->   "%icmp_ln878 = icmp_eq  i6 %empty, i6"   --->   Operation 69 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln1269 = br i1 %icmp_ln878, void, void %.exit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1269->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 70 'br' 'br_ln1269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%p_04_load_1 = load i32 %p_04, void %store_ln1241" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 71 'load' 'p_04_load_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %ldata1, i32 %p_04_load_1" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 72 'write' 'write_ln167' <Predicate = (!icmp_ln878)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln1271 = br void %.exit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1271->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 73 'br' 'br_ln1271' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln1281 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 74 'ret' 'ret_ln1281' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ streamFlowout_mat_437]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_bound_per_npc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ last_blk_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_04                       (alloca           ) [ 0111111]
rows_1                     (read             ) [ 0010000]
cols_bound_per_npc_1       (read             ) [ 0011110]
store_ln1241               (store            ) [ 0000000]
last_blk_width_read        (read             ) [ 0001110]
specinterface_ln0          (specinterface    ) [ 0000000]
specinterface_ln0          (specinterface    ) [ 0000000]
specinterface_ln0          (specinterface    ) [ 0000000]
specinterface_ln0          (specinterface    ) [ 0000000]
specinterface_ln0          (specinterface    ) [ 0000000]
specinterface_ln0          (specinterface    ) [ 0000000]
sub_i                      (add              ) [ 0001110]
zext_ln1231                (zext             ) [ 0000000]
zext_ln1231_1              (zext             ) [ 0000000]
mul_ln1231                 (mul              ) [ 0001110]
br_ln1241                  (br               ) [ 0011110]
indvar_flatten             (phi              ) [ 0001010]
icmp_ln1241                (icmp             ) [ 0001110]
add_ln1241                 (add              ) [ 0011110]
br_ln1241                  (br               ) [ 0000000]
j                          (phi              ) [ 0001110]
empty                      (phi              ) [ 0001111]
zext_ln1246                (zext             ) [ 0000000]
icmp_ln1246                (icmp             ) [ 0000000]
p_04_load                  (load             ) [ 0000000]
specloopname_ln0           (specloopname     ) [ 0000000]
speclooptripcount_ln0      (speclooptripcount) [ 0000000]
select_ln1238              (select           ) [ 0000000]
zext_ln1239                (zext             ) [ 0000000]
specpipeline_ln1239        (specpipeline     ) [ 0000000]
specloopname_ln1239        (specloopname     ) [ 0000000]
bLast                      (icmp             ) [ 0000000]
xf_bits_per_clock          (select           ) [ 0000000]
zext_ln1253                (zext             ) [ 0000000]
streamFlowout_mat_437_read (read             ) [ 0000000]
zext_ln550                 (zext             ) [ 0000000]
zext_ln785                 (zext             ) [ 0000000]
shl_ln785                  (shl              ) [ 0000000]
or_ln1353                  (or               ) [ 0001010]
sub_ln1258                 (sub              ) [ 0000000]
icmp_ln882                 (icmp             ) [ 0001110]
br_ln1258                  (br               ) [ 0000000]
p_Val2_s                   (sub              ) [ 0000000]
trunc_ln791                (trunc            ) [ 0000000]
p_Result_s                 (bitselect        ) [ 0000000]
sext_ln455                 (sext             ) [ 0000000]
sub_ln550                  (sub              ) [ 0000000]
zext_ln785_1               (zext             ) [ 0000000]
shl_ln785_1                (shl              ) [ 0000000]
lshr_ln803                 (lshr             ) [ 0000000]
select_ln791               (select           ) [ 0000000]
xor_ln216                  (xor              ) [ 0000000]
store_ln791                (store            ) [ 0000000]
br_ln0                     (br               ) [ 0000000]
store_ln1258               (store            ) [ 0000000]
br_ln1258                  (br               ) [ 0000000]
conv_i9_i_i4_pn_i          (phi              ) [ 0000000]
add_ln216                  (add              ) [ 0011110]
add_ln1246                 (add              ) [ 0000000]
j_1                        (select           ) [ 0011110]
br_ln0                     (br               ) [ 0011110]
write_ln167                (write            ) [ 0000000]
icmp_ln878                 (icmp             ) [ 0000001]
br_ln1269                  (br               ) [ 0000000]
p_04_load_1                (load             ) [ 0000000]
write_ln167                (write            ) [ 0000000]
br_ln1271                  (br               ) [ 0000000]
ret_ln1281                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="streamFlowout_mat_437">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamFlowout_mat_437"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ldata1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols_bound_per_npc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="last_blk_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i6P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MMIterOutRow_MMIterOutCol_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="p_04_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_04/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="rows_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="cols_bound_per_npc_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="last_blk_width_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_read/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="streamFlowout_mat_437_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="streamFlowout_mat_437_read/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 write_ln167/6 "/>
</bind>
</comp>

<comp id="109" class="1005" name="indvar_flatten_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="1"/>
<pin id="111" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="indvar_flatten_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="64" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="j_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="31" slack="2"/>
<pin id="122" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="j_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="2"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="31" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="131" class="1005" name="empty_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="1"/>
<pin id="133" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="empty_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="2"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="6" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="143" class="1005" name="conv_i9_i_i4_pn_i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="145" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="conv_i9_i_i4_pn_i (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="conv_i9_i_i4_pn_i_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="6" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_i9_i_i4_pn_i/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="3"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_04_load/4 p_04_load_1/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln1241_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1241/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="sub_i_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln1231_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1231/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln1231_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1231_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mul_ln1231_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1231/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln1241_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="1"/>
<pin id="181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1241/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln1241_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1241/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln1246_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="31" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1246/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln1246_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="3"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1246/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln1238_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="31" slack="0"/>
<pin id="201" dir="0" index="2" bw="31" slack="0"/>
<pin id="202" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1238/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln1239_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1239/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="bLast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="2"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="bLast/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="xf_bits_per_clock_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="6" slack="2"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_bits_per_clock/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln1253_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1253/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln550_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln550/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln785_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln785/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="shl_ln785_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="6" slack="0"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln785/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="or_ln1353_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1353/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sub_ln1258_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="6" slack="0"/>
<pin id="250" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1258/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln882_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="7" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_Val2_s_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="6" slack="0"/>
<pin id="262" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln791_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln791/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_Result_s_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="7" slack="0"/>
<pin id="272" dir="0" index="2" bw="4" slack="0"/>
<pin id="273" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln455_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln455/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sub_ln550_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="5" slack="0"/>
<pin id="284" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln550/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln785_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln785_1/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="shl_ln785_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="5" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln785_1/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="lshr_ln803_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="7" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln803/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln791_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln791/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="xor_ln216_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="0" index="1" bw="6" slack="0"/>
<pin id="314" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln216/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln791_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="3"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln791/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln1258_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="3"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1258/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln216_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="0" index="1" bw="6" slack="0"/>
<pin id="331" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln1246_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="31" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1246/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="j_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="31" slack="0"/>
<pin id="343" dir="0" index="2" bw="31" slack="0"/>
<pin id="344" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln878_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="1"/>
<pin id="350" dir="0" index="1" bw="6" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/6 "/>
</bind>
</comp>

<comp id="354" class="1005" name="p_04_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_04 "/>
</bind>
</comp>

<comp id="362" class="1005" name="rows_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_1 "/>
</bind>
</comp>

<comp id="367" class="1005" name="cols_bound_per_npc_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="last_blk_width_read_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="2"/>
<pin id="376" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="last_blk_width_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="sub_i_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="2"/>
<pin id="381" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="384" class="1005" name="mul_ln1231_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1231 "/>
</bind>
</comp>

<comp id="389" class="1005" name="icmp_ln1241_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1241 "/>
</bind>
</comp>

<comp id="393" class="1005" name="add_ln1241_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1241 "/>
</bind>
</comp>

<comp id="398" class="1005" name="or_ln1353_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1353 "/>
</bind>
</comp>

<comp id="403" class="1005" name="icmp_ln882_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882 "/>
</bind>
</comp>

<comp id="407" class="1005" name="add_ln216_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="0"/>
<pin id="409" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln216 "/>
</bind>
</comp>

<comp id="412" class="1005" name="j_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="31" slack="0"/>
<pin id="414" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="60" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="72" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="155"><net_src comp="152" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="166" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="113" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="113" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="124" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="124" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="135" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="135" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="96" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="227" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="152" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="62" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="223" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="231" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="231" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="64" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="259" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="66" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="259" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="68" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="265" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="96" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="96" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="277" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="269" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="291" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="297" pin="2"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="215" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="58" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="311" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="322"><net_src comp="303" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="241" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="146" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="135" pin="4"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="124" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="70" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="193" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="70" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="131" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="74" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="361"><net_src comp="354" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="365"><net_src comp="78" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="370"><net_src comp="84" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="377"><net_src comp="90" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="382"><net_src comp="161" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="387"><net_src comp="172" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="392"><net_src comp="178" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="183" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="401"><net_src comp="241" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="406"><net_src comp="253" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="328" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="415"><net_src comp="340" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="124" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: streamFlowout_mat_437 | {}
	Port: ldata1 | {5 6 }
 - Input state : 
	Port: MatStream2AxiStream : streamFlowout_mat_437 | {4 }
	Port: MatStream2AxiStream : ldata1 | {}
	Port: MatStream2AxiStream : rows | {1 }
	Port: MatStream2AxiStream : cols_bound_per_npc | {1 }
	Port: MatStream2AxiStream : last_blk_width | {2 }
  - Chain level:
	State 1
		store_ln1241 : 1
	State 2
		mul_ln1231 : 1
	State 3
		icmp_ln1241 : 1
		add_ln1241 : 1
		br_ln1241 : 2
	State 4
		zext_ln1246 : 1
		icmp_ln1246 : 2
		select_ln1238 : 3
		zext_ln1239 : 4
		bLast : 5
		xf_bits_per_clock : 6
		zext_ln1253 : 7
		zext_ln550 : 1
		zext_ln785 : 1
		shl_ln785 : 2
		or_ln1353 : 3
		sub_ln1258 : 8
		icmp_ln882 : 9
		br_ln1258 : 10
		p_Val2_s : 2
		trunc_ln791 : 3
		p_Result_s : 3
		sext_ln455 : 3
		sub_ln550 : 4
		zext_ln785_1 : 5
		shl_ln785_1 : 6
		lshr_ln803 : 4
		select_ln791 : 7
		xor_ln216 : 7
		store_ln791 : 8
		store_ln1258 : 3
		conv_i9_i_i4_pn_i : 7
		add_ln216 : 8
		add_ln1246 : 1
		j_1 : 3
	State 5
	State 6
		br_ln1269 : 1
		write_ln167 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|    shl   |            shl_ln785_fu_235           |    0    |    0    |    97   |
|          |           shl_ln785_1_fu_291          |    0    |    0    |    97   |
|----------|---------------------------------------|---------|---------|---------|
|          |              sub_i_fu_161             |    0    |    0    |    39   |
|    add   |           add_ln1241_fu_183           |    0    |    0    |    71   |
|          |            add_ln216_fu_328           |    0    |    0    |    15   |
|          |           add_ln1246_fu_334           |    0    |    0    |    38   |
|----------|---------------------------------------|---------|---------|---------|
|          |          select_ln1238_fu_198         |    0    |    0    |    31   |
|  select  |        xf_bits_per_clock_fu_215       |    0    |    0    |    6    |
|          |          select_ln791_fu_303          |    0    |    0    |    32   |
|          |               j_1_fu_340              |    0    |    0    |    31   |
|----------|---------------------------------------|---------|---------|---------|
|   lshr   |           lshr_ln803_fu_297           |    0    |    0    |    97   |
|----------|---------------------------------------|---------|---------|---------|
|          |           icmp_ln1241_fu_178          |    0    |    0    |    29   |
|          |           icmp_ln1246_fu_193          |    0    |    0    |    20   |
|   icmp   |              bLast_fu_210             |    0    |    0    |    20   |
|          |           icmp_ln882_fu_253           |    0    |    0    |    11   |
|          |           icmp_ln878_fu_348           |    0    |    0    |    11   |
|----------|---------------------------------------|---------|---------|---------|
|          |           sub_ln1258_fu_247           |    0    |    0    |    15   |
|    sub   |            p_Val2_s_fu_259            |    0    |    0    |    15   |
|          |            sub_ln550_fu_281           |    0    |    0    |    15   |
|----------|---------------------------------------|---------|---------|---------|
|    or    |            or_ln1353_fu_241           |    0    |    0    |    32   |
|----------|---------------------------------------|---------|---------|---------|
|    mul   |           mul_ln1231_fu_172           |    4    |    0    |    20   |
|----------|---------------------------------------|---------|---------|---------|
|    xor   |            xor_ln216_fu_311           |    0    |    0    |    6    |
|----------|---------------------------------------|---------|---------|---------|
|          |           rows_1_read_fu_78           |    0    |    0    |    0    |
|   read   |    cols_bound_per_npc_1_read_fu_84    |    0    |    0    |    0    |
|          |     last_blk_width_read_read_fu_90    |    0    |    0    |    0    |
|          | streamFlowout_mat_437_read_read_fu_96 |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |            grp_write_fu_102           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |           zext_ln1231_fu_166          |    0    |    0    |    0    |
|          |          zext_ln1231_1_fu_169         |    0    |    0    |    0    |
|          |           zext_ln1246_fu_189          |    0    |    0    |    0    |
|   zext   |           zext_ln1239_fu_206          |    0    |    0    |    0    |
|          |           zext_ln1253_fu_223          |    0    |    0    |    0    |
|          |           zext_ln550_fu_227           |    0    |    0    |    0    |
|          |           zext_ln785_fu_231           |    0    |    0    |    0    |
|          |          zext_ln785_1_fu_287          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln791_fu_265          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
| bitselect|           p_Result_s_fu_269           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   sext   |           sext_ln455_fu_277           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    4    |    0    |   748   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln1241_reg_393     |   64   |
|      add_ln216_reg_407     |    6   |
|cols_bound_per_npc_1_reg_367|   32   |
|  conv_i9_i_i4_pn_i_reg_143 |    6   |
|        empty_reg_131       |    6   |
|     icmp_ln1241_reg_389    |    1   |
|     icmp_ln882_reg_403     |    1   |
|   indvar_flatten_reg_109   |   64   |
|         j_1_reg_412        |   31   |
|          j_reg_120         |   31   |
| last_blk_width_read_reg_374|    6   |
|     mul_ln1231_reg_384     |   64   |
|      or_ln1353_reg_398     |   32   |
|        p_04_reg_354        |   32   |
|       rows_1_reg_362       |   32   |
|        sub_i_reg_379       |   32   |
+----------------------------+--------+
|            Total           |   440  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_102 |  p2  |   2  |  32  |   64   ||    9    |
|   empty_reg_131  |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   76   ||  1.312  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   748  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   440  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   440  |   766  |
+-----------+--------+--------+--------+--------+
