{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-554,-570",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD -left
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace inst source_50mhz -pg 1 -lvl 1 -x 140 -y 60 -defaultsOSRD -pinDir clk_in left -pinY clk_in 0L -pinDir resetn_in left -pinY resetn_in 20L -pinDir sys_clk right -pinY sys_clk 0R -pinBusDir sys_resetn right -pinBusY sys_resetn 20R
preplace inst uart_axi_bridge -pg 1 -lvl 2 -x 400 -y 130 -defaultsOSRD -pinDir UART left -pinY UART 0L -pinDir M_AXI right -pinY M_AXI 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst system_interconnect -pg 1 -lvl 3 -x 680 -y 130 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst axil_slave -pg 1 -lvl 4 -x 960 -y 130 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir start_write right -pinY start_write 0R -pinDir start_read right -pinY start_read 20R
preplace inst sim_bram_0 -pg 1 -lvl 7 -x 1830 -y 390 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst sim_bram_1 -pg 1 -lvl 7 -x 1830 -y 250 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst system_ila_0 -pg 1 -lvl 7 -x 1830 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 115 114} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir SLOT_1_AXI left -pinY SLOT_1_AXI 20L -pinDir SLOT_2_AXI left -pinY SLOT_2_AXI 40L -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 60L
preplace inst write_bw -pg 1 -lvl 5 -x 1250 -y 130 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 38 39 36 37 40 41} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 60L -pinDir start_write left -pinY start_write 0L -pinDir start_read left -pinY start_read 20L -pinBusDir write_time right -pinBusY write_time 20R -pinBusDir read_time right -pinBusY read_time 40R
preplace inst axi4_splitter -pg 1 -lvl 6 -x 1540 -y 130 -defaultsOSRD -pinDir M0_AXI right -pinY M0_AXI 0R -pinDir M1_AXI right -pinY M1_AXI 20R -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 80L
preplace netloc axil_slave_start_read 1 4 1 N 150
preplace netloc axil_slave_start_write 1 4 1 N 130
preplace netloc clk_in1_0_1 1 0 1 NJ 60
preplace netloc ext_reset_in_0_1 1 0 1 NJ 80
preplace netloc source_100mhz_sys_clk 1 1 6 280 220 540 230 820 230 1100 250 1420 270 1720
preplace netloc source_100mhz_sys_resetn 1 1 6 260 240 520 250 840 250 1080 270 1400 290 1660
preplace netloc axi_uartlite_UART 1 0 2 NJ 130 NJ
preplace netloc system_interconnect_M00_AXI 1 3 1 N 130
preplace netloc uart_axi_bridge_M_AXI 1 2 1 N 130
preplace netloc write_bw_M_AXI 1 5 2 1420 70 NJ
preplace netloc axi4_splitter_0_M0_AXI 1 6 1 1680 90n
preplace netloc axi4_splitter_0_M1_AXI 1 6 1 1700 110n
levelinfo -pg 1 0 140 400 680 960 1250 1540 1830 1930
pagesize -pg 1 -db -bbox -sgen -150 0 1930 490
",
   "No Loops_ScaleFactor":"0.723456",
   "No Loops_TopLeft":"-141,-232",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x -10 -y -200 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y -200 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 N -200
levelinfo -pg 1 -10 120 240
pagesize -pg 1 -db -bbox -sgen -150 -270 240 140
"
}
{
   "da_axi4_cnt":"1"
}
