// Seed: 3094143612
module module_0 (
    output wor id_0,
    input tri1 id_1,
    output supply1 id_2,
    input tri id_3,
    output wand id_4,
    output wire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input wire id_8,
    input wor id_9,
    input wire id_10
);
  supply0 id_12 = id_9;
  wire id_13;
  wire id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  assign module_1.type_5 = 0;
  initial assume (id_14);
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    output wire id_3,
    input wand id_4,
    input tri0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    inout tri0 id_8,
    output tri1 id_9,
    output supply1 id_10,
    input tri0 id_11,
    output wand id_12,
    input wor id_13
    , id_19,
    input tri0 id_14,
    input wire id_15,
    input supply0 id_16,
    output tri1 id_17
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_6,
      id_5,
      id_0,
      id_3,
      id_4,
      id_14,
      id_2,
      id_2,
      id_14
  );
  assign id_9 = id_1;
  nor primCall (id_9, id_19, id_8, id_4, id_2, id_16, id_13, id_11, id_15, id_5, id_1);
endmodule
