## RISC-V Processor

This repository contains the implementation of a RISC-V processor in Verilog. The project aims to build an efficient and functional Central Processing Unit using the open-source RISC-V instruction set architecture.
Actually, I used the design presented in the RISCV_Single_Cycle_Microarchitecture.pdf file.

## Block diagram of ALU

![ALU](https://github.com/AmirhosseinChami/RISC-V-cpu/assets/109967486/7cb1ee56-ea8d-431e-840b-0e743e9fea71)

## Block diagram of Control Unit

![control unit](https://github.com/AmirhosseinChami/RISC-V-cpu/assets/109967486/da3ba2be-a6a4-463a-82b5-7b48d7513563)

## Block diagram of microarchitecture

![microarchitecture](https://github.com/AmirhosseinChami/RISC-V-cpu/assets/109967486/64c40b2b-9009-4163-89d4-5a429a6729c7)

## Contributing

If you have any improvements or suggestions for the RISC-V processor feel free to fork the repository and create a pull request. Any contributions are welcome!

## License

This project is licensed under the MIT License - see the LICENSE.md file for details.
