[{"DBLP title": "Using GPUs to Accelerate CAD Algorithms.", "DBLP authors": ["John F. Croix", "Sunil P. Khatri", "Kanupriya Gulati"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2250053", "OA papers": [{"PaperId": "https://openalex.org/W2037258889", "PaperTitle": "Using GPUs to Accelerate CAD Algorithms", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Cadence Design Systems (United States)": 1.0, "Intel (India)": 1.0, "Texas A&M University": 1.0}, "Authors": ["John F. Croix", "Sunil P. Khatri", "Kavita Gulati"]}]}, {"DBLP title": "To Thread or Not to Thread.", "DBLP authors": ["Steven Hirsch", "Ulrich Finkler"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2226012", "OA papers": [{"PaperId": "https://openalex.org/W2062823214", "PaperTitle": "To Thread or Not to Thread", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM (United States)": 2.0}, "Authors": ["Sandra Hirsch", "Ulrich Finkler"]}]}, {"DBLP title": "Exploiting Parallelism by Data Dependency Elimination: A Case Study of Circuit Simulation Algorithms.", "DBLP authors": ["Wei Wu", "Fang Gong", "Rahul Krishnan", "Lei He", "Hao Yu"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2226201", "OA papers": [{"PaperId": "https://openalex.org/W2128760815", "PaperTitle": "Exploiting Parallelism by Data Dependency Elimination: A Case Study of Circuit Simulation Algorithms", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of California, Los Angeles": 4.0, "Nanyang Technological University": 1.0}, "Authors": ["Wei Wu", "Fang Gong", "R. Krishnan", "Lei He", "Hao Yu"]}]}, {"DBLP title": "Multicore Algorithms for Transient-Noise Simulation.", "DBLP authors": ["Scott W. Wedge", "Robert Daniels", "Harald von Sosen"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2226423", "OA papers": [{"PaperId": "https://openalex.org/W1993907445", "PaperTitle": "Multicore Algorithms for Transient-Noise Simulation", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Synopsys (Switzerland)": 3.0}, "Authors": ["S.W. Wedge", "Rod S. Daniels", "Harald Von Sosen"]}]}, {"DBLP title": "Advances in Parallel Discrete Event Simulation for Electronic System-Level Design.", "DBLP authors": ["Weiwei Chen", "Xu Han", "Che-Wei Chang", "Rainer D\u00f6mer"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2226015", "OA papers": [{"PaperId": "https://openalex.org/W1966946013", "PaperTitle": "Advances in Parallel Discrete Event Simulation for Electronic System-Level Design", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Irvine": 4.0}, "Authors": ["Weiwei Chen", "Xu Han", "Che-Wei Chang", "Rainer D\u00f6mer"]}]}, {"DBLP title": "Dispelling the Myths of Parallel Computing.", "DBLP authors": ["Patrick H. Madden"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2230391", "OA papers": [{"PaperId": "https://openalex.org/W2052619442", "PaperTitle": "Dispelling the Myths of Parallel Computing", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Binghamton University": 1.0}, "Authors": ["Patrick H. Madden"]}]}, {"DBLP title": "On Deploying Scan Chains for Data Storage in Test Compression Environment.", "DBLP authors": ["Dariusz Czysz", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2184072", "OA papers": [{"PaperId": "https://openalex.org/W1987257369", "PaperTitle": "On Deploying Scan Chains for Data Storage in Test Compression Environment", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Mentor Technologies": 3.0, "Mentor Graphics Polska, Poznan, Poland": 1.0, "Pozna\u0144 University of Technology": 1.0}, "Authors": ["Dariusz Czysz", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"]}]}, {"DBLP title": "Practical, Lightweight Secure Inclusion of Third-Party Intellectual Property.", "DBLP authors": ["Adam Waksman", "Simha Sethumadhavan", "Julianna Eum"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2013.2247458", "OA papers": [{"PaperId": "https://openalex.org/W2167621131", "PaperTitle": "Practical, Lightweight Secure Inclusion of Third-Party Intellectual Property", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Columbia University": 2.0, "American Military Academy": 0.5, "United States Military Academy": 0.5}, "Authors": ["A Waksman", "Simha Sethumadhavan", "Julianna Eum"]}]}, {"DBLP title": "HELP: A Hardware-Embedded Delay PUF.", "DBLP authors": ["Jim Aarestad", "Philip Ortiz", "Dhruva Acharyya", "Jim Plusquellic"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2013.2247459", "OA papers": [{"PaperId": "https://openalex.org/W2034189882", "PaperTitle": "HELP: A Hardware-Embedded Delay PUF", "Year": 2013, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of New Mexico": 3.0, "Advantest (Singapore)": 1.0}, "Authors": ["Jim Aarestad", "Pilar Ortiz", "Dhruva Acharyya", "Jim Plusquellic"]}]}, {"DBLP title": "A Clock Sweeping Technique for Detecting Hardware Trojans Impacting Circuits Delay.", "DBLP authors": ["Kan Xiao", "Xuehui Zhang", "Mohammad Tehranipoor"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2249555", "OA papers": [{"PaperId": "https://openalex.org/W2061007021", "PaperTitle": "A Clock Sweeping Technique for Detecting Hardware Trojans Impacting Circuits Delay", "Year": 2013, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {"University of Connecticut": 3.0}, "Authors": ["Kan Xiao", "Xuehui Zhang", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Securing Processors Against Insider Attacks: A Circuit-Microarchitecture Co-Design Approach.", "DBLP authors": ["Jeyavijayan Rajendran", "Arun K. Kanuparthi", "Mohamed Zahran", "Sateesh Addepalli", "Gaston Ormazabal", "Ramesh Karri"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2249554", "OA papers": [{"PaperId": "https://openalex.org/W2065476662", "PaperTitle": "Securing Processors Against Insider Attacks: A Circuit-Microarchitecture Co-Design Approach", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"SUNY Polytechnic Institute": 1.5, "New York University": 2.5, "Cisco Systems (China)": 1.0, "Columbia University": 1.0}, "Authors": ["Jeyavijayan Rajendran", "Arun K. Kanuparthi", "Mohamed Zahran", "Sateesh Addepalli", "Gaston Ormazabal", "Ramesh Karri"]}]}, {"DBLP title": "Hardware Trojan Insertion by Direct Modification of FPGA Configuration Bitstream.", "DBLP authors": ["Rajat Subhra Chakraborty", "Indrasish Saha", "Ayan Palchaudhuri", "Gowtham Kumar Naik"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2013.2247460", "OA papers": [{"PaperId": "https://openalex.org/W2107937248", "PaperTitle": "Hardware Trojan Insertion by Direct Modification of FPGA Configuration Bitstream", "Year": 2013, "CitationCount": 107, "EstimatedCitation": 107, "Affiliations": {"Indian Institute of Technology Kharagpur": 4.0}, "Authors": ["R. Chakraborty", "Indranil Saha", "Ayan Palchaudhuri", "G. K. Naik"]}]}, {"DBLP title": "Eliminating Timing Information Flows in a Mix-Trusted System-on-Chip.", "DBLP authors": ["Jason Oberg", "Timothy Sherwood", "Ryan Kastner"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2013.2247457", "OA papers": [{"PaperId": "https://openalex.org/W2130371018", "PaperTitle": "Eliminating Timing Information Flows in a Mix-Trusted System-on-Chip", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, San Diego": 2.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Johnny \u00d6berg", "Timothy Sherwood", "Ryan Kastner"]}]}, {"DBLP title": "Creating Structural Patterns for At-Speed Testing: A Case Study.", "DBLP authors": ["Teresa L. McLaurin"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2200029", "OA papers": [{"PaperId": "https://openalex.org/W2025157816", "PaperTitle": "Creating Structural Patterns for At-Speed Testing: A Case Study", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"American Rock Mechanics Association": 1.0}, "Authors": ["Teresa McLaurin"]}]}, {"DBLP title": "Fast-Yet-Accurate Statistical Soft-Error-Rate Analysis Considering Full-Spectrum Charge Collection.", "DBLP authors": ["Hsuan-Ming Huang", "Charles H.-P. Wen"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2194471", "OA papers": [{"PaperId": "https://openalex.org/W2006751628", "PaperTitle": "Fast-Yet-Accurate Statistical Soft-Error-Rate Analysis Considering Full-Spectrum Charge Collection", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Department of electrical engineering, National Chiao-Tung University, Hsinchu, Taiwan": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Hsuan-Ming Huang", "Cuie Wen"]}]}, {"DBLP title": "Diverse Double Modular Redundancy: A New Direction for Soft-Error Detection and Correction.", "DBLP authors": ["Pedro Reviriego", "Chris J. Bleakley", "Juan Antonio Maestro"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2232964", "OA papers": [{"PaperId": "https://openalex.org/W2063207167", "PaperTitle": "Diverse Double Modular Redundancy: A New Direction for Soft-Error Detection and Correction", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Nebrija University": 2.0, "Queen's University Belfast": 1.0}, "Authors": ["Pedro Reviriego", "Chris M Bleakley", "Juan Antonio Maestro"]}]}, {"DBLP title": "Protection Against Hardware Trojan Attacks: Towards a Comprehensive Solution.", "DBLP authors": ["Swarup Bhunia", "Miron Abramovici", "Dakshi Agrawal", "Paul Bradley", "Michael S. Hsiao", "Jim Plusquellic", "Mohammad Tehranipoor"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2196252", "OA papers": [{"PaperId": "https://openalex.org/W2101528158", "PaperTitle": "Protection Against Hardware Trojan Attacks: Towards a Comprehensive Solution", "Year": 2013, "CitationCount": 97, "EstimatedCitation": 97, "Affiliations": {"Case Western Reserve University": 1.0, "Oldham Council": 1.0, "IBM (United States)": 1.0, "Tiger's Lair": 1.0, "Virginia Tech": 1.0, "University of New Mexico": 1.0, "University of Connecticut": 1.0}, "Authors": ["Swarup Bhunia", "Miron Abramovici", "Dakshi Agrawal", "Paul M. Bradley", "Michael Hsiao", "Jim Plusquellic", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Exploiting Multiple Mahalanobis Distance Metrics to Screen Outliers From Analog Product Manufacturing Test Responses.", "DBLP authors": ["Shaji Krishnan", "Hans G. Kerkhoff"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2206552", "OA papers": [{"PaperId": "https://openalex.org/W2159449186", "PaperTitle": "Exploiting Multiple Mahalanobis Distance Metrics to Screen Outliers From Analog Product Manufacturing Test Responses", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Anal. Res. Dept., TNO, Zeist, Netherlands": 1.0, "University of Twente": 1.0}, "Authors": ["Shaji Krishnan", "Hans G. Kerkhoff"]}]}, {"DBLP title": "Expedited-compact architecture for average scan power reduction.", "DBLP authors": ["Samah Mohamed Saeed", "Ozgur Sinanoglu"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2213793", "OA papers": [{"PaperId": "https://openalex.org/W1964344721", "PaperTitle": "Expedited-compact architecture for average scan power reduction", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"SUNY Polytechnic Institute": 0.5, "New York University": 1.5}, "Authors": ["Samah Mohamed Saeed", "Ozgur Sinanoglu"]}]}, {"DBLP title": "An Optical BILBO for Online Testing of Embedded Systems.", "DBLP authors": ["Abdelhakim Latoui", "Farid Djahli"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2204398", "OA papers": [{"PaperId": "https://openalex.org/W2083629810", "PaperTitle": "An Optical BILBO for Online Testing of Embedded Systems", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University Ferhat Abbas of Setif": 2.0}, "Authors": ["Abdelhakim Latoui", "Farid Djahli"]}]}, {"DBLP title": "Automatic Calibration of Streaming Applications for Software Mapping Exploration.", "DBLP authors": ["Weihua Sheng", "Stefan Sch\u00fcrmans", "Maximilian Odendahl", "Rainer Leupers", "Gerd Ascheid"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2204852", "OA papers": [{"PaperId": "https://openalex.org/W2060756964", "PaperTitle": "Automatic Calibration of Streaming Applications for Software Mapping Exploration", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"RWTH Aachen University": 5.0}, "Authors": ["Weihua Sheng", "Stefan Sch\u00fcrmans", "Maximilian Odendahl", "Rainer Leupers", "Gerd Ascheid"]}]}, {"DBLP title": "XML-Based Hierarchical Description of 3D Systems and SIP.", "DBLP authors": ["Susann Wolf", "Andy Heinig", "Uwe Kn\u00f6chel"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2215302", "OA papers": [{"PaperId": "https://openalex.org/W1984464298", "PaperTitle": "XML-Based Hierarchical Description of 3D Systems and SIP", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Design Autom. Div. (IIS/EAS), Fraunhofer Inst. for Integrated Circuits, Dresden, Germany": 3.0}, "Authors": ["Susann Wolf", "Andy Heinig", "Uwe Knochel"]}]}, {"DBLP title": "A Designer's Guide to Subresolution Lithography: Enabling the Impossible to Get to the 14-nm Node [Tutorial].", "DBLP authors": ["Lars Liebmann", "J. Andres Torres"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2255911", "OA papers": [{"PaperId": "https://openalex.org/W2037726504", "PaperTitle": "A Designer's Guide to Subresolution Lithography: Enabling the Impossible to Get to the 14-nm Node [Tutorial]", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"IBM (United States)": 1.0, "Mentor Technologies": 1.0}, "Authors": ["Lars W. Liebmann", "Joaquim Torres"]}]}, {"DBLP title": "Linking the Verification and Validation of Complex Integrated Circuits Through Shared Coverage Metrics.", "DBLP authors": ["Eddie Hung", "Bradley R. Quinton", "Steven J. E. Wilton"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2272693", "OA papers": [{"PaperId": "https://openalex.org/W2054635469", "PaperTitle": "Linking the Verification and Validation of Complex Integrated Circuits Through Shared Coverage Metrics", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of British Columbia": 2.0, "Tektronix (Canada)": 1.0}, "Authors": ["Eddie Hung", "Brad Quinton", "Steven J. E. Wilton"]}]}, {"DBLP title": "Evolution of Graphics Northbridge Test and Debug Architectures Across Four Generations of AMD ASICs.", "DBLP authors": ["Arie Margulis", "David Akselrod", "Eric Rentschler", "Mike Ricchetti"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2274651", "OA papers": [{"PaperId": "https://openalex.org/W1966558271", "PaperTitle": "Evolution of Graphics Northbridge Test and Debug Architectures Across Four Generations of AMD ASICs", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Advanced Micro Devices (Canada)": 4.0}, "Authors": ["Arie Margulis", "D. Akselrod", "Eric Rentschler", "Mike Ricchetti"]}]}, {"DBLP title": "Deriving Feature Fail Rate from Silicon Volume Diagnostics Data.", "DBLP authors": ["Shobhit Malik", "Thomas Herrmann", "Sriram Madhavan", "Rao Desineni", "Chris Schuermyer", "Geir Eide"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2273791", "OA papers": [{"PaperId": "https://openalex.org/W1963667829", "PaperTitle": "Deriving Feature Fail Rate from Silicon Volume Diagnostics Data", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"GlobalFoundries (United States)": 2.0, "GlobalFoundries (Germany)": 2.0, "Siemens (Hungary)": 1.0, "Mentor": 1.0}, "Authors": ["Shobhit Malik", "Thomas Herrmann", "Sriram Madhavan", "Rao Desineni", "C. Schuermyer", "Geir Egil Eide"]}]}, {"DBLP title": "Dynamic Specification Testing and Diagnosis of High-Precision Sigma-Delta ADCs.", "DBLP authors": ["Sehun Kook", "Aritra Banerjee", "Abhijit Chatterjee"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2217111", "OA papers": [{"PaperId": "https://openalex.org/W1982835363", "PaperTitle": "Dynamic Specification Testing and Diagnosis of High-Precision Sigma-Delta ADCs", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Georgia Institute of Technology": 1.0}, "Authors": ["Sehun Kook", "Aritra Banerjee", "Abhijit Chatterjee"]}]}, {"DBLP title": "A New Approach for Automatic Test Pattern Generation in Register Transfer Level Circuits.", "DBLP authors": ["Mohammad Mirzaei", "Mahmoud Tabandeh", "Bijan Alizadeh", "Zainalabedin Navabi"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2217471", "OA papers": [{"PaperId": "https://openalex.org/W2154969678", "PaperTitle": "A New Approach for Automatic Test Pattern Generation in Register Transfer Level Circuits", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Sharif University of Technology": 2.0, "University of Tehran": 2.0}, "Authors": ["Mohammad Mirzaei", "Mahmoud Tabandeh", "Bijan Alizadeh", "Zainalabedin Navabi"]}]}, {"DBLP title": "LCTI-SS: Low-Clock-Tree-Impact Scan Segmentation for Avoiding Shift Timing Failures in Scan Testing.", "DBLP authors": ["Yuta Yamato", "Kohei Miyase", "Seiji Kajihara", "Xiaoqing Wen", "Laung-Terng Wang", "Michael A. Kochte"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2221152", "OA papers": [{"PaperId": "https://openalex.org/W2059166956", "PaperTitle": "LCTI\u2013SS: Low-Clock-Tree-Impact Scan Segmentation for Avoiding Shift Timing Failures in Scan Testing", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Nara Institute of Science and Technology": 1.0, "Kyushu Institute of Technology": 3.0, "SynTest Technol. Inc., Sunnyvale, CA, USA": 1.0, "University of Stuttgart": 1.0}, "Authors": ["Yuta Yamato", "Kohei Miyase", "Seiji Kajihara", "Xiaoqing Wen", "Laung-Terng Wang", "Michael A. Kochte"]}]}, {"DBLP title": "Design Methods for Parallel Hardware Implementation of Multimedia Iterative Algorithms.", "DBLP authors": ["Vincenzo Rana", "Alessandro Antonio Nacci", "Ivan Beretta", "Marco D. Santambrogio", "David Atienza", "Donatella Sciuto"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2223191", "OA papers": [{"PaperId": "https://openalex.org/W2023047220", "PaperTitle": "Design Methods for Parallel Hardware Implementation of Multimedia Iterative Algorithms", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Politecnico di Milano": 4.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0}, "Authors": ["Vincenzo Rana", "Alessandro Antonio Nacci", "Ivan Beretta", "Marco D. Santambrogio", "David Atienza", "Donatella Sciuto"]}]}, {"DBLP title": "SAT-Based Analysis of Sensitizable Paths.", "DBLP authors": ["Matthias Sauer", "Alexander Czutro", "Tobias Schubert", "Stefan Hillebrecht", "Ilia Polian", "Bernd Becker"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2012.2230297", "OA papers": [{"PaperId": "https://openalex.org/W1991261530", "PaperTitle": "SAT-Based Analysis of Sensitizable Paths", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Freiburg": 5.0, "University of Passau": 1.0}, "Authors": ["Matthias Sauer", "Alexander Czutro", "Tobias Schubert", "Stefan Hillebrecht", "Ilia Polian", "Bernd Becker"]}]}, {"DBLP title": "FPGA-Based Embedded Tester with a P1687 Command, Control, and Observe-System.", "DBLP authors": ["Alfred L. Crouch", "John C. Potter", "Ajay Khoche", "Jennifer Dworak"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2278531", "OA papers": [{"PaperId": "https://openalex.org/W2043758669", "PaperTitle": "FPGA-Based Embedded Tester with a P1687 Command, Control, and Observe-System", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ASSET InterTech, Austin, TX, USA": 1.0, "ASSET InterTech, Austin": 1.0, "Khoche Consulting Services , San Jose": 1.0, "Dept. of CSE, SMU, Dallas": 1.0}, "Authors": ["Alfred L. Crouch", "John D. Potter", "Ajay Khoche", "Jennifer Dworak"]}]}, {"DBLP title": "Executing IJTAG: Are Vectors Enough?", "DBLP authors": ["Michele Portolan", "Bradford G. Van Treuren", "Suresh Goyal"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2278541", "OA papers": [{"PaperId": "https://openalex.org/W2047260165", "PaperTitle": "Executing IJTAG: Are Vectors Enough?", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Bell Labs, Alcatel-Lucent, Villarceaux, France#TAB#": 1.0, "Bell Laboratories, Alcatel-Lucent, Murray Hill, NJ, USA#TAB#": 1.0, "Bell Labs., Alcatel-Lucent, Murray, NJ, USA": 1.0}, "Authors": ["Michele Portolan", "B.G. Van Treuren", "Suresh Kumar Goyal"]}]}, {"DBLP title": "Effective Scalable IEEE 1687 Instrumentation Network for Fault Management.", "DBLP authors": ["Artur Jutman", "Sergei Devadze", "Konstantin Shibin"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2278535", "OA papers": [{"PaperId": "https://openalex.org/W1984145458", "PaperTitle": "Effective Scalable IEEE 1687 Instrumentation Network for Fault Management", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Testonica Lab., Tallinn, Estonia": 2.0, "Tallinn University of Technology": 1.0}, "Authors": ["Artur Jutman", "Sergei Devadze", "Konstantin Shibin"]}]}, {"DBLP title": "Thinking About Adopting IEEE P1687?", "DBLP authors": ["Martin Keim"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2278542", "OA papers": [{"PaperId": "https://openalex.org/W2010350575", "PaperTitle": "Thinking About Adopting IEEE P1687?", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Mentor Technologies": 1.0}, "Authors": ["Martin Keim"]}]}, {"DBLP title": "Identifying Systematic Failures on Semiconductor Wafers Using ADCAS.", "DBLP authors": ["Melanie Po-Leen Ooi", "Hong Kuan Sok", "Ye Chow Kuang", "Huiyuan Cheng", "Eric Kwang Joo Sim", "Serge N. Demidenko", "Chris W. K. Chan"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2253151", "OA papers": [{"PaperId": "https://openalex.org/W2151059282", "PaperTitle": "Identifying Systematic Failures on Semiconductor Wafers Using ADCAS", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Monash University": 3.0, "QUALCOMM TECHNOLOGIES": 1.0, "Flex (United States)": 1.0, "RMIT Vietnam": 1.0, "Freescale semiconductor": 1.0}, "Authors": ["Melanie Po-Leen Ooi", "Sok Hong Kuan", "Ye Chow Kuang", "Huiyuan Cheng", "Eric Kwang Joo Sim", "Serge Demidenko", "Chris Yin Wei Chan"]}]}, {"DBLP title": "Off-Chip Memory Encryption and Integrity Protection Based on AES-GCM in Embedded Systems.", "DBLP authors": ["Zhenglin Liu", "Qingchun Zhu", "Dongfang Li", "Xuecheng Zou"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2255912", "OA papers": [{"PaperId": "https://openalex.org/W2026089199", "PaperTitle": "Off-Chip Memory Encryption and Integrity Protection Based on AES-GCM in Embedded Systems", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Huazhong University of Science and Technology": 4.0}, "Authors": ["Zhenglin Liu", "Qingchun Zhu", "Dongfang Li", "Xuecheng Zou"]}]}, {"DBLP title": "A Fault Analysis Perspective for Testing of Secured SoC Cores.", "DBLP authors": ["Sk Subidh Ali", "Bodhisatwa Mazumdar", "Debdeep Mukhopadhyay"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2252951", "OA papers": [{"PaperId": "https://openalex.org/W2015166460", "PaperTitle": "A Fault Analysis Perspective for Testing of Secured SoC Cores", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"New York University - Abu Dhabi Campus, Abu Dhabi, Abu Dhabi, AE": 1.0, "Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Sk. Musharaf Ali", "Bodhisatwa Mazumdar", "Debdeep Mukhopadhyay"]}]}, {"DBLP title": "A Sensor-Assisted Self-Authentication Framework for Hardware Trojan Detection.", "DBLP authors": ["Azadeh Davoodi", "Min Li", "Mohammad Tehranipoor"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2255913", "OA papers": [{"PaperId": "https://openalex.org/W1967104769", "PaperTitle": "A Sensor-Assisted Self-Authentication Framework for Hardware Trojan Detection", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "University of Connecticut": 1.0}, "Authors": ["Azadeh Davoodi", "Shelley D. Minteer", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Adaptive and Resilient Circuits for Dynamic Variation Tolerance.", "DBLP authors": ["Keith A. Bowman", "Carlos Tokunaga", "James W. Tschanz", "Tanay Karnik", "Vivek K. De"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2267958", "OA papers": [{"PaperId": "https://openalex.org/W1987474522", "PaperTitle": "Adaptive and Resilient Circuits for Dynamic Variation Tolerance", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["Keith J. Bowman", "Carlos Tokunaga", "James W. Tschanz", "Tanay Karnik", "Vivek De"]}]}, {"DBLP title": "Statistical Variability and Reliability and the Impact on Corresponding 6T-SRAM Cell Design for a 14-nm Node SOI FinFET Technology.", "DBLP authors": ["Xingsheng Wang", "Binjie Cheng", "Jente B. Kuang", "Andrew R. Brown", "Campbell Millar", "Asen Asenov"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2266395", "OA papers": [{"PaperId": "https://openalex.org/W2068361971", "PaperTitle": "Statistical Variability and Reliability and the Impact on Corresponding 6T-SRAM Cell Design for a 14-nm Node SOI FinFET Technology", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Glasgow": 3.0, "IBM Research - Austin": 1.0, "Gold Standard Simulations (United Kingdom)": 2.0}, "Authors": ["Xizhang Wang", "Binjie Cheng", "Jente B. Kuang", "Andrew J. Brown", "Campbell Millar", "Asen Asenov"]}]}, {"DBLP title": "Device-Circuit Co-Optimization for Robust Design of FinFET-Based SRAMs.", "DBLP authors": ["Sumeet Kumar Gupta", "Kaushik Roy"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2266394", "OA papers": [{"PaperId": "https://openalex.org/W2160288697", "PaperTitle": "Device-Circuit Co-Optimization for Robust Design of FinFET-Based SRAMs", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Purdue University System": 2.0}, "Authors": ["Sumeet Gupta", "Kaushik Roy"]}]}, {"DBLP title": "Assessment of Circuit Optimization Techniques Under NBTI.", "DBLP authors": ["Xiaoming Chen", "Yu Wang", "Huazhong Yang", "Yuan Xie", "Yu Cao"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2266651", "OA papers": [{"PaperId": "https://openalex.org/W1984833777", "PaperTitle": "Assessment of Circuit Optimization Techniques Under NBTI", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Tsinghua University": 3.0, "Arizona State University": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Xiao-Ming Chen", "Yu Wang", "Huazhong Yang", "Yuan Xie", "Yu Cao"]}]}, {"DBLP title": "Variation and Reliability in FPGAs.", "DBLP authors": ["Edward A. Stott", "Zhenyu Guan", "Joshua M. Levine", "Justin S. J. Wong", "Peter Y. K. Cheung"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2266652", "OA papers": [{"PaperId": "https://openalex.org/W2080178269", "PaperTitle": "Variation and Reliability in FPGAs", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Imperial College London": 5.0}, "Authors": ["Edward Stott", "Zhenyu Guan", "Joshua M. Levine", "Justin J.-L. Wong", "Peter Y. K. Cheung"]}]}, {"DBLP title": "Debug Automation for Logic Circuits Under Timing Variations.", "DBLP authors": ["Mehdi Dehbashi", "G\u00f6rschwin Fey"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2266393", "OA papers": [{"PaperId": "https://openalex.org/W2061805924", "PaperTitle": "Debug Automation for Logic Circuits Under Timing Variations", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Bremen": 2.0}, "Authors": ["Mehdi Dehbashi", "G\u00f6rschwin Fey"]}]}, {"DBLP title": "Reliability Analysis of Small-Delay Defects Due to Via Narrowing in Signal Paths.", "DBLP authors": ["Hector Villacorta", "Charles F. Hawkins", "V\u00edctor H. Champac", "Jaume Segura", "Roberto G\u00f3mez"], "year": 2013, "doi": "https://doi.org/10.1109/MDT.2013.2238578", "OA papers": [{"PaperId": "https://openalex.org/W2023399553", "PaperTitle": "Reliability Analysis of Small-Delay Defects Due to Via Narrowing in Signal Paths", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Institute of Astrophysics, Optics and Electronics": 2.0, "University of Florida": 1.0, "University of the Balearic Islands": 1.0, "Universidad de Sonora": 1.0}, "Authors": ["Hector Villacorta", "Chuck Hawkins", "Victor Champac", "Jaume Segura", "Roberto Gomez"]}]}, {"DBLP title": "Reduced-Code Linearity Testing of Pipeline ADCs.", "DBLP authors": ["Asma Laraba", "Haralampos-G. D. Stratigopoulos", "Salvador Mir", "Herv\u00e9 Naudet", "Gerard Bret"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2267957", "OA papers": [{"PaperId": "https://openalex.org/W2003534122", "PaperTitle": "Reduced-Code Linearity Testing of Pipeline ADCs", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Asma Laraba", "Haralampos-G. Stratigopoulos", "Salvador Mir", "Herve Naudet", "Gerard Bret"]}]}, {"DBLP title": "Single-Event Coupling Soft Errors in Nanoscale CMOS Circuits.", "DBLP authors": ["Selahattin Sayil", "Sumanth R. Yeddula", "Juyu Wang"], "year": 2013, "doi": "https://doi.org/10.1109/MDAT.2013.2261432", "OA papers": [{"PaperId": "https://openalex.org/W2079441611", "PaperTitle": "Single-Event Coupling Soft Errors in Nanoscale CMOS Circuits", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Lamar University": 3.0}, "Authors": ["Selahattin Sayil", "Sumanth Reddy Yeddula", "Juyu Wang"]}]}]