# ERROR: No extended dataflow license exists
# do micro_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/duarte/repomipsogait/src/output_files/ControlUnit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:40 on May 22,2020
# vcom -reportprogress 300 -93 -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 21:26:40 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/duarte/repomipsogait/src/datapath_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:40 on May 22,2020
# vcom -reportprogress 300 -93 -work work /home/duarte/repomipsogait/src/datapath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath_tb
# -- Compiling architecture testbench of datapath_tb
# ** Error: (vcom-11) Could not find work.datapath.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath_tb.vhd(160): (vcom-1195) Cannot find expanded name "work.datapath".
# ** Error: /home/duarte/repomipsogait/src/datapath_tb.vhd(160): Unknown expanded name.
# ** Error: /home/duarte/repomipsogait/src/datapath_tb.vhd(175): VHDL Compiler exiting
# End time: 21:26:40 on May 22,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /opt/altera/19.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./micro_run_msim_rtl_vhdl.do line 10
# /opt/altera/19.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/duarte/repomipsogait/src/datapath_tb.vhd}"
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/alu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:17 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture Behavioral of alu
# End time: 21:27:17 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/ctr_unit_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:18 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/ctr_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ctr_unit_tb
# -- Compiling architecture Stimulus of ctr_unit_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ControlUnit
# End time: 21:27:18 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:19 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture struct of datapath
# ** Error: (vcom-11) Could not find work.pc.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(64): (vcom-1195) Cannot find expanded name "work.pc".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(64): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.imemory.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(73): (vcom-1195) Cannot find expanded name "work.IMemory".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(73): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.signal_extender.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(80): (vcom-1195) Cannot find expanded name "work.signal_extender".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(80): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(87): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(87): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.registers.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(97): (vcom-1195) Cannot find expanded name "work.registers".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(97): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(113): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(113): Unknown expanded name.
# -- Loading entity alu
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(134): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(134): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.dmemory.
# ** Error (suppressible): /home/duarte/repomipsogait/src/datapath.vhd(146): (vcom-1195) Cannot find expanded name "work.DMemory".
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(146): Unknown expanded name.
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(156): VHDL Compiler exiting
# End time: 21:27:19 on May 22,2020, Elapsed time: 0:00:00
# Errors: 25, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:19 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath_tb
# -- Compiling architecture testbench of datapath_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# ** Error: /home/duarte/repomipsogait/src/datapath_tb.vhd(165): (vcom-1136) Unknown identifier "rst".
# ** Error: /home/duarte/repomipsogait/src/datapath_tb.vhd(175): VHDL Compiler exiting
# End time: 21:27:19 on May 22,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/DMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:20 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/DMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMemory
# -- Compiling architecture Behavioral of DMemory
# End time: 21:27:20 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/DMemory_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:20 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/DMemory_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMemory_tb
# -- Compiling architecture testbench of DMemory_tb
# -- Loading entity DMemory
# End time: 21:27:20 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/signal_extender.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:21 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/signal_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity signal_extender
# -- Compiling architecture Behavioral of signal_extender
# End time: 21:27:21 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/registers_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:21 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/registers_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers_tb
# -- Compiling architecture TB of registers_tb
# ** Error: (vcom-11) Could not find work.registers.
# ** Error (suppressible): /home/duarte/repomipsogait/src/registers_tb.vhd(22): (vcom-1195) Cannot find expanded name "work.registers".
# ** Error: /home/duarte/repomipsogait/src/registers_tb.vhd(22): Unknown expanded name.
# ** Error (suppressible): /home/duarte/repomipsogait/src/registers_tb.vhd(49): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error (suppressible): /home/duarte/repomipsogait/src/registers_tb.vhd(50): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error (suppressible): /home/duarte/repomipsogait/src/registers_tb.vhd(54): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error (suppressible): /home/duarte/repomipsogait/src/registers_tb.vhd(55): (vcom-1272) Length of expected is 5; length of actual is 32.
# ** Error (suppressible): /home/duarte/repomipsogait/src/registers_tb.vhd(59): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error (suppressible): /home/duarte/repomipsogait/src/registers_tb.vhd(60): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error: /home/duarte/repomipsogait/src/registers_tb.vhd(64): VHDL Compiler exiting
# End time: 21:27:21 on May 22,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/registers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:22 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture Behavioral of registers
# End time: 21:27:22 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/pc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:22 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pc
# -- Compiling architecture Behavioral of pc
# End time: 21:27:22 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:23 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux
# -- Compiling architecture Behavioral of mux
# End time: 21:27:23 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:23 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 21:27:23 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/IMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:24 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture Behavioral of IMemory
# End time: 21:27:24 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:26 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 21:27:26 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:33 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture struct of datapath
# -- Loading entity pc
# -- Loading entity IMemory
# -- Loading entity signal_extender
# -- Loading entity mux
# -- Loading entity registers
# -- Loading entity alu
# -- Loading entity DMemory
# End time: 21:27:33 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:38 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 21:27:38 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:41 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 21:27:41 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.interconnect_tb
# vsim work.interconnect_tb 
# Start time: 21:27:44 on May 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.interconnect_tb(testbench)
# Loading work.datapath(struct)
# Loading work.pc(behavioral)
# Loading work.imemory(behavioral)
# Loading work.signal_extender(behavioral)
# Loading work.mux(behavioral)
# Loading work.registers(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.controlunit(behavioral)
add wave -position end sim:/interconnect_tb/ControlUnit_1/*
add wave -position end sim:/interconnect_tb/DUT/*
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/DUT/alu
# Break key hit
# Break in Architecture Behavioral at /home/duarte/repomipsogait/src/pc.vhd line 28
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:33 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 21:30:33 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.interconnect_tb
# End time: 21:30:39 on May 22,2020, Elapsed time: 0:02:55
# Errors: 0, Warnings: 4, Suppressed Warnings: 10
# vsim work.interconnect_tb 
# Start time: 21:30:39 on May 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.interconnect_tb(testbench)
# Loading work.datapath(struct)
# Loading work.pc(behavioral)
# Loading work.imemory(behavioral)
# Loading work.signal_extender(behavioral)
# Loading work.mux(behavioral)
# Loading work.registers(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.controlunit(behavioral)
# WARNING: No extended dataflow license exists
add wave -position end sim:/interconnect_tb/DUT/*
add wave -position end sim:/interconnect_tb/ControlUnit_1/*
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/DUT/alu
# Break key hit
# Break key hit
restart
add wave -position end  sim:/interconnect_tb/DUT/registers/s_ram
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/DUT/alu
vcom -work work /home/duarte/repomipsogait/src/IMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:32 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture Behavioral of IMemory
# End time: 22:01:32 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:40 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 22:01:40 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:44 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture struct of datapath
# -- Loading entity pc
# -- Loading entity IMemory
# -- Loading entity signal_extender
# -- Loading entity mux
# -- Loading entity registers
# -- Loading entity alu
# -- Loading entity DMemory
# End time: 22:01:44 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:46 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 22:01:46 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.interconnect_tb
# End time: 22:01:55 on May 22,2020, Elapsed time: 0:31:16
# Errors: 0, Warnings: 9, Suppressed Warnings: 20
# vsim work.interconnect_tb 
# Start time: 22:01:55 on May 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.interconnect_tb(testbench)
# Loading work.datapath(struct)
# Loading work.pc(behavioral)
# Loading work.imemory(behavioral)
# Loading work.signal_extender(behavioral)
# Loading work.mux(behavioral)
# Loading work.registers(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.controlunit(behavioral)
# WARNING: No extended dataflow license exists
add wave -position end sim:/interconnect_tb/DUT/*
add wave -position end sim:/interconnect_tb/ControlUnit_1/*
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/DUT/alu
# Break key hit
# Simulation stop requested.
vsim work.interconnect_tb
# End time: 22:06:14 on May 22,2020, Elapsed time: 0:04:19
# Errors: 0, Warnings: 5, Suppressed Warnings: 10
# vsim work.interconnect_tb 
# Start time: 22:06:14 on May 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.interconnect_tb(testbench)
# Loading work.datapath(struct)
# Loading work.pc(behavioral)
# Loading work.imemory(behavioral)
# Loading work.signal_extender(behavioral)
# Loading work.mux(behavioral)
# Loading work.registers(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.controlunit(behavioral)
# WARNING: No extended dataflow license exists
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:19 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 22:06:19 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.interconnect_tb
# End time: 22:06:25 on May 22,2020, Elapsed time: 0:00:11
# Errors: 0, Warnings: 1
# vsim work.interconnect_tb 
# Start time: 22:06:25 on May 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.interconnect_tb(testbench)
# Loading work.datapath(struct)
# Loading work.pc(behavioral)
# Loading work.imemory(behavioral)
# Loading work.signal_extender(behavioral)
# Loading work.mux(behavioral)
# Loading work.registers(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.controlunit(behavioral)
# WARNING: No extended dataflow license exists
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/DUT/alu
restart
add wave -position end sim:/interconnect_tb/DUT/*
add wave -position end sim:/interconnect_tb/ControlUnit_1/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/DUT/alu
restart
add wave -position end sim:/interconnect_tb/DUT/data_memory/*
add wave -position end sim:/interconnect_tb/DUT/registers/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/DUT/alu
run
run
run
run
run
run
run
run
run
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:46 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 22:09:46 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.interconnect_tb
# End time: 22:09:50 on May 22,2020, Elapsed time: 0:03:25
# Errors: 0, Warnings: 13, Suppressed Warnings: 30
# vsim work.interconnect_tb 
# Start time: 22:09:50 on May 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.interconnect_tb(testbench)
# Loading work.datapath(struct)
# Loading work.pc(behavioral)
# Loading work.imemory(behavioral)
# Loading work.signal_extender(behavioral)
# Loading work.mux(behavioral)
# Loading work.registers(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.controlunit(behavioral)
# WARNING: No extended dataflow license exists
add wave -position end sim:/interconnect_tb/DUT/*
add wave -position end  sim:/interconnect_tb/DUT/data_memory/s_ram
add wave -position end  sim:/interconnect_tb/DUT/registers/s_ram
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/DUT/alu
add wave -position end sim:/interconnect_tb/ControlUnit_1/*
restart
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/DUT/alu
vcom -work work /home/duarte/repomipsogait/src/pc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:54 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pc
# -- Compiling architecture Behavioral of pc
# End time: 22:58:54 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:54 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture struct of datapath
# -- Loading entity pc
# -- Loading entity IMemory
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(75): (vcom-1484) Unknown formal identifier "clk".
# -- Loading entity signal_extender
# -- Loading entity mux
# -- Loading entity registers
# -- Loading entity alu
# -- Loading entity DMemory
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(157): VHDL Compiler exiting
# End time: 22:58:54 on May 22,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /opt/altera/19.1/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/duarte/repomipsogait/src/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:54 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture struct of datapath
# -- Loading entity pc
# -- Loading entity IMemory
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(75): (vcom-1484) Unknown formal identifier "clk".
# -- Loading entity signal_extender
# -- Loading entity mux
# -- Loading entity registers
# -- Loading entity alu
# -- Loading entity DMemory
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(157): VHDL Compiler exiting
# End time: 22:58:54 on May 22,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /opt/altera/19.1/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/duarte/repomipsogait/src/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:54 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture struct of datapath
# -- Loading entity pc
# -- Loading entity IMemory
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(75): (vcom-1484) Unknown formal identifier "clk".
# -- Loading entity signal_extender
# -- Loading entity mux
# -- Loading entity registers
# -- Loading entity alu
# -- Loading entity DMemory
# ** Error: /home/duarte/repomipsogait/src/datapath.vhd(157): VHDL Compiler exiting
# End time: 22:58:54 on May 22,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /opt/altera/19.1/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/duarte/repomipsogait/src/IMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:54 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture Behavioral of IMemory
# End time: 22:58:54 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:54 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture struct of datapath
# -- Loading entity pc
# -- Loading entity IMemory
# -- Loading entity signal_extender
# -- Loading entity mux
# -- Loading entity registers
# -- Loading entity alu
# -- Loading entity DMemory
# End time: 22:58:54 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:54 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 22:58:54 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:54 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 22:58:54 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:54 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 22:58:54 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mux
# End time: 22:59:02 on May 22,2020, Elapsed time: 0:49:12
# Errors: 9, Warnings: 9, Suppressed Warnings: 20
# vsim work.mux 
# Start time: 22:59:02 on May 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux(behavioral)
# WARNING: No extended dataflow license exists
vcom -work work /home/duarte/repomipsogait/src/pc.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:10 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pc
# -- Compiling architecture Behavioral of pc
# End time: 22:59:10 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/IMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:14 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture Behavioral of IMemory
# End time: 22:59:14 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/IMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:16 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture Behavioral of IMemory
# End time: 22:59:16 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:23 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture struct of datapath
# -- Loading entity pc
# -- Loading entity IMemory
# -- Loading entity signal_extender
# -- Loading entity mux
# -- Loading entity registers
# -- Loading entity alu
# -- Loading entity DMemory
# End time: 22:59:23 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:27 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 22:59:27 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:43 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 23:00:43 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.interconnect_tb
# End time: 23:00:49 on May 22,2020, Elapsed time: 0:01:47
# Errors: 0, Warnings: 1
# vsim work.interconnect_tb 
# Start time: 23:00:49 on May 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.interconnect_tb(testbench)
# Loading work.datapath(struct)
# Loading work.pc(behavioral)
# Loading work.imemory(behavioral)
# Loading work.signal_extender(behavioral)
# Loading work.mux(behavioral)
# Loading work.registers(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.controlunit(behavioral)
# WARNING: No extended dataflow license exists
add wave -position end sim:/interconnect_tb/DUT/*
add wave -position end sim:/interconnect_tb/ControlUnit_1/*
add wave -position end  sim:/interconnect_tb/DUT/data_memory/s_ram
add wave -position end sim:/interconnect_tb/DUT/registers/*
add wave -position end sim:/interconnect_tb/DUT/IMemory/*
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/DUT/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:16 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 23:13:16 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.interconnect_tb
# End time: 23:13:18 on May 22,2020, Elapsed time: 0:12:29
# Errors: 0, Warnings: 15, Suppressed Warnings: 10
# vsim work.interconnect_tb 
# Start time: 23:13:18 on May 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.interconnect_tb(testbench)
# Loading work.datapath(struct)
# Loading work.pc(behavioral)
# Loading work.imemory(behavioral)
# Loading work.signal_extender(behavioral)
# Loading work.mux(behavioral)
# Loading work.registers(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.controlunit(behavioral)
# WARNING: No extended dataflow license exists
add wave -position end sim:/interconnect_tb/DUT/*
add wave -position end sim:/interconnect_tb/ControlUnit_1/*
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/DUT/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 4  Instance: /interconnect_tb/ControlUnit_1
# Break key hit
# Simulation stop requested.
vcom -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:26 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 23:20:26 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:30 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 23:20:30 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/interconnect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:34 on May 22,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interconnect_tb
# -- Compiling architecture testbench of interconnect_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity datapath
# -- Loading entity ControlUnit
# End time: 23:20:34 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.controlunit
# End time: 00:26:59 on May 23,2020, Elapsed time: 1:13:41
# Errors: 0, Warnings: 15, Suppressed Warnings: 10
# vsim work.controlunit 
# Start time: 00:26:59 on May 23,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.controlunit(behavioral)
# WARNING: No extended dataflow license exists
vcom -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:06 on May 23,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# ** Error: /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd(118): Illegal sequential statement.
# ** Error: /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd(119): Illegal sequential statement.
# ** Error: /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd(132): VHDL Compiler exiting
# End time: 00:27:07 on May 23,2020, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# /opt/altera/19.1/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:14 on May 23,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# ** Error: /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd(119): Illegal sequential statement.
# ** Error: /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd(120): Illegal sequential statement.
# ** Error: /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd(133): VHDL Compiler exiting
# End time: 00:28:14 on May 23,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /opt/altera/19.1/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:10 on May 23,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 00:30:10 on May 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:14 on May 23,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 00:30:14 on May 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:25 on May 23,2020
# vcom -reportprogress 300 -work work /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# ** Error: /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd(119): Illegal sequential statement.
# ** Error: /home/duarte/repomipsogait/src/output_files/ControlUnit.vhd(133): VHDL Compiler exiting
# End time: 00:30:25 on May 23,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /opt/altera/19.1/modelsim_ase/linuxaloem/vcom failed.
vsim work.interconnect_tb
# End time: 01:01:38 on May 23,2020, Elapsed time: 0:34:39
# Errors: 11, Warnings: 1
# vsim work.interconnect_tb 
# Start time: 01:01:38 on May 23,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.interconnect_tb(testbench)
# Loading work.datapath(struct)
# Loading work.pc(behavioral)
# Loading work.imemory(behavioral)
# Loading work.signal_extender(behavioral)
# Loading work.mux(behavioral)
# Loading work.registers(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.controlunit(behavioral)
# WARNING: No extended dataflow license exists
add wave -position end sim:/interconnect_tb/DUT/*
# parsing expression "main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data"
# parser is unable to recognize the expression
# ** Error: (vish-4014) No objects found matching '.main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data'.
# 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /interconnect_tb/DUT/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /interconnect_tb/DUT/alu
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 2  Instance: /interconnect_tb/ControlUnit_1
# 
# stdin: <EOF>
