var pipelineJSON={"1906082928":{"nodes":[{"name":"+", "id":1914310656, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":119}]], "type":"inst"}, {"name":"Loop Orch", "id":1944311168, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":119}]], "type":"inst"}, {"name":"Entry", "id":1977687136, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1980546384, "start":"2.00", "end":"5.00", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"448", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"<arg0>", "id":1987004288, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1987007120, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"\'i\'", "id":1988596208, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":119}]], "type":"inst"}, {"name":"<<", "id":1988598640, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"2 (0x2)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"<arg3>", "id":1988599808, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg3>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Feedback", "id":2000114976, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":119}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2003206272, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":1538}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2003208064, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2003997232, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2004000480, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}], "links":[{"from":1914310656, "to":2000114976, "details":[{"type":"table", "Width":"64"}]}, {"from":1944311168, "to":1980546384, "details":[{"type":"table", "Width":"4"}]}, {"from":1944311168, "to":2000114976, "details":[{"type":"table", "Width":"4"}]}, {"from":1977687136, "to":1944311168, "details":[{"type":"table", "Width":"16"}]}, {"from":1977687136, "to":1980546384, "details":[{"type":"table", "Width":"16"}]}, {"from":1977687136, "to":1988596208, "details":[{"type":"table", "Width":"16"}]}, {"from":1977687136, "to":2000114976, "details":[{"type":"table", "Width":"16"}]}, {"from":1987004288, "to":1987007120, "details":[{"type":"table", "Width":"64"}]}, {"from":1987007120, "to":2003206272, "details":[{"type":"table", "Width":"64"}]}, {"from":1988596208, "to":1914310656, "details":[{"type":"table", "Width":"64"}]}, {"from":1988596208, "to":1980546384, "details":[{"type":"table", "Width":"64"}]}, {"from":1988596208, "to":1988598640, "details":[{"type":"table", "Width":"64"}]}, {"from":1988596208, "to":2003208064, "details":[{"type":"table", "Width":"64"}]}, {"from":1988596208, "to":2003997232, "details":[{"type":"table", "Width":"64"}]}, {"from":1988596208, "to":2004000480, "details":[{"type":"table", "Width":"64"}]}, {"from":1988598640, "to":2003206272, "details":[{"type":"table", "Width":"64"}]}, {"from":1988599808, "to":1987007120, "details":[{"type":"table", "Width":"64"}]}, {"from":2000114976, "to":1988596208, "reverse":1, "details":[{"type":"table", "Width":"64"}]}, {"from":2003206272, "to":1980546384, "details":[{"type":"table", "Width":"64"}]}, {"from":2003208064, "to":1980546384, "details":[{"type":"table", "Width":"64"}]}, {"from":2003997232, "to":1980546384, "details":[{"type":"table", "Width":"64"}]}, {"from":2004000480, "to":1980546384, "details":[{"type":"table", "Width":"64"}]}]}, "1908759120":{"nodes":[{"name":"Ptr. Comp.", "id":1913271216, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1913314048, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1913316672, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1943327568, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1943330816, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1943372784, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":1943404592, "start":"2.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1943757808, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1943790832, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1943793568, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1943823856, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1943826064, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1943854656, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1943856864, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1943859072, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1943887120, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1943889856, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1943920000, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1943922208, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1943950928, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1943953136, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1943955344, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1943983808, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1943986016, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1944014480, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1944016688, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1944018896, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1944046528, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1944049776, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1970565216, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1970568464, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1970649536, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1970732528, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1970735152, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1979064128, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1979947328, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1981633552, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"3 (0x3)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"<arg8>", "id":1981634224, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1981636432, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"4 (0x4)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1981637440, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1982498512, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":1982501760, "start":"2.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Exit", "id":1986983632, "start":"4.00", "end":"7.00", "details":[{"type":"table", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1989322096, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"<arg8>", "id":1989322432, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":2003709984, "start":"2.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"+", "id":2004108240, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"<arg8>", "id":2004108912, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":2004111120, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"<arg8>", "id":2004111792, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":2004587296, "start":"2.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}], "links":[{"from":1913271216, "to":1943856864, "details":[{"type":"table", "Width":"64"}]}, {"from":1913314048, "to":1943889856, "details":[{"type":"table", "Width":"64"}]}, {"from":1913316672, "to":1943854656, "details":[{"type":"table", "Width":"64"}]}, {"from":1943327568, "to":1943922208, "details":[{"type":"table", "Width":"64"}]}, {"from":1943330816, "to":1943887120, "details":[{"type":"table", "Width":"64"}]}, {"from":1943372784, "to":1943920000, "details":[{"type":"table", "Width":"64"}]}, {"from":1943404592, "to":1943955344, "details":[{"type":"table", "Width":"32"}]}, {"from":1944046528, "to":1943757808, "details":[{"type":"table", "Width":"64"}]}, {"from":1970565216, "to":1943826064, "details":[{"type":"table", "Width":"64"}]}, {"from":1970568464, "to":1943790832, "details":[{"type":"table", "Width":"64"}]}, {"from":1970649536, "to":1943793568, "details":[{"type":"table", "Width":"64"}]}, {"from":1970732528, "to":1943859072, "details":[{"type":"table", "Width":"64"}]}, {"from":1970735152, "to":1943823856, "details":[{"type":"table", "Width":"64"}]}, {"from":1979064128, "to":1943404592, "details":[{"type":"table", "Width":"64"}]}, {"from":1979064128, "to":1943953136, "details":[{"type":"table", "Width":"64"}]}, {"from":1979947328, "to":1944018896, "details":[{"type":"table", "Width":"64"}]}, {"from":1979947328, "to":2004587296, "details":[{"type":"table", "Width":"64"}]}, {"from":1981633552, "to":1970565216, "details":[{"type":"table", "Width":"32"}]}, {"from":1981633552, "to":1970732528, "details":[{"type":"table", "Width":"32"}]}, {"from":1981633552, "to":1970735152, "details":[{"type":"table", "Width":"32"}]}, {"from":1981633552, "to":1982498512, "details":[{"type":"table", "Width":"32"}]}, {"from":1981634224, "to":1981636432, "details":[{"type":"table", "Width":"32"}]}, {"from":1981636432, "to":1944046528, "details":[{"type":"table", "Width":"32"}]}, {"from":1981636432, "to":1944049776, "details":[{"type":"table", "Width":"32"}]}, {"from":1981636432, "to":1970568464, "details":[{"type":"table", "Width":"32"}]}, {"from":1981636432, "to":1970649536, "details":[{"type":"table", "Width":"32"}]}, {"from":1981636432, "to":1979064128, "details":[{"type":"table", "Width":"32"}]}, {"from":1981637440, "to":1944014480, "details":[{"type":"table", "Width":"64"}]}, {"from":1981637440, "to":2003709984, "details":[{"type":"table", "Width":"64"}]}, {"from":1982498512, "to":1943986016, "details":[{"type":"table", "Width":"64"}]}, {"from":1982498512, "to":1982501760, "details":[{"type":"table", "Width":"64"}]}, {"from":1982501760, "to":1943950928, "details":[{"type":"table", "Width":"32"}]}, {"from":1989322432, "to":2004108240, "details":[{"type":"table", "Width":"32"}]}, {"from":2003709984, "to":1944016688, "details":[{"type":"table", "Width":"32"}]}, {"from":2004108240, "to":1943327568, "details":[{"type":"table", "Width":"32"}]}, {"from":2004108240, "to":1943330816, "details":[{"type":"table", "Width":"32"}]}, {"from":2004108240, "to":1943372784, "details":[{"type":"table", "Width":"32"}]}, {"from":2004108240, "to":1981637440, "details":[{"type":"table", "Width":"32"}]}, {"from":2004108912, "to":2004111120, "details":[{"type":"table", "Width":"32"}]}, {"from":2004111120, "to":1913271216, "details":[{"type":"table", "Width":"32"}]}, {"from":2004111120, "to":1913314048, "details":[{"type":"table", "Width":"32"}]}, {"from":2004111120, "to":1913316672, "details":[{"type":"table", "Width":"32"}]}, {"from":2004111120, "to":1979947328, "details":[{"type":"table", "Width":"32"}]}, {"from":2004111792, "to":1981633552, "details":[{"type":"table", "Width":"32"}]}, {"from":2004587296, "to":1943983808, "details":[{"type":"table", "Width":"32"}]}]}, "1909818720":{"nodes":[{"name":"LD", "id":1909644320, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Feedback", "id":1911052224, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dict_offset", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":56}]], "type":"inst"}, {"name":"Feedback", "id":1911223456, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dict_offset", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":1912203504, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dict_offset", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"LD", "id":1913720912, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1913753888, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"dict_offset", "id":1913756096, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"LD", "id":1913786160, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1913818560, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"dict_offset", "id":1913820768, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"dict_offset", "id":1913850400, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Select", "id":1913852832, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Feedback", "id":1913853168, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'init\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"\'init\'", "id":1913882864, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'init\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1913885296, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1913885632, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"?", "id":1913915328, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1913917760, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1913918096, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"?", "id":1913947920, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1913950352, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1913950688, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Loop Orch", "id":1915753728, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "type":"inst"}, {"name":"FFwd Src", "id":1915755936, "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1916228432, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":1916301520, "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add", "id":1916492304, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"ST", "id":1916541840, "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1916548464, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"ST", "id":1916549200, "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"FFwd Dest", "id":1916985264, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1917009568, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1917013984, "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "id":1917014720, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1917020608, "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1918398704, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "id":1918700096, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"\'count\'", "id":1918719184, "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'count\'", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":40}]], "type":"inst"}, {"name":"<<", "id":1918767392, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Or", "id":1919302480, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1922278640, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":1922601136, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"FFwd Dest", "id":1924051952, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1929099360, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1936128736, "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"Feedback", "id":1943221472, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1943244848, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"Entry", "id":1943726208, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"?", "id":1944079040, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1944081472, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944081808, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944113776, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Xor", "id":1944172592, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1945502000, "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"LD", "id":1945576448, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1945641296, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":1946504368, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1946506576, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1946508048, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1946509520, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1946575760, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"<<", "id":1946951760, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"FFwd Dest", "id":1949752160, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1950412288, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1955429936, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1959544352, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":1960273856, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"FFwd Dest", "id":1967160144, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":1970452272, "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'count\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1971086320, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1971088528, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1971116256, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1971118464, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1971147936, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1971216400, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"dict_offset", "id":1971218608, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"LD", "id":1971248416, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1971280432, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"dict_offset", "id":1971282640, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":1973322048, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dict_offset", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Or", "id":1973745696, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1973746432, "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Or", "id":1973747168, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1973747904, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"<<", "id":1973751584, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"ST", "id":1973752320, "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":1974886592, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dict_offset", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"+", "id":1975201504, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":56}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1975485200, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"LD", "id":1975554640, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Exit", "id":1986200784, "start":"5.00", "end":"8.00", "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}], "links":[{"from":1909644320, "to":1946575760, "details":[{"type":"table", "Width":"32"}]}, {"from":1909644320, "to":1973745696, "details":[{"type":"table", "Width":"32"}]}, {"from":1911052224, "to":1913850400, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1911223456, "to":1971218608, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1912203504, "to":1913820768, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1913720912, "to":1917009568, "details":[{"type":"table", "Width":"32"}]}, {"from":1913720912, "to":1919302480, "details":[{"type":"table", "Width":"32"}]}, {"from":1913753888, "to":1913720912, "details":[{"type":"table", "Width":"64"}]}, {"from":1913756096, "to":1913720912, "details":[{"type":"table", "Width":"1"}]}, {"from":1913756096, "to":1945576448, "details":[{"type":"table", "Width":"1"}]}, {"from":1913756096, "to":1971118464, "details":[{"type":"table", "Width":"1"}]}, {"from":1913786160, "to":1946509520, "details":[{"type":"table", "Width":"32"}]}, {"from":1913786160, "to":1973745696, "details":[{"type":"table", "Width":"32"}]}, {"from":1913818560, "to":1913786160, "details":[{"type":"table", "Width":"64"}]}, {"from":1913820768, "to":1909644320, "details":[{"type":"table", "Width":"1"}]}, {"from":1913820768, "to":1913786160, "details":[{"type":"table", "Width":"1"}]}, {"from":1913820768, "to":1975554640, "details":[{"type":"table", "Width":"1"}]}, {"from":1913850400, "to":1913852832, "details":[{"type":"table", "Width":"32"}]}, {"from":1913852832, "to":1913853168, "details":[{"type":"table", "Width":"32"}]}, {"from":1913852832, "to":1918767392, "details":[{"type":"table", "Width":"32"}]}, {"from":1913852832, "to":1946951760, "details":[{"type":"table", "Width":"32"}]}, {"from":1913852832, "to":1973746432, "details":[{"type":"table", "Width":"32"}]}, {"from":1913852832, "to":1973751584, "details":[{"type":"table", "Width":"32"}]}, {"from":1913852832, "to":1975201504, "details":[{"type":"table", "Width":"32"}]}, {"from":1913853168, "to":1913882864, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1913882864, "to":1913885296, "details":[{"type":"table", "Width":"32"}]}, {"from":1913885296, "to":1916548464, "details":[{"type":"table", "Width":"32"}]}, {"from":1913885632, "to":1913852832, "details":[{"type":"table", "Width":"32"}]}, {"from":1913915328, "to":1913917760, "details":[{"type":"table", "Width":"32"}]}, {"from":1913917760, "to":1946509520, "details":[{"type":"table", "Width":"32"}]}, {"from":1913918096, "to":1913885296, "details":[{"type":"table", "Width":"32"}]}, {"from":1913947920, "to":1913950352, "details":[{"type":"table", "Width":"32"}]}, {"from":1913950352, "to":1943244848, "details":[{"type":"table", "Width":"32"}]}, {"from":1913950688, "to":1913917760, "details":[{"type":"table", "Width":"32"}]}, {"from":1915753728, "to":1911052224, "details":[{"type":"table", "Width":"1"}]}, {"from":1915753728, "to":1911223456, "details":[{"type":"table", "Width":"1"}]}, {"from":1915753728, "to":1912203504, "details":[{"type":"table", "Width":"1"}]}, {"from":1915753728, "to":1913853168, "details":[{"type":"table", "Width":"1"}]}, {"from":1915753728, "to":1922601136, "details":[{"type":"table", "Width":"1"}]}, {"from":1915753728, "to":1943221472, "details":[{"type":"table", "Width":"1"}]}, {"from":1915753728, "to":1944172592, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1915753728, "to":1960273856, "details":[{"type":"table", "Width":"1"}]}, {"from":1915753728, "to":1970452272, "details":[{"type":"table", "Width":"1"}]}, {"from":1915753728, "to":1973322048, "details":[{"type":"table", "Width":"1"}]}, {"from":1915753728, "to":1974886592, "details":[{"type":"table", "Width":"1"}]}, {"from":1915753728, "to":1986200784, "details":[{"type":"table", "Width":"1"}]}, {"from":1916228432, "to":1975554640, "details":[{"type":"table", "Width":"64"}]}, {"from":1916301520, "to":1915755936, "details":[{"type":"table", "Width":"64"}]}, {"from":1916301520, "to":1970452272, "details":[{"type":"table", "Width":"64"}]}, {"from":1916492304, "to":1916301520, "details":[{"type":"table", "Width":"36"}]}, {"from":1916541840, "to":1974886592, "details":[{"type":"table", "Width":"1"}]}, {"from":1916548464, "to":1917013984, "details":[{"type":"table", "Width":"33"}]}, {"from":1916549200, "to":1973322048, "details":[{"type":"table", "Width":"1"}]}, {"from":1916985264, "to":1916541840, "details":[{"type":"table", "Width":"64"}]}, {"from":1917009568, "to":1936128736, "details":[{"type":"table", "Width":"33"}]}, {"from":1917013984, "to":1917014720, "details":[{"type":"table", "Width":"34"}]}, {"from":1917014720, "to":1916492304, "details":[{"type":"table", "Width":"35"}]}, {"from":1917020608, "to":1918700096, "details":[{"type":"table", "Width":"34"}]}, {"from":1918398704, "to":1917020608, "details":[{"type":"table", "Width":"33"}]}, {"from":1918700096, "to":1916492304, "details":[{"type":"table", "Width":"35"}]}, {"from":1918719184, "to":1916301520, "details":[{"type":"table", "Width":"64"}]}, {"from":1918767392, "to":1916549200, "details":[{"type":"table", "Width":"32"}]}, {"from":1918767392, "to":1943221472, "details":[{"type":"table", "Width":"32"}]}, {"from":1919302480, "to":1916541840, "details":[{"type":"table", "Width":"1"}]}, {"from":1922278640, "to":1955429936, "details":[{"type":"table", "Width":"64"}]}, {"from":1922601136, "to":1913947920, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1924051952, "to":1945576448, "details":[{"type":"table", "Width":"64"}]}, {"from":1929099360, "to":1946508048, "details":[{"type":"table", "Width":"32"}]}, {"from":1929099360, "to":1973747168, "details":[{"type":"table", "Width":"32"}]}, {"from":1936128736, "to":1918700096, "details":[{"type":"table", "Width":"34"}]}, {"from":1943221472, "to":1944079040, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1943244848, "to":1936128736, "details":[{"type":"table", "Width":"33"}]}, {"from":1943726208, "to":1911052224, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1911223456, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1912203504, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1913756096, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1913820768, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1913850400, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1913852832, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1913853168, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1913882864, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1913885296, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1913915328, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1913917760, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1913947920, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1913950352, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1915753728, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1918719184, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1922601136, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1943221472, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1944079040, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1944081472, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1960273856, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1970452272, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1971218608, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1971282640, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1973322048, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1974886592, "details":[{"type":"table", "Width":"16"}]}, {"from":1943726208, "to":1986200784, "details":[{"type":"table", "Width":"16"}]}, {"from":1944079040, "to":1944081472, "details":[{"type":"table", "Width":"32"}]}, {"from":1944081472, "to":1918398704, "details":[{"type":"table", "Width":"32"}]}, {"from":1944081808, "to":1913950352, "details":[{"type":"table", "Width":"32"}]}, {"from":1944113776, "to":1944081472, "details":[{"type":"table", "Width":"32"}]}, {"from":1944172592, "to":1909644320, "details":[{"type":"table", "Width":"1"}]}, {"from":1944172592, "to":1913720912, "details":[{"type":"table", "Width":"1"}]}, {"from":1944172592, "to":1913786160, "details":[{"type":"table", "Width":"1"}]}, {"from":1944172592, "to":1915753728, "details":[{"type":"table", "Width":"1"}]}, {"from":1944172592, "to":1915755936, "details":[{"type":"table", "Width":"1"}]}, {"from":1944172592, "to":1916541840, "details":[{"type":"table", "Width":"1"}]}, {"from":1944172592, "to":1916549200, "details":[{"type":"table", "Width":"1"}]}, {"from":1944172592, "to":1929099360, "details":[{"type":"table", "Width":"1"}]}, {"from":1944172592, "to":1945576448, "details":[{"type":"table", "Width":"1"}]}, {"from":1944172592, "to":1950412288, "details":[{"type":"table", "Width":"1"}]}, {"from":1944172592, "to":1955429936, "details":[{"type":"table", "Width":"1"}]}, {"from":1944172592, "to":1971088528, "details":[{"type":"table", "Width":"1"}]}, {"from":1944172592, "to":1971118464, "details":[{"type":"table", "Width":"1"}]}, {"from":1944172592, "to":1971147936, "details":[{"type":"table", "Width":"1"}]}, {"from":1944172592, "to":1971248416, "details":[{"type":"table", "Width":"1"}]}, {"from":1944172592, "to":1973746432, "details":[{"type":"table", "Width":"1"}]}, {"from":1944172592, "to":1973752320, "details":[{"type":"table", "Width":"1"}]}, {"from":1944172592, "to":1975554640, "details":[{"type":"table", "Width":"1"}]}, {"from":1945502000, "to":1917014720, "details":[{"type":"table", "Width":"34"}]}, {"from":1945576448, "to":1919302480, "details":[{"type":"table", "Width":"32"}]}, {"from":1945576448, "to":1943244848, "details":[{"type":"table", "Width":"32"}]}, {"from":1945641296, "to":1973752320, "details":[{"type":"table", "Width":"64"}]}, {"from":1946504368, "to":1916549200, "details":[{"type":"table", "Width":"1"}]}, {"from":1946506576, "to":1916549200, "details":[{"type":"table", "Width":"64"}]}, {"from":1946508048, "to":1917013984, "details":[{"type":"table", "Width":"33"}]}, {"from":1946509520, "to":1945502000, "details":[{"type":"table", "Width":"33"}]}, {"from":1946575760, "to":1945502000, "details":[{"type":"table", "Width":"33"}]}, {"from":1946951760, "to":1960273856, "details":[{"type":"table", "Width":"32"}]}, {"from":1946951760, "to":1973752320, "details":[{"type":"table", "Width":"32"}]}, {"from":1949752160, "to":1909644320, "details":[{"type":"table", "Width":"64"}]}, {"from":1950412288, "to":1946508048, "details":[{"type":"table", "Width":"32"}]}, {"from":1950412288, "to":1973747168, "details":[{"type":"table", "Width":"32"}]}, {"from":1955429936, "to":1918398704, "details":[{"type":"table", "Width":"32"}]}, {"from":1955429936, "to":1946504368, "details":[{"type":"table", "Width":"32"}]}, {"from":1959544352, "to":1950412288, "details":[{"type":"table", "Width":"64"}]}, {"from":1960273856, "to":1913915328, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1967160144, "to":1929099360, "details":[{"type":"table", "Width":"64"}]}, {"from":1970452272, "to":1918719184, "reverse":1, "details":[{"type":"table", "Width":"64"}]}, {"from":1971086320, "to":1971088528, "details":[{"type":"table", "Width":"64"}]}, {"from":1971088528, "to":1946504368, "details":[{"type":"table", "Width":"32"}]}, {"from":1971088528, "to":1975485200, "details":[{"type":"table", "Width":"32"}]}, {"from":1971116256, "to":1971118464, "details":[{"type":"table", "Width":"64"}]}, {"from":1971118464, "to":1917009568, "details":[{"type":"table", "Width":"32"}]}, {"from":1971118464, "to":1919302480, "details":[{"type":"table", "Width":"32"}]}, {"from":1971147936, "to":1916548464, "details":[{"type":"table", "Width":"32"}]}, {"from":1971147936, "to":1973747168, "details":[{"type":"table", "Width":"32"}]}, {"from":1971216400, "to":1971147936, "details":[{"type":"table", "Width":"64"}]}, {"from":1971218608, "to":1929099360, "details":[{"type":"table", "Width":"1"}]}, {"from":1971218608, "to":1950412288, "details":[{"type":"table", "Width":"1"}]}, {"from":1971218608, "to":1971147936, "details":[{"type":"table", "Width":"1"}]}, {"from":1971248416, "to":1946504368, "details":[{"type":"table", "Width":"32"}]}, {"from":1971248416, "to":1975485200, "details":[{"type":"table", "Width":"32"}]}, {"from":1971280432, "to":1971248416, "details":[{"type":"table", "Width":"64"}]}, {"from":1971282640, "to":1955429936, "details":[{"type":"table", "Width":"1"}]}, {"from":1971282640, "to":1971088528, "details":[{"type":"table", "Width":"1"}]}, {"from":1971282640, "to":1971248416, "details":[{"type":"table", "Width":"1"}]}, {"from":1973322048, "to":1971282640, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1973745696, "to":1973752320, "details":[{"type":"table", "Width":"1"}]}, {"from":1973746432, "to":1911223456, "details":[{"type":"table", "Width":"1"}]}, {"from":1973747168, "to":1973746432, "details":[{"type":"table", "Width":"1"}]}, {"from":1973747904, "to":1973746432, "details":[{"type":"table", "Width":"64"}]}, {"from":1973751584, "to":1916541840, "details":[{"type":"table", "Width":"32"}]}, {"from":1973751584, "to":1922601136, "details":[{"type":"table", "Width":"32"}]}, {"from":1973752320, "to":1912203504, "details":[{"type":"table", "Width":"1"}]}, {"from":1974886592, "to":1913756096, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1975201504, "to":1911052224, "details":[{"type":"table", "Width":"32"}]}, {"from":1975485200, "to":1917020608, "details":[{"type":"table", "Width":"33"}]}, {"from":1975554640, "to":1946575760, "details":[{"type":"table", "Width":"32"}]}, {"from":1975554640, "to":1973745696, "details":[{"type":"table", "Width":"32"}]}]}, "1922349152":{"nodes":[{"name":"Loop Orch", "id":1915741840, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":152}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1916890416, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":1538}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1945518304, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"Entry", "id":1945715968, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"\'i\'", "id":1946499952, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":152}]], "type":"inst"}, {"name":"<arg3>", "id":1972901600, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg3>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"<<", "id":1972909808, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"2 (0x2)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"<arg0>", "id":1972911280, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1972914224, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Feedback", "id":1973381408, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":152}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1973697856, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1973698592, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"+", "id":1973703744, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":152}]], "type":"inst"}, {"name":"Exit", "id":1981320752, "start":"2.00", "end":"5.00", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"448", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}], "links":[{"from":1915741840, "to":1973381408, "details":[{"type":"table", "Width":"4"}]}, {"from":1915741840, "to":1981320752, "details":[{"type":"table", "Width":"4"}]}, {"from":1916890416, "to":1981320752, "details":[{"type":"table", "Width":"64"}]}, {"from":1945518304, "to":1981320752, "details":[{"type":"table", "Width":"64"}]}, {"from":1945715968, "to":1915741840, "details":[{"type":"table", "Width":"16"}]}, {"from":1945715968, "to":1946499952, "details":[{"type":"table", "Width":"16"}]}, {"from":1945715968, "to":1973381408, "details":[{"type":"table", "Width":"16"}]}, {"from":1945715968, "to":1981320752, "details":[{"type":"table", "Width":"16"}]}, {"from":1946499952, "to":1945518304, "details":[{"type":"table", "Width":"64"}]}, {"from":1946499952, "to":1972909808, "details":[{"type":"table", "Width":"64"}]}, {"from":1946499952, "to":1973697856, "details":[{"type":"table", "Width":"64"}]}, {"from":1946499952, "to":1973698592, "details":[{"type":"table", "Width":"64"}]}, {"from":1946499952, "to":1973703744, "details":[{"type":"table", "Width":"64"}]}, {"from":1946499952, "to":1981320752, "details":[{"type":"table", "Width":"64"}]}, {"from":1972901600, "to":1972914224, "details":[{"type":"table", "Width":"64"}]}, {"from":1972909808, "to":1916890416, "details":[{"type":"table", "Width":"64"}]}, {"from":1972911280, "to":1972914224, "details":[{"type":"table", "Width":"64"}]}, {"from":1972914224, "to":1916890416, "details":[{"type":"table", "Width":"64"}]}, {"from":1973381408, "to":1946499952, "reverse":1, "details":[{"type":"table", "Width":"64"}]}, {"from":1973697856, "to":1981320752, "details":[{"type":"table", "Width":"64"}]}, {"from":1973698592, "to":1981320752, "details":[{"type":"table", "Width":"64"}]}, {"from":1973703744, "to":1973381408, "details":[{"type":"table", "Width":"64"}]}]}, "1926092320":{"nodes":[{"name":"Ptr. Comp.", "id":1909608448, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1909841232, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1909991376, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1910058736, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1910505584, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1910706576, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1911570624, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1911897136, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1912206912, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1913062384, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1913070736, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1913094560, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1913100800, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1916139280, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1916538160, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1916894832, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1916897776, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":1916903664, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1916906608, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1916956320, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"3 (0x3)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1917226976, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"<arg8>", "id":1918756720, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Entry", "id":1918757424, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"<arg8>", "id":1919312112, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1923979968, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1925583344, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1927818784, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1941968336, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1946864272, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":1946870160, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"+", "id":1946918400, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"LD", "id":1946979744, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1947662192, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"<arg8>", "id":1949235344, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1951937088, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1952089104, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1954210272, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"FFwd Src", "id":1958115488, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1958927696, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1960140304, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1972880992, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1973410112, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1974677520, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1975026080, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1975033952, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"+", "id":1976316640, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"4 (0x4)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"<arg8>", "id":1976317344, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1979097408, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1982592752, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":1987536240, "start":"7.00", "end":"10.00", "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"FFwd Src", "id":1989249760, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}], "links":[{"from":1909608448, "to":1909991376, "details":[{"type":"table", "Width":"64"}]}, {"from":1912206912, "to":1960140304, "details":[{"type":"table", "Width":"64"}]}, {"from":1913062384, "to":1941968336, "details":[{"type":"table", "Width":"64"}]}, {"from":1913070736, "to":1951937088, "details":[{"type":"table", "Width":"64"}]}, {"from":1913094560, "to":1927818784, "details":[{"type":"table", "Width":"64"}]}, {"from":1913100800, "to":1923979968, "details":[{"type":"table", "Width":"64"}]}, {"from":1916139280, "to":1946979744, "details":[{"type":"table", "Width":"64"}]}, {"from":1916139280, "to":1958115488, "details":[{"type":"table", "Width":"64"}]}, {"from":1916538160, "to":1912206912, "details":[{"type":"table", "Width":"32"}]}, {"from":1916538160, "to":1916139280, "details":[{"type":"table", "Width":"32"}]}, {"from":1916538160, "to":1916906608, "details":[{"type":"table", "Width":"32"}]}, {"from":1916538160, "to":1917226976, "details":[{"type":"table", "Width":"32"}]}, {"from":1916894832, "to":1911897136, "details":[{"type":"table", "Width":"64"}]}, {"from":1916894832, "to":1972880992, "details":[{"type":"table", "Width":"64"}]}, {"from":1916897776, "to":1916903664, "details":[{"type":"table", "Width":"64"}]}, {"from":1916897776, "to":1947662192, "details":[{"type":"table", "Width":"64"}]}, {"from":1916903664, "to":1975033952, "details":[{"type":"table", "Width":"32"}]}, {"from":1916906608, "to":1958927696, "details":[{"type":"table", "Width":"64"}]}, {"from":1916956320, "to":1913062384, "details":[{"type":"table", "Width":"32"}]}, {"from":1916956320, "to":1946864272, "details":[{"type":"table", "Width":"32"}]}, {"from":1916956320, "to":1973410112, "details":[{"type":"table", "Width":"32"}]}, {"from":1916956320, "to":1982592752, "details":[{"type":"table", "Width":"32"}]}, {"from":1917226976, "to":1910706576, "details":[{"type":"table", "Width":"64"}]}, {"from":1918756720, "to":1916538160, "details":[{"type":"table", "Width":"32"}]}, {"from":1919312112, "to":1916956320, "details":[{"type":"table", "Width":"32"}]}, {"from":1925583344, "to":1911570624, "details":[{"type":"table", "Width":"64"}]}, {"from":1946864272, "to":1946870160, "details":[{"type":"table", "Width":"64"}]}, {"from":1946864272, "to":1989249760, "details":[{"type":"table", "Width":"64"}]}, {"from":1946870160, "to":1979097408, "details":[{"type":"table", "Width":"32"}]}, {"from":1946918400, "to":1913070736, "details":[{"type":"table", "Width":"32"}]}, {"from":1946918400, "to":1913094560, "details":[{"type":"table", "Width":"32"}]}, {"from":1946918400, "to":1913100800, "details":[{"type":"table", "Width":"32"}]}, {"from":1946918400, "to":1916894832, "details":[{"type":"table", "Width":"32"}]}, {"from":1946979744, "to":1910505584, "details":[{"type":"table", "Width":"32"}]}, {"from":1949235344, "to":1946918400, "details":[{"type":"table", "Width":"32"}]}, {"from":1972880992, "to":1975026080, "details":[{"type":"table", "Width":"32"}]}, {"from":1973410112, "to":1952089104, "details":[{"type":"table", "Width":"64"}]}, {"from":1974677520, "to":1910058736, "details":[{"type":"table", "Width":"64"}]}, {"from":1976316640, "to":1909608448, "details":[{"type":"table", "Width":"32"}]}, {"from":1976316640, "to":1916897776, "details":[{"type":"table", "Width":"32"}]}, {"from":1976316640, "to":1925583344, "details":[{"type":"table", "Width":"32"}]}, {"from":1976316640, "to":1954210272, "details":[{"type":"table", "Width":"32"}]}, {"from":1976316640, "to":1974677520, "details":[{"type":"table", "Width":"32"}]}, {"from":1976317344, "to":1976316640, "details":[{"type":"table", "Width":"32"}]}, {"from":1982592752, "to":1909841232, "details":[{"type":"table", "Width":"64"}]}]}, "1938157840":{"nodes":[{"name":"?", "id":1910912624, "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Loop Orch", "id":1911669920, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "type":"inst"}, {"name":"+", "id":1914348016, "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"Feedback", "id":1914348352, "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'count\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"+", "id":1914351072, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":56}]], "type":"inst"}, {"name":"Feedback", "id":1914351408, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dict_offset", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":56}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914359072, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914359408, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914359744, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914360080, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914360416, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1914360752, "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1914361088, "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1914361424, "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1914361760, "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "id":1914362096, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "id":1914362432, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add", "id":1914362768, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"\'count\'", "id":1914363440, "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'count\'", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":40}]], "type":"inst"}, {"name":"Feedback", "id":1914372672, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dict_offset", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914375808, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914376144, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914376480, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"Or", "id":1914383936, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1914384272, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":1914386480, "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"<<", "id":1914396704, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":1914397872, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":1914412464, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dict_offset", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Or", "id":1914423568, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1914423904, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":1914426112, "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"<<", "id":1914437120, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":1914438288, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"ST", "id":1914447680, "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":1914451760, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dict_offset", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"FFwd Src", "id":1914484976, "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1917932320, "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Xor", "id":1925153584, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "type":"inst"}, {"name":"Feedback", "id":1943412400, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Or", "id":1943415456, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1943415792, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":1943567664, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dict_offset", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"<<", "id":1943571328, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"FFwd Dest", "id":1943579360, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":1943581568, "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Or", "id":1943596496, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944323504, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944325712, "start":"6.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1944335888, "start":"6.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944351392, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1944361216, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944363424, "start":"6.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1944373728, "start":"6.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944389312, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1944399136, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944401344, "start":"6.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1944412688, "start":"6.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944424832, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"dict_offset", "id":1944427568, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"LD", "id":1944437344, "start":"6.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944450112, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"dict_offset", "id":1944452320, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944462960, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944465696, "start":"6.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1944475472, "start":"6.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944490944, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1944501200, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944503408, "start":"6.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"?", "id":1947731776, "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Entry", "id":1955050192, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1959504368, "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"dict_offset", "id":1970955744, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Select", "id":1970958176, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Feedback", "id":1970958512, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'init\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"\'init\'", "id":1970988480, "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'init\'", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1970990912, "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1970991248, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"?", "id":1971021184, "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1971023616, "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1971023952, "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1971056080, "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1971056416, "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1971311824, "start":"6.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1971343552, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"dict_offset", "id":1971345760, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"LD", "id":1971375024, "start":"6.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1971406208, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"dict_offset", "id":1971408944, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Select", "id":1978632192, "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Exit", "id":1979835216, "start":"13.00", "end":"16.00", "details":[{"type":"table", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}], "links":[{"from":1910912624, "to":1978632192, "details":[{"type":"table", "Width":"32"}]}, {"from":1911669920, "to":1914348352, "details":[{"type":"table", "Width":"4"}]}, {"from":1911669920, "to":1914351408, "details":[{"type":"table", "Width":"4"}]}, {"from":1911669920, "to":1914372672, "details":[{"type":"table", "Width":"4"}]}, {"from":1911669920, "to":1914397872, "details":[{"type":"table", "Width":"4"}]}, {"from":1911669920, "to":1914412464, "details":[{"type":"table", "Width":"4"}]}, {"from":1911669920, "to":1914438288, "details":[{"type":"table", "Width":"4"}]}, {"from":1911669920, "to":1914451760, "details":[{"type":"table", "Width":"4"}]}, {"from":1911669920, "to":1925153584, "reverse":1, "details":[{"type":"table", "Width":"4"}]}, {"from":1911669920, "to":1943412400, "details":[{"type":"table", "Width":"4"}]}, {"from":1911669920, "to":1943567664, "details":[{"type":"table", "Width":"4"}]}, {"from":1911669920, "to":1970958512, "details":[{"type":"table", "Width":"4"}]}, {"from":1911669920, "to":1979835216, "details":[{"type":"table", "Width":"4"}]}, {"from":1914348016, "to":1914348352, "details":[{"type":"table", "Width":"64"}]}, {"from":1914348016, "to":1914484976, "details":[{"type":"table", "Width":"64"}]}, {"from":1914348352, "to":1914363440, "reverse":1, "details":[{"type":"table", "Width":"64"}]}, {"from":1914351072, "to":1914351408, "details":[{"type":"table", "Width":"32"}]}, {"from":1914351408, "to":1970955744, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1914359072, "to":1914361088, "details":[{"type":"table", "Width":"33"}]}, {"from":1914359408, "to":1914361424, "details":[{"type":"table", "Width":"33"}]}, {"from":1914359744, "to":1914361424, "details":[{"type":"table", "Width":"33"}]}, {"from":1914360080, "to":1914361760, "details":[{"type":"table", "Width":"33"}]}, {"from":1914360416, "to":1914361760, "details":[{"type":"table", "Width":"33"}]}, {"from":1914360752, "to":1914362096, "details":[{"type":"table", "Width":"34"}]}, {"from":1914361088, "to":1914362096, "details":[{"type":"table", "Width":"34"}]}, {"from":1914361424, "to":1914362432, "details":[{"type":"table", "Width":"34"}]}, {"from":1914361760, "to":1914362432, "details":[{"type":"table", "Width":"34"}]}, {"from":1914362096, "to":1914362768, "details":[{"type":"table", "Width":"35"}]}, {"from":1914362432, "to":1914362768, "details":[{"type":"table", "Width":"35"}]}, {"from":1914362768, "to":1914348016, "details":[{"type":"table", "Width":"36"}]}, {"from":1914363440, "to":1914348016, "details":[{"type":"table", "Width":"64"}]}, {"from":1914372672, "to":1944452320, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1914375808, "to":1914360752, "details":[{"type":"table", "Width":"33"}]}, {"from":1914376144, "to":1914360752, "details":[{"type":"table", "Width":"33"}]}, {"from":1914376480, "to":1914361088, "details":[{"type":"table", "Width":"33"}]}, {"from":1914383936, "to":1914386480, "details":[{"type":"table", "Width":"1"}]}, {"from":1914384272, "to":1914386480, "details":[{"type":"table", "Width":"64"}]}, {"from":1914386480, "to":1914372672, "details":[{"type":"table", "Width":"1"}]}, {"from":1914396704, "to":1914386480, "details":[{"type":"table", "Width":"32"}]}, {"from":1914396704, "to":1914397872, "details":[{"type":"table", "Width":"32"}]}, {"from":1914397872, "to":1910912624, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1914412464, "to":1971345760, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1914423568, "to":1914426112, "details":[{"type":"table", "Width":"1"}]}, {"from":1914423904, "to":1914426112, "details":[{"type":"table", "Width":"64"}]}, {"from":1914426112, "to":1914412464, "details":[{"type":"table", "Width":"1"}]}, {"from":1914437120, "to":1914426112, "details":[{"type":"table", "Width":"32"}]}, {"from":1914437120, "to":1914438288, "details":[{"type":"table", "Width":"32"}]}, {"from":1914438288, "to":1947731776, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1914447680, "to":1914451760, "details":[{"type":"table", "Width":"1"}]}, {"from":1914451760, "to":1971408944, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1917932320, "to":1971056080, "details":[{"type":"table", "Width":"32"}]}, {"from":1925153584, "to":1911669920, "details":[{"type":"table", "Width":"1"}]}, {"from":1925153584, "to":1914386480, "details":[{"type":"table", "Width":"1"}]}, {"from":1925153584, "to":1914426112, "details":[{"type":"table", "Width":"1"}]}, {"from":1925153584, "to":1914447680, "details":[{"type":"table", "Width":"1"}]}, {"from":1925153584, "to":1914484976, "details":[{"type":"table", "Width":"1"}]}, {"from":1925153584, "to":1943581568, "details":[{"type":"table", "Width":"1"}]}, {"from":1925153584, "to":1944325712, "details":[{"type":"table", "Width":"1"}]}, {"from":1925153584, "to":1944335888, "details":[{"type":"table", "Width":"1"}]}, {"from":1925153584, "to":1944363424, "details":[{"type":"table", "Width":"1"}]}, {"from":1925153584, "to":1944373728, "details":[{"type":"table", "Width":"1"}]}, {"from":1925153584, "to":1944401344, "details":[{"type":"table", "Width":"1"}]}, {"from":1925153584, "to":1944412688, "details":[{"type":"table", "Width":"1"}]}, {"from":1925153584, "to":1944437344, "details":[{"type":"table", "Width":"1"}]}, {"from":1925153584, "to":1944465696, "details":[{"type":"table", "Width":"1"}]}, {"from":1925153584, "to":1944475472, "details":[{"type":"table", "Width":"1"}]}, {"from":1925153584, "to":1944503408, "details":[{"type":"table", "Width":"1"}]}, {"from":1925153584, "to":1971311824, "details":[{"type":"table", "Width":"1"}]}, {"from":1925153584, "to":1971375024, "details":[{"type":"table", "Width":"1"}]}, {"from":1943412400, "to":1971021184, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1943415456, "to":1914447680, "details":[{"type":"table", "Width":"1"}]}, {"from":1943415792, "to":1914447680, "details":[{"type":"table", "Width":"64"}]}, {"from":1943567664, "to":1944427568, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1943571328, "to":1914447680, "details":[{"type":"table", "Width":"32"}]}, {"from":1943571328, "to":1943412400, "details":[{"type":"table", "Width":"32"}]}, {"from":1943579360, "to":1943581568, "details":[{"type":"table", "Width":"64"}]}, {"from":1943581568, "to":1943567664, "details":[{"type":"table", "Width":"1"}]}, {"from":1943596496, "to":1943581568, "details":[{"type":"table", "Width":"1"}]}, {"from":1944323504, "to":1944325712, "details":[{"type":"table", "Width":"64"}]}, {"from":1944325712, "to":1914360416, "details":[{"type":"table", "Width":"32"}]}, {"from":1944325712, "to":1914383936, "details":[{"type":"table", "Width":"32"}]}, {"from":1944335888, "to":1914359072, "details":[{"type":"table", "Width":"32"}]}, {"from":1944335888, "to":1943415456, "details":[{"type":"table", "Width":"32"}]}, {"from":1944351392, "to":1944335888, "details":[{"type":"table", "Width":"64"}]}, {"from":1944361216, "to":1944363424, "details":[{"type":"table", "Width":"64"}]}, {"from":1944363424, "to":1914376144, "details":[{"type":"table", "Width":"32"}]}, {"from":1944363424, "to":1943596496, "details":[{"type":"table", "Width":"32"}]}, {"from":1944373728, "to":1914360080, "details":[{"type":"table", "Width":"32"}]}, {"from":1944373728, "to":1914383936, "details":[{"type":"table", "Width":"32"}]}, {"from":1944389312, "to":1944373728, "details":[{"type":"table", "Width":"64"}]}, {"from":1944399136, "to":1944401344, "details":[{"type":"table", "Width":"64"}]}, {"from":1944401344, "to":1914359408, "details":[{"type":"table", "Width":"32"}]}, {"from":1944401344, "to":1914423568, "details":[{"type":"table", "Width":"32"}]}, {"from":1944412688, "to":1914375808, "details":[{"type":"table", "Width":"32"}]}, {"from":1944412688, "to":1943596496, "details":[{"type":"table", "Width":"32"}]}, {"from":1944424832, "to":1944412688, "details":[{"type":"table", "Width":"64"}]}, {"from":1944427568, "to":1944363424, "details":[{"type":"table", "Width":"1"}]}, {"from":1944427568, "to":1944412688, "details":[{"type":"table", "Width":"1"}]}, {"from":1944427568, "to":1944503408, "details":[{"type":"table", "Width":"1"}]}, {"from":1944437344, "to":1914360080, "details":[{"type":"table", "Width":"32"}]}, {"from":1944437344, "to":1914383936, "details":[{"type":"table", "Width":"32"}]}, {"from":1944450112, "to":1944437344, "details":[{"type":"table", "Width":"64"}]}, {"from":1944452320, "to":1944325712, "details":[{"type":"table", "Width":"1"}]}, {"from":1944452320, "to":1944373728, "details":[{"type":"table", "Width":"1"}]}, {"from":1944452320, "to":1944437344, "details":[{"type":"table", "Width":"1"}]}, {"from":1944462960, "to":1944465696, "details":[{"type":"table", "Width":"64"}]}, {"from":1944465696, "to":1914359744, "details":[{"type":"table", "Width":"32"}]}, {"from":1944465696, "to":1914423568, "details":[{"type":"table", "Width":"32"}]}, {"from":1944475472, "to":1914359072, "details":[{"type":"table", "Width":"32"}]}, {"from":1944475472, "to":1943415456, "details":[{"type":"table", "Width":"32"}]}, {"from":1944490944, "to":1944475472, "details":[{"type":"table", "Width":"64"}]}, {"from":1944501200, "to":1944503408, "details":[{"type":"table", "Width":"64"}]}, {"from":1944503408, "to":1914376144, "details":[{"type":"table", "Width":"32"}]}, {"from":1944503408, "to":1943596496, "details":[{"type":"table", "Width":"32"}]}, {"from":1947731776, "to":1971056080, "details":[{"type":"table", "Width":"32"}]}, {"from":1955050192, "to":1910912624, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1911669920, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1914348352, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1914351408, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1914363440, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1914372672, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1914397872, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1914412464, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1914438288, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1914451760, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1943412400, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1943567664, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1944427568, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1944452320, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1947731776, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1970955744, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1970958176, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1970958512, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1970988480, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1970990912, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1971021184, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1971023616, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1971056080, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1971345760, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1971408944, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1978632192, "details":[{"type":"table", "Width":"16"}]}, {"from":1955050192, "to":1979835216, "details":[{"type":"table", "Width":"16"}]}, {"from":1959504368, "to":1978632192, "details":[{"type":"table", "Width":"32"}]}, {"from":1970955744, "to":1970958176, "details":[{"type":"table", "Width":"32"}]}, {"from":1970958176, "to":1914351072, "details":[{"type":"table", "Width":"32"}]}, {"from":1970958176, "to":1914396704, "details":[{"type":"table", "Width":"32"}]}, {"from":1970958176, "to":1914437120, "details":[{"type":"table", "Width":"32"}]}, {"from":1970958176, "to":1943571328, "details":[{"type":"table", "Width":"32"}]}, {"from":1970958176, "to":1943581568, "details":[{"type":"table", "Width":"32"}]}, {"from":1970958176, "to":1970958512, "details":[{"type":"table", "Width":"32"}]}, {"from":1970958512, "to":1970988480, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1970988480, "to":1970990912, "details":[{"type":"table", "Width":"32"}]}, {"from":1970990912, "to":1914375808, "details":[{"type":"table", "Width":"32"}]}, {"from":1970991248, "to":1970958176, "details":[{"type":"table", "Width":"32"}]}, {"from":1971021184, "to":1971023616, "details":[{"type":"table", "Width":"32"}]}, {"from":1971023616, "to":1914376480, "details":[{"type":"table", "Width":"32"}]}, {"from":1971023952, "to":1970990912, "details":[{"type":"table", "Width":"32"}]}, {"from":1971056080, "to":1914359744, "details":[{"type":"table", "Width":"32"}]}, {"from":1971056416, "to":1971023616, "details":[{"type":"table", "Width":"32"}]}, {"from":1971311824, "to":1914359408, "details":[{"type":"table", "Width":"32"}]}, {"from":1971311824, "to":1914423568, "details":[{"type":"table", "Width":"32"}]}, {"from":1971343552, "to":1971311824, "details":[{"type":"table", "Width":"64"}]}, {"from":1971345760, "to":1944401344, "details":[{"type":"table", "Width":"1"}]}, {"from":1971345760, "to":1944465696, "details":[{"type":"table", "Width":"1"}]}, {"from":1971345760, "to":1971311824, "details":[{"type":"table", "Width":"1"}]}, {"from":1971375024, "to":1914376480, "details":[{"type":"table", "Width":"32"}]}, {"from":1971375024, "to":1943415456, "details":[{"type":"table", "Width":"32"}]}, {"from":1971406208, "to":1971375024, "details":[{"type":"table", "Width":"64"}]}, {"from":1971408944, "to":1944335888, "details":[{"type":"table", "Width":"1"}]}, {"from":1971408944, "to":1944475472, "details":[{"type":"table", "Width":"1"}]}, {"from":1971408944, "to":1971375024, "details":[{"type":"table", "Width":"1"}]}, {"from":1978632192, "to":1914360416, "details":[{"type":"table", "Width":"32"}]}]}, "1951886752":{"nodes":[{"name":"Loop Orch", "id":1913562576, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":86}]], "type":"inst"}, {"name":"Entry", "id":1914476496, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":1971618656, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":86}]], "type":"inst"}, {"name":"Feedback", "id":1971618992, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":86}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1971629840, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1971633088, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1971643520, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":1538}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1971645312, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"<arg0>", "id":1971656704, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1971659536, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"<arg3>", "id":1971667888, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg3>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"\'i\'", "id":1971682064, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":86}]], "type":"inst"}, {"name":"<<", "id":1971684496, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"2 (0x2)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"Exit", "id":1995465216, "start":"2.00", "end":"5.00", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"448", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}], "links":[{"from":1913562576, "to":1971618992, "reverse":1, "details":[{"type":"table", "Width":"4"}]}, {"from":1913562576, "to":1995465216, "reverse":1, "details":[{"type":"table", "Width":"4"}]}, {"from":1914476496, "to":1913562576, "details":[{"type":"table", "Width":"16"}]}, {"from":1914476496, "to":1971618992, "details":[{"type":"table", "Width":"16"}]}, {"from":1914476496, "to":1971682064, "details":[{"type":"table", "Width":"16"}]}, {"from":1914476496, "to":1995465216, "details":[{"type":"table", "Width":"16"}]}, {"from":1971618656, "to":1971618992, "details":[{"type":"table", "Width":"64"}]}, {"from":1971618992, "to":1971682064, "reverse":1, "details":[{"type":"table", "Width":"64"}]}, {"from":1971629840, "to":1995465216, "details":[{"type":"table", "Width":"64"}]}, {"from":1971633088, "to":1995465216, "details":[{"type":"table", "Width":"64"}]}, {"from":1971643520, "to":1995465216, "details":[{"type":"table", "Width":"64"}]}, {"from":1971645312, "to":1995465216, "details":[{"type":"table", "Width":"64"}]}, {"from":1971656704, "to":1971659536, "details":[{"type":"table", "Width":"64"}]}, {"from":1971659536, "to":1971643520, "details":[{"type":"table", "Width":"64"}]}, {"from":1971667888, "to":1971659536, "details":[{"type":"table", "Width":"64"}]}, {"from":1971682064, "to":1971618656, "details":[{"type":"table", "Width":"64"}]}, {"from":1971682064, "to":1971629840, "details":[{"type":"table", "Width":"64"}]}, {"from":1971682064, "to":1971633088, "details":[{"type":"table", "Width":"64"}]}, {"from":1971682064, "to":1971645312, "details":[{"type":"table", "Width":"64"}]}, {"from":1971682064, "to":1971684496, "details":[{"type":"table", "Width":"64"}]}, {"from":1971682064, "to":1995465216, "details":[{"type":"table", "Width":"64"}]}, {"from":1971684496, "to":1971643520, "details":[{"type":"table", "Width":"64"}]}]}, "1952320784":{"nodes":[{"name":"FFwd Src", "id":1913581920, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1913584656, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1913980016, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1913983264, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914014432, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914043856, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":1914047104, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914075984, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914079232, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914107456, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914110080, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914141008, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914172480, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914175104, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1914328144, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1914330352, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1914332560, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1943474112, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1943476320, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1943585680, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1943588928, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1944331488, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":1960489920, "start":"7.00", "end":"10.00", "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1970799584, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":1970802832, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1970811904, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1970816512, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1970818720, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1970820928, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Entry", "id":1971559248, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"<arg8>", "id":1971559584, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1971561904, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1971564112, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1971696080, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1971704928, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"4 (0x4)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1971705936, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":1971708560, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"<arg8>", "id":1971717360, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1971719568, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"3 (0x3)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"<arg8>", "id":1971720240, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1971731584, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"<arg8>", "id":1971732256, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1971734464, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"FFwd Src", "id":1981795472, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1985930032, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1985932240, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1985934448, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1986136016, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1986138224, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1988781152, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1988783888, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}], "links":[{"from":1913980016, "to":1970820928, "details":[{"type":"table", "Width":"64"}]}, {"from":1913983264, "to":1988781152, "details":[{"type":"table", "Width":"64"}]}, {"from":1914014432, "to":1970818720, "details":[{"type":"table", "Width":"64"}]}, {"from":1914043856, "to":1914047104, "details":[{"type":"table", "Width":"64"}]}, {"from":1914043856, "to":1971564112, "details":[{"type":"table", "Width":"64"}]}, {"from":1914047104, "to":1970816512, "details":[{"type":"table", "Width":"32"}]}, {"from":1914075984, "to":1985934448, "details":[{"type":"table", "Width":"64"}]}, {"from":1914079232, "to":1943474112, "details":[{"type":"table", "Width":"64"}]}, {"from":1914107456, "to":1985930032, "details":[{"type":"table", "Width":"64"}]}, {"from":1914110080, "to":1985932240, "details":[{"type":"table", "Width":"64"}]}, {"from":1914141008, "to":1986138224, "details":[{"type":"table", "Width":"64"}]}, {"from":1914172480, "to":1988783888, "details":[{"type":"table", "Width":"64"}]}, {"from":1914175104, "to":1986136016, "details":[{"type":"table", "Width":"64"}]}, {"from":1943585680, "to":1981795472, "details":[{"type":"table", "Width":"64"}]}, {"from":1944331488, "to":1943476320, "details":[{"type":"table", "Width":"64"}]}, {"from":1970799584, "to":1913584656, "details":[{"type":"table", "Width":"64"}]}, {"from":1970799584, "to":1970802832, "details":[{"type":"table", "Width":"64"}]}, {"from":1970802832, "to":1971561904, "details":[{"type":"table", "Width":"32"}]}, {"from":1970811904, "to":1913581920, "details":[{"type":"table", "Width":"32"}]}, {"from":1971559584, "to":1971731584, "details":[{"type":"table", "Width":"32"}]}, {"from":1971696080, "to":1914332560, "details":[{"type":"table", "Width":"64"}]}, {"from":1971696080, "to":1970811904, "details":[{"type":"table", "Width":"64"}]}, {"from":1971704928, "to":1914043856, "details":[{"type":"table", "Width":"32"}]}, {"from":1971704928, "to":1914079232, "details":[{"type":"table", "Width":"32"}]}, {"from":1971704928, "to":1943585680, "details":[{"type":"table", "Width":"32"}]}, {"from":1971704928, "to":1943588928, "details":[{"type":"table", "Width":"32"}]}, {"from":1971704928, "to":1944331488, "details":[{"type":"table", "Width":"32"}]}, {"from":1971705936, "to":1914328144, "details":[{"type":"table", "Width":"64"}]}, {"from":1971705936, "to":1971708560, "details":[{"type":"table", "Width":"64"}]}, {"from":1971708560, "to":1914330352, "details":[{"type":"table", "Width":"32"}]}, {"from":1971717360, "to":1971719568, "details":[{"type":"table", "Width":"32"}]}, {"from":1971719568, "to":1914075984, "details":[{"type":"table", "Width":"32"}]}, {"from":1971719568, "to":1914107456, "details":[{"type":"table", "Width":"32"}]}, {"from":1971719568, "to":1914110080, "details":[{"type":"table", "Width":"32"}]}, {"from":1971719568, "to":1970799584, "details":[{"type":"table", "Width":"32"}]}, {"from":1971720240, "to":1971704928, "details":[{"type":"table", "Width":"32"}]}, {"from":1971731584, "to":1913980016, "details":[{"type":"table", "Width":"32"}]}, {"from":1971731584, "to":1913983264, "details":[{"type":"table", "Width":"32"}]}, {"from":1971731584, "to":1914014432, "details":[{"type":"table", "Width":"32"}]}, {"from":1971731584, "to":1971705936, "details":[{"type":"table", "Width":"32"}]}, {"from":1971732256, "to":1971734464, "details":[{"type":"table", "Width":"32"}]}, {"from":1971734464, "to":1914141008, "details":[{"type":"table", "Width":"32"}]}, {"from":1971734464, "to":1914172480, "details":[{"type":"table", "Width":"32"}]}, {"from":1971734464, "to":1914175104, "details":[{"type":"table", "Width":"32"}]}, {"from":1971734464, "to":1971696080, "details":[{"type":"table", "Width":"32"}]}]}, "1955508960":{"nodes":[{"name":"Xor", "id":1913234352, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "type":"inst"}, {"name":"Loop Orch", "id":1913235360, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":1913688080, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"?", "id":1913690288, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1913692720, "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1913693056, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1914340400, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"<<", "id":1914344480, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":1914353168, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"FFwd Dest", "id":1914355888, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":1914365392, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"<<", "id":1914369920, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":1914378240, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"FFwd Dest", "id":1914380960, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":1914390880, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"<<", "id":1914394960, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"FFwd Dest", "id":1914406496, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1914416368, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1914418576, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1914429216, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1914444880, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":1914454080, "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"Feedback", "id":1914454416, "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'count\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"+", "id":1914457136, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":56}]], "type":"inst"}, {"name":"Feedback", "id":1914457472, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"dict_offset", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":56}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914465760, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914466096, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914466432, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914466768, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1914467104, "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1914467440, "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1914467776, "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1914468112, "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "id":1914468448, "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "id":1914468784, "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add", "id":1914469120, "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"\'count\'", "id":1914469792, "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'count\'", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":40}]], "type":"inst"}, {"name":"ST", "id":1914478192, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914482272, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914482608, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914482944, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914483280, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"Feedback", "id":1914490624, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"FFwd Dest", "id":1914493872, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1914759536, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1914761744, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Entry", "id":1943296784, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1943554496, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1943556704, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1944342080, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944346992, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1944357552, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1944367696, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944369904, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1944380544, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944396496, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1944406240, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944408448, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944418048, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944420256, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"dict_offset", "id":1944430480, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Select", "id":1944432912, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Feedback", "id":1944433248, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'init\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"\'init\'", "id":1944443328, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'init\'", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1944445760, "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944446096, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"LD", "id":1944455136, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944470688, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1944481456, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944483664, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1944493888, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"?", "id":1944757808, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1944760240, "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944760576, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"?", "id":1970924192, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1970926624, "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1970926960, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1971678256, "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"Exit", "id":1982455328, "start":"9.00", "end":"12.00", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}], "links":[{"from":1913234352, "to":1913235360, "details":[{"type":"table", "Width":"1"}]}, {"from":1913234352, "to":1914340400, "details":[{"type":"table", "Width":"1"}]}, {"from":1913234352, "to":1914365392, "details":[{"type":"table", "Width":"1"}]}, {"from":1913234352, "to":1914390880, "details":[{"type":"table", "Width":"1"}]}, {"from":1913234352, "to":1914418576, "details":[{"type":"table", "Width":"1"}]}, {"from":1913234352, "to":1914429216, "details":[{"type":"table", "Width":"1"}]}, {"from":1913234352, "to":1914478192, "details":[{"type":"table", "Width":"1"}]}, {"from":1913234352, "to":1914761744, "details":[{"type":"table", "Width":"1"}]}, {"from":1913234352, "to":1943556704, "details":[{"type":"table", "Width":"1"}]}, {"from":1913234352, "to":1944342080, "details":[{"type":"table", "Width":"1"}]}, {"from":1913234352, "to":1944369904, "details":[{"type":"table", "Width":"1"}]}, {"from":1913234352, "to":1944380544, "details":[{"type":"table", "Width":"1"}]}, {"from":1913234352, "to":1944408448, "details":[{"type":"table", "Width":"1"}]}, {"from":1913234352, "to":1944420256, "details":[{"type":"table", "Width":"1"}]}, {"from":1913234352, "to":1944455136, "details":[{"type":"table", "Width":"1"}]}, {"from":1913234352, "to":1944483664, "details":[{"type":"table", "Width":"1"}]}, {"from":1913234352, "to":1944493888, "details":[{"type":"table", "Width":"1"}]}, {"from":1913234352, "to":1971678256, "details":[{"type":"table", "Width":"1"}]}, {"from":1913235360, "to":1913234352, "reverse":1, "details":[{"type":"table", "Width":"4"}]}, {"from":1913235360, "to":1914353168, "details":[{"type":"table", "Width":"4"}]}, {"from":1913235360, "to":1914378240, "details":[{"type":"table", "Width":"4"}]}, {"from":1913235360, "to":1914454416, "details":[{"type":"table", "Width":"4"}]}, {"from":1913235360, "to":1914457472, "details":[{"type":"table", "Width":"4"}]}, {"from":1913235360, "to":1914490624, "details":[{"type":"table", "Width":"4"}]}, {"from":1913235360, "to":1944433248, "details":[{"type":"table", "Width":"4"}]}, {"from":1913235360, "to":1982455328, "details":[{"type":"table", "Width":"4"}]}, {"from":1913688080, "to":1913692720, "details":[{"type":"table", "Width":"32"}]}, {"from":1913690288, "to":1913692720, "details":[{"type":"table", "Width":"32"}]}, {"from":1913692720, "to":1914466768, "details":[{"type":"table", "Width":"32"}]}, {"from":1913693056, "to":1970926624, "details":[{"type":"table", "Width":"32"}]}, {"from":1914344480, "to":1914478192, "details":[{"type":"table", "Width":"32"}]}, {"from":1914344480, "to":1914490624, "details":[{"type":"table", "Width":"32"}]}, {"from":1914353168, "to":1970924192, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1914355888, "to":1914340400, "details":[{"type":"table", "Width":"64"}]}, {"from":1914369920, "to":1914340400, "details":[{"type":"table", "Width":"32"}]}, {"from":1914369920, "to":1914353168, "details":[{"type":"table", "Width":"32"}]}, {"from":1914378240, "to":1944757808, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1914380960, "to":1914365392, "details":[{"type":"table", "Width":"64"}]}, {"from":1914394960, "to":1914365392, "details":[{"type":"table", "Width":"32"}]}, {"from":1914394960, "to":1914378240, "details":[{"type":"table", "Width":"32"}]}, {"from":1914406496, "to":1914390880, "details":[{"type":"table", "Width":"64"}]}, {"from":1914416368, "to":1914418576, "details":[{"type":"table", "Width":"64"}]}, {"from":1914418576, "to":1914466096, "details":[{"type":"table", "Width":"32"}]}, {"from":1914429216, "to":1914483280, "details":[{"type":"table", "Width":"32"}]}, {"from":1914444880, "to":1914429216, "details":[{"type":"table", "Width":"64"}]}, {"from":1914454080, "to":1914454416, "details":[{"type":"table", "Width":"64"}]}, {"from":1914454080, "to":1971678256, "details":[{"type":"table", "Width":"64"}]}, {"from":1914454416, "to":1914469792, "reverse":1, "details":[{"type":"table", "Width":"64"}]}, {"from":1914457136, "to":1914457472, "details":[{"type":"table", "Width":"32"}]}, {"from":1914457472, "to":1944430480, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1914465760, "to":1914467776, "details":[{"type":"table", "Width":"33"}]}, {"from":1914466096, "to":1914467776, "details":[{"type":"table", "Width":"33"}]}, {"from":1914466432, "to":1914468112, "details":[{"type":"table", "Width":"33"}]}, {"from":1914466768, "to":1914468112, "details":[{"type":"table", "Width":"33"}]}, {"from":1914467104, "to":1914468448, "details":[{"type":"table", "Width":"34"}]}, {"from":1914467440, "to":1914468448, "details":[{"type":"table", "Width":"34"}]}, {"from":1914467776, "to":1914468784, "details":[{"type":"table", "Width":"34"}]}, {"from":1914468112, "to":1914468784, "details":[{"type":"table", "Width":"34"}]}, {"from":1914468448, "to":1914469120, "details":[{"type":"table", "Width":"35"}]}, {"from":1914468784, "to":1914469120, "details":[{"type":"table", "Width":"35"}]}, {"from":1914469120, "to":1914454080, "details":[{"type":"table", "Width":"36"}]}, {"from":1914469792, "to":1914454080, "details":[{"type":"table", "Width":"64"}]}, {"from":1914482272, "to":1914467104, "details":[{"type":"table", "Width":"33"}]}, {"from":1914482608, "to":1914467104, "details":[{"type":"table", "Width":"33"}]}, {"from":1914482944, "to":1914467440, "details":[{"type":"table", "Width":"33"}]}, {"from":1914483280, "to":1914467440, "details":[{"type":"table", "Width":"33"}]}, {"from":1914490624, "to":1913690288, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1914493872, "to":1914478192, "details":[{"type":"table", "Width":"64"}]}, {"from":1914759536, "to":1914761744, "details":[{"type":"table", "Width":"64"}]}, {"from":1914761744, "to":1914482608, "details":[{"type":"table", "Width":"32"}]}, {"from":1943296784, "to":1913235360, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1913690288, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1913692720, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1914353168, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1914378240, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1914454416, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1914457472, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1914469792, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1914490624, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1944430480, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1944432912, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1944433248, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1944443328, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1944445760, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1944757808, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1944760240, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1970924192, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1970926624, "details":[{"type":"table", "Width":"16"}]}, {"from":1943296784, "to":1982455328, "details":[{"type":"table", "Width":"16"}]}, {"from":1943554496, "to":1943556704, "details":[{"type":"table", "Width":"64"}]}, {"from":1943556704, "to":1914466768, "details":[{"type":"table", "Width":"32"}]}, {"from":1944342080, "to":1914465760, "details":[{"type":"table", "Width":"32"}]}, {"from":1944346992, "to":1944493888, "details":[{"type":"table", "Width":"64"}]}, {"from":1944357552, "to":1944342080, "details":[{"type":"table", "Width":"64"}]}, {"from":1944367696, "to":1944369904, "details":[{"type":"table", "Width":"64"}]}, {"from":1944369904, "to":1914482272, "details":[{"type":"table", "Width":"32"}]}, {"from":1944380544, "to":1914466432, "details":[{"type":"table", "Width":"32"}]}, {"from":1944396496, "to":1944380544, "details":[{"type":"table", "Width":"64"}]}, {"from":1944406240, "to":1944408448, "details":[{"type":"table", "Width":"64"}]}, {"from":1944408448, "to":1914465760, "details":[{"type":"table", "Width":"32"}]}, {"from":1944418048, "to":1944420256, "details":[{"type":"table", "Width":"64"}]}, {"from":1944420256, "to":1914482944, "details":[{"type":"table", "Width":"32"}]}, {"from":1944430480, "to":1944432912, "details":[{"type":"table", "Width":"32"}]}, {"from":1944432912, "to":1914344480, "details":[{"type":"table", "Width":"32"}]}, {"from":1944432912, "to":1914369920, "details":[{"type":"table", "Width":"32"}]}, {"from":1944432912, "to":1914390880, "details":[{"type":"table", "Width":"32"}]}, {"from":1944432912, "to":1914394960, "details":[{"type":"table", "Width":"32"}]}, {"from":1944432912, "to":1914457136, "details":[{"type":"table", "Width":"32"}]}, {"from":1944432912, "to":1944433248, "details":[{"type":"table", "Width":"32"}]}, {"from":1944433248, "to":1944443328, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1944443328, "to":1944445760, "details":[{"type":"table", "Width":"32"}]}, {"from":1944445760, "to":1914482272, "details":[{"type":"table", "Width":"32"}]}, {"from":1944446096, "to":1944432912, "details":[{"type":"table", "Width":"32"}]}, {"from":1944455136, "to":1914483280, "details":[{"type":"table", "Width":"32"}]}, {"from":1944470688, "to":1944455136, "details":[{"type":"table", "Width":"64"}]}, {"from":1944481456, "to":1944483664, "details":[{"type":"table", "Width":"64"}]}, {"from":1944483664, "to":1914482608, "details":[{"type":"table", "Width":"32"}]}, {"from":1944493888, "to":1914466432, "details":[{"type":"table", "Width":"32"}]}, {"from":1944757808, "to":1944760240, "details":[{"type":"table", "Width":"32"}]}, {"from":1944760240, "to":1914482944, "details":[{"type":"table", "Width":"32"}]}, {"from":1944760576, "to":1944445760, "details":[{"type":"table", "Width":"32"}]}, {"from":1970924192, "to":1970926624, "details":[{"type":"table", "Width":"32"}]}, {"from":1970926624, "to":1914466096, "details":[{"type":"table", "Width":"32"}]}, {"from":1970926960, "to":1944760240, "details":[{"type":"table", "Width":"32"}]}]}};
var treeJSON={"nodes":[{"name":"Kernel<2>", "id":1902676584, "type":"kernel", "children":[{"name":"Kernel<2>.B4", "id":1903587664, "type":"bb"}, {"name":"Kernel<2>.B2", "id":1903587504, "type":"bb", "children":[{"name":"Cluster 4", "id":1926092320, "type":"cluster"}]}, {"name":"Kernel<2>.B0", "id":1903480000, "type":"bb"}, {"name":"Kernel<2>.B1", "id":1903586256, "type":"bb", "children":[{"name":"Cluster 3", "id":1922349152, "type":"cluster"}]}, {"name":"Kernel<2>.B3", "id":1903587584, "type":"bb", "children":[{"name":"Cluster 5", "id":1938157840, "type":"cluster"}]}]}, {"name":"Kernel<1>", "id":1902502744, "type":"kernel", "children":[{"name":"Kernel<1>.B1", "id":1902792992, "type":"bb", "children":[{"name":"Cluster 0", "id":1906082928, "type":"cluster"}]}, {"name":"Kernel<1>.B2", "id":1902793072, "type":"bb", "children":[{"name":"Cluster 1", "id":1908759120, "type":"cluster"}]}, {"name":"Kernel<1>.B0", "id":1902783408, "type":"bb"}, {"name":"Kernel<1>.B3", "id":1902793152, "type":"bb", "children":[{"name":"Cluster 2", "id":1909818720, "type":"cluster"}]}, {"name":"Kernel<1>.B4", "id":1902793232, "type":"bb"}]}, {"name":"Kernel<0>", "id":1902688072, "type":"kernel", "children":[{"name":"Kernel<0>.B2", "id":1903702416, "type":"bb", "children":[{"name":"Cluster 7", "id":1952320784, "type":"cluster"}]}, {"name":"Kernel<0>.B4", "id":1903702576, "type":"bb"}, {"name":"Kernel<0>.B0", "id":1903693216, "type":"bb"}, {"name":"Kernel<0>.B3", "id":1903702496, "type":"bb", "children":[{"name":"Cluster 8", "id":1955508960, "type":"cluster"}]}, {"name":"Kernel<0>.B1", "id":1903701168, "type":"bb", "children":[{"name":"Cluster 6", "id":1951886752, "type":"cluster"}]}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"Kernel<1>", "id":1902502744, "type":"kernel", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"dict_offset", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"116"}]}], "Requested size":"128 bytes", "Implemented size":"512 bytes = (4 replicates) x (4 banks) x (8 words per bank) x (4 bytes per word)", "Memory Usage":"32 MLABs", "Number of banks":"4", "Bank width (word size)":"4 bytes", "Bank depth":"8 words", "Number of replicates":"4", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}, {"type":"text", "text":"For each bank, 4 replicates were created  to efficiently support multiple accesses."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory(MLAB), singlepump, numbanks(4), max_replicates(4)", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"memsys", "children":[{"name":"Bank 0", "id":3, "details":[{"type":"table", "Memory Usage":"8 MLABs", "Bank width":"4 bytes", "Bank depth":"8 words", "Implemented bank size":"128 bytes = (4 replicates) x (8 words) x (4 bytes per word)", "Number of active ports":"8", "Number of read ports":"4", "Number of write ports":"4", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}, {"type":"text", "text":"For each bank, 4 replicates were created  to efficiently support multiple accesses."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"bank", "children":[{"name":"Replicate 0", "id":4, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"replicate", "children":[{"name":"R", "id":5, "type":"port"}, {"name":"W", "id":6, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}, {"name":"Replicate 1", "id":8, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"replicate", "children":[{"name":"R", "id":9, "type":"port"}, {"name":"W", "id":10, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}, {"name":"Replicate 2", "id":12, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"replicate", "children":[{"name":"R", "id":13, "type":"port"}, {"name":"W", "id":14, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}, {"name":"Replicate 3", "id":16, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"replicate", "children":[{"name":"R", "id":17, "type":"port"}, {"name":"W", "id":18, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":20, "details":[{"type":"table", "Memory Usage":"8 MLABs", "Bank width":"4 bytes", "Bank depth":"8 words", "Implemented bank size":"128 bytes = (4 replicates) x (8 words) x (4 bytes per word)", "Number of active ports":"8", "Number of read ports":"4", "Number of write ports":"4", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}, {"type":"text", "text":"For each bank, 4 replicates were created  to efficiently support multiple accesses."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"bank", "children":[{"name":"Replicate 0", "id":21, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"replicate", "children":[{"name":"R", "id":22, "type":"port"}, {"name":"W", "id":23, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}, {"name":"Replicate 1", "id":25, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"replicate", "children":[{"name":"R", "id":26, "type":"port"}, {"name":"W", "id":27, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}, {"name":"Replicate 2", "id":29, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"replicate", "children":[{"name":"R", "id":30, "type":"port"}, {"name":"W", "id":31, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}, {"name":"Replicate 3", "id":33, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"replicate", "children":[{"name":"R", "id":34, "type":"port"}, {"name":"W", "id":35, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":37, "details":[{"type":"table", "Memory Usage":"8 MLABs", "Bank width":"4 bytes", "Bank depth":"8 words", "Implemented bank size":"128 bytes = (4 replicates) x (8 words) x (4 bytes per word)", "Number of active ports":"8", "Number of read ports":"4", "Number of write ports":"4", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}, {"type":"text", "text":"For each bank, 4 replicates were created  to efficiently support multiple accesses."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"bank", "children":[{"name":"Replicate 0", "id":38, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"replicate", "children":[{"name":"R", "id":39, "type":"port"}, {"name":"W", "id":40, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}, {"name":"Replicate 1", "id":42, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"replicate", "children":[{"name":"R", "id":43, "type":"port"}, {"name":"W", "id":44, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}, {"name":"Replicate 2", "id":46, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"replicate", "children":[{"name":"R", "id":47, "type":"port"}, {"name":"W", "id":48, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}, {"name":"Replicate 3", "id":50, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"replicate", "children":[{"name":"R", "id":51, "type":"port"}, {"name":"W", "id":52, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":54, "details":[{"type":"table", "Memory Usage":"8 MLABs", "Bank width":"4 bytes", "Bank depth":"8 words", "Implemented bank size":"128 bytes = (4 replicates) x (8 words) x (4 bytes per word)", "Number of active ports":"8", "Number of read ports":"4", "Number of write ports":"4", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}, {"type":"text", "text":"For each bank, 4 replicates were created  to efficiently support multiple accesses."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"bank", "children":[{"name":"Replicate 0", "id":55, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"replicate", "children":[{"name":"R", "id":56, "type":"port"}, {"name":"W", "id":57, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}, {"name":"Replicate 1", "id":59, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"replicate", "children":[{"name":"R", "id":60, "type":"port"}, {"name":"W", "id":61, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}, {"name":"Replicate 2", "id":63, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"replicate", "children":[{"name":"R", "id":64, "type":"port"}, {"name":"W", "id":65, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}, {"name":"Replicate 3", "id":67, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":116}]], "type":"replicate", "children":[{"name":"R", "id":68, "type":"port"}, {"name":"W", "id":69, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"_arg_", "id":71, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"Unknown Name #0", "id":72, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}]}], "type":"unsynth"}, {"name":"AccessRange", "id":73, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"882"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":882}]], "type":"reg"}, {"name":"MemRange", "id":74, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Offset", "id":75, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Id", "id":76, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"807"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":807}]], "type":"reg"}, {"name":"compare_offset", "id":77, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"32"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":32}]], "type":"unsynth"}, {"name":"hash", "id":78, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"33"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":33}]], "type":"unsynth"}]}, {"name":"Load", "id":1903496672, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903497392, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903498112, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903498832, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903520064, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903520992, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903521920, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903522848, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903523520, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903524192, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903524864, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903525536, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903526208, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903439616, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903440288, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903440960, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Store", "id":1903489976, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"217", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"123"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"Store", "id":1903490440, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"217", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"123"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"Store", "id":1903490904, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"217", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"123"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"Store", "id":1903491368, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"217", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"123"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"Store", "id":1903442040, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"3", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Store", "id":1903443656, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"3", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Store", "id":1903445272, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"3", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Store", "id":1903446888, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"3", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"SHARE", "id":7, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":11, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":15, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":19, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":24, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":28, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":32, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":36, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":41, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":45, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":49, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":53, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":58, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":62, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":66, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":70, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}]}, {"name":"Kernel<2>", "id":1902676584, "type":"kernel", "children":[{"name":"Local Memory", "id":79, "type":"memtype", "children":[{"name":"dict_offset", "id":80, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"149"}]}], "Requested size":"128 bytes", "Implemented size":"256 bytes = (2 replicates) x (4 banks) x (8 words per bank) x (4 bytes per word)", "Memory Usage":"16 MLABs", "Number of banks":"4", "Bank width (word size)":"4 bytes", "Bank depth":"8 words", "Number of replicates":"2", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Double-pumped", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}, {"type":"text", "text":"For each bank, 2 replicates were created  to efficiently support multiple accesses."}, {"type":"text", "text":"Variable dict_offset only needs 2 replicates to achieve a stall-free configuration. User specified max_replicates attribute ignored."}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory(MLAB), doublepump, numbanks(4), max_replicates(4)", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":149}]], "type":"memsys", "children":[{"name":"Bank 0", "id":81, "details":[{"type":"table", "Memory Usage":"4 MLABs", "Bank width":"4 bytes", "Bank depth":"8 words", "Implemented bank size":"64 bytes = (2 replicates) x (8 words) x (4 bytes per word)", "Number of active ports":"6", "Number of read ports":"4", "Number of write ports":"2", "Number of un-used ports":"2", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}, {"type":"text", "text":"For each bank, 2 replicates were created  to efficiently support multiple accesses."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":149}]], "type":"bank", "children":[{"name":"Replicate 0", "id":82, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"4", "Number of read ports":"2", "Number of write ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":149}]], "type":"replicate", "children":[{"name":"R", "id":83, "type":"port"}, {"name":"R", "id":84, "type":"port"}, {"name":"W", "id":85, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}, {"name":"Replicate 1", "id":87, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"4", "Number of read ports":"2", "Number of write ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":149}]], "type":"replicate", "children":[{"name":"R", "id":88, "type":"port"}, {"name":"R", "id":89, "type":"port"}, {"name":"W", "id":90, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":92, "details":[{"type":"table", "Memory Usage":"4 MLABs", "Bank width":"4 bytes", "Bank depth":"8 words", "Implemented bank size":"64 bytes = (2 replicates) x (8 words) x (4 bytes per word)", "Number of active ports":"6", "Number of read ports":"4", "Number of write ports":"2", "Number of un-used ports":"2", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}, {"type":"text", "text":"For each bank, 2 replicates were created  to efficiently support multiple accesses."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":149}]], "type":"bank", "children":[{"name":"Replicate 0", "id":93, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"4", "Number of read ports":"2", "Number of write ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":149}]], "type":"replicate", "children":[{"name":"R", "id":94, "type":"port"}, {"name":"R", "id":95, "type":"port"}, {"name":"W", "id":96, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}, {"name":"Replicate 1", "id":98, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"4", "Number of read ports":"2", "Number of write ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":149}]], "type":"replicate", "children":[{"name":"R", "id":99, "type":"port"}, {"name":"R", "id":100, "type":"port"}, {"name":"W", "id":101, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":103, "details":[{"type":"table", "Memory Usage":"4 MLABs", "Bank width":"4 bytes", "Bank depth":"8 words", "Implemented bank size":"64 bytes = (2 replicates) x (8 words) x (4 bytes per word)", "Number of active ports":"6", "Number of read ports":"4", "Number of write ports":"2", "Number of un-used ports":"2", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}, {"type":"text", "text":"For each bank, 2 replicates were created  to efficiently support multiple accesses."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":149}]], "type":"bank", "children":[{"name":"Replicate 0", "id":104, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"4", "Number of read ports":"2", "Number of write ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":149}]], "type":"replicate", "children":[{"name":"R", "id":105, "type":"port"}, {"name":"R", "id":106, "type":"port"}, {"name":"W", "id":107, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}, {"name":"Replicate 1", "id":109, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"4", "Number of read ports":"2", "Number of write ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":149}]], "type":"replicate", "children":[{"name":"R", "id":110, "type":"port"}, {"name":"R", "id":111, "type":"port"}, {"name":"W", "id":112, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":114, "details":[{"type":"table", "Memory Usage":"4 MLABs", "Bank width":"4 bytes", "Bank depth":"8 words", "Implemented bank size":"64 bytes = (2 replicates) x (8 words) x (4 bytes per word)", "Number of active ports":"6", "Number of read ports":"4", "Number of write ports":"2", "Number of un-used ports":"2", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}, {"type":"text", "text":"For each bank, 2 replicates were created  to efficiently support multiple accesses."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":149}]], "type":"bank", "children":[{"name":"Replicate 0", "id":115, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"4", "Number of read ports":"2", "Number of write ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":149}]], "type":"replicate", "children":[{"name":"R", "id":116, "type":"port"}, {"name":"R", "id":117, "type":"port"}, {"name":"W", "id":118, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}, {"name":"Replicate 1", "id":120, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"4", "Number of read ports":"2", "Number of write ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":149}]], "type":"replicate", "children":[{"name":"R", "id":121, "type":"port"}, {"name":"R", "id":122, "type":"port"}, {"name":"W", "id":123, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"AccessRange", "id":125, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"882"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":882}]], "type":"reg"}, {"name":"MemRange", "id":126, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Offset", "id":127, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Id", "id":128, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"807"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":807}]], "type":"reg"}, {"name":"compare_offset", "id":129, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"32"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":32}]], "type":"unsynth"}, {"name":"hash", "id":130, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"33"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":33}]], "type":"unsynth"}, {"name":"_arg_", "id":131, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"Unknown Name #1", "id":132, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}]}], "type":"unsynth"}]}, {"name":"Load", "id":1903643216, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903643936, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903644656, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903645376, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903664704, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"6", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903665632, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"6", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903666560, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"6", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903667488, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"6", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903668160, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"6", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903668832, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"6", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903669504, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"6", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903670176, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"6", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903670848, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"6", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903671520, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"6", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903672192, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"6", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903672864, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"6", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Store", "id":1903481192, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"217", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"156"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"Store", "id":1902693640, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"217", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"156"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"Store", "id":1902716168, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"217", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"156"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"Store", "id":1902666504, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"217", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"156"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"Store", "id":1902503384, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"11", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Store", "id":1902373832, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"11", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Store", "id":1902367576, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"11", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Store", "id":1903677352, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"11", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"SHARE", "id":86, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":91, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":97, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":102, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":108, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":113, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":119, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":124, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}]}, {"name":"Kernel<0>", "id":1902688072, "type":"kernel", "children":[{"name":"Local Memory", "id":133, "type":"memtype", "children":[{"name":"dict_offset", "id":134, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"83"}]}], "Requested size":"128 bytes", "Implemented size":"128 bytes = (4 banks) x (8 words per bank) x (4 bytes per word)", "Memory Usage":"8 RAMs", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 4 RAMs to 8 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Number of banks":"4", "Bank width (word size)":"4 bytes", "Bank depth":"8 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"True dual-port", "Pump configuration":"Double-pumped", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":83}]], "type":"memsys", "children":[{"name":"Bank 0", "id":135, "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"8 words", "Implemented bank size":"32 bytes = (8 words) x (4 bytes per word)", "Number of active ports":"4", "Number of read ports":"3", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":83}]], "type":"bank", "children":[{"name":"Replicate 0", "id":136, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"4", "Number of read ports":"3", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":83}]], "type":"replicate", "children":[{"name":"R", "id":137, "type":"port"}, {"name":"R", "id":139, "type":"port"}, {"name":"R", "id":140, "type":"port"}, {"name":"W", "id":141, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":143, "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"8 words", "Implemented bank size":"32 bytes = (8 words) x (4 bytes per word)", "Number of active ports":"4", "Number of read ports":"3", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":83}]], "type":"bank", "children":[{"name":"Replicate 0", "id":144, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"4", "Number of read ports":"3", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":83}]], "type":"replicate", "children":[{"name":"R", "id":145, "type":"port"}, {"name":"R", "id":147, "type":"port"}, {"name":"R", "id":148, "type":"port"}, {"name":"W", "id":149, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":151, "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"8 words", "Implemented bank size":"32 bytes = (8 words) x (4 bytes per word)", "Number of active ports":"4", "Number of read ports":"3", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":83}]], "type":"bank", "children":[{"name":"Replicate 0", "id":152, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"4", "Number of read ports":"3", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":83}]], "type":"replicate", "children":[{"name":"R", "id":153, "type":"port"}, {"name":"R", "id":155, "type":"port"}, {"name":"R", "id":156, "type":"port"}, {"name":"W", "id":157, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":159, "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"8 words", "Implemented bank size":"32 bytes = (8 words) x (4 bytes per word)", "Number of active ports":"4", "Number of read ports":"3", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":83}]], "type":"bank", "children":[{"name":"Replicate 0", "id":160, "details":[{"type":"table", "Implemented size":"32 bytes = (8 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"4", "Number of read ports":"3", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":83}]], "type":"replicate", "children":[{"name":"R", "id":161, "type":"port"}, {"name":"R", "id":163, "type":"port"}, {"name":"R", "id":164, "type":"port"}, {"name":"W", "id":165, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"8 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'dict_offset\' occupies memory words [0-31] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"AccessRange", "id":167, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"882"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":882}]], "type":"reg"}, {"name":"MemRange", "id":168, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Offset", "id":169, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Id", "id":170, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"807"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":807}]], "type":"reg"}, {"name":"compare_offset", "id":171, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"32"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":32}]], "type":"unsynth"}, {"name":"hash", "id":172, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"33"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":33}]], "type":"unsynth"}, {"name":"_arg_", "id":173, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"Unknown Name #2", "id":174, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}]}], "type":"unsynth"}]}, {"name":"Load", "id":1903758864, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903759584, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903760304, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903761024, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903694464, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903782848, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903783472, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903784096, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903784720, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903785344, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903785968, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903786592, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903787216, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903787840, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903788464, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":1903789088, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"dict_offset", "Start cycle":"2", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Store", "id":1902664448, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"217", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"90"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"Store", "id":1903752944, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"217", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"90"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"Store", "id":1903753344, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"217", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"90"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"Store", "id":1903753744, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"217", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"90"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"Store", "id":1903789760, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Store", "id":1903790832, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Store", "id":1903791904, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Store", "id":1903792976, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"dict_offset", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"95"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"SHARE", "id":138, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":142, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":146, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":150, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":154, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":158, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":162, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":166, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}]}], "links":[{"from":5, "to":1903522848}, {"from":7, "to":6}, {"from":1903489976, "to":7}, {"from":1903442040, "to":7}, {"from":9, "to":1903524864}, {"from":11, "to":10}, {"from":1903489976, "to":11}, {"from":1903442040, "to":11}, {"from":13, "to":1903439616}, {"from":15, "to":14}, {"from":1903489976, "to":15}, {"from":1903442040, "to":15}, {"from":17, "to":1903496672}, {"from":19, "to":18}, {"from":1903489976, "to":19}, {"from":1903442040, "to":19}, {"from":22, "to":1903520064}, {"from":24, "to":23}, {"from":1903490440, "to":24}, {"from":1903443656, "to":24}, {"from":26, "to":1903525536}, {"from":28, "to":27}, {"from":1903490440, "to":28}, {"from":1903443656, "to":28}, {"from":30, "to":1903440288}, {"from":32, "to":31}, {"from":1903490440, "to":32}, {"from":1903443656, "to":32}, {"from":34, "to":1903497392}, {"from":36, "to":35}, {"from":1903490440, "to":36}, {"from":1903443656, "to":36}, {"from":39, "to":1903520992}, {"from":41, "to":40}, {"from":1903490904, "to":41}, {"from":1903445272, "to":41}, {"from":43, "to":1903523520}, {"from":45, "to":44}, {"from":1903490904, "to":45}, {"from":1903445272, "to":45}, {"from":47, "to":1903440960}, {"from":49, "to":48}, {"from":1903490904, "to":49}, {"from":1903445272, "to":49}, {"from":51, "to":1903498112}, {"from":53, "to":52}, {"from":1903490904, "to":53}, {"from":1903445272, "to":53}, {"from":56, "to":1903521920}, {"from":58, "to":57}, {"from":1903491368, "to":58}, {"from":1903446888, "to":58}, {"from":60, "to":1903524192}, {"from":62, "to":61}, {"from":1903491368, "to":62}, {"from":1903446888, "to":62}, {"from":64, "to":1903526208}, {"from":66, "to":65}, {"from":1903491368, "to":66}, {"from":1903446888, "to":66}, {"from":68, "to":1903498832}, {"from":70, "to":69}, {"from":1903491368, "to":70}, {"from":1903446888, "to":70}, {"from":83, "to":1903667488}, {"from":84, "to":1903669504}, {"from":86, "to":85}, {"from":1903481192, "to":86}, {"from":1902503384, "to":86}, {"from":88, "to":1903643216}, {"from":89, "to":1903671520}, {"from":91, "to":90}, {"from":1903481192, "to":91}, {"from":1902503384, "to":91}, {"from":94, "to":1903664704}, {"from":95, "to":1903670176}, {"from":97, "to":96}, {"from":1902693640, "to":97}, {"from":1902373832, "to":97}, {"from":99, "to":1903643936}, {"from":100, "to":1903672192}, {"from":102, "to":101}, {"from":1902693640, "to":102}, {"from":1902373832, "to":102}, {"from":105, "to":1903665632}, {"from":106, "to":1903668160}, {"from":108, "to":107}, {"from":1902716168, "to":108}, {"from":1902367576, "to":108}, {"from":110, "to":1903644656}, {"from":111, "to":1903672864}, {"from":113, "to":112}, {"from":1902716168, "to":113}, {"from":1902367576, "to":113}, {"from":116, "to":1903666560}, {"from":117, "to":1903668832}, {"from":119, "to":118}, {"from":1902666504, "to":119}, {"from":1903677352, "to":119}, {"from":121, "to":1903645376}, {"from":122, "to":1903670848}, {"from":124, "to":123}, {"from":1902666504, "to":124}, {"from":1903677352, "to":124}, {"from":137, "to":138}, {"from":138, "to":1903758864}, {"from":138, "to":1903785968}, {"from":139, "to":1903784096}, {"from":140, "to":1903787840}, {"from":142, "to":141}, {"from":1902664448, "to":142}, {"from":1903789760, "to":142}, {"from":145, "to":146}, {"from":146, "to":1903759584}, {"from":146, "to":1903786592}, {"from":147, "to":1903694464}, {"from":148, "to":1903788464}, {"from":150, "to":149}, {"from":1903752944, "to":150}, {"from":1903790832, "to":150}, {"from":153, "to":154}, {"from":154, "to":1903760304}, {"from":154, "to":1903784720}, {"from":155, "to":1903782848}, {"from":156, "to":1903789088}, {"from":158, "to":157}, {"from":1903753344, "to":158}, {"from":1903791904, "to":158}, {"from":161, "to":162}, {"from":162, "to":1903761024}, {"from":162, "to":1903785344}, {"from":163, "to":1903783472}, {"from":164, "to":1903787216}, {"from":166, "to":165}, {"from":1903753744, "to":166}, {"from":1903792976, "to":166}]};
var systemJSON={};
var blockJSON={"1902783408":{"nodes":[{"name":"?", "id":2003063040, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "1902792992":{"nodes":[{"name":"Cluster 0", "id":1906082928, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader62_zts6kernelili1ees_c0_enter2_k0_zts6kernelili1ee1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":1907796048, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":1904117920, "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"448", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":1910062336, "start":"5.00", "end":"217.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"212"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"ST", "id":1913985712, "start":"217.00", "end":"218.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"ST", "id":1925714832, "start":"217.00", "end":"218.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"ST", "id":1971484352, "start":"217.00", "end":"218.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"LD", "id":1979629616, "start":"5.00", "end":"217.00", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"212"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"Loop Orch", "id":1979641664, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":119}]], "type":"inst"}, {"name":"ST", "id":2004672080, "start":"217.00", "end":"218.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}], "links":[{"from":1907796048, "to":1904117920}, {"from":1910062336, "to":1913985712, "details":[{"type":"table", "Width":"64"}]}, {"from":1904117920, "to":1910062336, "details":[{"type":"table", "Width":"448"}]}, {"from":1904117920, "to":1913985712, "details":[{"type":"table", "Width":"448"}]}, {"from":1904117920, "to":1925714832, "details":[{"type":"table", "Width":"448"}]}, {"from":1904117920, "to":1971484352, "details":[{"type":"table", "Width":"448"}]}, {"from":1979629616, "to":1913985712, "details":[{"type":"table", "Width":"128"}]}, {"from":1979629616, "to":1925714832, "details":[{"type":"table", "Width":"128"}]}, {"from":1979629616, "to":1971484352, "details":[{"type":"table", "Width":"128"}]}, {"from":1979629616, "to":2004672080, "details":[{"type":"table", "Width":"128"}]}, {"from":1904117920, "to":1979629616, "details":[{"type":"table", "Width":"448"}]}, {"from":1979641664, "to":1907796048, "details":[{"type":"table", "Width":"1"}]}, {"from":1904117920, "to":2004672080, "details":[{"type":"table", "Width":"448"}]}]}, "1902793072":{"nodes":[{"name":"Cluster 1", "id":1908759120, "start":"0.00", "end":"7.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader61_zts6kernelili1ees_c0_enter40_k0_zts6kernelili1ee0", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"7"}], "type":"bb", "children":[{"name":"Logic", "id":1908765744, "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":1909663840, "details":[{"type":"table", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}], "links":[{"from":1908765744, "to":1909663840}]}, "1902793152":{"nodes":[{"name":"Cluster 2", "id":1909818720, "start":"1.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader60_zts6kernelili1ees_c0_enter431_k0_zts6kernelili1ee1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"bb", "children":[{"name":"Logic", "id":1909826048, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":1911682528, "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":1998050912, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "type":"inst"}], "links":[{"from":1909826048, "to":1911682528}, {"from":1998050912, "to":1909826048, "details":[{"type":"table", "Width":"1"}]}]}, "1902793232":{"nodes":[{"name":"<arg4>", "id":1949141968, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":1949148208, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1949149456, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"<arg7>", "id":1949166928, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg7>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":1999622688, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Dest", "id":2004667344, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}], "links":[{"from":1949141968, "to":1949149456, "details":[{"type":"table", "Width":"64"}]}, {"from":1949148208, "to":1999622688, "details":[{"type":"table", "Width":"1"}]}, {"from":1949149456, "to":1949148208, "details":[{"type":"table", "Width":"64"}]}, {"from":1949166928, "to":1949149456, "details":[{"type":"table", "Width":"64"}]}, {"from":2004667344, "to":1949148208, "details":[{"type":"table", "Width":"64"}]}]}, "1903480000":{"nodes":[{"name":"?", "id":2003256640, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "1903586256":{"nodes":[{"name":"Cluster 3", "id":1922349152, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader62_zts6kernelili2ees_c0_enter2_k1_zts6kernelili2ee1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":1931226736, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":1929698000, "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"448", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":1920972448, "start":"5.00", "end":"217.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"212"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"ST", "id":1945689872, "start":"217.00", "end":"218.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"ST", "id":1960523408, "start":"217.00", "end":"218.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"ST", "id":1975332800, "start":"217.00", "end":"218.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"ST", "id":1975334048, "start":"217.00", "end":"218.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"LD", "id":1976391600, "start":"5.00", "end":"217.00", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"212"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"Loop Orch", "id":1995353120, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":152}]], "type":"inst"}], "links":[{"from":1931226736, "to":1929698000}, {"from":1920972448, "to":1975334048, "details":[{"type":"table", "Width":"64"}]}, {"from":1929698000, "to":1920972448, "details":[{"type":"table", "Width":"448"}]}, {"from":1929698000, "to":1945689872, "details":[{"type":"table", "Width":"448"}]}, {"from":1929698000, "to":1960523408, "details":[{"type":"table", "Width":"448"}]}, {"from":1929698000, "to":1975332800, "details":[{"type":"table", "Width":"448"}]}, {"from":1929698000, "to":1975334048, "details":[{"type":"table", "Width":"448"}]}, {"from":1976391600, "to":1945689872, "details":[{"type":"table", "Width":"128"}]}, {"from":1976391600, "to":1960523408, "details":[{"type":"table", "Width":"128"}]}, {"from":1976391600, "to":1975332800, "details":[{"type":"table", "Width":"128"}]}, {"from":1976391600, "to":1975334048, "details":[{"type":"table", "Width":"128"}]}, {"from":1929698000, "to":1976391600, "details":[{"type":"table", "Width":"448"}]}, {"from":1995353120, "to":1931226736, "details":[{"type":"table", "Width":"1"}]}]}, "1903587504":{"nodes":[{"name":"Cluster 4", "id":1926092320, "start":"0.00", "end":"10.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader61_zts6kernelili2ees_c0_enter40_k1_zts6kernelili2ee0", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"10"}], "type":"bb", "children":[{"name":"Logic", "id":1933643520, "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"7"}], "type":"inst"}, {"name":"Exit", "id":1939026992, "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}], "links":[{"from":1933643520, "to":1939026992}]}, "1903587584":{"nodes":[{"name":"Cluster 5", "id":1938157840, "start":"1.00", "end":"16.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader60_zts6kernelili2ees_c0_enter431_k1_zts6kernelili2ee1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"15"}], "type":"bb", "children":[{"name":"Logic", "id":1940628240, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"12"}], "type":"inst"}, {"name":"Exit", "id":1923071456, "details":[{"type":"table", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":1975293248, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "type":"inst"}], "links":[{"from":1940628240, "to":1923071456}, {"from":1975293248, "to":1940628240, "details":[{"type":"table", "Width":"1"}]}]}, "1903587664":{"nodes":[{"name":"ST", "id":1909896784, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1910643600, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"<arg7>", "id":1942855568, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg7>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg4>", "id":1943201520, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1945493648, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"Feedback", "id":1998105744, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}], "links":[{"from":1909896784, "to":1998105744, "details":[{"type":"table", "Width":"1"}]}, {"from":1910643600, "to":1909896784, "details":[{"type":"table", "Width":"64"}]}, {"from":1942855568, "to":1910643600, "details":[{"type":"table", "Width":"64"}]}, {"from":1943201520, "to":1910643600, "details":[{"type":"table", "Width":"64"}]}, {"from":1945493648, "to":1909896784, "details":[{"type":"table", "Width":"64"}]}]}, "1903693216":{"nodes":[{"name":"?", "id":1986194224, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "1903701168":{"nodes":[{"name":"Cluster 6", "id":1951886752, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader62_zts6kernelili0ees_c0_enter2_k2_zts6kernelili0ee1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":1943497264, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":1954703728, "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"448", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":1909093312, "start":"217.00", "end":"218.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"ST", "id":1910659728, "start":"217.00", "end":"218.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1912616912, "start":"5.00", "end":"217.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"212"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"ST", "id":1913141696, "start":"217.00", "end":"218.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"ST", "id":1942552848, "start":"217.00", "end":"218.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"Loop Orch", "id":1977665536, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":86}]], "type":"inst"}, {"name":"LD", "id":2004665296, "start":"5.00", "end":"217.00", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"212"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}], "links":[{"from":1943497264, "to":1954703728}, {"from":1954703728, "to":1909093312, "details":[{"type":"table", "Width":"448"}]}, {"from":1954703728, "to":1910659728, "details":[{"type":"table", "Width":"448"}]}, {"from":1912616912, "to":1913141696, "details":[{"type":"table", "Width":"64"}]}, {"from":1954703728, "to":1912616912, "details":[{"type":"table", "Width":"448"}]}, {"from":1954703728, "to":1913141696, "details":[{"type":"table", "Width":"448"}]}, {"from":1954703728, "to":1942552848, "details":[{"type":"table", "Width":"448"}]}, {"from":1977665536, "to":1943497264, "details":[{"type":"table", "Width":"1"}]}, {"from":2004665296, "to":1909093312, "details":[{"type":"table", "Width":"128"}]}, {"from":2004665296, "to":1910659728, "details":[{"type":"table", "Width":"128"}]}, {"from":2004665296, "to":1913141696, "details":[{"type":"table", "Width":"128"}]}, {"from":2004665296, "to":1942552848, "details":[{"type":"table", "Width":"128"}]}, {"from":1954703728, "to":2004665296, "details":[{"type":"table", "Width":"448"}]}]}, "1903702416":{"nodes":[{"name":"Cluster 7", "id":1952320784, "start":"0.00", "end":"10.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader61_zts6kernelili0ees_c0_enter40_k2_zts6kernelili0ee0", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"10"}], "type":"bb", "children":[{"name":"Logic", "id":1951667648, "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"7"}], "type":"inst"}, {"name":"Exit", "id":1959751552, "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}], "links":[{"from":1951667648, "to":1959751552}]}, "1903702496":{"nodes":[{"name":"Cluster 8", "id":1955508960, "start":"1.00", "end":"12.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader60_zts6kernelili0ees_c0_enter431_k2_zts6kernelili0ee1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"11"}], "type":"bb", "children":[{"name":"Logic", "id":1958054992, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"8"}], "type":"inst"}, {"name":"Exit", "id":1958551488, "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":1984226416, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "type":"inst"}], "links":[{"from":1958054992, "to":1958551488}, {"from":1984226416, "to":1958054992, "details":[{"type":"table", "Width":"1"}]}]}, "1903702576":{"nodes":[{"name":"ST", "id":1912074096, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}]], "type":"inst"}, {"name":"<arg4>", "id":1958983440, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg7>", "id":1979648336, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg7>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1992374864, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"Feedback", "id":2000753568, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2003826752, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}], "links":[{"from":1912074096, "to":2000753568, "details":[{"type":"table", "Width":"1"}]}, {"from":1958983440, "to":2003826752, "details":[{"type":"table", "Width":"64"}]}, {"from":1979648336, "to":2003826752, "details":[{"type":"table", "Width":"64"}]}, {"from":1992374864, "to":1912074096, "details":[{"type":"table", "Width":"64"}]}, {"from":2003826752, "to":1912074096, "details":[{"type":"table", "Width":"64"}]}]}};
var scheduleJSON={"1902502744":{"nodes":[{"name":"Kernel<1>.B0", "id":1902783408, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":2003063040, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"Kernel<1>.B1", "id":1902792992, "start":"2", "end":"220", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":1906082928, "start":"3", "end":"7", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader62_zts6kernelili1ees_c0_enter2_k0_zts6kernelili1ee1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"\'i\'", "id":1988596208, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":119}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2004000480, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2003997232, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2003208064, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"<<", "id":1988598640, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"2 (0x2)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"+", "id":1914310656, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":119}]], "type":"inst"}, {"name":"<arg0>", "id":1987004288, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"<arg3>", "id":1988599808, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg3>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1987007120, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2003206272, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":1538}]], "type":"inst"}, {"name":"Exit", "id":1980546384, "start":"4", "end":"7", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"448", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":1979629616, "start":"7", "end":"219", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"212"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"ST", "id":2004672080, "start":"219", "end":"220", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"ST", "id":1971484352, "start":"219", "end":"220", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"ST", "id":1925714832, "start":"219", "end":"220", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1910062336, "start":"7", "end":"219", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"212"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}, {"name":"ST", "id":1913985712, "start":"219", "end":"220", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "type":"inst"}]}, {"name":"Kernel<1>.B2", "id":1902793072, "start":"220", "end":"227", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":1908759120, "start":"220", "end":"227", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader61_zts6kernelili1ees_c0_enter40_k0_zts6kernelili1ee0", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"<arg8>", "id":1981634224, "start":"220", "end":"221", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1981636432, "start":"221", "end":"221", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"4 (0x4)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1979064128, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1943953136, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1943404592, "start":"222", "end":"224", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1943955344, "start":"224", "end":"224", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1970649536, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1943793568, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1970568464, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1943790832, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1944049776, "start":"221", "end":"221", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1944046528, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1943757808, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"<arg8>", "id":1989322432, "start":"220", "end":"221", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":2004108240, "start":"221", "end":"221", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1981637440, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":2003709984, "start":"222", "end":"224", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1944016688, "start":"224", "end":"224", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1944014480, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1943372784, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1943920000, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1943330816, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1943887120, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1943327568, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1943922208, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"<arg8>", "id":2004108912, "start":"220", "end":"221", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":2004111120, "start":"221", "end":"221", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1979947328, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":2004587296, "start":"222", "end":"224", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1943983808, "start":"224", "end":"224", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1944018896, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1913316672, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1943854656, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1913314048, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1943889856, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1913271216, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1943856864, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"<arg8>", "id":2004111792, "start":"220", "end":"221", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1981633552, "start":"221", "end":"221", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"3 (0x3)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1982498512, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":1982501760, "start":"222", "end":"224", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1943950928, "start":"224", "end":"224", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1943986016, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1970735152, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1943823856, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1970732528, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1943859072, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1970565216, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1943826064, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1986983632, "start":"224", "end":"227", "details":[{"type":"table", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"Kernel<1>.B3", "id":1902793152, "start":"227", "end":"235", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 2", "id":1909818720, "start":"228", "end":"235", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader60_zts6kernelili1ees_c0_enter431_k0_zts6kernelili1ee1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"dict_offset", "id":1971282640, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"dict_offset", "id":1971218608, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"?", "id":1944079040, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"\'count\'", "id":1918719184, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'count\'", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":40}]], "type":"inst"}, {"name":"?", "id":1913947920, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"?", "id":1913915328, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"\'init\'", "id":1913882864, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'init\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"dict_offset", "id":1913850400, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"dict_offset", "id":1913820768, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"dict_offset", "id":1913756096, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"FFwd Dest", "id":1913753888, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1913818560, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1913885632, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Select", "id":1913852832, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"+", "id":1975201504, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":56}]], "type":"inst"}, {"name":"<<", "id":1973751584, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"<<", "id":1946951760, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"<<", "id":1918767392, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"FFwd Dest", "id":1913918096, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1913885296, "start":"229", "end":"230", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1913950688, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1913917760, "start":"229", "end":"230", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1916228432, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1916985264, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1922278640, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1924051952, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1944081808, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1913950352, "start":"229", "end":"230", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944113776, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1944081472, "start":"229", "end":"230", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Xor", "id":1944172592, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "type":"inst"}, {"name":"LD", "id":1975554640, "start":"229", "end":"230", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1955429936, "start":"229", "end":"230", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1918398704, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"LD", "id":1945576448, "start":"229", "end":"230", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1943244848, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"LD", "id":1913786160, "start":"229", "end":"230", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1946509520, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"LD", "id":1913720912, "start":"229", "end":"230", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1945641296, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1946506576, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1949752160, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1909644320, "start":"229", "end":"230", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Or", "id":1973745696, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1973752320, "start":"230", "end":"231", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1946575760, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1945502000, "start":"230", "end":"231", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1959544352, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1950412288, "start":"229", "end":"230", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1967160144, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1929099360, "start":"229", "end":"230", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1946508048, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1971086320, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1971088528, "start":"229", "end":"230", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1971116256, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1971118464, "start":"229", "end":"230", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Or", "id":1919302480, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1916541840, "start":"230", "end":"231", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1917009568, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1936128736, "start":"230", "end":"231", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1971216400, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1971147936, "start":"229", "end":"230", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Or", "id":1973747168, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1916548464, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1917013984, "start":"230", "end":"231", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "id":1917014720, "start":"231", "end":"231", "details":[{"type":"table", "Instruction":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1971280432, "start":"229", "end":"229", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1971248416, "start":"229", "end":"230", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1975485200, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1917020608, "start":"230", "end":"231", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "id":1918700096, "start":"231", "end":"231", "details":[{"type":"table", "Instruction":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add", "id":1916492304, "start":"231", "end":"231", "details":[{"type":"table", "Instruction":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"+", "id":1916301520, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Src", "id":1915755936, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"Or", "id":1946504368, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1916549200, "start":"230", "end":"231", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"FFwd Dest", "id":1973747904, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":1973746432, "start":"230", "end":"231", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Exit", "id":1986200784, "start":"232", "end":"235", "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"Kernel<1>.B4", "id":1902793232, "start":"235", "end":"238", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"FFwd Dest", "id":2004667344, "start":"235", "end":"236", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"<arg7>", "id":1949166928, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg7>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg4>", "id":1949141968, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1949149456, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"ST", "id":1949148208, "start":"236", "end":"237", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}]], "type":"inst"}]}], "links":[]}, "1902676584":{"nodes":[{"name":"Kernel<2>.B0", "id":1903480000, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":2003256640, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"Kernel<2>.B1", "id":1903586256, "start":"2", "end":"220", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 3", "id":1922349152, "start":"3", "end":"7", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader62_zts6kernelili2ees_c0_enter2_k1_zts6kernelili2ee1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"\'i\'", "id":1946499952, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":152}]], "type":"inst"}, {"name":"+", "id":1973703744, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":152}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1973698592, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1973697856, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"<<", "id":1972909808, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"2 (0x2)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1945518304, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"<arg3>", "id":1972901600, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg3>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"<arg0>", "id":1972911280, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1972914224, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1916890416, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":1538}]], "type":"inst"}, {"name":"Exit", "id":1981320752, "start":"4", "end":"7", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"448", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":1976391600, "start":"7", "end":"219", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"212"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"ST", "id":1975332800, "start":"219", "end":"220", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"ST", "id":1960523408, "start":"219", "end":"220", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"ST", "id":1945689872, "start":"219", "end":"220", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1920972448, "start":"7", "end":"219", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"212"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}, {"name":"ST", "id":1975334048, "start":"219", "end":"220", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "type":"inst"}]}, {"name":"Kernel<2>.B2", "id":1903587504, "start":"220", "end":"230", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 4", "id":1926092320, "start":"220", "end":"230", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader61_zts6kernelili2ees_c0_enter40_k1_zts6kernelili2ee0", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"10"}], "type":"cluster", "children":[{"name":"<arg8>", "id":1918756720, "start":"220", "end":"221", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1916538160, "start":"221", "end":"221", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1917226976, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1910706576, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1916906608, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1958927696, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1916139280, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1958115488, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1946979744, "start":"222", "end":"227", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1910505584, "start":"227", "end":"227", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1912206912, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1960140304, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"<arg8>", "id":1919312112, "start":"220", "end":"221", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1916956320, "start":"221", "end":"221", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"3 (0x3)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1982592752, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1909841232, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1973410112, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1952089104, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1946864272, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1989249760, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1946870160, "start":"222", "end":"227", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1979097408, "start":"227", "end":"227", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1913062384, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1941968336, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"<arg8>", "id":1949235344, "start":"220", "end":"221", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1946918400, "start":"221", "end":"221", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1916894832, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":1972880992, "start":"222", "end":"227", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1975026080, "start":"227", "end":"227", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1911897136, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1913100800, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1923979968, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1913094560, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1927818784, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1913070736, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1951937088, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"<arg8>", "id":1976317344, "start":"220", "end":"221", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1976316640, "start":"221", "end":"221", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"4 (0x4)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1974677520, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1910058736, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1954210272, "start":"221", "end":"221", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1925583344, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1911570624, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1916897776, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1947662192, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1916903664, "start":"222", "end":"227", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1975033952, "start":"227", "end":"227", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1909608448, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1909991376, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1987536240, "start":"227", "end":"230", "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"Kernel<2>.B3", "id":1903587584, "start":"230", "end":"246", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 5", "id":1938157840, "start":"231", "end":"246", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader60_zts6kernelili2ees_c0_enter431_k1_zts6kernelili2ee1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"15"}], "type":"cluster", "children":[{"name":"dict_offset", "id":1971408944, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"dict_offset", "id":1971345760, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"?", "id":1971021184, "start":"240", "end":"240", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"\'init\'", "id":1970988480, "start":"240", "end":"240", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'init\'", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"dict_offset", "id":1970955744, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"?", "id":1947731776, "start":"240", "end":"240", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"dict_offset", "id":1944452320, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"dict_offset", "id":1944427568, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"\'count\'", "id":1914363440, "start":"243", "end":"243", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'count\'", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":40}]], "type":"inst"}, {"name":"?", "id":1910912624, "start":"240", "end":"240", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1914384272, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1914423904, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1917932320, "start":"240", "end":"240", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1971056080, "start":"240", "end":"241", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Xor", "id":1925153584, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":1943415792, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1943579360, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1944323504, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944325712, "start":"236", "end":"241", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944351392, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944335888, "start":"236", "end":"241", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944361216, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944363424, "start":"236", "end":"241", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944389312, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944373728, "start":"236", "end":"241", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944399136, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944401344, "start":"236", "end":"241", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944424832, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944412688, "start":"236", "end":"241", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944450112, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944437344, "start":"236", "end":"241", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Or", "id":1914383936, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914360080, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944462960, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944465696, "start":"236", "end":"241", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914359744, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944490944, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944475472, "start":"236", "end":"241", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914359072, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944501200, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944503408, "start":"236", "end":"241", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Or", "id":1943596496, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914376144, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1959504368, "start":"240", "end":"240", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1978632192, "start":"240", "end":"241", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914360416, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1914361760, "start":"241", "end":"242", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1970991248, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Select", "id":1970958176, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"ST", "id":1943581568, "start":"241", "end":"242", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"<<", "id":1943571328, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"<<", "id":1914437120, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"<<", "id":1914396704, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"ST", "id":1914386480, "start":"241", "end":"242", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"+", "id":1914351072, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":56}]], "type":"inst"}, {"name":"FFwd Dest", "id":1971023952, "start":"240", "end":"240", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1970990912, "start":"240", "end":"241", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914375808, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1914360752, "start":"241", "end":"242", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1971056416, "start":"240", "end":"240", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1971023616, "start":"240", "end":"241", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1971343552, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1971311824, "start":"236", "end":"241", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Or", "id":1914423568, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1914426112, "start":"241", "end":"242", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914359408, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1914361424, "start":"241", "end":"242", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "id":1914362432, "start":"242", "end":"242", "details":[{"type":"table", "Instruction":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1971406208, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1971375024, "start":"236", "end":"241", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Or", "id":1943415456, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1914447680, "start":"241", "end":"242", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914376480, "start":"241", "end":"241", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1914361088, "start":"241", "end":"242", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "id":1914362096, "start":"242", "end":"242", "details":[{"type":"table", "Instruction":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add", "id":1914362768, "start":"242", "end":"242", "details":[{"type":"table", "Instruction":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"+", "id":1914348016, "start":"243", "end":"243", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Src", "id":1914484976, "start":"243", "end":"243", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"Exit", "id":1979835216, "start":"243", "end":"246", "details":[{"type":"table", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"Kernel<2>.B4", "id":1903587664, "start":"246", "end":"249", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"FFwd Dest", "id":1945493648, "start":"246", "end":"247", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"<arg4>", "id":1943201520, "start":"247", "end":"247", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg7>", "id":1942855568, "start":"247", "end":"247", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg7>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1910643600, "start":"247", "end":"247", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"ST", "id":1909896784, "start":"247", "end":"248", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}]], "type":"inst"}]}], "links":[]}, "1902688072":{"nodes":[{"name":"Kernel<0>.B0", "id":1903693216, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":1986194224, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"Kernel<0>.B1", "id":1903701168, "start":"2", "end":"220", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 6", "id":1951886752, "start":"3", "end":"7", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader62_zts6kernelili0ees_c0_enter2_k2_zts6kernelili0ee1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"\'i\'", "id":1971682064, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":86}]], "type":"inst"}, {"name":"<<", "id":1971684496, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"2 (0x2)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1971645312, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1971633088, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1971629840, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"+", "id":1971618656, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":86}]], "type":"inst"}, {"name":"<arg0>", "id":1971656704, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"<arg3>", "id":1971667888, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg3>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1971659536, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1971643520, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":1538}]], "type":"inst"}, {"name":"Exit", "id":1995465216, "start":"4", "end":"7", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"448", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":2004665296, "start":"7", "end":"219", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced non-aligned", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"212"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"ST", "id":1942552848, "start":"219", "end":"220", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"ST", "id":1910659728, "start":"219", "end":"220", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"ST", "id":1909093312, "start":"219", "end":"220", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1912616912, "start":"7", "end":"219", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"212"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}, {"name":"ST", "id":1913141696, "start":"219", "end":"220", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"217", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "type":"inst"}]}, {"name":"Kernel<0>.B2", "id":1903702416, "start":"220", "end":"230", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 7", "id":1952320784, "start":"220", "end":"230", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader61_zts6kernelili0ees_c0_enter40_k2_zts6kernelili0ee0", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"10"}], "type":"cluster", "children":[{"name":"<arg8>", "id":1971559584, "start":"220", "end":"221", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1971731584, "start":"221", "end":"221", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1971705936, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":1971708560, "start":"222", "end":"227", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1914330352, "start":"227", "end":"227", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1914328144, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914014432, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1970818720, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1913983264, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1988781152, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1913980016, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1970820928, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"<arg8>", "id":1971717360, "start":"220", "end":"221", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1971719568, "start":"221", "end":"221", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"3 (0x3)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1970799584, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":1970802832, "start":"222", "end":"227", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1971561904, "start":"227", "end":"227", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1913584656, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914110080, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1985932240, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914107456, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1985930032, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914075984, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1985934448, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"<arg8>", "id":1971720240, "start":"220", "end":"221", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1971704928, "start":"221", "end":"221", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"4 (0x4)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1944331488, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1943476320, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1943588928, "start":"221", "end":"221", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1943585680, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1981795472, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914079232, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1943474112, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914043856, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1971564112, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1914047104, "start":"222", "end":"227", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1970816512, "start":"227", "end":"227", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"<arg8>", "id":1971732256, "start":"220", "end":"221", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1971734464, "start":"221", "end":"221", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1971696080, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":1970811904, "start":"222", "end":"227", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1913581920, "start":"227", "end":"227", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Src", "id":1914332560, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914175104, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1986136016, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914172480, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1988783888, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1914141008, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":1986138224, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1960489920, "start":"227", "end":"230", "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"Kernel<0>.B3", "id":1903702496, "start":"230", "end":"242", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 8", "id":1955508960, "start":"231", "end":"242", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_preheader60_zts6kernelili0ees_c0_enter431_k2_zts6kernelili0ee1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"?", "id":1970924192, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"?", "id":1944757808, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"\'init\'", "id":1944443328, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'init\'", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"dict_offset", "id":1944430480, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"dict_offset", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"\'count\'", "id":1914469792, "start":"239", "end":"239", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'count\'", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":40}]], "type":"inst"}, {"name":"?", "id":1913690288, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Xor", "id":1913234352, "start":"231", "end":"231", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":1913688080, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1913692720, "start":"236", "end":"237", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1913693056, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1970926624, "start":"236", "end":"237", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1914355888, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1914380960, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1914406496, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1914416368, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1914418576, "start":"232", "end":"237", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914466096, "start":"237", "end":"237", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1914444880, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1914429216, "start":"232", "end":"237", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1914493872, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1914759536, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1914761744, "start":"232", "end":"237", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1943554496, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1943556704, "start":"232", "end":"237", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914466768, "start":"237", "end":"237", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944346992, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944493888, "start":"232", "end":"237", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944357552, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944342080, "start":"232", "end":"237", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944367696, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944369904, "start":"232", "end":"237", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944396496, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944380544, "start":"232", "end":"237", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914466432, "start":"237", "end":"237", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1914468112, "start":"237", "end":"238", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944406240, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944408448, "start":"232", "end":"237", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914465760, "start":"237", "end":"237", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1914467776, "start":"237", "end":"238", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "id":1914468784, "start":"238", "end":"238", "details":[{"type":"table", "Instruction":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944418048, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944420256, "start":"232", "end":"237", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944446096, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"Select", "id":1944432912, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "type":"inst"}, {"name":"+", "id":1914457136, "start":"233", "end":"233", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":56}]], "type":"inst"}, {"name":"<<", "id":1914394960, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"ST", "id":1914365392, "start":"232", "end":"233", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"ST", "id":1914390880, "start":"232", "end":"233", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"<<", "id":1914369920, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"ST", "id":1914340400, "start":"232", "end":"233", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"<<", "id":1914344480, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"ST", "id":1914478192, "start":"232", "end":"233", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944470688, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944455136, "start":"232", "end":"237", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914483280, "start":"237", "end":"237", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944481456, "start":"232", "end":"232", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1944483664, "start":"232", "end":"237", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914482608, "start":"237", "end":"237", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1944760576, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1944445760, "start":"236", "end":"237", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914482272, "start":"237", "end":"237", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1914467104, "start":"237", "end":"238", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Dest", "id":1970926960, "start":"236", "end":"236", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Select", "id":1944760240, "start":"236", "end":"237", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "id":1914482944, "start":"237", "end":"237", "details":[{"type":"table", "Instruction":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "id":1914467440, "start":"237", "end":"238", "details":[{"type":"table", "Instruction":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "id":1914468448, "start":"238", "end":"238", "details":[{"type":"table", "Instruction":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add", "id":1914469120, "start":"238", "end":"239", "details":[{"type":"table", "Instruction":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"+", "id":1914454080, "start":"239", "end":"239", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"FFwd Src", "id":1971678256, "start":"239", "end":"239", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"Exit", "id":1982455328, "start":"239", "end":"242", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"Kernel<0>.B4", "id":1903702576, "start":"242", "end":"245", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"FFwd Dest", "id":1992374864, "start":"242", "end":"243", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "type":"inst"}, {"name":"<arg7>", "id":1979648336, "start":"243", "end":"243", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg7>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg4>", "id":1958983440, "start":"243", "end":"243", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2003826752, "start":"243", "end":"243", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"ST", "id":1912074096, "start":"243", "end":"244", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}]], "type":"inst"}]}], "links":[]}};
var bottleneckJSON={"bottlenecks":[{"name":"dict_offset", "id":4294967295, "src":"1944427568", "dst":"1943567664", "type":"fMAX/II", "brief":"Memory dependency", "loop":"_ZTS6KernelILi2EE.B3", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"dict_offset", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"149"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"Trunc(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"Trunc(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"Trunc(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}, {"type":"text", "text":"Trunc(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}]}], "nodes":[{"name":"dict_offset", "id":1944427568, "start":"6.00", "parent":"_ZTS6KernelILi2EE.B3", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Trunc", "id":1944462624, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1914386480, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Or", "id":1914423568, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Or", "id":1914383936, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Or", "id":1943596496, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1944465696, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Trunc", "id":1944490608, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1914447680, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"LD", "id":1944475472, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1914426112, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"LD", "id":1944325712, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Or", "id":1943415456, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Trunc", "id":1944500864, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1944503408, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1943581568, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Trunc", "id":1943595824, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Feedback", "id":1943567664, "end":"12.00", "parent":"_ZTS6KernelILi2EE.B3", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}], "links":[{"from":1914423568, "to":1914426112}, {"from":1944475472, "to":1943415456}, {"from":1944427568, "to":1944503408}, {"from":1943596496, "to":1943581568}, {"from":1943581568, "to":1943567664}, {"from":1944427568, "to":1943567664, "reverse":1}]}, {"name":"dict_offset", "id":4294967295, "src":"1944452320", "dst":"1914372672", "type":"fMAX/II", "brief":"Memory dependency", "loop":"_ZTS6KernelILi2EE.B3", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"dict_offset", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"149"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}], "nodes":[{"name":"dict_offset", "id":1944452320, "start":"6.00", "parent":"_ZTS6KernelILi2EE.B3", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"LD", "id":1944437344, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1944373728, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1944325712, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1914386480, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":1914372672, "end":"12.00", "parent":"_ZTS6KernelILi2EE.B3", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}], "links":[{"from":1944452320, "to":1944437344}, {"from":1944452320, "to":1944373728}, {"from":1944452320, "to":1944325712}, {"from":1944437344, "to":1914386480}, {"from":1944373728, "to":1914386480}, {"from":1944325712, "to":1914386480}, {"from":1914386480, "to":1914372672}, {"from":1944452320, "to":1914372672, "reverse":1}]}, {"name":"dict_offset", "id":4294967295, "src":"1971345760", "dst":"1914412464", "type":"fMAX/II", "brief":"Memory dependency", "loop":"_ZTS6KernelILi2EE.B3", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"dict_offset", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"149"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}], "nodes":[{"name":"dict_offset", "id":1971345760, "start":"6.00", "parent":"_ZTS6KernelILi2EE.B3", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"LD", "id":1944465696, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1971311824, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1944401344, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1914426112, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":1914412464, "end":"12.00", "parent":"_ZTS6KernelILi2EE.B3", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}], "links":[{"from":1971345760, "to":1944465696}, {"from":1971345760, "to":1971311824}, {"from":1971345760, "to":1944401344}, {"from":1944465696, "to":1914426112}, {"from":1971311824, "to":1914426112}, {"from":1944401344, "to":1914426112}, {"from":1914426112, "to":1914412464}, {"from":1971345760, "to":1914412464, "reverse":1}]}, {"name":"dict_offset", "id":4294967295, "src":"1971408944", "dst":"1914451760", "type":"fMAX/II", "brief":"Memory dependency", "loop":"_ZTS6KernelILi2EE.B3", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"dict_offset", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"149"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}], "nodes":[{"name":"dict_offset", "id":1971408944, "start":"6.00", "parent":"_ZTS6KernelILi2EE.B3", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"LD", "id":1944475472, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1944335888, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1971375024, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1914447680, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":1914451760, "end":"12.00", "parent":"_ZTS6KernelILi2EE.B3", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}], "links":[{"from":1971408944, "to":1944475472}, {"from":1971408944, "to":1944335888}, {"from":1971408944, "to":1971375024}, {"from":1944475472, "to":1914447680}, {"from":1944335888, "to":1914447680}, {"from":1971375024, "to":1914447680}, {"from":1914447680, "to":1914451760}, {"from":1971408944, "to":1914451760, "reverse":1}]}, {"name":"dict_offset", "id":4294967295, "src":"1913820768", "dst":"1912203504", "type":"fMAX/II", "brief":"Memory dependency", "loop":"_ZTS6KernelILi1EE.B3", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"dict_offset", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"116"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"Trunc(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"Trunc(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"Trunc(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"Trunc(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}], "nodes":[{"name":"dict_offset", "id":1913820768, "start":"2.00", "parent":"_ZTS6KernelILi1EE.B3", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"LD", "id":1955429936, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Trunc", "id":1909140832, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1950412288, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Trunc", "id":1944190560, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1975554640, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Trunc", "id":1946851024, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1945576448, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Trunc", "id":1915694624, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"Or", "id":1973747168, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1973746432, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Or", "id":1973745696, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1973752320, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Or", "id":1919302480, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1916541840, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Or", "id":1946504368, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1916549200, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":1912203504, "end":"4.00", "parent":"_ZTS6KernelILi1EE.B3", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}], "links":[{"from":1913820768, "to":1975554640}, {"from":1950412288, "to":1973747168}, {"from":1973747168, "to":1973746432}, {"from":1975554640, "to":1973745696}, {"from":1973745696, "to":1973752320}, {"from":1945576448, "to":1919302480}, {"from":1919302480, "to":1916541840}, {"from":1955429936, "to":1946504368}, {"from":1946504368, "to":1916549200}, {"from":1973752320, "to":1912203504}, {"from":1913820768, "to":1912203504, "reverse":1}]}, {"name":"dict_offset", "id":4294967295, "src":"1971218608", "dst":"1911223456", "type":"fMAX/II", "brief":"Memory dependency", "loop":"_ZTS6KernelILi1EE.B3", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"dict_offset", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"116"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}], "nodes":[{"name":"dict_offset", "id":1971218608, "start":"2.00", "parent":"_ZTS6KernelILi1EE.B3", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"LD", "id":1971147936, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1950412288, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1929099360, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1973746432, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":1911223456, "end":"4.00", "parent":"_ZTS6KernelILi1EE.B3", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}], "links":[{"from":1971218608, "to":1971147936}, {"from":1971218608, "to":1950412288}, {"from":1971218608, "to":1929099360}, {"from":1971147936, "to":1973746432}, {"from":1950412288, "to":1973746432}, {"from":1929099360, "to":1973746432}, {"from":1973746432, "to":1911223456}, {"from":1971218608, "to":1911223456, "reverse":1}]}, {"name":"dict_offset", "id":4294967295, "src":"1971282640", "dst":"1973322048", "type":"fMAX/II", "brief":"Memory dependency", "loop":"_ZTS6KernelILi1EE.B3", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"dict_offset", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"116"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}], "nodes":[{"name":"dict_offset", "id":1971282640, "start":"2.00", "parent":"_ZTS6KernelILi1EE.B3", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"LD", "id":1955429936, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1971248416, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1971088528, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1916549200, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":1973322048, "end":"4.00", "parent":"_ZTS6KernelILi1EE.B3", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}], "links":[{"from":1971282640, "to":1955429936}, {"from":1971282640, "to":1971248416}, {"from":1971282640, "to":1971088528}, {"from":1955429936, "to":1916549200}, {"from":1971248416, "to":1916549200}, {"from":1971088528, "to":1916549200}, {"from":1916549200, "to":1973322048}, {"from":1971282640, "to":1973322048, "reverse":1}]}, {"name":"dict_offset", "id":4294967295, "src":"1913756096", "dst":"1974886592", "type":"fMAX/II", "brief":"Memory dependency", "loop":"_ZTS6KernelILi1EE.B3", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"dict_offset", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"116"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}], "nodes":[{"name":"dict_offset", "id":1913756096, "start":"2.00", "parent":"_ZTS6KernelILi1EE.B3", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"LD", "id":1945576448, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1913720912, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"LD", "id":1971118464, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":1916541840, "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}, {"name":"Feedback", "id":1974886592, "end":"4.00", "parent":"_ZTS6KernelILi1EE.B3", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "type":"inst"}], "links":[{"from":1913756096, "to":1945576448}, {"from":1913756096, "to":1913720912}, {"from":1913756096, "to":1971118464}, {"from":1945576448, "to":1916541840}, {"from":1913720912, "to":1916541840}, {"from":1971118464, "to":1916541840}, {"from":1916541840, "to":1974886592}, {"from":1913756096, "to":1974886592, "reverse":1}]}]};
