/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [11:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [25:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_5z ? celloutsig_1_1z : celloutsig_1_5z;
  assign celloutsig_0_10z = celloutsig_0_3z ? 1'h1 : celloutsig_0_6z;
  assign celloutsig_1_19z = !(celloutsig_1_14z ? celloutsig_1_11z : celloutsig_1_1z);
  assign celloutsig_0_6z = !(celloutsig_0_4z[3] ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_7z = !(celloutsig_0_6z ? celloutsig_0_6z : celloutsig_0_6z);
  assign celloutsig_0_9z = !(celloutsig_0_3z ? celloutsig_0_8z[3] : celloutsig_0_22z);
  assign celloutsig_0_17z = !(celloutsig_0_10z ? celloutsig_0_14z : in_data[77]);
  assign celloutsig_0_3z = !(celloutsig_0_0z ? 1'h1 : in_data[40]);
  assign celloutsig_0_22z = ~(1'h1 | celloutsig_0_0z);
  assign celloutsig_1_18z = ~(celloutsig_1_6z | celloutsig_1_2z);
  assign celloutsig_0_15z = ~(celloutsig_0_10z | in_data[83]);
  assign celloutsig_1_2z = ~((in_data[180] | celloutsig_1_0z[0]) & (in_data[154] | celloutsig_1_0z[3]));
  assign celloutsig_0_14z = ~((celloutsig_0_22z | celloutsig_0_9z) & (celloutsig_0_9z | celloutsig_0_9z));
  assign celloutsig_0_18z = ~((in_data[83] | celloutsig_0_0z) & (celloutsig_0_2z | celloutsig_0_17z));
  assign celloutsig_0_20z = ~((1'h1 | celloutsig_0_15z) & (celloutsig_0_13z[5] | celloutsig_0_16z));
  assign celloutsig_1_5z = ~(celloutsig_1_1z ^ in_data[133]);
  assign celloutsig_0_16z = ~(celloutsig_0_14z ^ _00_);
  reg [2:0] _20_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _20_ <= 3'h0;
    else _20_ <= { celloutsig_0_4z[3:2], celloutsig_0_10z };
  assign { _01_[2], _00_, _01_[0] } = _20_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 12'h000;
    else _02_ <= in_data[87:76];
  assign celloutsig_0_28z = { celloutsig_0_13z[4:0], celloutsig_0_6z } / { 1'h1, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_26z };
  assign celloutsig_0_31z = { _02_[11:1], celloutsig_0_20z, celloutsig_0_16z } / { 1'h1, celloutsig_0_28z[3:1], celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_16z, 1'h1 };
  assign celloutsig_0_4z = { in_data[8:6], celloutsig_0_0z } / { 1'h1, in_data[29], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_12z = in_data[67:42] / { 1'h1, in_data[26:6], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_1_4z = celloutsig_1_3z[5:3] <= in_data[170:168];
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z } <= { in_data[104], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[76:68] <= in_data[26:18];
  assign celloutsig_0_24z = _02_[8:1] <= { celloutsig_0_12z[19], 1'h1, celloutsig_0_23z };
  assign celloutsig_0_0z = | in_data[54:50];
  assign celloutsig_1_10z = | celloutsig_1_0z[3:0];
  assign celloutsig_1_11z = celloutsig_1_10z & celloutsig_1_7z;
  assign celloutsig_0_26z = celloutsig_0_10z & celloutsig_0_6z;
  assign celloutsig_1_1z = ^ { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = ^ in_data[128:123];
  assign celloutsig_1_3z = { in_data[143:130], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } ^ in_data[146:129];
  assign celloutsig_0_13z = celloutsig_0_12z[19:14] ^ { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_4z } ^ { _02_[1], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_18z };
  assign celloutsig_0_29z = ~((celloutsig_0_23z[4] & _02_[4]) | celloutsig_0_16z);
  always_latch
    if (!clkin_data[128]) celloutsig_1_0z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[160:156];
  always_latch
    if (clkin_data[64]) celloutsig_0_8z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = { in_data[90:87], celloutsig_0_22z };
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_31z };
endmodule
