ISim log file
Running: C:\Users\kirti\Documents\verilog\GroundTest\test1\Test1\test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/kirti/Documents/verilog/GroundTest/test1/Test1/test_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /test/j 1 -radix bin
# isim force add /test/j 1 -radix bin
# isim force add /test/k 1 -radix bin
# isim force add /test/k 1 -radix bin
# isim force add /test/clock 1 -radix bin -value 0 -radix bin -time 20 ps -repeat 40 ps
# isim force add /test/clock 1 -radix bin -value 0 -radix bin -time 20 ps -repeat 40 ps
# run 1.00us
# isim force add /test/k 0 -radix bin
# isim force add /test/k 0 -radix bin
# run 1.00us
# run 1.00us
# isim force add /test/k 1 -radix bin
# run 1.00us
