\hypertarget{group___i2_c___register___masks}{}\section{I2C Register Masks}
\label{group___i2_c___register___masks}\index{I2C Register Masks@{I2C Register Masks}}
\subsection*{A1 -\/ I2C Address Register 1}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gad90fbd42f33b89ff3296c52700771b1b}\label{group___i2_c___register___masks_gad90fbd42f33b89ff3296c52700771b1b}} 
\#define {\bfseries I2\+C\+\_\+\+A1\+\_\+\+A\+D\+\_\+\+M\+A\+SK}~(0x\+F\+E\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gaf074658893634b95a9858ee29bbdd88a}\label{group___i2_c___register___masks_gaf074658893634b95a9858ee29bbdd88a}} 
\#define {\bfseries I2\+C\+\_\+\+A1\+\_\+\+A\+D\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga5248771248d1964b566ca3de1cadf6a3}{I2\+C\+\_\+\+A1\+\_\+\+AD}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+A1\+\_\+\+A\+D\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+A1\+\_\+\+A\+D\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{F -\/ I2C Frequency Divider register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gaeb777a93b5695409902fb2f2b77eb760}\label{group___i2_c___register___masks_gaeb777a93b5695409902fb2f2b77eb760}} 
\#define {\bfseries I2\+C\+\_\+\+F\+\_\+\+I\+C\+R\+\_\+\+M\+A\+SK}~(0x3\+F\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga8e2daf0de75e77e33467f6b132be0c30}\label{group___i2_c___register___masks_ga8e2daf0de75e77e33467f6b132be0c30}} 
\#define {\bfseries I2\+C\+\_\+\+F\+\_\+\+I\+C\+R\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga18089fd1cbe1936b133d50d580d39e6d}{I2\+C\+\_\+\+F\+\_\+\+I\+CR}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+F\+\_\+\+I\+C\+R\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+F\+\_\+\+I\+C\+R\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga9e077caa9ac07c03f5e34e431d0806fa}\label{group___i2_c___register___masks_ga9e077caa9ac07c03f5e34e431d0806fa}} 
\#define {\bfseries I2\+C\+\_\+\+F\+\_\+\+M\+U\+L\+T\+\_\+\+M\+A\+SK}~(0x\+C0\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga3a338cb3af4c140fde82427d091d5b4a}\label{group___i2_c___register___masks_ga3a338cb3af4c140fde82427d091d5b4a}} 
\#define {\bfseries I2\+C\+\_\+\+F\+\_\+\+M\+U\+L\+T\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga8f7d596736ebbdc72c823abdc045adfd}{I2\+C\+\_\+\+F\+\_\+\+M\+U\+LT}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+F\+\_\+\+M\+U\+L\+T\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+F\+\_\+\+M\+U\+L\+T\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C1 -\/ I2C Control Register 1}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gadfd8fccdd35a4944a1e53ffa26e5d06b}\label{group___i2_c___register___masks_gadfd8fccdd35a4944a1e53ffa26e5d06b}} 
\#define {\bfseries I2\+C\+\_\+\+C1\+\_\+\+D\+M\+A\+E\+N\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga1cd5f87cc18a56d293697f0463e2a9e3}\label{group___i2_c___register___masks_ga1cd5f87cc18a56d293697f0463e2a9e3}} 
\#define {\bfseries I2\+C\+\_\+\+C1\+\_\+\+D\+M\+A\+E\+N\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gae8283d400fa6719b68eabf9129d5cec7}{I2\+C\+\_\+\+C1\+\_\+\+D\+M\+A\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C1\+\_\+\+D\+M\+A\+E\+N\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C1\+\_\+\+D\+M\+A\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga708d3eded28946d6f2e4b7ed5aff8fe8}\label{group___i2_c___register___masks_ga708d3eded28946d6f2e4b7ed5aff8fe8}} 
\#define {\bfseries I2\+C\+\_\+\+C1\+\_\+\+W\+U\+E\+N\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gad1bec740751b47fd0f4e02d913c3b287}\label{group___i2_c___register___masks_gad1bec740751b47fd0f4e02d913c3b287}} 
\#define {\bfseries I2\+C\+\_\+\+C1\+\_\+\+W\+U\+E\+N\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga171df40460d773ec95fa8963897b51d3}{I2\+C\+\_\+\+C1\+\_\+\+W\+U\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C1\+\_\+\+W\+U\+E\+N\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C1\+\_\+\+W\+U\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga656f6747e8edc8299767365ea1ac9d70}\label{group___i2_c___register___masks_ga656f6747e8edc8299767365ea1ac9d70}} 
\#define {\bfseries I2\+C\+\_\+\+C1\+\_\+\+R\+S\+T\+A\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gac6c61e0bd2615da3bbc3079984192dd7}\label{group___i2_c___register___masks_gac6c61e0bd2615da3bbc3079984192dd7}} 
\#define {\bfseries I2\+C\+\_\+\+C1\+\_\+\+R\+S\+T\+A\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga31b0a3b7726742ff59778fbccb84dd28}{I2\+C\+\_\+\+C1\+\_\+\+R\+S\+TA}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C1\+\_\+\+R\+S\+T\+A\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C1\+\_\+\+R\+S\+T\+A\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gaebf88a6e1a433272e606980474b4e577}\label{group___i2_c___register___masks_gaebf88a6e1a433272e606980474b4e577}} 
\#define {\bfseries I2\+C\+\_\+\+C1\+\_\+\+T\+X\+A\+K\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga95ea65244938ce40ca695f5193268357}\label{group___i2_c___register___masks_ga95ea65244938ce40ca695f5193268357}} 
\#define {\bfseries I2\+C\+\_\+\+C1\+\_\+\+T\+X\+A\+K\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga1105e55df739d9220eb67be155865d76}{I2\+C\+\_\+\+C1\+\_\+\+T\+X\+AK}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C1\+\_\+\+T\+X\+A\+K\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C1\+\_\+\+T\+X\+A\+K\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gaf2c2222f863ed79996904cac957fbcf2}\label{group___i2_c___register___masks_gaf2c2222f863ed79996904cac957fbcf2}} 
\#define {\bfseries I2\+C\+\_\+\+C1\+\_\+\+T\+X\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga4785c943be6e7664aad1f3166c54c07c}\label{group___i2_c___register___masks_ga4785c943be6e7664aad1f3166c54c07c}} 
\#define {\bfseries I2\+C\+\_\+\+C1\+\_\+\+T\+X\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga3cf0fe9237b0694a666d258ce536b1ea}{I2\+C\+\_\+\+C1\+\_\+\+TX}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C1\+\_\+\+T\+X\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C1\+\_\+\+T\+X\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga4c4f11999967dae4bcf93fcefda51ebe}\label{group___i2_c___register___masks_ga4c4f11999967dae4bcf93fcefda51ebe}} 
\#define {\bfseries I2\+C\+\_\+\+C1\+\_\+\+M\+S\+T\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga3d36bee9f6ccbd3cd27355c481eb35fc}\label{group___i2_c___register___masks_ga3d36bee9f6ccbd3cd27355c481eb35fc}} 
\#define {\bfseries I2\+C\+\_\+\+C1\+\_\+\+M\+S\+T\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga987507041611f0627a5a9b291146bb7b}{I2\+C\+\_\+\+C1\+\_\+\+M\+ST}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C1\+\_\+\+M\+S\+T\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C1\+\_\+\+M\+S\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gada20a7267cfb048f5f30adacf115a9c6}\label{group___i2_c___register___masks_gada20a7267cfb048f5f30adacf115a9c6}} 
\#define {\bfseries I2\+C\+\_\+\+C1\+\_\+\+I\+I\+C\+I\+E\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gaeddb698e3eec8ce064fa68ebbfd06e09}\label{group___i2_c___register___masks_gaeddb698e3eec8ce064fa68ebbfd06e09}} 
\#define {\bfseries I2\+C\+\_\+\+C1\+\_\+\+I\+I\+C\+I\+E\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga6dbf8bbd7e2cbe7c2db10407d1195bcc}{I2\+C\+\_\+\+C1\+\_\+\+I\+I\+C\+IE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C1\+\_\+\+I\+I\+C\+I\+E\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C1\+\_\+\+I\+I\+C\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga93aaf10d7a7527ef23e270b7a2dd335d}\label{group___i2_c___register___masks_ga93aaf10d7a7527ef23e270b7a2dd335d}} 
\#define {\bfseries I2\+C\+\_\+\+C1\+\_\+\+I\+I\+C\+E\+N\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga963bec89f31364bb2dfe369173d8d412}\label{group___i2_c___register___masks_ga963bec89f31364bb2dfe369173d8d412}} 
\#define {\bfseries I2\+C\+\_\+\+C1\+\_\+\+I\+I\+C\+E\+N\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga7ea496e9a5688b0501f72e3163624e63}{I2\+C\+\_\+\+C1\+\_\+\+I\+I\+C\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C1\+\_\+\+I\+I\+C\+E\+N\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C1\+\_\+\+I\+I\+C\+E\+N\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S -\/ I2C Status register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gad24c329c5eb1d51b4d1bdf637f0071d3}\label{group___i2_c___register___masks_gad24c329c5eb1d51b4d1bdf637f0071d3}} 
\#define {\bfseries I2\+C\+\_\+\+S\+\_\+\+R\+X\+A\+K\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga120dc0ebf2986dd160b9592ec711a177}\label{group___i2_c___register___masks_ga120dc0ebf2986dd160b9592ec711a177}} 
\#define {\bfseries I2\+C\+\_\+\+S\+\_\+\+R\+X\+A\+K\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga8aacd2266555789c7840411ebcc2fb42}{I2\+C\+\_\+\+S\+\_\+\+R\+X\+AK}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+\_\+\+R\+X\+A\+K\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+\_\+\+R\+X\+A\+K\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga23f38878179bb0186dd2c64698417ec3}\label{group___i2_c___register___masks_ga23f38878179bb0186dd2c64698417ec3}} 
\#define {\bfseries I2\+C\+\_\+\+S\+\_\+\+I\+I\+C\+I\+F\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga36fe15d9bbf77410ab19317e78d2d5ea}\label{group___i2_c___register___masks_ga36fe15d9bbf77410ab19317e78d2d5ea}} 
\#define {\bfseries I2\+C\+\_\+\+S\+\_\+\+I\+I\+C\+I\+F\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga1a977ca499ff9150e08cbd671628a2c2}{I2\+C\+\_\+\+S\+\_\+\+I\+I\+C\+IF}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+\_\+\+I\+I\+C\+I\+F\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+\_\+\+I\+I\+C\+I\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gaf802822114be53d791101a05f50af5a3}\label{group___i2_c___register___masks_gaf802822114be53d791101a05f50af5a3}} 
\#define {\bfseries I2\+C\+\_\+\+S\+\_\+\+S\+R\+W\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gae9ff7b0c74aeb1c906bfe71fa1620fae}\label{group___i2_c___register___masks_gae9ff7b0c74aeb1c906bfe71fa1620fae}} 
\#define {\bfseries I2\+C\+\_\+\+S\+\_\+\+S\+R\+W\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga3c251f26dc02eecdb65829e45b9830d1}{I2\+C\+\_\+\+S\+\_\+\+S\+RW}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+\_\+\+S\+R\+W\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+\_\+\+S\+R\+W\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga8176df0a3138ff19cc2551531d61fb2c}\label{group___i2_c___register___masks_ga8176df0a3138ff19cc2551531d61fb2c}} 
\#define {\bfseries I2\+C\+\_\+\+S\+\_\+\+R\+A\+M\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga8e3ed53ea2a04e7a0d0a2d0654fb74fd}\label{group___i2_c___register___masks_ga8e3ed53ea2a04e7a0d0a2d0654fb74fd}} 
\#define {\bfseries I2\+C\+\_\+\+S\+\_\+\+R\+A\+M\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga47a3e85124417d95a731713c96785054}{I2\+C\+\_\+\+S\+\_\+\+R\+AM}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+\_\+\+R\+A\+M\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+\_\+\+R\+A\+M\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga5f4949ee45450ae24a9885c8a0b5b71d}\label{group___i2_c___register___masks_ga5f4949ee45450ae24a9885c8a0b5b71d}} 
\#define {\bfseries I2\+C\+\_\+\+S\+\_\+\+A\+R\+B\+L\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga6401a3c073bca30cd0f01ce830bc2734}\label{group___i2_c___register___masks_ga6401a3c073bca30cd0f01ce830bc2734}} 
\#define {\bfseries I2\+C\+\_\+\+S\+\_\+\+A\+R\+B\+L\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga1b03d34de44807673dd516609532885d}{I2\+C\+\_\+\+S\+\_\+\+A\+R\+BL}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+\_\+\+A\+R\+B\+L\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+\_\+\+A\+R\+B\+L\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga2e9a4cd81bee477ce0bb8f04dde5a836}\label{group___i2_c___register___masks_ga2e9a4cd81bee477ce0bb8f04dde5a836}} 
\#define {\bfseries I2\+C\+\_\+\+S\+\_\+\+B\+U\+S\+Y\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gaf449f97abe53ded41a8cd83691089af7}\label{group___i2_c___register___masks_gaf449f97abe53ded41a8cd83691089af7}} 
\#define {\bfseries I2\+C\+\_\+\+S\+\_\+\+B\+U\+S\+Y\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gaf7db23b8eb1d0b696c31f5061e7e5c34}{I2\+C\+\_\+\+S\+\_\+\+B\+U\+SY}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+\_\+\+B\+U\+S\+Y\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+\_\+\+B\+U\+S\+Y\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga2d60d97ef284aae3bcec1b9b9135a37f}\label{group___i2_c___register___masks_ga2d60d97ef284aae3bcec1b9b9135a37f}} 
\#define {\bfseries I2\+C\+\_\+\+S\+\_\+\+I\+A\+A\+S\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gaeef3ccc64a102f940ad82af4c5558381}\label{group___i2_c___register___masks_gaeef3ccc64a102f940ad82af4c5558381}} 
\#define {\bfseries I2\+C\+\_\+\+S\+\_\+\+I\+A\+A\+S\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gad09259671dff856203dcd5e547a2e53a}{I2\+C\+\_\+\+S\+\_\+\+I\+A\+AS}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+\_\+\+I\+A\+A\+S\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+\_\+\+I\+A\+A\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga20501abab9a2b23ac99fa69e87b2730d}\label{group___i2_c___register___masks_ga20501abab9a2b23ac99fa69e87b2730d}} 
\#define {\bfseries I2\+C\+\_\+\+S\+\_\+\+T\+C\+F\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga030264ea4205860abb6a32331d84cef3}\label{group___i2_c___register___masks_ga030264ea4205860abb6a32331d84cef3}} 
\#define {\bfseries I2\+C\+\_\+\+S\+\_\+\+T\+C\+F\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gad01c50b9058e88ffc519e7ffae8c76fc}{I2\+C\+\_\+\+S\+\_\+\+T\+CF}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+\_\+\+T\+C\+F\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+\_\+\+T\+C\+F\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{D -\/ I2C Data I/O register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gaeb11bc3736eba5b805bdc4bced7edb2e}\label{group___i2_c___register___masks_gaeb11bc3736eba5b805bdc4bced7edb2e}} 
\#define {\bfseries I2\+C\+\_\+\+D\+\_\+\+D\+A\+T\+A\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gac9b220edf37227949c367bf455d11a04}\label{group___i2_c___register___masks_gac9b220edf37227949c367bf455d11a04}} 
\#define {\bfseries I2\+C\+\_\+\+D\+\_\+\+D\+A\+T\+A\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga7b68b1d5f1aa40f4bc5e9310e0a63754}{I2\+C\+\_\+\+D\+\_\+\+D\+A\+TA}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+D\+\_\+\+D\+A\+T\+A\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+D\+\_\+\+D\+A\+T\+A\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C2 -\/ I2C Control Register 2}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga6c5f8db3bac4c51de9446448a8ad9072}\label{group___i2_c___register___masks_ga6c5f8db3bac4c51de9446448a8ad9072}} 
\#define {\bfseries I2\+C\+\_\+\+C2\+\_\+\+A\+D\+\_\+\+M\+A\+SK}~(0x7\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gab875d484e12dc6ae427c2063430d1362}\label{group___i2_c___register___masks_gab875d484e12dc6ae427c2063430d1362}} 
\#define {\bfseries I2\+C\+\_\+\+C2\+\_\+\+A\+D\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gaa19edf20551c0d4dc70b840c2c5b7e24}{I2\+C\+\_\+\+C2\+\_\+\+AD}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C2\+\_\+\+A\+D\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C2\+\_\+\+A\+D\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga70911373d5619a4d8376777446085856}\label{group___i2_c___register___masks_ga70911373d5619a4d8376777446085856}} 
\#define {\bfseries I2\+C\+\_\+\+C2\+\_\+\+R\+M\+E\+N\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga802a10e2d279895ec0230b4701b1a4bf}\label{group___i2_c___register___masks_ga802a10e2d279895ec0230b4701b1a4bf}} 
\#define {\bfseries I2\+C\+\_\+\+C2\+\_\+\+R\+M\+E\+N\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gaecaecedb471207c255fe346e6158cdef}{I2\+C\+\_\+\+C2\+\_\+\+R\+M\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C2\+\_\+\+R\+M\+E\+N\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C2\+\_\+\+R\+M\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gad5acb46182264a92f1f7ca818146d44e}\label{group___i2_c___register___masks_gad5acb46182264a92f1f7ca818146d44e}} 
\#define {\bfseries I2\+C\+\_\+\+C2\+\_\+\+S\+B\+R\+C\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga620079dc18e7ce504b6092503a10d2ae}\label{group___i2_c___register___masks_ga620079dc18e7ce504b6092503a10d2ae}} 
\#define {\bfseries I2\+C\+\_\+\+C2\+\_\+\+S\+B\+R\+C\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga7ca1ec1871481fc75fb503d94403e577}{I2\+C\+\_\+\+C2\+\_\+\+S\+B\+RC}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C2\+\_\+\+S\+B\+R\+C\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C2\+\_\+\+S\+B\+R\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gaa36c867ead9ecee381f4a6f1f75ccc70}\label{group___i2_c___register___masks_gaa36c867ead9ecee381f4a6f1f75ccc70}} 
\#define {\bfseries I2\+C\+\_\+\+C2\+\_\+\+H\+D\+R\+S\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga0d2a8c7a7fb308cf052fc122c1af92c5}\label{group___i2_c___register___masks_ga0d2a8c7a7fb308cf052fc122c1af92c5}} 
\#define {\bfseries I2\+C\+\_\+\+C2\+\_\+\+H\+D\+R\+S\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga9304dab45ed8b48ddb4556d285a24111}{I2\+C\+\_\+\+C2\+\_\+\+H\+D\+RS}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C2\+\_\+\+H\+D\+R\+S\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C2\+\_\+\+H\+D\+R\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga331301810a6ac65f43e66b78bbde4c91}\label{group___i2_c___register___masks_ga331301810a6ac65f43e66b78bbde4c91}} 
\#define {\bfseries I2\+C\+\_\+\+C2\+\_\+\+A\+D\+E\+X\+T\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga266bbd66a022e8b78eb5501d9d927164}\label{group___i2_c___register___masks_ga266bbd66a022e8b78eb5501d9d927164}} 
\#define {\bfseries I2\+C\+\_\+\+C2\+\_\+\+A\+D\+E\+X\+T\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga3d010148d4874ad1f38fe8270015e7f8}{I2\+C\+\_\+\+C2\+\_\+\+A\+D\+E\+XT}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C2\+\_\+\+A\+D\+E\+X\+T\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C2\+\_\+\+A\+D\+E\+X\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gabe69d0985ed23c71c071a6ebd93f65df}\label{group___i2_c___register___masks_gabe69d0985ed23c71c071a6ebd93f65df}} 
\#define {\bfseries I2\+C\+\_\+\+C2\+\_\+\+G\+C\+A\+E\+N\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga2621c8acf26335441da9ced92ca4d29f}\label{group___i2_c___register___masks_ga2621c8acf26335441da9ced92ca4d29f}} 
\#define {\bfseries I2\+C\+\_\+\+C2\+\_\+\+G\+C\+A\+E\+N\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gae5c83ddb6e61d570ef28b79fbdcff1bc}{I2\+C\+\_\+\+C2\+\_\+\+G\+C\+A\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C2\+\_\+\+G\+C\+A\+E\+N\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C2\+\_\+\+G\+C\+A\+E\+N\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{F\+LT -\/ I2C Programmable Input Glitch Filter Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga61b9691f2f522b624d0ace6268c972df}\label{group___i2_c___register___masks_ga61b9691f2f522b624d0ace6268c972df}} 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+T\+\_\+\+F\+L\+T\+\_\+\+M\+A\+SK}~(0x\+F\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga87c3021777b04e02f3c0481cdbde30e5}\label{group___i2_c___register___masks_ga87c3021777b04e02f3c0481cdbde30e5}} 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+T\+\_\+\+F\+L\+T\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga7a184e93601a1086484b0ac2752cab00}{I2\+C\+\_\+\+F\+L\+T\+\_\+\+F\+LT}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+F\+L\+T\+\_\+\+F\+L\+T\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+F\+L\+T\+\_\+\+F\+L\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga5957e41d1f413c45abde107e68d1f054}\label{group___i2_c___register___masks_ga5957e41d1f413c45abde107e68d1f054}} 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+A\+R\+T\+F\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga60596c41d1748a538e7e752c9b701bb3}\label{group___i2_c___register___masks_ga60596c41d1748a538e7e752c9b701bb3}} 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+A\+R\+T\+F\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gaa827d7e187b279eb296a11df6a520da9}{I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+A\+R\+TF}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+A\+R\+T\+F\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+A\+R\+T\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga532d6e283f53b115820f6a20f4f442a8}\label{group___i2_c___register___masks_ga532d6e283f53b115820f6a20f4f442a8}} 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+S\+I\+E\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga6fa677ac36d808e9e048d3ab81623f8c}\label{group___i2_c___register___masks_ga6fa677ac36d808e9e048d3ab81623f8c}} 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+S\+I\+E\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga1002a3d1769dd5ddacefa1140f8003c0}{I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+S\+IE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+S\+I\+E\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+S\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga49bb44800a0defc2dd1efb27263f7c52}\label{group___i2_c___register___masks_ga49bb44800a0defc2dd1efb27263f7c52}} 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+O\+P\+F\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gae69dbb7d8bd1dff50e5c30846d3285bb}\label{group___i2_c___register___masks_gae69dbb7d8bd1dff50e5c30846d3285bb}} 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+O\+P\+F\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gaa7638f8d630f1911fcf5d5d3441ea4fb}{I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+O\+PF}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+O\+P\+F\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+O\+P\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gac404fda03fc23c08a56018d6ab2fc977}\label{group___i2_c___register___masks_gac404fda03fc23c08a56018d6ab2fc977}} 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+H\+E\+N\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga5d6c7b67f99e1f592d199bb77f7d5605}\label{group___i2_c___register___masks_ga5d6c7b67f99e1f592d199bb77f7d5605}} 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+H\+E\+N\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga8b71d53a5730c117133239d8245be98f}{I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+H\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+H\+E\+N\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+H\+E\+N\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{RA -\/ I2C Range Address register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gaa39c37c0d41e4cdafc00884a2fc791fa}\label{group___i2_c___register___masks_gaa39c37c0d41e4cdafc00884a2fc791fa}} 
\#define {\bfseries I2\+C\+\_\+\+R\+A\+\_\+\+R\+A\+D\+\_\+\+M\+A\+SK}~(0x\+F\+E\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga8571ae2c33f4ea6503f568c2151ef2a9}\label{group___i2_c___register___masks_ga8571ae2c33f4ea6503f568c2151ef2a9}} 
\#define {\bfseries I2\+C\+\_\+\+R\+A\+\_\+\+R\+A\+D\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gae2a3d76c69fe5e8947660274f6744031}{I2\+C\+\_\+\+R\+A\+\_\+\+R\+AD}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+R\+A\+\_\+\+R\+A\+D\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+R\+A\+\_\+\+R\+A\+D\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+MB -\/ I2C S\+M\+Bus Control and Status register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gad123ad3f9e1362d2ee5bd403cdf34327}\label{group___i2_c___register___masks_gad123ad3f9e1362d2ee5bd403cdf34327}} 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2\+I\+E\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga431377427b6cae03a360309ac07a4559}\label{group___i2_c___register___masks_ga431377427b6cae03a360309ac07a4559}} 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2\+I\+E\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gac8955a8d2c42508c67b42709dd15219c}{I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2\+IE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2\+I\+E\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gac393f25577923046bb7755b7f398db70}\label{group___i2_c___register___masks_gac393f25577923046bb7755b7f398db70}} 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gaeaa26602cb9aabcf738aef5e95b7672c}\label{group___i2_c___register___masks_gaeaa26602cb9aabcf738aef5e95b7672c}} 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gad70d76892456fd348b7fdc155b42d0d6}{I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gaefffa6f332bf3bd19ea55db0d1848546}\label{group___i2_c___register___masks_gaefffa6f332bf3bd19ea55db0d1848546}} 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F1\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga27af2fe0000903e76be422f1b0d0d277}\label{group___i2_c___register___masks_ga27af2fe0000903e76be422f1b0d0d277}} 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F1\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga1f9be41fbf54c218799bc986a2be0d3f}{I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F1}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F1\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F1\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga19239e39699b975c050e78098f1160be}\label{group___i2_c___register___masks_ga19239e39699b975c050e78098f1160be}} 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+L\+T\+F\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga158639264e921e0cdc2d1c531c0481be}\label{group___i2_c___register___masks_ga158639264e921e0cdc2d1c531c0481be}} 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+L\+T\+F\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gacdc4b251c48d9987a5183ac3b0e6b0c1}{I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+L\+TF}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+L\+T\+F\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+L\+T\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga7a0dba773688ec97b8f2a6306085c136}\label{group___i2_c___register___masks_ga7a0dba773688ec97b8f2a6306085c136}} 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+B\+\_\+\+T\+C\+K\+S\+E\+L\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga07c36bbad07617ae5ae27911d3b00290}\label{group___i2_c___register___masks_ga07c36bbad07617ae5ae27911d3b00290}} 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+B\+\_\+\+T\+C\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gaf627ce545902545010418f2bb533794c}{I2\+C\+\_\+\+S\+M\+B\+\_\+\+T\+C\+K\+S\+EL}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+M\+B\+\_\+\+T\+C\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+M\+B\+\_\+\+T\+C\+K\+S\+E\+L\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gae54c99ffbc7df399f532cf0ddea2b43a}\label{group___i2_c___register___masks_gae54c99ffbc7df399f532cf0ddea2b43a}} 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+I\+I\+C\+A\+E\+N\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga4a1109dbb19a0b37d8b7afcc6cfeba1b}\label{group___i2_c___register___masks_ga4a1109dbb19a0b37d8b7afcc6cfeba1b}} 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+I\+I\+C\+A\+E\+N\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga574c5e9e1437e408ccbeb4251048f6db}{I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+I\+I\+C\+A\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+I\+I\+C\+A\+E\+N\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+I\+I\+C\+A\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga23b35683fd53d9982486462740d577c8}\label{group___i2_c___register___masks_ga23b35683fd53d9982486462740d577c8}} 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+B\+\_\+\+A\+L\+E\+R\+T\+E\+N\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gab3807b572e12675922212a4ccfaf9327}\label{group___i2_c___register___masks_gab3807b572e12675922212a4ccfaf9327}} 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+B\+\_\+\+A\+L\+E\+R\+T\+E\+N\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gacdf113efefeedc42ad08327c80f5d154}{I2\+C\+\_\+\+S\+M\+B\+\_\+\+A\+L\+E\+R\+T\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+M\+B\+\_\+\+A\+L\+E\+R\+T\+E\+N\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+M\+B\+\_\+\+A\+L\+E\+R\+T\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga6c32b35c6a034b2d36c8341e41e1f5e0}\label{group___i2_c___register___masks_ga6c32b35c6a034b2d36c8341e41e1f5e0}} 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+B\+\_\+\+F\+A\+C\+K\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga8818be9583854e197aa6f7197d42e825}\label{group___i2_c___register___masks_ga8818be9583854e197aa6f7197d42e825}} 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+B\+\_\+\+F\+A\+C\+K\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga7a9f868ed9fe09aa6c3964ccaa1f2be8}{I2\+C\+\_\+\+S\+M\+B\+\_\+\+F\+A\+CK}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+M\+B\+\_\+\+F\+A\+C\+K\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+M\+B\+\_\+\+F\+A\+C\+K\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{A2 -\/ I2C Address Register 2}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga953881ff63411be620fa173f27ab4efa}\label{group___i2_c___register___masks_ga953881ff63411be620fa173f27ab4efa}} 
\#define {\bfseries I2\+C\+\_\+\+A2\+\_\+\+S\+A\+D\+\_\+\+M\+A\+SK}~(0x\+F\+E\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gad1c31a37087b37cb76faeade10a4fbd6}\label{group___i2_c___register___masks_gad1c31a37087b37cb76faeade10a4fbd6}} 
\#define {\bfseries I2\+C\+\_\+\+A2\+\_\+\+S\+A\+D\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gadb02a0d0b664b563e9f18a9a4d90fb8f}{I2\+C\+\_\+\+A2\+\_\+\+S\+AD}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+A2\+\_\+\+S\+A\+D\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+A2\+\_\+\+S\+A\+D\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+L\+TH -\/ I2C S\+CL Low Timeout Register High}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gaeef081c4825bc9248b218f4c6ee70f86}\label{group___i2_c___register___masks_gaeef081c4825bc9248b218f4c6ee70f86}} 
\#define {\bfseries I2\+C\+\_\+\+S\+L\+T\+H\+\_\+\+S\+S\+L\+T\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gadc7429d429b6c58a18bcf147884e618f}\label{group___i2_c___register___masks_gadc7429d429b6c58a18bcf147884e618f}} 
\#define {\bfseries I2\+C\+\_\+\+S\+L\+T\+H\+\_\+\+S\+S\+L\+T\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gaf6d95ca3bdf2d8da490e7ff3c4a937b7}{I2\+C\+\_\+\+S\+L\+T\+H\+\_\+\+S\+S\+LT}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+L\+T\+H\+\_\+\+S\+S\+L\+T\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+L\+T\+H\+\_\+\+S\+S\+L\+T\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+L\+TL -\/ I2C S\+CL Low Timeout Register Low}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gac29118698aa1c246c26835a19210a0c9}\label{group___i2_c___register___masks_gac29118698aa1c246c26835a19210a0c9}} 
\#define {\bfseries I2\+C\+\_\+\+S\+L\+T\+L\+\_\+\+S\+S\+L\+T\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga177f38e09f29a382b35b19906462204f}\label{group___i2_c___register___masks_ga177f38e09f29a382b35b19906462204f}} 
\#define {\bfseries I2\+C\+\_\+\+S\+L\+T\+L\+\_\+\+S\+S\+L\+T\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gab7bec69c829adac299ed11bd66411507}{I2\+C\+\_\+\+S\+L\+T\+L\+\_\+\+S\+S\+LT}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+L\+T\+L\+\_\+\+S\+S\+L\+T\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+L\+T\+L\+\_\+\+S\+S\+L\+T\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S2 -\/ I2C Status register 2}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gad1d56490270ba36839d3fe1e8936141d}\label{group___i2_c___register___masks_gad1d56490270ba36839d3fe1e8936141d}} 
\#define {\bfseries I2\+C\+\_\+\+S2\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga35fa1c2c022150ff61481c6f63f921a5}\label{group___i2_c___register___masks_ga35fa1c2c022150ff61481c6f63f921a5}} 
\#define {\bfseries I2\+C\+\_\+\+S2\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_ga9452e33468f61916ec9b601564dcad53}{I2\+C\+\_\+\+S2\+\_\+\+E\+M\+P\+TY}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S2\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S2\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_ga9979bfbaf3194593eddd31e6d5c1a5eb}\label{group___i2_c___register___masks_ga9979bfbaf3194593eddd31e6d5c1a5eb}} 
\#define {\bfseries I2\+C\+\_\+\+S2\+\_\+\+E\+R\+R\+O\+R\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___i2_c___register___masks_gae208ee454bd351b6cb9b484004172a6b}\label{group___i2_c___register___masks_gae208ee454bd351b6cb9b484004172a6b}} 
\#define {\bfseries I2\+C\+\_\+\+S2\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___i2_c___register___masks_gacb63cd2afab181a0256ec7731002eb3f}{I2\+C\+\_\+\+S2\+\_\+\+E\+R\+R\+OR}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S2\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S2\+\_\+\+E\+R\+R\+O\+R\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___i2_c___register___masks_ga5248771248d1964b566ca3de1cadf6a3}\label{group___i2_c___register___masks_ga5248771248d1964b566ca3de1cadf6a3}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_A1\_AD@{I2C\_A1\_AD}}
\index{I2C\_A1\_AD@{I2C\_A1\_AD}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_A1\_AD}{I2C\_A1\_AD}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+A1\+\_\+\+AD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+A1\+\_\+\+A\+D\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+A1\+\_\+\+A\+D\+\_\+\+M\+A\+SK)}

AD -\/ Address \mbox{\Hypertarget{group___i2_c___register___masks_gadb02a0d0b664b563e9f18a9a4d90fb8f}\label{group___i2_c___register___masks_gadb02a0d0b664b563e9f18a9a4d90fb8f}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_A2\_SAD@{I2C\_A2\_SAD}}
\index{I2C\_A2\_SAD@{I2C\_A2\_SAD}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_A2\_SAD}{I2C\_A2\_SAD}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+A2\+\_\+\+S\+AD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+A2\+\_\+\+S\+A\+D\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+A2\+\_\+\+S\+A\+D\+\_\+\+M\+A\+SK)}

S\+AD -\/ S\+M\+Bus Address \mbox{\Hypertarget{group___i2_c___register___masks_gae8283d400fa6719b68eabf9129d5cec7}\label{group___i2_c___register___masks_gae8283d400fa6719b68eabf9129d5cec7}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_C1\_DMAEN@{I2C\_C1\_DMAEN}}
\index{I2C\_C1\_DMAEN@{I2C\_C1\_DMAEN}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_C1\_DMAEN}{I2C\_C1\_DMAEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+C1\+\_\+\+D\+M\+A\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C1\+\_\+\+D\+M\+A\+E\+N\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C1\+\_\+\+D\+M\+A\+E\+N\+\_\+\+M\+A\+SK)}

D\+M\+A\+EN -\/ D\+MA Enable 0b0..All D\+MA signalling disabled. 0b1..D\+MA transfer is enabled. While S\+MB\mbox{[}F\+A\+CK\mbox{]} = 0, the following conditions trigger the D\+MA request\+: a data byte is received, and either address or data is transmitted. (A\+C\+K/\+N\+A\+CK is automatic) the first byte received matches the A1 register or is a general call address. If any address matching occurs, S\mbox{[}I\+A\+AS\mbox{]} and S\mbox{[}T\+CF\mbox{]} are set. If the direction of transfer is known from master to slave, then it is not required to check S\mbox{[}S\+RW\mbox{]}. With this assumption, D\+MA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, D\+MA cannot be used. When F\+A\+CK = 1, an address or a data byte is transmitted. \mbox{\Hypertarget{group___i2_c___register___masks_ga7ea496e9a5688b0501f72e3163624e63}\label{group___i2_c___register___masks_ga7ea496e9a5688b0501f72e3163624e63}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_C1\_IICEN@{I2C\_C1\_IICEN}}
\index{I2C\_C1\_IICEN@{I2C\_C1\_IICEN}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_C1\_IICEN}{I2C\_C1\_IICEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+C1\+\_\+\+I\+I\+C\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C1\+\_\+\+I\+I\+C\+E\+N\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C1\+\_\+\+I\+I\+C\+E\+N\+\_\+\+M\+A\+SK)}

I\+I\+C\+EN -\/ I2C Enable 0b0..Disabled 0b1..Enabled \mbox{\Hypertarget{group___i2_c___register___masks_ga6dbf8bbd7e2cbe7c2db10407d1195bcc}\label{group___i2_c___register___masks_ga6dbf8bbd7e2cbe7c2db10407d1195bcc}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_C1\_IICIE@{I2C\_C1\_IICIE}}
\index{I2C\_C1\_IICIE@{I2C\_C1\_IICIE}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_C1\_IICIE}{I2C\_C1\_IICIE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+C1\+\_\+\+I\+I\+C\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C1\+\_\+\+I\+I\+C\+I\+E\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C1\+\_\+\+I\+I\+C\+I\+E\+\_\+\+M\+A\+SK)}

I\+I\+C\+IE -\/ I2C Interrupt Enable 0b0..Disabled 0b1..Enabled \mbox{\Hypertarget{group___i2_c___register___masks_ga987507041611f0627a5a9b291146bb7b}\label{group___i2_c___register___masks_ga987507041611f0627a5a9b291146bb7b}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_C1\_MST@{I2C\_C1\_MST}}
\index{I2C\_C1\_MST@{I2C\_C1\_MST}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_C1\_MST}{I2C\_C1\_MST}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+C1\+\_\+\+M\+ST(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C1\+\_\+\+M\+S\+T\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C1\+\_\+\+M\+S\+T\+\_\+\+M\+A\+SK)}

M\+ST -\/ Master Mode Select 0b0..Slave mode 0b1..Master mode \mbox{\Hypertarget{group___i2_c___register___masks_ga31b0a3b7726742ff59778fbccb84dd28}\label{group___i2_c___register___masks_ga31b0a3b7726742ff59778fbccb84dd28}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_C1\_RSTA@{I2C\_C1\_RSTA}}
\index{I2C\_C1\_RSTA@{I2C\_C1\_RSTA}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_C1\_RSTA}{I2C\_C1\_RSTA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+C1\+\_\+\+R\+S\+TA(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C1\+\_\+\+R\+S\+T\+A\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C1\+\_\+\+R\+S\+T\+A\+\_\+\+M\+A\+SK)}

R\+S\+TA -\/ Repeat S\+T\+A\+RT \mbox{\Hypertarget{group___i2_c___register___masks_ga3cf0fe9237b0694a666d258ce536b1ea}\label{group___i2_c___register___masks_ga3cf0fe9237b0694a666d258ce536b1ea}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_C1\_TX@{I2C\_C1\_TX}}
\index{I2C\_C1\_TX@{I2C\_C1\_TX}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_C1\_TX}{I2C\_C1\_TX}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+C1\+\_\+\+TX(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C1\+\_\+\+T\+X\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C1\+\_\+\+T\+X\+\_\+\+M\+A\+SK)}

TX -\/ Transmit Mode Select 0b0..Receive 0b1..Transmit \mbox{\Hypertarget{group___i2_c___register___masks_ga1105e55df739d9220eb67be155865d76}\label{group___i2_c___register___masks_ga1105e55df739d9220eb67be155865d76}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_C1\_TXAK@{I2C\_C1\_TXAK}}
\index{I2C\_C1\_TXAK@{I2C\_C1\_TXAK}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_C1\_TXAK}{I2C\_C1\_TXAK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+C1\+\_\+\+T\+X\+AK(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C1\+\_\+\+T\+X\+A\+K\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C1\+\_\+\+T\+X\+A\+K\+\_\+\+M\+A\+SK)}

T\+X\+AK -\/ Transmit Acknowledge Enable 0b0..An acknowledge signal is sent to the bus on the following receiving byte (if F\+A\+CK is cleared) or the current receiving byte (if F\+A\+CK is set). 0b1..No acknowledge signal is sent to the bus on the following receiving data byte (if F\+A\+CK is cleared) or the current receiving data byte (if F\+A\+CK is set). \mbox{\Hypertarget{group___i2_c___register___masks_ga171df40460d773ec95fa8963897b51d3}\label{group___i2_c___register___masks_ga171df40460d773ec95fa8963897b51d3}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_C1\_WUEN@{I2C\_C1\_WUEN}}
\index{I2C\_C1\_WUEN@{I2C\_C1\_WUEN}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_C1\_WUEN}{I2C\_C1\_WUEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+C1\+\_\+\+W\+U\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C1\+\_\+\+W\+U\+E\+N\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C1\+\_\+\+W\+U\+E\+N\+\_\+\+M\+A\+SK)}

W\+U\+EN -\/ Wakeup Enable 0b0..Normal operation. No interrupt generated when address matching in low power mode. 0b1..Enables the wakeup function in low power mode. \mbox{\Hypertarget{group___i2_c___register___masks_gaa19edf20551c0d4dc70b840c2c5b7e24}\label{group___i2_c___register___masks_gaa19edf20551c0d4dc70b840c2c5b7e24}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_C2\_AD@{I2C\_C2\_AD}}
\index{I2C\_C2\_AD@{I2C\_C2\_AD}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_C2\_AD}{I2C\_C2\_AD}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+C2\+\_\+\+AD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C2\+\_\+\+A\+D\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C2\+\_\+\+A\+D\+\_\+\+M\+A\+SK)}

AD -\/ Slave Address \mbox{\Hypertarget{group___i2_c___register___masks_ga3d010148d4874ad1f38fe8270015e7f8}\label{group___i2_c___register___masks_ga3d010148d4874ad1f38fe8270015e7f8}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_C2\_ADEXT@{I2C\_C2\_ADEXT}}
\index{I2C\_C2\_ADEXT@{I2C\_C2\_ADEXT}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_C2\_ADEXT}{I2C\_C2\_ADEXT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+C2\+\_\+\+A\+D\+E\+XT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C2\+\_\+\+A\+D\+E\+X\+T\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C2\+\_\+\+A\+D\+E\+X\+T\+\_\+\+M\+A\+SK)}

A\+D\+E\+XT -\/ Address Extension 0b0..7-\/bit address scheme 0b1..10-\/bit address scheme \mbox{\Hypertarget{group___i2_c___register___masks_gae5c83ddb6e61d570ef28b79fbdcff1bc}\label{group___i2_c___register___masks_gae5c83ddb6e61d570ef28b79fbdcff1bc}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_C2\_GCAEN@{I2C\_C2\_GCAEN}}
\index{I2C\_C2\_GCAEN@{I2C\_C2\_GCAEN}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_C2\_GCAEN}{I2C\_C2\_GCAEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+C2\+\_\+\+G\+C\+A\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C2\+\_\+\+G\+C\+A\+E\+N\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C2\+\_\+\+G\+C\+A\+E\+N\+\_\+\+M\+A\+SK)}

G\+C\+A\+EN -\/ General Call Address Enable 0b0..Disabled 0b1..Enabled \mbox{\Hypertarget{group___i2_c___register___masks_ga9304dab45ed8b48ddb4556d285a24111}\label{group___i2_c___register___masks_ga9304dab45ed8b48ddb4556d285a24111}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_C2\_HDRS@{I2C\_C2\_HDRS}}
\index{I2C\_C2\_HDRS@{I2C\_C2\_HDRS}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_C2\_HDRS}{I2C\_C2\_HDRS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+C2\+\_\+\+H\+D\+RS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C2\+\_\+\+H\+D\+R\+S\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C2\+\_\+\+H\+D\+R\+S\+\_\+\+M\+A\+SK)}

H\+D\+RS -\/ High Drive Select 0b0..Normal drive mode 0b1..High drive mode \mbox{\Hypertarget{group___i2_c___register___masks_gaecaecedb471207c255fe346e6158cdef}\label{group___i2_c___register___masks_gaecaecedb471207c255fe346e6158cdef}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_C2\_RMEN@{I2C\_C2\_RMEN}}
\index{I2C\_C2\_RMEN@{I2C\_C2\_RMEN}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_C2\_RMEN}{I2C\_C2\_RMEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+C2\+\_\+\+R\+M\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C2\+\_\+\+R\+M\+E\+N\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C2\+\_\+\+R\+M\+E\+N\+\_\+\+M\+A\+SK)}

R\+M\+EN -\/ Range Address Matching Enable 0b0..Range mode disabled. No address matching occurs for an address within the range of values of the A1 and RA registers. 0b1..Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers. \mbox{\Hypertarget{group___i2_c___register___masks_ga7ca1ec1871481fc75fb503d94403e577}\label{group___i2_c___register___masks_ga7ca1ec1871481fc75fb503d94403e577}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_C2\_SBRC@{I2C\_C2\_SBRC}}
\index{I2C\_C2\_SBRC@{I2C\_C2\_SBRC}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_C2\_SBRC}{I2C\_C2\_SBRC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+C2\+\_\+\+S\+B\+RC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+C2\+\_\+\+S\+B\+R\+C\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+C2\+\_\+\+S\+B\+R\+C\+\_\+\+M\+A\+SK)}

S\+B\+RC -\/ Slave Baud Rate Control 0b0..The slave baud rate follows the master baud rate and clock stretching may occur 0b1..Slave baud rate is independent of the master baud rate \mbox{\Hypertarget{group___i2_c___register___masks_ga7b68b1d5f1aa40f4bc5e9310e0a63754}\label{group___i2_c___register___masks_ga7b68b1d5f1aa40f4bc5e9310e0a63754}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_D\_DATA@{I2C\_D\_DATA}}
\index{I2C\_D\_DATA@{I2C\_D\_DATA}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_D\_DATA}{I2C\_D\_DATA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+D\+\_\+\+D\+A\+TA(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+D\+\_\+\+D\+A\+T\+A\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+D\+\_\+\+D\+A\+T\+A\+\_\+\+M\+A\+SK)}

D\+A\+TA -\/ Data \mbox{\Hypertarget{group___i2_c___register___masks_ga18089fd1cbe1936b133d50d580d39e6d}\label{group___i2_c___register___masks_ga18089fd1cbe1936b133d50d580d39e6d}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_F\_ICR@{I2C\_F\_ICR}}
\index{I2C\_F\_ICR@{I2C\_F\_ICR}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_F\_ICR}{I2C\_F\_ICR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+F\+\_\+\+I\+CR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+F\+\_\+\+I\+C\+R\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+F\+\_\+\+I\+C\+R\+\_\+\+M\+A\+SK)}

I\+CR -\/ Clock\+Rate \mbox{\Hypertarget{group___i2_c___register___masks_ga8f7d596736ebbdc72c823abdc045adfd}\label{group___i2_c___register___masks_ga8f7d596736ebbdc72c823abdc045adfd}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_F\_MULT@{I2C\_F\_MULT}}
\index{I2C\_F\_MULT@{I2C\_F\_MULT}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_F\_MULT}{I2C\_F\_MULT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+F\+\_\+\+M\+U\+LT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+F\+\_\+\+M\+U\+L\+T\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+F\+\_\+\+M\+U\+L\+T\+\_\+\+M\+A\+SK)}

M\+U\+LT -\/ Multiplier Factor 0b00..mul = 1 0b01..mul = 2 0b10..mul = 4 0b11..Reserved \mbox{\Hypertarget{group___i2_c___register___masks_ga7a184e93601a1086484b0ac2752cab00}\label{group___i2_c___register___masks_ga7a184e93601a1086484b0ac2752cab00}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_FLT\_FLT@{I2C\_FLT\_FLT}}
\index{I2C\_FLT\_FLT@{I2C\_FLT\_FLT}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_FLT\_FLT}{I2C\_FLT\_FLT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+F\+L\+T\+\_\+\+F\+LT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+F\+L\+T\+\_\+\+F\+L\+T\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+F\+L\+T\+\_\+\+F\+L\+T\+\_\+\+M\+A\+SK)}

F\+LT -\/ I2C Programmable Filter Factor 0b0000..No filter/bypass \mbox{\Hypertarget{group___i2_c___register___masks_ga8b71d53a5730c117133239d8245be98f}\label{group___i2_c___register___masks_ga8b71d53a5730c117133239d8245be98f}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_FLT\_SHEN@{I2C\_FLT\_SHEN}}
\index{I2C\_FLT\_SHEN@{I2C\_FLT\_SHEN}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_FLT\_SHEN}{I2C\_FLT\_SHEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+H\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+H\+E\+N\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+H\+E\+N\+\_\+\+M\+A\+SK)}

S\+H\+EN -\/ Stop Hold Enable 0b0..Stop holdoff is disabled. The M\+CU\textquotesingle{}s entry to stop mode is not gated. 0b1..Stop holdoff is enabled. \mbox{\Hypertarget{group___i2_c___register___masks_ga1002a3d1769dd5ddacefa1140f8003c0}\label{group___i2_c___register___masks_ga1002a3d1769dd5ddacefa1140f8003c0}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_FLT\_SSIE@{I2C\_FLT\_SSIE}}
\index{I2C\_FLT\_SSIE@{I2C\_FLT\_SSIE}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_FLT\_SSIE}{I2C\_FLT\_SSIE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+S\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+S\+I\+E\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+S\+I\+E\+\_\+\+M\+A\+SK)}

S\+S\+IE -\/ I2C Bus Stop or Start Interrupt Enable 0b0..Stop or start detection interrupt is disabled 0b1..Stop or start detection interrupt is enabled \mbox{\Hypertarget{group___i2_c___register___masks_gaa827d7e187b279eb296a11df6a520da9}\label{group___i2_c___register___masks_gaa827d7e187b279eb296a11df6a520da9}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_FLT\_STARTF@{I2C\_FLT\_STARTF}}
\index{I2C\_FLT\_STARTF@{I2C\_FLT\_STARTF}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_FLT\_STARTF}{I2C\_FLT\_STARTF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+A\+R\+TF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+A\+R\+T\+F\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+A\+R\+T\+F\+\_\+\+M\+A\+SK)}

S\+T\+A\+R\+TF -\/ I2C Bus Start Detect Flag 0b0..No start happens on I2C bus 0b1..Start detected on I2C bus \mbox{\Hypertarget{group___i2_c___register___masks_gaa7638f8d630f1911fcf5d5d3441ea4fb}\label{group___i2_c___register___masks_gaa7638f8d630f1911fcf5d5d3441ea4fb}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_FLT\_STOPF@{I2C\_FLT\_STOPF}}
\index{I2C\_FLT\_STOPF@{I2C\_FLT\_STOPF}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_FLT\_STOPF}{I2C\_FLT\_STOPF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+O\+PF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+O\+P\+F\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+F\+L\+T\+\_\+\+S\+T\+O\+P\+F\+\_\+\+M\+A\+SK)}

S\+T\+O\+PF -\/ I2C Bus Stop Detect Flag 0b0..No stop happens on I2C bus 0b1..Stop detected on I2C bus \mbox{\Hypertarget{group___i2_c___register___masks_gae2a3d76c69fe5e8947660274f6744031}\label{group___i2_c___register___masks_gae2a3d76c69fe5e8947660274f6744031}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_RA\_RAD@{I2C\_RA\_RAD}}
\index{I2C\_RA\_RAD@{I2C\_RA\_RAD}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_RA\_RAD}{I2C\_RA\_RAD}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+R\+A\+\_\+\+R\+AD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+R\+A\+\_\+\+R\+A\+D\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+R\+A\+\_\+\+R\+A\+D\+\_\+\+M\+A\+SK)}

R\+AD -\/ Range Slave Address \mbox{\Hypertarget{group___i2_c___register___masks_ga9452e33468f61916ec9b601564dcad53}\label{group___i2_c___register___masks_ga9452e33468f61916ec9b601564dcad53}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_S2\_EMPTY@{I2C\_S2\_EMPTY}}
\index{I2C\_S2\_EMPTY@{I2C\_S2\_EMPTY}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_S2\_EMPTY}{I2C\_S2\_EMPTY}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S2\+\_\+\+E\+M\+P\+TY(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S2\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S2\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+M\+A\+SK)}

E\+M\+P\+TY -\/ Empty flag 0b0..Tx or Rx buffer is not empty and cannot be written to, that is new data cannot be loaded into the buffer. 0b1..Tx or Rx buffer is empty and can be written to, that is new data can be loaded into the buffer. \mbox{\Hypertarget{group___i2_c___register___masks_gacb63cd2afab181a0256ec7731002eb3f}\label{group___i2_c___register___masks_gacb63cd2afab181a0256ec7731002eb3f}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_S2\_ERROR@{I2C\_S2\_ERROR}}
\index{I2C\_S2\_ERROR@{I2C\_S2\_ERROR}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_S2\_ERROR}{I2C\_S2\_ERROR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S2\+\_\+\+E\+R\+R\+OR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S2\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S2\+\_\+\+E\+R\+R\+O\+R\+\_\+\+M\+A\+SK)}

E\+R\+R\+OR -\/ Error flag 0b0..The buffer is not full and all write/read operations have no errors. 0b1..There are 3 or more write/read errors during the data transfer phase (when the Empty flag is not set and the buffer is busy). \mbox{\Hypertarget{group___i2_c___register___masks_ga1b03d34de44807673dd516609532885d}\label{group___i2_c___register___masks_ga1b03d34de44807673dd516609532885d}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_S\_ARBL@{I2C\_S\_ARBL}}
\index{I2C\_S\_ARBL@{I2C\_S\_ARBL}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_S\_ARBL}{I2C\_S\_ARBL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+\_\+\+A\+R\+BL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+\_\+\+A\+R\+B\+L\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+\_\+\+A\+R\+B\+L\+\_\+\+M\+A\+SK)}

A\+R\+BL -\/ Arbitration Lost 0b0..Standard bus operation. 0b1..Loss of arbitration. \mbox{\Hypertarget{group___i2_c___register___masks_gaf7db23b8eb1d0b696c31f5061e7e5c34}\label{group___i2_c___register___masks_gaf7db23b8eb1d0b696c31f5061e7e5c34}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_S\_BUSY@{I2C\_S\_BUSY}}
\index{I2C\_S\_BUSY@{I2C\_S\_BUSY}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_S\_BUSY}{I2C\_S\_BUSY}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+\_\+\+B\+U\+SY(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+\_\+\+B\+U\+S\+Y\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+\_\+\+B\+U\+S\+Y\+\_\+\+M\+A\+SK)}

B\+U\+SY -\/ Bus Busy 0b0..Bus is idle 0b1..Bus is busy \mbox{\Hypertarget{group___i2_c___register___masks_gad09259671dff856203dcd5e547a2e53a}\label{group___i2_c___register___masks_gad09259671dff856203dcd5e547a2e53a}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_S\_IAAS@{I2C\_S\_IAAS}}
\index{I2C\_S\_IAAS@{I2C\_S\_IAAS}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_S\_IAAS}{I2C\_S\_IAAS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+\_\+\+I\+A\+AS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+\_\+\+I\+A\+A\+S\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+\_\+\+I\+A\+A\+S\+\_\+\+M\+A\+SK)}

I\+A\+AS -\/ Addressed As A Slave 0b0..Not addressed 0b1..Addressed as a slave \mbox{\Hypertarget{group___i2_c___register___masks_ga1a977ca499ff9150e08cbd671628a2c2}\label{group___i2_c___register___masks_ga1a977ca499ff9150e08cbd671628a2c2}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_S\_IICIF@{I2C\_S\_IICIF}}
\index{I2C\_S\_IICIF@{I2C\_S\_IICIF}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_S\_IICIF}{I2C\_S\_IICIF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+\_\+\+I\+I\+C\+IF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+\_\+\+I\+I\+C\+I\+F\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+\_\+\+I\+I\+C\+I\+F\+\_\+\+M\+A\+SK)}

I\+I\+C\+IF -\/ Interrupt Flag 0b0..No interrupt pending 0b1..Interrupt pending \mbox{\Hypertarget{group___i2_c___register___masks_ga47a3e85124417d95a731713c96785054}\label{group___i2_c___register___masks_ga47a3e85124417d95a731713c96785054}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_S\_RAM@{I2C\_S\_RAM}}
\index{I2C\_S\_RAM@{I2C\_S\_RAM}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_S\_RAM}{I2C\_S\_RAM}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+\_\+\+R\+AM(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+\_\+\+R\+A\+M\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+\_\+\+R\+A\+M\+\_\+\+M\+A\+SK)}

R\+AM -\/ Range Address Match 0b0..Not addressed 0b1..Addressed as a slave \mbox{\Hypertarget{group___i2_c___register___masks_ga8aacd2266555789c7840411ebcc2fb42}\label{group___i2_c___register___masks_ga8aacd2266555789c7840411ebcc2fb42}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_S\_RXAK@{I2C\_S\_RXAK}}
\index{I2C\_S\_RXAK@{I2C\_S\_RXAK}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_S\_RXAK}{I2C\_S\_RXAK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+\_\+\+R\+X\+AK(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+\_\+\+R\+X\+A\+K\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+\_\+\+R\+X\+A\+K\+\_\+\+M\+A\+SK)}

R\+X\+AK -\/ Receive Acknowledge 0b0..Acknowledge signal was received after the completion of one byte of data transmission on the bus 0b1..No acknowledge signal detected \mbox{\Hypertarget{group___i2_c___register___masks_ga3c251f26dc02eecdb65829e45b9830d1}\label{group___i2_c___register___masks_ga3c251f26dc02eecdb65829e45b9830d1}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_S\_SRW@{I2C\_S\_SRW}}
\index{I2C\_S\_SRW@{I2C\_S\_SRW}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_S\_SRW}{I2C\_S\_SRW}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+\_\+\+S\+RW(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+\_\+\+S\+R\+W\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+\_\+\+S\+R\+W\+\_\+\+M\+A\+SK)}

S\+RW -\/ Slave Read/\+Write 0b0..Slave receive, master writing to slave 0b1..Slave transmit, master reading from slave \mbox{\Hypertarget{group___i2_c___register___masks_gad01c50b9058e88ffc519e7ffae8c76fc}\label{group___i2_c___register___masks_gad01c50b9058e88ffc519e7ffae8c76fc}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_S\_TCF@{I2C\_S\_TCF}}
\index{I2C\_S\_TCF@{I2C\_S\_TCF}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_S\_TCF}{I2C\_S\_TCF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+\_\+\+T\+CF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+\_\+\+T\+C\+F\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+\_\+\+T\+C\+F\+\_\+\+M\+A\+SK)}

T\+CF -\/ Transfer Complete Flag 0b0..Transfer in progress 0b1..Transfer complete \mbox{\Hypertarget{group___i2_c___register___masks_gaf6d95ca3bdf2d8da490e7ff3c4a937b7}\label{group___i2_c___register___masks_gaf6d95ca3bdf2d8da490e7ff3c4a937b7}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_SLTH\_SSLT@{I2C\_SLTH\_SSLT}}
\index{I2C\_SLTH\_SSLT@{I2C\_SLTH\_SSLT}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_SLTH\_SSLT}{I2C\_SLTH\_SSLT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+L\+T\+H\+\_\+\+S\+S\+LT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+L\+T\+H\+\_\+\+S\+S\+L\+T\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+L\+T\+H\+\_\+\+S\+S\+L\+T\+\_\+\+M\+A\+SK)}

S\+S\+LT -\/ S\+S\+LT\mbox{[}15\+:8\mbox{]} \mbox{\Hypertarget{group___i2_c___register___masks_gab7bec69c829adac299ed11bd66411507}\label{group___i2_c___register___masks_gab7bec69c829adac299ed11bd66411507}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_SLTL\_SSLT@{I2C\_SLTL\_SSLT}}
\index{I2C\_SLTL\_SSLT@{I2C\_SLTL\_SSLT}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_SLTL\_SSLT}{I2C\_SLTL\_SSLT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+L\+T\+L\+\_\+\+S\+S\+LT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+L\+T\+L\+\_\+\+S\+S\+L\+T\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+L\+T\+L\+\_\+\+S\+S\+L\+T\+\_\+\+M\+A\+SK)}

S\+S\+LT -\/ S\+S\+LT\mbox{[}7\+:0\mbox{]} \mbox{\Hypertarget{group___i2_c___register___masks_gacdf113efefeedc42ad08327c80f5d154}\label{group___i2_c___register___masks_gacdf113efefeedc42ad08327c80f5d154}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_SMB\_ALERTEN@{I2C\_SMB\_ALERTEN}}
\index{I2C\_SMB\_ALERTEN@{I2C\_SMB\_ALERTEN}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_SMB\_ALERTEN}{I2C\_SMB\_ALERTEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+M\+B\+\_\+\+A\+L\+E\+R\+T\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+M\+B\+\_\+\+A\+L\+E\+R\+T\+E\+N\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+M\+B\+\_\+\+A\+L\+E\+R\+T\+E\+N\+\_\+\+M\+A\+SK)}

A\+L\+E\+R\+T\+EN -\/ S\+M\+Bus Alert Response Address Enable 0b0..S\+M\+Bus alert response address matching is disabled 0b1..S\+M\+Bus alert response address matching is enabled \mbox{\Hypertarget{group___i2_c___register___masks_ga7a9f868ed9fe09aa6c3964ccaa1f2be8}\label{group___i2_c___register___masks_ga7a9f868ed9fe09aa6c3964ccaa1f2be8}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_SMB\_FACK@{I2C\_SMB\_FACK}}
\index{I2C\_SMB\_FACK@{I2C\_SMB\_FACK}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_SMB\_FACK}{I2C\_SMB\_FACK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+M\+B\+\_\+\+F\+A\+CK(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+M\+B\+\_\+\+F\+A\+C\+K\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+M\+B\+\_\+\+F\+A\+C\+K\+\_\+\+M\+A\+SK)}

F\+A\+CK -\/ Fast N\+A\+C\+K/\+A\+CK Enable 0b0..An A\+CK or N\+A\+CK is sent on the following receiving data byte 0b1..Writing 0 to T\+X\+AK after receiving a data byte generates an A\+CK. Writing 1 to T\+X\+AK after receiving a data byte generates a N\+A\+CK. \mbox{\Hypertarget{group___i2_c___register___masks_ga1f9be41fbf54c218799bc986a2be0d3f}\label{group___i2_c___register___masks_ga1f9be41fbf54c218799bc986a2be0d3f}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_SMB\_SHTF1@{I2C\_SMB\_SHTF1}}
\index{I2C\_SMB\_SHTF1@{I2C\_SMB\_SHTF1}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_SMB\_SHTF1}{I2C\_SMB\_SHTF1}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F1(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F1\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F1\+\_\+\+M\+A\+SK)}

S\+H\+T\+F1 -\/ S\+CL High Timeout Flag 1 0b0..No S\+CL high and S\+DA high timeout occurs 0b1..S\+CL high and S\+DA high timeout occurs \mbox{\Hypertarget{group___i2_c___register___masks_gad70d76892456fd348b7fdc155b42d0d6}\label{group___i2_c___register___masks_gad70d76892456fd348b7fdc155b42d0d6}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_SMB\_SHTF2@{I2C\_SMB\_SHTF2}}
\index{I2C\_SMB\_SHTF2@{I2C\_SMB\_SHTF2}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_SMB\_SHTF2}{I2C\_SMB\_SHTF2}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2\+\_\+\+M\+A\+SK)}

S\+H\+T\+F2 -\/ S\+CL High Timeout Flag 2 0b0..No S\+CL high and S\+DA low timeout occurs 0b1..S\+CL high and S\+DA low timeout occurs \mbox{\Hypertarget{group___i2_c___register___masks_gac8955a8d2c42508c67b42709dd15219c}\label{group___i2_c___register___masks_gac8955a8d2c42508c67b42709dd15219c}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_SMB\_SHTF2IE@{I2C\_SMB\_SHTF2IE}}
\index{I2C\_SMB\_SHTF2IE@{I2C\_SMB\_SHTF2IE}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_SMB\_SHTF2IE}{I2C\_SMB\_SHTF2IE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2\+I\+E\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+H\+T\+F2\+I\+E\+\_\+\+M\+A\+SK)}

S\+H\+T\+F2\+IE -\/ S\+H\+T\+F2 Interrupt Enable 0b0..S\+H\+T\+F2 interrupt is disabled 0b1..S\+H\+T\+F2 interrupt is enabled \mbox{\Hypertarget{group___i2_c___register___masks_ga574c5e9e1437e408ccbeb4251048f6db}\label{group___i2_c___register___masks_ga574c5e9e1437e408ccbeb4251048f6db}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_SMB\_SIICAEN@{I2C\_SMB\_SIICAEN}}
\index{I2C\_SMB\_SIICAEN@{I2C\_SMB\_SIICAEN}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_SMB\_SIICAEN}{I2C\_SMB\_SIICAEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+I\+I\+C\+A\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+I\+I\+C\+A\+E\+N\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+I\+I\+C\+A\+E\+N\+\_\+\+M\+A\+SK)}

S\+I\+I\+C\+A\+EN -\/ Second I2C Address Enable 0b0..I2C address register 2 matching is disabled 0b1..I2C address register 2 matching is enabled \mbox{\Hypertarget{group___i2_c___register___masks_gacdc4b251c48d9987a5183ac3b0e6b0c1}\label{group___i2_c___register___masks_gacdc4b251c48d9987a5183ac3b0e6b0c1}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_SMB\_SLTF@{I2C\_SMB\_SLTF}}
\index{I2C\_SMB\_SLTF@{I2C\_SMB\_SLTF}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_SMB\_SLTF}{I2C\_SMB\_SLTF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+L\+TF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+L\+T\+F\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+M\+B\+\_\+\+S\+L\+T\+F\+\_\+\+M\+A\+SK)}

S\+L\+TF -\/ S\+CL Low Timeout Flag 0b0..No low timeout occurs 0b1..Low timeout occurs \mbox{\Hypertarget{group___i2_c___register___masks_gaf627ce545902545010418f2bb533794c}\label{group___i2_c___register___masks_gaf627ce545902545010418f2bb533794c}} 
\index{I2C Register Masks@{I2C Register Masks}!I2C\_SMB\_TCKSEL@{I2C\_SMB\_TCKSEL}}
\index{I2C\_SMB\_TCKSEL@{I2C\_SMB\_TCKSEL}!I2C Register Masks@{I2C Register Masks}}
\subsubsection{\texorpdfstring{I2C\_SMB\_TCKSEL}{I2C\_SMB\_TCKSEL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+S\+M\+B\+\_\+\+T\+C\+K\+S\+EL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ I2\+C\+\_\+\+S\+M\+B\+\_\+\+T\+C\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& I2\+C\+\_\+\+S\+M\+B\+\_\+\+T\+C\+K\+S\+E\+L\+\_\+\+M\+A\+SK)}

T\+C\+K\+S\+EL -\/ Timeout Counter Clock Select 0b0..Timeout counter counts at the frequency of the I2C module clock / 64 0b1..Timeout counter counts at the frequency of the I2C module clock 