/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_ASRC_V0_H_
#define CSLR_ASRC_V0_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for config_generated_address_block
**************************************************************************/
typedef struct {
    volatile Uint32 AASRC_PID;
    volatile Uint8  RSVD0[12];
    volatile Uint32 AASRC_SYSCONFIG;
    volatile Uint8  RSVD1[12];
    volatile Uint32 IRQ_EOI_REGISTER;
    volatile Uint32 INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER;
    volatile Uint32 INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER;
    volatile Uint32 INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER;
    volatile Uint32 INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER;
    volatile Uint32 OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER;
    volatile Uint32 OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER;
    volatile Uint32 OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER;
    volatile Uint32 OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER;
    volatile Uint32 INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER;
    volatile Uint32 INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER;
    volatile Uint32 INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER;
    volatile Uint32 INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER;
    volatile Uint32 OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER;
    volatile Uint32 OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER;
    volatile Uint32 OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER;
    volatile Uint32 OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER;
    volatile Uint32 ERROR_INTERRUPT_STATUS_RAW_REGISTER;
    volatile Uint32 ERROR_INTERRUPT_STATUS_ENABLED_REGISTER;
    volatile Uint32 ERROR_INTERRUPT_ENABLE_SET_REGISTER;
    volatile Uint32 ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER;
    volatile Uint32 INPUT_GROUP_0_SELECT;
    volatile Uint32 INPUT_GROUP_1_SELECT;
    volatile Uint32 INPUT_GROUP_2_SELECT;
    volatile Uint32 INPUT_GROUP_3_SELECT;
    volatile Uint8  RSVD2[16];
    volatile Uint32 OUTPUT_GROUP_0_SELECT;
    volatile Uint32 OUTPUT_GROUP_1_SELECT;
    volatile Uint32 OUTPUT_GROUP_2_SELECT;
    volatile Uint32 OUTPUT_GROUP_3_SELECT;
    volatile Uint8  RSVD3[92];
    volatile Uint32 SRC_FIFO_CONTROL_0;
    volatile Uint32 SRC_CONTROL_0;
    volatile Uint32 SRC_STATUS_0;
    volatile Uint8  RSVD4[4];
    volatile Uint32 SRC_FIFO_CONTROL_1;
    volatile Uint32 SRC_CONTROL_1;
    volatile Uint32 SRC_STATUS_1;
    volatile Uint8  RSVD5[4];
    volatile Uint32 SRC_FIFO_CONTROL_2;
    volatile Uint32 SRC_CONTROL_2;
    volatile Uint32 SRC_STATUS_2;
    volatile Uint8  RSVD6[4];
    volatile Uint32 SRC_FIFO_CONTROL_3;
    volatile Uint32 SRC_CONTROL_3;
    volatile Uint32 SRC_STATUS_3;
    volatile Uint8  RSVD7[4];
    volatile Uint32 SRC_FIFO_CONTROL_4;
    volatile Uint32 SRC_CONTROL_4;
    volatile Uint32 SRC_STATUS_4;
    volatile Uint8  RSVD8[4];
    volatile Uint32 SRC_FIFO_CONTROL_5;
    volatile Uint32 SRC_CONTROL_5;
    volatile Uint32 SRC_STATUS_5;
    volatile Uint8  RSVD9[4];
    volatile Uint32 SRC_FIFO_CONTROL_6;
    volatile Uint32 SRC_CONTROL_6;
    volatile Uint32 SRC_STATUS_6;
    volatile Uint8  RSVD10[4];
    volatile Uint32 SRC_FIFO_CONTROL_7;
    volatile Uint32 SRC_CONTROL_7;
    volatile Uint32 SRC_STATUS_7;
    volatile Uint8  RSVD11[4];
    volatile Uint32 GROUP_FIFO_CONTROL_0;
    volatile Uint32 GROUP_SRC_CONTROL_0;
    volatile Uint32 GROUP_FIFO_CONTROL_1;
    volatile Uint32 GROUP_SRC_CONTROL_1;
    volatile Uint32 GROUP_FIFO_CONTROL_2;
    volatile Uint32 GROUP_SRC_CONTROL_2;
    volatile Uint32 GROUP_FIFO_CONTROL_3;
    volatile Uint32 GROUP_SRC_CONTROL_3;
    volatile Uint8  RSVD12[96];
    volatile Uint32 INPUT_CLOCK_GENERATOR_STAMP_LO_0;
    volatile Uint32 INPUT_CLOCK_GENERATOR_STAMP_HI_0;
    volatile Uint32 INPUT_CLOCK_GENERATOR_RATE_LO_0;
    volatile Uint32 INPUT_CLOCK_GENERATOR_RATE_HI_0;
    volatile Uint32 INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0;
    volatile Uint32 INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0;
    volatile Uint32 INPUT_CLOCKZONE_COUNT_0;
    volatile Uint32 INPUT_CLOCKZONE_CONTROL_0;
    volatile Uint32 OUTPUT_CLOCK_GENERATOR_STAMP_LO_0;
    volatile Uint32 OUTPUT_CLOCK_GENERATOR_STAMP_HI_0;
    volatile Uint32 OUTPUT_CLOCK_GENERATOR_RATE_LO_0;
    volatile Uint32 OUTPUT_CLOCK_GENERATOR_RATE_HI_0;
    volatile Uint32 OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0;
    volatile Uint32 OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0;
    volatile Uint32 OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0;
    volatile Uint32 OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_0;
    volatile Uint32 OUTPUT_CLOCKZONE_COUNT_0;
    volatile Uint32 OUTPUT_CLOCKZONE_CONTROL_0;
    volatile Uint8  RSVD13[56];
    volatile Uint32 INPUT_CLOCK_GENERATOR_STAMP_LO_1;
    volatile Uint32 INPUT_CLOCK_GENERATOR_STAMP_HI_1;
    volatile Uint32 INPUT_CLOCK_GENERATOR_RATE_LO_1;
    volatile Uint32 INPUT_CLOCK_GENERATOR_RATE_HI_1;
    volatile Uint32 INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1;
    volatile Uint32 INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1;
    volatile Uint32 INPUT_CLOCKZONE_COUNT_1;
    volatile Uint32 INPUT_CLOCKZONE_CONTROL_1;
    volatile Uint32 OUTPUT_CLOCK_GENERATOR_STAMP_LO_1;
    volatile Uint32 OUTPUT_CLOCK_GENERATOR_STAMP_HI_1;
    volatile Uint32 OUTPUT_CLOCK_GENERATOR_RATE_LO_1;
    volatile Uint32 OUTPUT_CLOCK_GENERATOR_RATE_HI_1;
    volatile Uint32 OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1;
    volatile Uint32 OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1;
    volatile Uint32 OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1;
    volatile Uint32 OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_1;
    volatile Uint32 OUTPUT_CLOCKZONE_COUNT_1;
    volatile Uint32 OUTPUT_CLOCKZONE_CONTROL_1;
    volatile Uint8  RSVD14[56];
    volatile Uint32 INPUT_CLOCK_GENERATOR_STAMP_LO_2;
    volatile Uint32 INPUT_CLOCK_GENERATOR_STAMP_HI_2;
    volatile Uint32 INPUT_CLOCK_GENERATOR_RATE_LO_2;
    volatile Uint32 INPUT_CLOCK_GENERATOR_RATE_HI_2;
    volatile Uint32 INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2;
    volatile Uint32 INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2;
    volatile Uint32 INPUT_CLOCKZONE_COUNT_2;
    volatile Uint32 INPUT_CLOCKZONE_CONTROL_2;
    volatile Uint32 OUTPUT_CLOCK_GENERATOR_STAMP_LO_2;
    volatile Uint32 OUTPUT_CLOCK_GENERATOR_STAMP_HI_2;
    volatile Uint32 OUTPUT_CLOCK_GENERATOR_RATE_LO_2;
    volatile Uint32 OUTPUT_CLOCK_GENERATOR_RATE_HI_2;
    volatile Uint32 OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2;
    volatile Uint32 OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2;
    volatile Uint32 OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2;
    volatile Uint32 OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_2;
    volatile Uint32 OUTPUT_CLOCKZONE_COUNT_2;
    volatile Uint32 OUTPUT_CLOCKZONE_CONTROL_2;
    volatile Uint8  RSVD15[56];
    volatile Uint32 INPUT_CLOCK_GENERATOR_STAMP_LO_3;
    volatile Uint32 INPUT_CLOCK_GENERATOR_STAMP_HI_3;
    volatile Uint32 INPUT_CLOCK_GENERATOR_RATE_LO_3;
    volatile Uint32 INPUT_CLOCK_GENERATOR_RATE_HI_3;
    volatile Uint32 INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3;
    volatile Uint32 INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3;
    volatile Uint32 INPUT_CLOCKZONE_COUNT_3;
    volatile Uint32 INPUT_CLOCKZONE_CONTROL_3;
    volatile Uint32 OUTPUT_CLOCK_GENERATOR_STAMP_LO_3;
    volatile Uint32 OUTPUT_CLOCK_GENERATOR_STAMP_HI_3;
    volatile Uint32 OUTPUT_CLOCK_GENERATOR_RATE_LO_3;
    volatile Uint32 OUTPUT_CLOCK_GENERATOR_RATE_HI_3;
    volatile Uint32 OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3;
    volatile Uint32 OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3;
    volatile Uint32 OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3;
    volatile Uint32 OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_3;
    volatile Uint32 OUTPUT_CLOCKZONE_COUNT_3;
    volatile Uint32 OUTPUT_CLOCKZONE_CONTROL_3;
    volatile Uint8  RSVD16[56];
    volatile Uint32 INPUT_CLOCK_ZONE_DIVIDER;
    volatile Uint32 OUTPUT_CLOCK_ZONE_DIVIDER;
} CSL_ASRC_config_generated_memory_mapRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

/* Register Macros for config_generated_memory_map */
#define CSL_ASRC_AASRC_PID                                      (0x0u)
#define CSL_ASRC_IRQ_EOI_REGISTER                               (0x20u)
#define CSL_ASRC_AASRC_SYSCONFIG                                (0x10u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER       (0x24u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER   (0x28u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER       (0x2Cu)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER     (0x30u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER      (0x34u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER  (0x38u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER      (0x3Cu)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER    (0x40u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER      (0x44u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER  (0x48u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER      (0x4Cu)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER    (0x50u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER     (0x54u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER  (0x58u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER     (0x5Cu)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER   (0x60u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER            (0x64u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER        (0x68u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER            (0x6Cu)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER          (0x70u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT                           (0x74u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT                           (0x78u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT                           (0x7Cu)
#define CSL_ASRC_INPUT_GROUP_3_SELECT                           (0x80u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT                          (0x94u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT                          (0x98u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT                          (0x9Cu)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT                          (0xA0u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0                             (0x100u)
#define CSL_ASRC_SRC_CONTROL_0                                  (0x104u)
#define CSL_ASRC_SRC_STATUS_0                                   (0x108u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1                             (0x110u)
#define CSL_ASRC_SRC_CONTROL_1                                  (0x114u)
#define CSL_ASRC_SRC_STATUS_1                                   (0x118u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2                             (0x120u)
#define CSL_ASRC_SRC_CONTROL_2                                  (0x124u)
#define CSL_ASRC_SRC_STATUS_2                                   (0x128u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3                             (0x130u)
#define CSL_ASRC_SRC_CONTROL_3                                  (0x134u)
#define CSL_ASRC_SRC_STATUS_3                                   (0x138u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4                             (0x140u)
#define CSL_ASRC_SRC_CONTROL_4                                  (0x144u)
#define CSL_ASRC_SRC_STATUS_4                                   (0x148u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5                             (0x150u)
#define CSL_ASRC_SRC_CONTROL_5                                  (0x154u)
#define CSL_ASRC_SRC_STATUS_5                                   (0x158u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6                             (0x160u)
#define CSL_ASRC_SRC_CONTROL_6                                  (0x164u)
#define CSL_ASRC_SRC_STATUS_6                                   (0x168u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7                             (0x170u)
#define CSL_ASRC_SRC_CONTROL_7                                  (0x174u)
#define CSL_ASRC_SRC_STATUS_7                                   (0x178u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0                           (0x180u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0                            (0x184u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1                           (0x188u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1                            (0x18Cu)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2                           (0x190u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2                            (0x194u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3                           (0x198u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3                            (0x19Cu)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_0               (0x200u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_0               (0x204u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_0                (0x208u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_0                (0x20Cu)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0            (0x210u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0            (0x214u)
#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_0                        (0x218u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0                      (0x21Cu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_0              (0x220u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_0              (0x224u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_0               (0x228u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_0               (0x22Cu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0           (0x230u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0           (0x234u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0          (0x238u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_0          (0x23Cu)
#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_0                       (0x240u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0                     (0x244u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_1               (0x280u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_1               (0x284u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_1                (0x288u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_1                (0x28Cu)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1            (0x290u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1            (0x294u)
#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_1                        (0x298u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1                      (0x29Cu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_1              (0x2A0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_1              (0x2A4u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_1               (0x2A8u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_1               (0x2ACu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1           (0x2B0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1           (0x2B4u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1          (0x2B8u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_1          (0x2BCu)
#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_1                       (0x2C0u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1                     (0x2C4u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_2               (0x300u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_2               (0x304u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_2                (0x308u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_2                (0x30Cu)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2            (0x310u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2            (0x314u)
#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_2                        (0x318u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2                      (0x31Cu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_2              (0x320u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_2              (0x324u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_2               (0x328u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_2               (0x32Cu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2           (0x330u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2           (0x334u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2          (0x338u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_2          (0x33Cu)
#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_2                       (0x340u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2                     (0x344u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_3               (0x380u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_3               (0x384u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_3                (0x388u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_3                (0x38Cu)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3            (0x390u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3            (0x394u)
#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_3                        (0x398u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3                      (0x39Cu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_3              (0x3A0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_3              (0x3A4u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_3               (0x3A8u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_3               (0x3ACu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3           (0x3B0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3           (0x3B4u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3          (0x3B8u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_3          (0x3BCu)
#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_3                       (0x3C0u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3                     (0x3C4u)
#define CSL_ASRC_INPUT_CLOCK_ZONE_DIVIDER                       (0x400u)
#define CSL_ASRC_OUTPUT_CLOCK_ZONE_DIVIDER                      (0x404u)

/* Register Macros for group_generated_memory_map */
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L0                       (0x0u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R0                       (0x4u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L1                       (0x8u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R1                       (0xCu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L2                       (0x10u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R2                       (0x14u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L3                       (0x18u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R3                       (0x1Cu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L4                       (0x20u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R4                       (0x24u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L5                       (0x28u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R5                       (0x2Cu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L6                       (0x30u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R6                       (0x34u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L7                       (0x38u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R7                       (0x3Cu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L0                      (0x80u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R0                      (0x84u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L1                      (0x88u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R1                      (0x8Cu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L2                      (0x90u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R2                      (0x94u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L3                      (0x98u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R3                      (0x9Cu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L4                      (0xA0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R4                      (0xA4u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L5                      (0xA8u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R5                      (0xACu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L6                      (0xB0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R6                      (0xB4u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L7                      (0xB8u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R7                      (0xBCu)

/* Register Macros for stream_generated_memory_map */
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L0                      (0x0u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R0                      (0x100u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L1                      (0x200u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R1                      (0x300u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L2                      (0x400u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R2                      (0x500u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L3                      (0x600u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R3                      (0x700u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L4                      (0x800u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R4                      (0x900u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L5                      (0xA00u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R5                      (0xB00u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L6                      (0xC00u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R6                      (0xD00u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L7                      (0xE00u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R7                      (0xF00u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L0                     (0x1000u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R0                     (0x1100u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L1                     (0x1200u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R1                     (0x1300u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L2                     (0x1400u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R2                     (0x1500u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L3                     (0x1600u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R3                     (0x1700u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L4                     (0x1800u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R4                     (0x1900u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L5                     (0x1A00u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R5                     (0x1B00u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L6                     (0x1C00u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R6                     (0x1D00u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L7                     (0x1E00u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R7                     (0x1F00u)


/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* AASRC_PID */

#define CSL_ASRC_AASRC_PID_SCHEME_SHIFT                         (30u)
#define CSL_ASRC_AASRC_PID_SCHEME_MASK                          (0xC0000000u)
#define CSL_ASRC_AASRC_PID_SCHEME_RESETVAL                      (0x00000000u)
#define CSL_ASRC_AASRC_PID_SCHEME_MAX                           (0x00000003u)

#define CSL_ASRC_AASRC_PID_FUNC_SHIFT                           (16u)
#define CSL_ASRC_AASRC_PID_FUNC_MASK                            (0x0FFF0000u)
#define CSL_ASRC_AASRC_PID_FUNC_RESETVAL                        (0x00000000u)
#define CSL_ASRC_AASRC_PID_FUNC_MAX                             (0x00000fffu)

#define CSL_ASRC_AASRC_PID_RTL_SHIFT                            (11u)
#define CSL_ASRC_AASRC_PID_RTL_MASK                             (0x0000F800u)
#define CSL_ASRC_AASRC_PID_RTL_RESETVAL                         (0x00000000u)
#define CSL_ASRC_AASRC_PID_RTL_MAX                              (0x0000001fu)

#define CSL_ASRC_AASRC_PID_MAJOR_SHIFT                          (8u)
#define CSL_ASRC_AASRC_PID_MAJOR_MASK                           (0x00000700u)
#define CSL_ASRC_AASRC_PID_MAJOR_RESETVAL                       (0x00000000u)
#define CSL_ASRC_AASRC_PID_MAJOR_MAX                            (0x00000007u)

#define CSL_ASRC_AASRC_PID_CUSTOM_SHIFT                         (6u)
#define CSL_ASRC_AASRC_PID_CUSTOM_MASK                          (0x000000C0u)
#define CSL_ASRC_AASRC_PID_CUSTOM_RESETVAL                      (0x00000000u)
#define CSL_ASRC_AASRC_PID_CUSTOM_MAX                           (0x00000003u)

#define CSL_ASRC_AASRC_PID_MINOR_SHIFT                          (0u)
#define CSL_ASRC_AASRC_PID_MINOR_MASK                           (0x0000003Fu)
#define CSL_ASRC_AASRC_PID_MINOR_RESETVAL                       (0x00000000u)
#define CSL_ASRC_AASRC_PID_MINOR_MAX                            (0x0000003fu)

#define CSL_ASRC_AASRC_PID_RESETVAL                             (0x00000000u)

/* IRQ_EOI_REGISTER */

#define CSL_ASRC_IRQ_EOI_REGISTER_EOI_VECTOR_SHIFT              (0u)
#define CSL_ASRC_IRQ_EOI_REGISTER_EOI_VECTOR_MASK               (0xFFFFFFFFu)
#define CSL_ASRC_IRQ_EOI_REGISTER_EOI_VECTOR_RESETVAL           (0x00000000u)
#define CSL_ASRC_IRQ_EOI_REGISTER_EOI_VECTOR_MAX                (0xffffffffu)

#define CSL_ASRC_IRQ_EOI_REGISTER_RESETVAL                      (0x00000000u)

/* AASRC_SYSCONFIG */

#define CSL_ASRC_AASRC_SYSCONFIG_RESETVAL                       (0x00000000u)

/* INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER */

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (15u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00008000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (14u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00004000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (13u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00002000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (12u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00001000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (11u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000800u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (10u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000400u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (9u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000200u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (8u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000100u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (7u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000080u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (6u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000040u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (5u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000020u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (4u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000010u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (3u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000008u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (2u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000004u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (1u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000002u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (0u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000001u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_RESETVAL  (0x00000000u)

/* INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER */

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (15u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00008000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (14u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00004000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (13u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00002000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (12u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00001000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (11u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000800u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (10u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000400u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (9u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000200u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (8u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000100u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (7u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000080u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (6u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000040u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (5u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000020u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (4u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000010u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (3u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000008u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (2u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000004u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (1u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000002u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (0u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000001u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_RESETVAL  (0x00000000u)

/* INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER */

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (15u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00008000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (14u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00004000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (13u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00002000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (12u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00001000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (11u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000800u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (10u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000400u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (9u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000200u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (8u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000100u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (7u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000080u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (6u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000040u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (5u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000020u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (4u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000010u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (3u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000008u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (2u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000004u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (1u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000002u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (0u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000001u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_RESETVAL  (0x00000000u)

/* INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER */

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (15u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00008000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (14u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00004000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (13u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00002000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (12u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00001000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (11u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000800u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (10u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000400u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (9u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000200u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (8u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000100u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (7u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000080u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (6u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000040u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (5u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000020u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (4u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000010u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (3u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000008u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (2u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000004u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (1u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000002u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (0u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000001u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_RESETVAL  (0x00000000u)

/* OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER */

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (15u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00008000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (14u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00004000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (13u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00002000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (12u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00001000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (11u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000800u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (10u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000400u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (9u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000200u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (8u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000100u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (7u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000080u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (6u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000040u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (5u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000020u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (4u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000010u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (3u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000008u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (2u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000004u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (1u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000002u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000001u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_RAW_REGISTER_RESETVAL  (0x00000000u)

/* OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER */

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (15u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00008000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (14u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00004000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (13u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00002000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (12u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00001000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (11u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000800u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (10u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000400u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (9u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000200u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (8u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000100u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (7u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000080u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (6u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000040u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (5u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000020u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (4u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000010u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (3u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000008u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (2u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000004u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (1u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000002u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000001u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_STATUS_ENABLED_REGISTER_RESETVAL  (0x00000000u)

/* OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER */

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (15u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00008000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (14u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00004000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (13u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00002000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (12u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00001000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (11u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000800u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (10u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000400u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (9u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000200u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (8u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000100u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (7u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000080u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (6u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000040u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (5u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000020u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (4u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000010u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (3u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000008u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (2u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000004u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (1u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000002u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000001u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_SET_REGISTER_RESETVAL  (0x00000000u)

/* OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER */

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (15u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00008000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (14u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00004000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (13u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00002000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (12u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00001000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (11u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000800u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (10u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000400u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (9u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000200u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (8u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000100u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (7u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000080u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (6u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000040u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (5u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000020u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (4u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000010u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (3u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000008u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (2u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000004u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (1u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000002u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000001u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_FIFO_INTERRUPT_ENABLE_CLEAR_REGISTER_RESETVAL  (0x00000000u)

/* INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER */

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (3u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000008u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (2u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000004u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (1u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000002u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (0u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000001u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_RESETVAL  (0x00000000u)

/* INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER */

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (3u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000008u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (2u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000004u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (1u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000002u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (0u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000001u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_RESETVAL  (0x00000000u)

/* INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER */

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (3u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000008u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (2u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000004u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (1u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000002u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (0u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000001u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_RESETVAL  (0x00000000u)

/* INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER */

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (3u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000008u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (2u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000004u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (1u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000002u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (0u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000001u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_RESETVAL  (0x00000000u)

/* OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER */

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (3u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000008u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (2u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000004u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (1u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000002u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000001u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_RAW_REGISTER_RESETVAL  (0x00000000u)

/* OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER */

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (3u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000008u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (2u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000004u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (1u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000002u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000001u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_STATUS_ENABLED_REGISTER_RESETVAL  (0x00000000u)

/* OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER */

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (3u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000008u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (2u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000004u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (1u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000002u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000001u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_SET_REGISTER_RESETVAL  (0x00000000u)

/* OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER */

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (3u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000008u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (2u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000004u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (1u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000002u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000001u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_INTERRUPT_ENABLE_CLEAR_REGISTER_RESETVAL  (0x00000000u)

/* ERROR_INTERRUPT_STATUS_RAW_REGISTER */

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_ERROR_RAW_SHIFT  (15u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_ERROR_RAW_MASK  (0x00008000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_ERROR_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_15_ERROR_RAW_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_ERROR_RAW_SHIFT  (14u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_ERROR_RAW_MASK  (0x00004000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_ERROR_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_14_ERROR_RAW_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_ERROR_RAW_SHIFT  (13u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_ERROR_RAW_MASK  (0x00002000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_ERROR_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_13_ERROR_RAW_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_ERROR_RAW_SHIFT  (12u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_ERROR_RAW_MASK  (0x00001000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_ERROR_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_12_ERROR_RAW_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_ERROR_RAW_SHIFT  (11u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_ERROR_RAW_MASK  (0x00000800u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_ERROR_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_11_ERROR_RAW_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_ERROR_RAW_SHIFT  (10u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_ERROR_RAW_MASK  (0x00000400u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_ERROR_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_10_ERROR_RAW_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_ERROR_RAW_SHIFT  (9u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_ERROR_RAW_MASK  (0x00000200u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_ERROR_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_9_ERROR_RAW_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_ERROR_RAW_SHIFT  (8u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_ERROR_RAW_MASK  (0x00000100u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_ERROR_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_8_ERROR_RAW_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_ERROR_RAW_SHIFT  (7u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_ERROR_RAW_MASK  (0x00000080u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_ERROR_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_7_ERROR_RAW_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_ERROR_RAW_SHIFT  (6u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_ERROR_RAW_MASK  (0x00000040u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_ERROR_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_6_ERROR_RAW_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_ERROR_RAW_SHIFT  (5u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_ERROR_RAW_MASK  (0x00000020u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_ERROR_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_5_ERROR_RAW_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_ERROR_RAW_SHIFT  (4u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_ERROR_RAW_MASK  (0x00000010u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_ERROR_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_4_ERROR_RAW_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_ERROR_RAW_SHIFT  (3u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_ERROR_RAW_MASK  (0x00000008u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_ERROR_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_3_ERROR_RAW_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_ERROR_RAW_SHIFT  (2u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_ERROR_RAW_MASK  (0x00000004u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_ERROR_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_2_ERROR_RAW_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_ERROR_RAW_SHIFT  (1u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_ERROR_RAW_MASK  (0x00000002u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_ERROR_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_1_ERROR_RAW_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_ERROR_RAW_SHIFT  (0u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_ERROR_RAW_MASK  (0x00000001u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_ERROR_RAW_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_CHANNEL_0_ERROR_RAW_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_RAW_REGISTER_RESETVAL   (0x00000000u)

/* ERROR_INTERRUPT_STATUS_ENABLED_REGISTER */

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_ERROR_ENABLED_SHIFT  (15u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_ERROR_ENABLED_MASK  (0x00008000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_ERROR_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_15_ERROR_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_ERROR_ENABLED_SHIFT  (14u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_ERROR_ENABLED_MASK  (0x00004000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_ERROR_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_14_ERROR_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_ERROR_ENABLED_SHIFT  (13u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_ERROR_ENABLED_MASK  (0x00002000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_ERROR_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_13_ERROR_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_ERROR_ENABLED_SHIFT  (12u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_ERROR_ENABLED_MASK  (0x00001000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_ERROR_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_12_ERROR_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_ERROR_ENABLED_SHIFT  (11u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_ERROR_ENABLED_MASK  (0x00000800u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_ERROR_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_11_ERROR_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_ERROR_ENABLED_SHIFT  (10u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_ERROR_ENABLED_MASK  (0x00000400u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_ERROR_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_10_ERROR_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_ERROR_ENABLED_SHIFT  (9u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_ERROR_ENABLED_MASK  (0x00000200u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_ERROR_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_9_ERROR_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_ERROR_ENABLED_SHIFT  (8u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_ERROR_ENABLED_MASK  (0x00000100u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_ERROR_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_8_ERROR_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_ERROR_ENABLED_SHIFT  (7u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_ERROR_ENABLED_MASK  (0x00000080u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_ERROR_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_7_ERROR_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_ERROR_ENABLED_SHIFT  (6u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_ERROR_ENABLED_MASK  (0x00000040u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_ERROR_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_6_ERROR_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_ERROR_ENABLED_SHIFT  (5u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_ERROR_ENABLED_MASK  (0x00000020u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_ERROR_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_5_ERROR_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_ERROR_ENABLED_SHIFT  (4u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_ERROR_ENABLED_MASK  (0x00000010u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_ERROR_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_4_ERROR_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_ERROR_ENABLED_SHIFT  (3u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_ERROR_ENABLED_MASK  (0x00000008u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_ERROR_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_3_ERROR_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_ERROR_ENABLED_SHIFT  (2u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_ERROR_ENABLED_MASK  (0x00000004u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_ERROR_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_2_ERROR_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_ERROR_ENABLED_SHIFT  (1u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_ERROR_ENABLED_MASK  (0x00000002u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_ERROR_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_1_ERROR_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_ERROR_ENABLED_SHIFT  (0u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_ERROR_ENABLED_MASK  (0x00000001u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_ERROR_ENABLED_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_CHANNEL_0_ERROR_ENABLED_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_STATUS_ENABLED_REGISTER_RESETVAL  (0x00000000u)

/* ERROR_INTERRUPT_ENABLE_SET_REGISTER */

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_ERROR_ENABLE_SHIFT  (15u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_ERROR_ENABLE_MASK  (0x00008000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_ERROR_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_15_ERROR_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_ERROR_ENABLE_SHIFT  (14u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_ERROR_ENABLE_MASK  (0x00004000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_ERROR_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_14_ERROR_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_ERROR_ENABLE_SHIFT  (13u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_ERROR_ENABLE_MASK  (0x00002000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_ERROR_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_13_ERROR_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_ERROR_ENABLE_SHIFT  (12u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_ERROR_ENABLE_MASK  (0x00001000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_ERROR_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_12_ERROR_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_ERROR_ENABLE_SHIFT  (11u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_ERROR_ENABLE_MASK  (0x00000800u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_ERROR_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_11_ERROR_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_ERROR_ENABLE_SHIFT  (10u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_ERROR_ENABLE_MASK  (0x00000400u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_ERROR_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_10_ERROR_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_ERROR_ENABLE_SHIFT  (9u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_ERROR_ENABLE_MASK  (0x00000200u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_ERROR_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_9_ERROR_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_ERROR_ENABLE_SHIFT  (8u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_ERROR_ENABLE_MASK  (0x00000100u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_ERROR_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_8_ERROR_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_ERROR_ENABLE_SHIFT  (7u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_ERROR_ENABLE_MASK  (0x00000080u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_ERROR_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_7_ERROR_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_ERROR_ENABLE_SHIFT  (6u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_ERROR_ENABLE_MASK  (0x00000040u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_ERROR_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_6_ERROR_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_ERROR_ENABLE_SHIFT  (5u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_ERROR_ENABLE_MASK  (0x00000020u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_ERROR_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_5_ERROR_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_ERROR_ENABLE_SHIFT  (4u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_ERROR_ENABLE_MASK  (0x00000010u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_ERROR_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_4_ERROR_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_ERROR_ENABLE_SHIFT  (3u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_ERROR_ENABLE_MASK  (0x00000008u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_ERROR_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_3_ERROR_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_ERROR_ENABLE_SHIFT  (2u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_ERROR_ENABLE_MASK  (0x00000004u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_ERROR_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_2_ERROR_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_ERROR_ENABLE_SHIFT  (1u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_ERROR_ENABLE_MASK  (0x00000002u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_ERROR_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_1_ERROR_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_ERROR_ENABLE_SHIFT  (0u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_ERROR_ENABLE_MASK  (0x00000001u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_ERROR_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_CHANNEL_0_ERROR_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_SET_REGISTER_RESETVAL   (0x00000000u)

/* ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER */

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_ERROR_ENABLE_CLEAR_SHIFT  (15u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_ERROR_ENABLE_CLEAR_MASK  (0x00008000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_15_ERROR_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_ERROR_ENABLE_CLEAR_SHIFT  (14u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_ERROR_ENABLE_CLEAR_MASK  (0x00004000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_14_ERROR_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_ERROR_ENABLE_CLEAR_SHIFT  (13u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_ERROR_ENABLE_CLEAR_MASK  (0x00002000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_13_ERROR_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_ERROR_ENABLE_CLEAR_SHIFT  (12u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_ERROR_ENABLE_CLEAR_MASK  (0x00001000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_12_ERROR_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_ERROR_ENABLE_CLEAR_SHIFT  (11u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_ERROR_ENABLE_CLEAR_MASK  (0x00000800u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_11_ERROR_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_ERROR_ENABLE_CLEAR_SHIFT  (10u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_ERROR_ENABLE_CLEAR_MASK  (0x00000400u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_10_ERROR_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_ERROR_ENABLE_CLEAR_SHIFT  (9u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_ERROR_ENABLE_CLEAR_MASK  (0x00000200u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_9_ERROR_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_ERROR_ENABLE_CLEAR_SHIFT  (8u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_ERROR_ENABLE_CLEAR_MASK  (0x00000100u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_8_ERROR_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_ERROR_ENABLE_CLEAR_SHIFT  (7u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_ERROR_ENABLE_CLEAR_MASK  (0x00000080u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_7_ERROR_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_ERROR_ENABLE_CLEAR_SHIFT  (6u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_ERROR_ENABLE_CLEAR_MASK  (0x00000040u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_6_ERROR_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_ERROR_ENABLE_CLEAR_SHIFT  (5u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_ERROR_ENABLE_CLEAR_MASK  (0x00000020u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_5_ERROR_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_ERROR_ENABLE_CLEAR_SHIFT  (4u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_ERROR_ENABLE_CLEAR_MASK  (0x00000010u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_4_ERROR_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_ERROR_ENABLE_CLEAR_SHIFT  (3u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_ERROR_ENABLE_CLEAR_MASK  (0x00000008u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_3_ERROR_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_ERROR_ENABLE_CLEAR_SHIFT  (2u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_ERROR_ENABLE_CLEAR_MASK  (0x00000004u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_2_ERROR_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_ERROR_ENABLE_CLEAR_SHIFT  (1u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_ERROR_ENABLE_CLEAR_MASK  (0x00000002u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_1_ERROR_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_ERROR_ENABLE_CLEAR_SHIFT  (0u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_ERROR_ENABLE_CLEAR_MASK  (0x00000001u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000u)
#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_CHANNEL_0_ERROR_ENABLE_CLEAR_MAX  (0x00000001u)

#define CSL_ASRC_ERROR_INTERRUPT_ENABLE_CLEAR_REGISTER_RESETVAL  (0x00000000u)

/* INPUT_GROUP_0_SELECT */

#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_15_GROUP_ENABLE_SHIFT  (15u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_15_GROUP_ENABLE_MASK  (0x00008000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_15_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_15_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_14_GROUP_ENABLE_SHIFT  (14u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_14_GROUP_ENABLE_MASK  (0x00004000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_14_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_14_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_13_GROUP_ENABLE_SHIFT  (13u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_13_GROUP_ENABLE_MASK  (0x00002000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_13_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_13_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_12_GROUP_ENABLE_SHIFT  (12u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_12_GROUP_ENABLE_MASK  (0x00001000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_12_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_12_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_11_GROUP_ENABLE_SHIFT  (11u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_11_GROUP_ENABLE_MASK  (0x00000800u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_11_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_11_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_10_GROUP_ENABLE_SHIFT  (10u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_10_GROUP_ENABLE_MASK  (0x00000400u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_10_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_10_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_9_GROUP_ENABLE_SHIFT  (9u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_9_GROUP_ENABLE_MASK  (0x00000200u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_9_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_9_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_8_GROUP_ENABLE_SHIFT  (8u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_8_GROUP_ENABLE_MASK  (0x00000100u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_8_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_8_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_7_GROUP_ENABLE_SHIFT  (7u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_7_GROUP_ENABLE_MASK  (0x00000080u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_7_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_7_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_6_GROUP_ENABLE_SHIFT  (6u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_6_GROUP_ENABLE_MASK  (0x00000040u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_6_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_6_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_5_GROUP_ENABLE_SHIFT  (5u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_5_GROUP_ENABLE_MASK  (0x00000020u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_5_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_5_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_4_GROUP_ENABLE_SHIFT  (4u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_4_GROUP_ENABLE_MASK  (0x00000010u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_4_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_4_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_3_GROUP_ENABLE_SHIFT  (3u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_3_GROUP_ENABLE_MASK  (0x00000008u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_3_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_3_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_2_GROUP_ENABLE_SHIFT  (2u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_2_GROUP_ENABLE_MASK  (0x00000004u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_2_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_2_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_1_GROUP_ENABLE_SHIFT  (1u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_1_GROUP_ENABLE_MASK  (0x00000002u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_1_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_1_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_0_GROUP_ENABLE_SHIFT  (0u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_0_GROUP_ENABLE_MASK  (0x00000001u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_0_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_0_SELECT_CHANNEL_0_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_0_SELECT_RESETVAL                  (0x00000000u)

/* INPUT_GROUP_1_SELECT */

#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_15_GROUP_ENABLE_SHIFT  (15u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_15_GROUP_ENABLE_MASK  (0x00008000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_15_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_15_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_14_GROUP_ENABLE_SHIFT  (14u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_14_GROUP_ENABLE_MASK  (0x00004000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_14_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_14_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_13_GROUP_ENABLE_SHIFT  (13u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_13_GROUP_ENABLE_MASK  (0x00002000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_13_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_13_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_12_GROUP_ENABLE_SHIFT  (12u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_12_GROUP_ENABLE_MASK  (0x00001000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_12_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_12_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_11_GROUP_ENABLE_SHIFT  (11u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_11_GROUP_ENABLE_MASK  (0x00000800u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_11_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_11_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_10_GROUP_ENABLE_SHIFT  (10u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_10_GROUP_ENABLE_MASK  (0x00000400u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_10_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_10_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_9_GROUP_ENABLE_SHIFT  (9u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_9_GROUP_ENABLE_MASK  (0x00000200u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_9_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_9_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_8_GROUP_ENABLE_SHIFT  (8u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_8_GROUP_ENABLE_MASK  (0x00000100u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_8_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_8_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_7_GROUP_ENABLE_SHIFT  (7u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_7_GROUP_ENABLE_MASK  (0x00000080u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_7_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_7_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_6_GROUP_ENABLE_SHIFT  (6u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_6_GROUP_ENABLE_MASK  (0x00000040u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_6_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_6_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_5_GROUP_ENABLE_SHIFT  (5u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_5_GROUP_ENABLE_MASK  (0x00000020u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_5_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_5_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_4_GROUP_ENABLE_SHIFT  (4u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_4_GROUP_ENABLE_MASK  (0x00000010u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_4_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_4_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_3_GROUP_ENABLE_SHIFT  (3u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_3_GROUP_ENABLE_MASK  (0x00000008u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_3_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_3_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_2_GROUP_ENABLE_SHIFT  (2u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_2_GROUP_ENABLE_MASK  (0x00000004u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_2_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_2_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_1_GROUP_ENABLE_SHIFT  (1u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_1_GROUP_ENABLE_MASK  (0x00000002u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_1_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_1_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_0_GROUP_ENABLE_SHIFT  (0u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_0_GROUP_ENABLE_MASK  (0x00000001u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_0_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_1_SELECT_CHANNEL_0_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_1_SELECT_RESETVAL                  (0x00000000u)

/* INPUT_GROUP_2_SELECT */

#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_15_GROUP_ENABLE_SHIFT  (15u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_15_GROUP_ENABLE_MASK  (0x00008000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_15_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_15_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_14_GROUP_ENABLE_SHIFT  (14u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_14_GROUP_ENABLE_MASK  (0x00004000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_14_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_14_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_13_GROUP_ENABLE_SHIFT  (13u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_13_GROUP_ENABLE_MASK  (0x00002000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_13_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_13_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_12_GROUP_ENABLE_SHIFT  (12u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_12_GROUP_ENABLE_MASK  (0x00001000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_12_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_12_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_11_GROUP_ENABLE_SHIFT  (11u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_11_GROUP_ENABLE_MASK  (0x00000800u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_11_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_11_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_10_GROUP_ENABLE_SHIFT  (10u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_10_GROUP_ENABLE_MASK  (0x00000400u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_10_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_10_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_9_GROUP_ENABLE_SHIFT  (9u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_9_GROUP_ENABLE_MASK  (0x00000200u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_9_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_9_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_8_GROUP_ENABLE_SHIFT  (8u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_8_GROUP_ENABLE_MASK  (0x00000100u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_8_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_8_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_7_GROUP_ENABLE_SHIFT  (7u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_7_GROUP_ENABLE_MASK  (0x00000080u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_7_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_7_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_6_GROUP_ENABLE_SHIFT  (6u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_6_GROUP_ENABLE_MASK  (0x00000040u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_6_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_6_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_5_GROUP_ENABLE_SHIFT  (5u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_5_GROUP_ENABLE_MASK  (0x00000020u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_5_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_5_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_4_GROUP_ENABLE_SHIFT  (4u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_4_GROUP_ENABLE_MASK  (0x00000010u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_4_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_4_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_3_GROUP_ENABLE_SHIFT  (3u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_3_GROUP_ENABLE_MASK  (0x00000008u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_3_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_3_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_2_GROUP_ENABLE_SHIFT  (2u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_2_GROUP_ENABLE_MASK  (0x00000004u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_2_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_2_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_1_GROUP_ENABLE_SHIFT  (1u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_1_GROUP_ENABLE_MASK  (0x00000002u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_1_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_1_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_0_GROUP_ENABLE_SHIFT  (0u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_0_GROUP_ENABLE_MASK  (0x00000001u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_0_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_2_SELECT_CHANNEL_0_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_2_SELECT_RESETVAL                  (0x00000000u)

/* INPUT_GROUP_3_SELECT */

#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_15_GROUP_ENABLE_SHIFT  (15u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_15_GROUP_ENABLE_MASK  (0x00008000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_15_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_15_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_14_GROUP_ENABLE_SHIFT  (14u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_14_GROUP_ENABLE_MASK  (0x00004000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_14_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_14_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_13_GROUP_ENABLE_SHIFT  (13u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_13_GROUP_ENABLE_MASK  (0x00002000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_13_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_13_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_12_GROUP_ENABLE_SHIFT  (12u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_12_GROUP_ENABLE_MASK  (0x00001000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_12_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_12_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_11_GROUP_ENABLE_SHIFT  (11u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_11_GROUP_ENABLE_MASK  (0x00000800u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_11_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_11_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_10_GROUP_ENABLE_SHIFT  (10u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_10_GROUP_ENABLE_MASK  (0x00000400u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_10_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_10_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_9_GROUP_ENABLE_SHIFT  (9u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_9_GROUP_ENABLE_MASK  (0x00000200u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_9_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_9_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_8_GROUP_ENABLE_SHIFT  (8u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_8_GROUP_ENABLE_MASK  (0x00000100u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_8_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_8_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_7_GROUP_ENABLE_SHIFT  (7u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_7_GROUP_ENABLE_MASK  (0x00000080u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_7_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_7_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_6_GROUP_ENABLE_SHIFT  (6u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_6_GROUP_ENABLE_MASK  (0x00000040u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_6_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_6_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_5_GROUP_ENABLE_SHIFT  (5u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_5_GROUP_ENABLE_MASK  (0x00000020u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_5_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_5_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_4_GROUP_ENABLE_SHIFT  (4u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_4_GROUP_ENABLE_MASK  (0x00000010u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_4_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_4_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_3_GROUP_ENABLE_SHIFT  (3u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_3_GROUP_ENABLE_MASK  (0x00000008u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_3_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_3_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_2_GROUP_ENABLE_SHIFT  (2u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_2_GROUP_ENABLE_MASK  (0x00000004u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_2_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_2_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_1_GROUP_ENABLE_SHIFT  (1u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_1_GROUP_ENABLE_MASK  (0x00000002u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_1_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_1_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_0_GROUP_ENABLE_SHIFT  (0u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_0_GROUP_ENABLE_MASK  (0x00000001u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_0_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_GROUP_3_SELECT_CHANNEL_0_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_GROUP_3_SELECT_RESETVAL                  (0x00000000u)

/* OUTPUT_GROUP_0_SELECT */

#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_15_GROUP_ENABLE_SHIFT  (15u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_15_GROUP_ENABLE_MASK  (0x00008000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_15_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_15_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_14_GROUP_ENABLE_SHIFT  (14u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_14_GROUP_ENABLE_MASK  (0x00004000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_14_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_14_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_13_GROUP_ENABLE_SHIFT  (13u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_13_GROUP_ENABLE_MASK  (0x00002000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_13_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_13_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_12_GROUP_ENABLE_SHIFT  (12u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_12_GROUP_ENABLE_MASK  (0x00001000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_12_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_12_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_11_GROUP_ENABLE_SHIFT  (11u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_11_GROUP_ENABLE_MASK  (0x00000800u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_11_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_11_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_10_GROUP_ENABLE_SHIFT  (10u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_10_GROUP_ENABLE_MASK  (0x00000400u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_10_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_10_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_9_GROUP_ENABLE_SHIFT  (9u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_9_GROUP_ENABLE_MASK  (0x00000200u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_9_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_9_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_8_GROUP_ENABLE_SHIFT  (8u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_8_GROUP_ENABLE_MASK  (0x00000100u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_8_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_8_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_7_GROUP_ENABLE_SHIFT  (7u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_7_GROUP_ENABLE_MASK  (0x00000080u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_7_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_7_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_6_GROUP_ENABLE_SHIFT  (6u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_6_GROUP_ENABLE_MASK  (0x00000040u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_6_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_6_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_5_GROUP_ENABLE_SHIFT  (5u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_5_GROUP_ENABLE_MASK  (0x00000020u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_5_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_5_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_4_GROUP_ENABLE_SHIFT  (4u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_4_GROUP_ENABLE_MASK  (0x00000010u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_4_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_4_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_3_GROUP_ENABLE_SHIFT  (3u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_3_GROUP_ENABLE_MASK  (0x00000008u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_3_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_3_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_2_GROUP_ENABLE_SHIFT  (2u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_2_GROUP_ENABLE_MASK  (0x00000004u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_2_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_2_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_1_GROUP_ENABLE_SHIFT  (1u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_1_GROUP_ENABLE_MASK  (0x00000002u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_1_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_1_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_0_GROUP_ENABLE_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_0_GROUP_ENABLE_MASK  (0x00000001u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_0_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_CHANNEL_0_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_0_SELECT_RESETVAL                 (0x00000000u)

/* OUTPUT_GROUP_1_SELECT */

#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_15_GROUP_ENABLE_SHIFT  (15u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_15_GROUP_ENABLE_MASK  (0x00008000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_15_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_15_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_14_GROUP_ENABLE_SHIFT  (14u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_14_GROUP_ENABLE_MASK  (0x00004000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_14_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_14_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_13_GROUP_ENABLE_SHIFT  (13u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_13_GROUP_ENABLE_MASK  (0x00002000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_13_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_13_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_12_GROUP_ENABLE_SHIFT  (12u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_12_GROUP_ENABLE_MASK  (0x00001000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_12_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_12_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_11_GROUP_ENABLE_SHIFT  (11u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_11_GROUP_ENABLE_MASK  (0x00000800u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_11_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_11_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_10_GROUP_ENABLE_SHIFT  (10u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_10_GROUP_ENABLE_MASK  (0x00000400u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_10_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_10_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_9_GROUP_ENABLE_SHIFT  (9u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_9_GROUP_ENABLE_MASK  (0x00000200u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_9_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_9_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_8_GROUP_ENABLE_SHIFT  (8u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_8_GROUP_ENABLE_MASK  (0x00000100u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_8_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_8_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_7_GROUP_ENABLE_SHIFT  (7u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_7_GROUP_ENABLE_MASK  (0x00000080u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_7_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_7_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_6_GROUP_ENABLE_SHIFT  (6u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_6_GROUP_ENABLE_MASK  (0x00000040u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_6_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_6_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_5_GROUP_ENABLE_SHIFT  (5u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_5_GROUP_ENABLE_MASK  (0x00000020u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_5_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_5_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_4_GROUP_ENABLE_SHIFT  (4u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_4_GROUP_ENABLE_MASK  (0x00000010u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_4_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_4_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_3_GROUP_ENABLE_SHIFT  (3u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_3_GROUP_ENABLE_MASK  (0x00000008u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_3_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_3_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_2_GROUP_ENABLE_SHIFT  (2u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_2_GROUP_ENABLE_MASK  (0x00000004u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_2_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_2_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_1_GROUP_ENABLE_SHIFT  (1u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_1_GROUP_ENABLE_MASK  (0x00000002u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_1_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_1_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_0_GROUP_ENABLE_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_0_GROUP_ENABLE_MASK  (0x00000001u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_0_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_CHANNEL_0_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_1_SELECT_RESETVAL                 (0x00000000u)

/* OUTPUT_GROUP_2_SELECT */

#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_15_GROUP_ENABLE_SHIFT  (15u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_15_GROUP_ENABLE_MASK  (0x00008000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_15_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_15_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_14_GROUP_ENABLE_SHIFT  (14u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_14_GROUP_ENABLE_MASK  (0x00004000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_14_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_14_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_13_GROUP_ENABLE_SHIFT  (13u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_13_GROUP_ENABLE_MASK  (0x00002000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_13_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_13_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_12_GROUP_ENABLE_SHIFT  (12u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_12_GROUP_ENABLE_MASK  (0x00001000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_12_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_12_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_11_GROUP_ENABLE_SHIFT  (11u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_11_GROUP_ENABLE_MASK  (0x00000800u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_11_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_11_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_10_GROUP_ENABLE_SHIFT  (10u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_10_GROUP_ENABLE_MASK  (0x00000400u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_10_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_10_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_9_GROUP_ENABLE_SHIFT  (9u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_9_GROUP_ENABLE_MASK  (0x00000200u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_9_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_9_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_8_GROUP_ENABLE_SHIFT  (8u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_8_GROUP_ENABLE_MASK  (0x00000100u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_8_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_8_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_7_GROUP_ENABLE_SHIFT  (7u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_7_GROUP_ENABLE_MASK  (0x00000080u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_7_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_7_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_6_GROUP_ENABLE_SHIFT  (6u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_6_GROUP_ENABLE_MASK  (0x00000040u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_6_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_6_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_5_GROUP_ENABLE_SHIFT  (5u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_5_GROUP_ENABLE_MASK  (0x00000020u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_5_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_5_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_4_GROUP_ENABLE_SHIFT  (4u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_4_GROUP_ENABLE_MASK  (0x00000010u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_4_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_4_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_3_GROUP_ENABLE_SHIFT  (3u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_3_GROUP_ENABLE_MASK  (0x00000008u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_3_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_3_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_2_GROUP_ENABLE_SHIFT  (2u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_2_GROUP_ENABLE_MASK  (0x00000004u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_2_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_2_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_1_GROUP_ENABLE_SHIFT  (1u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_1_GROUP_ENABLE_MASK  (0x00000002u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_1_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_1_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_0_GROUP_ENABLE_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_0_GROUP_ENABLE_MASK  (0x00000001u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_0_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_CHANNEL_0_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_2_SELECT_RESETVAL                 (0x00000000u)

/* OUTPUT_GROUP_3_SELECT */

#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_15_GROUP_ENABLE_SHIFT  (15u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_15_GROUP_ENABLE_MASK  (0x00008000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_15_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_15_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_14_GROUP_ENABLE_SHIFT  (14u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_14_GROUP_ENABLE_MASK  (0x00004000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_14_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_14_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_13_GROUP_ENABLE_SHIFT  (13u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_13_GROUP_ENABLE_MASK  (0x00002000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_13_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_13_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_12_GROUP_ENABLE_SHIFT  (12u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_12_GROUP_ENABLE_MASK  (0x00001000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_12_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_12_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_11_GROUP_ENABLE_SHIFT  (11u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_11_GROUP_ENABLE_MASK  (0x00000800u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_11_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_11_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_10_GROUP_ENABLE_SHIFT  (10u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_10_GROUP_ENABLE_MASK  (0x00000400u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_10_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_10_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_9_GROUP_ENABLE_SHIFT  (9u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_9_GROUP_ENABLE_MASK  (0x00000200u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_9_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_9_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_8_GROUP_ENABLE_SHIFT  (8u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_8_GROUP_ENABLE_MASK  (0x00000100u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_8_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_8_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_7_GROUP_ENABLE_SHIFT  (7u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_7_GROUP_ENABLE_MASK  (0x00000080u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_7_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_7_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_6_GROUP_ENABLE_SHIFT  (6u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_6_GROUP_ENABLE_MASK  (0x00000040u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_6_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_6_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_5_GROUP_ENABLE_SHIFT  (5u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_5_GROUP_ENABLE_MASK  (0x00000020u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_5_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_5_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_4_GROUP_ENABLE_SHIFT  (4u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_4_GROUP_ENABLE_MASK  (0x00000010u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_4_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_4_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_3_GROUP_ENABLE_SHIFT  (3u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_3_GROUP_ENABLE_MASK  (0x00000008u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_3_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_3_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_2_GROUP_ENABLE_SHIFT  (2u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_2_GROUP_ENABLE_MASK  (0x00000004u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_2_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_2_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_1_GROUP_ENABLE_SHIFT  (1u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_1_GROUP_ENABLE_MASK  (0x00000002u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_1_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_1_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_0_GROUP_ENABLE_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_0_GROUP_ENABLE_MASK  (0x00000001u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_0_GROUP_ENABLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_CHANNEL_0_GROUP_ENABLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_GROUP_3_SELECT_RESETVAL                 (0x00000000u)

/* SRC_FIFO_CONTROL_0 */

#define CSL_ASRC_SRC_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (27u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x08000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (26u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x04000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (25u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x02000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (24u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x01000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_0_OUTFIFO_THRESHOLD_SHIFT     (16u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_OUTFIFO_THRESHOLD_MASK      (0x00FF0000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_OUTFIFO_THRESHOLD_RESETVAL  (0x00000001u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_OUTFIFO_THRESHOLD_MAX       (0x000000ffu)

#define CSL_ASRC_SRC_FIFO_CONTROL_0_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (11u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_R_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000800u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_R_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_R_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_0_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (10u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_L_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000400u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_L_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_L_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_0_R_CHANNEL_INFIFO_OVERFLOW_SHIFT  (9u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_R_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000200u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_R_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_R_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_0_L_CHANNEL_INFIFO_OVERFLOW_SHIFT  (8u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_L_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000100u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_L_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_L_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_0_INFIFO_THRESHOLD_SHIFT      (0u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_INFIFO_THRESHOLD_MASK       (0x000000FFu)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_INFIFO_THRESHOLD_RESETVAL   (0x00000001u)
#define CSL_ASRC_SRC_FIFO_CONTROL_0_INFIFO_THRESHOLD_MAX        (0x000000ffu)

#define CSL_ASRC_SRC_FIFO_CONTROL_0_RESETVAL                    (0x00010001u)

/* SRC_CONTROL_0 */

#define CSL_ASRC_SRC_CONTROL_0_CHANNEL_ENABLE_SHIFT             (30u)
#define CSL_ASRC_SRC_CONTROL_0_CHANNEL_ENABLE_MASK              (0xC0000000u)
#define CSL_ASRC_SRC_CONTROL_0_CHANNEL_ENABLE_RESETVAL          (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_0_CHANNEL_ENABLE_MAX               (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_0_OUTPUT_WORD_LENGTH_SHIFT         (28u)
#define CSL_ASRC_SRC_CONTROL_0_OUTPUT_WORD_LENGTH_MASK          (0x30000000u)
#define CSL_ASRC_SRC_CONTROL_0_OUTPUT_WORD_LENGTH_RESETVAL      (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_0_OUTPUT_WORD_LENGTH_MAX           (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_0_GROUP_DELAY_SHIFT                (26u)
#define CSL_ASRC_SRC_CONTROL_0_GROUP_DELAY_MASK                 (0x0C000000u)
#define CSL_ASRC_SRC_CONTROL_0_GROUP_DELAY_RESETVAL             (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_0_GROUP_DELAY_MAX                  (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_0_DE_EMPHASIS_MODE_SHIFT           (24u)
#define CSL_ASRC_SRC_CONTROL_0_DE_EMPHASIS_MODE_MASK            (0x03000000u)
#define CSL_ASRC_SRC_CONTROL_0_DE_EMPHASIS_MODE_RESETVAL        (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_0_DE_EMPHASIS_MODE_MAX             (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_0_ATTENUATION_SHIFT                (16u)
#define CSL_ASRC_SRC_CONTROL_0_ATTENUATION_MASK                 (0x00FF0000u)
#define CSL_ASRC_SRC_CONTROL_0_ATTENUATION_RESETVAL             (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_0_ATTENUATION_MAX                  (0x000000ffu)

#define CSL_ASRC_SRC_CONTROL_0_DIRECT_DOWN_SAMPLE_SHIFT         (10u)
#define CSL_ASRC_SRC_CONTROL_0_DIRECT_DOWN_SAMPLE_MASK          (0x00000400u)
#define CSL_ASRC_SRC_CONTROL_0_DIRECT_DOWN_SAMPLE_RESETVAL      (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_0_DIRECT_DOWN_SAMPLE_MAX           (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_0_MUTE_SHIFT                       (9u)
#define CSL_ASRC_SRC_CONTROL_0_MUTE_MASK                        (0x00000200u)
#define CSL_ASRC_SRC_CONTROL_0_MUTE_RESETVAL                    (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_0_MUTE_MAX                         (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_0_DITHER_ENABLE_SHIFT              (8u)
#define CSL_ASRC_SRC_CONTROL_0_DITHER_ENABLE_MASK               (0x00000100u)
#define CSL_ASRC_SRC_CONTROL_0_DITHER_ENABLE_RESETVAL           (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_0_DITHER_ENABLE_MAX                (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_0_OUTPUT_CLOCK_ZONE_SELECT_SHIFT   (3u)
#define CSL_ASRC_SRC_CONTROL_0_OUTPUT_CLOCK_ZONE_SELECT_MASK    (0x00000038u)
#define CSL_ASRC_SRC_CONTROL_0_OUTPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_0_OUTPUT_CLOCK_ZONE_SELECT_MAX     (0x00000007u)

#define CSL_ASRC_SRC_CONTROL_0_INPUT_CLOCK_ZONE_SELECT_SHIFT    (0u)
#define CSL_ASRC_SRC_CONTROL_0_INPUT_CLOCK_ZONE_SELECT_MASK     (0x00000007u)
#define CSL_ASRC_SRC_CONTROL_0_INPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_0_INPUT_CLOCK_ZONE_SELECT_MAX      (0x00000007u)

#define CSL_ASRC_SRC_CONTROL_0_RESETVAL                         (0x00000000u)

/* SRC_STATUS_0 */

#define CSL_ASRC_SRC_STATUS_0_UPSAMPLE_SHIFT                    (16u)
#define CSL_ASRC_SRC_STATUS_0_UPSAMPLE_MASK                     (0x00010000u)
#define CSL_ASRC_SRC_STATUS_0_UPSAMPLE_RESETVAL                 (0x00000000u)
#define CSL_ASRC_SRC_STATUS_0_UPSAMPLE_MAX                      (0x00000001u)

#define CSL_ASRC_SRC_STATUS_0_RATE_RATIO_SHIFT                  (0u)
#define CSL_ASRC_SRC_STATUS_0_RATE_RATIO_MASK                   (0x0000FFFFu)
#define CSL_ASRC_SRC_STATUS_0_RATE_RATIO_RESETVAL               (0x00000000u)
#define CSL_ASRC_SRC_STATUS_0_RATE_RATIO_MAX                    (0x0000ffffu)

#define CSL_ASRC_SRC_STATUS_0_RESETVAL                          (0x00000000u)

/* SRC_FIFO_CONTROL_1 */

#define CSL_ASRC_SRC_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (27u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x08000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (26u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x04000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (25u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x02000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (24u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x01000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_1_OUTFIFO_THRESHOLD_SHIFT     (16u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_OUTFIFO_THRESHOLD_MASK      (0x00FF0000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_OUTFIFO_THRESHOLD_RESETVAL  (0x00000001u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_OUTFIFO_THRESHOLD_MAX       (0x000000ffu)

#define CSL_ASRC_SRC_FIFO_CONTROL_1_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (11u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_R_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000800u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_R_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_R_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_1_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (10u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_L_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000400u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_L_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_L_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_1_R_CHANNEL_INFIFO_OVERFLOW_SHIFT  (9u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_R_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000200u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_R_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_R_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_1_L_CHANNEL_INFIFO_OVERFLOW_SHIFT  (8u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_L_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000100u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_L_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_L_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_1_INFIFO_THRESHOLD_SHIFT      (0u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_INFIFO_THRESHOLD_MASK       (0x000000FFu)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_INFIFO_THRESHOLD_RESETVAL   (0x00000001u)
#define CSL_ASRC_SRC_FIFO_CONTROL_1_INFIFO_THRESHOLD_MAX        (0x000000ffu)

#define CSL_ASRC_SRC_FIFO_CONTROL_1_RESETVAL                    (0x00010001u)

/* SRC_CONTROL_1 */

#define CSL_ASRC_SRC_CONTROL_1_CHANNEL_ENABLE_SHIFT             (30u)
#define CSL_ASRC_SRC_CONTROL_1_CHANNEL_ENABLE_MASK              (0xC0000000u)
#define CSL_ASRC_SRC_CONTROL_1_CHANNEL_ENABLE_RESETVAL          (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_1_CHANNEL_ENABLE_MAX               (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_1_OUTPUT_WORD_LENGTH_SHIFT         (28u)
#define CSL_ASRC_SRC_CONTROL_1_OUTPUT_WORD_LENGTH_MASK          (0x30000000u)
#define CSL_ASRC_SRC_CONTROL_1_OUTPUT_WORD_LENGTH_RESETVAL      (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_1_OUTPUT_WORD_LENGTH_MAX           (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_1_GROUP_DELAY_SHIFT                (26u)
#define CSL_ASRC_SRC_CONTROL_1_GROUP_DELAY_MASK                 (0x0C000000u)
#define CSL_ASRC_SRC_CONTROL_1_GROUP_DELAY_RESETVAL             (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_1_GROUP_DELAY_MAX                  (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_1_DE_EMPHASIS_MODE_SHIFT           (24u)
#define CSL_ASRC_SRC_CONTROL_1_DE_EMPHASIS_MODE_MASK            (0x03000000u)
#define CSL_ASRC_SRC_CONTROL_1_DE_EMPHASIS_MODE_RESETVAL        (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_1_DE_EMPHASIS_MODE_MAX             (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_1_ATTENUATION_SHIFT                (16u)
#define CSL_ASRC_SRC_CONTROL_1_ATTENUATION_MASK                 (0x00FF0000u)
#define CSL_ASRC_SRC_CONTROL_1_ATTENUATION_RESETVAL             (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_1_ATTENUATION_MAX                  (0x000000ffu)

#define CSL_ASRC_SRC_CONTROL_1_DIRECT_DOWN_SAMPLE_SHIFT         (10u)
#define CSL_ASRC_SRC_CONTROL_1_DIRECT_DOWN_SAMPLE_MASK          (0x00000400u)
#define CSL_ASRC_SRC_CONTROL_1_DIRECT_DOWN_SAMPLE_RESETVAL      (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_1_DIRECT_DOWN_SAMPLE_MAX           (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_1_MUTE_SHIFT                       (9u)
#define CSL_ASRC_SRC_CONTROL_1_MUTE_MASK                        (0x00000200u)
#define CSL_ASRC_SRC_CONTROL_1_MUTE_RESETVAL                    (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_1_MUTE_MAX                         (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_1_DITHER_ENABLE_SHIFT              (8u)
#define CSL_ASRC_SRC_CONTROL_1_DITHER_ENABLE_MASK               (0x00000100u)
#define CSL_ASRC_SRC_CONTROL_1_DITHER_ENABLE_RESETVAL           (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_1_DITHER_ENABLE_MAX                (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_1_OUTPUT_CLOCK_ZONE_SELECT_SHIFT   (3u)
#define CSL_ASRC_SRC_CONTROL_1_OUTPUT_CLOCK_ZONE_SELECT_MASK    (0x00000038u)
#define CSL_ASRC_SRC_CONTROL_1_OUTPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_1_OUTPUT_CLOCK_ZONE_SELECT_MAX     (0x00000007u)

#define CSL_ASRC_SRC_CONTROL_1_INPUT_CLOCK_ZONE_SELECT_SHIFT    (0u)
#define CSL_ASRC_SRC_CONTROL_1_INPUT_CLOCK_ZONE_SELECT_MASK     (0x00000007u)
#define CSL_ASRC_SRC_CONTROL_1_INPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_1_INPUT_CLOCK_ZONE_SELECT_MAX      (0x00000007u)

#define CSL_ASRC_SRC_CONTROL_1_RESETVAL                         (0x00000000u)

/* SRC_STATUS_1 */

#define CSL_ASRC_SRC_STATUS_1_UPSAMPLE_SHIFT                    (16u)
#define CSL_ASRC_SRC_STATUS_1_UPSAMPLE_MASK                     (0x00010000u)
#define CSL_ASRC_SRC_STATUS_1_UPSAMPLE_RESETVAL                 (0x00000000u)
#define CSL_ASRC_SRC_STATUS_1_UPSAMPLE_MAX                      (0x00000001u)

#define CSL_ASRC_SRC_STATUS_1_RATE_RATIO_SHIFT                  (0u)
#define CSL_ASRC_SRC_STATUS_1_RATE_RATIO_MASK                   (0x0000FFFFu)
#define CSL_ASRC_SRC_STATUS_1_RATE_RATIO_RESETVAL               (0x00000000u)
#define CSL_ASRC_SRC_STATUS_1_RATE_RATIO_MAX                    (0x0000ffffu)

#define CSL_ASRC_SRC_STATUS_1_RESETVAL                          (0x00000000u)

/* SRC_FIFO_CONTROL_2 */

#define CSL_ASRC_SRC_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (27u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x08000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (26u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x04000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (25u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x02000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (24u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x01000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_2_OUTFIFO_THRESHOLD_SHIFT     (16u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_OUTFIFO_THRESHOLD_MASK      (0x00FF0000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_OUTFIFO_THRESHOLD_RESETVAL  (0x00000001u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_OUTFIFO_THRESHOLD_MAX       (0x000000ffu)

#define CSL_ASRC_SRC_FIFO_CONTROL_2_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (11u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_R_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000800u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_R_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_R_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_2_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (10u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_L_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000400u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_L_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_L_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_2_R_CHANNEL_INFIFO_OVERFLOW_SHIFT  (9u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_R_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000200u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_R_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_R_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_2_L_CHANNEL_INFIFO_OVERFLOW_SHIFT  (8u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_L_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000100u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_L_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_L_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_2_INFIFO_THRESHOLD_SHIFT      (0u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_INFIFO_THRESHOLD_MASK       (0x000000FFu)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_INFIFO_THRESHOLD_RESETVAL   (0x00000001u)
#define CSL_ASRC_SRC_FIFO_CONTROL_2_INFIFO_THRESHOLD_MAX        (0x000000ffu)

#define CSL_ASRC_SRC_FIFO_CONTROL_2_RESETVAL                    (0x00010001u)

/* SRC_CONTROL_2 */

#define CSL_ASRC_SRC_CONTROL_2_CHANNEL_ENABLE_SHIFT             (30u)
#define CSL_ASRC_SRC_CONTROL_2_CHANNEL_ENABLE_MASK              (0xC0000000u)
#define CSL_ASRC_SRC_CONTROL_2_CHANNEL_ENABLE_RESETVAL          (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_2_CHANNEL_ENABLE_MAX               (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_2_OUTPUT_WORD_LENGTH_SHIFT         (28u)
#define CSL_ASRC_SRC_CONTROL_2_OUTPUT_WORD_LENGTH_MASK          (0x30000000u)
#define CSL_ASRC_SRC_CONTROL_2_OUTPUT_WORD_LENGTH_RESETVAL      (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_2_OUTPUT_WORD_LENGTH_MAX           (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_2_GROUP_DELAY_SHIFT                (26u)
#define CSL_ASRC_SRC_CONTROL_2_GROUP_DELAY_MASK                 (0x0C000000u)
#define CSL_ASRC_SRC_CONTROL_2_GROUP_DELAY_RESETVAL             (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_2_GROUP_DELAY_MAX                  (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_2_DE_EMPHASIS_MODE_SHIFT           (24u)
#define CSL_ASRC_SRC_CONTROL_2_DE_EMPHASIS_MODE_MASK            (0x03000000u)
#define CSL_ASRC_SRC_CONTROL_2_DE_EMPHASIS_MODE_RESETVAL        (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_2_DE_EMPHASIS_MODE_MAX             (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_2_ATTENUATION_SHIFT                (16u)
#define CSL_ASRC_SRC_CONTROL_2_ATTENUATION_MASK                 (0x00FF0000u)
#define CSL_ASRC_SRC_CONTROL_2_ATTENUATION_RESETVAL             (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_2_ATTENUATION_MAX                  (0x000000ffu)

#define CSL_ASRC_SRC_CONTROL_2_DIRECT_DOWN_SAMPLE_SHIFT         (10u)
#define CSL_ASRC_SRC_CONTROL_2_DIRECT_DOWN_SAMPLE_MASK          (0x00000400u)
#define CSL_ASRC_SRC_CONTROL_2_DIRECT_DOWN_SAMPLE_RESETVAL      (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_2_DIRECT_DOWN_SAMPLE_MAX           (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_2_MUTE_SHIFT                       (9u)
#define CSL_ASRC_SRC_CONTROL_2_MUTE_MASK                        (0x00000200u)
#define CSL_ASRC_SRC_CONTROL_2_MUTE_RESETVAL                    (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_2_MUTE_MAX                         (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_2_DITHER_ENABLE_SHIFT              (8u)
#define CSL_ASRC_SRC_CONTROL_2_DITHER_ENABLE_MASK               (0x00000100u)
#define CSL_ASRC_SRC_CONTROL_2_DITHER_ENABLE_RESETVAL           (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_2_DITHER_ENABLE_MAX                (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_2_OUTPUT_CLOCK_ZONE_SELECT_SHIFT   (3u)
#define CSL_ASRC_SRC_CONTROL_2_OUTPUT_CLOCK_ZONE_SELECT_MASK    (0x00000038u)
#define CSL_ASRC_SRC_CONTROL_2_OUTPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_2_OUTPUT_CLOCK_ZONE_SELECT_MAX     (0x00000007u)

#define CSL_ASRC_SRC_CONTROL_2_INPUT_CLOCK_ZONE_SELECT_SHIFT    (0u)
#define CSL_ASRC_SRC_CONTROL_2_INPUT_CLOCK_ZONE_SELECT_MASK     (0x00000007u)
#define CSL_ASRC_SRC_CONTROL_2_INPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_2_INPUT_CLOCK_ZONE_SELECT_MAX      (0x00000007u)

#define CSL_ASRC_SRC_CONTROL_2_RESETVAL                         (0x00000000u)

/* SRC_STATUS_2 */

#define CSL_ASRC_SRC_STATUS_2_UPSAMPLE_SHIFT                    (16u)
#define CSL_ASRC_SRC_STATUS_2_UPSAMPLE_MASK                     (0x00010000u)
#define CSL_ASRC_SRC_STATUS_2_UPSAMPLE_RESETVAL                 (0x00000000u)
#define CSL_ASRC_SRC_STATUS_2_UPSAMPLE_MAX                      (0x00000001u)

#define CSL_ASRC_SRC_STATUS_2_RATE_RATIO_SHIFT                  (0u)
#define CSL_ASRC_SRC_STATUS_2_RATE_RATIO_MASK                   (0x0000FFFFu)
#define CSL_ASRC_SRC_STATUS_2_RATE_RATIO_RESETVAL               (0x00000000u)
#define CSL_ASRC_SRC_STATUS_2_RATE_RATIO_MAX                    (0x0000ffffu)

#define CSL_ASRC_SRC_STATUS_2_RESETVAL                          (0x00000000u)

/* SRC_FIFO_CONTROL_3 */

#define CSL_ASRC_SRC_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (27u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x08000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (26u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x04000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (25u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x02000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (24u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x01000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_3_OUTFIFO_THRESHOLD_SHIFT     (16u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_OUTFIFO_THRESHOLD_MASK      (0x00FF0000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_OUTFIFO_THRESHOLD_RESETVAL  (0x00000001u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_OUTFIFO_THRESHOLD_MAX       (0x000000ffu)

#define CSL_ASRC_SRC_FIFO_CONTROL_3_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (11u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_R_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000800u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_R_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_R_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_3_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (10u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_L_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000400u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_L_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_L_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_3_R_CHANNEL_INFIFO_OVERFLOW_SHIFT  (9u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_R_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000200u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_R_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_R_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_3_L_CHANNEL_INFIFO_OVERFLOW_SHIFT  (8u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_L_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000100u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_L_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_L_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_3_INFIFO_THRESHOLD_SHIFT      (0u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_INFIFO_THRESHOLD_MASK       (0x000000FFu)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_INFIFO_THRESHOLD_RESETVAL   (0x00000001u)
#define CSL_ASRC_SRC_FIFO_CONTROL_3_INFIFO_THRESHOLD_MAX        (0x000000ffu)

#define CSL_ASRC_SRC_FIFO_CONTROL_3_RESETVAL                    (0x00010001u)

/* SRC_CONTROL_3 */

#define CSL_ASRC_SRC_CONTROL_3_CHANNEL_ENABLE_SHIFT             (30u)
#define CSL_ASRC_SRC_CONTROL_3_CHANNEL_ENABLE_MASK              (0xC0000000u)
#define CSL_ASRC_SRC_CONTROL_3_CHANNEL_ENABLE_RESETVAL          (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_3_CHANNEL_ENABLE_MAX               (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_3_OUTPUT_WORD_LENGTH_SHIFT         (28u)
#define CSL_ASRC_SRC_CONTROL_3_OUTPUT_WORD_LENGTH_MASK          (0x30000000u)
#define CSL_ASRC_SRC_CONTROL_3_OUTPUT_WORD_LENGTH_RESETVAL      (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_3_OUTPUT_WORD_LENGTH_MAX           (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_3_GROUP_DELAY_SHIFT                (26u)
#define CSL_ASRC_SRC_CONTROL_3_GROUP_DELAY_MASK                 (0x0C000000u)
#define CSL_ASRC_SRC_CONTROL_3_GROUP_DELAY_RESETVAL             (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_3_GROUP_DELAY_MAX                  (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_3_DE_EMPHASIS_MODE_SHIFT           (24u)
#define CSL_ASRC_SRC_CONTROL_3_DE_EMPHASIS_MODE_MASK            (0x03000000u)
#define CSL_ASRC_SRC_CONTROL_3_DE_EMPHASIS_MODE_RESETVAL        (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_3_DE_EMPHASIS_MODE_MAX             (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_3_ATTENUATION_SHIFT                (16u)
#define CSL_ASRC_SRC_CONTROL_3_ATTENUATION_MASK                 (0x00FF0000u)
#define CSL_ASRC_SRC_CONTROL_3_ATTENUATION_RESETVAL             (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_3_ATTENUATION_MAX                  (0x000000ffu)

#define CSL_ASRC_SRC_CONTROL_3_DIRECT_DOWN_SAMPLE_SHIFT         (10u)
#define CSL_ASRC_SRC_CONTROL_3_DIRECT_DOWN_SAMPLE_MASK          (0x00000400u)
#define CSL_ASRC_SRC_CONTROL_3_DIRECT_DOWN_SAMPLE_RESETVAL      (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_3_DIRECT_DOWN_SAMPLE_MAX           (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_3_MUTE_SHIFT                       (9u)
#define CSL_ASRC_SRC_CONTROL_3_MUTE_MASK                        (0x00000200u)
#define CSL_ASRC_SRC_CONTROL_3_MUTE_RESETVAL                    (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_3_MUTE_MAX                         (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_3_DITHER_ENABLE_SHIFT              (8u)
#define CSL_ASRC_SRC_CONTROL_3_DITHER_ENABLE_MASK               (0x00000100u)
#define CSL_ASRC_SRC_CONTROL_3_DITHER_ENABLE_RESETVAL           (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_3_DITHER_ENABLE_MAX                (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_3_OUTPUT_CLOCK_ZONE_SELECT_SHIFT   (3u)
#define CSL_ASRC_SRC_CONTROL_3_OUTPUT_CLOCK_ZONE_SELECT_MASK    (0x00000038u)
#define CSL_ASRC_SRC_CONTROL_3_OUTPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_3_OUTPUT_CLOCK_ZONE_SELECT_MAX     (0x00000007u)

#define CSL_ASRC_SRC_CONTROL_3_INPUT_CLOCK_ZONE_SELECT_SHIFT    (0u)
#define CSL_ASRC_SRC_CONTROL_3_INPUT_CLOCK_ZONE_SELECT_MASK     (0x00000007u)
#define CSL_ASRC_SRC_CONTROL_3_INPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_3_INPUT_CLOCK_ZONE_SELECT_MAX      (0x00000007u)

#define CSL_ASRC_SRC_CONTROL_3_RESETVAL                         (0x00000000u)

/* SRC_STATUS_3 */

#define CSL_ASRC_SRC_STATUS_3_UPSAMPLE_SHIFT                    (16u)
#define CSL_ASRC_SRC_STATUS_3_UPSAMPLE_MASK                     (0x00010000u)
#define CSL_ASRC_SRC_STATUS_3_UPSAMPLE_RESETVAL                 (0x00000000u)
#define CSL_ASRC_SRC_STATUS_3_UPSAMPLE_MAX                      (0x00000001u)

#define CSL_ASRC_SRC_STATUS_3_RATE_RATIO_SHIFT                  (0u)
#define CSL_ASRC_SRC_STATUS_3_RATE_RATIO_MASK                   (0x0000FFFFu)
#define CSL_ASRC_SRC_STATUS_3_RATE_RATIO_RESETVAL               (0x00000000u)
#define CSL_ASRC_SRC_STATUS_3_RATE_RATIO_MAX                    (0x0000ffffu)

#define CSL_ASRC_SRC_STATUS_3_RESETVAL                          (0x00000000u)

/* SRC_FIFO_CONTROL_4 */

#define CSL_ASRC_SRC_FIFO_CONTROL_4_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (27u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x08000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_R_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_4_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (26u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x04000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_L_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_4_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (25u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_R_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x02000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_R_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_R_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_4_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (24u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_L_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x01000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_L_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_L_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_4_OUTFIFO_THRESHOLD_SHIFT     (16u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_OUTFIFO_THRESHOLD_MASK      (0x00FF0000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_OUTFIFO_THRESHOLD_RESETVAL  (0x00000001u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_OUTFIFO_THRESHOLD_MAX       (0x000000ffu)

#define CSL_ASRC_SRC_FIFO_CONTROL_4_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (11u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_R_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000800u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_R_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_R_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_4_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (10u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_L_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000400u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_L_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_L_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_4_R_CHANNEL_INFIFO_OVERFLOW_SHIFT  (9u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_R_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000200u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_R_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_R_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_4_L_CHANNEL_INFIFO_OVERFLOW_SHIFT  (8u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_L_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000100u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_L_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_L_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_4_INFIFO_THRESHOLD_SHIFT      (0u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_INFIFO_THRESHOLD_MASK       (0x000000FFu)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_INFIFO_THRESHOLD_RESETVAL   (0x00000001u)
#define CSL_ASRC_SRC_FIFO_CONTROL_4_INFIFO_THRESHOLD_MAX        (0x000000ffu)

#define CSL_ASRC_SRC_FIFO_CONTROL_4_RESETVAL                    (0x00010001u)

/* SRC_CONTROL_4 */

#define CSL_ASRC_SRC_CONTROL_4_CHANNEL_ENABLE_SHIFT             (30u)
#define CSL_ASRC_SRC_CONTROL_4_CHANNEL_ENABLE_MASK              (0xC0000000u)
#define CSL_ASRC_SRC_CONTROL_4_CHANNEL_ENABLE_RESETVAL          (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_4_CHANNEL_ENABLE_MAX               (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_4_OUTPUT_WORD_LENGTH_SHIFT         (28u)
#define CSL_ASRC_SRC_CONTROL_4_OUTPUT_WORD_LENGTH_MASK          (0x30000000u)
#define CSL_ASRC_SRC_CONTROL_4_OUTPUT_WORD_LENGTH_RESETVAL      (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_4_OUTPUT_WORD_LENGTH_MAX           (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_4_GROUP_DELAY_SHIFT                (26u)
#define CSL_ASRC_SRC_CONTROL_4_GROUP_DELAY_MASK                 (0x0C000000u)
#define CSL_ASRC_SRC_CONTROL_4_GROUP_DELAY_RESETVAL             (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_4_GROUP_DELAY_MAX                  (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_4_DE_EMPHASIS_MODE_SHIFT           (24u)
#define CSL_ASRC_SRC_CONTROL_4_DE_EMPHASIS_MODE_MASK            (0x03000000u)
#define CSL_ASRC_SRC_CONTROL_4_DE_EMPHASIS_MODE_RESETVAL        (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_4_DE_EMPHASIS_MODE_MAX             (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_4_ATTENUATION_SHIFT                (16u)
#define CSL_ASRC_SRC_CONTROL_4_ATTENUATION_MASK                 (0x00FF0000u)
#define CSL_ASRC_SRC_CONTROL_4_ATTENUATION_RESETVAL             (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_4_ATTENUATION_MAX                  (0x000000ffu)

#define CSL_ASRC_SRC_CONTROL_4_DIRECT_DOWN_SAMPLE_SHIFT         (10u)
#define CSL_ASRC_SRC_CONTROL_4_DIRECT_DOWN_SAMPLE_MASK          (0x00000400u)
#define CSL_ASRC_SRC_CONTROL_4_DIRECT_DOWN_SAMPLE_RESETVAL      (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_4_DIRECT_DOWN_SAMPLE_MAX           (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_4_MUTE_SHIFT                       (9u)
#define CSL_ASRC_SRC_CONTROL_4_MUTE_MASK                        (0x00000200u)
#define CSL_ASRC_SRC_CONTROL_4_MUTE_RESETVAL                    (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_4_MUTE_MAX                         (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_4_DITHER_ENABLE_SHIFT              (8u)
#define CSL_ASRC_SRC_CONTROL_4_DITHER_ENABLE_MASK               (0x00000100u)
#define CSL_ASRC_SRC_CONTROL_4_DITHER_ENABLE_RESETVAL           (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_4_DITHER_ENABLE_MAX                (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_4_OUTPUT_CLOCK_ZONE_SELECT_SHIFT   (3u)
#define CSL_ASRC_SRC_CONTROL_4_OUTPUT_CLOCK_ZONE_SELECT_MASK    (0x00000038u)
#define CSL_ASRC_SRC_CONTROL_4_OUTPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_4_OUTPUT_CLOCK_ZONE_SELECT_MAX     (0x00000007u)

#define CSL_ASRC_SRC_CONTROL_4_INPUT_CLOCK_ZONE_SELECT_SHIFT    (0u)
#define CSL_ASRC_SRC_CONTROL_4_INPUT_CLOCK_ZONE_SELECT_MASK     (0x00000007u)
#define CSL_ASRC_SRC_CONTROL_4_INPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_4_INPUT_CLOCK_ZONE_SELECT_MAX      (0x00000007u)

#define CSL_ASRC_SRC_CONTROL_4_RESETVAL                         (0x00000000u)

/* SRC_STATUS_4 */

#define CSL_ASRC_SRC_STATUS_4_UPSAMPLE_SHIFT                    (16u)
#define CSL_ASRC_SRC_STATUS_4_UPSAMPLE_MASK                     (0x00010000u)
#define CSL_ASRC_SRC_STATUS_4_UPSAMPLE_RESETVAL                 (0x00000000u)
#define CSL_ASRC_SRC_STATUS_4_UPSAMPLE_MAX                      (0x00000001u)

#define CSL_ASRC_SRC_STATUS_4_RATE_RATIO_SHIFT                  (0u)
#define CSL_ASRC_SRC_STATUS_4_RATE_RATIO_MASK                   (0x0000FFFFu)
#define CSL_ASRC_SRC_STATUS_4_RATE_RATIO_RESETVAL               (0x00000000u)
#define CSL_ASRC_SRC_STATUS_4_RATE_RATIO_MAX                    (0x0000ffffu)

#define CSL_ASRC_SRC_STATUS_4_RESETVAL                          (0x00000000u)

/* SRC_FIFO_CONTROL_5 */

#define CSL_ASRC_SRC_FIFO_CONTROL_5_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (27u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x08000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_R_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_5_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (26u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x04000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_L_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_5_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (25u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_R_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x02000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_R_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_R_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_5_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (24u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_L_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x01000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_L_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_L_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_5_OUTFIFO_THRESHOLD_SHIFT     (16u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_OUTFIFO_THRESHOLD_MASK      (0x00FF0000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_OUTFIFO_THRESHOLD_RESETVAL  (0x00000001u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_OUTFIFO_THRESHOLD_MAX       (0x000000ffu)

#define CSL_ASRC_SRC_FIFO_CONTROL_5_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (11u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_R_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000800u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_R_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_R_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_5_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (10u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_L_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000400u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_L_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_L_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_5_R_CHANNEL_INFIFO_OVERFLOW_SHIFT  (9u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_R_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000200u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_R_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_R_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_5_L_CHANNEL_INFIFO_OVERFLOW_SHIFT  (8u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_L_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000100u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_L_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_L_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_5_INFIFO_THRESHOLD_SHIFT      (0u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_INFIFO_THRESHOLD_MASK       (0x000000FFu)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_INFIFO_THRESHOLD_RESETVAL   (0x00000001u)
#define CSL_ASRC_SRC_FIFO_CONTROL_5_INFIFO_THRESHOLD_MAX        (0x000000ffu)

#define CSL_ASRC_SRC_FIFO_CONTROL_5_RESETVAL                    (0x00010001u)

/* SRC_CONTROL_5 */

#define CSL_ASRC_SRC_CONTROL_5_CHANNEL_ENABLE_SHIFT             (30u)
#define CSL_ASRC_SRC_CONTROL_5_CHANNEL_ENABLE_MASK              (0xC0000000u)
#define CSL_ASRC_SRC_CONTROL_5_CHANNEL_ENABLE_RESETVAL          (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_5_CHANNEL_ENABLE_MAX               (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_5_OUTPUT_WORD_LENGTH_SHIFT         (28u)
#define CSL_ASRC_SRC_CONTROL_5_OUTPUT_WORD_LENGTH_MASK          (0x30000000u)
#define CSL_ASRC_SRC_CONTROL_5_OUTPUT_WORD_LENGTH_RESETVAL      (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_5_OUTPUT_WORD_LENGTH_MAX           (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_5_GROUP_DELAY_SHIFT                (26u)
#define CSL_ASRC_SRC_CONTROL_5_GROUP_DELAY_MASK                 (0x0C000000u)
#define CSL_ASRC_SRC_CONTROL_5_GROUP_DELAY_RESETVAL             (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_5_GROUP_DELAY_MAX                  (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_5_DE_EMPHASIS_MODE_SHIFT           (24u)
#define CSL_ASRC_SRC_CONTROL_5_DE_EMPHASIS_MODE_MASK            (0x03000000u)
#define CSL_ASRC_SRC_CONTROL_5_DE_EMPHASIS_MODE_RESETVAL        (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_5_DE_EMPHASIS_MODE_MAX             (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_5_ATTENUATION_SHIFT                (16u)
#define CSL_ASRC_SRC_CONTROL_5_ATTENUATION_MASK                 (0x00FF0000u)
#define CSL_ASRC_SRC_CONTROL_5_ATTENUATION_RESETVAL             (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_5_ATTENUATION_MAX                  (0x000000ffu)

#define CSL_ASRC_SRC_CONTROL_5_DIRECT_DOWN_SAMPLE_SHIFT         (10u)
#define CSL_ASRC_SRC_CONTROL_5_DIRECT_DOWN_SAMPLE_MASK          (0x00000400u)
#define CSL_ASRC_SRC_CONTROL_5_DIRECT_DOWN_SAMPLE_RESETVAL      (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_5_DIRECT_DOWN_SAMPLE_MAX           (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_5_MUTE_SHIFT                       (9u)
#define CSL_ASRC_SRC_CONTROL_5_MUTE_MASK                        (0x00000200u)
#define CSL_ASRC_SRC_CONTROL_5_MUTE_RESETVAL                    (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_5_MUTE_MAX                         (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_5_DITHER_ENABLE_SHIFT              (8u)
#define CSL_ASRC_SRC_CONTROL_5_DITHER_ENABLE_MASK               (0x00000100u)
#define CSL_ASRC_SRC_CONTROL_5_DITHER_ENABLE_RESETVAL           (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_5_DITHER_ENABLE_MAX                (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_5_OUTPUT_CLOCK_ZONE_SELECT_SHIFT   (3u)
#define CSL_ASRC_SRC_CONTROL_5_OUTPUT_CLOCK_ZONE_SELECT_MASK    (0x00000038u)
#define CSL_ASRC_SRC_CONTROL_5_OUTPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_5_OUTPUT_CLOCK_ZONE_SELECT_MAX     (0x00000007u)

#define CSL_ASRC_SRC_CONTROL_5_INPUT_CLOCK_ZONE_SELECT_SHIFT    (0u)
#define CSL_ASRC_SRC_CONTROL_5_INPUT_CLOCK_ZONE_SELECT_MASK     (0x00000007u)
#define CSL_ASRC_SRC_CONTROL_5_INPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_5_INPUT_CLOCK_ZONE_SELECT_MAX      (0x00000007u)

#define CSL_ASRC_SRC_CONTROL_5_RESETVAL                         (0x00000000u)

/* SRC_STATUS_5 */

#define CSL_ASRC_SRC_STATUS_5_UPSAMPLE_SHIFT                    (16u)
#define CSL_ASRC_SRC_STATUS_5_UPSAMPLE_MASK                     (0x00010000u)
#define CSL_ASRC_SRC_STATUS_5_UPSAMPLE_RESETVAL                 (0x00000000u)
#define CSL_ASRC_SRC_STATUS_5_UPSAMPLE_MAX                      (0x00000001u)

#define CSL_ASRC_SRC_STATUS_5_RATE_RATIO_SHIFT                  (0u)
#define CSL_ASRC_SRC_STATUS_5_RATE_RATIO_MASK                   (0x0000FFFFu)
#define CSL_ASRC_SRC_STATUS_5_RATE_RATIO_RESETVAL               (0x00000000u)
#define CSL_ASRC_SRC_STATUS_5_RATE_RATIO_MAX                    (0x0000ffffu)

#define CSL_ASRC_SRC_STATUS_5_RESETVAL                          (0x00000000u)

/* SRC_FIFO_CONTROL_6 */

#define CSL_ASRC_SRC_FIFO_CONTROL_6_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (27u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x08000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_R_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_6_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (26u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x04000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_L_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_6_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (25u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_R_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x02000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_R_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_R_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_6_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (24u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_L_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x01000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_L_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_L_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_6_OUTFIFO_THRESHOLD_SHIFT     (16u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_OUTFIFO_THRESHOLD_MASK      (0x00FF0000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_OUTFIFO_THRESHOLD_RESETVAL  (0x00000001u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_OUTFIFO_THRESHOLD_MAX       (0x000000ffu)

#define CSL_ASRC_SRC_FIFO_CONTROL_6_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (11u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_R_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000800u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_R_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_R_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_6_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (10u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_L_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000400u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_L_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_L_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_6_R_CHANNEL_INFIFO_OVERFLOW_SHIFT  (9u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_R_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000200u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_R_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_R_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_6_L_CHANNEL_INFIFO_OVERFLOW_SHIFT  (8u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_L_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000100u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_L_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_L_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_6_INFIFO_THRESHOLD_SHIFT      (0u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_INFIFO_THRESHOLD_MASK       (0x000000FFu)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_INFIFO_THRESHOLD_RESETVAL   (0x00000001u)
#define CSL_ASRC_SRC_FIFO_CONTROL_6_INFIFO_THRESHOLD_MAX        (0x000000ffu)

#define CSL_ASRC_SRC_FIFO_CONTROL_6_RESETVAL                    (0x00010001u)

/* SRC_CONTROL_6 */

#define CSL_ASRC_SRC_CONTROL_6_CHANNEL_ENABLE_SHIFT             (30u)
#define CSL_ASRC_SRC_CONTROL_6_CHANNEL_ENABLE_MASK              (0xC0000000u)
#define CSL_ASRC_SRC_CONTROL_6_CHANNEL_ENABLE_RESETVAL          (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_6_CHANNEL_ENABLE_MAX               (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_6_OUTPUT_WORD_LENGTH_SHIFT         (28u)
#define CSL_ASRC_SRC_CONTROL_6_OUTPUT_WORD_LENGTH_MASK          (0x30000000u)
#define CSL_ASRC_SRC_CONTROL_6_OUTPUT_WORD_LENGTH_RESETVAL      (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_6_OUTPUT_WORD_LENGTH_MAX           (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_6_GROUP_DELAY_SHIFT                (26u)
#define CSL_ASRC_SRC_CONTROL_6_GROUP_DELAY_MASK                 (0x0C000000u)
#define CSL_ASRC_SRC_CONTROL_6_GROUP_DELAY_RESETVAL             (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_6_GROUP_DELAY_MAX                  (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_6_DE_EMPHASIS_MODE_SHIFT           (24u)
#define CSL_ASRC_SRC_CONTROL_6_DE_EMPHASIS_MODE_MASK            (0x03000000u)
#define CSL_ASRC_SRC_CONTROL_6_DE_EMPHASIS_MODE_RESETVAL        (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_6_DE_EMPHASIS_MODE_MAX             (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_6_ATTENUATION_SHIFT                (16u)
#define CSL_ASRC_SRC_CONTROL_6_ATTENUATION_MASK                 (0x00FF0000u)
#define CSL_ASRC_SRC_CONTROL_6_ATTENUATION_RESETVAL             (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_6_ATTENUATION_MAX                  (0x000000ffu)

#define CSL_ASRC_SRC_CONTROL_6_DIRECT_DOWN_SAMPLE_SHIFT         (10u)
#define CSL_ASRC_SRC_CONTROL_6_DIRECT_DOWN_SAMPLE_MASK          (0x00000400u)
#define CSL_ASRC_SRC_CONTROL_6_DIRECT_DOWN_SAMPLE_RESETVAL      (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_6_DIRECT_DOWN_SAMPLE_MAX           (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_6_MUTE_SHIFT                       (9u)
#define CSL_ASRC_SRC_CONTROL_6_MUTE_MASK                        (0x00000200u)
#define CSL_ASRC_SRC_CONTROL_6_MUTE_RESETVAL                    (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_6_MUTE_MAX                         (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_6_DITHER_ENABLE_SHIFT              (8u)
#define CSL_ASRC_SRC_CONTROL_6_DITHER_ENABLE_MASK               (0x00000100u)
#define CSL_ASRC_SRC_CONTROL_6_DITHER_ENABLE_RESETVAL           (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_6_DITHER_ENABLE_MAX                (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_6_OUTPUT_CLOCK_ZONE_SELECT_SHIFT   (3u)
#define CSL_ASRC_SRC_CONTROL_6_OUTPUT_CLOCK_ZONE_SELECT_MASK    (0x00000038u)
#define CSL_ASRC_SRC_CONTROL_6_OUTPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_6_OUTPUT_CLOCK_ZONE_SELECT_MAX     (0x00000007u)

#define CSL_ASRC_SRC_CONTROL_6_INPUT_CLOCK_ZONE_SELECT_SHIFT    (0u)
#define CSL_ASRC_SRC_CONTROL_6_INPUT_CLOCK_ZONE_SELECT_MASK     (0x00000007u)
#define CSL_ASRC_SRC_CONTROL_6_INPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_6_INPUT_CLOCK_ZONE_SELECT_MAX      (0x00000007u)

#define CSL_ASRC_SRC_CONTROL_6_RESETVAL                         (0x00000000u)

/* SRC_STATUS_6 */

#define CSL_ASRC_SRC_STATUS_6_UPSAMPLE_SHIFT                    (16u)
#define CSL_ASRC_SRC_STATUS_6_UPSAMPLE_MASK                     (0x00010000u)
#define CSL_ASRC_SRC_STATUS_6_UPSAMPLE_RESETVAL                 (0x00000000u)
#define CSL_ASRC_SRC_STATUS_6_UPSAMPLE_MAX                      (0x00000001u)

#define CSL_ASRC_SRC_STATUS_6_RATE_RATIO_SHIFT                  (0u)
#define CSL_ASRC_SRC_STATUS_6_RATE_RATIO_MASK                   (0x0000FFFFu)
#define CSL_ASRC_SRC_STATUS_6_RATE_RATIO_RESETVAL               (0x00000000u)
#define CSL_ASRC_SRC_STATUS_6_RATE_RATIO_MAX                    (0x0000ffffu)

#define CSL_ASRC_SRC_STATUS_6_RESETVAL                          (0x00000000u)

/* SRC_FIFO_CONTROL_7 */

#define CSL_ASRC_SRC_FIFO_CONTROL_7_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (27u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x08000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_R_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_7_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (26u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x04000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_L_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_7_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (25u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_R_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x02000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_R_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_R_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_7_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (24u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_L_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x01000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_L_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_L_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_7_OUTFIFO_THRESHOLD_SHIFT     (16u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_OUTFIFO_THRESHOLD_MASK      (0x00FF0000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_OUTFIFO_THRESHOLD_RESETVAL  (0x00000001u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_OUTFIFO_THRESHOLD_MAX       (0x000000ffu)

#define CSL_ASRC_SRC_FIFO_CONTROL_7_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (11u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_R_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000800u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_R_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_R_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_7_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (10u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_L_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000400u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_L_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_L_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_7_R_CHANNEL_INFIFO_OVERFLOW_SHIFT  (9u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_R_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000200u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_R_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_R_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_7_L_CHANNEL_INFIFO_OVERFLOW_SHIFT  (8u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_L_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000100u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_L_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_L_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_SRC_FIFO_CONTROL_7_INFIFO_THRESHOLD_SHIFT      (0u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_INFIFO_THRESHOLD_MASK       (0x000000FFu)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_INFIFO_THRESHOLD_RESETVAL   (0x00000001u)
#define CSL_ASRC_SRC_FIFO_CONTROL_7_INFIFO_THRESHOLD_MAX        (0x000000ffu)

#define CSL_ASRC_SRC_FIFO_CONTROL_7_RESETVAL                    (0x00010001u)

/* SRC_CONTROL_7 */

#define CSL_ASRC_SRC_CONTROL_7_CHANNEL_ENABLE_SHIFT             (30u)
#define CSL_ASRC_SRC_CONTROL_7_CHANNEL_ENABLE_MASK              (0xC0000000u)
#define CSL_ASRC_SRC_CONTROL_7_CHANNEL_ENABLE_RESETVAL          (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_7_CHANNEL_ENABLE_MAX               (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_7_OUTPUT_WORD_LENGTH_SHIFT         (28u)
#define CSL_ASRC_SRC_CONTROL_7_OUTPUT_WORD_LENGTH_MASK          (0x30000000u)
#define CSL_ASRC_SRC_CONTROL_7_OUTPUT_WORD_LENGTH_RESETVAL      (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_7_OUTPUT_WORD_LENGTH_MAX           (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_7_GROUP_DELAY_SHIFT                (26u)
#define CSL_ASRC_SRC_CONTROL_7_GROUP_DELAY_MASK                 (0x0C000000u)
#define CSL_ASRC_SRC_CONTROL_7_GROUP_DELAY_RESETVAL             (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_7_GROUP_DELAY_MAX                  (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_7_DE_EMPHASIS_MODE_SHIFT           (24u)
#define CSL_ASRC_SRC_CONTROL_7_DE_EMPHASIS_MODE_MASK            (0x03000000u)
#define CSL_ASRC_SRC_CONTROL_7_DE_EMPHASIS_MODE_RESETVAL        (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_7_DE_EMPHASIS_MODE_MAX             (0x00000003u)

#define CSL_ASRC_SRC_CONTROL_7_ATTENUATION_SHIFT                (16u)
#define CSL_ASRC_SRC_CONTROL_7_ATTENUATION_MASK                 (0x00FF0000u)
#define CSL_ASRC_SRC_CONTROL_7_ATTENUATION_RESETVAL             (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_7_ATTENUATION_MAX                  (0x000000ffu)

#define CSL_ASRC_SRC_CONTROL_7_DIRECT_DOWN_SAMPLE_SHIFT         (10u)
#define CSL_ASRC_SRC_CONTROL_7_DIRECT_DOWN_SAMPLE_MASK          (0x00000400u)
#define CSL_ASRC_SRC_CONTROL_7_DIRECT_DOWN_SAMPLE_RESETVAL      (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_7_DIRECT_DOWN_SAMPLE_MAX           (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_7_MUTE_SHIFT                       (9u)
#define CSL_ASRC_SRC_CONTROL_7_MUTE_MASK                        (0x00000200u)
#define CSL_ASRC_SRC_CONTROL_7_MUTE_RESETVAL                    (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_7_MUTE_MAX                         (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_7_DITHER_ENABLE_SHIFT              (8u)
#define CSL_ASRC_SRC_CONTROL_7_DITHER_ENABLE_MASK               (0x00000100u)
#define CSL_ASRC_SRC_CONTROL_7_DITHER_ENABLE_RESETVAL           (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_7_DITHER_ENABLE_MAX                (0x00000001u)

#define CSL_ASRC_SRC_CONTROL_7_OUTPUT_CLOCK_ZONE_SELECT_SHIFT   (3u)
#define CSL_ASRC_SRC_CONTROL_7_OUTPUT_CLOCK_ZONE_SELECT_MASK    (0x00000038u)
#define CSL_ASRC_SRC_CONTROL_7_OUTPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_7_OUTPUT_CLOCK_ZONE_SELECT_MAX     (0x00000007u)

#define CSL_ASRC_SRC_CONTROL_7_INPUT_CLOCK_ZONE_SELECT_SHIFT    (0u)
#define CSL_ASRC_SRC_CONTROL_7_INPUT_CLOCK_ZONE_SELECT_MASK     (0x00000007u)
#define CSL_ASRC_SRC_CONTROL_7_INPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_SRC_CONTROL_7_INPUT_CLOCK_ZONE_SELECT_MAX      (0x00000007u)

#define CSL_ASRC_SRC_CONTROL_7_RESETVAL                         (0x00000000u)

/* SRC_STATUS_7 */

#define CSL_ASRC_SRC_STATUS_7_UPSAMPLE_SHIFT                    (16u)
#define CSL_ASRC_SRC_STATUS_7_UPSAMPLE_MASK                     (0x00010000u)
#define CSL_ASRC_SRC_STATUS_7_UPSAMPLE_RESETVAL                 (0x00000000u)
#define CSL_ASRC_SRC_STATUS_7_UPSAMPLE_MAX                      (0x00000001u)

#define CSL_ASRC_SRC_STATUS_7_RATE_RATIO_SHIFT                  (0u)
#define CSL_ASRC_SRC_STATUS_7_RATE_RATIO_MASK                   (0x0000FFFFu)
#define CSL_ASRC_SRC_STATUS_7_RATE_RATIO_RESETVAL               (0x00000000u)
#define CSL_ASRC_SRC_STATUS_7_RATE_RATIO_MAX                    (0x0000ffffu)

#define CSL_ASRC_SRC_STATUS_7_RESETVAL                          (0x00000000u)

/* GROUP_FIFO_CONTROL_0 */

#define CSL_ASRC_GROUP_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (27u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x08000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (26u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x04000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (25u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x02000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_R_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (24u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x01000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_L_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_0_OUTFIFO_THRESHOLD_SHIFT   (16u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_OUTFIFO_THRESHOLD_MASK    (0x00FF0000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_OUTFIFO_THRESHOLD_RESETVAL  (0x00000001u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_OUTFIFO_THRESHOLD_MAX     (0x000000ffu)

#define CSL_ASRC_GROUP_FIFO_CONTROL_0_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (11u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_R_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000800u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_R_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_R_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_0_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (10u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_L_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000400u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_L_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_L_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_0_R_CHANNEL_INFIFO_OVERFLOW_SHIFT  (9u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_R_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000200u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_R_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_R_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_0_L_CHANNEL_INFIFO_OVERFLOW_SHIFT  (8u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_L_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000100u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_L_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_L_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_0_INFIFO_THRESHOLD_SHIFT    (0u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_INFIFO_THRESHOLD_MASK     (0x000000FFu)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_INFIFO_THRESHOLD_RESETVAL  (0x00000001u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_0_INFIFO_THRESHOLD_MAX      (0x000000ffu)

#define CSL_ASRC_GROUP_FIFO_CONTROL_0_RESETVAL                  (0x00010001u)

/* GROUP_SRC_CONTROL_0 */

#define CSL_ASRC_GROUP_SRC_CONTROL_0_CHANNEL_ENABLE_SHIFT       (30u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_CHANNEL_ENABLE_MASK        (0xC0000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_CHANNEL_ENABLE_RESETVAL    (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_CHANNEL_ENABLE_MAX         (0x00000003u)

#define CSL_ASRC_GROUP_SRC_CONTROL_0_OUTPUT_WORD_LENGTH_SHIFT   (28u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_OUTPUT_WORD_LENGTH_MASK    (0x30000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_OUTPUT_WORD_LENGTH_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_OUTPUT_WORD_LENGTH_MAX     (0x00000003u)

#define CSL_ASRC_GROUP_SRC_CONTROL_0_GROUP_DELAY_SHIFT          (26u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_GROUP_DELAY_MASK           (0x0C000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_GROUP_DELAY_RESETVAL       (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_GROUP_DELAY_MAX            (0x00000003u)

#define CSL_ASRC_GROUP_SRC_CONTROL_0_DE_EMPHASIS_MODE_SHIFT     (24u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_DE_EMPHASIS_MODE_MASK      (0x03000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_DE_EMPHASIS_MODE_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_DE_EMPHASIS_MODE_MAX       (0x00000003u)

#define CSL_ASRC_GROUP_SRC_CONTROL_0_ATTENUATION_SHIFT          (16u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_ATTENUATION_MASK           (0x00FF0000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_ATTENUATION_RESETVAL       (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_ATTENUATION_MAX            (0x000000ffu)

#define CSL_ASRC_GROUP_SRC_CONTROL_0_DIRECT_DOWN_SAMPLE_SHIFT   (10u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_DIRECT_DOWN_SAMPLE_MASK    (0x00000400u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_DIRECT_DOWN_SAMPLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_DIRECT_DOWN_SAMPLE_MAX     (0x00000001u)

#define CSL_ASRC_GROUP_SRC_CONTROL_0_MUTE_SHIFT                 (9u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_MUTE_MASK                  (0x00000200u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_MUTE_RESETVAL              (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_MUTE_MAX                   (0x00000001u)

#define CSL_ASRC_GROUP_SRC_CONTROL_0_DITHER_ENABLE_SHIFT        (8u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_DITHER_ENABLE_MASK         (0x00000100u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_DITHER_ENABLE_RESETVAL     (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_DITHER_ENABLE_MAX          (0x00000001u)

#define CSL_ASRC_GROUP_SRC_CONTROL_0_OUTPUT_CLOCK_ZONE_SELECT_SHIFT  (3u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_OUTPUT_CLOCK_ZONE_SELECT_MASK  (0x00000038u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_OUTPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_OUTPUT_CLOCK_ZONE_SELECT_MAX  (0x00000007u)

#define CSL_ASRC_GROUP_SRC_CONTROL_0_INPUT_CLOCK_ZONE_SELECT_SHIFT  (0u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_INPUT_CLOCK_ZONE_SELECT_MASK  (0x00000007u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_INPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_0_INPUT_CLOCK_ZONE_SELECT_MAX  (0x00000007u)

#define CSL_ASRC_GROUP_SRC_CONTROL_0_RESETVAL                   (0x00000000u)

/* GROUP_FIFO_CONTROL_1 */

#define CSL_ASRC_GROUP_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (27u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x08000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (26u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x04000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (25u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x02000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_R_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (24u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x01000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_L_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_1_OUTFIFO_THRESHOLD_SHIFT   (16u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_OUTFIFO_THRESHOLD_MASK    (0x00FF0000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_OUTFIFO_THRESHOLD_RESETVAL  (0x00000001u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_OUTFIFO_THRESHOLD_MAX     (0x000000ffu)

#define CSL_ASRC_GROUP_FIFO_CONTROL_1_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (11u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_R_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000800u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_R_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_R_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_1_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (10u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_L_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000400u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_L_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_L_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_1_R_CHANNEL_INFIFO_OVERFLOW_SHIFT  (9u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_R_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000200u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_R_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_R_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_1_L_CHANNEL_INFIFO_OVERFLOW_SHIFT  (8u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_L_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000100u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_L_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_L_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_1_INFIFO_THRESHOLD_SHIFT    (0u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_INFIFO_THRESHOLD_MASK     (0x000000FFu)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_INFIFO_THRESHOLD_RESETVAL  (0x00000001u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_1_INFIFO_THRESHOLD_MAX      (0x000000ffu)

#define CSL_ASRC_GROUP_FIFO_CONTROL_1_RESETVAL                  (0x00010001u)

/* GROUP_SRC_CONTROL_1 */

#define CSL_ASRC_GROUP_SRC_CONTROL_1_CHANNEL_ENABLE_SHIFT       (30u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_CHANNEL_ENABLE_MASK        (0xC0000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_CHANNEL_ENABLE_RESETVAL    (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_CHANNEL_ENABLE_MAX         (0x00000003u)

#define CSL_ASRC_GROUP_SRC_CONTROL_1_OUTPUT_WORD_LENGTH_SHIFT   (28u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_OUTPUT_WORD_LENGTH_MASK    (0x30000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_OUTPUT_WORD_LENGTH_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_OUTPUT_WORD_LENGTH_MAX     (0x00000003u)

#define CSL_ASRC_GROUP_SRC_CONTROL_1_GROUP_DELAY_SHIFT          (26u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_GROUP_DELAY_MASK           (0x0C000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_GROUP_DELAY_RESETVAL       (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_GROUP_DELAY_MAX            (0x00000003u)

#define CSL_ASRC_GROUP_SRC_CONTROL_1_DE_EMPHASIS_MODE_SHIFT     (24u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_DE_EMPHASIS_MODE_MASK      (0x03000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_DE_EMPHASIS_MODE_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_DE_EMPHASIS_MODE_MAX       (0x00000003u)

#define CSL_ASRC_GROUP_SRC_CONTROL_1_ATTENUATION_SHIFT          (16u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_ATTENUATION_MASK           (0x00FF0000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_ATTENUATION_RESETVAL       (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_ATTENUATION_MAX            (0x000000ffu)

#define CSL_ASRC_GROUP_SRC_CONTROL_1_DIRECT_DOWN_SAMPLE_SHIFT   (10u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_DIRECT_DOWN_SAMPLE_MASK    (0x00000400u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_DIRECT_DOWN_SAMPLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_DIRECT_DOWN_SAMPLE_MAX     (0x00000001u)

#define CSL_ASRC_GROUP_SRC_CONTROL_1_MUTE_SHIFT                 (9u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_MUTE_MASK                  (0x00000200u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_MUTE_RESETVAL              (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_MUTE_MAX                   (0x00000001u)

#define CSL_ASRC_GROUP_SRC_CONTROL_1_DITHER_ENABLE_SHIFT        (8u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_DITHER_ENABLE_MASK         (0x00000100u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_DITHER_ENABLE_RESETVAL     (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_DITHER_ENABLE_MAX          (0x00000001u)

#define CSL_ASRC_GROUP_SRC_CONTROL_1_OUTPUT_CLOCK_ZONE_SELECT_SHIFT  (3u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_OUTPUT_CLOCK_ZONE_SELECT_MASK  (0x00000038u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_OUTPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_OUTPUT_CLOCK_ZONE_SELECT_MAX  (0x00000007u)

#define CSL_ASRC_GROUP_SRC_CONTROL_1_INPUT_CLOCK_ZONE_SELECT_SHIFT  (0u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_INPUT_CLOCK_ZONE_SELECT_MASK  (0x00000007u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_INPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_1_INPUT_CLOCK_ZONE_SELECT_MAX  (0x00000007u)

#define CSL_ASRC_GROUP_SRC_CONTROL_1_RESETVAL                   (0x00000000u)

/* GROUP_FIFO_CONTROL_2 */

#define CSL_ASRC_GROUP_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (27u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x08000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (26u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x04000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (25u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x02000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_R_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (24u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x01000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_L_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_2_OUTFIFO_THRESHOLD_SHIFT   (16u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_OUTFIFO_THRESHOLD_MASK    (0x00FF0000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_OUTFIFO_THRESHOLD_RESETVAL  (0x00000001u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_OUTFIFO_THRESHOLD_MAX     (0x000000ffu)

#define CSL_ASRC_GROUP_FIFO_CONTROL_2_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (11u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_R_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000800u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_R_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_R_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_2_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (10u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_L_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000400u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_L_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_L_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_2_R_CHANNEL_INFIFO_OVERFLOW_SHIFT  (9u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_R_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000200u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_R_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_R_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_2_L_CHANNEL_INFIFO_OVERFLOW_SHIFT  (8u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_L_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000100u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_L_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_L_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_2_INFIFO_THRESHOLD_SHIFT    (0u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_INFIFO_THRESHOLD_MASK     (0x000000FFu)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_INFIFO_THRESHOLD_RESETVAL  (0x00000001u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_2_INFIFO_THRESHOLD_MAX      (0x000000ffu)

#define CSL_ASRC_GROUP_FIFO_CONTROL_2_RESETVAL                  (0x00010001u)

/* GROUP_SRC_CONTROL_2 */

#define CSL_ASRC_GROUP_SRC_CONTROL_2_CHANNEL_ENABLE_SHIFT       (30u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_CHANNEL_ENABLE_MASK        (0xC0000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_CHANNEL_ENABLE_RESETVAL    (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_CHANNEL_ENABLE_MAX         (0x00000003u)

#define CSL_ASRC_GROUP_SRC_CONTROL_2_OUTPUT_WORD_LENGTH_SHIFT   (28u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_OUTPUT_WORD_LENGTH_MASK    (0x30000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_OUTPUT_WORD_LENGTH_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_OUTPUT_WORD_LENGTH_MAX     (0x00000003u)

#define CSL_ASRC_GROUP_SRC_CONTROL_2_GROUP_DELAY_SHIFT          (26u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_GROUP_DELAY_MASK           (0x0C000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_GROUP_DELAY_RESETVAL       (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_GROUP_DELAY_MAX            (0x00000003u)

#define CSL_ASRC_GROUP_SRC_CONTROL_2_DE_EMPHASIS_MODE_SHIFT     (24u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_DE_EMPHASIS_MODE_MASK      (0x03000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_DE_EMPHASIS_MODE_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_DE_EMPHASIS_MODE_MAX       (0x00000003u)

#define CSL_ASRC_GROUP_SRC_CONTROL_2_ATTENUATION_SHIFT          (16u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_ATTENUATION_MASK           (0x00FF0000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_ATTENUATION_RESETVAL       (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_ATTENUATION_MAX            (0x000000ffu)

#define CSL_ASRC_GROUP_SRC_CONTROL_2_DIRECT_DOWN_SAMPLE_SHIFT   (10u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_DIRECT_DOWN_SAMPLE_MASK    (0x00000400u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_DIRECT_DOWN_SAMPLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_DIRECT_DOWN_SAMPLE_MAX     (0x00000001u)

#define CSL_ASRC_GROUP_SRC_CONTROL_2_MUTE_SHIFT                 (9u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_MUTE_MASK                  (0x00000200u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_MUTE_RESETVAL              (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_MUTE_MAX                   (0x00000001u)

#define CSL_ASRC_GROUP_SRC_CONTROL_2_DITHER_ENABLE_SHIFT        (8u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_DITHER_ENABLE_MASK         (0x00000100u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_DITHER_ENABLE_RESETVAL     (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_DITHER_ENABLE_MAX          (0x00000001u)

#define CSL_ASRC_GROUP_SRC_CONTROL_2_OUTPUT_CLOCK_ZONE_SELECT_SHIFT  (3u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_OUTPUT_CLOCK_ZONE_SELECT_MASK  (0x00000038u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_OUTPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_OUTPUT_CLOCK_ZONE_SELECT_MAX  (0x00000007u)

#define CSL_ASRC_GROUP_SRC_CONTROL_2_INPUT_CLOCK_ZONE_SELECT_SHIFT  (0u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_INPUT_CLOCK_ZONE_SELECT_MASK  (0x00000007u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_INPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_2_INPUT_CLOCK_ZONE_SELECT_MAX  (0x00000007u)

#define CSL_ASRC_GROUP_SRC_CONTROL_2_RESETVAL                   (0x00000000u)

/* GROUP_FIFO_CONTROL_3 */

#define CSL_ASRC_GROUP_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (27u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x08000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT  (26u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK  (0x04000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (25u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x02000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_R_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT  (24u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_OVERFLOW_MASK  (0x01000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_L_CHANNEL_OUTFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_3_OUTFIFO_THRESHOLD_SHIFT   (16u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_OUTFIFO_THRESHOLD_MASK    (0x00FF0000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_OUTFIFO_THRESHOLD_RESETVAL  (0x00000001u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_OUTFIFO_THRESHOLD_MAX     (0x000000ffu)

#define CSL_ASRC_GROUP_FIFO_CONTROL_3_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (11u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_R_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000800u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_R_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_R_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_3_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT  (10u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_L_CHANNEL_INFIFO_UNDERFLOW_MASK  (0x00000400u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_L_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_L_CHANNEL_INFIFO_UNDERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_3_R_CHANNEL_INFIFO_OVERFLOW_SHIFT  (9u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_R_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000200u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_R_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_R_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_3_L_CHANNEL_INFIFO_OVERFLOW_SHIFT  (8u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_L_CHANNEL_INFIFO_OVERFLOW_MASK  (0x00000100u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_L_CHANNEL_INFIFO_OVERFLOW_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_L_CHANNEL_INFIFO_OVERFLOW_MAX  (0x00000001u)

#define CSL_ASRC_GROUP_FIFO_CONTROL_3_INFIFO_THRESHOLD_SHIFT    (0u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_INFIFO_THRESHOLD_MASK     (0x000000FFu)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_INFIFO_THRESHOLD_RESETVAL  (0x00000001u)
#define CSL_ASRC_GROUP_FIFO_CONTROL_3_INFIFO_THRESHOLD_MAX      (0x000000ffu)

#define CSL_ASRC_GROUP_FIFO_CONTROL_3_RESETVAL                  (0x00010001u)

/* GROUP_SRC_CONTROL_3 */

#define CSL_ASRC_GROUP_SRC_CONTROL_3_CHANNEL_ENABLE_SHIFT       (30u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_CHANNEL_ENABLE_MASK        (0xC0000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_CHANNEL_ENABLE_RESETVAL    (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_CHANNEL_ENABLE_MAX         (0x00000003u)

#define CSL_ASRC_GROUP_SRC_CONTROL_3_OUTPUT_WORD_LENGTH_SHIFT   (28u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_OUTPUT_WORD_LENGTH_MASK    (0x30000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_OUTPUT_WORD_LENGTH_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_OUTPUT_WORD_LENGTH_MAX     (0x00000003u)

#define CSL_ASRC_GROUP_SRC_CONTROL_3_GROUP_DELAY_SHIFT          (26u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_GROUP_DELAY_MASK           (0x0C000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_GROUP_DELAY_RESETVAL       (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_GROUP_DELAY_MAX            (0x00000003u)

#define CSL_ASRC_GROUP_SRC_CONTROL_3_DE_EMPHASIS_MODE_SHIFT     (24u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_DE_EMPHASIS_MODE_MASK      (0x03000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_DE_EMPHASIS_MODE_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_DE_EMPHASIS_MODE_MAX       (0x00000003u)

#define CSL_ASRC_GROUP_SRC_CONTROL_3_ATTENUATION_SHIFT          (16u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_ATTENUATION_MASK           (0x00FF0000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_ATTENUATION_RESETVAL       (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_ATTENUATION_MAX            (0x000000ffu)

#define CSL_ASRC_GROUP_SRC_CONTROL_3_DIRECT_DOWN_SAMPLE_SHIFT   (10u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_DIRECT_DOWN_SAMPLE_MASK    (0x00000400u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_DIRECT_DOWN_SAMPLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_DIRECT_DOWN_SAMPLE_MAX     (0x00000001u)

#define CSL_ASRC_GROUP_SRC_CONTROL_3_MUTE_SHIFT                 (9u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_MUTE_MASK                  (0x00000200u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_MUTE_RESETVAL              (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_MUTE_MAX                   (0x00000001u)

#define CSL_ASRC_GROUP_SRC_CONTROL_3_DITHER_ENABLE_SHIFT        (8u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_DITHER_ENABLE_MASK         (0x00000100u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_DITHER_ENABLE_RESETVAL     (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_DITHER_ENABLE_MAX          (0x00000001u)

#define CSL_ASRC_GROUP_SRC_CONTROL_3_OUTPUT_CLOCK_ZONE_SELECT_SHIFT  (3u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_OUTPUT_CLOCK_ZONE_SELECT_MASK  (0x00000038u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_OUTPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_OUTPUT_CLOCK_ZONE_SELECT_MAX  (0x00000007u)

#define CSL_ASRC_GROUP_SRC_CONTROL_3_INPUT_CLOCK_ZONE_SELECT_SHIFT  (0u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_INPUT_CLOCK_ZONE_SELECT_MASK  (0x00000007u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_INPUT_CLOCK_ZONE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_SRC_CONTROL_3_INPUT_CLOCK_ZONE_SELECT_MAX  (0x00000007u)

#define CSL_ASRC_GROUP_SRC_CONTROL_3_RESETVAL                   (0x00000000u)

/* INPUT_CLOCK_GENERATOR_STAMP_LO_0 */

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_0_STAMP_INT_LO_SHIFT  (24u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_0_STAMP_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_0_STAMP_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_0_STAMP_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_0_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_0_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_0_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_0_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_0_RESETVAL      (0x00000000u)

/* INPUT_CLOCK_GENERATOR_STAMP_HI_0 */

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_0_STAMP_INT_HI_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_0_STAMP_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_0_STAMP_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_0_STAMP_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_0_RESETVAL      (0x00000000u)

/* INPUT_CLOCK_GENERATOR_RATE_LO_0 */

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_0_RATE_INT_LO_SHIFT  (24u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_0_RATE_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_0_RATE_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_0_RATE_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_0_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_0_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_0_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_0_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_0_RESETVAL       (0x00000000u)

/* INPUT_CLOCK_GENERATOR_RATE_HI_0 */

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_0_INPUT_CLK_GEN_EN_SHIFT  (31u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_0_INPUT_CLK_GEN_EN_MASK  (0x80000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_0_INPUT_CLK_GEN_EN_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_0_INPUT_CLK_GEN_EN_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_0_RATE_INT_HI_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_0_RATE_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_0_RATE_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_0_RATE_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_0_RESETVAL       (0x00000000u)

/* INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0 */

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_RATE_INT_LO_SHIFT  (24u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_RATE_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_RATE_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_RATE_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_RESETVAL   (0x00000000u)

/* INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0 */

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_OVERRIDE_RATE_SHIFT  (16u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_OVERRIDE_RATE_MASK  (0x00010000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_OVERRIDE_RATE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_OVERRIDE_RATE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RATE_INT_HI_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RATE_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RATE_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RATE_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RESETVAL   (0x00000000u)

/* INPUT_CLOCKZONE_COUNT_0 */

#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_0_INPUT_CLOCK_ZONE_COUNT_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_0_INPUT_CLOCK_ZONE_COUNT_MASK  (0x00FFFFFFu)
#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_0_INPUT_CLOCK_ZONE_COUNT_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_0_INPUT_CLOCK_ZONE_COUNT_MAX  (0x00ffffffu)

#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_0_RESETVAL               (0x00000000u)

/* INPUT_CLOCKZONE_CONTROL_0 */

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_SHIFT  (17u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_MASK  (0x00020000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_LOOP_SETUP_SHIFT     (9u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_LOOP_SETUP_MASK      (0x0001FE00u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_LOOP_SETUP_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_LOOP_SETUP_MAX       (0x000000ffu)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_SETTLE_SHIFT         (8u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_SETTLE_MASK          (0x00000100u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_SETTLE_RESETVAL      (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_SETTLE_MAX           (0x00000001u)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_LOOP_STATE_SHIFT     (4u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_LOOP_STATE_MASK      (0x000000F0u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_LOOP_STATE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_LOOP_STATE_MAX       (0x0000000fu)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK  (0x0000000Fu)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX  (0x0000000fu)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_0_RESETVAL             (0x00000000u)

/* OUTPUT_CLOCK_GENERATOR_STAMP_LO_0 */

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_0_STAMP_INT_LO_SHIFT  (24u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_0_STAMP_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_0_STAMP_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_0_STAMP_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_0_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_0_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_0_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_0_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_0_RESETVAL     (0x00000000u)

/* OUTPUT_CLOCK_GENERATOR_STAMP_HI_0 */

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_0_STAMP_INT_HI_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_0_STAMP_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_0_STAMP_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_0_STAMP_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_0_RESETVAL     (0x00000000u)

/* OUTPUT_CLOCK_GENERATOR_RATE_LO_0 */

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_0_RATE_INT_LO_SHIFT  (24u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_0_RATE_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_0_RATE_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_0_RATE_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_0_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_0_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_0_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_0_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_0_RESETVAL      (0x00000000u)

/* OUTPUT_CLOCK_GENERATOR_RATE_HI_0 */

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_OUTPUT_CLOCK_GEN_EN_SHIFT  (31u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_OUTPUT_CLOCK_GEN_EN_MASK  (0x80000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_OUTPUT_CLOCK_GEN_EN_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_OUTPUT_CLOCK_GEN_EN_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_RATE_INT_HI_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_RATE_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_RATE_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_RATE_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_0_RESETVAL      (0x00000000u)

/* OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0 */

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_RATE_INT_LO_SHIFT  (24u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_RATE_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_RATE_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_RATE_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_0_RESETVAL  (0x00000000u)

/* OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0 */

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_OVERRIDE_RATE_SHIFT  (16u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_OVERRIDE_RATE_MASK  (0x00010000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_OVERRIDE_RATE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_OVERRIDE_RATE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RATE_INT_HI_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RATE_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RATE_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RATE_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_0_RESETVAL  (0x00000000u)

/* OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0 */

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0_STAMP_INT_LO_SHIFT  (24u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0_STAMP_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0_STAMP_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0_STAMP_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_0_RESETVAL  (0x00000000u)

/* OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_0 */

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_0_STAMP_INT_HI_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_0_STAMP_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_0_STAMP_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_0_STAMP_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_0_RESETVAL  (0x00000000u)

/* OUTPUT_CLOCKZONE_COUNT_0 */

#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_0_OUTPUT_CLOCK_ZONE_COUNT_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_0_OUTPUT_CLOCK_ZONE_COUNT_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_0_OUTPUT_CLOCK_ZONE_COUNT_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_0_OUTPUT_CLOCK_ZONE_COUNT_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_0_RESETVAL              (0x00000000u)

/* OUTPUT_CLOCKZONE_CONTROL_0 */

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_SHIFT  (17u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_MASK  (0x00020000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_OVERRIDE_SETTLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_LOOP_SETUP_SHIFT    (9u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_LOOP_SETUP_MASK     (0x0001FE00u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_LOOP_SETUP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_LOOP_SETUP_MAX      (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_SETTLE_SHIFT        (8u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_SETTLE_MASK         (0x00000100u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_SETTLE_RESETVAL     (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_SETTLE_MAX          (0x00000001u)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_LOOP_STATE_SHIFT    (4u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_LOOP_STATE_MASK     (0x000000F0u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_LOOP_STATE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_LOOP_STATE_MAX      (0x0000000fu)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK  (0x0000000Fu)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX  (0x0000000fu)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_0_RESETVAL            (0x00000000u)

/* INPUT_CLOCK_GENERATOR_STAMP_LO_1 */

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_1_STAMP_INT_LO_SHIFT  (24u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_1_STAMP_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_1_STAMP_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_1_STAMP_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_1_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_1_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_1_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_1_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_1_RESETVAL      (0x00000000u)

/* INPUT_CLOCK_GENERATOR_STAMP_HI_1 */

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_1_STAMP_INT_HI_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_1_STAMP_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_1_STAMP_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_1_STAMP_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_1_RESETVAL      (0x00000000u)

/* INPUT_CLOCK_GENERATOR_RATE_LO_1 */

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_1_RATE_INT_LO_SHIFT  (24u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_1_RATE_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_1_RATE_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_1_RATE_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_1_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_1_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_1_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_1_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_1_RESETVAL       (0x00000000u)

/* INPUT_CLOCK_GENERATOR_RATE_HI_1 */

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_1_INPUT_CLK_GEN_EN_SHIFT  (31u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_1_INPUT_CLK_GEN_EN_MASK  (0x80000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_1_INPUT_CLK_GEN_EN_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_1_INPUT_CLK_GEN_EN_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_1_RATE_INT_HI_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_1_RATE_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_1_RATE_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_1_RATE_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_1_RESETVAL       (0x00000000u)

/* INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1 */

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_RATE_INT_LO_SHIFT  (24u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_RATE_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_RATE_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_RATE_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_RESETVAL   (0x00000000u)

/* INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1 */

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_OVERRIDE_RATE_SHIFT  (16u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_OVERRIDE_RATE_MASK  (0x00010000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_OVERRIDE_RATE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_OVERRIDE_RATE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RATE_INT_HI_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RATE_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RATE_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RATE_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RESETVAL   (0x00000000u)

/* INPUT_CLOCKZONE_COUNT_1 */

#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_1_INPUT_CLOCK_ZONE_COUNT_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_1_INPUT_CLOCK_ZONE_COUNT_MASK  (0x00FFFFFFu)
#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_1_INPUT_CLOCK_ZONE_COUNT_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_1_INPUT_CLOCK_ZONE_COUNT_MAX  (0x00ffffffu)

#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_1_RESETVAL               (0x00000000u)

/* INPUT_CLOCKZONE_CONTROL_1 */

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_SHIFT  (17u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_MASK  (0x00020000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_LOOP_SETUP_SHIFT     (9u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_LOOP_SETUP_MASK      (0x0001FE00u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_LOOP_SETUP_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_LOOP_SETUP_MAX       (0x000000ffu)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_SETTLE_SHIFT         (8u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_SETTLE_MASK          (0x00000100u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_SETTLE_RESETVAL      (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_SETTLE_MAX           (0x00000001u)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_LOOP_STATE_SHIFT     (4u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_LOOP_STATE_MASK      (0x000000F0u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_LOOP_STATE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_LOOP_STATE_MAX       (0x0000000fu)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK  (0x0000000Fu)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX  (0x0000000fu)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_1_RESETVAL             (0x00000000u)

/* OUTPUT_CLOCK_GENERATOR_STAMP_LO_1 */

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_1_STAMP_INT_LO_SHIFT  (24u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_1_STAMP_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_1_STAMP_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_1_STAMP_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_1_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_1_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_1_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_1_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_1_RESETVAL     (0x00000000u)

/* OUTPUT_CLOCK_GENERATOR_STAMP_HI_1 */

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_1_STAMP_INT_HI_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_1_STAMP_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_1_STAMP_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_1_STAMP_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_1_RESETVAL     (0x00000000u)

/* OUTPUT_CLOCK_GENERATOR_RATE_LO_1 */

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_1_RATE_INT_LO_SHIFT  (24u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_1_RATE_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_1_RATE_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_1_RATE_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_1_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_1_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_1_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_1_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_1_RESETVAL      (0x00000000u)

/* OUTPUT_CLOCK_GENERATOR_RATE_HI_1 */

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_OUTPUT_CLOCK_GEN_EN_SHIFT  (31u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_OUTPUT_CLOCK_GEN_EN_MASK  (0x80000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_OUTPUT_CLOCK_GEN_EN_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_OUTPUT_CLOCK_GEN_EN_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_RATE_INT_HI_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_RATE_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_RATE_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_RATE_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_1_RESETVAL      (0x00000000u)

/* OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1 */

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_RATE_INT_LO_SHIFT  (24u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_RATE_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_RATE_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_RATE_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_1_RESETVAL  (0x00000000u)

/* OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1 */

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_OVERRIDE_RATE_SHIFT  (16u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_OVERRIDE_RATE_MASK  (0x00010000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_OVERRIDE_RATE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_OVERRIDE_RATE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RATE_INT_HI_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RATE_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RATE_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RATE_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_1_RESETVAL  (0x00000000u)

/* OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1 */

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1_STAMP_INT_LO_SHIFT  (24u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1_STAMP_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1_STAMP_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1_STAMP_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_1_RESETVAL  (0x00000000u)

/* OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_1 */

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_1_STAMP_INT_HI_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_1_STAMP_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_1_STAMP_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_1_STAMP_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_1_RESETVAL  (0x00000000u)

/* OUTPUT_CLOCKZONE_COUNT_1 */

#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_1_OUTPUT_CLOCK_ZONE_COUNT_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_1_OUTPUT_CLOCK_ZONE_COUNT_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_1_OUTPUT_CLOCK_ZONE_COUNT_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_1_OUTPUT_CLOCK_ZONE_COUNT_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_1_RESETVAL              (0x00000000u)

/* OUTPUT_CLOCKZONE_CONTROL_1 */

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_SHIFT  (17u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_MASK  (0x00020000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_OVERRIDE_SETTLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_LOOP_SETUP_SHIFT    (9u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_LOOP_SETUP_MASK     (0x0001FE00u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_LOOP_SETUP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_LOOP_SETUP_MAX      (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_SETTLE_SHIFT        (8u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_SETTLE_MASK         (0x00000100u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_SETTLE_RESETVAL     (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_SETTLE_MAX          (0x00000001u)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_LOOP_STATE_SHIFT    (4u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_LOOP_STATE_MASK     (0x000000F0u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_LOOP_STATE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_LOOP_STATE_MAX      (0x0000000fu)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK  (0x0000000Fu)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX  (0x0000000fu)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_1_RESETVAL            (0x00000000u)

/* INPUT_CLOCK_GENERATOR_STAMP_LO_2 */

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_2_STAMP_INT_LO_SHIFT  (24u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_2_STAMP_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_2_STAMP_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_2_STAMP_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_2_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_2_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_2_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_2_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_2_RESETVAL      (0x00000000u)

/* INPUT_CLOCK_GENERATOR_STAMP_HI_2 */

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_2_STAMP_INT_HI_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_2_STAMP_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_2_STAMP_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_2_STAMP_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_2_RESETVAL      (0x00000000u)

/* INPUT_CLOCK_GENERATOR_RATE_LO_2 */

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_2_RATE_INT_LO_SHIFT  (24u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_2_RATE_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_2_RATE_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_2_RATE_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_2_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_2_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_2_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_2_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_2_RESETVAL       (0x00000000u)

/* INPUT_CLOCK_GENERATOR_RATE_HI_2 */

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_2_INPUT_CLK_GEN_EN_SHIFT  (31u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_2_INPUT_CLK_GEN_EN_MASK  (0x80000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_2_INPUT_CLK_GEN_EN_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_2_INPUT_CLK_GEN_EN_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_2_RATE_INT_HI_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_2_RATE_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_2_RATE_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_2_RATE_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_2_RESETVAL       (0x00000000u)

/* INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2 */

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_RATE_INT_LO_SHIFT  (24u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_RATE_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_RATE_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_RATE_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_RESETVAL   (0x00000000u)

/* INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2 */

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_OVERRIDE_RATE_SHIFT  (16u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_OVERRIDE_RATE_MASK  (0x00010000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_OVERRIDE_RATE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_OVERRIDE_RATE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RATE_INT_HI_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RATE_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RATE_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RATE_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RESETVAL   (0x00000000u)

/* INPUT_CLOCKZONE_COUNT_2 */

#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_2_INPUT_CLOCK_ZONE_COUNT_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_2_INPUT_CLOCK_ZONE_COUNT_MASK  (0x00FFFFFFu)
#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_2_INPUT_CLOCK_ZONE_COUNT_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_2_INPUT_CLOCK_ZONE_COUNT_MAX  (0x00ffffffu)

#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_2_RESETVAL               (0x00000000u)

/* INPUT_CLOCKZONE_CONTROL_2 */

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_SHIFT  (17u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_MASK  (0x00020000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_LOOP_SETUP_SHIFT     (9u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_LOOP_SETUP_MASK      (0x0001FE00u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_LOOP_SETUP_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_LOOP_SETUP_MAX       (0x000000ffu)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_SETTLE_SHIFT         (8u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_SETTLE_MASK          (0x00000100u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_SETTLE_RESETVAL      (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_SETTLE_MAX           (0x00000001u)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_LOOP_STATE_SHIFT     (4u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_LOOP_STATE_MASK      (0x000000F0u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_LOOP_STATE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_LOOP_STATE_MAX       (0x0000000fu)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK  (0x0000000Fu)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX  (0x0000000fu)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_2_RESETVAL             (0x00000000u)

/* OUTPUT_CLOCK_GENERATOR_STAMP_LO_2 */

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_2_STAMP_INT_LO_SHIFT  (24u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_2_STAMP_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_2_STAMP_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_2_STAMP_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_2_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_2_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_2_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_2_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_2_RESETVAL     (0x00000000u)

/* OUTPUT_CLOCK_GENERATOR_STAMP_HI_2 */

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_2_STAMP_INT_HI_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_2_STAMP_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_2_STAMP_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_2_STAMP_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_2_RESETVAL     (0x00000000u)

/* OUTPUT_CLOCK_GENERATOR_RATE_LO_2 */

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_2_RATE_INT_LO_SHIFT  (24u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_2_RATE_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_2_RATE_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_2_RATE_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_2_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_2_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_2_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_2_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_2_RESETVAL      (0x00000000u)

/* OUTPUT_CLOCK_GENERATOR_RATE_HI_2 */

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_OUTPUT_CLOCK_GEN_EN_SHIFT  (31u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_OUTPUT_CLOCK_GEN_EN_MASK  (0x80000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_OUTPUT_CLOCK_GEN_EN_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_OUTPUT_CLOCK_GEN_EN_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_RATE_INT_HI_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_RATE_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_RATE_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_RATE_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_2_RESETVAL      (0x00000000u)

/* OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2 */

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_RATE_INT_LO_SHIFT  (24u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_RATE_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_RATE_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_RATE_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_2_RESETVAL  (0x00000000u)

/* OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2 */

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_OVERRIDE_RATE_SHIFT  (16u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_OVERRIDE_RATE_MASK  (0x00010000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_OVERRIDE_RATE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_OVERRIDE_RATE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RATE_INT_HI_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RATE_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RATE_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RATE_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_2_RESETVAL  (0x00000000u)

/* OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2 */

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2_STAMP_INT_LO_SHIFT  (24u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2_STAMP_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2_STAMP_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2_STAMP_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_2_RESETVAL  (0x00000000u)

/* OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_2 */

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_2_STAMP_INT_HI_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_2_STAMP_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_2_STAMP_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_2_STAMP_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_2_RESETVAL  (0x00000000u)

/* OUTPUT_CLOCKZONE_COUNT_2 */

#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_2_OUTPUT_CLOCK_ZONE_COUNT_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_2_OUTPUT_CLOCK_ZONE_COUNT_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_2_OUTPUT_CLOCK_ZONE_COUNT_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_2_OUTPUT_CLOCK_ZONE_COUNT_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_2_RESETVAL              (0x00000000u)

/* OUTPUT_CLOCKZONE_CONTROL_2 */

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_SHIFT  (17u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_MASK  (0x00020000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_OVERRIDE_SETTLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_LOOP_SETUP_SHIFT    (9u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_LOOP_SETUP_MASK     (0x0001FE00u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_LOOP_SETUP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_LOOP_SETUP_MAX      (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_SETTLE_SHIFT        (8u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_SETTLE_MASK         (0x00000100u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_SETTLE_RESETVAL     (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_SETTLE_MAX          (0x00000001u)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_LOOP_STATE_SHIFT    (4u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_LOOP_STATE_MASK     (0x000000F0u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_LOOP_STATE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_LOOP_STATE_MAX      (0x0000000fu)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK  (0x0000000Fu)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX  (0x0000000fu)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_2_RESETVAL            (0x00000000u)

/* INPUT_CLOCK_GENERATOR_STAMP_LO_3 */

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_3_STAMP_INT_LO_SHIFT  (24u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_3_STAMP_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_3_STAMP_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_3_STAMP_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_3_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_3_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_3_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_3_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_LO_3_RESETVAL      (0x00000000u)

/* INPUT_CLOCK_GENERATOR_STAMP_HI_3 */

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_3_STAMP_INT_HI_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_3_STAMP_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_3_STAMP_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_3_STAMP_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_STAMP_HI_3_RESETVAL      (0x00000000u)

/* INPUT_CLOCK_GENERATOR_RATE_LO_3 */

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_3_RATE_INT_LO_SHIFT  (24u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_3_RATE_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_3_RATE_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_3_RATE_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_3_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_3_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_3_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_3_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_LO_3_RESETVAL       (0x00000000u)

/* INPUT_CLOCK_GENERATOR_RATE_HI_3 */

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_3_INPUT_CLK_GEN_EN_SHIFT  (31u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_3_INPUT_CLK_GEN_EN_MASK  (0x80000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_3_INPUT_CLK_GEN_EN_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_3_INPUT_CLK_GEN_EN_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_3_RATE_INT_HI_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_3_RATE_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_3_RATE_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_3_RATE_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_INPUT_CLOCK_GENERATOR_RATE_HI_3_RESETVAL       (0x00000000u)

/* INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3 */

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_RATE_INT_LO_SHIFT  (24u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_RATE_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_RATE_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_RATE_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_RESETVAL   (0x00000000u)

/* INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3 */

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_OVERRIDE_RATE_SHIFT  (16u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_OVERRIDE_RATE_MASK  (0x00010000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_OVERRIDE_RATE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_OVERRIDE_RATE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RATE_INT_HI_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RATE_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RATE_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RATE_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RESETVAL   (0x00000000u)

/* INPUT_CLOCKZONE_COUNT_3 */

#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_3_INPUT_CLOCK_ZONE_COUNT_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_3_INPUT_CLOCK_ZONE_COUNT_MASK  (0x00FFFFFFu)
#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_3_INPUT_CLOCK_ZONE_COUNT_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_3_INPUT_CLOCK_ZONE_COUNT_MAX  (0x00ffffffu)

#define CSL_ASRC_INPUT_CLOCKZONE_COUNT_3_RESETVAL               (0x00000000u)

/* INPUT_CLOCKZONE_CONTROL_3 */

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_SHIFT  (17u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_MASK  (0x00020000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_MAX  (0x00000001u)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_LOOP_SETUP_SHIFT     (9u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_LOOP_SETUP_MASK      (0x0001FE00u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_LOOP_SETUP_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_LOOP_SETUP_MAX       (0x000000ffu)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_SETTLE_SHIFT         (8u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_SETTLE_MASK          (0x00000100u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_SETTLE_RESETVAL      (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_SETTLE_MAX           (0x00000001u)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_LOOP_STATE_SHIFT     (4u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_LOOP_STATE_MASK      (0x000000F0u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_LOOP_STATE_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_LOOP_STATE_MAX       (0x0000000fu)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK  (0x0000000Fu)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX  (0x0000000fu)

#define CSL_ASRC_INPUT_CLOCKZONE_CONTROL_3_RESETVAL             (0x00000000u)

/* OUTPUT_CLOCK_GENERATOR_STAMP_LO_3 */

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_3_STAMP_INT_LO_SHIFT  (24u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_3_STAMP_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_3_STAMP_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_3_STAMP_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_3_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_3_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_3_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_3_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_LO_3_RESETVAL     (0x00000000u)

/* OUTPUT_CLOCK_GENERATOR_STAMP_HI_3 */

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_3_STAMP_INT_HI_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_3_STAMP_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_3_STAMP_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_3_STAMP_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_STAMP_HI_3_RESETVAL     (0x00000000u)

/* OUTPUT_CLOCK_GENERATOR_RATE_LO_3 */

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_3_RATE_INT_LO_SHIFT  (24u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_3_RATE_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_3_RATE_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_3_RATE_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_3_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_3_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_3_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_3_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_LO_3_RESETVAL      (0x00000000u)

/* OUTPUT_CLOCK_GENERATOR_RATE_HI_3 */

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_OUTPUT_CLOCK_GEN_EN_SHIFT  (31u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_OUTPUT_CLOCK_GEN_EN_MASK  (0x80000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_OUTPUT_CLOCK_GEN_EN_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_OUTPUT_CLOCK_GEN_EN_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_RATE_INT_HI_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_RATE_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_RATE_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_RATE_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_OUTPUT_CLOCK_GENERATOR_RATE_HI_3_RESETVAL      (0x00000000u)

/* OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3 */

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_RATE_INT_LO_SHIFT  (24u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_RATE_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_RATE_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_RATE_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO_3_RESETVAL  (0x00000000u)

/* OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3 */

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_OVERRIDE_RATE_SHIFT  (16u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_OVERRIDE_RATE_MASK  (0x00010000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_OVERRIDE_RATE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_OVERRIDE_RATE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RATE_INT_HI_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RATE_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RATE_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RATE_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI_3_RESETVAL  (0x00000000u)

/* OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3 */

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3_STAMP_INT_LO_SHIFT  (24u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3_STAMP_INT_LO_MASK  (0xFF000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3_STAMP_INT_LO_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3_STAMP_INT_LO_MAX  (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3_FRACTIONAL_STAMP_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3_FRACTIONAL_STAMP_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3_FRACTIONAL_STAMP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3_FRACTIONAL_STAMP_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_LO_3_RESETVAL  (0x00000000u)

/* OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_3 */

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_3_STAMP_INT_HI_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_3_STAMP_INT_HI_MASK  (0x0000FFFFu)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_3_STAMP_INT_HI_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_3_STAMP_INT_HI_MAX  (0x0000ffffu)

#define CSL_ASRC_OUTPUT_CLOCK_RECOVERY_LOOP_STAMP_HI_3_RESETVAL  (0x00000000u)

/* OUTPUT_CLOCKZONE_COUNT_3 */

#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_3_OUTPUT_CLOCK_ZONE_COUNT_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_3_OUTPUT_CLOCK_ZONE_COUNT_MASK  (0x00FFFFFFu)
#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_3_OUTPUT_CLOCK_ZONE_COUNT_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_3_OUTPUT_CLOCK_ZONE_COUNT_MAX  (0x00ffffffu)

#define CSL_ASRC_OUTPUT_CLOCKZONE_COUNT_3_RESETVAL              (0x00000000u)

/* OUTPUT_CLOCKZONE_CONTROL_3 */

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_SHIFT  (17u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_MASK  (0x00020000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_OVERRIDE_SETTLE_MAX  (0x00000001u)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_LOOP_SETUP_SHIFT    (9u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_LOOP_SETUP_MASK     (0x0001FE00u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_LOOP_SETUP_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_LOOP_SETUP_MAX      (0x000000ffu)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_SETTLE_SHIFT        (8u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_SETTLE_MASK         (0x00000100u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_SETTLE_RESETVAL     (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_SETTLE_MAX          (0x00000001u)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_LOOP_STATE_SHIFT    (4u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_LOOP_STATE_MASK     (0x000000F0u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_LOOP_STATE_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_LOOP_STATE_MAX      (0x0000000fu)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK  (0x0000000Fu)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_RESETVAL  (0x00000000u)
#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX  (0x0000000fu)

#define CSL_ASRC_OUTPUT_CLOCKZONE_CONTROL_3_RESETVAL            (0x00000000u)

/* INPUT_CLOCK_ZONE_DIVIDER */

#define CSL_ASRC_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_SHIFT  (16u)
#define CSL_ASRC_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_MASK  (0x3FFF0000u)
#define CSL_ASRC_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_RESETVAL  (0x00000001u)
#define CSL_ASRC_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_MAX  (0x00003fffu)

#define CSL_ASRC_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_SHIFT  (0u)
#define CSL_ASRC_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_MASK  (0x00003FFFu)
#define CSL_ASRC_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_RESETVAL  (0x00000001u)
#define CSL_ASRC_INPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_MAX  (0x00003fffu)

#define CSL_ASRC_INPUT_CLOCK_ZONE_DIVIDER_RESETVAL              (0x00010001u)

/* OUTPUT_CLOCK_ZONE_DIVIDER */

#define CSL_ASRC_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_SHIFT  (16u)
#define CSL_ASRC_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_MASK  (0x3FFF0000u)
#define CSL_ASRC_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_RESETVAL  (0x00000001u)
#define CSL_ASRC_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE1_DIVIDE_MAX  (0x00003fffu)

#define CSL_ASRC_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_SHIFT  (0u)
#define CSL_ASRC_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_MASK  (0x00003FFFu)
#define CSL_ASRC_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_RESETVAL  (0x00000001u)
#define CSL_ASRC_OUTPUT_CLOCK_ZONE_DIVIDER_CLOCK_ZONE0_DIVIDE_MAX  (0x00003fffu)

#define CSL_ASRC_OUTPUT_CLOCK_ZONE_DIVIDER_RESETVAL             (0x00010001u)

/* GROUP_INPUT_FIFO_DATA_L0 */

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L0_IN_DATA0_SHIFT        (0u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L0_IN_DATA0_MASK         (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L0_IN_DATA0_RESETVAL     (0x00000000u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L0_IN_DATA0_MAX          (0xffffffffu)

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L0_RESETVAL              (0x00000000u)

/* GROUP_INPUT_FIFO_DATA_R0 */

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R0_IN_DATA1_SHIFT        (0u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R0_IN_DATA1_MASK         (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R0_IN_DATA1_RESETVAL     (0x00000000u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R0_IN_DATA1_MAX          (0xffffffffu)

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R0_RESETVAL              (0x00000000u)

/* GROUP_INPUT_FIFO_DATA_L1 */

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L1_IN_DATA2_SHIFT        (0u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L1_IN_DATA2_MASK         (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L1_IN_DATA2_RESETVAL     (0x00000000u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L1_IN_DATA2_MAX          (0xffffffffu)

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L1_RESETVAL              (0x00000000u)

/* GROUP_INPUT_FIFO_DATA_R1 */

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R1_IN_DATA3_SHIFT        (0u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R1_IN_DATA3_MASK         (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R1_IN_DATA3_RESETVAL     (0x00000000u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R1_IN_DATA3_MAX          (0xffffffffu)

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R1_RESETVAL              (0x00000000u)

/* GROUP_INPUT_FIFO_DATA_L2 */

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L2_IN_DATA4_SHIFT        (0u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L2_IN_DATA4_MASK         (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L2_IN_DATA4_RESETVAL     (0x00000000u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L2_IN_DATA4_MAX          (0xffffffffu)

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L2_RESETVAL              (0x00000000u)

/* GROUP_INPUT_FIFO_DATA_R2 */

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R2_IN_DATA5_SHIFT        (0u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R2_IN_DATA5_MASK         (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R2_IN_DATA5_RESETVAL     (0x00000000u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R2_IN_DATA5_MAX          (0xffffffffu)

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R2_RESETVAL              (0x00000000u)

/* GROUP_INPUT_FIFO_DATA_L3 */

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L3_IN_DATA6_SHIFT        (0u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L3_IN_DATA6_MASK         (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L3_IN_DATA6_RESETVAL     (0x00000000u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L3_IN_DATA6_MAX          (0xffffffffu)

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L3_RESETVAL              (0x00000000u)

/* GROUP_INPUT_FIFO_DATA_R3 */

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R3_IN_DATA7_SHIFT        (0u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R3_IN_DATA7_MASK         (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R3_IN_DATA7_RESETVAL     (0x00000000u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R3_IN_DATA7_MAX          (0xffffffffu)

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R3_RESETVAL              (0x00000000u)

/* GROUP_INPUT_FIFO_DATA_L4 */

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L4_IN_DATA8_SHIFT        (0u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L4_IN_DATA8_MASK         (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L4_IN_DATA8_RESETVAL     (0x00000000u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L4_IN_DATA8_MAX          (0xffffffffu)

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L4_RESETVAL              (0x00000000u)

/* GROUP_INPUT_FIFO_DATA_R4 */

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R4_IN_DATA9_SHIFT        (0u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R4_IN_DATA9_MASK         (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R4_IN_DATA9_RESETVAL     (0x00000000u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R4_IN_DATA9_MAX          (0xffffffffu)

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R4_RESETVAL              (0x00000000u)

/* GROUP_INPUT_FIFO_DATA_L5 */

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L5_IN_DATA10_SHIFT       (0u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L5_IN_DATA10_MASK        (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L5_IN_DATA10_RESETVAL    (0x00000000u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L5_IN_DATA10_MAX         (0xffffffffu)

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L5_RESETVAL              (0x00000000u)

/* GROUP_INPUT_FIFO_DATA_R5 */

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R5_IN_DATA11_SHIFT       (0u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R5_IN_DATA11_MASK        (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R5_IN_DATA11_RESETVAL    (0x00000000u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R5_IN_DATA11_MAX         (0xffffffffu)

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R5_RESETVAL              (0x00000000u)

/* GROUP_INPUT_FIFO_DATA_L6 */

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L6_IN_DATA12_SHIFT       (0u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L6_IN_DATA12_MASK        (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L6_IN_DATA12_RESETVAL    (0x00000000u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L6_IN_DATA12_MAX         (0xffffffffu)

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L6_RESETVAL              (0x00000000u)

/* GROUP_INPUT_FIFO_DATA_R6 */

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R6_IN_DATA13_SHIFT       (0u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R6_IN_DATA13_MASK        (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R6_IN_DATA13_RESETVAL    (0x00000000u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R6_IN_DATA13_MAX         (0xffffffffu)

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R6_RESETVAL              (0x00000000u)

/* GROUP_INPUT_FIFO_DATA_L7 */

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L7_IN_DATA14_SHIFT       (0u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L7_IN_DATA14_MASK        (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L7_IN_DATA14_RESETVAL    (0x00000000u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L7_IN_DATA14_MAX         (0xffffffffu)

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_L7_RESETVAL              (0x00000000u)

/* GROUP_INPUT_FIFO_DATA_R7 */

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R7_IN_DATA15_SHIFT       (0u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R7_IN_DATA15_MASK        (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R7_IN_DATA15_RESETVAL    (0x00000000u)
#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R7_IN_DATA15_MAX         (0xffffffffu)

#define CSL_ASRC_GROUP_INPUT_FIFO_DATA_R7_RESETVAL              (0x00000000u)

/* GROUP_OUTPUT_FIFO_DATA_L0 */

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L0_OUT_DATA0_SHIFT      (0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L0_OUT_DATA0_MASK       (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L0_OUT_DATA0_RESETVAL   (0x00000000u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L0_OUT_DATA0_MAX        (0xffffffffu)

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L0_RESETVAL             (0x00000000u)

/* GROUP_OUTPUT_FIFO_DATA_R0 */

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R0_OUT_DATA1_SHIFT      (0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R0_OUT_DATA1_MASK       (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R0_OUT_DATA1_RESETVAL   (0x00000000u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R0_OUT_DATA1_MAX        (0xffffffffu)

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R0_RESETVAL             (0x00000000u)

/* GROUP_OUTPUT_FIFO_DATA_L1 */

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L1_OUT_DATA2_SHIFT      (0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L1_OUT_DATA2_MASK       (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L1_OUT_DATA2_RESETVAL   (0x00000000u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L1_OUT_DATA2_MAX        (0xffffffffu)

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L1_RESETVAL             (0x00000000u)

/* GROUP_OUTPUT_FIFO_DATA_R1 */

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R1_OUT_DATA3_SHIFT      (0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R1_OUT_DATA3_MASK       (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R1_OUT_DATA3_RESETVAL   (0x00000000u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R1_OUT_DATA3_MAX        (0xffffffffu)

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R1_RESETVAL             (0x00000000u)

/* GROUP_OUTPUT_FIFO_DATA_L2 */

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L2_OUT_DATA4_SHIFT      (0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L2_OUT_DATA4_MASK       (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L2_OUT_DATA4_RESETVAL   (0x00000000u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L2_OUT_DATA4_MAX        (0xffffffffu)

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L2_RESETVAL             (0x00000000u)

/* GROUP_OUTPUT_FIFO_DATA_R2 */

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R2_OUT_DATA5_SHIFT      (0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R2_OUT_DATA5_MASK       (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R2_OUT_DATA5_RESETVAL   (0x00000000u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R2_OUT_DATA5_MAX        (0xffffffffu)

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R2_RESETVAL             (0x00000000u)

/* GROUP_OUTPUT_FIFO_DATA_L3 */

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L3_OUT_DATA6_SHIFT      (0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L3_OUT_DATA6_MASK       (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L3_OUT_DATA6_RESETVAL   (0x00000000u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L3_OUT_DATA6_MAX        (0xffffffffu)

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L3_RESETVAL             (0x00000000u)

/* GROUP_OUTPUT_FIFO_DATA_R3 */

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R3_OUT_DATA7_SHIFT      (0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R3_OUT_DATA7_MASK       (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R3_OUT_DATA7_RESETVAL   (0x00000000u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R3_OUT_DATA7_MAX        (0xffffffffu)

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R3_RESETVAL             (0x00000000u)

/* GROUP_OUTPUT_FIFO_DATA_L4 */

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L4_OUT_DATA8_SHIFT      (0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L4_OUT_DATA8_MASK       (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L4_OUT_DATA8_RESETVAL   (0x00000000u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L4_OUT_DATA8_MAX        (0xffffffffu)

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L4_RESETVAL             (0x00000000u)

/* GROUP_OUTPUT_FIFO_DATA_R4 */

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R4_OUT_DATA9_SHIFT      (0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R4_OUT_DATA9_MASK       (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R4_OUT_DATA9_RESETVAL   (0x00000000u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R4_OUT_DATA9_MAX        (0xffffffffu)

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R4_RESETVAL             (0x00000000u)

/* GROUP_OUTPUT_FIFO_DATA_L5 */

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L5_OUT_DATA10_SHIFT     (0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L5_OUT_DATA10_MASK      (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L5_OUT_DATA10_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L5_OUT_DATA10_MAX       (0xffffffffu)

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L5_RESETVAL             (0x00000000u)

/* GROUP_OUTPUT_FIFO_DATA_R5 */

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R5_OUT_DATA11_SHIFT     (0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R5_OUT_DATA11_MASK      (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R5_OUT_DATA11_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R5_OUT_DATA11_MAX       (0xffffffffu)

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R5_RESETVAL             (0x00000000u)

/* GROUP_OUTPUT_FIFO_DATA_L6 */

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L6_OUT_DATA12_SHIFT     (0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L6_OUT_DATA12_MASK      (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L6_OUT_DATA12_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L6_OUT_DATA12_MAX       (0xffffffffu)

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L6_RESETVAL             (0x00000000u)

/* GROUP_OUTPUT_FIFO_DATA_R6 */

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R6_OUT_DATA13_SHIFT     (0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R6_OUT_DATA13_MASK      (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R6_OUT_DATA13_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R6_OUT_DATA13_MAX       (0xffffffffu)

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R6_RESETVAL             (0x00000000u)

/* GROUP_OUTPUT_FIFO_DATA_L7 */

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L7_OUT_DATA14_SHIFT     (0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L7_OUT_DATA14_MASK      (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L7_OUT_DATA14_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L7_OUT_DATA14_MAX       (0xffffffffu)

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_L7_RESETVAL             (0x00000000u)

/* GROUP_OUTPUT_FIFO_DATA_R7 */

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R7_OUT_DATA15_SHIFT     (0u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R7_OUT_DATA15_MASK      (0xFFFFFFFFu)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R7_OUT_DATA15_RESETVAL  (0x00000000u)
#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R7_OUT_DATA15_MAX       (0xffffffffu)

#define CSL_ASRC_GROUP_OUTPUT_FIFO_DATA_R7_RESETVAL             (0x00000000u)

/* STREAM_INPUT_FIFO_DATA_L0 */

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L0_IN_DATA0_SHIFT       (0u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L0_IN_DATA0_MASK        (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L0_IN_DATA0_RESETVAL    (0x00000000u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L0_IN_DATA0_MAX         (0xffffffffu)

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L0_RESETVAL             (0x00000000u)

/* STREAM_INPUT_FIFO_DATA_R0 */

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R0_IN_DATA1_SHIFT       (0u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R0_IN_DATA1_MASK        (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R0_IN_DATA1_RESETVAL    (0x00000000u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R0_IN_DATA1_MAX         (0xffffffffu)

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R0_RESETVAL             (0x00000000u)

/* STREAM_INPUT_FIFO_DATA_L1 */

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L1_IN_DATA2_SHIFT       (0u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L1_IN_DATA2_MASK        (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L1_IN_DATA2_RESETVAL    (0x00000000u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L1_IN_DATA2_MAX         (0xffffffffu)

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L1_RESETVAL             (0x00000000u)

/* STREAM_INPUT_FIFO_DATA_R1 */

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R1_IN_DATA3_SHIFT       (0u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R1_IN_DATA3_MASK        (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R1_IN_DATA3_RESETVAL    (0x00000000u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R1_IN_DATA3_MAX         (0xffffffffu)

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R1_RESETVAL             (0x00000000u)

/* STREAM_INPUT_FIFO_DATA_L2 */

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L2_IN_DATA4_SHIFT       (0u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L2_IN_DATA4_MASK        (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L2_IN_DATA4_RESETVAL    (0x00000000u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L2_IN_DATA4_MAX         (0xffffffffu)

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L2_RESETVAL             (0x00000000u)

/* STREAM_INPUT_FIFO_DATA_R2 */

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R2_IN_DATA5_SHIFT       (0u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R2_IN_DATA5_MASK        (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R2_IN_DATA5_RESETVAL    (0x00000000u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R2_IN_DATA5_MAX         (0xffffffffu)

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R2_RESETVAL             (0x00000000u)

/* STREAM_INPUT_FIFO_DATA_L3 */

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L3_IN_DATA6_SHIFT       (0u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L3_IN_DATA6_MASK        (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L3_IN_DATA6_RESETVAL    (0x00000000u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L3_IN_DATA6_MAX         (0xffffffffu)

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L3_RESETVAL             (0x00000000u)

/* STREAM_INPUT_FIFO_DATA_R3 */

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R3_IN_DATA7_SHIFT       (0u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R3_IN_DATA7_MASK        (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R3_IN_DATA7_RESETVAL    (0x00000000u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R3_IN_DATA7_MAX         (0xffffffffu)

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R3_RESETVAL             (0x00000000u)

/* STREAM_INPUT_FIFO_DATA_L4 */

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L4_IN_DATA8_SHIFT       (0u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L4_IN_DATA8_MASK        (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L4_IN_DATA8_RESETVAL    (0x00000000u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L4_IN_DATA8_MAX         (0xffffffffu)

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L4_RESETVAL             (0x00000000u)

/* STREAM_INPUT_FIFO_DATA_R4 */

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R4_IN_DATA9_SHIFT       (0u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R4_IN_DATA9_MASK        (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R4_IN_DATA9_RESETVAL    (0x00000000u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R4_IN_DATA9_MAX         (0xffffffffu)

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R4_RESETVAL             (0x00000000u)

/* STREAM_INPUT_FIFO_DATA_L5 */

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L5_IN_DATA10_SHIFT      (0u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L5_IN_DATA10_MASK       (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L5_IN_DATA10_RESETVAL   (0x00000000u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L5_IN_DATA10_MAX        (0xffffffffu)

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L5_RESETVAL             (0x00000000u)

/* STREAM_INPUT_FIFO_DATA_R5 */

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R5_IN_DATA11_SHIFT      (0u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R5_IN_DATA11_MASK       (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R5_IN_DATA11_RESETVAL   (0x00000000u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R5_IN_DATA11_MAX        (0xffffffffu)

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R5_RESETVAL             (0x00000000u)

/* STREAM_INPUT_FIFO_DATA_L6 */

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L6_IN_DATA12_SHIFT      (0u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L6_IN_DATA12_MASK       (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L6_IN_DATA12_RESETVAL   (0x00000000u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L6_IN_DATA12_MAX        (0xffffffffu)

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L6_RESETVAL             (0x00000000u)

/* STREAM_INPUT_FIFO_DATA_R6 */

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R6_IN_DATA13_SHIFT      (0u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R6_IN_DATA13_MASK       (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R6_IN_DATA13_RESETVAL   (0x00000000u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R6_IN_DATA13_MAX        (0xffffffffu)

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R6_RESETVAL             (0x00000000u)

/* STREAM_INPUT_FIFO_DATA_L7 */

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L7_IN_DATA14_SHIFT      (0u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L7_IN_DATA14_MASK       (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L7_IN_DATA14_RESETVAL   (0x00000000u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L7_IN_DATA14_MAX        (0xffffffffu)

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_L7_RESETVAL             (0x00000000u)

/* STREAM_INPUT_FIFO_DATA_R7 */

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R7_IN_DATA15_SHIFT      (0u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R7_IN_DATA15_MASK       (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R7_IN_DATA15_RESETVAL   (0x00000000u)
#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R7_IN_DATA15_MAX        (0xffffffffu)

#define CSL_ASRC_STREAM_INPUT_FIFO_DATA_R7_RESETVAL             (0x00000000u)

/* STREAM_OUTPUT_FIFO_DATA_L0 */

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L0_OUT_DATA0_SHIFT     (0u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L0_OUT_DATA0_MASK      (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L0_OUT_DATA0_RESETVAL  (0x00000000u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L0_OUT_DATA0_MAX       (0xffffffffu)

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L0_RESETVAL            (0x00000000u)

/* STREAM_OUTPUT_FIFO_DATA_R0 */

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R0_OUT_DATA1_SHIFT     (0u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R0_OUT_DATA1_MASK      (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R0_OUT_DATA1_RESETVAL  (0x00000000u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R0_OUT_DATA1_MAX       (0xffffffffu)

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R0_RESETVAL            (0x00000000u)

/* STREAM_OUTPUT_FIFO_DATA_L1 */

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L1_OUT_DATA2_SHIFT     (0u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L1_OUT_DATA2_MASK      (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L1_OUT_DATA2_RESETVAL  (0x00000000u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L1_OUT_DATA2_MAX       (0xffffffffu)

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L1_RESETVAL            (0x00000000u)

/* STREAM_OUTPUT_FIFO_DATA_R1 */

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R1_OUT_DATA3_SHIFT     (0u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R1_OUT_DATA3_MASK      (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R1_OUT_DATA3_RESETVAL  (0x00000000u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R1_OUT_DATA3_MAX       (0xffffffffu)

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R1_RESETVAL            (0x00000000u)

/* STREAM_OUTPUT_FIFO_DATA_L2 */

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L2_OUT_DATA4_SHIFT     (0u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L2_OUT_DATA4_MASK      (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L2_OUT_DATA4_RESETVAL  (0x00000000u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L2_OUT_DATA4_MAX       (0xffffffffu)

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L2_RESETVAL            (0x00000000u)

/* STREAM_OUTPUT_FIFO_DATA_R2 */

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R2_OUT_DATA5_SHIFT     (0u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R2_OUT_DATA5_MASK      (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R2_OUT_DATA5_RESETVAL  (0x00000000u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R2_OUT_DATA5_MAX       (0xffffffffu)

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R2_RESETVAL            (0x00000000u)

/* STREAM_OUTPUT_FIFO_DATA_L3 */

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L3_OUT_DATA6_SHIFT     (0u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L3_OUT_DATA6_MASK      (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L3_OUT_DATA6_RESETVAL  (0x00000000u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L3_OUT_DATA6_MAX       (0xffffffffu)

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L3_RESETVAL            (0x00000000u)

/* STREAM_OUTPUT_FIFO_DATA_R3 */

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R3_OUT_DATA7_SHIFT     (0u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R3_OUT_DATA7_MASK      (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R3_OUT_DATA7_RESETVAL  (0x00000000u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R3_OUT_DATA7_MAX       (0xffffffffu)

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R3_RESETVAL            (0x00000000u)

/* STREAM_OUTPUT_FIFO_DATA_L4 */

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L4_OUT_DATA8_SHIFT     (0u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L4_OUT_DATA8_MASK      (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L4_OUT_DATA8_RESETVAL  (0x00000000u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L4_OUT_DATA8_MAX       (0xffffffffu)

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L4_RESETVAL            (0x00000000u)

/* STREAM_OUTPUT_FIFO_DATA_R4 */

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R4_OUT_DATA9_SHIFT     (0u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R4_OUT_DATA9_MASK      (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R4_OUT_DATA9_RESETVAL  (0x00000000u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R4_OUT_DATA9_MAX       (0xffffffffu)

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R4_RESETVAL            (0x00000000u)

/* STREAM_OUTPUT_FIFO_DATA_L5 */

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L5_OUT_DATA10_SHIFT    (0u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L5_OUT_DATA10_MASK     (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L5_OUT_DATA10_RESETVAL  (0x00000000u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L5_OUT_DATA10_MAX      (0xffffffffu)

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L5_RESETVAL            (0x00000000u)

/* STREAM_OUTPUT_FIFO_DATA_R5 */

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R5_OUT_DATA11_SHIFT    (0u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R5_OUT_DATA11_MASK     (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R5_OUT_DATA11_RESETVAL  (0x00000000u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R5_OUT_DATA11_MAX      (0xffffffffu)

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R5_RESETVAL            (0x00000000u)

/* STREAM_OUTPUT_FIFO_DATA_L6 */

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L6_OUT_DATA12_SHIFT    (0u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L6_OUT_DATA12_MASK     (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L6_OUT_DATA12_RESETVAL  (0x00000000u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L6_OUT_DATA12_MAX      (0xffffffffu)

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L6_RESETVAL            (0x00000000u)

/* STREAM_OUTPUT_FIFO_DATA_R6 */

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R6_OUT_DATA13_SHIFT    (0u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R6_OUT_DATA13_MASK     (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R6_OUT_DATA13_RESETVAL  (0x00000000u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R6_OUT_DATA13_MAX      (0xffffffffu)

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R6_RESETVAL            (0x00000000u)

/* STREAM_OUTPUT_FIFO_DATA_L7 */

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L7_OUT_DATA14_SHIFT    (0u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L7_OUT_DATA14_MASK     (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L7_OUT_DATA14_RESETVAL  (0x00000000u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L7_OUT_DATA14_MAX      (0xffffffffu)

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_L7_RESETVAL            (0x00000000u)

/* STREAM_OUTPUT_FIFO_DATA_R7 */

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R7_OUT_DATA15_SHIFT    (0u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R7_OUT_DATA15_MASK     (0xFFFFFFFFu)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R7_OUT_DATA15_RESETVAL  (0x00000000u)
#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R7_OUT_DATA15_MAX      (0xffffffffu)

#define CSL_ASRC_STREAM_OUTPUT_FIFO_DATA_R7_RESETVAL            (0x00000000u)

#ifdef __cplusplus
}
#endif
#endif
