<p> </p><p><u>Executive Summary</u></p><p>Ncore2.5 first Release Candidate (Ncore2.5.0-rc1) was delivered for QA testing including all the HW changes and the packaging of the performance models.  Next release candidate should include support for SuSE11.4 for Intel PSG.  Performance modeling driving to enable March release - Intel PSG config is up and running and Xavier is bringing up the EyeQ6 config.  Toshiba achieved tape-out on Ncore v1.6.3!  Symphony team continues to make strong progress wrapping up the micro-architecture to 0.7 and ramping RTL coding.  Maestro advancing integration of GUI components with new infrastructure and readiness of server for IE0.  Federico Angiolini will be in Campbell all of March, starting this Thursday.</p><p> </p><p><u>Results</u></p><ul><li> </li></ul><p> </p><p><u>Highlights</u></p><ul><li>Toshiba tape-out on Ncore1.6.3!</li></ul><p> </p><p><u>Lowlights</u></p><ul><li>Two key attritions on the Ncore HW team this week.  Muffadal Lakadawala and Travis Johnson’s last day will be Friday 3/02.</li></ul><p> </p><p><u>Engineering Progress</u></p><ul><li>HW Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>0.9 HW spec added to Jama.</li><li>Topology exchange format agreed upon between physical, architecture and software.</li><li>Microarchitecture reviews held for ATU target and Clock/Power adapters.</li></ul><li>Ncore</li></ul></ul><ul><li>Advancing Ncore / Concerto RevC (CHI + ACE)</li></ul><ul><ul><ul><li>Oski Formal Verification:</li><ul><li>Working on defining next SOW for CHI + ACE interoperability and CCIX.</li></ul><li>Proposed updates to the architecture for programmable address map architecture.</li><li>Reviewing Address Map architecture with CAE. Will continue next week</li><li>Error architecture updated or near 0.8+.</li><li>Started on consolidation of component requirements.</li><li>Proposed a new POR for configuration and status register access interconnection structure for Ncore (DII -&gt; AXI -&gt; AXI I-ATU -&gt; Presto -&gt; APB T-ATU -&gt; APB port of IP block. Reviewed with Symphony and Ncore team.</li></ul></ul><li>Software / SW Architecture</li><ul><li>Conductor (Ncore 2.x support)</li><ul><li>Ncore2.5.0-rc1 released for QA testing of HW and Performance Model installation.</li><li>SLES 11.4 support targeted rc2 this week.</li></ul><li>Project Angelo: Fast SystemC Performance Modeling</li><ul><li>Initial Intel PSG config is up and running.  Xavier working on bringing up MobileEye config.</li><li>Created a first input stimulus files that accesses 4 DCEs (dce0-dce3) and 5 DMIs (mem0-mem3, and sram)</li><ul><li>DCE id selection is by decoding two address bits</li><li>DMI id selection is by search 5 different address maps for each DMI instance</li></ul><li>Started to create regression flow for PSG config</li><li>Worked with Synopsys team to have end_of_elaboration() call-back to fulfill missing config parameters in each block</li><li>Debugged MobileEye config that assertion is raised at Synopsys transactor module</li><ul><li>Need to work with Synopsys team</li></ul><li>Define all necessary steps to deliver Angelo within Ncore 2.5</li><li>Detail a 4 weeks plan for Ncore 2.5 release.</li></ul><li>SW Architecture</li><ul><li>Synchronize with the SNPS team the simultaneous delivery of Ncore 2.5 performance modeling and its support from SNPS Platform Architect</li><li>Further explanations of the Data Model to the client team</li><li>Discussion with HW architects the use model of Bob the builder and its connection to the metadata generation from TACHL</li><li>Discussion with HW architects the possible solutions to parameter inference checks</li><li>Define for Server team a new project to unify TACHL metadata format with Bob the builder format and check for new parameter definitions.</li></ul><li>Maestro Front-end (Client)</li><ul><li>GUI</li><ul><li>Component View and Domain View</li><li>Process Navigator</li><li>Integration with new DB</li><li>Integration/test GUI code with new DB from Ted</li><li>Start Memory Map view and Connectivity View</li></ul><li>Maestro Kernel</li><ul><li>Integrated new infrastructure with GUI components</li><li>Discussed code review process and support infrastructure within team, started work on proof-of-concepts</li><li>Design of new error-module in-progress.</li></ul></ul><li>Maestro Back-end (Server)</li><ul><li>Bob the builder 1.1.1:</li><ul><li>Added conditional field for CSR</li><li>generating CSR JavaScript file module returning CSR json object</li><li>Importing and exporting global registers</li></ul><li>CSR generation in IP-XACT complete. IP-XACT for LLC generated using TACHL metadata.</li><li>Fixed issues for  CSR and IP-XACT in Ncore. The CSR information in current Ncore IP-XACT was incorrect.</li><li>Modified CLI tool that generates IP-XACT for LLC to convert new IP-XACT to old IP-XACT. Work is still in progress as the current conversion shows errors in Magillem. This will help fix Altera issue.  This will also help correct any issues with our current Ncore IP-XACT</li><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul><li>Physical Design Awareness and Topology Synthesis</li><ul><li>Improved automatic ATU placement code: can now minimize violations by choosing a &quot;sub-optimal&quot; location when it's the only available one</li><li>Now leverages IP interface location information (when available) to constrain ATU placement</li><li>Improved re-pipelining tool to tackle both back-annotated violations, and (if user desires) links that are suspected to fail based on internal timing estimates (these may be links designed by the user manually, links that were OK but now fail timing because the FP has been shifted a bit, links that were not pipelined yet, links that were pipelined with an aggressive timing objective...).</li></ul><li>Infrastructure</li><ul><li>Functions written for CSR generation in IP-XACT for LLC. Integration pending.</li></ul></ul></ul><p> </p><ul><li>Solutions Architecture / Physical Design Optimization</li><ul><li>Consensus is reached wrt all major concepts related to topology capture format.   In particular</li><ul><li>Instance centric connectivity</li><li>Virtual hierarchies and logic replication capability</li><li>Port grouping idea (allows us to define the granularity of connectivity exposed to the user anywhere between individual wire and full interface bundle)</li><li>Capture of IPs and related ports</li><li>Separate json to contain port groups and other parameters affecting backend, but irrelevant for RTL generation.</li></ul><li>Started work on prototype of the core of characterization system. Quite probably we won't even need PrimeTime.</li></ul></ul><p> </p><ul><li>Documentation</li><ul><li>Ncore</li><ul><li>Started migrating new documents to the new structured template for Ncore 3.0 – WIP.</li><li>2.5 – received input for Getting Started Guide – will send out for review next week, Awaiting updates on user guide, integration guide, reference manual (Read allocation policy &amp; Performance modeling)</li><li>3.0 – Ty has begun updating/changing most of the Reference Manual for 3.0. Doc team will work with AEs and software team on User Guides, still not ready for customer docs.</li></ul><li>Symphony/Presto</li><ul><ul><li>No update for documentation</li></ul></ul><li>PIANO 2.5 (No update)</li><ul><li>PIANO Shell command</li><li>PIANO Editor – Reviewed Ncore information for PIANO.</li><li>PIANO Quick Start Guide – Reviewed information that needs to be added for Ncore</li></ul><li>Technical Publication Process</li><ul><li>Worked with marketing and played around with JAMA. Barely any documentation available in Word so was not able to integrate anything into JAMA. Will set up a mini training session with Erin (from JAMA) and with marketing.</li><li>Fixing bugs in new template</li><li>Will be attending JAMA training next week, help engineering with JAMA for internal documentation</li><li>Need information from engineers for XML input for customer documentation</li></ul></ul></ul><p> </p><p><u>Products Summary</u></p><p> </p><ul><li>Ncore v1.6.3</li><ul><li>Toshiba achieved tape-out!</li></ul></ul><ul><li>Ncore v2.5</li><ul><li>Targeted release to deliver Ncore Performance Modeling, Piano v2.5 support, Extended Victim Cache/Read-allocate CMC policy and deferred errata from v2.2.  Adding support for CentOS 6/7 and SuSE 11/12 since v2.2.1 is unplanned.</li><li>Built Ncore2.5.0-rc1 for QA testing HW and inclusion of Performance Models.</li><li>NXP requested a new drop and they were moved to using Ncore v2.5. Will run long regressions on their configuration to make sure that there are no issues.</li><li>Breker Eval: Possibility to use this tool in PA.</li><li>Carbon: Checker trace debugged. DCE directory lookups not being seen in checker trace. Trying to debug why this is not happening in the carbon environment.</li><li>CMC Read allocate:</li><ul><li>DMI: All regressions with read allocate look good.</li><li>System: All regressions looking good. Will selectively debug and fix remaining few failures (not Read Allocate related) over time.</li></ul><li>Customer TB: Working with SW to add fixes to IP-XACT xml so that new test cases pass.</li><li>TB update to incorporate DFT fix checked in.</li></ul></ul><p> </p><p> </p><ul><li>Ncore v3.0</li><ul><li>Design</li><ul><li>Created 3.0 sprints (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830</a>)</li><li>DII à nothing to report Shilpa was on vacation. RTL is ready for bring up   </li><li>IO-AIU à continued working on integrating initial Jason for bring up.  </li><li>CHI-AIU à Not much to report, Parimal was out sick.  </li><li>DMI à Done with 0.7 review and continued working on initial phase coding.</li><li>DCE à worked on micro arch, will have 0.7 review by end of month  </li><li>CCP à Nothing to report</li></ul><li>Verification</li></ul></ul><ul><ul><ul><li>SMI agent: SMI agent updated as per latest spec again. Adding code to pack and unpack SMI packets.</li><li>System BFM for AIU/NCB: In progress. Very close to completion</li><li>DMI: Environment compiling. Going to integrate RTL early next week and run test cases.</li><li>DII scoreboard: Code ready for bring up.</li><li>DII env: DII env close to compiling (should be ready since DMI compiles). Next up: running stimulus.</li><li>IO-AIU: Working on compile.</li><li>CHI: Env compile in progress.</li><li>Simple system configuration: Changes are being added and working with RTL team to compile using this configuration file.</li><li>CCP + Formal</li><ul><li>Scratchpad top level coding in progress.</li></ul></ul></ul></ul><p> </p><ul><li>CodaCache</li><ul><li>Design</li><ul><li>Coda Cache Sprints: (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=detail&amp;selectedIssue=AR-34" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=detail&amp;selectedIssue=AR-34</a>)</li><li>RTL in bring up phase,  started working on scratch pad coding</li></ul><li>Verification</li><ul><li>Nightly regressions set up and pass rates look good.</li><li>Long test cases passing with reads and writes with axid collisions and address collisions enabled.</li><li>Read and write allocation bring up in progress.</li><li>Working on adding regression test list and running nightly regressions.</li></ul><li>SW</li><ul><li>CSR generation in IP-XACT complete. IP-XACT for LLC generated using TACHL metadata.</li><li>CodaCache CLI: Bundle tachl and internal ipxact into single executable using pkg bundler</li></ul><li>Hook up to gitlab ci (lint + unit tests)</li><ul><li> </li><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul></ul></ul><ul><li>Presto</li></ul><ul><ul><li>Design: (<a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=12307" rel="nofollow">https://arterisip.atlassian.net/issues/?filter=12307</a>)</li><ul><li>Reviewed Clock/Power domain adapters</li><li>Reviewed ATU target</li><li>RTL: coded VC support in packetizer/depacketizer</li><li>RTL: coded switches to work in testbench other then 2x2</li><li>RTL: coding symphony register</li><li>RTL: coding AXI native layer in iATU.</li></ul><li>Performance: Sprint <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75</a></li><ul><li>Experimenting in memory scheduler.</li></ul><li>Verification: Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li><ul><li>Formal: Developing formal properties to verify arb_rr*; arb_wrr_rr* and pri_rr</li><li>Held various meetings related to infrastructure and Lagato+Presto synchronization</li><li>Got packets to flow through switch in testbench other then 2x2</li><li>Working on iATU and tATU test plans.</li></ul><li>Key Deliverables</li><ul><li>February Timebox completion.  7 / 10 items trending to completion.</li></ul><li>Top Issues</li><ul><li>Need Intern to provide scripting support as there is significant effort to enable ramp of Symphony development environment.</li></ul></ul></ul><p> </p><p><u>Hiring</u></p><ul><li>Open Positions</li><ul><li>SW Architect – Offer in progress to Moez Charif.</li><li>SW EDA Developer (2) – 2 offers in progress (Albert Azali – EDA; Charles Huang – GUI.  Accepted!)</li><li>Performance Modeling – 1 offer in progress (Alex Tsifra).</li><li>Presto HW RTL Designer – one candidate for on-site.</li><li>Physical Design – one candidate invited for on-site</li><li>Austin Intern – reviewing resumes</li><li>Adding back-fill positions for Ncore HW Design and Verification</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>Austin visit and attended Austin Holiday Celebration.</li><li>Driving Ncore v2.5 Jama pilot with Alexis and team.</li><li>Held 2<sup>nd</sup> Ncore v2.5 Release review.</li><li>Addressing attrition and understanding root-causes.  Plans to increase engagement/retention.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li>Ncore Fast Performance Models and Ncore2.5 in Q1’18.</li><li>Ncore3.0 Production Release in September, 2018.</li><li>CodaCache1.0 in April, 2018.</li><li>Deliver updated Timing Closure / Physical Optimization roadmap (capabilities and products) based on Piano2.x and new Maestro technology.</li><li>Ncore3.5 Production Release Q4’18.</li><li>Presto Production Release Q1’19.</li></ul></ul><p> </p><p><u>2018 Travel</u>:</p><p>Austin March visit TBD.</p>