#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Tue Jun 16 16:32:25 2020
# Process ID: 6627
# Current directory: /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx
# Command line: xsim -source {xsim.dir/top_tb_sim/xsim_script.tcl}
# Log file: /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/xsim.log
# Journal file: /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/xsim.jou
#-----------------------------------------------------------
start_gui
source xsim.dir/top_tb_sim/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/diegoaranda/Xilinx/Vivado/2019.2/data/ip'.
current_fileset: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 8586.188 ; gain = 130.016 ; free physical = 657 ; free virtual = 5240
# xsim {top_tb_sim} -autoloadwcfg
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/top_tb_sim.wcfg
WARNING: Simulation object /top_tb/dut/final_dout was not found in the design.
current_wave_config {top_tb_sim.wcfg}
top_tb_sim.wcfg
add_wave {{/top_tb/dut/rx_data_out}} 
current_wave_config {top_tb_sim.wcfg}
top_tb_sim.wcfg
add_wave {{/top_tb/dut/dout}} 
run 1.5 ms
run: Time (s): cpu = 00:03:29 ; elapsed = 00:42:52 . Memory (MB): peak = 8771.809 ; gain = 115.273 ; free physical = 516 ; free virtual = 4938
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:40:27 ; elapsed = 00:00:34 . Memory (MB): peak = 8773.805 ; gain = 0.000 ; free physical = 678 ; free virtual = 5047
exit
INFO: [Common 17-206] Exiting xsim at Tue Jun 16 17:19:44 2020...
