Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Jan 29 16:30:32 2019
| Host         : WIN-F03HPCLQGPQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_ps_wrapper_control_sets_placed.rpt
| Design       : design_ps_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   723 |
| Minimum Number of register sites lost to control set restrictions |  1669 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4088 |         1043 |
| No           | No                    | Yes                    |             300 |          107 |
| No           | Yes                   | No                     |            2963 |          897 |
| Yes          | No                    | No                     |            5028 |         1261 |
| Yes          | No                    | Yes                    |             255 |           52 |
| Yes          | Yes                   | No                     |            2377 |          678 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                                                                                                                           Enable Signal                                                                                                                                                           |                                                                                                                                                Set/Reset Signal                                                                                                                                               | Slice Load Count | Bel Load Count |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_ps_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                      |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                               |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                             | u_ila_2_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                               |                1 |              1 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                             | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                               | u_ila_2_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                    |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                             | u_ila_2_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/idrck                              |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                             |                1 |              1 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | u_ila_1_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                             | u_ila_1_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                |                1 |              1 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                             | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                |                1 |              1 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | u_ila_1_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                             | u_ila_1_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                               |                1 |              1 |
|  dbg_hub/inst/idrck                              |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                             |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                      |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                                             | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                       |                1 |              1 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | u_ila_1_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                               | u_ila_1_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                       |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                   |                1 |              1 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                          |                1 |              1 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                               | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                    |                1 |              1 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp                        |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                    | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                 |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                      |                1 |              1 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                             |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                              | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                           |                1 |              1 |
|  sl_iport0_o_0_BUFG[1]                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                1 |              1 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                             |                1 |              1 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                          |                1 |              2 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                           |                1 |              2 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                      |                1 |              2 |
|  dbg_hub/inst/idrck                              |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                            |                1 |              2 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                                                                                         |                1 |              2 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                  |                                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                                  |                1 |              2 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                    |                1 |              2 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                   |                1 |              2 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                              |                1 |              2 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                              |                1 |              2 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                                       |                1 |              2 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                            |                1 |              2 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                                                                                                         |                1 |              2 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                   |                1 |              2 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/wait_cnt                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_0_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/idrck                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                               |                1 |              3 |
|  dbg_hub/inst/idrck                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/idrck                              |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                                                                                         |                1 |              3 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__2_n_0                                                                                                                                                                   | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                                                        |                1 |              3 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__1_n_0                                                                                                                                                                   | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                                                        |                2 |              3 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                     |                2 |              3 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                                                                                                                                                                          | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                            |                2 |              3 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                      | design_ps_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                2 |              3 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                4 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                           | design_ps_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                          |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                                                                            |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                                                                            |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0]                                                                                                                                                                                                            | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                           |                2 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                           | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                           |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                2 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                             | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                2 |              4 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/header_cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                3 |              4 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_ch_sample_state[3]_i_1__1_n_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_0_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                |                1 |              4 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/send_state[3]_i_1__1_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                4 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_0_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_1_n_0                                                                                                                                                                                                                                        |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                                                                 |                2 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                       | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                3 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[3][0]                                                                                                                            | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_burst_dbeat_cntr_reg[0][0] |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[3]_0[0]                                                                                                                                                               | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                                                                                |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                                                                                    | design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                                                   |                2 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                          | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                      |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                | design_ps_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                       | design_ps_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                          | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/idrck                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[3]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/idrck                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/header_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |                3 |              4 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/hf_ch_sample_state[3]_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                3 |              4 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/send_state[3]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |                3 |              4 |
|  dbg_hub/inst/idrck                              |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][0]                                                                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/idrck                              |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                                                                 |                2 |              4 |
|  dbg_hub/inst/idrck                              |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                               |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                                                                              | u_ila_2_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                                                                 |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                      | u_ila_2_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                                                                             |                2 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_0_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                      | u_ila_1_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/header_cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                3 |              4 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/hf_ch_sample_state[3]_i_1__0_n_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/send_state[3]_i_1__0_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  sl_iport0_o_0_BUFG[1]                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                               |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                      | u_ila_0_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                                                                             |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0                                                                                                                                                                                            |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                                                |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                                                |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_16/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_1_n_0                                                                                                                                                                                                                                        |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_17/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                                                |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_12/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_1_n_0                                                                                                                                                                                                                                        |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                                                                            |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                                                                            |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                                                                            |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_18/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                        |                2 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                                                                            |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                                                                            |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_19/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                                                                            |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                                                                            |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                                                                            |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_20/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_21/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                                                                            |                1 |              4 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                                                                                                           |                1 |              4 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                              |                                                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_reg[0][2]                                                                                                                                                              |                2 |              5 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                      |                1 |              5 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                                     | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                   |                2 |              5 |
|  dbg_hub/inst/idrck                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                             | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                2 |              5 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                2 |              5 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                  |                                                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                   |                                                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                             |                                                                                                                                                                                                                                                                                                               |                1 |              5 |
|  sl_iport0_o_0_BUFG[1]                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                              |                2 |              5 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                           |                2 |              5 |
|  dbg_hub/inst/idrck                              |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[0][0]                                                                                                                                                                                                                                                       |                2 |              6 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/E[0]                                                                                                                                                                                                                | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                 |                2 |              6 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                            | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                1 |              6 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                       |                2 |              6 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_0_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              6 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              6 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                       |                2 |              6 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              6 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                3 |              6 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_0_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                       |                1 |              6 |
|  dbg_hub/inst/idrck                              |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                    |                2 |              6 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                            |                                                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                      | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                 |                2 |              6 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[0]_0[0]                                                                                                                                                        | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                 |                2 |              6 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                       | design_ps_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                            |                1 |              6 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/all_is_idle_d1_reg                                                                                                                                                                                | design_ps_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                            |                1 |              6 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                         |                2 |              6 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                         |                4 |              6 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                                  | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                 |                3 |              7 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                                                            | design_ps_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[23]                                                                                                                                                                                                                   |                3 |              7 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                                                                                                         |                1 |              7 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                                                          |                2 |              7 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[0][0]                                                                                                                                   | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_byte_cntr_reg[6]_0[0]      |                4 |              7 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                       |                3 |              7 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                          | u_ila_0_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              7 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                                                      | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg[0]                                                                              |                2 |              7 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                                                                                                                                                          | u_ila_2_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              7 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                       | u_ila_0_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              7 |
|  dbg_hub/inst/idrck                              |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                     |                2 |              7 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                          | u_ila_2_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              7 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                                                                             |                1 |              7 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                                                                                                                                                | u_ila_1_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                               |                2 |              7 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/xsdb_rden0                                                                                                                                                                                                                                                                                | u_ila_1_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                               |                2 |              7 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                       |                3 |              7 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                       |                4 |              7 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0                                                                                                                                       | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                   |                3 |              7 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                                                                    | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                                 |                2 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47][0]                                                                             | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                   |                3 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                                                                                    | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                                 |                3 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39][0]                                                                             | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                   |                3 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31][0]                                                                             | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                   |                3 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                                                                    | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                                 |                1 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23][0]                                                                             | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                   |                3 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                                                                    | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                                 |                3 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15][0]                                                                             | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                   |                3 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7][0]                                                                              | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                   |                3 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                       | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                                 |                1 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                      | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                           |                3 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                   |                                                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              |                                                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                                                                                 |                2 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                                                                                                                                                                                |                3 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                                                                    | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                                 |                2 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                            | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                3 |              8 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                        |                3 |              8 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                        |                4 |              8 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                             |                3 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22][0]                                                                                                                                    | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/idrck                              |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                                                                                                                                    |                1 |              8 |
|  dbg_hub/inst/idrck                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                    |                1 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sel                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                1 |              8 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                                                        |                3 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                            | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                    |                2 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                                                                    | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                                 |                1 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63][0]                                                                             | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                   |                3 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                                                                    | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                                 |                1 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55][0]                                                                             | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                   |                3 |              8 |
|  sl_iport0_o_0_BUFG[1]                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gc0.count_reg[0][0]                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                    |                2 |              8 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                            | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                2 |              9 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                          |                6 |              9 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/Timer_10us_m_0/inst/p_0_in                                                                                                                                                                                                                                                                        |                3 |              9 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                                                                                                                         | design_ps_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                          |                2 |              9 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc1.count_d2_reg[0][0]                                          | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                2 |              9 |
|  dbg_hub/inst/idrck                              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[15][0]                                                                                                                                                                                                                                                                            | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                                                                                     |                3 |             10 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                                                       |                2 |             10 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                                 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                           |                2 |             10 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                             | design_ps_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                             |                2 |             10 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                                            | design_ps_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                   |                3 |             10 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                                                                                          |                3 |             10 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                      | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                                          |                2 |             10 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                      | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                              |                2 |             10 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                                                  |                2 |             10 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                            | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                      |                2 |             10 |
|  dbg_hub/inst/idrck                              |                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |                7 |             11 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                          |                6 |             11 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                |                5 |             11 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                   |                4 |             11 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                          |                5 |             11 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                          |                4 |             11 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                2 |             12 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | u_ila_1_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                3 |             12 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                4 |             12 |
|  dbg_hub/inst/idrck                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                                                                                |                2 |             12 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                3 |             12 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                          |                6 |             12 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                                                                                      | u_ila_0_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                            |                3 |             12 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                2 |             12 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                                                                                      | u_ila_2_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                            |                3 |             12 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                3 |             12 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                5 |             12 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                3 |             12 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                3 |             12 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | u_ila_1_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                                                                                                                                                | u_ila_1_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[11]                                                                                                                                                                                                          |                3 |             12 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                                                                                                                                                | u_ila_2_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[11]                                                                                                                                                                                                          |                3 |             12 |
|  sl_iport0_o_0_BUFG[1]                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                                                             |                2 |             12 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | u_ila_1_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                                                                                      | u_ila_1_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                            |                3 |             12 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                3 |             12 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                                                                                                                                                | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[11]                                                                                                                                                                                                          |                3 |             12 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                6 |             12 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                6 |             12 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                        |                8 |             13 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                                                            | design_ps_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[3][0]                                                                                                                                                                                                                            |                4 |             13 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                3 |             13 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[0][0]                                          | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                4 |             14 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |                2 |             14 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                 |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                 |                5 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                 |                5 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                 |                5 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                 |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                 |                5 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                 |                5 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                 |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[0]                                                                                                                                                                                                                                 |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                                                                                                    | u_ila_2_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                                                                                                                         |               11 |             15 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22][0]                                                                                                                                    | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                                                          |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[0]                                                                                                                                                                                                                                          |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                5 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_0_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                          |                8 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_0_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                          |                8 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                 |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                5 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                5 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                 |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/current_state[0]                                                                                                                                                                                                                                |                4 |             15 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_7/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                 | design_ps_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                3 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/DataGen_3ch_0/inst/pulse_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                           |                4 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[20]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                5 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[15][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                       | design_ps_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                3 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                9 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                        | design_ps_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                5 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_20/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                | design_ps_i/axi_gpio_20/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                4 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                 | design_ps_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                3 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_20/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                      | design_ps_i/axi_gpio_20/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                8 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                       | design_ps_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_21/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                       | design_ps_i/axi_gpio_21/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                2 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_4/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_8/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                            |                6 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_21/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                | design_ps_i/axi_gpio_21/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                2 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_21/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                      | design_ps_i/axi_gpio_21/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                3 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_20/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                       | design_ps_i/axi_gpio_20/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                3 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/rd_cnt[15]_i_1__0_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |                6 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                2 |             16 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                          |                6 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_6/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                            |                6 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo_din[15]_i_1__0_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[15][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/S_AXIS_tdata[15]_i_1__0_n_0                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |               10 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/S_AXIS_tdata[15]_i_1__1_n_0                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |               10 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[15][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_din[15]_i_1__1_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/rd_cnt[15]_i_1__1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |                6 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[15][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_19/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                       | design_ps_i/axi_gpio_19/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                3 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_19/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                | design_ps_i/axi_gpio_19/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                2 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_21/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_19/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                      | design_ps_i/axi_gpio_19/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                4 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                9 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_18/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                       | design_ps_i/axi_gpio_18/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                5 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_20/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                           |                5 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                6 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                7 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                5 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                8 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                8 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                6 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_18/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                | design_ps_i/axi_gpio_18/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                3 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_18/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                      | design_ps_i/axi_gpio_18/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                4 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                7 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_19/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                        | design_ps_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                3 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                 | design_ps_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                        | design_ps_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                3 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                 | design_ps_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                5 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                       | design_ps_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                7 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_17/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                       | design_ps_i/axi_gpio_17/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                7 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_17/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                | design_ps_i/axi_gpio_17/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                3 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_17/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                      | design_ps_i/axi_gpio_17/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                2 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_16/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                       | design_ps_i/axi_gpio_16/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                3 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_16/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                | design_ps_i/axi_gpio_16/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                3 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_16/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                      | design_ps_i/axi_gpio_16/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                3 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_3/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                            |                8 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                5 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                7 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                2 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                5 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                5 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                          |                7 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_18/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                           |                5 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                5 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                5 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                               |                2 |             16 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[20]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[15][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/rd_cnt[15]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo_din[15]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                             | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                         |                4 |             16 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                                    |                3 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                             | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/idrck                              |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                    |                4 |             16 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[16]                                                                                                                                                                                                                         |                3 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_16/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/S_AXIS_tdata[15]_i_1_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                8 |             16 |
|  dbg_hub/inst/idrck                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[0][0]                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                2 |             16 |
|  dbg_hub/inst/idrck                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[15][0]                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[15][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_17/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                2 |             16 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_0_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                          |                5 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[20]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  dbg_hub/inst/idrck                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                                                                 |                4 |             16 |
|  dbg_hub/inst/idrck                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                                                                 |                3 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                        | design_ps_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                 | design_ps_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                4 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                        | design_ps_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                8 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                                                 | design_ps_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                5 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                       | design_ps_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                5 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                            |                8 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                       | design_ps_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                5 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg_reg[15][0]                                                                                                                                                                                                                                |                2 |             16 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                        | design_ps_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                5 |             16 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/pretrig_bk[15]_i_1__1_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                               |                6 |             17 |
|  sl_iport0_o_0_BUFG[1]                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                               |                5 |             17 |
|  dbg_hub/inst/idrck                              |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                                                                                |                3 |             17 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/pretrig_bk[15]_i_1_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                               |                8 |             17 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo_cnt[15]_i_1__0_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                7 |             17 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo_cnt[15]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |                7 |             17 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/pretrig_bk[15]_i_1__0_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                               |                7 |             17 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                |                6 |             17 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo_cnt[15]_i_1__1_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |               10 |             17 |
|  sl_iport0_o_0_BUFG[1]                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                               |                5 |             17 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                       | design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                                                   |                6 |             17 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |               11 |             17 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                |                4 |             17 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                   |                8 |             17 |
|  dbg_hub/inst/idrck                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]                                                                                                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                               |                3 |             18 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                |                7 |             18 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                5 |             18 |
|  sl_iport0_o_0_BUFG[1]                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                               |                3 |             18 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                                                             |                3 |             18 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                6 |             19 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_ch_send_flag_i_2_n_0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                7 |             19 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                6 |             19 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                               | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                |                4 |             19 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[18][0]                                                                                                                                               |                                                                                                                                                                                                                                                                                                               |                6 |             19 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                6 |             19 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                               | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                |                4 |             19 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                6 |             19 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_3/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                7 |             19 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                5 |             19 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                5 |             19 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                4 |             19 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                                      | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                          |                6 |             19 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                5 |             19 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                8 |             19 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                6 |             19 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                8 |             19 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                6 |             19 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                6 |             20 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[9][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                5 |             20 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[9][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                5 |             20 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                5 |             20 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0][0] | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                4 |             20 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                              | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                6 |             20 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                5 |             20 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                4 |             20 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                        | design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                            |               11 |             20 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/prefifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[9][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                4 |             20 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                              | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                4 |             21 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |               10 |             22 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                9 |             22 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                       | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr_reg[22]                                                               |               11 |             23 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                                                   | design_ps_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[3][0]                                                                                                                                                                                                                            |                4 |             23 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                                                                       | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                         |               11 |             23 |
|  sl_iport0_o_0_BUFG[1]                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                3 |             24 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                            |                6 |             24 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/sel                                                                                                                                                                      | design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_reg[0][2]                                                                                                                                                              |                7 |             24 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                               | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                |                5 |             24 |
|  dbg_hub/inst/idrck                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                3 |             24 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                                                                      | design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                              |                7 |             25 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                   |                5 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                7 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                4 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                8 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                9 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                6 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                8 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                8 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |               10 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                7 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                7 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                7 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                7 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                8 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                5 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                7 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                8 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                8 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                8 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                7 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                6 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                6 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                6 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                9 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                7 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                6 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                7 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                6 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                7 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |               10 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |               11 |             25 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                7 |             25 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                               | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                |                6 |             26 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                       | design_ps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                        |               10 |             26 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                     |                                                                                                                                                                                                                                                                                                               |                4 |             26 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                       | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                       |               10 |             27 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                4 |             27 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                                                                                                                                                                           | design_ps_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |               12 |             28 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                8 |             28 |
|  sl_iport0_o_0_BUFG[1]                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                               |                6 |             28 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                           |               14 |             28 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4][0]                                                                                                                                                                                      | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                4 |             28 |
|  dbg_hub/inst/idrck                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[27]                                                                                                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                               |                4 |             28 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                             |               11 |             29 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                                                                                   | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                   |                9 |             29 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                5 |             30 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                6 |             30 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                          | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0                                                                                                                                        |                5 |             30 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                 |               15 |             30 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                5 |             30 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                8 |             31 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                7 |             31 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_19/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                7 |             31 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_20/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                8 |             31 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                8 |             31 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_21/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                7 |             31 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_17/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                8 |             31 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_16/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                8 |             31 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                9 |             31 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                6 |             31 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_18/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                              |                8 |             31 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                7 |             31 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[15]_33[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_47[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_46[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_45[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_44[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_42[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_41[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                        | design_ps_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |               12 |             32 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                       | design_ps_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |                7 |             32 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                                  | design_ps_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[3][0]                                                                                                                                                                                                                            |               13 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_45[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                                | design_ps_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                        |               13 |             32 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |               11 |             32 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | u_ila_0_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                            |                8 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_43[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_5/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                            |                9 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_44[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[10]_38[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_43[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_47[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[15]_33[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[14]_34[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[13]_35[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[11]_37[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[12]_36[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[11]_37[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[10]_38[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[12]_36[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_46[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[13]_35[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[14]_34[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[15]_33[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_47[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_46[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_43[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_45[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_44[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_42[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_41[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[9]_39[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[8]_40[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[8]_40[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[9]_39[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[10]_38[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[11]_37[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[12]_36[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_41[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[9]_39[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_42[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[13]_35[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[8]_40[6]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/cntrl[14]_34[6]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |             32 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                7 |             33 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[3]_0[0]                                                                                                                                                               | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                 |                9 |             33 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                7 |             33 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                7 |             33 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |               10 |             33 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                9 |             33 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                8 |             33 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                8 |             33 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                7 |             33 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |               10 |             33 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                8 |             33 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                8 |             33 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |               10 |             34 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                                       | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                                                  |                9 |             34 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                         |               11 |             34 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                9 |             35 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |               10 |             35 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                6 |             35 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                6 |             35 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |               12 |             35 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                                               |               19 |             35 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                           | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                                         |               10 |             35 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                7 |             35 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               11 |             35 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/sel                                                                                                                                                                      | design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                                                                                                                             |                7 |             36 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/mfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                8 |             40 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/mfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                9 |             40 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/mfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |               10 |             40 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                            | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |               13 |             41 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                                                  | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |               14 |             41 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                        |               12 |             41 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[3][0]                                                                                                                                                                                                                            |               12 |             45 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                6 |             46 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                            |               16 |             46 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |               10 |             47 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                               |               11 |             47 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                9 |             47 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |               10 |             47 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                    | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                        |                7 |             47 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_reg[0][1]                                                                                                                                                              |                9 |             48 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                9 |             48 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |               13 |             48 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |               10 |             48 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |               12 |             48 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[0]                                                                                                                                                                             |               14 |             48 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                              | design_ps_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                           |               13 |             48 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |               10 |             49 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |               11 |             49 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[63]_i_1_n_0                                                                                                                                                          | design_ps_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[3][0]                                                                                                                                                                                                                            |               11 |             56 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0[0]                                                                                                                                                                        | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |               12 |             57 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                          |               12 |             59 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/DataGen_3ch_0/inst/global_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                          |               16 |             64 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                                                                                                                                     |               20 |             67 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |               37 |             74 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                   | u_ila_1_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                            |               40 |             94 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_1_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |               28 |            101 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |               24 |            101 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                              | design_ps_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                 |               27 |            101 |
|  sl_iport0_o_0_BUFG[1]                           | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |               29 |            101 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | u_ila_2_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                                                                                                                                          |               24 |            112 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | design_ps_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                                                   |               23 |            115 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/p_6_out[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |               76 |            288 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/p_6_out[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |               61 |            288 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             | design_ps_i/DataGen_3ch_0/inst/hf_sig_ch2/fir_lowpass/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/p_6_out[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |               54 |            288 |
|  design_ps_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |              263 |            922 |
|  sl_iport0_o_0_BUFG[1]                           |                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |              405 |           1422 |
|  design_ps_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |              501 |           2710 |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


