#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 18 18:10:18 2023
# Process ID: 6336
# Current directory: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13280 C:\Users\marcs\OneDrive\Bureau\Desktop\FPGA\Project_FPGA_IP\Project_FPGA_IP.xpr
# Log file: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/vivado.log
# Journal file: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.xpr
INFO: [Project 1-313] Project file moved from 'D:/Desktop/FPGA/Project_FPGA_IP' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0_1.0', nor could it be found using path 'D:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0_1.0'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/myip_1.0', nor could it be found using path 'D:/Desktop/FPGA/ip_repo/myip_1.0'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/marcs/OneDrive/Bureau/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg', nor could it be found using path 'D:/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1018.215 ; gain = 0.000
make_wrapper -files [get_files C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -top
open_bd_design {C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd}
Reading block design file <C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - sw_bp
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led
Adding component instance block -- upmc.fr:user:IP_Centrale_DCC:1.0 - IP_Centrale_DCC_0
Successfully read diagram <Project_FPGA> from block design file <C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd>
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1018.215 ; gain = 0.000
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/TOP.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/MAE.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/Registre_DCC.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/imports/Project_FPGA/Compteur_Tempo.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/imports/Project_FPGA/Diviseur_Horloge.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/DCC_Bit0.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/DCC_Compteur.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/DDC_MAE.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/DCC_Bit1.vhd]
set_property is_enabled false [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/MAE_Compteur.vhd]
open_bd_design {C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd}
ipx::edit_ip_in_project -upgrade true -name IP_Centrale_DCC_v1_0_project -directory C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.tmp/IP_Centrale_DCC_v1_0_project c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/marcs/onedrive/bureau/desktop/fpga/project_fpga_ip/project_fpga_ip.tmp/ip_centrale_dcc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1053.516 ; gain = 7.746
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1082.402 ; gain = 36.633
update_compile_order -fileset sources_1
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv upmc.fr:user:IP_Centrale_DCC:1.0 [get_ips  Project_FPGA_IP_Centrale_DCC_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd'
INFO: [IP_Flow 19-3422] Upgraded Project_FPGA_IP_Centrale_DCC_0_0 (IP_Centrale_DCC_v1.0 1.0) from revision 6 to revision 7
Wrote  : <C:\Users\marcs\OneDrive\Bureau\Desktop\FPGA\Project_FPGA_IP\Project_FPGA_IP.srcs\sources_1\bd\Project_FPGA\Project_FPGA.bd> 
Wrote  : <C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/ui/bd_5098f80a.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Project_FPGA_IP_Centrale_DCC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Wrote  : <C:\Users\marcs\OneDrive\Bureau\Desktop\FPGA\Project_FPGA_IP\Project_FPGA_IP.srcs\sources_1\bd\Project_FPGA\Project_FPGA.bd> 
VHDL Output written to : c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/synth/Project_FPGA.vhd
VHDL Output written to : c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/sim/Project_FPGA.vhd
VHDL Output written to : c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/hdl/Project_FPGA_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block IP_Centrale_DCC_0 .
Exporting to file c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/hw_handoff/Project_FPGA.hwh
Generated Block Design Tcl file c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/hw_handoff/Project_FPGA_bd.tcl
Generated Hardware Definition File c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/synth/Project_FPGA.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1325.531 ; gain = 172.551
export_ip_user_files -of_objects [get_files C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -directory C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files -ipstatic_source_dir C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/modelsim} {questa=C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/questa} {riviera=C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/riviera} {activehdl=C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1335.711 ; gain = 0.000
make_wrapper -files [get_files C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -top
INFO: [BD 41-1662] The design 'Project_FPGA.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\marcs\OneDrive\Bureau\Desktop\FPGA\Project_FPGA_IP\Project_FPGA_IP.srcs\sources_1\bd\Project_FPGA\Project_FPGA.bd> 
VHDL Output written to : c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/synth/Project_FPGA.vhd
VHDL Output written to : c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/sim/Project_FPGA.vhd
VHDL Output written to : c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/hdl/Project_FPGA_wrapper.vhd
generate_target all [get_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd]
INFO: [BD 41-1662] The design 'Project_FPGA.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\marcs\OneDrive\Bureau\Desktop\FPGA\Project_FPGA_IP\Project_FPGA_IP.srcs\sources_1\bd\Project_FPGA\Project_FPGA.bd> 
VHDL Output written to : c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/synth/Project_FPGA.vhd
VHDL Output written to : c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/sim/Project_FPGA.vhd
VHDL Output written to : c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/hdl/Project_FPGA_wrapper.vhd
Exporting to file c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/hw_handoff/Project_FPGA.hwh
Generated Block Design Tcl file c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/hw_handoff/Project_FPGA_bd.tcl
Generated Hardware Definition File c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/synth/Project_FPGA.hwdef
export_ip_user_files -of_objects [get_files C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -directory C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files -ipstatic_source_dir C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/modelsim} {questa=C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/questa} {riviera=C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/riviera} {activehdl=C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 18 18:17:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/synth_1/runme.log
[Tue Apr 18 18:17:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1542.793 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B16876A
open_hw_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2931.355 ; gain = 1388.562
set_property PROGRAM.FILE {C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/impl_1/Project_FPGA_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/impl_1/Project_FPGA_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 18 18:31:01 2023...
