#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jun 15 23:43:06 2021
# Process ID: 16292
# Current directory: D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.runs/synth_1/TOP.vds
# Journal file: D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9788
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1029.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/TOP.v:1]
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/CPU.v:1098]
INFO: [Synth 8-6157] synthesizing module 'IMem' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.runs/synth_1/.Xil/Vivado-16292-TAPLOP/realtime/IMem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IMem' (1#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.runs/synth_1/.Xil/Vivado-16292-TAPLOP/realtime/IMem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DMem' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.runs/synth_1/.Xil/Vivado-16292-TAPLOP/realtime/DMem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DMem' (2#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.runs/synth_1/.Xil/Vivado-16292-TAPLOP/realtime/DMem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/CPU.v:558]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/CPU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (3#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/CPU.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/CPU.v:509]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/CPU.v:509]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/CPU.v:528]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (5#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/CPU.v:528]
INFO: [Synth 8-6157] synthesizing module 'BrCond' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/CPU.v:551]
INFO: [Synth 8-6155] done synthesizing module 'BrCond' (6#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/CPU.v:551]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (7#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/CPU.v:558]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/CPU.v:1029]
INFO: [Synth 8-6155] done synthesizing module 'Control' (8#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/CPU.v:1029]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (9#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/CPU.v:1098]
INFO: [Synth 8-6157] synthesizing module 'PDU' [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/PDU.v:1]
WARNING: [Synth 8-6090] variable 'cnt_al_plr' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/PDU.v:156]
INFO: [Synth 8-226] default block is never used [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/PDU.v:257]
INFO: [Synth 8-6155] done synthesizing module 'PDU' (10#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/PDU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (11#1) [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/new/TOP.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.223 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1029.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/ip/IMem/IMem/IMem_in_context.xdc] for cell 'cpu/imem'
Finished Parsing XDC File [d:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/ip/IMem/IMem/IMem_in_context.xdc] for cell 'cpu/imem'
Parsing XDC File [d:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/ip/DMem/DMem/DMem_in_context.xdc] for cell 'cpu/dmem'
Finished Parsing XDC File [d:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/sources_1/ip/DMem/DMem/DMem_in_context.xdc] for cell 'cpu/dmem'
Parsing XDC File [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/constrs_1/new/fpgaol.xdc]
Finished Parsing XDC File [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/constrs_1/new/fpgaol.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.srcs/constrs_1/new/fpgaol.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1071.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1071.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1071.137 ; gain = 41.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1071.137 ; gain = 41.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu/imem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu/dmem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1071.137 ; gain = 41.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1071.137 ; gain = 41.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 48    
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 11    
	   4 Input   32 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8     
	   6 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 43    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1071.137 ; gain = 41.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1071.137 ; gain = 41.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1071.137 ; gain = 41.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1096.406 ; gain = 67.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1102.898 ; gain = 73.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1102.898 ; gain = 73.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1102.898 ; gain = 73.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1102.898 ; gain = 73.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1102.898 ; gain = 73.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1102.898 ; gain = 73.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TOP         | cpu/datapath/wb_wb_sel_reg[1] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |IMem          |         1|
|2     |DMem          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |DMem   |     1|
|2     |IMem   |     1|
|3     |BUFG   |     2|
|4     |CARRY4 |    37|
|5     |LUT1   |    31|
|6     |LUT2   |   121|
|7     |LUT3   |    57|
|8     |LUT4   |   128|
|9     |LUT5   |   358|
|10    |LUT6   |   970|
|11    |MUXF7  |   438|
|12    |MUXF8  |   133|
|13    |SRL16E |     1|
|14    |FDCE   |    56|
|15    |FDPE   |    19|
|16    |FDRE   |  1482|
|17    |FDSE   |    10|
|18    |IBUF   |    10|
|19    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1102.898 ; gain = 73.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 1102.898 ; gain = 31.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1102.898 ; gain = 73.676
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1114.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 608 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1114.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:13 . Memory (MB): peak = 1114.988 ; gain = 85.766
INFO: [Common 17-1381] The checkpoint 'D:/USTC/21spring books/Computer Organization/cod2021sp/lab5/pipeline_vivado/pipeline_vivado.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 15 23:44:31 2021...
