<!DOCTYPE html>
<html class="alectryon-standalone"><head><title>VLSMInclusion.v</title><meta charset="utf-8"><meta content="Alectryon" name="generator"><meta name="viewport" content="width=device-width, initial-scale=1"><link href="alectryon.css" rel="stylesheet"><link href="pygments.css" rel="stylesheet">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/IBM-type/0.5.4/css/ibm-type.min.css" integrity="sha512-sky5cf9Ts6FY1kstGOBHSybfKqdHR41M0Ldb0BjNiv3ifltoQIsg0zIaQ+wwdwgQ0w9vKFW7Js50lxH9vqNSSw==" crossorigin="anonymous" />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/firacode/5.2.0/fira_code.min.css" integrity="sha512-MbysAYimH1hH2xYzkkMHB6MqxBqfP0megxsCLknbYqHVwXTCg9IqHbk+ZP/vnhO8UEW6PaXAkKe2vQ+SWACxxA==" crossorigin="anonymous" /><script src="alectryon.js"></script></head><body><article class="alectryon-root alectryon-windowed alectryon-coqdoc"><div class="alectryon-banner">Built with <a href="https://github.com/cpitclaudel/alectryon/">Alectryon</a>, running Coq+SerAPI v8.18.0+0.18.1. Bubbles (<span class="alectryon-bubble"></span>) indicate interactive fragments: hover for details, tap to reveal contents. Use <kbd>Ctrl+‚Üë</kbd> <kbd>Ctrl+‚Üì</kbd> to navigate, <kbd>Ctrl+üñ±Ô∏è</kbd> to focus. On Mac, use <kbd>‚åò</kbd> instead of <kbd>Ctrl</kbd>.</div><pre class="alectryon-io highlight"><!-- Generator: Alectryon --><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk0" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk0"><span class="kn">From</span> VLSM.Lib <span class="kn">Require Import</span> Itauto.</label><small class="alectryon-output"><div><div class="alectryon-messages"><blockquote class="alectryon-message">[Loading ML file ring_plugin.cmxs (<span class="nb">using</span> legacy method) ... <span class="bp">done</span>]</blockquote><blockquote class="alectryon-message">[Loading ML file zify_plugin.cmxs (<span class="nb">using</span> legacy method) ... <span class="bp">done</span>]</blockquote><blockquote class="alectryon-message">[Loading ML file micromega_plugin.cmxs (<span class="nb">using</span> legacy method) ... <span class="bp">done</span>]</blockquote><blockquote class="alectryon-message">[Loading ML file btauto_plugin.cmxs (<span class="nb">using</span> legacy method) ... <span class="bp">done</span>]</blockquote><blockquote class="alectryon-message">[Loading ML file coq-itauto.plugin ... <span class="bp">done</span>]</blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">From</span> stdpp <span class="kn">Require Import</span> prelude.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">From</span> VLSM.Core <span class="kn">Require Import</span> VLSM.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">From</span> VLSM.Core.VLSMProjections <span class="kn">Require Import</span> VLSMEmbedding VLSMTotalProjection.</span></span></pre><div class="doc">
<a id="lab1"></a><h1 class="section">Core: VLSM Inclusion</h1>
<div class="paragraph"> </div>

  When both VLSMs have the same state and label types they also share the
  same <span class="inlinecode"><span class="id" title="var">Trace</span></span> type, and sets of traces can be compared without conversion.
  Then VLSM <code>X</code> is <i>included</i> in VLSM <code>Y</code> if every <span class="inlinecode"><span class="id" title="var">valid_trace</span></span> available to <code>X</code>
  is also available to <code>Y</code>.

</div><pre class="alectryon-io highlight"><!-- Generator: Alectryon --><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Section</span> <span class="nf">sec_VLSM_inclusion</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Context</span>
  {<span class="nv">message</span> : <span class="kt">Type</span>}
  {<span class="nv">T</span> : VLSMType message}
  .</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Definition</span> <span class="nf">VLSM_incl_part</span>
  (<span class="nv">MX</span> <span class="nv">MY</span> : VLSMMachine T)
  (<span class="nv">X</span> := mk_vlsm MX) (<span class="nv">Y</span> := mk_vlsm MY)
  :=
  <span class="kr">forall</span> <span class="nv">t</span> : Trace,
    valid_trace_prop X t -&gt; valid_trace_prop Y t.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input">#[local] <span class="kn">Notation</span> <span class="nf">VLSM_incl</span> X Y := (VLSM_incl_part (vlsm_machine X) (vlsm_machine Y)).</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk1" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk1"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_refl</span>
  (<span class="nv">MX</span> : VLSMMachine T)
  (<span class="nv">X</span> := mk_vlsm MX)
  : VLSM_incl X X.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X X</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk2" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk2"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X X</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">firstorder</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk3" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk3"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_trans</span>
  (<span class="nv">MX</span> <span class="nv">MY</span> <span class="nv">MZ</span> : VLSMMachine T)
  (<span class="nv">X</span> := mk_vlsm MX) (<span class="nv">Y</span> := mk_vlsm MY) (<span class="nv">Z</span> := mk_vlsm MZ)
  : VLSM_incl X Y -&gt; VLSM_incl Y Z -&gt; VLSM_incl X Z.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY, MZ</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Z</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MZ |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X Y ‚Üí VLSM_incl Y Z ‚Üí VLSM_incl X Z</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk4" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk4"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY, MZ</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Z</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MZ |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X Y ‚Üí VLSM_incl Y Z ‚Üí VLSM_incl X Z</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">firstorder</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk5" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk5"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_finite_traces_characterization</span>
  (<span class="nv">MX</span> <span class="nv">MY</span> : VLSMMachine T)
  (<span class="nv">X</span> := mk_vlsm MX) (<span class="nv">Y</span> := mk_vlsm MY)
  : VLSM_incl X Y &lt;-&gt;
    <span class="kr">forall</span> (<span class="nv">s</span> : state X)
    (<span class="nv">tr</span> : list (transition_item X)),
    finite_valid_trace X s tr -&gt; finite_valid_trace Y s tr.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X Y
‚Üî (<span class="kr">‚àÄ</span> (<span class="nv">s</span> : state X) (<span class="nv">tr</span> : list transition_item),
     finite_valid_trace X s tr
     ‚Üí finite_valid_trace Y s tr)</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk6" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk6"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X Y
‚Üî (<span class="kr">‚àÄ</span> (<span class="nv">s</span> : state X) (<span class="nv">tr</span> : list transition_item),
     finite_valid_trace X s tr
     ‚Üí finite_valid_trace Y s tr)</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk7" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk7"><span class="nb">split</span>; <span class="nb">intros</span> Hincl.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl X Y</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state X) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</div></blockquote><div class="alectryon-extra-goals"><input class="alectryon-extra-goal-toggle" id="VLSMInclusion-v-chk8" style="display: none" type="checkbox"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state X) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br></div><label class="goal-separator" for="VLSMInclusion-v-chk8"><hr></label><div class="goal-conclusion">VLSM_incl X Y</div></blockquote></div></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk9" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk9">-</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl X Y</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state X) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</div></blockquote></div></div></small><span class="alectryon-wsp"> </span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">intros</span>; <span class="nb">apply</span> (Hincl (Finite s tr)).</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chka" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chka">-</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state X) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X Y</div></blockquote></div></div></small><span class="alectryon-wsp"> </span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chkb" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chkb"><span class="nb">intros</span> tr Htr.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state X) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>Trace</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>valid_trace_prop
  {| vlsm_type := T; vlsm_machine := X |} tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">valid_trace_prop
  {| vlsm_type := T; vlsm_machine := Y |} tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">    </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chkc" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chkc"><span class="nb">destruct</span> tr <span class="kr">as</span> [<span class="kr">is</span> tr | <span class="kr">is</span> tr]; <span class="nb">simpl</span> <span class="kr">in</span> *.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state T) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>finite_valid_trace
  {| vlsm_type := T; vlsm_machine := MX |} <span class="kr">is</span> tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace
  {| vlsm_type := T; vlsm_machine := MY |} <span class="kr">is</span> tr</div></blockquote><div class="alectryon-extra-goals"><input class="alectryon-extra-goal-toggle" id="VLSMInclusion-v-chkd" style="display: none" type="checkbox"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state T) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace
  {| vlsm_type := T; vlsm_machine := MX |} <span class="kr">is</span> tr</span></span></span><br></div><label class="goal-separator" for="VLSMInclusion-v-chkd"><hr></label><div class="goal-conclusion">infinite_valid_trace
  {| vlsm_type := T; vlsm_machine := MY |} <span class="kr">is</span> tr</div></blockquote></div></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">    </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chke" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chke">+</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state T) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>finite_valid_trace
  {| vlsm_type := T; vlsm_machine := MX |} <span class="kr">is</span> tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace
  {| vlsm_type := T; vlsm_machine := MY |} <span class="kr">is</span> tr</div></blockquote></div></div></small><span class="alectryon-wsp"> </span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> Hincl.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">    </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chkf" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chkf">+</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state T) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace
  {| vlsm_type := T; vlsm_machine := MX |} <span class="kr">is</span> tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace
  {| vlsm_type := T; vlsm_machine := MY |} <span class="kr">is</span> tr</div></blockquote></div></div></small><span class="alectryon-wsp"> </span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk10" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk10"><span class="nb">destruct</span> Htr <span class="kr">as</span> [HtrX HisX].</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state T) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>HtrX</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MX |} <span class="kr">is</span>
  tr</span></span></span><br><span><var>HisX</var><span class="hyp-type"><b>: </b><span>initial_state_prop <span class="kr">is</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace
  {| vlsm_type := T; vlsm_machine := MY |} <span class="kr">is</span> tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">      </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk11" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk11"><span class="nb">assert</span> (His_tr : finite_valid_trace X <span class="kr">is</span> []).</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state T) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>HtrX</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MX |} <span class="kr">is</span>
  tr</span></span></span><br><span><var>HisX</var><span class="hyp-type"><b>: </b><span>initial_state_prop <span class="kr">is</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace X <span class="kr">is</span> []</div></blockquote><div class="alectryon-extra-goals"><input class="alectryon-extra-goal-toggle" id="VLSMInclusion-v-chk12" style="display: none" type="checkbox"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state T) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>HtrX</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MX |} <span class="kr">is</span>
  tr</span></span></span><br><span><var>HisX</var><span class="hyp-type"><b>: </b><span>initial_state_prop <span class="kr">is</span></span></span></span><br><span><var>His_tr</var><span class="hyp-type"><b>: </b><span>finite_valid_trace X <span class="kr">is</span> []</span></span></span><br></div><label class="goal-separator" for="VLSMInclusion-v-chk12"><hr></label><div class="goal-conclusion">infinite_valid_trace
  {| vlsm_type := T; vlsm_machine := MY |} <span class="kr">is</span> tr</div></blockquote></div></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">      </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk13" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk13">{</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state T) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>HtrX</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MX |} <span class="kr">is</span>
  tr</span></span></span><br><span><var>HisX</var><span class="hyp-type"><b>: </b><span>initial_state_prop <span class="kr">is</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace X <span class="kr">is</span> []</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">        </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk14" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk14"><span class="nb">split</span>; [| <span class="bp">done</span>].</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state T) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>HtrX</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MX |} <span class="kr">is</span>
  tr</span></span></span><br><span><var>HisX</var><span class="hyp-type"><b>: </b><span>initial_state_prop <span class="kr">is</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_from X <span class="kr">is</span> []</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">        </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">constructor</span>; <span class="nb">apply</span> initial_state_is_valid.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">      </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk15" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk15">}</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state T) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>HtrX</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MX |} <span class="kr">is</span>
  tr</span></span></span><br><span><var>HisX</var><span class="hyp-type"><b>: </b><span>initial_state_prop <span class="kr">is</span></span></span></span><br><span><var>His_tr</var><span class="hyp-type"><b>: </b><span>finite_valid_trace X <span class="kr">is</span> []</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace
  {| vlsm_type := T; vlsm_machine := MY |} <span class="kr">is</span> tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">      </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk16" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk16"><span class="nb">apply</span> Hincl <span class="kr">in</span> His_tr.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state T) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>HtrX</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MX |} <span class="kr">is</span>
  tr</span></span></span><br><span><var>HisX</var><span class="hyp-type"><b>: </b><span>initial_state_prop <span class="kr">is</span></span></span></span><br><span><var>His_tr</var><span class="hyp-type"><b>: </b><span>finite_valid_trace Y <span class="kr">is</span> []</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace
  {| vlsm_type := T; vlsm_machine := MY |} <span class="kr">is</span> tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">      </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk17" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk17"><span class="nb">destruct</span> His_tr <span class="kr">as</span> [_ HisY].</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state T) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>HtrX</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MX |} <span class="kr">is</span>
  tr</span></span></span><br><span><var>HisX, HisY</var><span class="hyp-type"><b>: </b><span>initial_state_prop <span class="kr">is</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace
  {| vlsm_type := T; vlsm_machine := MY |} <span class="kr">is</span> tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">      </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk18" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk18"><span class="nb">split</span>; [| <span class="bp">done</span>].</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state T) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>HtrX</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MX |} <span class="kr">is</span>
  tr</span></span></span><br><span><var>HisX, HisY</var><span class="hyp-type"><b>: </b><span>initial_state_prop <span class="kr">is</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MY |} <span class="kr">is</span> tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">      </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk19" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk19"><span class="nb">apply</span> infinite_valid_trace_from_prefix_rev.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state T) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>HtrX</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MX |} <span class="kr">is</span>
  tr</span></span></span><br><span><var>HisX, HisY</var><span class="hyp-type"><b>: </b><span>initial_state_prop <span class="kr">is</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> <span class="nv">n</span> : nat,
  finite_valid_trace_from
    {| vlsm_type := T; vlsm_machine := MY |} <span class="kr">is</span>
    (StreamExtras.stream_prefix tr n)</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">      </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk1a" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk1a"><span class="nb">intros</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state T) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>HtrX</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MX |} <span class="kr">is</span>
  tr</span></span></span><br><span><var>HisX, HisY</var><span class="hyp-type"><b>: </b><span>initial_state_prop <span class="kr">is</span></span></span></span><br><span><var>n</var><span class="hyp-type"><b>: </b><span>nat</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MY |} <span class="kr">is</span>
  (StreamExtras.stream_prefix tr n)</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">      </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk1b" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk1b"><span class="nb">pose proof</span> (infinite_valid_trace_from_prefix _ _ _ HtrX n) <span class="kr">as</span> HfinX.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state T) (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace X s tr
  ‚Üí finite_valid_trace Y s tr</span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>HtrX</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MX |} <span class="kr">is</span>
  tr</span></span></span><br><span><var>HisX, HisY</var><span class="hyp-type"><b>: </b><span>initial_state_prop <span class="kr">is</span></span></span></span><br><span><var>n</var><span class="hyp-type"><b>: </b><span>nat</span></span></span><br><span><var>HfinX</var><span class="hyp-type"><b>: </b><span>finite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MX |} <span class="kr">is</span>
  (StreamExtras.stream_prefix tr n)</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MY |} <span class="kr">is</span>
  (StreamExtras.stream_prefix tr n)</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">      </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> Hincl.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span></span></pre><div class="doc">
  A <span class="inlinecode"><span class="id" title="var">VLSM_incl</span></span>usion is equivalent to a <span class="inlinecode"><span class="id" title="var">VLSM_embedding</span></span> in which both the
  label and state projection functions are identities.

</div><pre class="alectryon-io highlight"><!-- Generator: Alectryon --><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk1c" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk1c"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_embedding_iff</span>
  (<span class="nv">MX</span> <span class="nv">MY</span> : VLSMMachine T)
  (<span class="nv">X</span> := mk_vlsm MX) (<span class="nv">Y</span> := mk_vlsm MY)
  : VLSM_incl X Y &lt;-&gt; VLSM_embedding X Y id id.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X Y ‚Üî VLSM_embedding X Y id id</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk1d" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk1d"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X Y ‚Üî VLSM_embedding X Y id id</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk1e" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk1e"><span class="nb">assert</span> (Hid : <span class="kr">forall</span> <span class="nv">tr</span> : list (transition_item T),
    tr = pre_VLSM_embedding_finite_trace_project _ _ id id tr).</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  tr =
  pre_VLSM_embedding_finite_trace_project T T id id tr</div></blockquote><div class="alectryon-extra-goals"><input class="alectryon-extra-goal-toggle" id="VLSMInclusion-v-chk1f" style="display: none" type="checkbox"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hid</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  tr =
  pre_VLSM_embedding_finite_trace_project T T id
    id tr</span></span></span><br></div><label class="goal-separator" for="VLSMInclusion-v-chk1f"><hr></label><div class="goal-conclusion">VLSM_incl X Y ‚Üî VLSM_embedding X Y id id</div></blockquote></div></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk20" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk20">{</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  tr =
  pre_VLSM_embedding_finite_trace_project T T id id tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">    </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk21" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk21"><span class="nb">induction</span> tr; [<span class="bp">done</span> |].</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>a</var><span class="hyp-type"><b>: </b><span>transition_item</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>IHtr</var><span class="hyp-type"><b>: </b><span>tr =
pre_VLSM_embedding_finite_trace_project T T id
  id tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">a :: tr =
pre_VLSM_embedding_finite_trace_project T T id id
  (a :: tr)</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">    </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">destruct</span> a; <span class="nb">cbn</span>; <span class="nb">f_equal</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk22" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk22">}</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hid</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  tr =
  pre_VLSM_embedding_finite_trace_project T T id
    id tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X Y ‚Üî VLSM_embedding X Y id id</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk23" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk23"><span class="nb">split</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hid</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  tr =
  pre_VLSM_embedding_finite_trace_project T T id
    id tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X Y ‚Üí VLSM_embedding X Y id id</div></blockquote><div class="alectryon-extra-goals"><input class="alectryon-extra-goal-toggle" id="VLSMInclusion-v-chk24" style="display: none" type="checkbox"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hid</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  tr =
  pre_VLSM_embedding_finite_trace_project T T id
    id tr</span></span></span><br></div><label class="goal-separator" for="VLSMInclusion-v-chk24"><hr></label><div class="goal-conclusion">VLSM_embedding X Y id id ‚Üí VLSM_incl X Y</div></blockquote></div></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk25" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk25">-</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hid</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  tr =
  pre_VLSM_embedding_finite_trace_project T T id
    id tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X Y ‚Üí VLSM_embedding X Y id id</div></blockquote></div></div></small><span class="alectryon-wsp"> </span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk26" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk26"><span class="nb">constructor</span>; <span class="nb">intros</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hid</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  tr =
  pre_VLSM_embedding_finite_trace_project T T id
    id tr</span></span></span><br><span><var>H</var><span class="hyp-type"><b>: </b><span>VLSM_incl X Y</span></span></span><br><span><var>sX</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>trX</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>H0</var><span class="hyp-type"><b>: </b><span>finite_valid_trace X sX trX</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace Y (id sX)
  (pre_VLSM_embedding_finite_trace_project X Y id id
     trX)</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">    </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk27" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk27"><span class="nb">apply</span> (proj1 (VLSM_incl_finite_traces_characterization X Y) H) <span class="kr">in</span> H0.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hid</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  tr =
  pre_VLSM_embedding_finite_trace_project T T id
    id tr</span></span></span><br><span><var>H</var><span class="hyp-type"><b>: </b><span>VLSM_incl X Y</span></span></span><br><span><var>sX</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>trX</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>H0</var><span class="hyp-type"><b>: </b><span>finite_valid_trace
  {| vlsm_type := T; vlsm_machine := Y |} sX trX</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace Y (id sX)
  (pre_VLSM_embedding_finite_trace_project X Y id id
     trX)</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">    </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk28" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk28"><span class="nb">replace</span> (pre_VLSM_embedding_finite_trace_project _ _ _ _ trX) <span class="kr">with</span> trX; [<span class="bp">done</span> |].</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hid</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  tr =
  pre_VLSM_embedding_finite_trace_project T T id
    id tr</span></span></span><br><span><var>H</var><span class="hyp-type"><b>: </b><span>VLSM_incl X Y</span></span></span><br><span><var>sX</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>trX</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>H0</var><span class="hyp-type"><b>: </b><span>finite_valid_trace
  {| vlsm_type := T; vlsm_machine := Y |} sX trX</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">trX =
pre_VLSM_embedding_finite_trace_project X X id id trX</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">    </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> Hid.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk29" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk29">-</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hid</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  tr =
  pre_VLSM_embedding_finite_trace_project T T id
    id tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_embedding X Y id id ‚Üí VLSM_incl X Y</div></blockquote></div></div></small><span class="alectryon-wsp"> </span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk2a" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk2a"><span class="nb">intro</span> Hproject.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hid</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  tr =
  pre_VLSM_embedding_finite_trace_project T T id
    id tr</span></span></span><br><span><var>Hproject</var><span class="hyp-type"><b>: </b><span>VLSM_embedding X Y id id</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X Y</div></blockquote></div></div></small><span class="alectryon-wsp"> </span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk2b" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk2b"><span class="nb">apply</span> VLSM_incl_finite_traces_characterization.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hid</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  tr =
  pre_VLSM_embedding_finite_trace_project T T id
    id tr</span></span></span><br><span><var>Hproject</var><span class="hyp-type"><b>: </b><span>VLSM_embedding X Y id id</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state {| vlsm_type := T; vlsm_machine := MX |}) 
  (<span class="nv">tr</span> : list transition_item),
  finite_valid_trace
    {| vlsm_type := T; vlsm_machine := MX |} s tr
  ‚Üí finite_valid_trace
      {| vlsm_type := T; vlsm_machine := MY |} s tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">    </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk2c" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk2c"><span class="nb">intros</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hid</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  tr =
  pre_VLSM_embedding_finite_trace_project T T id
    id tr</span></span></span><br><span><var>Hproject</var><span class="hyp-type"><b>: </b><span>VLSM_embedding X Y id id</span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state {| vlsm_type := T; vlsm_machine := MX |}</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>H</var><span class="hyp-type"><b>: </b><span>finite_valid_trace
  {| vlsm_type := T; vlsm_machine := MX |} s tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace
  {| vlsm_type := T; vlsm_machine := MY |} s tr</div></blockquote></div></div></small><span class="alectryon-wsp"> </span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk2d" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk2d"><span class="nb">apply</span> (VLSM_embedding_finite_valid_trace Hproject) <span class="kr">in</span> H.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hid</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  tr =
  pre_VLSM_embedding_finite_trace_project T T id
    id tr</span></span></span><br><span><var>Hproject</var><span class="hyp-type"><b>: </b><span>VLSM_embedding X Y id id</span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state {| vlsm_type := T; vlsm_machine := MX |}</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>H</var><span class="hyp-type"><b>: </b><span>finite_valid_trace Y (id s)
  (VLSM_embedding_finite_trace_project Hproject tr)</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace
  {| vlsm_type := T; vlsm_machine := MY |} s tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">    </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk2e" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk2e"><span class="nb">replace</span> (VLSM_embedding_finite_trace_project Hproject _) <span class="kr">with</span> tr <span class="kr">in</span> H; [<span class="bp">done</span> |].</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hid</var><span class="hyp-type"><b>: </b><span><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  tr =
  pre_VLSM_embedding_finite_trace_project T T id
    id tr</span></span></span><br><span><var>Hproject</var><span class="hyp-type"><b>: </b><span>VLSM_embedding X Y id id</span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state {| vlsm_type := T; vlsm_machine := MX |}</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>H</var><span class="hyp-type"><b>: </b><span>finite_valid_trace Y (id s)
  (VLSM_embedding_finite_trace_project Hproject tr)</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">tr = VLSM_embedding_finite_trace_project Hproject tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">    </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> Hid.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk2f" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk2f"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_is_embedding</span>
  {<span class="nv">MX</span> <span class="nv">MY</span> : VLSMMachine T}
  (<span class="nv">X</span> := mk_vlsm MX) (<span class="nv">Y</span> := mk_vlsm MY) :
    VLSM_incl X Y -&gt; VLSM_embedding X Y id id.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X Y ‚Üí VLSM_embedding X Y id id</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk30" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk30"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X Y ‚Üí VLSM_embedding X Y id id</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">exact</span> (proj1 (VLSM_incl_embedding_iff MX MY)).</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk31" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk31"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_is_embedding_finite_trace_project</span>
  {<span class="nv">MX</span> <span class="nv">MY</span> : VLSMMachine T}
  (<span class="nv">X</span> := mk_vlsm MX) (<span class="nv">Y</span> := mk_vlsm MY)
  (<span class="nv">Hincl</span> : VLSM_incl X Y)
  : <span class="kr">forall</span> <span class="nv">tr</span>,
    VLSM_embedding_finite_trace_project (VLSM_incl_is_embedding Hincl) tr = tr.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl X Y</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  VLSM_embedding_finite_trace_project
    (VLSM_incl_is_embedding Hincl) tr = tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk32" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk32"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl X Y</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> <span class="nv">tr</span> : list transition_item,
  VLSM_embedding_finite_trace_project
    (VLSM_incl_is_embedding Hincl) tr = tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk33" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk33"><span class="nb">induction</span> tr; [<span class="bp">done</span> |].</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl X Y</span></span></span><br><span><var>a</var><span class="hyp-type"><b>: </b><span>transition_item</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>IHtr</var><span class="hyp-type"><b>: </b><span>VLSM_embedding_finite_trace_project
  (VLSM_incl_is_embedding Hincl) tr = tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_embedding_finite_trace_project
  (VLSM_incl_is_embedding Hincl) (a :: tr) = a :: tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk34" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk34"><span class="nb">simpl</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl X Y</span></span></span><br><span><var>a</var><span class="hyp-type"><b>: </b><span>transition_item</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>IHtr</var><span class="hyp-type"><b>: </b><span>VLSM_embedding_finite_trace_project
  (VLSM_incl_is_embedding Hincl) tr = tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">pre_VLSM_embedding_transition_item_project T T id id a
:: VLSM_embedding_finite_trace_project
     (VLSM_incl_is_embedding Hincl) tr = a :: tr</div></blockquote></div></div></small><span class="alectryon-wsp"> </span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk35" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk35"><span class="nb">f_equal</span>; [| <span class="bp">done</span>].</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl X Y</span></span></span><br><span><var>a</var><span class="hyp-type"><b>: </b><span>transition_item</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>IHtr</var><span class="hyp-type"><b>: </b><span>VLSM_embedding_finite_trace_project
  (VLSM_incl_is_embedding Hincl) tr = tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">pre_VLSM_embedding_transition_item_project T T id id a =
a</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">destruct</span> a.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">End</span> <span class="nf">sec_VLSM_inclusion</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Notation</span> <span class="nf">VLSM_incl</span> X Y := (VLSM_incl_part (vlsm_machine X) (vlsm_machine Y)).</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Section</span> <span class="nf">sec_VLSM_incl_preservation</span>.</span></span></pre><div class="doc">
<a id="lab2"></a><h2 class="section">VLSM inclusion preservation</h2>
</div><pre class="alectryon-io highlight"><!-- Generator: Alectryon --><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Context</span>
  {<span class="nv">message</span> : <span class="kt">Type</span>}
  {<span class="nv">T</span> : VLSMType message}
  (<span class="nv">MX</span> <span class="nv">MY</span> : VLSMMachine T)
  (<span class="nv">X</span> := mk_vlsm MX)
  (<span class="nv">Y</span> := mk_vlsm MY)
  .</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Definition</span> <span class="nf">weak_incl_valid_preservation</span> : <span class="kt">Prop</span> :=
  weak_embedding_valid_preservation X Y id id.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Definition</span> <span class="nf">strong_incl_valid_preservation</span> : <span class="kt">Prop</span> :=
  strong_embedding_valid_preservation X Y id id.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Definition</span> <span class="nf">weak_incl_transition_preservation</span> : <span class="kt">Prop</span> :=
  weak_embedding_transition_preservation X Y id id.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Definition</span> <span class="nf">strong_incl_transition_preservation</span> : <span class="kt">Prop</span> :=
  strong_embedding_transition_preservation X Y id id.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Definition</span> <span class="nf">strong_incl_initial_state_preservation</span> : <span class="kt">Prop</span> :=
  strong_projection_initial_state_preservation X Y id.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Definition</span> <span class="nf">weak_incl_initial_message_preservation</span> : <span class="kt">Prop</span> :=
  weak_embedding_initial_message_preservation X Y id.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Definition</span> <span class="nf">strong_incl_initial_message_preservation</span> : <span class="kt">Prop</span> :=
  strong_embedding_initial_message_preservation X Y.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">End</span> <span class="nf">sec_VLSM_incl_preservation</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Section</span> <span class="nf">sec_VLSM_incl_properties</span>.</span></span></pre><div class="doc">
<a id="lab3"></a><h2 class="section">VLSM inclusion properties</h2>
</div><pre class="alectryon-io highlight"><!-- Generator: Alectryon --><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Context</span>
  {<span class="nv">message</span> : <span class="kt">Type</span>} [T : VLSMType message]
  [MX MY : VLSMMachine T]
  (Hincl : VLSM_incl_part MX MY)
  (X := mk_vlsm MX)
  (Y := mk_vlsm MY)
  .</span></span></pre><div class="doc">
VLSM inclusion specialized to finite trace. 
</div><pre class="alectryon-io highlight"><!-- Generator: Alectryon --><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk36" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk36"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_finite_valid_trace</span>
  (<span class="nv">s</span> : state X)
  (<span class="nv">tr</span> : list (transition_item X))
  (<span class="nv">Htr</span> : finite_valid_trace X s tr)
  : finite_valid_trace Y s tr.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>finite_valid_trace X s tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace Y s tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk37" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk37"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>finite_valid_trace X s tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace Y s tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk38" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk38"><span class="nb">apply</span> (VLSM_embedding_finite_valid_trace (VLSM_incl_is_embedding Hincl))
    <span class="kr">in</span> Htr.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>finite_valid_trace
  {| vlsm_type := T; vlsm_machine := MY |}
  (id s)
  (VLSM_embedding_finite_trace_project
     (VLSM_incl_is_embedding Hincl) tr)</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace Y s tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">rewrite</span> (VLSM_incl_is_embedding_finite_trace_project Hincl) <span class="kr">in</span> Htr.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk39" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk39"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_finite_valid_trace_init_to</span>
  (<span class="nv">s</span> <span class="nv">f</span> : state X)
  (<span class="nv">tr</span> : list (transition_item X))
  (<span class="nv">Htr</span> : finite_valid_trace_init_to X s f tr)
  : finite_valid_trace_init_to Y s f tr.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s, f</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>finite_valid_trace_init_to X s f tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_init_to Y s f tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk3a" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk3a"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s, f</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>finite_valid_trace_init_to X s f tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_init_to Y s f tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk3b" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk3b"><span class="nb">apply</span> (VLSM_embedding_finite_valid_trace_init_to (VLSM_incl_is_embedding Hincl))
    <span class="kr">in</span> Htr.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s, f</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>finite_valid_trace_init_to
  {| vlsm_type := T; vlsm_machine := MY |}
  (id s) (id f)
  (VLSM_embedding_finite_trace_project
     (VLSM_incl_is_embedding Hincl) tr)</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_init_to Y s f tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">rewrite</span> (VLSM_incl_is_embedding_finite_trace_project Hincl) <span class="kr">in</span> Htr.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk3c" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk3c"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_valid_state</span>
  (<span class="nv">s</span> : state X)
  (<span class="nv">Hs</span> : valid_state_prop X s)
  : valid_state_prop Y s.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>Hs</var><span class="hyp-type"><b>: </b><span>valid_state_prop X s</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">valid_state_prop Y s</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk3d" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk3d"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>Hs</var><span class="hyp-type"><b>: </b><span>valid_state_prop X s</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">valid_state_prop Y s</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> (VLSM_embedding_valid_state (VLSM_incl_is_embedding Hincl)).</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk3e" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk3e"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_initial_state</span>
  (<span class="nv">is</span> : state X)
  : initial_state_prop X <span class="kr">is</span> -&gt; initial_state_prop Y <span class="kr">is</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">initial_state_prop <span class="kr">is</span> ‚Üí initial_state_prop <span class="kr">is</span></div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk3f" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk3f"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">initial_state_prop <span class="kr">is</span> ‚Üí initial_state_prop <span class="kr">is</span></div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> (VLSM_embedding_initial_state (VLSM_incl_is_embedding Hincl)).</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk40" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk40"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_finite_valid_trace_from</span>
  (<span class="nv">s</span> : state X)
  (<span class="nv">tr</span> : list (transition_item X))
  (<span class="nv">Htr</span> : finite_valid_trace_from X s tr)
  : finite_valid_trace_from Y s tr.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>finite_valid_trace_from X s tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_from Y s tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk41" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk41"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>finite_valid_trace_from X s tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_from Y s tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk42" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk42"><span class="nb">apply</span> (VLSM_embedding_finite_valid_trace_from (VLSM_incl_is_embedding Hincl))
    <span class="kr">in</span> Htr.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>finite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MY |}
  (id s)
  (VLSM_embedding_finite_trace_project
     (VLSM_incl_is_embedding Hincl) tr)</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_from Y s tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">rewrite</span> (VLSM_incl_is_embedding_finite_trace_project Hincl) <span class="kr">in</span> Htr.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk43" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk43"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_finite_valid_trace_from_to</span>
  (<span class="nv">s</span> <span class="nv">f</span> : state X)
  (<span class="nv">tr</span> : list (transition_item X))
  (<span class="nv">Htr</span> : finite_valid_trace_from_to X s f tr)
  : finite_valid_trace_from_to Y s f tr.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s, f</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>finite_valid_trace_from_to X s f tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_from_to Y s f tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk44" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk44"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s, f</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>finite_valid_trace_from_to X s f tr</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_from_to Y s f tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk45" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk45"><span class="nb">apply</span> (VLSM_embedding_finite_valid_trace_from_to (VLSM_incl_is_embedding Hincl))
    <span class="kr">in</span> Htr.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s, f</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>finite_valid_trace_from_to
  {| vlsm_type := T; vlsm_machine := MY |}
  (id s) (id f)
  (VLSM_embedding_finite_trace_project
     (VLSM_incl_is_embedding Hincl) tr)</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_from_to Y s f tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">rewrite</span> (VLSM_incl_is_embedding_finite_trace_project Hincl) <span class="kr">in</span> Htr.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk46" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk46"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_in_futures</span>
  (<span class="nv">s1</span> <span class="nv">s2</span> : state X)
  : in_futures X s1 s2 -&gt; in_futures Y s1 s2.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s1, s2</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">in_futures X s1 s2 ‚Üí in_futures Y s1 s2</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk47" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk47"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s1, s2</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">in_futures X s1 s2 ‚Üí in_futures Y s1 s2</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> (VLSM_embedding_in_futures (VLSM_incl_is_embedding Hincl)).</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk48" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk48"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_input_valid_transition</span>
  : <span class="kr">forall</span> <span class="nv">l</span> <span class="nv">s</span> <span class="nv">im</span> <span class="nv">s&#39;</span> <span class="nv">om</span>,
  input_valid_transition X l (s, im) (s&#39;, om) -&gt;
  input_valid_transition Y l (s, im) (s&#39;, om).</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> (<span class="nv">l</span> : label X) (<span class="nv">s</span> : state X) (<span class="nv">im</span> : option message) 
  (<span class="nv">s&#39;</span> : state X) (<span class="nv">om</span> : option message),
  input_valid_transition X l (s, im) (s&#39;, om)
  ‚Üí input_valid_transition Y l (s, im) (s&#39;, om)</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk49" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk49"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> (<span class="nv">l</span> : label X) (<span class="nv">s</span> : state X) (<span class="nv">im</span> : option message) 
  (<span class="nv">s&#39;</span> : state X) (<span class="nv">om</span> : option message),
  input_valid_transition X l (s, im) (s&#39;, om)
  ‚Üí input_valid_transition Y l (s, im) (s&#39;, om)</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> (VLSM_embedding_input_valid_transition (VLSM_incl_is_embedding Hincl)).</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk4a" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk4a"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_input_valid</span>
  : <span class="kr">forall</span> <span class="nv">l</span> <span class="nv">s</span> <span class="nv">im</span>,
  input_valid X l (s, im) -&gt;
  input_valid Y l (s, im).</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> (<span class="nv">l</span> : label X) (<span class="nv">s</span> : state X) (<span class="nv">im</span> : option message),
  input_valid X l (s, im) ‚Üí input_valid Y l (s, im)</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk4b" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk4b"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> (<span class="nv">l</span> : label X) (<span class="nv">s</span> : state X) (<span class="nv">im</span> : option message),
  input_valid X l (s, im) ‚Üí input_valid Y l (s, im)</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> (VLSM_embedding_input_valid (VLSM_incl_is_embedding Hincl)).</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span></span></pre><div class="doc">
<span class="inlinecode"><span class="id" title="var">VLSM_incl</span></span> almost implies inclusion of the <span class="inlinecode"><span class="id" title="var">valid_state_message_prop</span></span> sets.
  Some additional hypotheses are required because <span class="inlinecode"><span class="id" title="var">VLSM_incl</span></span> only
  refers to traces, and <span class="inlinecode"><span class="id" title="var">valid_initial_state_message</span></span> means that
  <span class="inlinecode"><span class="id" title="var">valid_state_message_prop</span></span> includes some pairs that do not appear in any
  transition.

</div><pre class="alectryon-io highlight"><!-- Generator: Alectryon --><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk4c" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk4c"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_valid_state_message</span>
  (<span class="nv">Hmessage</span> : strong_incl_initial_message_preservation MX MY)
  : <span class="kr">forall</span> <span class="nv">s</span> <span class="nv">om</span>, valid_state_message_prop X s om -&gt; valid_state_message_prop Y s om.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hmessage</var><span class="hyp-type"><b>: </b><span>strong_incl_initial_message_preservation MX
  MY</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state X) (<span class="nv">om</span> : option message),
  valid_state_message_prop X s om
  ‚Üí valid_state_message_prop Y s om</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk4d" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk4d"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hmessage</var><span class="hyp-type"><b>: </b><span>strong_incl_initial_message_preservation MX
  MY</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> (<span class="nv">s</span> : state X) (<span class="nv">om</span> : option message),
  valid_state_message_prop X s om
  ‚Üí valid_state_message_prop Y s om</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk4e" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk4e"><span class="nb">intros</span> s om.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hmessage</var><span class="hyp-type"><b>: </b><span>strong_incl_initial_message_preservation MX
  MY</span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>om</var><span class="hyp-type"><b>: </b><span>option message</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">valid_state_message_prop X s om
‚Üí valid_state_message_prop Y s om</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> (VLSM_embedding_valid_state_message (VLSM_incl_is_embedding Hincl)).</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk4f" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk4f"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_can_produce</span>
  (<span class="nv">s</span> : state T)
  (<span class="nv">om</span> : option message)
  : option_can_produce X s om -&gt; option_can_produce Y s om.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>om</var><span class="hyp-type"><b>: </b><span>option message</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">option_can_produce X s om ‚Üí option_can_produce Y s om</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk50" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk50"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>om</var><span class="hyp-type"><b>: </b><span>option message</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">option_can_produce X s om ‚Üí option_can_produce Y s om</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> (VLSM_embedding_can_produce (VLSM_incl_is_embedding Hincl)).</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk51" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk51"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_can_emit</span>
  (<span class="nv">m</span> : message)
  : can_emit X m -&gt; can_emit Y m.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>m</var><span class="hyp-type"><b>: </b><span>message</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">can_emit X m ‚Üí can_emit Y m</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk52" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk52"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>m</var><span class="hyp-type"><b>: </b><span>message</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">can_emit X m ‚Üí can_emit Y m</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> (VLSM_embedding_can_emit (VLSM_incl_is_embedding Hincl)).</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk53" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk53"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_valid_message</span> :
  strong_incl_initial_message_preservation MX MY -&gt;
  <span class="kr">forall</span> (<span class="nv">m</span> : message),
    valid_message_prop X m -&gt; valid_message_prop Y m.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">strong_incl_initial_message_preservation MX MY
‚Üí <span class="kr">‚àÄ</span> <span class="nv">m</span> : message,
    valid_message_prop X m ‚Üí valid_message_prop Y m</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk54" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk54"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">strong_incl_initial_message_preservation MX MY
‚Üí <span class="kr">‚àÄ</span> <span class="nv">m</span> : message,
    valid_message_prop X m ‚Üí valid_message_prop Y m</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk55" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk55"><span class="nb">intros</span> Hinitial_valid_message m [s Hm].</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hinitial_valid_message</var><span class="hyp-type"><b>: </b><span>strong_incl_initial_message_preservation
  MX MY</span></span></span><br><span><var>m</var><span class="hyp-type"><b>: </b><span>message</span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>Hm</var><span class="hyp-type"><b>: </b><span>valid_state_message_prop X s (Some m)</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">valid_message_prop Y m</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="kr">exists</span> <span class="nv">s</span>; <span class="nb">revert</span> Hm; <span class="nb">apply</span> VLSM_incl_valid_state_message.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk56" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk56"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_infinite_valid_trace_from</span>
  <span class="nv">s</span> <span class="nv">ls</span>
  : infinite_valid_trace_from X s ls -&gt;
    infinite_valid_trace_from Y s ls.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace_from X s ls
‚Üí infinite_valid_trace_from Y s ls</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk57" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk57"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace_from X s ls
‚Üí infinite_valid_trace_from Y s ls</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk58" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk58"><span class="nb">intros</span> Hls.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>Hls</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from X s ls</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace_from Y s ls</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk59" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk59"><span class="nb">apply</span> (VLSM_embedding_infinite_valid_trace_from (VLSM_incl_is_embedding Hincl)) <span class="kr">in</span> Hls.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>Hls</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MY |}
  (id s)
  (VLSM_embedding_infinite_trace_project
     (VLSM_incl_is_embedding Hincl) ls)</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace_from Y s ls</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk5a" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk5a"><span class="nb">revert</span> Hls.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace_from
  {| vlsm_type := T; vlsm_machine := MY |} (id s)
  (VLSM_embedding_infinite_trace_project
     (VLSM_incl_is_embedding Hincl) ls)
‚Üí infinite_valid_trace_from Y s ls</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk5b" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk5b"><span class="nb">apply</span> infinite_valid_trace_from_EqSt.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">Streams.EqSt
  (VLSM_embedding_infinite_trace_project
     (VLSM_incl_is_embedding Hincl) ls) ls</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk5c" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk5c"><span class="nb">apply</span> Streams.ntheq_eqst.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> <span class="nv">n</span> : nat,
  Streams.Str_nth n
    (VLSM_embedding_infinite_trace_project
       (VLSM_incl_is_embedding Hincl) ls) =
  Streams.Str_nth n ls</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk5d" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk5d"><span class="nb">unfold</span> VLSM_embedding_infinite_trace_project, pre_VLSM_embedding_infinite_trace_project.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> <span class="nv">n</span> : nat,
  Streams.Str_nth n
    (Streams.map
       (pre_VLSM_embedding_transition_item_project
          {| vlsm_type := T; vlsm_machine := MX |}
          {| vlsm_type := T; vlsm_machine := MY |} id
          id) ls) = Streams.Str_nth n ls</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk5e" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk5e"><span class="nb">intro</span> n.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>n</var><span class="hyp-type"><b>: </b><span>nat</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">Streams.Str_nth n
  (Streams.map
     (pre_VLSM_embedding_transition_item_project
        {| vlsm_type := T; vlsm_machine := MX |}
        {| vlsm_type := T; vlsm_machine := MY |} id id)
     ls) = Streams.Str_nth n ls</div></blockquote></div></div></small><span class="alectryon-wsp"> </span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk5f" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk5f"><span class="nb">rewrite</span> Streams.Str_nth_map.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>n</var><span class="hyp-type"><b>: </b><span>nat</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">pre_VLSM_embedding_transition_item_project
  {| vlsm_type := T; vlsm_machine := MX |}
  {| vlsm_type := T; vlsm_machine := MY |} id id
  (Streams.Str_nth n ls) = Streams.Str_nth n ls</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">destruct</span> (Streams.Str_nth _ _).</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk60" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk60"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_infinite_valid_trace</span>
  <span class="nv">s</span> <span class="nv">ls</span>
  : infinite_valid_trace X s ls -&gt; infinite_valid_trace Y s ls.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace X s ls
‚Üí infinite_valid_trace Y s ls</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk61" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk61"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace X s ls
‚Üí infinite_valid_trace Y s ls</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk62" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk62"><span class="nb">intros</span> [Htr His].</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from X s ls</span></span></span><br><span><var>His</var><span class="hyp-type"><b>: </b><span>initial_state_prop s</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace Y s ls</div></blockquote></div></div></small><span class="alectryon-wsp"> </span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk63" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk63"><span class="nb">split</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from X s ls</span></span></span><br><span><var>His</var><span class="hyp-type"><b>: </b><span>initial_state_prop s</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace_from Y s ls</div></blockquote><div class="alectryon-extra-goals"><input class="alectryon-extra-goal-toggle" id="VLSMInclusion-v-chk64" style="display: none" type="checkbox"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from X s ls</span></span></span><br><span><var>His</var><span class="hyp-type"><b>: </b><span>initial_state_prop s</span></span></span><br></div><label class="goal-separator" for="VLSMInclusion-v-chk64"><hr></label><div class="goal-conclusion">initial_state_prop s</div></blockquote></div></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk65" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk65">-</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from X s ls</span></span></span><br><span><var>His</var><span class="hyp-type"><b>: </b><span>initial_state_prop s</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace_from Y s ls</div></blockquote></div></div></small><span class="alectryon-wsp"> </span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> VLSM_incl_infinite_valid_trace_from.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk66" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk66">-</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br><span><var>Htr</var><span class="hyp-type"><b>: </b><span>infinite_valid_trace_from X s ls</span></span></span><br><span><var>His</var><span class="hyp-type"><b>: </b><span>initial_state_prop s</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">initial_state_prop s</div></blockquote></div></div></small><span class="alectryon-wsp"> </span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> VLSM_incl_initial_state.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk67" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk67"><span class="kn">Lemma</span> <span class="nf">VLSM_incl_valid_trace</span>
  : <span class="kr">forall</span> <span class="nv">t</span>, valid_trace_prop X t -&gt; valid_trace_prop Y t.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> <span class="nv">t</span> : Trace,
  valid_trace_prop X t ‚Üí valid_trace_prop Y t</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk68" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk68"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> <span class="nv">t</span> : Trace,
  valid_trace_prop X t ‚Üí valid_trace_prop Y t</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk69" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk69"><span class="nb">intros</span> [s tr | s tr]; <span class="nb">simpl</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace X s tr ‚Üí finite_valid_trace Y s tr</div></blockquote><div class="alectryon-extra-goals"><input class="alectryon-extra-goal-toggle" id="VLSMInclusion-v-chk6a" style="display: none" type="checkbox"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br></div><label class="goal-separator" for="VLSMInclusion-v-chk6a"><hr></label><div class="goal-conclusion">infinite_valid_trace X s tr
‚Üí infinite_valid_trace Y s tr</div></blockquote></div></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk6b" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk6b">-</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace X s tr ‚Üí finite_valid_trace Y s tr</div></blockquote></div></div></small><span class="alectryon-wsp"> </span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> VLSM_incl_finite_valid_trace.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk6c" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk6c">-</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_incl_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace X s tr
‚Üí infinite_valid_trace Y s tr</div></blockquote></div></div></small><span class="alectryon-wsp"> </span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> VLSM_incl_infinite_valid_trace.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">End</span> <span class="nf">sec_VLSM_incl_properties</span>.</span></span></pre><div class="doc">
We instantiate the above for VLSM inclusions 
</div><pre class="alectryon-io highlight"><!-- Generator: Alectryon --><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Section</span> <span class="nf">sec_basic_VLSM_incl</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Context</span>
  {<span class="nv">message</span> : <span class="kt">Type</span>}
  {<span class="nv">T</span> : VLSMType message}
  (<span class="nv">MX</span> <span class="nv">MY</span> : VLSMMachine T)
  (<span class="nv">X</span> := mk_vlsm MX)
  (<span class="nv">Y</span> := mk_vlsm MY)
  .</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk6d" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk6d"><span class="kn">Lemma</span> <span class="nf">basic_VLSM_incl</span>
  (<span class="nv">Hinitial_state</span> : strong_incl_initial_state_preservation MX MY)
  (<span class="nv">Hinitial_valid_message</span> : weak_incl_initial_message_preservation MX MY)
  (<span class="nv">Hvalid</span> : weak_incl_valid_preservation MX MY)
  (<span class="nv">Htransition</span> : weak_incl_transition_preservation MX MY)
  : VLSM_incl X Y.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hinitial_state</var><span class="hyp-type"><b>: </b><span>strong_incl_initial_state_preservation
  MX MY</span></span></span><br><span><var>Hinitial_valid_message</var><span class="hyp-type"><b>: </b><span>weak_incl_initial_message_preservation
  MX MY</span></span></span><br><span><var>Hvalid</var><span class="hyp-type"><b>: </b><span>weak_incl_valid_preservation MX MY</span></span></span><br><span><var>Htransition</var><span class="hyp-type"><b>: </b><span>weak_incl_transition_preservation MX MY</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X Y</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk6e" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk6e"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hinitial_state</var><span class="hyp-type"><b>: </b><span>strong_incl_initial_state_preservation
  MX MY</span></span></span><br><span><var>Hinitial_valid_message</var><span class="hyp-type"><b>: </b><span>weak_incl_initial_message_preservation
  MX MY</span></span></span><br><span><var>Hvalid</var><span class="hyp-type"><b>: </b><span>weak_incl_valid_preservation MX MY</span></span></span><br><span><var>Htransition</var><span class="hyp-type"><b>: </b><span>weak_incl_transition_preservation MX MY</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X Y</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> VLSM_incl_embedding_iff, basic_VLSM_embedding.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk6f" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk6f"><span class="kn">Lemma</span> <span class="nf">basic_VLSM_strong_incl</span>
  (<span class="nv">Hinitial_state</span> : strong_incl_initial_state_preservation MX MY)
  (<span class="nv">Hinitial_valid_message</span> : strong_incl_initial_message_preservation MX MY)
  (<span class="nv">Hvalid</span> : strong_incl_valid_preservation MX MY)
  (<span class="nv">Htransition</span> : strong_incl_transition_preservation MX MY)
  : VLSM_incl X Y.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hinitial_state</var><span class="hyp-type"><b>: </b><span>strong_incl_initial_state_preservation
  MX MY</span></span></span><br><span><var>Hinitial_valid_message</var><span class="hyp-type"><b>: </b><span>strong_incl_initial_message_preservation
  MX MY</span></span></span><br><span><var>Hvalid</var><span class="hyp-type"><b>: </b><span>strong_incl_valid_preservation MX MY</span></span></span><br><span><var>Htransition</var><span class="hyp-type"><b>: </b><span>strong_incl_transition_preservation MX
  MY</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X Y</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMInclusion-v-chk70" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMInclusion-v-chk70"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Hinitial_state</var><span class="hyp-type"><b>: </b><span>strong_incl_initial_state_preservation
  MX MY</span></span></span><br><span><var>Hinitial_valid_message</var><span class="hyp-type"><b>: </b><span>strong_incl_initial_message_preservation
  MX MY</span></span></span><br><span><var>Hvalid</var><span class="hyp-type"><b>: </b><span>strong_incl_valid_preservation MX MY</span></span></span><br><span><var>Htransition</var><span class="hyp-type"><b>: </b><span>strong_incl_transition_preservation MX
  MY</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_incl X Y</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">apply</span> VLSM_incl_embedding_iff, basic_VLSM_strong_embedding.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">End</span> <span class="nf">sec_basic_VLSM_incl</span>.</span></span></pre></article></body></html>