
<!DOCTYPE html>

<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta charset="utf-8" />
    <title>Defines &#8212; yaul  documentation</title>
    <link rel="stylesheet" href="../_static/app.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" type="text/css" href="../_static/breathe.css" />
    <script id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/language_data.js"></script>
    <link rel="index" title="Index" href="../genindex/" />
    <link rel="search" title="Search" href="../search/" />
    <link rel="next" title="&lt;no title&gt;" href="../cpu_ubc/" />
    <link rel="prev" title="Inline functions" href="../cpu_frt/" />

<script type="text/javascript" src="_static/sidebar.js"></script>

<link rel="stylesheet" href="https://use.typekit.net/isi7ftn.css">
<script>try{Typekit.load({ async: true });}catch(e){}</script>
<script type="text/javascript" src="../_static/copybutton.js"></script>


  </head><body>
<div class="related">
    <h3>Navigation</h3>
    <ul>
      <li class="right">
	<a href="../cpu_ubc/" title="&lt;no title&gt;">
	  Next &raquo;
	</a>
      </li>
      <li class="right">
	<a href="../cpu_frt/" title="Inline functions">
	  &laquo; Previous
	</a>
	 |
      </li>
      <li>
	<a href="../">Index</a>
	 &#187;
      </li>
      
      <li>Defines</li> 
    </ul>
</div>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <div class="section" id="defines">
<h1>Defines<a class="headerlink" href="#defines" title="Permalink to this headline">¶</a></h1>
<div class="section" id="interrupt">
<h2>Interrupt<a class="headerlink" href="#interrupt" title="Permalink to this headline">¶</a></h2>
<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_POWER_ON_RESET_PC">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga778e9e3867507fe0fb921b32ccf8161e"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_POWER_ON_RESET_PC</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_POWER_ON_RESET_PC" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_POWER_ON_RESET_SP">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga2453913377b89f86d194bb94bfbe7aba"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_POWER_ON_RESET_SP</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_POWER_ON_RESET_SP" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_MANUAL_RESET_PC">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1gaeec7c3e22ced71ec0bd0bdaf66543ca2"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_MANUAL_RESET_PC</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_MANUAL_RESET_PC" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_MANUAL_RESET_SP">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga7582a455652f048c5a09c93b66a0e58c"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_MANUAL_RESET_SP</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_MANUAL_RESET_SP" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_ILLEGAL_INSTRUCTION">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga94682e421031c2bc5463c6726d7962f8"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_ILLEGAL_INSTRUCTION</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_ILLEGAL_INSTRUCTION" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_ILLEGAL_SLOT">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga56b976786503221b566c5fe9b0853a80"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_ILLEGAL_SLOT</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_ILLEGAL_SLOT" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_CPU_ADDRESS_ERROR">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga5c99a02b87464f00d793559d28245961"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_CPU_ADDRESS_ERROR</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_CPU_ADDRESS_ERROR" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_DMA_ADDRESS_ERROR">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga24629ea7b2368de2b4a5bb7eecb9e7b2"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_DMA_ADDRESS_ERROR</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_DMA_ADDRESS_ERROR" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_NMI">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1gacb0ce449424f1133ebbcec3cb7d8b65f"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_NMI</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_NMI" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_UBC">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga9afb0558a0e1e4d279a04f56a9a80fb3"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_UBC</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_UBC" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_BREAK">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1gafc3934aa4ae1870a89d4c859a8ec6409"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_BREAK</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_BREAK" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_SCI_ERI">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1gac99e2b23c9f31bb182c5fa3f9393d033"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_SCI_ERI</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_SCI_ERI" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_SCI_RXI">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga31eeeaf9c5b188ebabb57b70745a1b88"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_SCI_RXI</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_SCI_RXI" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_SCI_TXI">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1gad48a8b35d7aaccbb60fb555e81a72e2c"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_SCI_TXI</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_SCI_TXI" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_SCI_TEI">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga5583d66657f631bbc3abdf10e15431a1"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_SCI_TEI</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_SCI_TEI" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_FRT_ICI">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga64aaca97e6d0036eb507890590f77dae"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_FRT_ICI</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_FRT_ICI" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_FRT_OCI">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga8d9caf7355bd3ad24cc8d8b04159b9f8"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_FRT_OCI</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_FRT_OCI" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_FRT_OVI">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1gaffe029bf906f4634cc708e44a2f0054e"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_FRT_OVI</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_FRT_OVI" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_FREE_67">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1gab5a3eddd7e858dd0a7fdc3569a99b1c4"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_FREE_67</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_FREE_67" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_WDT_ITI">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1gae7af72c6e062322a7f58b0262b0b3dde"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_WDT_ITI</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_WDT_ITI" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_BSC">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga5600f20cfd54aaa6c12e31e1b6c52e6f"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_BSC</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_BSC" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_FREE_6A">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga4d6eed46aee3c02bf53c754249b2e013"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_FREE_6A</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_FREE_6A" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_FREE_6B">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1gafa1a250361f30652767a153fa1815d77"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_FREE_6B</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_FREE_6B" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_DMAC0">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga6fcdd01321f863556c418bac62e36a4d"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_DMAC0</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_DMAC0" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_DMAC1">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga5aafa15f5469054143b7529de0c004fc"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_DMAC1</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_DMAC1" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_DIVU_OVFI">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1gaac8928e7f415d04a582fae8f5b665085"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_DIVU_OVFI</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_DIVU_OVFI" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_FREE_6F">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga906fe66bd43f073c2bfa1ca5cd3260ec"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_FREE_6F</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_FREE_6F" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_SLAVE_ENTRY">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga69da3e1879ba80ed85cf576cf5aecbe5"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_SLAVE_ENTRY</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_SLAVE_ENTRY" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_MASTER_BASE">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1ga182da6e00dc06a727a013a7f45222167"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_MASTER_BASE</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_MASTER_BASE" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_INTERRUPT_SLAVE_BASE">
<span class="target" id="group__CPU__INTC__INTERRUPT__DEFINES_1gaba344807301589cb06ba6405b4ce063f"></span><code class="sig-name descname">CPU_INTC_INTERRUPT_SLAVE_BASE</code><a class="headerlink" href="#c.CPU_INTC_INTERRUPT_SLAVE_BASE" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

</div>
<div class="section" id="priority">
<h2>Priority<a class="headerlink" href="#priority" title="Permalink to this headline">¶</a></h2>
<dl class="macro">
<dt id="c.CPU_INTC_PRIORITY_VBLANK_IN">
<span class="target" id="group__CPU__INTC__PRIORITY__DEFINES_1gaa206ea0422cb66f0c4ff4d072f3a9789"></span><code class="sig-name descname">CPU_INTC_PRIORITY_VBLANK_IN</code><a class="headerlink" href="#c.CPU_INTC_PRIORITY_VBLANK_IN" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_PRIORITY_VBLANK_OUT">
<span class="target" id="group__CPU__INTC__PRIORITY__DEFINES_1ga427a66cb2f1a80dc72ba20c62c153553"></span><code class="sig-name descname">CPU_INTC_PRIORITY_VBLANK_OUT</code><a class="headerlink" href="#c.CPU_INTC_PRIORITY_VBLANK_OUT" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_PRIORITY_HBLANK_IN">
<span class="target" id="group__CPU__INTC__PRIORITY__DEFINES_1gad1cebd290b50f5b5413d0309d7a2e96a"></span><code class="sig-name descname">CPU_INTC_PRIORITY_HBLANK_IN</code><a class="headerlink" href="#c.CPU_INTC_PRIORITY_HBLANK_IN" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_PRIORITY_TIMER_0">
<span class="target" id="group__CPU__INTC__PRIORITY__DEFINES_1ga20f664430c58463c264bed3418ca8fca"></span><code class="sig-name descname">CPU_INTC_PRIORITY_TIMER_0</code><a class="headerlink" href="#c.CPU_INTC_PRIORITY_TIMER_0" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_PRIORITY_TIMER_1">
<span class="target" id="group__CPU__INTC__PRIORITY__DEFINES_1gae37d79da46f39ee4989d35d8a83663c6"></span><code class="sig-name descname">CPU_INTC_PRIORITY_TIMER_1</code><a class="headerlink" href="#c.CPU_INTC_PRIORITY_TIMER_1" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_PRIORITY_DSP_END">
<span class="target" id="group__CPU__INTC__PRIORITY__DEFINES_1gaf43b4bbb9067581d8fc55d798e87971a"></span><code class="sig-name descname">CPU_INTC_PRIORITY_DSP_END</code><a class="headerlink" href="#c.CPU_INTC_PRIORITY_DSP_END" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_PRIORITY_SOUND_REQUEST">
<span class="target" id="group__CPU__INTC__PRIORITY__DEFINES_1ga833f975129f9f27cec537e585e7a6fc4"></span><code class="sig-name descname">CPU_INTC_PRIORITY_SOUND_REQUEST</code><a class="headerlink" href="#c.CPU_INTC_PRIORITY_SOUND_REQUEST" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_PRIORITY_SYSTEM_MANAGER">
<span class="target" id="group__CPU__INTC__PRIORITY__DEFINES_1ga972599f22800f749cfc7a38b66abe4a0"></span><code class="sig-name descname">CPU_INTC_PRIORITY_SYSTEM_MANAGER</code><a class="headerlink" href="#c.CPU_INTC_PRIORITY_SYSTEM_MANAGER" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_PRIORITY_PAD_INTERRUPT">
<span class="target" id="group__CPU__INTC__PRIORITY__DEFINES_1gae4840faaafe151ffd4742294bc928f27"></span><code class="sig-name descname">CPU_INTC_PRIORITY_PAD_INTERRUPT</code><a class="headerlink" href="#c.CPU_INTC_PRIORITY_PAD_INTERRUPT" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_PRIORITY_LEVEL_2_DMA">
<span class="target" id="group__CPU__INTC__PRIORITY__DEFINES_1ga3e73105dd948b47c84d74e3b3195549d"></span><code class="sig-name descname">CPU_INTC_PRIORITY_LEVEL_2_DMA</code><a class="headerlink" href="#c.CPU_INTC_PRIORITY_LEVEL_2_DMA" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_PRIORITY_LEVEL_1_DMA">
<span class="target" id="group__CPU__INTC__PRIORITY__DEFINES_1gae3386d4714de63ad243b08cdf1745fc1"></span><code class="sig-name descname">CPU_INTC_PRIORITY_LEVEL_1_DMA</code><a class="headerlink" href="#c.CPU_INTC_PRIORITY_LEVEL_1_DMA" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_PRIORITY_LEVEL_0_DMA">
<span class="target" id="group__CPU__INTC__PRIORITY__DEFINES_1gae64d60cad807744495dc95081e8fdcdc"></span><code class="sig-name descname">CPU_INTC_PRIORITY_LEVEL_0_DMA</code><a class="headerlink" href="#c.CPU_INTC_PRIORITY_LEVEL_0_DMA" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_PRIORITY_DMA_ILLEGAL">
<span class="target" id="group__CPU__INTC__PRIORITY__DEFINES_1ga274e6f183c69b4717f856363e45ccd0d"></span><code class="sig-name descname">CPU_INTC_PRIORITY_DMA_ILLEGAL</code><a class="headerlink" href="#c.CPU_INTC_PRIORITY_DMA_ILLEGAL" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="macro">
<dt id="c.CPU_INTC_PRIORITY_SPRITE_END">
<span class="target" id="group__CPU__INTC__PRIORITY__DEFINES_1ga89faf06be1a02c1bf9163dded9d693ad"></span><code class="sig-name descname">CPU_INTC_PRIORITY_SPRITE_END</code><a class="headerlink" href="#c.CPU_INTC_PRIORITY_SPRITE_END" title="Permalink to this definition">¶</a></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

</div>
</div>
<div class="section" id="inline-functions">
<h1>Inline functions<a class="headerlink" href="#inline-functions" title="Permalink to this headline">¶</a></h1>
<dl class="member">
<dt>
<span class="target" id="group__CPU__INTC__INLINE__FUNCTIONS_1ga057e539a439650289c9009db2b502c89"></span><code class="sig-name descname">void(*)(void) cpu_intc_ihr_get(uint32_t vector)</code></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="function">
<dt id="_CPPv416cpu_intc_ihr_set8uint32_tPFvvE">
<span id="_CPPv316cpu_intc_ihr_set8uint32_tPFvvE"></span><span id="_CPPv216cpu_intc_ihr_set8uint32_tPFvvE"></span><span class="target" id="group__CPU__INTC__INLINE__FUNCTIONS_1ga21a7975c63ba40f1d90c2a3f3773c2a1"></span><em class="property">static</em> void <code class="sig-name descname">cpu_intc_ihr_set</code><span class="sig-paren">(</span>uint32_t <em>vector</em>, void (*<em>ihr</em>)<span class="sig-paren">(</span>void<span class="sig-paren">)</span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv416cpu_intc_ihr_set8uint32_tPFvvE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="function">
<dt id="_CPPv418cpu_intc_ihr_clear8uint32_t">
<span id="_CPPv318cpu_intc_ihr_clear8uint32_t"></span><span id="_CPPv218cpu_intc_ihr_clear8uint32_t"></span><span id="cpu_intc_ihr_clear__uint32_t"></span><span class="target" id="group__CPU__INTC__INLINE__FUNCTIONS_1gaabb7c0d37e6219947497f5ef212e6d12"></span><em class="property">static</em> void <code class="sig-name descname">cpu_intc_ihr_clear</code><span class="sig-paren">(</span>uint32_t <em>vector</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv418cpu_intc_ihr_clear8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="function">
<dt id="_CPPv417cpu_intc_mask_getv">
<span id="_CPPv317cpu_intc_mask_getv"></span><span id="_CPPv217cpu_intc_mask_getv"></span><span id="cpu_intc_mask_get__void"></span><span class="target" id="group__CPU__INTC__INLINE__FUNCTIONS_1ga0db90f7486707a423fcd4baf894d3f67"></span><em class="property">static</em> uint8_t <code class="sig-name descname">cpu_intc_mask_get</code><span class="sig-paren">(</span>void<span class="sig-paren">)</span><a class="headerlink" href="#_CPPv417cpu_intc_mask_getv" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

<dl class="function">
<dt id="_CPPv417cpu_intc_mask_set7uint8_t">
<span id="_CPPv317cpu_intc_mask_set7uint8_t"></span><span id="_CPPv217cpu_intc_mask_set7uint8_t"></span><span id="cpu_intc_mask_set__uint8_t"></span><span class="target" id="group__CPU__INTC__INLINE__FUNCTIONS_1ga11501e22716ca9e43485dfe7907d49df"></span><em class="property">static</em> void <code class="sig-name descname">cpu_intc_mask_set</code><span class="sig-paren">(</span>uint8_t <em>mask</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv417cpu_intc_mask_set7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Not yet documented. </p>
</dd></dl>

</div>


          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper"><h3>On this page</h3>
<ul>
<li><a class="reference internal" href="#">Defines</a><ul>
<li><a class="reference internal" href="#interrupt">Interrupt</a></li>
<li><a class="reference internal" href="#priority">Priority</a></li>
</ul>
</li>
<li><a class="reference internal" href="#inline-functions">Inline functions</a></li>
</ul>


<h3>Page Source</h3>
<a href="../_sources/cpu_intc.rst.txt"
   rel="nofollow">Show Source</a>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
<footer class="footer">
  <p class="pull-right">
    <a href="#">Back to Top</a></p>
  <p>
  </p>
  <p>
    Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 2.4.0. Page design is based on Astropy's bootstrap-astropy theme in <a href="https://github.com/astropy/astropy-helpers">astropy-helpers</a>. <br />
  </p>
  <p>
    &copy; Copyright 2020, Israel Jacquez<br/>
  </p>
</footer>
  </body>
</html>