proc main(uint64 a0_0, uint64 a1_0, uint64 a2_0, uint64 a3_0) =
{ true && true }
mov small14_0_1 a0_0;
mov small14_8_1 a1_0;
mov small14_16_1 a2_0;
mov small14_24_1 a3_0;
mov v1_1 small14_0_1;
vpc v2_1@uint128 v1_1;
mov value_lo_1 18446741874686295552@uint64;
mov value_hi_1 2199023255551@uint64;
join value_1 value_hi_1 value_lo_1;
sub v3_1 value_1 v2_1;
mov out15_0_1 v3_1;
mov v4_1 small14_8_1;
vpc v5_1@uint128 v4_1;
mov value_lo_2 0@uint64;
mov value_hi_2 2199023255552@uint64;
join value_2 value_hi_2 value_lo_2;
sub v6_1 value_2 v5_1;
mov out15_16_1 v6_1;
mov v7_1 small14_16_1;
vpc v8_1@uint128 v7_1;
mov value_lo_3 18446741874686296576@uint64;
mov value_hi_3 2199023255551@uint64;
join value_3 value_hi_3 value_lo_3;
sub v9_1 value_3 v8_1;
mov out15_32_1 v9_1;
mov v10_1 small14_24_1;
vpc v11_1@uint128 v10_1;
mov value_lo_4 18446741874686296576@uint64;
mov value_hi_4 2199023255551@uint64;
join value_4 value_hi_4 value_lo_4;
sub v12_1 value_4 v11_1;
mov out15_48_1 v12_1;
mov c0_1 out15_0_1;
mov c1_1 out15_16_1;
mov c2_1 out15_32_1;
mov c3_1 out15_48_1;
{ c0_1 + (c1_1 * 18446744073709551616) + (c2_1 * 340282366920938463463374607431768211456) + (c3_1 * 6277101735386680763835789423207666416102355444464034512896) = 0 - (a0_0 + (a1_0 * 18446744073709551616) + (a2_0 * 340282366920938463463374607431768211456) + (a3_0 * 6277101735386680763835789423207666416102355444464034512896)) (mod 18446744073709551615 + (4294967295 * 18446744073709551616) + (0 * 340282366920938463463374607431768211456) + (18446744069414584321 * 6277101735386680763835789423207666416102355444464034512896)) && and [c0_1 <u add (c0_1) (40564819207303340847894502572032@128), c1_1 <u add (c1_1) (40564819207303340847894502572032@128), c2_1 <u add (c2_1) (40564819207303340847894502572032@128), c3_1 <u add (c3_1) (40564819207303340847894502572032@128)] }
