
2526_MSC_NUCLEOG431_MotorControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006238  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08006418  08006418  00007418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006498  08006498  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006498  08006498  00007498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080064a0  080064a0  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064a0  080064a0  000074a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080064a4  080064a4  000074a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080064a8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  20000068  08006510  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000324  08006510  00008324  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000171b2  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ee4  00000000  00000000  0001f24a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f0  00000000  00000000  00022130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001035  00000000  00000000  00023620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021915  00000000  00000000  00024655  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001710d  00000000  00000000  00045f6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd410  00000000  00000000  0005d077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013a487  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060d8  00000000  00000000  0013a4cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001405a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08006400 	.word	0x08006400

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08006400 	.word	0x08006400

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08c      	sub	sp, #48	@ 0x30
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005fe:	1d3b      	adds	r3, r7, #4
 8000600:	2220      	movs	r2, #32
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f005 f8e4 	bl	80057d2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800060a:	4b32      	ldr	r3, [pc, #200]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 800060c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000610:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000612:	4b30      	ldr	r3, [pc, #192]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 8000614:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000618:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800061a:	4b2e      	ldr	r3, [pc, #184]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 800061c:	2200      	movs	r2, #0
 800061e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000620:	4b2c      	ldr	r3, [pc, #176]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 8000622:	2200      	movs	r2, #0
 8000624:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000626:	4b2b      	ldr	r3, [pc, #172]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 8000628:	2200      	movs	r2, #0
 800062a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800062c:	4b29      	ldr	r3, [pc, #164]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 800062e:	2200      	movs	r2, #0
 8000630:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000632:	4b28      	ldr	r3, [pc, #160]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 8000634:	2204      	movs	r2, #4
 8000636:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000638:	4b26      	ldr	r3, [pc, #152]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 800063a:	2200      	movs	r2, #0
 800063c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800063e:	4b25      	ldr	r3, [pc, #148]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 8000640:	2200      	movs	r2, #0
 8000642:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000644:	4b23      	ldr	r3, [pc, #140]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 8000646:	2201      	movs	r2, #1
 8000648:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800064a:	4b22      	ldr	r3, [pc, #136]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 800064c:	2200      	movs	r2, #0
 800064e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000652:	4b20      	ldr	r3, [pc, #128]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 8000654:	2200      	movs	r2, #0
 8000656:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000658:	4b1e      	ldr	r3, [pc, #120]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 800065a:	2200      	movs	r2, #0
 800065c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800065e:	4b1d      	ldr	r3, [pc, #116]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 8000660:	2200      	movs	r2, #0
 8000662:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000666:	4b1b      	ldr	r3, [pc, #108]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 8000668:	2200      	movs	r2, #0
 800066a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800066c:	4b19      	ldr	r3, [pc, #100]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 800066e:	2200      	movs	r2, #0
 8000670:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000674:	4817      	ldr	r0, [pc, #92]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 8000676:	f000 ff13 	bl	80014a0 <HAL_ADC_Init>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000680:	f000 f9b5 	bl	80009ee <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000684:	2300      	movs	r3, #0
 8000686:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000688:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800068c:	4619      	mov	r1, r3
 800068e:	4811      	ldr	r0, [pc, #68]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 8000690:	f001 fca0 	bl	8001fd4 <HAL_ADCEx_MultiModeConfigChannel>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d001      	beq.n	800069e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800069a:	f000 f9a8 	bl	80009ee <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800069e:	4b0e      	ldr	r3, [pc, #56]	@ (80006d8 <MX_ADC1_Init+0xec>)
 80006a0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006a2:	2306      	movs	r3, #6
 80006a4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006a6:	2300      	movs	r3, #0
 80006a8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006aa:	237f      	movs	r3, #127	@ 0x7f
 80006ac:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006ae:	2304      	movs	r3, #4
 80006b0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	4619      	mov	r1, r3
 80006ba:	4806      	ldr	r0, [pc, #24]	@ (80006d4 <MX_ADC1_Init+0xe8>)
 80006bc:	f001 f874 	bl	80017a8 <HAL_ADC_ConfigChannel>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80006c6:	f000 f992 	bl	80009ee <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006ca:	bf00      	nop
 80006cc:	3730      	adds	r7, #48	@ 0x30
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	20000084 	.word	0x20000084
 80006d8:	21800100 	.word	0x21800100

080006dc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b09a      	sub	sp, #104	@ 0x68
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	605a      	str	r2, [r3, #4]
 80006ee:	609a      	str	r2, [r3, #8]
 80006f0:	60da      	str	r2, [r3, #12]
 80006f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006f4:	f107 0310 	add.w	r3, r7, #16
 80006f8:	2244      	movs	r2, #68	@ 0x44
 80006fa:	2100      	movs	r1, #0
 80006fc:	4618      	mov	r0, r3
 80006fe:	f005 f868 	bl	80057d2 <memset>
  if(adcHandle->Instance==ADC1)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800070a:	d133      	bne.n	8000774 <HAL_ADC_MspInit+0x98>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800070c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000710:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000712:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000716:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000718:	f107 0310 	add.w	r3, r7, #16
 800071c:	4618      	mov	r0, r3
 800071e:	f002 fd5d 	bl	80031dc <HAL_RCCEx_PeriphCLKConfig>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000728:	f000 f961 	bl	80009ee <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800072c:	4b13      	ldr	r3, [pc, #76]	@ (800077c <HAL_ADC_MspInit+0xa0>)
 800072e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000730:	4a12      	ldr	r2, [pc, #72]	@ (800077c <HAL_ADC_MspInit+0xa0>)
 8000732:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000736:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000738:	4b10      	ldr	r3, [pc, #64]	@ (800077c <HAL_ADC_MspInit+0xa0>)
 800073a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800073c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000740:	60fb      	str	r3, [r7, #12]
 8000742:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000744:	4b0d      	ldr	r3, [pc, #52]	@ (800077c <HAL_ADC_MspInit+0xa0>)
 8000746:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000748:	4a0c      	ldr	r2, [pc, #48]	@ (800077c <HAL_ADC_MspInit+0xa0>)
 800074a:	f043 0304 	orr.w	r3, r3, #4
 800074e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000750:	4b0a      	ldr	r3, [pc, #40]	@ (800077c <HAL_ADC_MspInit+0xa0>)
 8000752:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000754:	f003 0304 	and.w	r3, r3, #4
 8000758:	60bb      	str	r3, [r7, #8]
 800075a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = ADC1_IN8_SPEED_Pin;
 800075c:	2304      	movs	r3, #4
 800075e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000760:	2303      	movs	r3, #3
 8000762:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000764:	2300      	movs	r3, #0
 8000766:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(ADC1_IN8_SPEED_GPIO_Port, &GPIO_InitStruct);
 8000768:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800076c:	4619      	mov	r1, r3
 800076e:	4804      	ldr	r0, [pc, #16]	@ (8000780 <HAL_ADC_MspInit+0xa4>)
 8000770:	f001 fdb8 	bl	80022e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000774:	bf00      	nop
 8000776:	3768      	adds	r7, #104	@ 0x68
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	40021000 	.word	0x40021000
 8000780:	48000800 	.word	0x48000800

08000784 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b08a      	sub	sp, #40	@ 0x28
 8000788:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078a:	f107 0314 	add.w	r3, r7, #20
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	605a      	str	r2, [r3, #4]
 8000794:	609a      	str	r2, [r3, #8]
 8000796:	60da      	str	r2, [r3, #12]
 8000798:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800079a:	4b36      	ldr	r3, [pc, #216]	@ (8000874 <MX_GPIO_Init+0xf0>)
 800079c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800079e:	4a35      	ldr	r2, [pc, #212]	@ (8000874 <MX_GPIO_Init+0xf0>)
 80007a0:	f043 0304 	orr.w	r3, r3, #4
 80007a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007a6:	4b33      	ldr	r3, [pc, #204]	@ (8000874 <MX_GPIO_Init+0xf0>)
 80007a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007aa:	f003 0304 	and.w	r3, r3, #4
 80007ae:	613b      	str	r3, [r7, #16]
 80007b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007b2:	4b30      	ldr	r3, [pc, #192]	@ (8000874 <MX_GPIO_Init+0xf0>)
 80007b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007b6:	4a2f      	ldr	r2, [pc, #188]	@ (8000874 <MX_GPIO_Init+0xf0>)
 80007b8:	f043 0320 	orr.w	r3, r3, #32
 80007bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007be:	4b2d      	ldr	r3, [pc, #180]	@ (8000874 <MX_GPIO_Init+0xf0>)
 80007c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007c2:	f003 0320 	and.w	r3, r3, #32
 80007c6:	60fb      	str	r3, [r7, #12]
 80007c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ca:	4b2a      	ldr	r3, [pc, #168]	@ (8000874 <MX_GPIO_Init+0xf0>)
 80007cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ce:	4a29      	ldr	r2, [pc, #164]	@ (8000874 <MX_GPIO_Init+0xf0>)
 80007d0:	f043 0301 	orr.w	r3, r3, #1
 80007d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007d6:	4b27      	ldr	r3, [pc, #156]	@ (8000874 <MX_GPIO_Init+0xf0>)
 80007d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007da:	f003 0301 	and.w	r3, r3, #1
 80007de:	60bb      	str	r3, [r7, #8]
 80007e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007e2:	4b24      	ldr	r3, [pc, #144]	@ (8000874 <MX_GPIO_Init+0xf0>)
 80007e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007e6:	4a23      	ldr	r2, [pc, #140]	@ (8000874 <MX_GPIO_Init+0xf0>)
 80007e8:	f043 0302 	orr.w	r3, r3, #2
 80007ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007ee:	4b21      	ldr	r3, [pc, #132]	@ (8000874 <MX_GPIO_Init+0xf0>)
 80007f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f2:	f003 0302 	and.w	r3, r3, #2
 80007f6:	607b      	str	r3, [r7, #4]
 80007f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007fa:	2200      	movs	r2, #0
 80007fc:	2120      	movs	r1, #32
 80007fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000802:	f001 fef1 	bl	80025e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ENU_Pin|ENV_Pin, GPIO_PIN_RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 800080c:	481a      	ldr	r0, [pc, #104]	@ (8000878 <MX_GPIO_Init+0xf4>)
 800080e:	f001 feeb 	bl	80025e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000812:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000816:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000818:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800081c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	2300      	movs	r3, #0
 8000820:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000822:	f107 0314 	add.w	r3, r7, #20
 8000826:	4619      	mov	r1, r3
 8000828:	4814      	ldr	r0, [pc, #80]	@ (800087c <MX_GPIO_Init+0xf8>)
 800082a:	f001 fd5b 	bl	80022e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800082e:	2320      	movs	r3, #32
 8000830:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000832:	2301      	movs	r3, #1
 8000834:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083a:	2300      	movs	r3, #0
 800083c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800083e:	f107 0314 	add.w	r3, r7, #20
 8000842:	4619      	mov	r1, r3
 8000844:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000848:	f001 fd4c 	bl	80022e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENU_Pin ENV_Pin */
  GPIO_InitStruct.Pin = ENU_Pin|ENV_Pin;
 800084c:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000850:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000852:	2301      	movs	r3, #1
 8000854:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085a:	2300      	movs	r3, #0
 800085c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800085e:	f107 0314 	add.w	r3, r7, #20
 8000862:	4619      	mov	r1, r3
 8000864:	4804      	ldr	r0, [pc, #16]	@ (8000878 <MX_GPIO_Init+0xf4>)
 8000866:	f001 fd3d 	bl	80022e4 <HAL_GPIO_Init>

}
 800086a:	bf00      	nop
 800086c:	3728      	adds	r7, #40	@ 0x28
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	40021000 	.word	0x40021000
 8000878:	48000400 	.word	0x48000400
 800087c:	48000800 	.word	0x48000800

08000880 <__io_putchar>:
#include "tim.h"
#include "gpio.h"

/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
int __io_putchar(int ch) {
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
      HAL_UART_Transmit(&hlpuart1, (uint8_t*) &ch, 1, 0xFFFF);
 8000888:	1d39      	adds	r1, r7, #4
 800088a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800088e:	2201      	movs	r2, #1
 8000890:	4803      	ldr	r0, [pc, #12]	@ (80008a0 <__io_putchar+0x20>)
 8000892:	f004 f80b 	bl	80048ac <HAL_UART_Transmit>
      return ch;
 8000896:	687b      	ldr	r3, [r7, #4]
}
 8000898:	4618      	mov	r0, r3
 800089a:	3708      	adds	r7, #8
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	20000140 	.word	0x20000140

080008a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	int inc = 1;
 80008aa:	2301      	movs	r3, #1
 80008ac:	607b      	str	r3, [r7, #4]
	int speed = 2048;
 80008ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80008b2:	603b      	str	r3, [r7, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008b4:	f000 fb8b 	bl	8000fce <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008b8:	f000 f84e 	bl	8000958 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008bc:	f7ff ff62 	bl	8000784 <MX_GPIO_Init>
  MX_ADC1_Init();
 80008c0:	f7ff fe94 	bl	80005ec <MX_ADC1_Init>
  MX_LPUART1_UART_Init();
 80008c4:	f000 fab8 	bl	8000e38 <MX_LPUART1_UART_Init>
  MX_TIM1_Init();
 80008c8:	f000 f9a0 	bl	8000c0c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80008cc:	2100      	movs	r1, #0
 80008ce:	481f      	ldr	r0, [pc, #124]	@ (800094c <main+0xa8>)
 80008d0:	f002 ff2c 	bl	800372c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80008d4:	2104      	movs	r1, #4
 80008d6:	481d      	ldr	r0, [pc, #116]	@ (800094c <main+0xa8>)
 80008d8:	f002 ff28 	bl	800372c <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(ENU_GPIO_Port, ENU_Pin, SET);
 80008dc:	2201      	movs	r2, #1
 80008de:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008e2:	481b      	ldr	r0, [pc, #108]	@ (8000950 <main+0xac>)
 80008e4:	f001 fe80 	bl	80025e8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENV_GPIO_Port, ENV_Pin, SET);
 80008e8:	2201      	movs	r2, #1
 80008ea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008ee:	4818      	ldr	r0, [pc, #96]	@ (8000950 <main+0xac>)
 80008f0:	f001 fe7a 	bl	80025e8 <HAL_GPIO_WritePin>
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 2048);
 80008f4:	4b15      	ldr	r3, [pc, #84]	@ (800094c <main+0xa8>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80008fc:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 2048);
 80008fe:	4b13      	ldr	r3, [pc, #76]	@ (800094c <main+0xa8>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000906:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(speed > 4095){
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800090e:	db02      	blt.n	8000916 <main+0x72>
		  inc = -1;
 8000910:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000914:	607b      	str	r3, [r7, #4]
	  }
	  if(speed == 0) inc = 1;
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d101      	bne.n	8000920 <main+0x7c>
 800091c:	2301      	movs	r3, #1
 800091e:	607b      	str	r3, [r7, #4]
	  speed += inc;
 8000920:	683a      	ldr	r2, [r7, #0]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	4413      	add	r3, r2
 8000926:	603b      	str	r3, [r7, #0]
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, speed);
 8000928:	4b08      	ldr	r3, [pc, #32]	@ (800094c <main+0xa8>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	683a      	ldr	r2, [r7, #0]
 800092e:	635a      	str	r2, [r3, #52]	@ 0x34
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 4096-speed);
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	f5c3 5280 	rsb	r2, r3, #4096	@ 0x1000
 8000936:	4b05      	ldr	r3, [pc, #20]	@ (800094c <main+0xa8>)
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	635a      	str	r2, [r3, #52]	@ 0x34
	  printf("Speed %d\r\n", speed);
 800093c:	6839      	ldr	r1, [r7, #0]
 800093e:	4805      	ldr	r0, [pc, #20]	@ (8000954 <main+0xb0>)
 8000940:	f004 fef2 	bl	8005728 <iprintf>
	  HAL_Delay(1);
 8000944:	2001      	movs	r0, #1
 8000946:	f000 fbb3 	bl	80010b0 <HAL_Delay>
  {
 800094a:	e7dd      	b.n	8000908 <main+0x64>
 800094c:	200000f4 	.word	0x200000f4
 8000950:	48000400 	.word	0x48000400
 8000954:	08006418 	.word	0x08006418

08000958 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b094      	sub	sp, #80	@ 0x50
 800095c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800095e:	f107 0318 	add.w	r3, r7, #24
 8000962:	2238      	movs	r2, #56	@ 0x38
 8000964:	2100      	movs	r1, #0
 8000966:	4618      	mov	r0, r3
 8000968:	f004 ff33 	bl	80057d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800096c:	1d3b      	adds	r3, r7, #4
 800096e:	2200      	movs	r2, #0
 8000970:	601a      	str	r2, [r3, #0]
 8000972:	605a      	str	r2, [r3, #4]
 8000974:	609a      	str	r2, [r3, #8]
 8000976:	60da      	str	r2, [r3, #12]
 8000978:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800097a:	2000      	movs	r0, #0
 800097c:	f001 fe4c 	bl	8002618 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000980:	2302      	movs	r3, #2
 8000982:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000984:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000988:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800098a:	2340      	movs	r3, #64	@ 0x40
 800098c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800098e:	2302      	movs	r3, #2
 8000990:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000992:	2302      	movs	r3, #2
 8000994:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000996:	2304      	movs	r3, #4
 8000998:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800099a:	2355      	movs	r3, #85	@ 0x55
 800099c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800099e:	2302      	movs	r3, #2
 80009a0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80009a2:	2302      	movs	r3, #2
 80009a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80009a6:	2302      	movs	r3, #2
 80009a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009aa:	f107 0318 	add.w	r3, r7, #24
 80009ae:	4618      	mov	r0, r3
 80009b0:	f001 fee6 	bl	8002780 <HAL_RCC_OscConfig>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <SystemClock_Config+0x66>
  {
    Error_Handler();
 80009ba:	f000 f818 	bl	80009ee <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009be:	230f      	movs	r3, #15
 80009c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009c2:	2303      	movs	r3, #3
 80009c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009c6:	2300      	movs	r3, #0
 80009c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009ca:	2300      	movs	r3, #0
 80009cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009ce:	2300      	movs	r3, #0
 80009d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80009d2:	1d3b      	adds	r3, r7, #4
 80009d4:	2104      	movs	r1, #4
 80009d6:	4618      	mov	r0, r3
 80009d8:	f002 f9e4 	bl	8002da4 <HAL_RCC_ClockConfig>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80009e2:	f000 f804 	bl	80009ee <Error_Handler>
  }
}
 80009e6:	bf00      	nop
 80009e8:	3750      	adds	r7, #80	@ 0x50
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}

080009ee <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009ee:	b480      	push	{r7}
 80009f0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009f2:	b672      	cpsid	i
}
 80009f4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009f6:	bf00      	nop
 80009f8:	e7fd      	b.n	80009f6 <Error_Handler+0x8>
	...

080009fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a02:	4b0f      	ldr	r3, [pc, #60]	@ (8000a40 <HAL_MspInit+0x44>)
 8000a04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a06:	4a0e      	ldr	r2, [pc, #56]	@ (8000a40 <HAL_MspInit+0x44>)
 8000a08:	f043 0301 	orr.w	r3, r3, #1
 8000a0c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a40 <HAL_MspInit+0x44>)
 8000a10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a12:	f003 0301 	and.w	r3, r3, #1
 8000a16:	607b      	str	r3, [r7, #4]
 8000a18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a1a:	4b09      	ldr	r3, [pc, #36]	@ (8000a40 <HAL_MspInit+0x44>)
 8000a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a1e:	4a08      	ldr	r2, [pc, #32]	@ (8000a40 <HAL_MspInit+0x44>)
 8000a20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a24:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a26:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <HAL_MspInit+0x44>)
 8000a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a2e:	603b      	str	r3, [r7, #0]
 8000a30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a32:	f001 fe95 	bl	8002760 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a36:	bf00      	nop
 8000a38:	3708      	adds	r7, #8
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	40021000 	.word	0x40021000

08000a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a48:	bf00      	nop
 8000a4a:	e7fd      	b.n	8000a48 <NMI_Handler+0x4>

08000a4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a50:	bf00      	nop
 8000a52:	e7fd      	b.n	8000a50 <HardFault_Handler+0x4>

08000a54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a58:	bf00      	nop
 8000a5a:	e7fd      	b.n	8000a58 <MemManage_Handler+0x4>

08000a5c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a60:	bf00      	nop
 8000a62:	e7fd      	b.n	8000a60 <BusFault_Handler+0x4>

08000a64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a68:	bf00      	nop
 8000a6a:	e7fd      	b.n	8000a68 <UsageFault_Handler+0x4>

08000a6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a70:	bf00      	nop
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr

08000a7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a7a:	b480      	push	{r7}
 8000a7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr

08000a88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a8c:	bf00      	nop
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr

08000a96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a96:	b580      	push	{r7, lr}
 8000a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a9a:	f000 faeb 	bl	8001074 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a9e:	bf00      	nop
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	b086      	sub	sp, #24
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	60f8      	str	r0, [r7, #12]
 8000aaa:	60b9      	str	r1, [r7, #8]
 8000aac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aae:	2300      	movs	r3, #0
 8000ab0:	617b      	str	r3, [r7, #20]
 8000ab2:	e00a      	b.n	8000aca <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ab4:	f3af 8000 	nop.w
 8000ab8:	4601      	mov	r1, r0
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	1c5a      	adds	r2, r3, #1
 8000abe:	60ba      	str	r2, [r7, #8]
 8000ac0:	b2ca      	uxtb	r2, r1
 8000ac2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	3301      	adds	r3, #1
 8000ac8:	617b      	str	r3, [r7, #20]
 8000aca:	697a      	ldr	r2, [r7, #20]
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	429a      	cmp	r2, r3
 8000ad0:	dbf0      	blt.n	8000ab4 <_read+0x12>
  }

  return len;
 8000ad2:	687b      	ldr	r3, [r7, #4]
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	3718      	adds	r7, #24
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}

08000adc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b086      	sub	sp, #24
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	60f8      	str	r0, [r7, #12]
 8000ae4:	60b9      	str	r1, [r7, #8]
 8000ae6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae8:	2300      	movs	r3, #0
 8000aea:	617b      	str	r3, [r7, #20]
 8000aec:	e009      	b.n	8000b02 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000aee:	68bb      	ldr	r3, [r7, #8]
 8000af0:	1c5a      	adds	r2, r3, #1
 8000af2:	60ba      	str	r2, [r7, #8]
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	4618      	mov	r0, r3
 8000af8:	f7ff fec2 	bl	8000880 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	3301      	adds	r3, #1
 8000b00:	617b      	str	r3, [r7, #20]
 8000b02:	697a      	ldr	r2, [r7, #20]
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	429a      	cmp	r2, r3
 8000b08:	dbf1      	blt.n	8000aee <_write+0x12>
  }
  return len;
 8000b0a:	687b      	ldr	r3, [r7, #4]
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	3718      	adds	r7, #24
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}

08000b14 <_close>:

int _close(int file)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b1c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	370c      	adds	r7, #12
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr

08000b2c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
 8000b34:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b3c:	605a      	str	r2, [r3, #4]
  return 0;
 8000b3e:	2300      	movs	r3, #0
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	370c      	adds	r7, #12
 8000b44:	46bd      	mov	sp, r7
 8000b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4a:	4770      	bx	lr

08000b4c <_isatty>:

int _isatty(int file)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b54:	2301      	movs	r3, #1
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	370c      	adds	r7, #12
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr

08000b62 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b62:	b480      	push	{r7}
 8000b64:	b085      	sub	sp, #20
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	60f8      	str	r0, [r7, #12]
 8000b6a:	60b9      	str	r1, [r7, #8]
 8000b6c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b6e:	2300      	movs	r3, #0
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3714      	adds	r7, #20
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr

08000b7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b84:	4a14      	ldr	r2, [pc, #80]	@ (8000bd8 <_sbrk+0x5c>)
 8000b86:	4b15      	ldr	r3, [pc, #84]	@ (8000bdc <_sbrk+0x60>)
 8000b88:	1ad3      	subs	r3, r2, r3
 8000b8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b90:	4b13      	ldr	r3, [pc, #76]	@ (8000be0 <_sbrk+0x64>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d102      	bne.n	8000b9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b98:	4b11      	ldr	r3, [pc, #68]	@ (8000be0 <_sbrk+0x64>)
 8000b9a:	4a12      	ldr	r2, [pc, #72]	@ (8000be4 <_sbrk+0x68>)
 8000b9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b9e:	4b10      	ldr	r3, [pc, #64]	@ (8000be0 <_sbrk+0x64>)
 8000ba0:	681a      	ldr	r2, [r3, #0]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	4413      	add	r3, r2
 8000ba6:	693a      	ldr	r2, [r7, #16]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d207      	bcs.n	8000bbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bac:	f004 fe60 	bl	8005870 <__errno>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	220c      	movs	r2, #12
 8000bb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bb6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000bba:	e009      	b.n	8000bd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bbc:	4b08      	ldr	r3, [pc, #32]	@ (8000be0 <_sbrk+0x64>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bc2:	4b07      	ldr	r3, [pc, #28]	@ (8000be0 <_sbrk+0x64>)
 8000bc4:	681a      	ldr	r2, [r3, #0]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	4413      	add	r3, r2
 8000bca:	4a05      	ldr	r2, [pc, #20]	@ (8000be0 <_sbrk+0x64>)
 8000bcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bce:	68fb      	ldr	r3, [r7, #12]
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	3718      	adds	r7, #24
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	20008000 	.word	0x20008000
 8000bdc:	00000400 	.word	0x00000400
 8000be0:	200000f0 	.word	0x200000f0
 8000be4:	20000328 	.word	0x20000328

08000be8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000bec:	4b06      	ldr	r3, [pc, #24]	@ (8000c08 <SystemInit+0x20>)
 8000bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bf2:	4a05      	ldr	r2, [pc, #20]	@ (8000c08 <SystemInit+0x20>)
 8000bf4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bf8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bfc:	bf00      	nop
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	e000ed00 	.word	0xe000ed00

08000c0c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b09c      	sub	sp, #112	@ 0x70
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c12:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000c16:	2200      	movs	r2, #0
 8000c18:	601a      	str	r2, [r3, #0]
 8000c1a:	605a      	str	r2, [r3, #4]
 8000c1c:	609a      	str	r2, [r3, #8]
 8000c1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c20:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000c24:	2200      	movs	r2, #0
 8000c26:	601a      	str	r2, [r3, #0]
 8000c28:	605a      	str	r2, [r3, #4]
 8000c2a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c2c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000c30:	2200      	movs	r2, #0
 8000c32:	601a      	str	r2, [r3, #0]
 8000c34:	605a      	str	r2, [r3, #4]
 8000c36:	609a      	str	r2, [r3, #8]
 8000c38:	60da      	str	r2, [r3, #12]
 8000c3a:	611a      	str	r2, [r3, #16]
 8000c3c:	615a      	str	r2, [r3, #20]
 8000c3e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000c40:	1d3b      	adds	r3, r7, #4
 8000c42:	2234      	movs	r2, #52	@ 0x34
 8000c44:	2100      	movs	r1, #0
 8000c46:	4618      	mov	r0, r3
 8000c48:	f004 fdc3 	bl	80057d2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000c4c:	4b4c      	ldr	r3, [pc, #304]	@ (8000d80 <MX_TIM1_Init+0x174>)
 8000c4e:	4a4d      	ldr	r2, [pc, #308]	@ (8000d84 <MX_TIM1_Init+0x178>)
 8000c50:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2-1;
 8000c52:	4b4b      	ldr	r3, [pc, #300]	@ (8000d80 <MX_TIM1_Init+0x174>)
 8000c54:	2201      	movs	r2, #1
 8000c56:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000c58:	4b49      	ldr	r3, [pc, #292]	@ (8000d80 <MX_TIM1_Init+0x174>)
 8000c5a:	2220      	movs	r2, #32
 8000c5c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4095;
 8000c5e:	4b48      	ldr	r3, [pc, #288]	@ (8000d80 <MX_TIM1_Init+0x174>)
 8000c60:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8000c64:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c66:	4b46      	ldr	r3, [pc, #280]	@ (8000d80 <MX_TIM1_Init+0x174>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c6c:	4b44      	ldr	r3, [pc, #272]	@ (8000d80 <MX_TIM1_Init+0x174>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c72:	4b43      	ldr	r3, [pc, #268]	@ (8000d80 <MX_TIM1_Init+0x174>)
 8000c74:	2280      	movs	r2, #128	@ 0x80
 8000c76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c78:	4841      	ldr	r0, [pc, #260]	@ (8000d80 <MX_TIM1_Init+0x174>)
 8000c7a:	f002 fc9f 	bl	80035bc <HAL_TIM_Base_Init>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000c84:	f7ff feb3 	bl	80009ee <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c8c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c8e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000c92:	4619      	mov	r1, r3
 8000c94:	483a      	ldr	r0, [pc, #232]	@ (8000d80 <MX_TIM1_Init+0x174>)
 8000c96:	f002 ff5d 	bl	8003b54 <HAL_TIM_ConfigClockSource>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000ca0:	f7ff fea5 	bl	80009ee <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000ca4:	4836      	ldr	r0, [pc, #216]	@ (8000d80 <MX_TIM1_Init+0x174>)
 8000ca6:	f002 fce0 	bl	800366a <HAL_TIM_PWM_Init>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000cb0:	f7ff fe9d 	bl	80009ee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000cc0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	482e      	ldr	r0, [pc, #184]	@ (8000d80 <MX_TIM1_Init+0x174>)
 8000cc8:	f003 fc92 	bl	80045f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000cd2:	f7ff fe8c 	bl	80009ee <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cd6:	2360      	movs	r3, #96	@ 0x60
 8000cd8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 2047;
 8000cda:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000cec:	2300      	movs	r3, #0
 8000cee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000cf4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4820      	ldr	r0, [pc, #128]	@ (8000d80 <MX_TIM1_Init+0x174>)
 8000cfe:	f002 fe15 	bl	800392c <HAL_TIM_PWM_ConfigChannel>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8000d08:	f7ff fe71 	bl	80009ee <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d0c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000d10:	2204      	movs	r2, #4
 8000d12:	4619      	mov	r1, r3
 8000d14:	481a      	ldr	r0, [pc, #104]	@ (8000d80 <MX_TIM1_Init+0x174>)
 8000d16:	f002 fe09 	bl	800392c <HAL_TIM_PWM_ConfigChannel>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8000d20:	f7ff fe65 	bl	80009ee <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000d24:	2300      	movs	r3, #0
 8000d26:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000d30:	2300      	movs	r3, #0
 8000d32:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d34:	2300      	movs	r3, #0
 8000d36:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d3c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000d42:	2300      	movs	r3, #0
 8000d44:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000d46:	2300      	movs	r3, #0
 8000d48:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000d4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000d50:	2300      	movs	r3, #0
 8000d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000d54:	2300      	movs	r3, #0
 8000d56:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000d5c:	1d3b      	adds	r3, r7, #4
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4807      	ldr	r0, [pc, #28]	@ (8000d80 <MX_TIM1_Init+0x174>)
 8000d62:	f003 fcc7 	bl	80046f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <MX_TIM1_Init+0x164>
  {
    Error_Handler();
 8000d6c:	f7ff fe3f 	bl	80009ee <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000d70:	4803      	ldr	r0, [pc, #12]	@ (8000d80 <MX_TIM1_Init+0x174>)
 8000d72:	f000 f829 	bl	8000dc8 <HAL_TIM_MspPostInit>

}
 8000d76:	bf00      	nop
 8000d78:	3770      	adds	r7, #112	@ 0x70
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	200000f4 	.word	0x200000f4
 8000d84:	40012c00 	.word	0x40012c00

08000d88 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b085      	sub	sp, #20
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc0 <HAL_TIM_Base_MspInit+0x38>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d10b      	bne.n	8000db2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc4 <HAL_TIM_Base_MspInit+0x3c>)
 8000d9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d9e:	4a09      	ldr	r2, [pc, #36]	@ (8000dc4 <HAL_TIM_Base_MspInit+0x3c>)
 8000da0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000da4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000da6:	4b07      	ldr	r3, [pc, #28]	@ (8000dc4 <HAL_TIM_Base_MspInit+0x3c>)
 8000da8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000daa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000db2:	bf00      	nop
 8000db4:	3714      	adds	r7, #20
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	40012c00 	.word	0x40012c00
 8000dc4:	40021000 	.word	0x40021000

08000dc8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b088      	sub	sp, #32
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd0:	f107 030c 	add.w	r3, r7, #12
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	605a      	str	r2, [r3, #4]
 8000dda:	609a      	str	r2, [r3, #8]
 8000ddc:	60da      	str	r2, [r3, #12]
 8000dde:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a12      	ldr	r2, [pc, #72]	@ (8000e30 <HAL_TIM_MspPostInit+0x68>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d11d      	bne.n	8000e26 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dea:	4b12      	ldr	r3, [pc, #72]	@ (8000e34 <HAL_TIM_MspPostInit+0x6c>)
 8000dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dee:	4a11      	ldr	r2, [pc, #68]	@ (8000e34 <HAL_TIM_MspPostInit+0x6c>)
 8000df0:	f043 0301 	orr.w	r3, r3, #1
 8000df4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000df6:	4b0f      	ldr	r3, [pc, #60]	@ (8000e34 <HAL_TIM_MspPostInit+0x6c>)
 8000df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dfa:	f003 0301 	and.w	r3, r3, #1
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e02:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e06:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e10:	2300      	movs	r3, #0
 8000e12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000e14:	2306      	movs	r3, #6
 8000e16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e18:	f107 030c 	add.w	r3, r7, #12
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e22:	f001 fa5f 	bl	80022e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000e26:	bf00      	nop
 8000e28:	3720      	adds	r7, #32
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40012c00 	.word	0x40012c00
 8000e34:	40021000 	.word	0x40021000

08000e38 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000e3c:	4b21      	ldr	r3, [pc, #132]	@ (8000ec4 <MX_LPUART1_UART_Init+0x8c>)
 8000e3e:	4a22      	ldr	r2, [pc, #136]	@ (8000ec8 <MX_LPUART1_UART_Init+0x90>)
 8000e40:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000e42:	4b20      	ldr	r3, [pc, #128]	@ (8000ec4 <MX_LPUART1_UART_Init+0x8c>)
 8000e44:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e48:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e4a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ec4 <MX_LPUART1_UART_Init+0x8c>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000e50:	4b1c      	ldr	r3, [pc, #112]	@ (8000ec4 <MX_LPUART1_UART_Init+0x8c>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000e56:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec4 <MX_LPUART1_UART_Init+0x8c>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000e5c:	4b19      	ldr	r3, [pc, #100]	@ (8000ec4 <MX_LPUART1_UART_Init+0x8c>)
 8000e5e:	220c      	movs	r2, #12
 8000e60:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e62:	4b18      	ldr	r3, [pc, #96]	@ (8000ec4 <MX_LPUART1_UART_Init+0x8c>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e68:	4b16      	ldr	r3, [pc, #88]	@ (8000ec4 <MX_LPUART1_UART_Init+0x8c>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e6e:	4b15      	ldr	r3, [pc, #84]	@ (8000ec4 <MX_LPUART1_UART_Init+0x8c>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e74:	4b13      	ldr	r3, [pc, #76]	@ (8000ec4 <MX_LPUART1_UART_Init+0x8c>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000e7a:	4812      	ldr	r0, [pc, #72]	@ (8000ec4 <MX_LPUART1_UART_Init+0x8c>)
 8000e7c:	f003 fcc6 	bl	800480c <HAL_UART_Init>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000e86:	f7ff fdb2 	bl	80009ee <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	480d      	ldr	r0, [pc, #52]	@ (8000ec4 <MX_LPUART1_UART_Init+0x8c>)
 8000e8e:	f004 fabf 	bl	8005410 <HAL_UARTEx_SetTxFifoThreshold>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000e98:	f7ff fda9 	bl	80009ee <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4809      	ldr	r0, [pc, #36]	@ (8000ec4 <MX_LPUART1_UART_Init+0x8c>)
 8000ea0:	f004 faf4 	bl	800548c <HAL_UARTEx_SetRxFifoThreshold>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000eaa:	f7ff fda0 	bl	80009ee <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000eae:	4805      	ldr	r0, [pc, #20]	@ (8000ec4 <MX_LPUART1_UART_Init+0x8c>)
 8000eb0:	f004 fa75 	bl	800539e <HAL_UARTEx_DisableFifoMode>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8000eba:	f7ff fd98 	bl	80009ee <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000ebe:	bf00      	nop
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	20000140 	.word	0x20000140
 8000ec8:	40008000 	.word	0x40008000

08000ecc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b09a      	sub	sp, #104	@ 0x68
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	605a      	str	r2, [r3, #4]
 8000ede:	609a      	str	r2, [r3, #8]
 8000ee0:	60da      	str	r2, [r3, #12]
 8000ee2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ee4:	f107 0310 	add.w	r3, r7, #16
 8000ee8:	2244      	movs	r2, #68	@ 0x44
 8000eea:	2100      	movs	r1, #0
 8000eec:	4618      	mov	r0, r3
 8000eee:	f004 fc70 	bl	80057d2 <memset>
  if(uartHandle->Instance==LPUART1)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4a1f      	ldr	r2, [pc, #124]	@ (8000f74 <HAL_UART_MspInit+0xa8>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d136      	bne.n	8000f6a <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000efc:	2320      	movs	r3, #32
 8000efe:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000f00:	2300      	movs	r3, #0
 8000f02:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f04:	f107 0310 	add.w	r3, r7, #16
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f002 f967 	bl	80031dc <HAL_RCCEx_PeriphCLKConfig>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000f14:	f7ff fd6b 	bl	80009ee <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000f18:	4b17      	ldr	r3, [pc, #92]	@ (8000f78 <HAL_UART_MspInit+0xac>)
 8000f1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f1c:	4a16      	ldr	r2, [pc, #88]	@ (8000f78 <HAL_UART_MspInit+0xac>)
 8000f1e:	f043 0301 	orr.w	r3, r3, #1
 8000f22:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000f24:	4b14      	ldr	r3, [pc, #80]	@ (8000f78 <HAL_UART_MspInit+0xac>)
 8000f26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f28:	f003 0301 	and.w	r3, r3, #1
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f30:	4b11      	ldr	r3, [pc, #68]	@ (8000f78 <HAL_UART_MspInit+0xac>)
 8000f32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f34:	4a10      	ldr	r2, [pc, #64]	@ (8000f78 <HAL_UART_MspInit+0xac>)
 8000f36:	f043 0301 	orr.w	r3, r3, #1
 8000f3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f78 <HAL_UART_MspInit+0xac>)
 8000f3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f40:	f003 0301 	and.w	r3, r3, #1
 8000f44:	60bb      	str	r3, [r7, #8]
 8000f46:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000f48:	230c      	movs	r3, #12
 8000f4a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f54:	2300      	movs	r3, #0
 8000f56:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000f58:	230c      	movs	r3, #12
 8000f5a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f5c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f60:	4619      	mov	r1, r3
 8000f62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f66:	f001 f9bd 	bl	80022e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8000f6a:	bf00      	nop
 8000f6c:	3768      	adds	r7, #104	@ 0x68
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	40008000 	.word	0x40008000
 8000f78:	40021000 	.word	0x40021000

08000f7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f7c:	480d      	ldr	r0, [pc, #52]	@ (8000fb4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f7e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f80:	f7ff fe32 	bl	8000be8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f84:	480c      	ldr	r0, [pc, #48]	@ (8000fb8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f86:	490d      	ldr	r1, [pc, #52]	@ (8000fbc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f88:	4a0d      	ldr	r2, [pc, #52]	@ (8000fc0 <LoopForever+0xe>)
  movs r3, #0
 8000f8a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000f8c:	e002      	b.n	8000f94 <LoopCopyDataInit>

08000f8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f92:	3304      	adds	r3, #4

08000f94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f98:	d3f9      	bcc.n	8000f8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000fc4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f9c:	4c0a      	ldr	r4, [pc, #40]	@ (8000fc8 <LoopForever+0x16>)
  movs r3, #0
 8000f9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fa0:	e001      	b.n	8000fa6 <LoopFillZerobss>

08000fa2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fa2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fa4:	3204      	adds	r2, #4

08000fa6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fa6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fa8:	d3fb      	bcc.n	8000fa2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000faa:	f004 fc67 	bl	800587c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000fae:	f7ff fc79 	bl	80008a4 <main>

08000fb2 <LoopForever>:

LoopForever:
    b LoopForever
 8000fb2:	e7fe      	b.n	8000fb2 <LoopForever>
  ldr   r0, =_estack
 8000fb4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000fb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fbc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000fc0:	080064a8 	.word	0x080064a8
  ldr r2, =_sbss
 8000fc4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000fc8:	20000324 	.word	0x20000324

08000fcc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fcc:	e7fe      	b.n	8000fcc <ADC1_2_IRQHandler>

08000fce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fd8:	2003      	movs	r0, #3
 8000fda:	f001 f951 	bl	8002280 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fde:	2000      	movs	r0, #0
 8000fe0:	f000 f80e 	bl	8001000 <HAL_InitTick>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d002      	beq.n	8000ff0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	71fb      	strb	r3, [r7, #7]
 8000fee:	e001      	b.n	8000ff4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ff0:	f7ff fd04 	bl	80009fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ff4:	79fb      	ldrb	r3, [r7, #7]

}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
	...

08001000 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001008:	2300      	movs	r3, #0
 800100a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800100c:	4b16      	ldr	r3, [pc, #88]	@ (8001068 <HAL_InitTick+0x68>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d022      	beq.n	800105a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001014:	4b15      	ldr	r3, [pc, #84]	@ (800106c <HAL_InitTick+0x6c>)
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	4b13      	ldr	r3, [pc, #76]	@ (8001068 <HAL_InitTick+0x68>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001020:	fbb1 f3f3 	udiv	r3, r1, r3
 8001024:	fbb2 f3f3 	udiv	r3, r2, r3
 8001028:	4618      	mov	r0, r3
 800102a:	f001 f94e 	bl	80022ca <HAL_SYSTICK_Config>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d10f      	bne.n	8001054 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2b0f      	cmp	r3, #15
 8001038:	d809      	bhi.n	800104e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800103a:	2200      	movs	r2, #0
 800103c:	6879      	ldr	r1, [r7, #4]
 800103e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001042:	f001 f928 	bl	8002296 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001046:	4a0a      	ldr	r2, [pc, #40]	@ (8001070 <HAL_InitTick+0x70>)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6013      	str	r3, [r2, #0]
 800104c:	e007      	b.n	800105e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800104e:	2301      	movs	r3, #1
 8001050:	73fb      	strb	r3, [r7, #15]
 8001052:	e004      	b.n	800105e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001054:	2301      	movs	r3, #1
 8001056:	73fb      	strb	r3, [r7, #15]
 8001058:	e001      	b.n	800105e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800105a:	2301      	movs	r3, #1
 800105c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800105e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001060:	4618      	mov	r0, r3
 8001062:	3710      	adds	r7, #16
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000008 	.word	0x20000008
 800106c:	20000000 	.word	0x20000000
 8001070:	20000004 	.word	0x20000004

08001074 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001078:	4b05      	ldr	r3, [pc, #20]	@ (8001090 <HAL_IncTick+0x1c>)
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	4b05      	ldr	r3, [pc, #20]	@ (8001094 <HAL_IncTick+0x20>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4413      	add	r3, r2
 8001082:	4a03      	ldr	r2, [pc, #12]	@ (8001090 <HAL_IncTick+0x1c>)
 8001084:	6013      	str	r3, [r2, #0]
}
 8001086:	bf00      	nop
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	200001d4 	.word	0x200001d4
 8001094:	20000008 	.word	0x20000008

08001098 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  return uwTick;
 800109c:	4b03      	ldr	r3, [pc, #12]	@ (80010ac <HAL_GetTick+0x14>)
 800109e:	681b      	ldr	r3, [r3, #0]
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	200001d4 	.word	0x200001d4

080010b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010b8:	f7ff ffee 	bl	8001098 <HAL_GetTick>
 80010bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80010c8:	d004      	beq.n	80010d4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ca:	4b09      	ldr	r3, [pc, #36]	@ (80010f0 <HAL_Delay+0x40>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	68fa      	ldr	r2, [r7, #12]
 80010d0:	4413      	add	r3, r2
 80010d2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010d4:	bf00      	nop
 80010d6:	f7ff ffdf 	bl	8001098 <HAL_GetTick>
 80010da:	4602      	mov	r2, r0
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	68fa      	ldr	r2, [r7, #12]
 80010e2:	429a      	cmp	r2, r3
 80010e4:	d8f7      	bhi.n	80010d6 <HAL_Delay+0x26>
  {
  }
}
 80010e6:	bf00      	nop
 80010e8:	bf00      	nop
 80010ea:	3710      	adds	r7, #16
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	20000008 	.word	0x20000008

080010f4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	431a      	orrs	r2, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	609a      	str	r2, [r3, #8]
}
 800110e:	bf00      	nop
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr

0800111a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800111a:	b480      	push	{r7}
 800111c:	b083      	sub	sp, #12
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
 8001122:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	431a      	orrs	r2, r3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	609a      	str	r2, [r3, #8]
}
 8001134:	bf00      	nop
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001150:	4618      	mov	r0, r3
 8001152:	370c      	adds	r7, #12
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800115c:	b480      	push	{r7}
 800115e:	b087      	sub	sp, #28
 8001160:	af00      	add	r7, sp, #0
 8001162:	60f8      	str	r0, [r7, #12]
 8001164:	60b9      	str	r1, [r7, #8]
 8001166:	607a      	str	r2, [r7, #4]
 8001168:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	3360      	adds	r3, #96	@ 0x60
 800116e:	461a      	mov	r2, r3
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	4413      	add	r3, r2
 8001176:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	4b08      	ldr	r3, [pc, #32]	@ (80011a0 <LL_ADC_SetOffset+0x44>)
 800117e:	4013      	ands	r3, r2
 8001180:	687a      	ldr	r2, [r7, #4]
 8001182:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001186:	683a      	ldr	r2, [r7, #0]
 8001188:	430a      	orrs	r2, r1
 800118a:	4313      	orrs	r3, r2
 800118c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001194:	bf00      	nop
 8001196:	371c      	adds	r7, #28
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr
 80011a0:	03fff000 	.word	0x03fff000

080011a4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b085      	sub	sp, #20
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	3360      	adds	r3, #96	@ 0x60
 80011b2:	461a      	mov	r2, r3
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	4413      	add	r3, r2
 80011ba:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3714      	adds	r7, #20
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr

080011d0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b087      	sub	sp, #28
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	60b9      	str	r1, [r7, #8]
 80011da:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	3360      	adds	r3, #96	@ 0x60
 80011e0:	461a      	mov	r2, r3
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	4413      	add	r3, r2
 80011e8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	431a      	orrs	r2, r3
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80011fa:	bf00      	nop
 80011fc:	371c      	adds	r7, #28
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001206:	b480      	push	{r7}
 8001208:	b087      	sub	sp, #28
 800120a:	af00      	add	r7, sp, #0
 800120c:	60f8      	str	r0, [r7, #12]
 800120e:	60b9      	str	r1, [r7, #8]
 8001210:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	3360      	adds	r3, #96	@ 0x60
 8001216:	461a      	mov	r2, r3
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	4413      	add	r3, r2
 800121e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	431a      	orrs	r2, r3
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001230:	bf00      	nop
 8001232:	371c      	adds	r7, #28
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr

0800123c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800123c:	b480      	push	{r7}
 800123e:	b087      	sub	sp, #28
 8001240:	af00      	add	r7, sp, #0
 8001242:	60f8      	str	r0, [r7, #12]
 8001244:	60b9      	str	r1, [r7, #8]
 8001246:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	3360      	adds	r3, #96	@ 0x60
 800124c:	461a      	mov	r2, r3
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	4413      	add	r3, r2
 8001254:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	431a      	orrs	r2, r3
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001266:	bf00      	nop
 8001268:	371c      	adds	r7, #28
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr

08001272 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001272:	b480      	push	{r7}
 8001274:	b083      	sub	sp, #12
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
 800127a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	695b      	ldr	r3, [r3, #20]
 8001280:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	431a      	orrs	r2, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	615a      	str	r2, [r3, #20]
}
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001298:	b480      	push	{r7}
 800129a:	b087      	sub	sp, #28
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	3330      	adds	r3, #48	@ 0x30
 80012a8:	461a      	mov	r2, r3
 80012aa:	68bb      	ldr	r3, [r7, #8]
 80012ac:	0a1b      	lsrs	r3, r3, #8
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	f003 030c 	and.w	r3, r3, #12
 80012b4:	4413      	add	r3, r2
 80012b6:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	f003 031f 	and.w	r3, r3, #31
 80012c2:	211f      	movs	r1, #31
 80012c4:	fa01 f303 	lsl.w	r3, r1, r3
 80012c8:	43db      	mvns	r3, r3
 80012ca:	401a      	ands	r2, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	0e9b      	lsrs	r3, r3, #26
 80012d0:	f003 011f 	and.w	r1, r3, #31
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	f003 031f 	and.w	r3, r3, #31
 80012da:	fa01 f303 	lsl.w	r3, r1, r3
 80012de:	431a      	orrs	r2, r3
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80012e4:	bf00      	nop
 80012e6:	371c      	adds	r7, #28
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b087      	sub	sp, #28
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	60f8      	str	r0, [r7, #12]
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	3314      	adds	r3, #20
 8001300:	461a      	mov	r2, r3
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	0e5b      	lsrs	r3, r3, #25
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	f003 0304 	and.w	r3, r3, #4
 800130c:	4413      	add	r3, r2
 800130e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	0d1b      	lsrs	r3, r3, #20
 8001318:	f003 031f 	and.w	r3, r3, #31
 800131c:	2107      	movs	r1, #7
 800131e:	fa01 f303 	lsl.w	r3, r1, r3
 8001322:	43db      	mvns	r3, r3
 8001324:	401a      	ands	r2, r3
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	0d1b      	lsrs	r3, r3, #20
 800132a:	f003 031f 	and.w	r3, r3, #31
 800132e:	6879      	ldr	r1, [r7, #4]
 8001330:	fa01 f303 	lsl.w	r3, r1, r3
 8001334:	431a      	orrs	r2, r3
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800133a:	bf00      	nop
 800133c:	371c      	adds	r7, #28
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
	...

08001348 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001360:	43db      	mvns	r3, r3
 8001362:	401a      	ands	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f003 0318 	and.w	r3, r3, #24
 800136a:	4908      	ldr	r1, [pc, #32]	@ (800138c <LL_ADC_SetChannelSingleDiff+0x44>)
 800136c:	40d9      	lsrs	r1, r3
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	400b      	ands	r3, r1
 8001372:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001376:	431a      	orrs	r2, r3
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800137e:	bf00      	nop
 8001380:	3714      	adds	r7, #20
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	0007ffff 	.word	0x0007ffff

08001390 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80013a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	6093      	str	r3, [r2, #8]
}
 80013a8:	bf00      	nop
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr

080013b4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80013c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80013c8:	d101      	bne.n	80013ce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80013ca:	2301      	movs	r3, #1
 80013cc:	e000      	b.n	80013d0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80013ce:	2300      	movs	r3, #0
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr

080013dc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80013ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80013f0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001414:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001418:	d101      	bne.n	800141e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800141a:	2301      	movs	r3, #1
 800141c:	e000      	b.n	8001420 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800141e:	2300      	movs	r3, #0
}
 8001420:	4618      	mov	r0, r3
 8001422:	370c      	adds	r7, #12
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr

0800142c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	f003 0301 	and.w	r3, r3, #1
 800143c:	2b01      	cmp	r3, #1
 800143e:	d101      	bne.n	8001444 <LL_ADC_IsEnabled+0x18>
 8001440:	2301      	movs	r3, #1
 8001442:	e000      	b.n	8001446 <LL_ADC_IsEnabled+0x1a>
 8001444:	2300      	movs	r3, #0
}
 8001446:	4618      	mov	r0, r3
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr

08001452 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001452:	b480      	push	{r7}
 8001454:	b083      	sub	sp, #12
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	f003 0304 	and.w	r3, r3, #4
 8001462:	2b04      	cmp	r3, #4
 8001464:	d101      	bne.n	800146a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001466:	2301      	movs	r3, #1
 8001468:	e000      	b.n	800146c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr

08001478 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	f003 0308 	and.w	r3, r3, #8
 8001488:	2b08      	cmp	r3, #8
 800148a:	d101      	bne.n	8001490 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800148c:	2301      	movs	r3, #1
 800148e:	e000      	b.n	8001492 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001490:	2300      	movs	r3, #0
}
 8001492:	4618      	mov	r0, r3
 8001494:	370c      	adds	r7, #12
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr
	...

080014a0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80014a0:	b590      	push	{r4, r7, lr}
 80014a2:	b089      	sub	sp, #36	@ 0x24
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014a8:	2300      	movs	r3, #0
 80014aa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d101      	bne.n	80014ba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e167      	b.n	800178a <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	695b      	ldr	r3, [r3, #20]
 80014be:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d109      	bne.n	80014dc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f7ff f907 	bl	80006dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2200      	movs	r2, #0
 80014d2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2200      	movs	r2, #0
 80014d8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff ff67 	bl	80013b4 <LL_ADC_IsDeepPowerDownEnabled>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d004      	beq.n	80014f6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff ff4d 	bl	8001390 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7ff ff82 	bl	8001404 <LL_ADC_IsInternalRegulatorEnabled>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d115      	bne.n	8001532 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff ff66 	bl	80013dc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001510:	4ba0      	ldr	r3, [pc, #640]	@ (8001794 <HAL_ADC_Init+0x2f4>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	099b      	lsrs	r3, r3, #6
 8001516:	4aa0      	ldr	r2, [pc, #640]	@ (8001798 <HAL_ADC_Init+0x2f8>)
 8001518:	fba2 2303 	umull	r2, r3, r2, r3
 800151c:	099b      	lsrs	r3, r3, #6
 800151e:	3301      	adds	r3, #1
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001524:	e002      	b.n	800152c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	3b01      	subs	r3, #1
 800152a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d1f9      	bne.n	8001526 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff ff64 	bl	8001404 <LL_ADC_IsInternalRegulatorEnabled>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d10d      	bne.n	800155e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001546:	f043 0210 	orr.w	r2, r3, #16
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001552:	f043 0201 	orr.w	r2, r3, #1
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff ff75 	bl	8001452 <LL_ADC_REG_IsConversionOngoing>
 8001568:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800156e:	f003 0310 	and.w	r3, r3, #16
 8001572:	2b00      	cmp	r3, #0
 8001574:	f040 8100 	bne.w	8001778 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	2b00      	cmp	r3, #0
 800157c:	f040 80fc 	bne.w	8001778 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001584:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001588:	f043 0202 	orr.w	r2, r3, #2
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff ff49 	bl	800142c <LL_ADC_IsEnabled>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d111      	bne.n	80015c4 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80015a0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80015a4:	f7ff ff42 	bl	800142c <LL_ADC_IsEnabled>
 80015a8:	4604      	mov	r4, r0
 80015aa:	487c      	ldr	r0, [pc, #496]	@ (800179c <HAL_ADC_Init+0x2fc>)
 80015ac:	f7ff ff3e 	bl	800142c <LL_ADC_IsEnabled>
 80015b0:	4603      	mov	r3, r0
 80015b2:	4323      	orrs	r3, r4
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d105      	bne.n	80015c4 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	4619      	mov	r1, r3
 80015be:	4878      	ldr	r0, [pc, #480]	@ (80017a0 <HAL_ADC_Init+0x300>)
 80015c0:	f7ff fd98 	bl	80010f4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	7f5b      	ldrb	r3, [r3, #29]
 80015c8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015ce:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80015d4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80015da:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80015e2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015e4:	4313      	orrs	r3, r2
 80015e6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d106      	bne.n	8001600 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015f6:	3b01      	subs	r3, #1
 80015f8:	045b      	lsls	r3, r3, #17
 80015fa:	69ba      	ldr	r2, [r7, #24]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001604:	2b00      	cmp	r3, #0
 8001606:	d009      	beq.n	800161c <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800160c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001614:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001616:	69ba      	ldr	r2, [r7, #24]
 8001618:	4313      	orrs	r3, r2
 800161a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	68da      	ldr	r2, [r3, #12]
 8001622:	4b60      	ldr	r3, [pc, #384]	@ (80017a4 <HAL_ADC_Init+0x304>)
 8001624:	4013      	ands	r3, r2
 8001626:	687a      	ldr	r2, [r7, #4]
 8001628:	6812      	ldr	r2, [r2, #0]
 800162a:	69b9      	ldr	r1, [r7, #24]
 800162c:	430b      	orrs	r3, r1
 800162e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	691b      	ldr	r3, [r3, #16]
 8001636:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	430a      	orrs	r2, r1
 8001644:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4618      	mov	r0, r3
 800164c:	f7ff ff14 	bl	8001478 <LL_ADC_INJ_IsConversionOngoing>
 8001650:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d16d      	bne.n	8001734 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d16a      	bne.n	8001734 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001662:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800166a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800166c:	4313      	orrs	r3, r2
 800166e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	68db      	ldr	r3, [r3, #12]
 8001676:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800167a:	f023 0302 	bic.w	r3, r3, #2
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	6812      	ldr	r2, [r2, #0]
 8001682:	69b9      	ldr	r1, [r7, #24]
 8001684:	430b      	orrs	r3, r1
 8001686:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	691b      	ldr	r3, [r3, #16]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d017      	beq.n	80016c0 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	691a      	ldr	r2, [r3, #16]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800169e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80016a8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80016ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	6911      	ldr	r1, [r2, #16]
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	6812      	ldr	r2, [r2, #0]
 80016b8:	430b      	orrs	r3, r1
 80016ba:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80016be:	e013      	b.n	80016e8 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	691a      	ldr	r2, [r3, #16]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80016ce:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80016d8:	687a      	ldr	r2, [r7, #4]
 80016da:	6812      	ldr	r2, [r2, #0]
 80016dc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80016e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80016e4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016ee:	2b01      	cmp	r3, #1
 80016f0:	d118      	bne.n	8001724 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	691b      	ldr	r3, [r3, #16]
 80016f8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80016fc:	f023 0304 	bic.w	r3, r3, #4
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001708:	4311      	orrs	r1, r2
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800170e:	4311      	orrs	r1, r2
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001714:	430a      	orrs	r2, r1
 8001716:	431a      	orrs	r2, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f042 0201 	orr.w	r2, r2, #1
 8001720:	611a      	str	r2, [r3, #16]
 8001722:	e007      	b.n	8001734 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	691a      	ldr	r2, [r3, #16]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f022 0201 	bic.w	r2, r2, #1
 8001732:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	695b      	ldr	r3, [r3, #20]
 8001738:	2b01      	cmp	r3, #1
 800173a:	d10c      	bne.n	8001756 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001742:	f023 010f 	bic.w	r1, r3, #15
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6a1b      	ldr	r3, [r3, #32]
 800174a:	1e5a      	subs	r2, r3, #1
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	430a      	orrs	r2, r1
 8001752:	631a      	str	r2, [r3, #48]	@ 0x30
 8001754:	e007      	b.n	8001766 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f022 020f 	bic.w	r2, r2, #15
 8001764:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800176a:	f023 0303 	bic.w	r3, r3, #3
 800176e:	f043 0201 	orr.w	r2, r3, #1
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001776:	e007      	b.n	8001788 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800177c:	f043 0210 	orr.w	r2, r3, #16
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001788:	7ffb      	ldrb	r3, [r7, #31]
}
 800178a:	4618      	mov	r0, r3
 800178c:	3724      	adds	r7, #36	@ 0x24
 800178e:	46bd      	mov	sp, r7
 8001790:	bd90      	pop	{r4, r7, pc}
 8001792:	bf00      	nop
 8001794:	20000000 	.word	0x20000000
 8001798:	053e2d63 	.word	0x053e2d63
 800179c:	50000100 	.word	0x50000100
 80017a0:	50000300 	.word	0x50000300
 80017a4:	fff04007 	.word	0xfff04007

080017a8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b0b6      	sub	sp, #216	@ 0xd8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017b2:	2300      	movs	r3, #0
 80017b4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80017b8:	2300      	movs	r3, #0
 80017ba:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d101      	bne.n	80017ca <HAL_ADC_ConfigChannel+0x22>
 80017c6:	2302      	movs	r3, #2
 80017c8:	e3c8      	b.n	8001f5c <HAL_ADC_ConfigChannel+0x7b4>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2201      	movs	r2, #1
 80017ce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff fe3b 	bl	8001452 <LL_ADC_REG_IsConversionOngoing>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	f040 83ad 	bne.w	8001f3e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6818      	ldr	r0, [r3, #0]
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	6859      	ldr	r1, [r3, #4]
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	461a      	mov	r2, r3
 80017f2:	f7ff fd51 	bl	8001298 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff fe29 	bl	8001452 <LL_ADC_REG_IsConversionOngoing>
 8001800:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff fe35 	bl	8001478 <LL_ADC_INJ_IsConversionOngoing>
 800180e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001812:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001816:	2b00      	cmp	r3, #0
 8001818:	f040 81d9 	bne.w	8001bce <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800181c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001820:	2b00      	cmp	r3, #0
 8001822:	f040 81d4 	bne.w	8001bce <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800182e:	d10f      	bne.n	8001850 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6818      	ldr	r0, [r3, #0]
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2200      	movs	r2, #0
 800183a:	4619      	mov	r1, r3
 800183c:	f7ff fd58 	bl	80012f0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff fd12 	bl	8001272 <LL_ADC_SetSamplingTimeCommonConfig>
 800184e:	e00e      	b.n	800186e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6818      	ldr	r0, [r3, #0]
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	6819      	ldr	r1, [r3, #0]
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	461a      	mov	r2, r3
 800185e:	f7ff fd47 	bl	80012f0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	2100      	movs	r1, #0
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff fd02 	bl	8001272 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	695a      	ldr	r2, [r3, #20]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	08db      	lsrs	r3, r3, #3
 800187a:	f003 0303 	and.w	r3, r3, #3
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	fa02 f303 	lsl.w	r3, r2, r3
 8001884:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	691b      	ldr	r3, [r3, #16]
 800188c:	2b04      	cmp	r3, #4
 800188e:	d022      	beq.n	80018d6 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6818      	ldr	r0, [r3, #0]
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	6919      	ldr	r1, [r3, #16]
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80018a0:	f7ff fc5c 	bl	800115c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6818      	ldr	r0, [r3, #0]
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	6919      	ldr	r1, [r3, #16]
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	461a      	mov	r2, r3
 80018b2:	f7ff fca8 	bl	8001206 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6818      	ldr	r0, [r3, #0]
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d102      	bne.n	80018cc <HAL_ADC_ConfigChannel+0x124>
 80018c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80018ca:	e000      	b.n	80018ce <HAL_ADC_ConfigChannel+0x126>
 80018cc:	2300      	movs	r3, #0
 80018ce:	461a      	mov	r2, r3
 80018d0:	f7ff fcb4 	bl	800123c <LL_ADC_SetOffsetSaturation>
 80018d4:	e17b      	b.n	8001bce <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2100      	movs	r1, #0
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff fc61 	bl	80011a4 <LL_ADC_GetOffsetChannel>
 80018e2:	4603      	mov	r3, r0
 80018e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d10a      	bne.n	8001902 <HAL_ADC_ConfigChannel+0x15a>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2100      	movs	r1, #0
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff fc56 	bl	80011a4 <LL_ADC_GetOffsetChannel>
 80018f8:	4603      	mov	r3, r0
 80018fa:	0e9b      	lsrs	r3, r3, #26
 80018fc:	f003 021f 	and.w	r2, r3, #31
 8001900:	e01e      	b.n	8001940 <HAL_ADC_ConfigChannel+0x198>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2100      	movs	r1, #0
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff fc4b 	bl	80011a4 <LL_ADC_GetOffsetChannel>
 800190e:	4603      	mov	r3, r0
 8001910:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001914:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001918:	fa93 f3a3 	rbit	r3, r3
 800191c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001920:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001924:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001928:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800192c:	2b00      	cmp	r3, #0
 800192e:	d101      	bne.n	8001934 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8001930:	2320      	movs	r3, #32
 8001932:	e004      	b.n	800193e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8001934:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001938:	fab3 f383 	clz	r3, r3
 800193c:	b2db      	uxtb	r3, r3
 800193e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001948:	2b00      	cmp	r3, #0
 800194a:	d105      	bne.n	8001958 <HAL_ADC_ConfigChannel+0x1b0>
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	0e9b      	lsrs	r3, r3, #26
 8001952:	f003 031f 	and.w	r3, r3, #31
 8001956:	e018      	b.n	800198a <HAL_ADC_ConfigChannel+0x1e2>
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001960:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001964:	fa93 f3a3 	rbit	r3, r3
 8001968:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800196c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001970:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001974:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001978:	2b00      	cmp	r3, #0
 800197a:	d101      	bne.n	8001980 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 800197c:	2320      	movs	r3, #32
 800197e:	e004      	b.n	800198a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001980:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001984:	fab3 f383 	clz	r3, r3
 8001988:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800198a:	429a      	cmp	r2, r3
 800198c:	d106      	bne.n	800199c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	2200      	movs	r2, #0
 8001994:	2100      	movs	r1, #0
 8001996:	4618      	mov	r0, r3
 8001998:	f7ff fc1a 	bl	80011d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2101      	movs	r1, #1
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7ff fbfe 	bl	80011a4 <LL_ADC_GetOffsetChannel>
 80019a8:	4603      	mov	r3, r0
 80019aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d10a      	bne.n	80019c8 <HAL_ADC_ConfigChannel+0x220>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	2101      	movs	r1, #1
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff fbf3 	bl	80011a4 <LL_ADC_GetOffsetChannel>
 80019be:	4603      	mov	r3, r0
 80019c0:	0e9b      	lsrs	r3, r3, #26
 80019c2:	f003 021f 	and.w	r2, r3, #31
 80019c6:	e01e      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x25e>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2101      	movs	r1, #1
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff fbe8 	bl	80011a4 <LL_ADC_GetOffsetChannel>
 80019d4:	4603      	mov	r3, r0
 80019d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80019de:	fa93 f3a3 	rbit	r3, r3
 80019e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80019e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80019ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80019ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d101      	bne.n	80019fa <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80019f6:	2320      	movs	r3, #32
 80019f8:	e004      	b.n	8001a04 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80019fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80019fe:	fab3 f383 	clz	r3, r3
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d105      	bne.n	8001a1e <HAL_ADC_ConfigChannel+0x276>
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	0e9b      	lsrs	r3, r3, #26
 8001a18:	f003 031f 	and.w	r3, r3, #31
 8001a1c:	e018      	b.n	8001a50 <HAL_ADC_ConfigChannel+0x2a8>
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a26:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001a2a:	fa93 f3a3 	rbit	r3, r3
 8001a2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001a32:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001a36:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001a3a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d101      	bne.n	8001a46 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001a42:	2320      	movs	r3, #32
 8001a44:	e004      	b.n	8001a50 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001a46:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001a4a:	fab3 f383 	clz	r3, r3
 8001a4e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d106      	bne.n	8001a62 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff fbb7 	bl	80011d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	2102      	movs	r1, #2
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff fb9b 	bl	80011a4 <LL_ADC_GetOffsetChannel>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d10a      	bne.n	8001a8e <HAL_ADC_ConfigChannel+0x2e6>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2102      	movs	r1, #2
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff fb90 	bl	80011a4 <LL_ADC_GetOffsetChannel>
 8001a84:	4603      	mov	r3, r0
 8001a86:	0e9b      	lsrs	r3, r3, #26
 8001a88:	f003 021f 	and.w	r2, r3, #31
 8001a8c:	e01e      	b.n	8001acc <HAL_ADC_ConfigChannel+0x324>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2102      	movs	r1, #2
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff fb85 	bl	80011a4 <LL_ADC_GetOffsetChannel>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001aa4:	fa93 f3a3 	rbit	r3, r3
 8001aa8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001aac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001ab0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001ab4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d101      	bne.n	8001ac0 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8001abc:	2320      	movs	r3, #32
 8001abe:	e004      	b.n	8001aca <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8001ac0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001ac4:	fab3 f383 	clz	r3, r3
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d105      	bne.n	8001ae4 <HAL_ADC_ConfigChannel+0x33c>
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	0e9b      	lsrs	r3, r3, #26
 8001ade:	f003 031f 	and.w	r3, r3, #31
 8001ae2:	e016      	b.n	8001b12 <HAL_ADC_ConfigChannel+0x36a>
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aec:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001af0:	fa93 f3a3 	rbit	r3, r3
 8001af4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001af6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001af8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001afc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d101      	bne.n	8001b08 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8001b04:	2320      	movs	r3, #32
 8001b06:	e004      	b.n	8001b12 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8001b08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001b0c:	fab3 f383 	clz	r3, r3
 8001b10:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d106      	bne.n	8001b24 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	2102      	movs	r1, #2
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff fb56 	bl	80011d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2103      	movs	r1, #3
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff fb3a 	bl	80011a4 <LL_ADC_GetOffsetChannel>
 8001b30:	4603      	mov	r3, r0
 8001b32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d10a      	bne.n	8001b50 <HAL_ADC_ConfigChannel+0x3a8>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2103      	movs	r1, #3
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff fb2f 	bl	80011a4 <LL_ADC_GetOffsetChannel>
 8001b46:	4603      	mov	r3, r0
 8001b48:	0e9b      	lsrs	r3, r3, #26
 8001b4a:	f003 021f 	and.w	r2, r3, #31
 8001b4e:	e017      	b.n	8001b80 <HAL_ADC_ConfigChannel+0x3d8>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2103      	movs	r1, #3
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff fb24 	bl	80011a4 <LL_ADC_GetOffsetChannel>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001b62:	fa93 f3a3 	rbit	r3, r3
 8001b66:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001b68:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001b6a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001b6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d101      	bne.n	8001b76 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8001b72:	2320      	movs	r3, #32
 8001b74:	e003      	b.n	8001b7e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8001b76:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001b78:	fab3 f383 	clz	r3, r3
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d105      	bne.n	8001b98 <HAL_ADC_ConfigChannel+0x3f0>
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	0e9b      	lsrs	r3, r3, #26
 8001b92:	f003 031f 	and.w	r3, r3, #31
 8001b96:	e011      	b.n	8001bbc <HAL_ADC_ConfigChannel+0x414>
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001ba0:	fa93 f3a3 	rbit	r3, r3
 8001ba4:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001ba6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001ba8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001baa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d101      	bne.n	8001bb4 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8001bb0:	2320      	movs	r3, #32
 8001bb2:	e003      	b.n	8001bbc <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8001bb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bb6:	fab3 f383 	clz	r3, r3
 8001bba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d106      	bne.n	8001bce <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	2103      	movs	r1, #3
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff fb01 	bl	80011d0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff fc2a 	bl	800142c <LL_ADC_IsEnabled>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	f040 8140 	bne.w	8001e60 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6818      	ldr	r0, [r3, #0]
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	6819      	ldr	r1, [r3, #0]
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	461a      	mov	r2, r3
 8001bee:	f7ff fbab 	bl	8001348 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	68db      	ldr	r3, [r3, #12]
 8001bf6:	4a8f      	ldr	r2, [pc, #572]	@ (8001e34 <HAL_ADC_ConfigChannel+0x68c>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	f040 8131 	bne.w	8001e60 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d10b      	bne.n	8001c26 <HAL_ADC_ConfigChannel+0x47e>
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	0e9b      	lsrs	r3, r3, #26
 8001c14:	3301      	adds	r3, #1
 8001c16:	f003 031f 	and.w	r3, r3, #31
 8001c1a:	2b09      	cmp	r3, #9
 8001c1c:	bf94      	ite	ls
 8001c1e:	2301      	movls	r3, #1
 8001c20:	2300      	movhi	r3, #0
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	e019      	b.n	8001c5a <HAL_ADC_ConfigChannel+0x4b2>
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c2e:	fa93 f3a3 	rbit	r3, r3
 8001c32:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001c34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c36:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001c38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d101      	bne.n	8001c42 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8001c3e:	2320      	movs	r3, #32
 8001c40:	e003      	b.n	8001c4a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8001c42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001c44:	fab3 f383 	clz	r3, r3
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	f003 031f 	and.w	r3, r3, #31
 8001c50:	2b09      	cmp	r3, #9
 8001c52:	bf94      	ite	ls
 8001c54:	2301      	movls	r3, #1
 8001c56:	2300      	movhi	r3, #0
 8001c58:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d079      	beq.n	8001d52 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d107      	bne.n	8001c7a <HAL_ADC_ConfigChannel+0x4d2>
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	0e9b      	lsrs	r3, r3, #26
 8001c70:	3301      	adds	r3, #1
 8001c72:	069b      	lsls	r3, r3, #26
 8001c74:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001c78:	e015      	b.n	8001ca6 <HAL_ADC_ConfigChannel+0x4fe>
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001c82:	fa93 f3a3 	rbit	r3, r3
 8001c86:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001c88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001c8a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001c8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d101      	bne.n	8001c96 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8001c92:	2320      	movs	r3, #32
 8001c94:	e003      	b.n	8001c9e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8001c96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c98:	fab3 f383 	clz	r3, r3
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	069b      	lsls	r3, r3, #26
 8001ca2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d109      	bne.n	8001cc6 <HAL_ADC_ConfigChannel+0x51e>
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	0e9b      	lsrs	r3, r3, #26
 8001cb8:	3301      	adds	r3, #1
 8001cba:	f003 031f 	and.w	r3, r3, #31
 8001cbe:	2101      	movs	r1, #1
 8001cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc4:	e017      	b.n	8001cf6 <HAL_ADC_ConfigChannel+0x54e>
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ccc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001cce:	fa93 f3a3 	rbit	r3, r3
 8001cd2:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001cd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001cd6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001cd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d101      	bne.n	8001ce2 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8001cde:	2320      	movs	r3, #32
 8001ce0:	e003      	b.n	8001cea <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8001ce2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ce4:	fab3 f383 	clz	r3, r3
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	3301      	adds	r3, #1
 8001cec:	f003 031f 	and.w	r3, r3, #31
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf6:	ea42 0103 	orr.w	r1, r2, r3
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d10a      	bne.n	8001d1c <HAL_ADC_ConfigChannel+0x574>
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	0e9b      	lsrs	r3, r3, #26
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	f003 021f 	and.w	r2, r3, #31
 8001d12:	4613      	mov	r3, r2
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	4413      	add	r3, r2
 8001d18:	051b      	lsls	r3, r3, #20
 8001d1a:	e018      	b.n	8001d4e <HAL_ADC_ConfigChannel+0x5a6>
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d24:	fa93 f3a3 	rbit	r3, r3
 8001d28:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001d2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d101      	bne.n	8001d38 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8001d34:	2320      	movs	r3, #32
 8001d36:	e003      	b.n	8001d40 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8001d38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d3a:	fab3 f383 	clz	r3, r3
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	3301      	adds	r3, #1
 8001d42:	f003 021f 	and.w	r2, r3, #31
 8001d46:	4613      	mov	r3, r2
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	4413      	add	r3, r2
 8001d4c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d4e:	430b      	orrs	r3, r1
 8001d50:	e081      	b.n	8001e56 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d107      	bne.n	8001d6e <HAL_ADC_ConfigChannel+0x5c6>
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	0e9b      	lsrs	r3, r3, #26
 8001d64:	3301      	adds	r3, #1
 8001d66:	069b      	lsls	r3, r3, #26
 8001d68:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d6c:	e015      	b.n	8001d9a <HAL_ADC_ConfigChannel+0x5f2>
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d76:	fa93 f3a3 	rbit	r3, r3
 8001d7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d7e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d101      	bne.n	8001d8a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8001d86:	2320      	movs	r3, #32
 8001d88:	e003      	b.n	8001d92 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8001d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d8c:	fab3 f383 	clz	r3, r3
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	3301      	adds	r3, #1
 8001d94:	069b      	lsls	r3, r3, #26
 8001d96:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d109      	bne.n	8001dba <HAL_ADC_ConfigChannel+0x612>
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	0e9b      	lsrs	r3, r3, #26
 8001dac:	3301      	adds	r3, #1
 8001dae:	f003 031f 	and.w	r3, r3, #31
 8001db2:	2101      	movs	r1, #1
 8001db4:	fa01 f303 	lsl.w	r3, r1, r3
 8001db8:	e017      	b.n	8001dea <HAL_ADC_ConfigChannel+0x642>
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc0:	6a3b      	ldr	r3, [r7, #32]
 8001dc2:	fa93 f3a3 	rbit	r3, r3
 8001dc6:	61fb      	str	r3, [r7, #28]
  return result;
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d101      	bne.n	8001dd6 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8001dd2:	2320      	movs	r3, #32
 8001dd4:	e003      	b.n	8001dde <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8001dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd8:	fab3 f383 	clz	r3, r3
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	3301      	adds	r3, #1
 8001de0:	f003 031f 	and.w	r3, r3, #31
 8001de4:	2101      	movs	r1, #1
 8001de6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dea:	ea42 0103 	orr.w	r1, r2, r3
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d10d      	bne.n	8001e16 <HAL_ADC_ConfigChannel+0x66e>
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	0e9b      	lsrs	r3, r3, #26
 8001e00:	3301      	adds	r3, #1
 8001e02:	f003 021f 	and.w	r2, r3, #31
 8001e06:	4613      	mov	r3, r2
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	4413      	add	r3, r2
 8001e0c:	3b1e      	subs	r3, #30
 8001e0e:	051b      	lsls	r3, r3, #20
 8001e10:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e14:	e01e      	b.n	8001e54 <HAL_ADC_ConfigChannel+0x6ac>
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	fa93 f3a3 	rbit	r3, r3
 8001e22:	613b      	str	r3, [r7, #16]
  return result;
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d104      	bne.n	8001e38 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8001e2e:	2320      	movs	r3, #32
 8001e30:	e006      	b.n	8001e40 <HAL_ADC_ConfigChannel+0x698>
 8001e32:	bf00      	nop
 8001e34:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001e38:	69bb      	ldr	r3, [r7, #24]
 8001e3a:	fab3 f383 	clz	r3, r3
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	3301      	adds	r3, #1
 8001e42:	f003 021f 	and.w	r2, r3, #31
 8001e46:	4613      	mov	r3, r2
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	4413      	add	r3, r2
 8001e4c:	3b1e      	subs	r3, #30
 8001e4e:	051b      	lsls	r3, r3, #20
 8001e50:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e54:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	f7ff fa48 	bl	80012f0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	4b3f      	ldr	r3, [pc, #252]	@ (8001f64 <HAL_ADC_ConfigChannel+0x7bc>)
 8001e66:	4013      	ands	r3, r2
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d071      	beq.n	8001f50 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e6c:	483e      	ldr	r0, [pc, #248]	@ (8001f68 <HAL_ADC_ConfigChannel+0x7c0>)
 8001e6e:	f7ff f967 	bl	8001140 <LL_ADC_GetCommonPathInternalCh>
 8001e72:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a3c      	ldr	r2, [pc, #240]	@ (8001f6c <HAL_ADC_ConfigChannel+0x7c4>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d004      	beq.n	8001e8a <HAL_ADC_ConfigChannel+0x6e2>
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a3a      	ldr	r2, [pc, #232]	@ (8001f70 <HAL_ADC_ConfigChannel+0x7c8>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d127      	bne.n	8001eda <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001e8a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001e8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d121      	bne.n	8001eda <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e9e:	d157      	bne.n	8001f50 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ea0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001ea4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	482f      	ldr	r0, [pc, #188]	@ (8001f68 <HAL_ADC_ConfigChannel+0x7c0>)
 8001eac:	f7ff f935 	bl	800111a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001eb0:	4b30      	ldr	r3, [pc, #192]	@ (8001f74 <HAL_ADC_ConfigChannel+0x7cc>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	099b      	lsrs	r3, r3, #6
 8001eb6:	4a30      	ldr	r2, [pc, #192]	@ (8001f78 <HAL_ADC_ConfigChannel+0x7d0>)
 8001eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ebc:	099b      	lsrs	r3, r3, #6
 8001ebe:	1c5a      	adds	r2, r3, #1
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	4413      	add	r3, r2
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001eca:	e002      	b.n	8001ed2 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	3b01      	subs	r3, #1
 8001ed0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d1f9      	bne.n	8001ecc <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ed8:	e03a      	b.n	8001f50 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a27      	ldr	r2, [pc, #156]	@ (8001f7c <HAL_ADC_ConfigChannel+0x7d4>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d113      	bne.n	8001f0c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001ee4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001ee8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d10d      	bne.n	8001f0c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a22      	ldr	r2, [pc, #136]	@ (8001f80 <HAL_ADC_ConfigChannel+0x7d8>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d02a      	beq.n	8001f50 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001efa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001efe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f02:	4619      	mov	r1, r3
 8001f04:	4818      	ldr	r0, [pc, #96]	@ (8001f68 <HAL_ADC_ConfigChannel+0x7c0>)
 8001f06:	f7ff f908 	bl	800111a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001f0a:	e021      	b.n	8001f50 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a1c      	ldr	r2, [pc, #112]	@ (8001f84 <HAL_ADC_ConfigChannel+0x7dc>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d11c      	bne.n	8001f50 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001f16:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001f1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d116      	bne.n	8001f50 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a16      	ldr	r2, [pc, #88]	@ (8001f80 <HAL_ADC_ConfigChannel+0x7d8>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d011      	beq.n	8001f50 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001f30:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f34:	4619      	mov	r1, r3
 8001f36:	480c      	ldr	r0, [pc, #48]	@ (8001f68 <HAL_ADC_ConfigChannel+0x7c0>)
 8001f38:	f7ff f8ef 	bl	800111a <LL_ADC_SetCommonPathInternalCh>
 8001f3c:	e008      	b.n	8001f50 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f42:	f043 0220 	orr.w	r2, r3, #32
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2200      	movs	r2, #0
 8001f54:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8001f58:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	37d8      	adds	r7, #216	@ 0xd8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	80080000 	.word	0x80080000
 8001f68:	50000300 	.word	0x50000300
 8001f6c:	c3210000 	.word	0xc3210000
 8001f70:	90c00010 	.word	0x90c00010
 8001f74:	20000000 	.word	0x20000000
 8001f78:	053e2d63 	.word	0x053e2d63
 8001f7c:	c7520000 	.word	0xc7520000
 8001f80:	50000100 	.word	0x50000100
 8001f84:	cb840000 	.word	0xcb840000

08001f88 <LL_ADC_IsEnabled>:
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d101      	bne.n	8001fa0 <LL_ADC_IsEnabled+0x18>
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e000      	b.n	8001fa2 <LL_ADC_IsEnabled+0x1a>
 8001fa0:	2300      	movs	r3, #0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	370c      	adds	r7, #12
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr

08001fae <LL_ADC_REG_IsConversionOngoing>:
{
 8001fae:	b480      	push	{r7}
 8001fb0:	b083      	sub	sp, #12
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f003 0304 	and.w	r3, r3, #4
 8001fbe:	2b04      	cmp	r3, #4
 8001fc0:	d101      	bne.n	8001fc6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e000      	b.n	8001fc8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001fc6:	2300      	movs	r3, #0
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8001fd4:	b590      	push	{r4, r7, lr}
 8001fd6:	b0a1      	sub	sp, #132	@ 0x84
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d101      	bne.n	8001ff2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8001fee:	2302      	movs	r3, #2
 8001ff0:	e08b      	b.n	800210a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8001ffe:	2300      	movs	r3, #0
 8002000:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800200a:	d102      	bne.n	8002012 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800200c:	4b41      	ldr	r3, [pc, #260]	@ (8002114 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800200e:	60bb      	str	r3, [r7, #8]
 8002010:	e001      	b.n	8002016 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002012:	2300      	movs	r3, #0
 8002014:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d10b      	bne.n	8002034 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002020:	f043 0220 	orr.w	r2, r3, #32
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e06a      	b.n	800210a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	4618      	mov	r0, r3
 8002038:	f7ff ffb9 	bl	8001fae <LL_ADC_REG_IsConversionOngoing>
 800203c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4618      	mov	r0, r3
 8002044:	f7ff ffb3 	bl	8001fae <LL_ADC_REG_IsConversionOngoing>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d14c      	bne.n	80020e8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800204e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002050:	2b00      	cmp	r3, #0
 8002052:	d149      	bne.n	80020e8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002054:	4b30      	ldr	r3, [pc, #192]	@ (8002118 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002056:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d028      	beq.n	80020b2 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002060:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	6859      	ldr	r1, [r3, #4]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002072:	035b      	lsls	r3, r3, #13
 8002074:	430b      	orrs	r3, r1
 8002076:	431a      	orrs	r2, r3
 8002078:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800207a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800207c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002080:	f7ff ff82 	bl	8001f88 <LL_ADC_IsEnabled>
 8002084:	4604      	mov	r4, r0
 8002086:	4823      	ldr	r0, [pc, #140]	@ (8002114 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002088:	f7ff ff7e 	bl	8001f88 <LL_ADC_IsEnabled>
 800208c:	4603      	mov	r3, r0
 800208e:	4323      	orrs	r3, r4
 8002090:	2b00      	cmp	r3, #0
 8002092:	d133      	bne.n	80020fc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002094:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800209c:	f023 030f 	bic.w	r3, r3, #15
 80020a0:	683a      	ldr	r2, [r7, #0]
 80020a2:	6811      	ldr	r1, [r2, #0]
 80020a4:	683a      	ldr	r2, [r7, #0]
 80020a6:	6892      	ldr	r2, [r2, #8]
 80020a8:	430a      	orrs	r2, r1
 80020aa:	431a      	orrs	r2, r3
 80020ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80020ae:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80020b0:	e024      	b.n	80020fc <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80020b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80020ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80020bc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80020be:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80020c2:	f7ff ff61 	bl	8001f88 <LL_ADC_IsEnabled>
 80020c6:	4604      	mov	r4, r0
 80020c8:	4812      	ldr	r0, [pc, #72]	@ (8002114 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80020ca:	f7ff ff5d 	bl	8001f88 <LL_ADC_IsEnabled>
 80020ce:	4603      	mov	r3, r0
 80020d0:	4323      	orrs	r3, r4
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d112      	bne.n	80020fc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80020d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80020de:	f023 030f 	bic.w	r3, r3, #15
 80020e2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80020e4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80020e6:	e009      	b.n	80020fc <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ec:	f043 0220 	orr.w	r2, r3, #32
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80020fa:	e000      	b.n	80020fe <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80020fc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002106:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800210a:	4618      	mov	r0, r3
 800210c:	3784      	adds	r7, #132	@ 0x84
 800210e:	46bd      	mov	sp, r7
 8002110:	bd90      	pop	{r4, r7, pc}
 8002112:	bf00      	nop
 8002114:	50000100 	.word	0x50000100
 8002118:	50000300 	.word	0x50000300

0800211c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f003 0307 	and.w	r3, r3, #7
 800212a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800212c:	4b0c      	ldr	r3, [pc, #48]	@ (8002160 <__NVIC_SetPriorityGrouping+0x44>)
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002132:	68ba      	ldr	r2, [r7, #8]
 8002134:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002138:	4013      	ands	r3, r2
 800213a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002144:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002148:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800214c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800214e:	4a04      	ldr	r2, [pc, #16]	@ (8002160 <__NVIC_SetPriorityGrouping+0x44>)
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	60d3      	str	r3, [r2, #12]
}
 8002154:	bf00      	nop
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr
 8002160:	e000ed00 	.word	0xe000ed00

08002164 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002168:	4b04      	ldr	r3, [pc, #16]	@ (800217c <__NVIC_GetPriorityGrouping+0x18>)
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	0a1b      	lsrs	r3, r3, #8
 800216e:	f003 0307 	and.w	r3, r3, #7
}
 8002172:	4618      	mov	r0, r3
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	e000ed00 	.word	0xe000ed00

08002180 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	6039      	str	r1, [r7, #0]
 800218a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800218c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002190:	2b00      	cmp	r3, #0
 8002192:	db0a      	blt.n	80021aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	b2da      	uxtb	r2, r3
 8002198:	490c      	ldr	r1, [pc, #48]	@ (80021cc <__NVIC_SetPriority+0x4c>)
 800219a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800219e:	0112      	lsls	r2, r2, #4
 80021a0:	b2d2      	uxtb	r2, r2
 80021a2:	440b      	add	r3, r1
 80021a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021a8:	e00a      	b.n	80021c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	b2da      	uxtb	r2, r3
 80021ae:	4908      	ldr	r1, [pc, #32]	@ (80021d0 <__NVIC_SetPriority+0x50>)
 80021b0:	79fb      	ldrb	r3, [r7, #7]
 80021b2:	f003 030f 	and.w	r3, r3, #15
 80021b6:	3b04      	subs	r3, #4
 80021b8:	0112      	lsls	r2, r2, #4
 80021ba:	b2d2      	uxtb	r2, r2
 80021bc:	440b      	add	r3, r1
 80021be:	761a      	strb	r2, [r3, #24]
}
 80021c0:	bf00      	nop
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	e000e100 	.word	0xe000e100
 80021d0:	e000ed00 	.word	0xe000ed00

080021d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b089      	sub	sp, #36	@ 0x24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f003 0307 	and.w	r3, r3, #7
 80021e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	f1c3 0307 	rsb	r3, r3, #7
 80021ee:	2b04      	cmp	r3, #4
 80021f0:	bf28      	it	cs
 80021f2:	2304      	movcs	r3, #4
 80021f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	3304      	adds	r3, #4
 80021fa:	2b06      	cmp	r3, #6
 80021fc:	d902      	bls.n	8002204 <NVIC_EncodePriority+0x30>
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	3b03      	subs	r3, #3
 8002202:	e000      	b.n	8002206 <NVIC_EncodePriority+0x32>
 8002204:	2300      	movs	r3, #0
 8002206:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002208:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800220c:	69bb      	ldr	r3, [r7, #24]
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	43da      	mvns	r2, r3
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	401a      	ands	r2, r3
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800221c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	fa01 f303 	lsl.w	r3, r1, r3
 8002226:	43d9      	mvns	r1, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800222c:	4313      	orrs	r3, r2
         );
}
 800222e:	4618      	mov	r0, r3
 8002230:	3724      	adds	r7, #36	@ 0x24
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
	...

0800223c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	3b01      	subs	r3, #1
 8002248:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800224c:	d301      	bcc.n	8002252 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800224e:	2301      	movs	r3, #1
 8002250:	e00f      	b.n	8002272 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002252:	4a0a      	ldr	r2, [pc, #40]	@ (800227c <SysTick_Config+0x40>)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3b01      	subs	r3, #1
 8002258:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800225a:	210f      	movs	r1, #15
 800225c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002260:	f7ff ff8e 	bl	8002180 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002264:	4b05      	ldr	r3, [pc, #20]	@ (800227c <SysTick_Config+0x40>)
 8002266:	2200      	movs	r2, #0
 8002268:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800226a:	4b04      	ldr	r3, [pc, #16]	@ (800227c <SysTick_Config+0x40>)
 800226c:	2207      	movs	r2, #7
 800226e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	3708      	adds	r7, #8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	e000e010 	.word	0xe000e010

08002280 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f7ff ff47 	bl	800211c <__NVIC_SetPriorityGrouping>
}
 800228e:	bf00      	nop
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b086      	sub	sp, #24
 800229a:	af00      	add	r7, sp, #0
 800229c:	4603      	mov	r3, r0
 800229e:	60b9      	str	r1, [r7, #8]
 80022a0:	607a      	str	r2, [r7, #4]
 80022a2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80022a4:	f7ff ff5e 	bl	8002164 <__NVIC_GetPriorityGrouping>
 80022a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	68b9      	ldr	r1, [r7, #8]
 80022ae:	6978      	ldr	r0, [r7, #20]
 80022b0:	f7ff ff90 	bl	80021d4 <NVIC_EncodePriority>
 80022b4:	4602      	mov	r2, r0
 80022b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022ba:	4611      	mov	r1, r2
 80022bc:	4618      	mov	r0, r3
 80022be:	f7ff ff5f 	bl	8002180 <__NVIC_SetPriority>
}
 80022c2:	bf00      	nop
 80022c4:	3718      	adds	r7, #24
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022ca:	b580      	push	{r7, lr}
 80022cc:	b082      	sub	sp, #8
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f7ff ffb2 	bl	800223c <SysTick_Config>
 80022d8:	4603      	mov	r3, r0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3708      	adds	r7, #8
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
	...

080022e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b087      	sub	sp, #28
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80022ee:	2300      	movs	r3, #0
 80022f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80022f2:	e15a      	b.n	80025aa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	2101      	movs	r1, #1
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002300:	4013      	ands	r3, r2
 8002302:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2b00      	cmp	r3, #0
 8002308:	f000 814c 	beq.w	80025a4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f003 0303 	and.w	r3, r3, #3
 8002314:	2b01      	cmp	r3, #1
 8002316:	d005      	beq.n	8002324 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002320:	2b02      	cmp	r3, #2
 8002322:	d130      	bne.n	8002386 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	2203      	movs	r2, #3
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	43db      	mvns	r3, r3
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	4013      	ands	r3, r2
 800233a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	68da      	ldr	r2, [r3, #12]
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	fa02 f303 	lsl.w	r3, r2, r3
 8002348:	693a      	ldr	r2, [r7, #16]
 800234a:	4313      	orrs	r3, r2
 800234c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	693a      	ldr	r2, [r7, #16]
 8002352:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800235a:	2201      	movs	r2, #1
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	fa02 f303 	lsl.w	r3, r2, r3
 8002362:	43db      	mvns	r3, r3
 8002364:	693a      	ldr	r2, [r7, #16]
 8002366:	4013      	ands	r3, r2
 8002368:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	091b      	lsrs	r3, r3, #4
 8002370:	f003 0201 	and.w	r2, r3, #1
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	fa02 f303 	lsl.w	r3, r2, r3
 800237a:	693a      	ldr	r2, [r7, #16]
 800237c:	4313      	orrs	r3, r2
 800237e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f003 0303 	and.w	r3, r3, #3
 800238e:	2b03      	cmp	r3, #3
 8002390:	d017      	beq.n	80023c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	2203      	movs	r2, #3
 800239e:	fa02 f303 	lsl.w	r3, r2, r3
 80023a2:	43db      	mvns	r3, r3
 80023a4:	693a      	ldr	r2, [r7, #16]
 80023a6:	4013      	ands	r3, r2
 80023a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	689a      	ldr	r2, [r3, #8]
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	693a      	ldr	r2, [r7, #16]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	693a      	ldr	r2, [r7, #16]
 80023c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f003 0303 	and.w	r3, r3, #3
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d123      	bne.n	8002416 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	08da      	lsrs	r2, r3, #3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	3208      	adds	r2, #8
 80023d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	f003 0307 	and.w	r3, r3, #7
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	220f      	movs	r2, #15
 80023e6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ea:	43db      	mvns	r3, r3
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	4013      	ands	r3, r2
 80023f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	691a      	ldr	r2, [r3, #16]
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	f003 0307 	and.w	r3, r3, #7
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	4313      	orrs	r3, r2
 8002406:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	08da      	lsrs	r2, r3, #3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	3208      	adds	r2, #8
 8002410:	6939      	ldr	r1, [r7, #16]
 8002412:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	2203      	movs	r2, #3
 8002422:	fa02 f303 	lsl.w	r3, r2, r3
 8002426:	43db      	mvns	r3, r3
 8002428:	693a      	ldr	r2, [r7, #16]
 800242a:	4013      	ands	r3, r2
 800242c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f003 0203 	and.w	r2, r3, #3
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	005b      	lsls	r3, r3, #1
 800243a:	fa02 f303 	lsl.w	r3, r2, r3
 800243e:	693a      	ldr	r2, [r7, #16]
 8002440:	4313      	orrs	r3, r2
 8002442:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002452:	2b00      	cmp	r3, #0
 8002454:	f000 80a6 	beq.w	80025a4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002458:	4b5b      	ldr	r3, [pc, #364]	@ (80025c8 <HAL_GPIO_Init+0x2e4>)
 800245a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800245c:	4a5a      	ldr	r2, [pc, #360]	@ (80025c8 <HAL_GPIO_Init+0x2e4>)
 800245e:	f043 0301 	orr.w	r3, r3, #1
 8002462:	6613      	str	r3, [r2, #96]	@ 0x60
 8002464:	4b58      	ldr	r3, [pc, #352]	@ (80025c8 <HAL_GPIO_Init+0x2e4>)
 8002466:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002468:	f003 0301 	and.w	r3, r3, #1
 800246c:	60bb      	str	r3, [r7, #8]
 800246e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002470:	4a56      	ldr	r2, [pc, #344]	@ (80025cc <HAL_GPIO_Init+0x2e8>)
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	089b      	lsrs	r3, r3, #2
 8002476:	3302      	adds	r3, #2
 8002478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800247c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	f003 0303 	and.w	r3, r3, #3
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	220f      	movs	r2, #15
 8002488:	fa02 f303 	lsl.w	r3, r2, r3
 800248c:	43db      	mvns	r3, r3
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	4013      	ands	r3, r2
 8002492:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800249a:	d01f      	beq.n	80024dc <HAL_GPIO_Init+0x1f8>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	4a4c      	ldr	r2, [pc, #304]	@ (80025d0 <HAL_GPIO_Init+0x2ec>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d019      	beq.n	80024d8 <HAL_GPIO_Init+0x1f4>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4a4b      	ldr	r2, [pc, #300]	@ (80025d4 <HAL_GPIO_Init+0x2f0>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d013      	beq.n	80024d4 <HAL_GPIO_Init+0x1f0>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	4a4a      	ldr	r2, [pc, #296]	@ (80025d8 <HAL_GPIO_Init+0x2f4>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d00d      	beq.n	80024d0 <HAL_GPIO_Init+0x1ec>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4a49      	ldr	r2, [pc, #292]	@ (80025dc <HAL_GPIO_Init+0x2f8>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d007      	beq.n	80024cc <HAL_GPIO_Init+0x1e8>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4a48      	ldr	r2, [pc, #288]	@ (80025e0 <HAL_GPIO_Init+0x2fc>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d101      	bne.n	80024c8 <HAL_GPIO_Init+0x1e4>
 80024c4:	2305      	movs	r3, #5
 80024c6:	e00a      	b.n	80024de <HAL_GPIO_Init+0x1fa>
 80024c8:	2306      	movs	r3, #6
 80024ca:	e008      	b.n	80024de <HAL_GPIO_Init+0x1fa>
 80024cc:	2304      	movs	r3, #4
 80024ce:	e006      	b.n	80024de <HAL_GPIO_Init+0x1fa>
 80024d0:	2303      	movs	r3, #3
 80024d2:	e004      	b.n	80024de <HAL_GPIO_Init+0x1fa>
 80024d4:	2302      	movs	r3, #2
 80024d6:	e002      	b.n	80024de <HAL_GPIO_Init+0x1fa>
 80024d8:	2301      	movs	r3, #1
 80024da:	e000      	b.n	80024de <HAL_GPIO_Init+0x1fa>
 80024dc:	2300      	movs	r3, #0
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	f002 0203 	and.w	r2, r2, #3
 80024e4:	0092      	lsls	r2, r2, #2
 80024e6:	4093      	lsls	r3, r2
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024ee:	4937      	ldr	r1, [pc, #220]	@ (80025cc <HAL_GPIO_Init+0x2e8>)
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	089b      	lsrs	r3, r3, #2
 80024f4:	3302      	adds	r3, #2
 80024f6:	693a      	ldr	r2, [r7, #16]
 80024f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024fc:	4b39      	ldr	r3, [pc, #228]	@ (80025e4 <HAL_GPIO_Init+0x300>)
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	43db      	mvns	r3, r3
 8002506:	693a      	ldr	r2, [r7, #16]
 8002508:	4013      	ands	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d003      	beq.n	8002520 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002518:	693a      	ldr	r2, [r7, #16]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	4313      	orrs	r3, r2
 800251e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002520:	4a30      	ldr	r2, [pc, #192]	@ (80025e4 <HAL_GPIO_Init+0x300>)
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002526:	4b2f      	ldr	r3, [pc, #188]	@ (80025e4 <HAL_GPIO_Init+0x300>)
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	43db      	mvns	r3, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4013      	ands	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d003      	beq.n	800254a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4313      	orrs	r3, r2
 8002548:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800254a:	4a26      	ldr	r2, [pc, #152]	@ (80025e4 <HAL_GPIO_Init+0x300>)
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002550:	4b24      	ldr	r3, [pc, #144]	@ (80025e4 <HAL_GPIO_Init+0x300>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	43db      	mvns	r3, r3
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	4013      	ands	r3, r2
 800255e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d003      	beq.n	8002574 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	4313      	orrs	r3, r2
 8002572:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002574:	4a1b      	ldr	r2, [pc, #108]	@ (80025e4 <HAL_GPIO_Init+0x300>)
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800257a:	4b1a      	ldr	r3, [pc, #104]	@ (80025e4 <HAL_GPIO_Init+0x300>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	43db      	mvns	r3, r3
 8002584:	693a      	ldr	r2, [r7, #16]
 8002586:	4013      	ands	r3, r2
 8002588:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d003      	beq.n	800259e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	4313      	orrs	r3, r2
 800259c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800259e:	4a11      	ldr	r2, [pc, #68]	@ (80025e4 <HAL_GPIO_Init+0x300>)
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	3301      	adds	r3, #1
 80025a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	fa22 f303 	lsr.w	r3, r2, r3
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	f47f ae9d 	bne.w	80022f4 <HAL_GPIO_Init+0x10>
  }
}
 80025ba:	bf00      	nop
 80025bc:	bf00      	nop
 80025be:	371c      	adds	r7, #28
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr
 80025c8:	40021000 	.word	0x40021000
 80025cc:	40010000 	.word	0x40010000
 80025d0:	48000400 	.word	0x48000400
 80025d4:	48000800 	.word	0x48000800
 80025d8:	48000c00 	.word	0x48000c00
 80025dc:	48001000 	.word	0x48001000
 80025e0:	48001400 	.word	0x48001400
 80025e4:	40010400 	.word	0x40010400

080025e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	460b      	mov	r3, r1
 80025f2:	807b      	strh	r3, [r7, #2]
 80025f4:	4613      	mov	r3, r2
 80025f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025f8:	787b      	ldrb	r3, [r7, #1]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d003      	beq.n	8002606 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025fe:	887a      	ldrh	r2, [r7, #2]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002604:	e002      	b.n	800260c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002606:	887a      	ldrh	r2, [r7, #2]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800260c:	bf00      	nop
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d141      	bne.n	80026aa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002626:	4b4b      	ldr	r3, [pc, #300]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800262e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002632:	d131      	bne.n	8002698 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002634:	4b47      	ldr	r3, [pc, #284]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002636:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800263a:	4a46      	ldr	r2, [pc, #280]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800263c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002640:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002644:	4b43      	ldr	r3, [pc, #268]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800264c:	4a41      	ldr	r2, [pc, #260]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800264e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002652:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002654:	4b40      	ldr	r3, [pc, #256]	@ (8002758 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2232      	movs	r2, #50	@ 0x32
 800265a:	fb02 f303 	mul.w	r3, r2, r3
 800265e:	4a3f      	ldr	r2, [pc, #252]	@ (800275c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002660:	fba2 2303 	umull	r2, r3, r2, r3
 8002664:	0c9b      	lsrs	r3, r3, #18
 8002666:	3301      	adds	r3, #1
 8002668:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800266a:	e002      	b.n	8002672 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	3b01      	subs	r3, #1
 8002670:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002672:	4b38      	ldr	r3, [pc, #224]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800267a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800267e:	d102      	bne.n	8002686 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d1f2      	bne.n	800266c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002686:	4b33      	ldr	r3, [pc, #204]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002688:	695b      	ldr	r3, [r3, #20]
 800268a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800268e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002692:	d158      	bne.n	8002746 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002694:	2303      	movs	r3, #3
 8002696:	e057      	b.n	8002748 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002698:	4b2e      	ldr	r3, [pc, #184]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800269a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800269e:	4a2d      	ldr	r2, [pc, #180]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80026a8:	e04d      	b.n	8002746 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026b0:	d141      	bne.n	8002736 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80026b2:	4b28      	ldr	r3, [pc, #160]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80026ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026be:	d131      	bne.n	8002724 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80026c0:	4b24      	ldr	r3, [pc, #144]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80026c6:	4a23      	ldr	r2, [pc, #140]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80026d0:	4b20      	ldr	r3, [pc, #128]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80026d8:	4a1e      	ldr	r2, [pc, #120]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80026e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002758 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2232      	movs	r2, #50	@ 0x32
 80026e6:	fb02 f303 	mul.w	r3, r2, r3
 80026ea:	4a1c      	ldr	r2, [pc, #112]	@ (800275c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80026ec:	fba2 2303 	umull	r2, r3, r2, r3
 80026f0:	0c9b      	lsrs	r3, r3, #18
 80026f2:	3301      	adds	r3, #1
 80026f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026f6:	e002      	b.n	80026fe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	3b01      	subs	r3, #1
 80026fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026fe:	4b15      	ldr	r3, [pc, #84]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002700:	695b      	ldr	r3, [r3, #20]
 8002702:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002706:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800270a:	d102      	bne.n	8002712 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d1f2      	bne.n	80026f8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002712:	4b10      	ldr	r3, [pc, #64]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800271a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800271e:	d112      	bne.n	8002746 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002720:	2303      	movs	r3, #3
 8002722:	e011      	b.n	8002748 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002724:	4b0b      	ldr	r3, [pc, #44]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002726:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800272a:	4a0a      	ldr	r2, [pc, #40]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800272c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002730:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002734:	e007      	b.n	8002746 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002736:	4b07      	ldr	r3, [pc, #28]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800273e:	4a05      	ldr	r2, [pc, #20]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002740:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002744:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002746:	2300      	movs	r3, #0
}
 8002748:	4618      	mov	r0, r3
 800274a:	3714      	adds	r7, #20
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr
 8002754:	40007000 	.word	0x40007000
 8002758:	20000000 	.word	0x20000000
 800275c:	431bde83 	.word	0x431bde83

08002760 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002764:	4b05      	ldr	r3, [pc, #20]	@ (800277c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	4a04      	ldr	r2, [pc, #16]	@ (800277c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800276a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800276e:	6093      	str	r3, [r2, #8]
}
 8002770:	bf00      	nop
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	40007000 	.word	0x40007000

08002780 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b088      	sub	sp, #32
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d101      	bne.n	8002792 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e2fe      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	2b00      	cmp	r3, #0
 800279c:	d075      	beq.n	800288a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800279e:	4b97      	ldr	r3, [pc, #604]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	f003 030c 	and.w	r3, r3, #12
 80027a6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027a8:	4b94      	ldr	r3, [pc, #592]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	f003 0303 	and.w	r3, r3, #3
 80027b0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80027b2:	69bb      	ldr	r3, [r7, #24]
 80027b4:	2b0c      	cmp	r3, #12
 80027b6:	d102      	bne.n	80027be <HAL_RCC_OscConfig+0x3e>
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	2b03      	cmp	r3, #3
 80027bc:	d002      	beq.n	80027c4 <HAL_RCC_OscConfig+0x44>
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	2b08      	cmp	r3, #8
 80027c2:	d10b      	bne.n	80027dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027c4:	4b8d      	ldr	r3, [pc, #564]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d05b      	beq.n	8002888 <HAL_RCC_OscConfig+0x108>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d157      	bne.n	8002888 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e2d9      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027e4:	d106      	bne.n	80027f4 <HAL_RCC_OscConfig+0x74>
 80027e6:	4b85      	ldr	r3, [pc, #532]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a84      	ldr	r2, [pc, #528]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 80027ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027f0:	6013      	str	r3, [r2, #0]
 80027f2:	e01d      	b.n	8002830 <HAL_RCC_OscConfig+0xb0>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027fc:	d10c      	bne.n	8002818 <HAL_RCC_OscConfig+0x98>
 80027fe:	4b7f      	ldr	r3, [pc, #508]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a7e      	ldr	r2, [pc, #504]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 8002804:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002808:	6013      	str	r3, [r2, #0]
 800280a:	4b7c      	ldr	r3, [pc, #496]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a7b      	ldr	r2, [pc, #492]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 8002810:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002814:	6013      	str	r3, [r2, #0]
 8002816:	e00b      	b.n	8002830 <HAL_RCC_OscConfig+0xb0>
 8002818:	4b78      	ldr	r3, [pc, #480]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a77      	ldr	r2, [pc, #476]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 800281e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002822:	6013      	str	r3, [r2, #0]
 8002824:	4b75      	ldr	r3, [pc, #468]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a74      	ldr	r2, [pc, #464]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 800282a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800282e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d013      	beq.n	8002860 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002838:	f7fe fc2e 	bl	8001098 <HAL_GetTick>
 800283c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800283e:	e008      	b.n	8002852 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002840:	f7fe fc2a 	bl	8001098 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	2b64      	cmp	r3, #100	@ 0x64
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e29e      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002852:	4b6a      	ldr	r3, [pc, #424]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d0f0      	beq.n	8002840 <HAL_RCC_OscConfig+0xc0>
 800285e:	e014      	b.n	800288a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002860:	f7fe fc1a 	bl	8001098 <HAL_GetTick>
 8002864:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002866:	e008      	b.n	800287a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002868:	f7fe fc16 	bl	8001098 <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	2b64      	cmp	r3, #100	@ 0x64
 8002874:	d901      	bls.n	800287a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e28a      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800287a:	4b60      	ldr	r3, [pc, #384]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d1f0      	bne.n	8002868 <HAL_RCC_OscConfig+0xe8>
 8002886:	e000      	b.n	800288a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002888:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0302 	and.w	r3, r3, #2
 8002892:	2b00      	cmp	r3, #0
 8002894:	d075      	beq.n	8002982 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002896:	4b59      	ldr	r3, [pc, #356]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f003 030c 	and.w	r3, r3, #12
 800289e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028a0:	4b56      	ldr	r3, [pc, #344]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	f003 0303 	and.w	r3, r3, #3
 80028a8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	2b0c      	cmp	r3, #12
 80028ae:	d102      	bne.n	80028b6 <HAL_RCC_OscConfig+0x136>
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d002      	beq.n	80028bc <HAL_RCC_OscConfig+0x13c>
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	2b04      	cmp	r3, #4
 80028ba:	d11f      	bne.n	80028fc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028bc:	4b4f      	ldr	r3, [pc, #316]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d005      	beq.n	80028d4 <HAL_RCC_OscConfig+0x154>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d101      	bne.n	80028d4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e25d      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028d4:	4b49      	ldr	r3, [pc, #292]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	691b      	ldr	r3, [r3, #16]
 80028e0:	061b      	lsls	r3, r3, #24
 80028e2:	4946      	ldr	r1, [pc, #280]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 80028e4:	4313      	orrs	r3, r2
 80028e6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80028e8:	4b45      	ldr	r3, [pc, #276]	@ (8002a00 <HAL_RCC_OscConfig+0x280>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7fe fb87 	bl	8001000 <HAL_InitTick>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d043      	beq.n	8002980 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e249      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d023      	beq.n	800294c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002904:	4b3d      	ldr	r3, [pc, #244]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a3c      	ldr	r2, [pc, #240]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 800290a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800290e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002910:	f7fe fbc2 	bl	8001098 <HAL_GetTick>
 8002914:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002916:	e008      	b.n	800292a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002918:	f7fe fbbe 	bl	8001098 <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	2b02      	cmp	r3, #2
 8002924:	d901      	bls.n	800292a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e232      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800292a:	4b34      	ldr	r3, [pc, #208]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002932:	2b00      	cmp	r3, #0
 8002934:	d0f0      	beq.n	8002918 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002936:	4b31      	ldr	r3, [pc, #196]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	061b      	lsls	r3, r3, #24
 8002944:	492d      	ldr	r1, [pc, #180]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 8002946:	4313      	orrs	r3, r2
 8002948:	604b      	str	r3, [r1, #4]
 800294a:	e01a      	b.n	8002982 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800294c:	4b2b      	ldr	r3, [pc, #172]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a2a      	ldr	r2, [pc, #168]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 8002952:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002956:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002958:	f7fe fb9e 	bl	8001098 <HAL_GetTick>
 800295c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800295e:	e008      	b.n	8002972 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002960:	f7fe fb9a 	bl	8001098 <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	2b02      	cmp	r3, #2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e20e      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002972:	4b22      	ldr	r3, [pc, #136]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800297a:	2b00      	cmp	r3, #0
 800297c:	d1f0      	bne.n	8002960 <HAL_RCC_OscConfig+0x1e0>
 800297e:	e000      	b.n	8002982 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002980:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0308 	and.w	r3, r3, #8
 800298a:	2b00      	cmp	r3, #0
 800298c:	d041      	beq.n	8002a12 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	695b      	ldr	r3, [r3, #20]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d01c      	beq.n	80029d0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002996:	4b19      	ldr	r3, [pc, #100]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 8002998:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800299c:	4a17      	ldr	r2, [pc, #92]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 800299e:	f043 0301 	orr.w	r3, r3, #1
 80029a2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029a6:	f7fe fb77 	bl	8001098 <HAL_GetTick>
 80029aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029ac:	e008      	b.n	80029c0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ae:	f7fe fb73 	bl	8001098 <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d901      	bls.n	80029c0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e1e7      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029c0:	4b0e      	ldr	r3, [pc, #56]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 80029c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d0ef      	beq.n	80029ae <HAL_RCC_OscConfig+0x22e>
 80029ce:	e020      	b.n	8002a12 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029d0:	4b0a      	ldr	r3, [pc, #40]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 80029d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029d6:	4a09      	ldr	r2, [pc, #36]	@ (80029fc <HAL_RCC_OscConfig+0x27c>)
 80029d8:	f023 0301 	bic.w	r3, r3, #1
 80029dc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029e0:	f7fe fb5a 	bl	8001098 <HAL_GetTick>
 80029e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029e6:	e00d      	b.n	8002a04 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029e8:	f7fe fb56 	bl	8001098 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d906      	bls.n	8002a04 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e1ca      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
 80029fa:	bf00      	nop
 80029fc:	40021000 	.word	0x40021000
 8002a00:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a04:	4b8c      	ldr	r3, [pc, #560]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002a06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a0a:	f003 0302 	and.w	r3, r3, #2
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d1ea      	bne.n	80029e8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0304 	and.w	r3, r3, #4
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	f000 80a6 	beq.w	8002b6c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a20:	2300      	movs	r3, #0
 8002a22:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a24:	4b84      	ldr	r3, [pc, #528]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d101      	bne.n	8002a34 <HAL_RCC_OscConfig+0x2b4>
 8002a30:	2301      	movs	r3, #1
 8002a32:	e000      	b.n	8002a36 <HAL_RCC_OscConfig+0x2b6>
 8002a34:	2300      	movs	r3, #0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d00d      	beq.n	8002a56 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a3a:	4b7f      	ldr	r3, [pc, #508]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a3e:	4a7e      	ldr	r2, [pc, #504]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002a40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a44:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a46:	4b7c      	ldr	r3, [pc, #496]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a4e:	60fb      	str	r3, [r7, #12]
 8002a50:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002a52:	2301      	movs	r3, #1
 8002a54:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a56:	4b79      	ldr	r3, [pc, #484]	@ (8002c3c <HAL_RCC_OscConfig+0x4bc>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d118      	bne.n	8002a94 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a62:	4b76      	ldr	r3, [pc, #472]	@ (8002c3c <HAL_RCC_OscConfig+0x4bc>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a75      	ldr	r2, [pc, #468]	@ (8002c3c <HAL_RCC_OscConfig+0x4bc>)
 8002a68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a6e:	f7fe fb13 	bl	8001098 <HAL_GetTick>
 8002a72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a74:	e008      	b.n	8002a88 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a76:	f7fe fb0f 	bl	8001098 <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d901      	bls.n	8002a88 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e183      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a88:	4b6c      	ldr	r3, [pc, #432]	@ (8002c3c <HAL_RCC_OscConfig+0x4bc>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d0f0      	beq.n	8002a76 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d108      	bne.n	8002aae <HAL_RCC_OscConfig+0x32e>
 8002a9c:	4b66      	ldr	r3, [pc, #408]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aa2:	4a65      	ldr	r2, [pc, #404]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002aa4:	f043 0301 	orr.w	r3, r3, #1
 8002aa8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002aac:	e024      	b.n	8002af8 <HAL_RCC_OscConfig+0x378>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	2b05      	cmp	r3, #5
 8002ab4:	d110      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x358>
 8002ab6:	4b60      	ldr	r3, [pc, #384]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002abc:	4a5e      	ldr	r2, [pc, #376]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002abe:	f043 0304 	orr.w	r3, r3, #4
 8002ac2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ac6:	4b5c      	ldr	r3, [pc, #368]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002acc:	4a5a      	ldr	r2, [pc, #360]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002ace:	f043 0301 	orr.w	r3, r3, #1
 8002ad2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ad6:	e00f      	b.n	8002af8 <HAL_RCC_OscConfig+0x378>
 8002ad8:	4b57      	ldr	r3, [pc, #348]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002ada:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ade:	4a56      	ldr	r2, [pc, #344]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002ae0:	f023 0301 	bic.w	r3, r3, #1
 8002ae4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ae8:	4b53      	ldr	r3, [pc, #332]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aee:	4a52      	ldr	r2, [pc, #328]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002af0:	f023 0304 	bic.w	r3, r3, #4
 8002af4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d016      	beq.n	8002b2e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b00:	f7fe faca 	bl	8001098 <HAL_GetTick>
 8002b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b06:	e00a      	b.n	8002b1e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b08:	f7fe fac6 	bl	8001098 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e138      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b1e:	4b46      	ldr	r3, [pc, #280]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002b20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b24:	f003 0302 	and.w	r3, r3, #2
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d0ed      	beq.n	8002b08 <HAL_RCC_OscConfig+0x388>
 8002b2c:	e015      	b.n	8002b5a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b2e:	f7fe fab3 	bl	8001098 <HAL_GetTick>
 8002b32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b34:	e00a      	b.n	8002b4c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b36:	f7fe faaf 	bl	8001098 <HAL_GetTick>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d901      	bls.n	8002b4c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e121      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b4c:	4b3a      	ldr	r3, [pc, #232]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b52:	f003 0302 	and.w	r3, r3, #2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d1ed      	bne.n	8002b36 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b5a:	7ffb      	ldrb	r3, [r7, #31]
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d105      	bne.n	8002b6c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b60:	4b35      	ldr	r3, [pc, #212]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002b62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b64:	4a34      	ldr	r2, [pc, #208]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002b66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b6a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0320 	and.w	r3, r3, #32
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d03c      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	699b      	ldr	r3, [r3, #24]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d01c      	beq.n	8002bba <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002b80:	4b2d      	ldr	r3, [pc, #180]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002b82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b86:	4a2c      	ldr	r2, [pc, #176]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002b88:	f043 0301 	orr.w	r3, r3, #1
 8002b8c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b90:	f7fe fa82 	bl	8001098 <HAL_GetTick>
 8002b94:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002b96:	e008      	b.n	8002baa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b98:	f7fe fa7e 	bl	8001098 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	d901      	bls.n	8002baa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e0f2      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002baa:	4b23      	ldr	r3, [pc, #140]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002bac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002bb0:	f003 0302 	and.w	r3, r3, #2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d0ef      	beq.n	8002b98 <HAL_RCC_OscConfig+0x418>
 8002bb8:	e01b      	b.n	8002bf2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002bba:	4b1f      	ldr	r3, [pc, #124]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002bbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002bc0:	4a1d      	ldr	r2, [pc, #116]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002bc2:	f023 0301 	bic.w	r3, r3, #1
 8002bc6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bca:	f7fe fa65 	bl	8001098 <HAL_GetTick>
 8002bce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002bd0:	e008      	b.n	8002be4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002bd2:	f7fe fa61 	bl	8001098 <HAL_GetTick>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d901      	bls.n	8002be4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002be0:	2303      	movs	r3, #3
 8002be2:	e0d5      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002be4:	4b14      	ldr	r3, [pc, #80]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002be6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002bea:	f003 0302 	and.w	r3, r3, #2
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d1ef      	bne.n	8002bd2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	f000 80c9 	beq.w	8002d8e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bfc:	4b0e      	ldr	r3, [pc, #56]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f003 030c 	and.w	r3, r3, #12
 8002c04:	2b0c      	cmp	r3, #12
 8002c06:	f000 8083 	beq.w	8002d10 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	69db      	ldr	r3, [r3, #28]
 8002c0e:	2b02      	cmp	r3, #2
 8002c10:	d15e      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c12:	4b09      	ldr	r3, [pc, #36]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a08      	ldr	r2, [pc, #32]	@ (8002c38 <HAL_RCC_OscConfig+0x4b8>)
 8002c18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c1e:	f7fe fa3b 	bl	8001098 <HAL_GetTick>
 8002c22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c24:	e00c      	b.n	8002c40 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c26:	f7fe fa37 	bl	8001098 <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d905      	bls.n	8002c40 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e0ab      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
 8002c38:	40021000 	.word	0x40021000
 8002c3c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c40:	4b55      	ldr	r3, [pc, #340]	@ (8002d98 <HAL_RCC_OscConfig+0x618>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d1ec      	bne.n	8002c26 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c4c:	4b52      	ldr	r3, [pc, #328]	@ (8002d98 <HAL_RCC_OscConfig+0x618>)
 8002c4e:	68da      	ldr	r2, [r3, #12]
 8002c50:	4b52      	ldr	r3, [pc, #328]	@ (8002d9c <HAL_RCC_OscConfig+0x61c>)
 8002c52:	4013      	ands	r3, r2
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	6a11      	ldr	r1, [r2, #32]
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c5c:	3a01      	subs	r2, #1
 8002c5e:	0112      	lsls	r2, r2, #4
 8002c60:	4311      	orrs	r1, r2
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002c66:	0212      	lsls	r2, r2, #8
 8002c68:	4311      	orrs	r1, r2
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002c6e:	0852      	lsrs	r2, r2, #1
 8002c70:	3a01      	subs	r2, #1
 8002c72:	0552      	lsls	r2, r2, #21
 8002c74:	4311      	orrs	r1, r2
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002c7a:	0852      	lsrs	r2, r2, #1
 8002c7c:	3a01      	subs	r2, #1
 8002c7e:	0652      	lsls	r2, r2, #25
 8002c80:	4311      	orrs	r1, r2
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002c86:	06d2      	lsls	r2, r2, #27
 8002c88:	430a      	orrs	r2, r1
 8002c8a:	4943      	ldr	r1, [pc, #268]	@ (8002d98 <HAL_RCC_OscConfig+0x618>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c90:	4b41      	ldr	r3, [pc, #260]	@ (8002d98 <HAL_RCC_OscConfig+0x618>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a40      	ldr	r2, [pc, #256]	@ (8002d98 <HAL_RCC_OscConfig+0x618>)
 8002c96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c9a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c9c:	4b3e      	ldr	r3, [pc, #248]	@ (8002d98 <HAL_RCC_OscConfig+0x618>)
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	4a3d      	ldr	r2, [pc, #244]	@ (8002d98 <HAL_RCC_OscConfig+0x618>)
 8002ca2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ca6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca8:	f7fe f9f6 	bl	8001098 <HAL_GetTick>
 8002cac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cae:	e008      	b.n	8002cc2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cb0:	f7fe f9f2 	bl	8001098 <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d901      	bls.n	8002cc2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e066      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cc2:	4b35      	ldr	r3, [pc, #212]	@ (8002d98 <HAL_RCC_OscConfig+0x618>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d0f0      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x530>
 8002cce:	e05e      	b.n	8002d8e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cd0:	4b31      	ldr	r3, [pc, #196]	@ (8002d98 <HAL_RCC_OscConfig+0x618>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a30      	ldr	r2, [pc, #192]	@ (8002d98 <HAL_RCC_OscConfig+0x618>)
 8002cd6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002cda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cdc:	f7fe f9dc 	bl	8001098 <HAL_GetTick>
 8002ce0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ce2:	e008      	b.n	8002cf6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ce4:	f7fe f9d8 	bl	8001098 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e04c      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cf6:	4b28      	ldr	r3, [pc, #160]	@ (8002d98 <HAL_RCC_OscConfig+0x618>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1f0      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002d02:	4b25      	ldr	r3, [pc, #148]	@ (8002d98 <HAL_RCC_OscConfig+0x618>)
 8002d04:	68da      	ldr	r2, [r3, #12]
 8002d06:	4924      	ldr	r1, [pc, #144]	@ (8002d98 <HAL_RCC_OscConfig+0x618>)
 8002d08:	4b25      	ldr	r3, [pc, #148]	@ (8002da0 <HAL_RCC_OscConfig+0x620>)
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	60cb      	str	r3, [r1, #12]
 8002d0e:	e03e      	b.n	8002d8e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	69db      	ldr	r3, [r3, #28]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d101      	bne.n	8002d1c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e039      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002d1c:	4b1e      	ldr	r3, [pc, #120]	@ (8002d98 <HAL_RCC_OscConfig+0x618>)
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	f003 0203 	and.w	r2, r3, #3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6a1b      	ldr	r3, [r3, #32]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d12c      	bne.n	8002d8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d123      	bne.n	8002d8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d4c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d11b      	bne.n	8002d8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d5c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d113      	bne.n	8002d8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6c:	085b      	lsrs	r3, r3, #1
 8002d6e:	3b01      	subs	r3, #1
 8002d70:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d109      	bne.n	8002d8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d80:	085b      	lsrs	r3, r3, #1
 8002d82:	3b01      	subs	r3, #1
 8002d84:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d001      	beq.n	8002d8e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e000      	b.n	8002d90 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002d8e:	2300      	movs	r3, #0
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3720      	adds	r7, #32
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40021000 	.word	0x40021000
 8002d9c:	019f800c 	.word	0x019f800c
 8002da0:	feeefffc 	.word	0xfeeefffc

08002da4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b086      	sub	sp, #24
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002dae:	2300      	movs	r3, #0
 8002db0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d101      	bne.n	8002dbc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e11e      	b.n	8002ffa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002dbc:	4b91      	ldr	r3, [pc, #580]	@ (8003004 <HAL_RCC_ClockConfig+0x260>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 030f 	and.w	r3, r3, #15
 8002dc4:	683a      	ldr	r2, [r7, #0]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d910      	bls.n	8002dec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dca:	4b8e      	ldr	r3, [pc, #568]	@ (8003004 <HAL_RCC_ClockConfig+0x260>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f023 020f 	bic.w	r2, r3, #15
 8002dd2:	498c      	ldr	r1, [pc, #560]	@ (8003004 <HAL_RCC_ClockConfig+0x260>)
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dda:	4b8a      	ldr	r3, [pc, #552]	@ (8003004 <HAL_RCC_ClockConfig+0x260>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 030f 	and.w	r3, r3, #15
 8002de2:	683a      	ldr	r2, [r7, #0]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d001      	beq.n	8002dec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e106      	b.n	8002ffa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0301 	and.w	r3, r3, #1
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d073      	beq.n	8002ee0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	2b03      	cmp	r3, #3
 8002dfe:	d129      	bne.n	8002e54 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e00:	4b81      	ldr	r3, [pc, #516]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d101      	bne.n	8002e10 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e0f4      	b.n	8002ffa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002e10:	f000 f99e 	bl	8003150 <RCC_GetSysClockFreqFromPLLSource>
 8002e14:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	4a7c      	ldr	r2, [pc, #496]	@ (800300c <HAL_RCC_ClockConfig+0x268>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d93f      	bls.n	8002e9e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002e1e:	4b7a      	ldr	r3, [pc, #488]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d009      	beq.n	8002e3e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d033      	beq.n	8002e9e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d12f      	bne.n	8002e9e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002e3e:	4b72      	ldr	r3, [pc, #456]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e46:	4a70      	ldr	r2, [pc, #448]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002e48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e4c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002e4e:	2380      	movs	r3, #128	@ 0x80
 8002e50:	617b      	str	r3, [r7, #20]
 8002e52:	e024      	b.n	8002e9e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d107      	bne.n	8002e6c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e5c:	4b6a      	ldr	r3, [pc, #424]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d109      	bne.n	8002e7c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e0c6      	b.n	8002ffa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e6c:	4b66      	ldr	r3, [pc, #408]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e0be      	b.n	8002ffa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002e7c:	f000 f8ce 	bl	800301c <HAL_RCC_GetSysClockFreq>
 8002e80:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	4a61      	ldr	r2, [pc, #388]	@ (800300c <HAL_RCC_ClockConfig+0x268>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d909      	bls.n	8002e9e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002e8a:	4b5f      	ldr	r3, [pc, #380]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e92:	4a5d      	ldr	r2, [pc, #372]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002e94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e98:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002e9a:	2380      	movs	r3, #128	@ 0x80
 8002e9c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e9e:	4b5a      	ldr	r3, [pc, #360]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f023 0203 	bic.w	r2, r3, #3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	4957      	ldr	r1, [pc, #348]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002eac:	4313      	orrs	r3, r2
 8002eae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002eb0:	f7fe f8f2 	bl	8001098 <HAL_GetTick>
 8002eb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eb6:	e00a      	b.n	8002ece <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eb8:	f7fe f8ee 	bl	8001098 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d901      	bls.n	8002ece <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	e095      	b.n	8002ffa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ece:	4b4e      	ldr	r3, [pc, #312]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	f003 020c 	and.w	r2, r3, #12
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d1eb      	bne.n	8002eb8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0302 	and.w	r3, r3, #2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d023      	beq.n	8002f34 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0304 	and.w	r3, r3, #4
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d005      	beq.n	8002f04 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ef8:	4b43      	ldr	r3, [pc, #268]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	4a42      	ldr	r2, [pc, #264]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002efe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002f02:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0308 	and.w	r3, r3, #8
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d007      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002f10:	4b3d      	ldr	r3, [pc, #244]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002f18:	4a3b      	ldr	r2, [pc, #236]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002f1a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002f1e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f20:	4b39      	ldr	r3, [pc, #228]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	4936      	ldr	r1, [pc, #216]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	608b      	str	r3, [r1, #8]
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	2b80      	cmp	r3, #128	@ 0x80
 8002f38:	d105      	bne.n	8002f46 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002f3a:	4b33      	ldr	r3, [pc, #204]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	4a32      	ldr	r2, [pc, #200]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002f40:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002f44:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f46:	4b2f      	ldr	r3, [pc, #188]	@ (8003004 <HAL_RCC_ClockConfig+0x260>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 030f 	and.w	r3, r3, #15
 8002f4e:	683a      	ldr	r2, [r7, #0]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d21d      	bcs.n	8002f90 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f54:	4b2b      	ldr	r3, [pc, #172]	@ (8003004 <HAL_RCC_ClockConfig+0x260>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f023 020f 	bic.w	r2, r3, #15
 8002f5c:	4929      	ldr	r1, [pc, #164]	@ (8003004 <HAL_RCC_ClockConfig+0x260>)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002f64:	f7fe f898 	bl	8001098 <HAL_GetTick>
 8002f68:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f6a:	e00a      	b.n	8002f82 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f6c:	f7fe f894 	bl	8001098 <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d901      	bls.n	8002f82 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e03b      	b.n	8002ffa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f82:	4b20      	ldr	r3, [pc, #128]	@ (8003004 <HAL_RCC_ClockConfig+0x260>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 030f 	and.w	r3, r3, #15
 8002f8a:	683a      	ldr	r2, [r7, #0]
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d1ed      	bne.n	8002f6c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0304 	and.w	r3, r3, #4
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d008      	beq.n	8002fae <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f9c:	4b1a      	ldr	r3, [pc, #104]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	4917      	ldr	r1, [pc, #92]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002faa:	4313      	orrs	r3, r2
 8002fac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 0308 	and.w	r3, r3, #8
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d009      	beq.n	8002fce <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fba:	4b13      	ldr	r3, [pc, #76]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	00db      	lsls	r3, r3, #3
 8002fc8:	490f      	ldr	r1, [pc, #60]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002fce:	f000 f825 	bl	800301c <HAL_RCC_GetSysClockFreq>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8003008 <HAL_RCC_ClockConfig+0x264>)
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	091b      	lsrs	r3, r3, #4
 8002fda:	f003 030f 	and.w	r3, r3, #15
 8002fde:	490c      	ldr	r1, [pc, #48]	@ (8003010 <HAL_RCC_ClockConfig+0x26c>)
 8002fe0:	5ccb      	ldrb	r3, [r1, r3]
 8002fe2:	f003 031f 	and.w	r3, r3, #31
 8002fe6:	fa22 f303 	lsr.w	r3, r2, r3
 8002fea:	4a0a      	ldr	r2, [pc, #40]	@ (8003014 <HAL_RCC_ClockConfig+0x270>)
 8002fec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002fee:	4b0a      	ldr	r3, [pc, #40]	@ (8003018 <HAL_RCC_ClockConfig+0x274>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7fe f804 	bl	8001000 <HAL_InitTick>
 8002ff8:	4603      	mov	r3, r0
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3718      	adds	r7, #24
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	40022000 	.word	0x40022000
 8003008:	40021000 	.word	0x40021000
 800300c:	04c4b400 	.word	0x04c4b400
 8003010:	08006424 	.word	0x08006424
 8003014:	20000000 	.word	0x20000000
 8003018:	20000004 	.word	0x20000004

0800301c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800301c:	b480      	push	{r7}
 800301e:	b087      	sub	sp, #28
 8003020:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003022:	4b2c      	ldr	r3, [pc, #176]	@ (80030d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f003 030c 	and.w	r3, r3, #12
 800302a:	2b04      	cmp	r3, #4
 800302c:	d102      	bne.n	8003034 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800302e:	4b2a      	ldr	r3, [pc, #168]	@ (80030d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003030:	613b      	str	r3, [r7, #16]
 8003032:	e047      	b.n	80030c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003034:	4b27      	ldr	r3, [pc, #156]	@ (80030d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	f003 030c 	and.w	r3, r3, #12
 800303c:	2b08      	cmp	r3, #8
 800303e:	d102      	bne.n	8003046 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003040:	4b26      	ldr	r3, [pc, #152]	@ (80030dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8003042:	613b      	str	r3, [r7, #16]
 8003044:	e03e      	b.n	80030c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003046:	4b23      	ldr	r3, [pc, #140]	@ (80030d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f003 030c 	and.w	r3, r3, #12
 800304e:	2b0c      	cmp	r3, #12
 8003050:	d136      	bne.n	80030c0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003052:	4b20      	ldr	r3, [pc, #128]	@ (80030d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	f003 0303 	and.w	r3, r3, #3
 800305a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800305c:	4b1d      	ldr	r3, [pc, #116]	@ (80030d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	091b      	lsrs	r3, r3, #4
 8003062:	f003 030f 	and.w	r3, r3, #15
 8003066:	3301      	adds	r3, #1
 8003068:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2b03      	cmp	r3, #3
 800306e:	d10c      	bne.n	800308a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003070:	4a1a      	ldr	r2, [pc, #104]	@ (80030dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	fbb2 f3f3 	udiv	r3, r2, r3
 8003078:	4a16      	ldr	r2, [pc, #88]	@ (80030d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800307a:	68d2      	ldr	r2, [r2, #12]
 800307c:	0a12      	lsrs	r2, r2, #8
 800307e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003082:	fb02 f303 	mul.w	r3, r2, r3
 8003086:	617b      	str	r3, [r7, #20]
      break;
 8003088:	e00c      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800308a:	4a13      	ldr	r2, [pc, #76]	@ (80030d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003092:	4a10      	ldr	r2, [pc, #64]	@ (80030d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003094:	68d2      	ldr	r2, [r2, #12]
 8003096:	0a12      	lsrs	r2, r2, #8
 8003098:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800309c:	fb02 f303 	mul.w	r3, r2, r3
 80030a0:	617b      	str	r3, [r7, #20]
      break;
 80030a2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80030a4:	4b0b      	ldr	r3, [pc, #44]	@ (80030d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	0e5b      	lsrs	r3, r3, #25
 80030aa:	f003 0303 	and.w	r3, r3, #3
 80030ae:	3301      	adds	r3, #1
 80030b0:	005b      	lsls	r3, r3, #1
 80030b2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80030b4:	697a      	ldr	r2, [r7, #20]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030bc:	613b      	str	r3, [r7, #16]
 80030be:	e001      	b.n	80030c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80030c0:	2300      	movs	r3, #0
 80030c2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80030c4:	693b      	ldr	r3, [r7, #16]
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	371c      	adds	r7, #28
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	40021000 	.word	0x40021000
 80030d8:	00f42400 	.word	0x00f42400
 80030dc:	016e3600 	.word	0x016e3600

080030e0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030e4:	4b03      	ldr	r3, [pc, #12]	@ (80030f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80030e6:	681b      	ldr	r3, [r3, #0]
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	20000000 	.word	0x20000000

080030f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80030fc:	f7ff fff0 	bl	80030e0 <HAL_RCC_GetHCLKFreq>
 8003100:	4602      	mov	r2, r0
 8003102:	4b06      	ldr	r3, [pc, #24]	@ (800311c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	0a1b      	lsrs	r3, r3, #8
 8003108:	f003 0307 	and.w	r3, r3, #7
 800310c:	4904      	ldr	r1, [pc, #16]	@ (8003120 <HAL_RCC_GetPCLK1Freq+0x28>)
 800310e:	5ccb      	ldrb	r3, [r1, r3]
 8003110:	f003 031f 	and.w	r3, r3, #31
 8003114:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003118:	4618      	mov	r0, r3
 800311a:	bd80      	pop	{r7, pc}
 800311c:	40021000 	.word	0x40021000
 8003120:	08006434 	.word	0x08006434

08003124 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003128:	f7ff ffda 	bl	80030e0 <HAL_RCC_GetHCLKFreq>
 800312c:	4602      	mov	r2, r0
 800312e:	4b06      	ldr	r3, [pc, #24]	@ (8003148 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	0adb      	lsrs	r3, r3, #11
 8003134:	f003 0307 	and.w	r3, r3, #7
 8003138:	4904      	ldr	r1, [pc, #16]	@ (800314c <HAL_RCC_GetPCLK2Freq+0x28>)
 800313a:	5ccb      	ldrb	r3, [r1, r3]
 800313c:	f003 031f 	and.w	r3, r3, #31
 8003140:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003144:	4618      	mov	r0, r3
 8003146:	bd80      	pop	{r7, pc}
 8003148:	40021000 	.word	0x40021000
 800314c:	08006434 	.word	0x08006434

08003150 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003150:	b480      	push	{r7}
 8003152:	b087      	sub	sp, #28
 8003154:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003156:	4b1e      	ldr	r3, [pc, #120]	@ (80031d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	f003 0303 	and.w	r3, r3, #3
 800315e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003160:	4b1b      	ldr	r3, [pc, #108]	@ (80031d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	091b      	lsrs	r3, r3, #4
 8003166:	f003 030f 	and.w	r3, r3, #15
 800316a:	3301      	adds	r3, #1
 800316c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	2b03      	cmp	r3, #3
 8003172:	d10c      	bne.n	800318e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003174:	4a17      	ldr	r2, [pc, #92]	@ (80031d4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	fbb2 f3f3 	udiv	r3, r2, r3
 800317c:	4a14      	ldr	r2, [pc, #80]	@ (80031d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800317e:	68d2      	ldr	r2, [r2, #12]
 8003180:	0a12      	lsrs	r2, r2, #8
 8003182:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003186:	fb02 f303 	mul.w	r3, r2, r3
 800318a:	617b      	str	r3, [r7, #20]
    break;
 800318c:	e00c      	b.n	80031a8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800318e:	4a12      	ldr	r2, [pc, #72]	@ (80031d8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	fbb2 f3f3 	udiv	r3, r2, r3
 8003196:	4a0e      	ldr	r2, [pc, #56]	@ (80031d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003198:	68d2      	ldr	r2, [r2, #12]
 800319a:	0a12      	lsrs	r2, r2, #8
 800319c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80031a0:	fb02 f303 	mul.w	r3, r2, r3
 80031a4:	617b      	str	r3, [r7, #20]
    break;
 80031a6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80031a8:	4b09      	ldr	r3, [pc, #36]	@ (80031d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	0e5b      	lsrs	r3, r3, #25
 80031ae:	f003 0303 	and.w	r3, r3, #3
 80031b2:	3301      	adds	r3, #1
 80031b4:	005b      	lsls	r3, r3, #1
 80031b6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80031b8:	697a      	ldr	r2, [r7, #20]
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80031c2:	687b      	ldr	r3, [r7, #4]
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	371c      	adds	r7, #28
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr
 80031d0:	40021000 	.word	0x40021000
 80031d4:	016e3600 	.word	0x016e3600
 80031d8:	00f42400 	.word	0x00f42400

080031dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b086      	sub	sp, #24
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80031e4:	2300      	movs	r3, #0
 80031e6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80031e8:	2300      	movs	r3, #0
 80031ea:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	f000 8098 	beq.w	800332a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031fa:	2300      	movs	r3, #0
 80031fc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031fe:	4b43      	ldr	r3, [pc, #268]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003202:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d10d      	bne.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800320a:	4b40      	ldr	r3, [pc, #256]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800320c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800320e:	4a3f      	ldr	r2, [pc, #252]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003210:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003214:	6593      	str	r3, [r2, #88]	@ 0x58
 8003216:	4b3d      	ldr	r3, [pc, #244]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800321a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800321e:	60bb      	str	r3, [r7, #8]
 8003220:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003222:	2301      	movs	r3, #1
 8003224:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003226:	4b3a      	ldr	r3, [pc, #232]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a39      	ldr	r2, [pc, #228]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800322c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003230:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003232:	f7fd ff31 	bl	8001098 <HAL_GetTick>
 8003236:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003238:	e009      	b.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800323a:	f7fd ff2d 	bl	8001098 <HAL_GetTick>
 800323e:	4602      	mov	r2, r0
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	2b02      	cmp	r3, #2
 8003246:	d902      	bls.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	74fb      	strb	r3, [r7, #19]
        break;
 800324c:	e005      	b.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800324e:	4b30      	ldr	r3, [pc, #192]	@ (8003310 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003256:	2b00      	cmp	r3, #0
 8003258:	d0ef      	beq.n	800323a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800325a:	7cfb      	ldrb	r3, [r7, #19]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d159      	bne.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003260:	4b2a      	ldr	r3, [pc, #168]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003262:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003266:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800326a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d01e      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003276:	697a      	ldr	r2, [r7, #20]
 8003278:	429a      	cmp	r2, r3
 800327a:	d019      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800327c:	4b23      	ldr	r3, [pc, #140]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800327e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003282:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003286:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003288:	4b20      	ldr	r3, [pc, #128]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800328a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800328e:	4a1f      	ldr	r2, [pc, #124]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003290:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003294:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003298:	4b1c      	ldr	r3, [pc, #112]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800329a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800329e:	4a1b      	ldr	r2, [pc, #108]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80032a8:	4a18      	ldr	r2, [pc, #96]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	f003 0301 	and.w	r3, r3, #1
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d016      	beq.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ba:	f7fd feed 	bl	8001098 <HAL_GetTick>
 80032be:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032c0:	e00b      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032c2:	f7fd fee9 	bl	8001098 <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d902      	bls.n	80032da <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	74fb      	strb	r3, [r7, #19]
            break;
 80032d8:	e006      	b.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032da:	4b0c      	ldr	r3, [pc, #48]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032e0:	f003 0302 	and.w	r3, r3, #2
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d0ec      	beq.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80032e8:	7cfb      	ldrb	r3, [r7, #19]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d10b      	bne.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032ee:	4b07      	ldr	r3, [pc, #28]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fc:	4903      	ldr	r1, [pc, #12]	@ (800330c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032fe:	4313      	orrs	r3, r2
 8003300:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003304:	e008      	b.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003306:	7cfb      	ldrb	r3, [r7, #19]
 8003308:	74bb      	strb	r3, [r7, #18]
 800330a:	e005      	b.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800330c:	40021000 	.word	0x40021000
 8003310:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003314:	7cfb      	ldrb	r3, [r7, #19]
 8003316:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003318:	7c7b      	ldrb	r3, [r7, #17]
 800331a:	2b01      	cmp	r3, #1
 800331c:	d105      	bne.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800331e:	4ba6      	ldr	r3, [pc, #664]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003322:	4aa5      	ldr	r2, [pc, #660]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003324:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003328:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0301 	and.w	r3, r3, #1
 8003332:	2b00      	cmp	r3, #0
 8003334:	d00a      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003336:	4ba0      	ldr	r3, [pc, #640]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003338:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800333c:	f023 0203 	bic.w	r2, r3, #3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	499c      	ldr	r1, [pc, #624]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003346:	4313      	orrs	r3, r2
 8003348:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	2b00      	cmp	r3, #0
 8003356:	d00a      	beq.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003358:	4b97      	ldr	r3, [pc, #604]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800335a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800335e:	f023 020c 	bic.w	r2, r3, #12
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	4994      	ldr	r1, [pc, #592]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003368:	4313      	orrs	r3, r2
 800336a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0304 	and.w	r3, r3, #4
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00a      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800337a:	4b8f      	ldr	r3, [pc, #572]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800337c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003380:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	498b      	ldr	r1, [pc, #556]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800338a:	4313      	orrs	r3, r2
 800338c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0308 	and.w	r3, r3, #8
 8003398:	2b00      	cmp	r3, #0
 800339a:	d00a      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800339c:	4b86      	ldr	r3, [pc, #536]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800339e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033a2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	4983      	ldr	r1, [pc, #524]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0320 	and.w	r3, r3, #32
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00a      	beq.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80033be:	4b7e      	ldr	r3, [pc, #504]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033c4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	695b      	ldr	r3, [r3, #20]
 80033cc:	497a      	ldr	r1, [pc, #488]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033ce:	4313      	orrs	r3, r2
 80033d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00a      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80033e0:	4b75      	ldr	r3, [pc, #468]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033e6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	4972      	ldr	r1, [pc, #456]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033f0:	4313      	orrs	r3, r2
 80033f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d00a      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003402:	4b6d      	ldr	r3, [pc, #436]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003404:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003408:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	69db      	ldr	r3, [r3, #28]
 8003410:	4969      	ldr	r1, [pc, #420]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003412:	4313      	orrs	r3, r2
 8003414:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00a      	beq.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003424:	4b64      	ldr	r3, [pc, #400]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003426:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800342a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a1b      	ldr	r3, [r3, #32]
 8003432:	4961      	ldr	r1, [pc, #388]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003434:	4313      	orrs	r3, r2
 8003436:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003442:	2b00      	cmp	r3, #0
 8003444:	d00a      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003446:	4b5c      	ldr	r3, [pc, #368]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800344c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003454:	4958      	ldr	r1, [pc, #352]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003456:	4313      	orrs	r3, r2
 8003458:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003464:	2b00      	cmp	r3, #0
 8003466:	d015      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003468:	4b53      	ldr	r3, [pc, #332]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800346a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800346e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003476:	4950      	ldr	r1, [pc, #320]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003478:	4313      	orrs	r3, r2
 800347a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003482:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003486:	d105      	bne.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003488:	4b4b      	ldr	r3, [pc, #300]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	4a4a      	ldr	r2, [pc, #296]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800348e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003492:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800349c:	2b00      	cmp	r3, #0
 800349e:	d015      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80034a0:	4b45      	ldr	r3, [pc, #276]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034a6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ae:	4942      	ldr	r1, [pc, #264]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034be:	d105      	bne.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034c0:	4b3d      	ldr	r3, [pc, #244]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	4a3c      	ldr	r2, [pc, #240]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034ca:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d015      	beq.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80034d8:	4b37      	ldr	r3, [pc, #220]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034de:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034e6:	4934      	ldr	r1, [pc, #208]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034f6:	d105      	bne.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034f8:	4b2f      	ldr	r3, [pc, #188]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	4a2e      	ldr	r2, [pc, #184]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003502:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800350c:	2b00      	cmp	r3, #0
 800350e:	d015      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003510:	4b29      	ldr	r3, [pc, #164]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003516:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800351e:	4926      	ldr	r1, [pc, #152]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003520:	4313      	orrs	r3, r2
 8003522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800352a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800352e:	d105      	bne.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003530:	4b21      	ldr	r3, [pc, #132]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	4a20      	ldr	r2, [pc, #128]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003536:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800353a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d015      	beq.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003548:	4b1b      	ldr	r3, [pc, #108]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800354a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800354e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003556:	4918      	ldr	r1, [pc, #96]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003558:	4313      	orrs	r3, r2
 800355a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003562:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003566:	d105      	bne.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003568:	4b13      	ldr	r3, [pc, #76]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	4a12      	ldr	r2, [pc, #72]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800356e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003572:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d015      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003580:	4b0d      	ldr	r3, [pc, #52]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003586:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800358e:	490a      	ldr	r1, [pc, #40]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003590:	4313      	orrs	r3, r2
 8003592:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800359a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800359e:	d105      	bne.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80035a0:	4b05      	ldr	r3, [pc, #20]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	4a04      	ldr	r2, [pc, #16]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035aa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80035ac:	7cbb      	ldrb	r3, [r7, #18]
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3718      	adds	r7, #24
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	40021000 	.word	0x40021000

080035bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b082      	sub	sp, #8
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d101      	bne.n	80035ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e049      	b.n	8003662 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d106      	bne.n	80035e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f7fd fbd0 	bl	8000d88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2202      	movs	r2, #2
 80035ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	3304      	adds	r3, #4
 80035f8:	4619      	mov	r1, r3
 80035fa:	4610      	mov	r0, r2
 80035fc:	f000 fba4 	bl	8003d48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2201      	movs	r2, #1
 8003604:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2201      	movs	r2, #1
 800360c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2201      	movs	r2, #1
 8003614:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2201      	movs	r2, #1
 800364c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2201      	movs	r2, #1
 800365c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3708      	adds	r7, #8
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}

0800366a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800366a:	b580      	push	{r7, lr}
 800366c:	b082      	sub	sp, #8
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d101      	bne.n	800367c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e049      	b.n	8003710 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003682:	b2db      	uxtb	r3, r3
 8003684:	2b00      	cmp	r3, #0
 8003686:	d106      	bne.n	8003696 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f000 f841 	bl	8003718 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2202      	movs	r2, #2
 800369a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	3304      	adds	r3, #4
 80036a6:	4619      	mov	r1, r3
 80036a8:	4610      	mov	r0, r2
 80036aa:	f000 fb4d 	bl	8003d48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2201      	movs	r2, #1
 80036b2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2201      	movs	r2, #1
 80036ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2201      	movs	r2, #1
 80036c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2201      	movs	r2, #1
 80036ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2201      	movs	r2, #1
 80036da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2201      	movs	r2, #1
 80036e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2201      	movs	r2, #1
 80036ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2201      	movs	r2, #1
 80036f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2201      	movs	r2, #1
 80036fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2201      	movs	r2, #1
 8003702:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800370e:	2300      	movs	r3, #0
}
 8003710:	4618      	mov	r0, r3
 8003712:	3708      	adds	r7, #8
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003720:	bf00      	nop
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr

0800372c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d109      	bne.n	8003750 <HAL_TIM_PWM_Start+0x24>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003742:	b2db      	uxtb	r3, r3
 8003744:	2b01      	cmp	r3, #1
 8003746:	bf14      	ite	ne
 8003748:	2301      	movne	r3, #1
 800374a:	2300      	moveq	r3, #0
 800374c:	b2db      	uxtb	r3, r3
 800374e:	e03c      	b.n	80037ca <HAL_TIM_PWM_Start+0x9e>
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	2b04      	cmp	r3, #4
 8003754:	d109      	bne.n	800376a <HAL_TIM_PWM_Start+0x3e>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800375c:	b2db      	uxtb	r3, r3
 800375e:	2b01      	cmp	r3, #1
 8003760:	bf14      	ite	ne
 8003762:	2301      	movne	r3, #1
 8003764:	2300      	moveq	r3, #0
 8003766:	b2db      	uxtb	r3, r3
 8003768:	e02f      	b.n	80037ca <HAL_TIM_PWM_Start+0x9e>
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	2b08      	cmp	r3, #8
 800376e:	d109      	bne.n	8003784 <HAL_TIM_PWM_Start+0x58>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003776:	b2db      	uxtb	r3, r3
 8003778:	2b01      	cmp	r3, #1
 800377a:	bf14      	ite	ne
 800377c:	2301      	movne	r3, #1
 800377e:	2300      	moveq	r3, #0
 8003780:	b2db      	uxtb	r3, r3
 8003782:	e022      	b.n	80037ca <HAL_TIM_PWM_Start+0x9e>
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	2b0c      	cmp	r3, #12
 8003788:	d109      	bne.n	800379e <HAL_TIM_PWM_Start+0x72>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003790:	b2db      	uxtb	r3, r3
 8003792:	2b01      	cmp	r3, #1
 8003794:	bf14      	ite	ne
 8003796:	2301      	movne	r3, #1
 8003798:	2300      	moveq	r3, #0
 800379a:	b2db      	uxtb	r3, r3
 800379c:	e015      	b.n	80037ca <HAL_TIM_PWM_Start+0x9e>
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	2b10      	cmp	r3, #16
 80037a2:	d109      	bne.n	80037b8 <HAL_TIM_PWM_Start+0x8c>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	bf14      	ite	ne
 80037b0:	2301      	movne	r3, #1
 80037b2:	2300      	moveq	r3, #0
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	e008      	b.n	80037ca <HAL_TIM_PWM_Start+0x9e>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	bf14      	ite	ne
 80037c4:	2301      	movne	r3, #1
 80037c6:	2300      	moveq	r3, #0
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e097      	b.n	8003902 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d104      	bne.n	80037e2 <HAL_TIM_PWM_Start+0xb6>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2202      	movs	r2, #2
 80037dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037e0:	e023      	b.n	800382a <HAL_TIM_PWM_Start+0xfe>
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	2b04      	cmp	r3, #4
 80037e6:	d104      	bne.n	80037f2 <HAL_TIM_PWM_Start+0xc6>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2202      	movs	r2, #2
 80037ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037f0:	e01b      	b.n	800382a <HAL_TIM_PWM_Start+0xfe>
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	2b08      	cmp	r3, #8
 80037f6:	d104      	bne.n	8003802 <HAL_TIM_PWM_Start+0xd6>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2202      	movs	r2, #2
 80037fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003800:	e013      	b.n	800382a <HAL_TIM_PWM_Start+0xfe>
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	2b0c      	cmp	r3, #12
 8003806:	d104      	bne.n	8003812 <HAL_TIM_PWM_Start+0xe6>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2202      	movs	r2, #2
 800380c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003810:	e00b      	b.n	800382a <HAL_TIM_PWM_Start+0xfe>
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	2b10      	cmp	r3, #16
 8003816:	d104      	bne.n	8003822 <HAL_TIM_PWM_Start+0xf6>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2202      	movs	r2, #2
 800381c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003820:	e003      	b.n	800382a <HAL_TIM_PWM_Start+0xfe>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2202      	movs	r2, #2
 8003826:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2201      	movs	r2, #1
 8003830:	6839      	ldr	r1, [r7, #0]
 8003832:	4618      	mov	r0, r3
 8003834:	f000 feb6 	bl	80045a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a33      	ldr	r2, [pc, #204]	@ (800390c <HAL_TIM_PWM_Start+0x1e0>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d013      	beq.n	800386a <HAL_TIM_PWM_Start+0x13e>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a32      	ldr	r2, [pc, #200]	@ (8003910 <HAL_TIM_PWM_Start+0x1e4>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d00e      	beq.n	800386a <HAL_TIM_PWM_Start+0x13e>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a30      	ldr	r2, [pc, #192]	@ (8003914 <HAL_TIM_PWM_Start+0x1e8>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d009      	beq.n	800386a <HAL_TIM_PWM_Start+0x13e>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a2f      	ldr	r2, [pc, #188]	@ (8003918 <HAL_TIM_PWM_Start+0x1ec>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d004      	beq.n	800386a <HAL_TIM_PWM_Start+0x13e>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a2d      	ldr	r2, [pc, #180]	@ (800391c <HAL_TIM_PWM_Start+0x1f0>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d101      	bne.n	800386e <HAL_TIM_PWM_Start+0x142>
 800386a:	2301      	movs	r3, #1
 800386c:	e000      	b.n	8003870 <HAL_TIM_PWM_Start+0x144>
 800386e:	2300      	movs	r3, #0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d007      	beq.n	8003884 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003882:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a20      	ldr	r2, [pc, #128]	@ (800390c <HAL_TIM_PWM_Start+0x1e0>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d018      	beq.n	80038c0 <HAL_TIM_PWM_Start+0x194>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003896:	d013      	beq.n	80038c0 <HAL_TIM_PWM_Start+0x194>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a20      	ldr	r2, [pc, #128]	@ (8003920 <HAL_TIM_PWM_Start+0x1f4>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d00e      	beq.n	80038c0 <HAL_TIM_PWM_Start+0x194>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a1f      	ldr	r2, [pc, #124]	@ (8003924 <HAL_TIM_PWM_Start+0x1f8>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d009      	beq.n	80038c0 <HAL_TIM_PWM_Start+0x194>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a17      	ldr	r2, [pc, #92]	@ (8003910 <HAL_TIM_PWM_Start+0x1e4>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d004      	beq.n	80038c0 <HAL_TIM_PWM_Start+0x194>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a16      	ldr	r2, [pc, #88]	@ (8003914 <HAL_TIM_PWM_Start+0x1e8>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d115      	bne.n	80038ec <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	689a      	ldr	r2, [r3, #8]
 80038c6:	4b18      	ldr	r3, [pc, #96]	@ (8003928 <HAL_TIM_PWM_Start+0x1fc>)
 80038c8:	4013      	ands	r3, r2
 80038ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2b06      	cmp	r3, #6
 80038d0:	d015      	beq.n	80038fe <HAL_TIM_PWM_Start+0x1d2>
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038d8:	d011      	beq.n	80038fe <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f042 0201 	orr.w	r2, r2, #1
 80038e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038ea:	e008      	b.n	80038fe <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f042 0201 	orr.w	r2, r2, #1
 80038fa:	601a      	str	r2, [r3, #0]
 80038fc:	e000      	b.n	8003900 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003900:	2300      	movs	r3, #0
}
 8003902:	4618      	mov	r0, r3
 8003904:	3710      	adds	r7, #16
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	40012c00 	.word	0x40012c00
 8003910:	40013400 	.word	0x40013400
 8003914:	40014000 	.word	0x40014000
 8003918:	40014400 	.word	0x40014400
 800391c:	40014800 	.word	0x40014800
 8003920:	40000400 	.word	0x40000400
 8003924:	40000800 	.word	0x40000800
 8003928:	00010007 	.word	0x00010007

0800392c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b086      	sub	sp, #24
 8003930:	af00      	add	r7, sp, #0
 8003932:	60f8      	str	r0, [r7, #12]
 8003934:	60b9      	str	r1, [r7, #8]
 8003936:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003938:	2300      	movs	r3, #0
 800393a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003942:	2b01      	cmp	r3, #1
 8003944:	d101      	bne.n	800394a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003946:	2302      	movs	r3, #2
 8003948:	e0ff      	b.n	8003b4a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2201      	movs	r2, #1
 800394e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2b14      	cmp	r3, #20
 8003956:	f200 80f0 	bhi.w	8003b3a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800395a:	a201      	add	r2, pc, #4	@ (adr r2, 8003960 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800395c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003960:	080039b5 	.word	0x080039b5
 8003964:	08003b3b 	.word	0x08003b3b
 8003968:	08003b3b 	.word	0x08003b3b
 800396c:	08003b3b 	.word	0x08003b3b
 8003970:	080039f5 	.word	0x080039f5
 8003974:	08003b3b 	.word	0x08003b3b
 8003978:	08003b3b 	.word	0x08003b3b
 800397c:	08003b3b 	.word	0x08003b3b
 8003980:	08003a37 	.word	0x08003a37
 8003984:	08003b3b 	.word	0x08003b3b
 8003988:	08003b3b 	.word	0x08003b3b
 800398c:	08003b3b 	.word	0x08003b3b
 8003990:	08003a77 	.word	0x08003a77
 8003994:	08003b3b 	.word	0x08003b3b
 8003998:	08003b3b 	.word	0x08003b3b
 800399c:	08003b3b 	.word	0x08003b3b
 80039a0:	08003ab9 	.word	0x08003ab9
 80039a4:	08003b3b 	.word	0x08003b3b
 80039a8:	08003b3b 	.word	0x08003b3b
 80039ac:	08003b3b 	.word	0x08003b3b
 80039b0:	08003af9 	.word	0x08003af9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68b9      	ldr	r1, [r7, #8]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f000 fa60 	bl	8003e80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	699a      	ldr	r2, [r3, #24]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f042 0208 	orr.w	r2, r2, #8
 80039ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	699a      	ldr	r2, [r3, #24]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f022 0204 	bic.w	r2, r2, #4
 80039de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	6999      	ldr	r1, [r3, #24]
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	691a      	ldr	r2, [r3, #16]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	430a      	orrs	r2, r1
 80039f0:	619a      	str	r2, [r3, #24]
      break;
 80039f2:	e0a5      	b.n	8003b40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68b9      	ldr	r1, [r7, #8]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f000 fad0 	bl	8003fa0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	699a      	ldr	r2, [r3, #24]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	699a      	ldr	r2, [r3, #24]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	6999      	ldr	r1, [r3, #24]
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	021a      	lsls	r2, r3, #8
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	619a      	str	r2, [r3, #24]
      break;
 8003a34:	e084      	b.n	8003b40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	68b9      	ldr	r1, [r7, #8]
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f000 fb39 	bl	80040b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	69da      	ldr	r2, [r3, #28]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f042 0208 	orr.w	r2, r2, #8
 8003a50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	69da      	ldr	r2, [r3, #28]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f022 0204 	bic.w	r2, r2, #4
 8003a60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	69d9      	ldr	r1, [r3, #28]
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	691a      	ldr	r2, [r3, #16]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	430a      	orrs	r2, r1
 8003a72:	61da      	str	r2, [r3, #28]
      break;
 8003a74:	e064      	b.n	8003b40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	68b9      	ldr	r1, [r7, #8]
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f000 fba1 	bl	80041c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	69da      	ldr	r2, [r3, #28]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	69da      	ldr	r2, [r3, #28]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003aa0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	69d9      	ldr	r1, [r3, #28]
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	021a      	lsls	r2, r3, #8
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	61da      	str	r2, [r3, #28]
      break;
 8003ab6:	e043      	b.n	8003b40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	68b9      	ldr	r1, [r7, #8]
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f000 fc0a 	bl	80042d8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f042 0208 	orr.w	r2, r2, #8
 8003ad2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f022 0204 	bic.w	r2, r2, #4
 8003ae2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	691a      	ldr	r2, [r3, #16]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	430a      	orrs	r2, r1
 8003af4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8003af6:	e023      	b.n	8003b40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68b9      	ldr	r1, [r7, #8]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f000 fc4e 	bl	80043a0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b12:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b22:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	691b      	ldr	r3, [r3, #16]
 8003b2e:	021a      	lsls	r2, r3, #8
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	430a      	orrs	r2, r1
 8003b36:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8003b38:	e002      	b.n	8003b40 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	75fb      	strb	r3, [r7, #23]
      break;
 8003b3e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003b48:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3718      	adds	r7, #24
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop

08003b54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d101      	bne.n	8003b70 <HAL_TIM_ConfigClockSource+0x1c>
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	e0de      	b.n	8003d2e <HAL_TIM_ConfigClockSource+0x1da>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2202      	movs	r2, #2
 8003b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8003b8e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003b92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	68ba      	ldr	r2, [r7, #8]
 8003ba2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a63      	ldr	r2, [pc, #396]	@ (8003d38 <HAL_TIM_ConfigClockSource+0x1e4>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	f000 80a9 	beq.w	8003d02 <HAL_TIM_ConfigClockSource+0x1ae>
 8003bb0:	4a61      	ldr	r2, [pc, #388]	@ (8003d38 <HAL_TIM_ConfigClockSource+0x1e4>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	f200 80ae 	bhi.w	8003d14 <HAL_TIM_ConfigClockSource+0x1c0>
 8003bb8:	4a60      	ldr	r2, [pc, #384]	@ (8003d3c <HAL_TIM_ConfigClockSource+0x1e8>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	f000 80a1 	beq.w	8003d02 <HAL_TIM_ConfigClockSource+0x1ae>
 8003bc0:	4a5e      	ldr	r2, [pc, #376]	@ (8003d3c <HAL_TIM_ConfigClockSource+0x1e8>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	f200 80a6 	bhi.w	8003d14 <HAL_TIM_ConfigClockSource+0x1c0>
 8003bc8:	4a5d      	ldr	r2, [pc, #372]	@ (8003d40 <HAL_TIM_ConfigClockSource+0x1ec>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	f000 8099 	beq.w	8003d02 <HAL_TIM_ConfigClockSource+0x1ae>
 8003bd0:	4a5b      	ldr	r2, [pc, #364]	@ (8003d40 <HAL_TIM_ConfigClockSource+0x1ec>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	f200 809e 	bhi.w	8003d14 <HAL_TIM_ConfigClockSource+0x1c0>
 8003bd8:	4a5a      	ldr	r2, [pc, #360]	@ (8003d44 <HAL_TIM_ConfigClockSource+0x1f0>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	f000 8091 	beq.w	8003d02 <HAL_TIM_ConfigClockSource+0x1ae>
 8003be0:	4a58      	ldr	r2, [pc, #352]	@ (8003d44 <HAL_TIM_ConfigClockSource+0x1f0>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	f200 8096 	bhi.w	8003d14 <HAL_TIM_ConfigClockSource+0x1c0>
 8003be8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003bec:	f000 8089 	beq.w	8003d02 <HAL_TIM_ConfigClockSource+0x1ae>
 8003bf0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003bf4:	f200 808e 	bhi.w	8003d14 <HAL_TIM_ConfigClockSource+0x1c0>
 8003bf8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bfc:	d03e      	beq.n	8003c7c <HAL_TIM_ConfigClockSource+0x128>
 8003bfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c02:	f200 8087 	bhi.w	8003d14 <HAL_TIM_ConfigClockSource+0x1c0>
 8003c06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c0a:	f000 8086 	beq.w	8003d1a <HAL_TIM_ConfigClockSource+0x1c6>
 8003c0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c12:	d87f      	bhi.n	8003d14 <HAL_TIM_ConfigClockSource+0x1c0>
 8003c14:	2b70      	cmp	r3, #112	@ 0x70
 8003c16:	d01a      	beq.n	8003c4e <HAL_TIM_ConfigClockSource+0xfa>
 8003c18:	2b70      	cmp	r3, #112	@ 0x70
 8003c1a:	d87b      	bhi.n	8003d14 <HAL_TIM_ConfigClockSource+0x1c0>
 8003c1c:	2b60      	cmp	r3, #96	@ 0x60
 8003c1e:	d050      	beq.n	8003cc2 <HAL_TIM_ConfigClockSource+0x16e>
 8003c20:	2b60      	cmp	r3, #96	@ 0x60
 8003c22:	d877      	bhi.n	8003d14 <HAL_TIM_ConfigClockSource+0x1c0>
 8003c24:	2b50      	cmp	r3, #80	@ 0x50
 8003c26:	d03c      	beq.n	8003ca2 <HAL_TIM_ConfigClockSource+0x14e>
 8003c28:	2b50      	cmp	r3, #80	@ 0x50
 8003c2a:	d873      	bhi.n	8003d14 <HAL_TIM_ConfigClockSource+0x1c0>
 8003c2c:	2b40      	cmp	r3, #64	@ 0x40
 8003c2e:	d058      	beq.n	8003ce2 <HAL_TIM_ConfigClockSource+0x18e>
 8003c30:	2b40      	cmp	r3, #64	@ 0x40
 8003c32:	d86f      	bhi.n	8003d14 <HAL_TIM_ConfigClockSource+0x1c0>
 8003c34:	2b30      	cmp	r3, #48	@ 0x30
 8003c36:	d064      	beq.n	8003d02 <HAL_TIM_ConfigClockSource+0x1ae>
 8003c38:	2b30      	cmp	r3, #48	@ 0x30
 8003c3a:	d86b      	bhi.n	8003d14 <HAL_TIM_ConfigClockSource+0x1c0>
 8003c3c:	2b20      	cmp	r3, #32
 8003c3e:	d060      	beq.n	8003d02 <HAL_TIM_ConfigClockSource+0x1ae>
 8003c40:	2b20      	cmp	r3, #32
 8003c42:	d867      	bhi.n	8003d14 <HAL_TIM_ConfigClockSource+0x1c0>
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d05c      	beq.n	8003d02 <HAL_TIM_ConfigClockSource+0x1ae>
 8003c48:	2b10      	cmp	r3, #16
 8003c4a:	d05a      	beq.n	8003d02 <HAL_TIM_ConfigClockSource+0x1ae>
 8003c4c:	e062      	b.n	8003d14 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c5e:	f000 fc81 	bl	8004564 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003c70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	68ba      	ldr	r2, [r7, #8]
 8003c78:	609a      	str	r2, [r3, #8]
      break;
 8003c7a:	e04f      	b.n	8003d1c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c8c:	f000 fc6a 	bl	8004564 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	689a      	ldr	r2, [r3, #8]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c9e:	609a      	str	r2, [r3, #8]
      break;
 8003ca0:	e03c      	b.n	8003d1c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cae:	461a      	mov	r2, r3
 8003cb0:	f000 fbdc 	bl	800446c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	2150      	movs	r1, #80	@ 0x50
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f000 fc35 	bl	800452a <TIM_ITRx_SetConfig>
      break;
 8003cc0:	e02c      	b.n	8003d1c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003cce:	461a      	mov	r2, r3
 8003cd0:	f000 fbfb 	bl	80044ca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2160      	movs	r1, #96	@ 0x60
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f000 fc25 	bl	800452a <TIM_ITRx_SetConfig>
      break;
 8003ce0:	e01c      	b.n	8003d1c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cee:	461a      	mov	r2, r3
 8003cf0:	f000 fbbc 	bl	800446c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	2140      	movs	r1, #64	@ 0x40
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f000 fc15 	bl	800452a <TIM_ITRx_SetConfig>
      break;
 8003d00:	e00c      	b.n	8003d1c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	4610      	mov	r0, r2
 8003d0e:	f000 fc0c 	bl	800452a <TIM_ITRx_SetConfig>
      break;
 8003d12:	e003      	b.n	8003d1c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	73fb      	strb	r3, [r7, #15]
      break;
 8003d18:	e000      	b.n	8003d1c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8003d1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3710      	adds	r7, #16
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop
 8003d38:	00100070 	.word	0x00100070
 8003d3c:	00100040 	.word	0x00100040
 8003d40:	00100030 	.word	0x00100030
 8003d44:	00100020 	.word	0x00100020

08003d48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b085      	sub	sp, #20
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	4a42      	ldr	r2, [pc, #264]	@ (8003e64 <TIM_Base_SetConfig+0x11c>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d00f      	beq.n	8003d80 <TIM_Base_SetConfig+0x38>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d66:	d00b      	beq.n	8003d80 <TIM_Base_SetConfig+0x38>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a3f      	ldr	r2, [pc, #252]	@ (8003e68 <TIM_Base_SetConfig+0x120>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d007      	beq.n	8003d80 <TIM_Base_SetConfig+0x38>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	4a3e      	ldr	r2, [pc, #248]	@ (8003e6c <TIM_Base_SetConfig+0x124>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d003      	beq.n	8003d80 <TIM_Base_SetConfig+0x38>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	4a3d      	ldr	r2, [pc, #244]	@ (8003e70 <TIM_Base_SetConfig+0x128>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d108      	bne.n	8003d92 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	68fa      	ldr	r2, [r7, #12]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a33      	ldr	r2, [pc, #204]	@ (8003e64 <TIM_Base_SetConfig+0x11c>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d01b      	beq.n	8003dd2 <TIM_Base_SetConfig+0x8a>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003da0:	d017      	beq.n	8003dd2 <TIM_Base_SetConfig+0x8a>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4a30      	ldr	r2, [pc, #192]	@ (8003e68 <TIM_Base_SetConfig+0x120>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d013      	beq.n	8003dd2 <TIM_Base_SetConfig+0x8a>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a2f      	ldr	r2, [pc, #188]	@ (8003e6c <TIM_Base_SetConfig+0x124>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d00f      	beq.n	8003dd2 <TIM_Base_SetConfig+0x8a>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	4a2e      	ldr	r2, [pc, #184]	@ (8003e70 <TIM_Base_SetConfig+0x128>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d00b      	beq.n	8003dd2 <TIM_Base_SetConfig+0x8a>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4a2d      	ldr	r2, [pc, #180]	@ (8003e74 <TIM_Base_SetConfig+0x12c>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d007      	beq.n	8003dd2 <TIM_Base_SetConfig+0x8a>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4a2c      	ldr	r2, [pc, #176]	@ (8003e78 <TIM_Base_SetConfig+0x130>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d003      	beq.n	8003dd2 <TIM_Base_SetConfig+0x8a>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a2b      	ldr	r2, [pc, #172]	@ (8003e7c <TIM_Base_SetConfig+0x134>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d108      	bne.n	8003de4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	68fa      	ldr	r2, [r7, #12]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	695b      	ldr	r3, [r3, #20]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	68fa      	ldr	r2, [r7, #12]
 8003df6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	689a      	ldr	r2, [r3, #8]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	4a16      	ldr	r2, [pc, #88]	@ (8003e64 <TIM_Base_SetConfig+0x11c>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d00f      	beq.n	8003e30 <TIM_Base_SetConfig+0xe8>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4a17      	ldr	r2, [pc, #92]	@ (8003e70 <TIM_Base_SetConfig+0x128>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d00b      	beq.n	8003e30 <TIM_Base_SetConfig+0xe8>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	4a16      	ldr	r2, [pc, #88]	@ (8003e74 <TIM_Base_SetConfig+0x12c>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d007      	beq.n	8003e30 <TIM_Base_SetConfig+0xe8>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	4a15      	ldr	r2, [pc, #84]	@ (8003e78 <TIM_Base_SetConfig+0x130>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d003      	beq.n	8003e30 <TIM_Base_SetConfig+0xe8>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a14      	ldr	r2, [pc, #80]	@ (8003e7c <TIM_Base_SetConfig+0x134>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d103      	bne.n	8003e38 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	691a      	ldr	r2, [r3, #16]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	f003 0301 	and.w	r3, r3, #1
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d105      	bne.n	8003e56 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	f023 0201 	bic.w	r2, r3, #1
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	611a      	str	r2, [r3, #16]
  }
}
 8003e56:	bf00      	nop
 8003e58:	3714      	adds	r7, #20
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr
 8003e62:	bf00      	nop
 8003e64:	40012c00 	.word	0x40012c00
 8003e68:	40000400 	.word	0x40000400
 8003e6c:	40000800 	.word	0x40000800
 8003e70:	40013400 	.word	0x40013400
 8003e74:	40014000 	.word	0x40014000
 8003e78:	40014400 	.word	0x40014400
 8003e7c:	40014800 	.word	0x40014800

08003e80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b087      	sub	sp, #28
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6a1b      	ldr	r3, [r3, #32]
 8003e8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6a1b      	ldr	r3, [r3, #32]
 8003e94:	f023 0201 	bic.w	r2, r3, #1
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003eae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003eb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f023 0303 	bic.w	r3, r3, #3
 8003eba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	f023 0302 	bic.w	r3, r3, #2
 8003ecc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	697a      	ldr	r2, [r7, #20]
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	4a2c      	ldr	r2, [pc, #176]	@ (8003f8c <TIM_OC1_SetConfig+0x10c>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d00f      	beq.n	8003f00 <TIM_OC1_SetConfig+0x80>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	4a2b      	ldr	r2, [pc, #172]	@ (8003f90 <TIM_OC1_SetConfig+0x110>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d00b      	beq.n	8003f00 <TIM_OC1_SetConfig+0x80>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	4a2a      	ldr	r2, [pc, #168]	@ (8003f94 <TIM_OC1_SetConfig+0x114>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d007      	beq.n	8003f00 <TIM_OC1_SetConfig+0x80>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	4a29      	ldr	r2, [pc, #164]	@ (8003f98 <TIM_OC1_SetConfig+0x118>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d003      	beq.n	8003f00 <TIM_OC1_SetConfig+0x80>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	4a28      	ldr	r2, [pc, #160]	@ (8003f9c <TIM_OC1_SetConfig+0x11c>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d10c      	bne.n	8003f1a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	f023 0308 	bic.w	r3, r3, #8
 8003f06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	697a      	ldr	r2, [r7, #20]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	f023 0304 	bic.w	r3, r3, #4
 8003f18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a1b      	ldr	r2, [pc, #108]	@ (8003f8c <TIM_OC1_SetConfig+0x10c>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d00f      	beq.n	8003f42 <TIM_OC1_SetConfig+0xc2>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a1a      	ldr	r2, [pc, #104]	@ (8003f90 <TIM_OC1_SetConfig+0x110>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d00b      	beq.n	8003f42 <TIM_OC1_SetConfig+0xc2>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	4a19      	ldr	r2, [pc, #100]	@ (8003f94 <TIM_OC1_SetConfig+0x114>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d007      	beq.n	8003f42 <TIM_OC1_SetConfig+0xc2>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4a18      	ldr	r2, [pc, #96]	@ (8003f98 <TIM_OC1_SetConfig+0x118>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d003      	beq.n	8003f42 <TIM_OC1_SetConfig+0xc2>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a17      	ldr	r2, [pc, #92]	@ (8003f9c <TIM_OC1_SetConfig+0x11c>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d111      	bne.n	8003f66 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003f50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	695b      	ldr	r3, [r3, #20]
 8003f56:	693a      	ldr	r2, [r7, #16]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	699b      	ldr	r3, [r3, #24]
 8003f60:	693a      	ldr	r2, [r7, #16]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	693a      	ldr	r2, [r7, #16]
 8003f6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	68fa      	ldr	r2, [r7, #12]
 8003f70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	685a      	ldr	r2, [r3, #4]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	697a      	ldr	r2, [r7, #20]
 8003f7e:	621a      	str	r2, [r3, #32]
}
 8003f80:	bf00      	nop
 8003f82:	371c      	adds	r7, #28
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr
 8003f8c:	40012c00 	.word	0x40012c00
 8003f90:	40013400 	.word	0x40013400
 8003f94:	40014000 	.word	0x40014000
 8003f98:	40014400 	.word	0x40014400
 8003f9c:	40014800 	.word	0x40014800

08003fa0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b087      	sub	sp, #28
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a1b      	ldr	r3, [r3, #32]
 8003fae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a1b      	ldr	r3, [r3, #32]
 8003fb4:	f023 0210 	bic.w	r2, r3, #16
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003fd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	021b      	lsls	r3, r3, #8
 8003fe2:	68fa      	ldr	r2, [r7, #12]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	f023 0320 	bic.w	r3, r3, #32
 8003fee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	011b      	lsls	r3, r3, #4
 8003ff6:	697a      	ldr	r2, [r7, #20]
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	4a28      	ldr	r2, [pc, #160]	@ (80040a0 <TIM_OC2_SetConfig+0x100>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d003      	beq.n	800400c <TIM_OC2_SetConfig+0x6c>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	4a27      	ldr	r2, [pc, #156]	@ (80040a4 <TIM_OC2_SetConfig+0x104>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d10d      	bne.n	8004028 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004012:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	011b      	lsls	r3, r3, #4
 800401a:	697a      	ldr	r2, [r7, #20]
 800401c:	4313      	orrs	r3, r2
 800401e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004026:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	4a1d      	ldr	r2, [pc, #116]	@ (80040a0 <TIM_OC2_SetConfig+0x100>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d00f      	beq.n	8004050 <TIM_OC2_SetConfig+0xb0>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	4a1c      	ldr	r2, [pc, #112]	@ (80040a4 <TIM_OC2_SetConfig+0x104>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d00b      	beq.n	8004050 <TIM_OC2_SetConfig+0xb0>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	4a1b      	ldr	r2, [pc, #108]	@ (80040a8 <TIM_OC2_SetConfig+0x108>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d007      	beq.n	8004050 <TIM_OC2_SetConfig+0xb0>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	4a1a      	ldr	r2, [pc, #104]	@ (80040ac <TIM_OC2_SetConfig+0x10c>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d003      	beq.n	8004050 <TIM_OC2_SetConfig+0xb0>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4a19      	ldr	r2, [pc, #100]	@ (80040b0 <TIM_OC2_SetConfig+0x110>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d113      	bne.n	8004078 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004056:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800405e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	695b      	ldr	r3, [r3, #20]
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	4313      	orrs	r3, r2
 800406a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	693a      	ldr	r2, [r7, #16]
 8004074:	4313      	orrs	r3, r2
 8004076:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	693a      	ldr	r2, [r7, #16]
 800407c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	68fa      	ldr	r2, [r7, #12]
 8004082:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	685a      	ldr	r2, [r3, #4]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	697a      	ldr	r2, [r7, #20]
 8004090:	621a      	str	r2, [r3, #32]
}
 8004092:	bf00      	nop
 8004094:	371c      	adds	r7, #28
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop
 80040a0:	40012c00 	.word	0x40012c00
 80040a4:	40013400 	.word	0x40013400
 80040a8:	40014000 	.word	0x40014000
 80040ac:	40014400 	.word	0x40014400
 80040b0:	40014800 	.word	0x40014800

080040b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b087      	sub	sp, #28
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a1b      	ldr	r3, [r3, #32]
 80040c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	69db      	ldr	r3, [r3, #28]
 80040da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f023 0303 	bic.w	r3, r3, #3
 80040ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	68fa      	ldr	r2, [r7, #12]
 80040f6:	4313      	orrs	r3, r2
 80040f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004100:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	021b      	lsls	r3, r3, #8
 8004108:	697a      	ldr	r2, [r7, #20]
 800410a:	4313      	orrs	r3, r2
 800410c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	4a27      	ldr	r2, [pc, #156]	@ (80041b0 <TIM_OC3_SetConfig+0xfc>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d003      	beq.n	800411e <TIM_OC3_SetConfig+0x6a>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a26      	ldr	r2, [pc, #152]	@ (80041b4 <TIM_OC3_SetConfig+0x100>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d10d      	bne.n	800413a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004124:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	021b      	lsls	r3, r3, #8
 800412c:	697a      	ldr	r2, [r7, #20]
 800412e:	4313      	orrs	r3, r2
 8004130:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004138:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a1c      	ldr	r2, [pc, #112]	@ (80041b0 <TIM_OC3_SetConfig+0xfc>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d00f      	beq.n	8004162 <TIM_OC3_SetConfig+0xae>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a1b      	ldr	r2, [pc, #108]	@ (80041b4 <TIM_OC3_SetConfig+0x100>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d00b      	beq.n	8004162 <TIM_OC3_SetConfig+0xae>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a1a      	ldr	r2, [pc, #104]	@ (80041b8 <TIM_OC3_SetConfig+0x104>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d007      	beq.n	8004162 <TIM_OC3_SetConfig+0xae>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a19      	ldr	r2, [pc, #100]	@ (80041bc <TIM_OC3_SetConfig+0x108>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d003      	beq.n	8004162 <TIM_OC3_SetConfig+0xae>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a18      	ldr	r2, [pc, #96]	@ (80041c0 <TIM_OC3_SetConfig+0x10c>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d113      	bne.n	800418a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004168:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004170:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	695b      	ldr	r3, [r3, #20]
 8004176:	011b      	lsls	r3, r3, #4
 8004178:	693a      	ldr	r2, [r7, #16]
 800417a:	4313      	orrs	r3, r2
 800417c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	699b      	ldr	r3, [r3, #24]
 8004182:	011b      	lsls	r3, r3, #4
 8004184:	693a      	ldr	r2, [r7, #16]
 8004186:	4313      	orrs	r3, r2
 8004188:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	697a      	ldr	r2, [r7, #20]
 80041a2:	621a      	str	r2, [r3, #32]
}
 80041a4:	bf00      	nop
 80041a6:	371c      	adds	r7, #28
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr
 80041b0:	40012c00 	.word	0x40012c00
 80041b4:	40013400 	.word	0x40013400
 80041b8:	40014000 	.word	0x40014000
 80041bc:	40014400 	.word	0x40014400
 80041c0:	40014800 	.word	0x40014800

080041c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b087      	sub	sp, #28
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a1b      	ldr	r3, [r3, #32]
 80041d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a1b      	ldr	r3, [r3, #32]
 80041d8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	69db      	ldr	r3, [r3, #28]
 80041ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	021b      	lsls	r3, r3, #8
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	4313      	orrs	r3, r2
 800420a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004212:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	031b      	lsls	r3, r3, #12
 800421a:	697a      	ldr	r2, [r7, #20]
 800421c:	4313      	orrs	r3, r2
 800421e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a28      	ldr	r2, [pc, #160]	@ (80042c4 <TIM_OC4_SetConfig+0x100>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d003      	beq.n	8004230 <TIM_OC4_SetConfig+0x6c>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a27      	ldr	r2, [pc, #156]	@ (80042c8 <TIM_OC4_SetConfig+0x104>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d10d      	bne.n	800424c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004236:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	031b      	lsls	r3, r3, #12
 800423e:	697a      	ldr	r2, [r7, #20]
 8004240:	4313      	orrs	r3, r2
 8004242:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800424a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	4a1d      	ldr	r2, [pc, #116]	@ (80042c4 <TIM_OC4_SetConfig+0x100>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d00f      	beq.n	8004274 <TIM_OC4_SetConfig+0xb0>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	4a1c      	ldr	r2, [pc, #112]	@ (80042c8 <TIM_OC4_SetConfig+0x104>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d00b      	beq.n	8004274 <TIM_OC4_SetConfig+0xb0>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	4a1b      	ldr	r2, [pc, #108]	@ (80042cc <TIM_OC4_SetConfig+0x108>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d007      	beq.n	8004274 <TIM_OC4_SetConfig+0xb0>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a1a      	ldr	r2, [pc, #104]	@ (80042d0 <TIM_OC4_SetConfig+0x10c>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d003      	beq.n	8004274 <TIM_OC4_SetConfig+0xb0>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a19      	ldr	r2, [pc, #100]	@ (80042d4 <TIM_OC4_SetConfig+0x110>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d113      	bne.n	800429c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800427a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004282:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	695b      	ldr	r3, [r3, #20]
 8004288:	019b      	lsls	r3, r3, #6
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	4313      	orrs	r3, r2
 800428e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	699b      	ldr	r3, [r3, #24]
 8004294:	019b      	lsls	r3, r3, #6
 8004296:	693a      	ldr	r2, [r7, #16]
 8004298:	4313      	orrs	r3, r2
 800429a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	693a      	ldr	r2, [r7, #16]
 80042a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	68fa      	ldr	r2, [r7, #12]
 80042a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	685a      	ldr	r2, [r3, #4]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	697a      	ldr	r2, [r7, #20]
 80042b4:	621a      	str	r2, [r3, #32]
}
 80042b6:	bf00      	nop
 80042b8:	371c      	adds	r7, #28
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	40012c00 	.word	0x40012c00
 80042c8:	40013400 	.word	0x40013400
 80042cc:	40014000 	.word	0x40014000
 80042d0:	40014400 	.word	0x40014400
 80042d4:	40014800 	.word	0x40014800

080042d8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80042d8:	b480      	push	{r7}
 80042da:	b087      	sub	sp, #28
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a1b      	ldr	r3, [r3, #32]
 80042e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a1b      	ldr	r3, [r3, #32]
 80042ec:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004306:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800430a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	68fa      	ldr	r2, [r7, #12]
 8004312:	4313      	orrs	r3, r2
 8004314:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800431c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	041b      	lsls	r3, r3, #16
 8004324:	693a      	ldr	r2, [r7, #16]
 8004326:	4313      	orrs	r3, r2
 8004328:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a17      	ldr	r2, [pc, #92]	@ (800438c <TIM_OC5_SetConfig+0xb4>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d00f      	beq.n	8004352 <TIM_OC5_SetConfig+0x7a>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a16      	ldr	r2, [pc, #88]	@ (8004390 <TIM_OC5_SetConfig+0xb8>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d00b      	beq.n	8004352 <TIM_OC5_SetConfig+0x7a>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a15      	ldr	r2, [pc, #84]	@ (8004394 <TIM_OC5_SetConfig+0xbc>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d007      	beq.n	8004352 <TIM_OC5_SetConfig+0x7a>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a14      	ldr	r2, [pc, #80]	@ (8004398 <TIM_OC5_SetConfig+0xc0>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d003      	beq.n	8004352 <TIM_OC5_SetConfig+0x7a>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a13      	ldr	r2, [pc, #76]	@ (800439c <TIM_OC5_SetConfig+0xc4>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d109      	bne.n	8004366 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004358:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	021b      	lsls	r3, r3, #8
 8004360:	697a      	ldr	r2, [r7, #20]
 8004362:	4313      	orrs	r3, r2
 8004364:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	697a      	ldr	r2, [r7, #20]
 800436a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	68fa      	ldr	r2, [r7, #12]
 8004370:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	685a      	ldr	r2, [r3, #4]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	693a      	ldr	r2, [r7, #16]
 800437e:	621a      	str	r2, [r3, #32]
}
 8004380:	bf00      	nop
 8004382:	371c      	adds	r7, #28
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr
 800438c:	40012c00 	.word	0x40012c00
 8004390:	40013400 	.word	0x40013400
 8004394:	40014000 	.word	0x40014000
 8004398:	40014400 	.word	0x40014400
 800439c:	40014800 	.word	0x40014800

080043a0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b087      	sub	sp, #28
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6a1b      	ldr	r3, [r3, #32]
 80043b4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	021b      	lsls	r3, r3, #8
 80043da:	68fa      	ldr	r2, [r7, #12]
 80043dc:	4313      	orrs	r3, r2
 80043de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80043e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	051b      	lsls	r3, r3, #20
 80043ee:	693a      	ldr	r2, [r7, #16]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	4a18      	ldr	r2, [pc, #96]	@ (8004458 <TIM_OC6_SetConfig+0xb8>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d00f      	beq.n	800441c <TIM_OC6_SetConfig+0x7c>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	4a17      	ldr	r2, [pc, #92]	@ (800445c <TIM_OC6_SetConfig+0xbc>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d00b      	beq.n	800441c <TIM_OC6_SetConfig+0x7c>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	4a16      	ldr	r2, [pc, #88]	@ (8004460 <TIM_OC6_SetConfig+0xc0>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d007      	beq.n	800441c <TIM_OC6_SetConfig+0x7c>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	4a15      	ldr	r2, [pc, #84]	@ (8004464 <TIM_OC6_SetConfig+0xc4>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d003      	beq.n	800441c <TIM_OC6_SetConfig+0x7c>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	4a14      	ldr	r2, [pc, #80]	@ (8004468 <TIM_OC6_SetConfig+0xc8>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d109      	bne.n	8004430 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004422:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	695b      	ldr	r3, [r3, #20]
 8004428:	029b      	lsls	r3, r3, #10
 800442a:	697a      	ldr	r2, [r7, #20]
 800442c:	4313      	orrs	r3, r2
 800442e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	697a      	ldr	r2, [r7, #20]
 8004434:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	68fa      	ldr	r2, [r7, #12]
 800443a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	685a      	ldr	r2, [r3, #4]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	693a      	ldr	r2, [r7, #16]
 8004448:	621a      	str	r2, [r3, #32]
}
 800444a:	bf00      	nop
 800444c:	371c      	adds	r7, #28
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	40012c00 	.word	0x40012c00
 800445c:	40013400 	.word	0x40013400
 8004460:	40014000 	.word	0x40014000
 8004464:	40014400 	.word	0x40014400
 8004468:	40014800 	.word	0x40014800

0800446c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800446c:	b480      	push	{r7}
 800446e:	b087      	sub	sp, #28
 8004470:	af00      	add	r7, sp, #0
 8004472:	60f8      	str	r0, [r7, #12]
 8004474:	60b9      	str	r1, [r7, #8]
 8004476:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6a1b      	ldr	r3, [r3, #32]
 800447c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6a1b      	ldr	r3, [r3, #32]
 8004482:	f023 0201 	bic.w	r2, r3, #1
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	699b      	ldr	r3, [r3, #24]
 800448e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004496:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	011b      	lsls	r3, r3, #4
 800449c:	693a      	ldr	r2, [r7, #16]
 800449e:	4313      	orrs	r3, r2
 80044a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	f023 030a 	bic.w	r3, r3, #10
 80044a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	4313      	orrs	r3, r2
 80044b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	693a      	ldr	r2, [r7, #16]
 80044b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	697a      	ldr	r2, [r7, #20]
 80044bc:	621a      	str	r2, [r3, #32]
}
 80044be:	bf00      	nop
 80044c0:	371c      	adds	r7, #28
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr

080044ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044ca:	b480      	push	{r7}
 80044cc:	b087      	sub	sp, #28
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	60f8      	str	r0, [r7, #12]
 80044d2:	60b9      	str	r1, [r7, #8]
 80044d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6a1b      	ldr	r3, [r3, #32]
 80044da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6a1b      	ldr	r3, [r3, #32]
 80044e0:	f023 0210 	bic.w	r2, r3, #16
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	699b      	ldr	r3, [r3, #24]
 80044ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80044f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	031b      	lsls	r3, r3, #12
 80044fa:	693a      	ldr	r2, [r7, #16]
 80044fc:	4313      	orrs	r3, r2
 80044fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004506:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	011b      	lsls	r3, r3, #4
 800450c:	697a      	ldr	r2, [r7, #20]
 800450e:	4313      	orrs	r3, r2
 8004510:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	697a      	ldr	r2, [r7, #20]
 800451c:	621a      	str	r2, [r3, #32]
}
 800451e:	bf00      	nop
 8004520:	371c      	adds	r7, #28
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr

0800452a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800452a:	b480      	push	{r7}
 800452c:	b085      	sub	sp, #20
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
 8004532:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004540:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004544:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004546:	683a      	ldr	r2, [r7, #0]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	4313      	orrs	r3, r2
 800454c:	f043 0307 	orr.w	r3, r3, #7
 8004550:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	68fa      	ldr	r2, [r7, #12]
 8004556:	609a      	str	r2, [r3, #8]
}
 8004558:	bf00      	nop
 800455a:	3714      	adds	r7, #20
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004564:	b480      	push	{r7}
 8004566:	b087      	sub	sp, #28
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]
 8004570:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800457e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	021a      	lsls	r2, r3, #8
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	431a      	orrs	r2, r3
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	4313      	orrs	r3, r2
 800458c:	697a      	ldr	r2, [r7, #20]
 800458e:	4313      	orrs	r3, r2
 8004590:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	697a      	ldr	r2, [r7, #20]
 8004596:	609a      	str	r2, [r3, #8]
}
 8004598:	bf00      	nop
 800459a:	371c      	adds	r7, #28
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr

080045a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b087      	sub	sp, #28
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	f003 031f 	and.w	r3, r3, #31
 80045b6:	2201      	movs	r2, #1
 80045b8:	fa02 f303 	lsl.w	r3, r2, r3
 80045bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	6a1a      	ldr	r2, [r3, #32]
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	43db      	mvns	r3, r3
 80045c6:	401a      	ands	r2, r3
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6a1a      	ldr	r2, [r3, #32]
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	f003 031f 	and.w	r3, r3, #31
 80045d6:	6879      	ldr	r1, [r7, #4]
 80045d8:	fa01 f303 	lsl.w	r3, r1, r3
 80045dc:	431a      	orrs	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	621a      	str	r2, [r3, #32]
}
 80045e2:	bf00      	nop
 80045e4:	371c      	adds	r7, #28
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr
	...

080045f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b085      	sub	sp, #20
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004600:	2b01      	cmp	r3, #1
 8004602:	d101      	bne.n	8004608 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004604:	2302      	movs	r3, #2
 8004606:	e065      	b.n	80046d4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2202      	movs	r2, #2
 8004614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a2c      	ldr	r2, [pc, #176]	@ (80046e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d004      	beq.n	800463c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a2b      	ldr	r2, [pc, #172]	@ (80046e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d108      	bne.n	800464e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004642:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	68fa      	ldr	r2, [r7, #12]
 800464a:	4313      	orrs	r3, r2
 800464c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004654:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004658:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68fa      	ldr	r2, [r7, #12]
 8004660:	4313      	orrs	r3, r2
 8004662:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68fa      	ldr	r2, [r7, #12]
 800466a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a1b      	ldr	r2, [pc, #108]	@ (80046e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d018      	beq.n	80046a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800467e:	d013      	beq.n	80046a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a18      	ldr	r2, [pc, #96]	@ (80046e8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d00e      	beq.n	80046a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a17      	ldr	r2, [pc, #92]	@ (80046ec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d009      	beq.n	80046a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a12      	ldr	r2, [pc, #72]	@ (80046e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d004      	beq.n	80046a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a13      	ldr	r2, [pc, #76]	@ (80046f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d10c      	bne.n	80046c2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046ae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	68ba      	ldr	r2, [r7, #8]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68ba      	ldr	r2, [r7, #8]
 80046c0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2201      	movs	r2, #1
 80046c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2200      	movs	r2, #0
 80046ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80046d2:	2300      	movs	r3, #0
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3714      	adds	r7, #20
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr
 80046e0:	40012c00 	.word	0x40012c00
 80046e4:	40013400 	.word	0x40013400
 80046e8:	40000400 	.word	0x40000400
 80046ec:	40000800 	.word	0x40000800
 80046f0:	40014000 	.word	0x40014000

080046f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b085      	sub	sp, #20
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80046fe:	2300      	movs	r3, #0
 8004700:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004708:	2b01      	cmp	r3, #1
 800470a:	d101      	bne.n	8004710 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800470c:	2302      	movs	r3, #2
 800470e:	e073      	b.n	80047f8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	4313      	orrs	r3, r2
 8004724:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	4313      	orrs	r3, r2
 8004732:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	4313      	orrs	r3, r2
 8004740:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4313      	orrs	r3, r2
 800474e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	691b      	ldr	r3, [r3, #16]
 800475a:	4313      	orrs	r3, r2
 800475c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	695b      	ldr	r3, [r3, #20]
 8004768:	4313      	orrs	r3, r2
 800476a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004776:	4313      	orrs	r3, r2
 8004778:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	699b      	ldr	r3, [r3, #24]
 8004784:	041b      	lsls	r3, r3, #16
 8004786:	4313      	orrs	r3, r2
 8004788:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	69db      	ldr	r3, [r3, #28]
 8004794:	4313      	orrs	r3, r2
 8004796:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a19      	ldr	r2, [pc, #100]	@ (8004804 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d004      	beq.n	80047ac <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a18      	ldr	r2, [pc, #96]	@ (8004808 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d11c      	bne.n	80047e6 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047b6:	051b      	lsls	r3, r3, #20
 80047b8:	4313      	orrs	r3, r2
 80047ba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	6a1b      	ldr	r3, [r3, #32]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047d4:	4313      	orrs	r3, r2
 80047d6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e2:	4313      	orrs	r3, r2
 80047e4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	68fa      	ldr	r2, [r7, #12]
 80047ec:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2200      	movs	r2, #0
 80047f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80047f6:	2300      	movs	r3, #0
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3714      	adds	r7, #20
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr
 8004804:	40012c00 	.word	0x40012c00
 8004808:	40013400 	.word	0x40013400

0800480c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d101      	bne.n	800481e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e042      	b.n	80048a4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004824:	2b00      	cmp	r3, #0
 8004826:	d106      	bne.n	8004836 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f7fc fb4b 	bl	8000ecc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2224      	movs	r2, #36	@ 0x24
 800483a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f022 0201 	bic.w	r2, r2, #1
 800484c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004852:	2b00      	cmp	r3, #0
 8004854:	d002      	beq.n	800485c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f000 fb82 	bl	8004f60 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f000 f8b3 	bl	80049c8 <UART_SetConfig>
 8004862:	4603      	mov	r3, r0
 8004864:	2b01      	cmp	r3, #1
 8004866:	d101      	bne.n	800486c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e01b      	b.n	80048a4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	685a      	ldr	r2, [r3, #4]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800487a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	689a      	ldr	r2, [r3, #8]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800488a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f042 0201 	orr.w	r2, r2, #1
 800489a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f000 fc01 	bl	80050a4 <UART_CheckIdleState>
 80048a2:	4603      	mov	r3, r0
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3708      	adds	r7, #8
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b08a      	sub	sp, #40	@ 0x28
 80048b0:	af02      	add	r7, sp, #8
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	60b9      	str	r1, [r7, #8]
 80048b6:	603b      	str	r3, [r7, #0]
 80048b8:	4613      	mov	r3, r2
 80048ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048c2:	2b20      	cmp	r3, #32
 80048c4:	d17b      	bne.n	80049be <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d002      	beq.n	80048d2 <HAL_UART_Transmit+0x26>
 80048cc:	88fb      	ldrh	r3, [r7, #6]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d101      	bne.n	80048d6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e074      	b.n	80049c0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2200      	movs	r2, #0
 80048da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2221      	movs	r2, #33	@ 0x21
 80048e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80048e6:	f7fc fbd7 	bl	8001098 <HAL_GetTick>
 80048ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	88fa      	ldrh	r2, [r7, #6]
 80048f0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	88fa      	ldrh	r2, [r7, #6]
 80048f8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004904:	d108      	bne.n	8004918 <HAL_UART_Transmit+0x6c>
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	691b      	ldr	r3, [r3, #16]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d104      	bne.n	8004918 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800490e:	2300      	movs	r3, #0
 8004910:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	61bb      	str	r3, [r7, #24]
 8004916:	e003      	b.n	8004920 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800491c:	2300      	movs	r3, #0
 800491e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004920:	e030      	b.n	8004984 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	9300      	str	r3, [sp, #0]
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	2200      	movs	r2, #0
 800492a:	2180      	movs	r1, #128	@ 0x80
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	f000 fc63 	bl	80051f8 <UART_WaitOnFlagUntilTimeout>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d005      	beq.n	8004944 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2220      	movs	r2, #32
 800493c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004940:	2303      	movs	r3, #3
 8004942:	e03d      	b.n	80049c0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004944:	69fb      	ldr	r3, [r7, #28]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10b      	bne.n	8004962 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800494a:	69bb      	ldr	r3, [r7, #24]
 800494c:	881b      	ldrh	r3, [r3, #0]
 800494e:	461a      	mov	r2, r3
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004958:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	3302      	adds	r3, #2
 800495e:	61bb      	str	r3, [r7, #24]
 8004960:	e007      	b.n	8004972 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	781a      	ldrb	r2, [r3, #0]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800496c:	69fb      	ldr	r3, [r7, #28]
 800496e:	3301      	adds	r3, #1
 8004970:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004978:	b29b      	uxth	r3, r3
 800497a:	3b01      	subs	r3, #1
 800497c:	b29a      	uxth	r2, r3
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800498a:	b29b      	uxth	r3, r3
 800498c:	2b00      	cmp	r3, #0
 800498e:	d1c8      	bne.n	8004922 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	9300      	str	r3, [sp, #0]
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	2200      	movs	r2, #0
 8004998:	2140      	movs	r1, #64	@ 0x40
 800499a:	68f8      	ldr	r0, [r7, #12]
 800499c:	f000 fc2c 	bl	80051f8 <UART_WaitOnFlagUntilTimeout>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d005      	beq.n	80049b2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2220      	movs	r2, #32
 80049aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e006      	b.n	80049c0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2220      	movs	r2, #32
 80049b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80049ba:	2300      	movs	r3, #0
 80049bc:	e000      	b.n	80049c0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80049be:	2302      	movs	r3, #2
  }
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3720      	adds	r7, #32
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}

080049c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049cc:	b08c      	sub	sp, #48	@ 0x30
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049d2:	2300      	movs	r3, #0
 80049d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	689a      	ldr	r2, [r3, #8]
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	691b      	ldr	r3, [r3, #16]
 80049e0:	431a      	orrs	r2, r3
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	695b      	ldr	r3, [r3, #20]
 80049e6:	431a      	orrs	r2, r3
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	69db      	ldr	r3, [r3, #28]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	4bab      	ldr	r3, [pc, #684]	@ (8004ca4 <UART_SetConfig+0x2dc>)
 80049f8:	4013      	ands	r3, r2
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	6812      	ldr	r2, [r2, #0]
 80049fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a00:	430b      	orrs	r3, r1
 8004a02:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	68da      	ldr	r2, [r3, #12]
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	430a      	orrs	r2, r1
 8004a18:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	699b      	ldr	r3, [r3, #24]
 8004a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4aa0      	ldr	r2, [pc, #640]	@ (8004ca8 <UART_SetConfig+0x2e0>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d004      	beq.n	8004a34 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	6a1b      	ldr	r3, [r3, #32]
 8004a2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a30:	4313      	orrs	r3, r2
 8004a32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004a3e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004a42:	697a      	ldr	r2, [r7, #20]
 8004a44:	6812      	ldr	r2, [r2, #0]
 8004a46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a48:	430b      	orrs	r3, r1
 8004a4a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a52:	f023 010f 	bic.w	r1, r3, #15
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a91      	ldr	r2, [pc, #580]	@ (8004cac <UART_SetConfig+0x2e4>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d125      	bne.n	8004ab8 <UART_SetConfig+0xf0>
 8004a6c:	4b90      	ldr	r3, [pc, #576]	@ (8004cb0 <UART_SetConfig+0x2e8>)
 8004a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a72:	f003 0303 	and.w	r3, r3, #3
 8004a76:	2b03      	cmp	r3, #3
 8004a78:	d81a      	bhi.n	8004ab0 <UART_SetConfig+0xe8>
 8004a7a:	a201      	add	r2, pc, #4	@ (adr r2, 8004a80 <UART_SetConfig+0xb8>)
 8004a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a80:	08004a91 	.word	0x08004a91
 8004a84:	08004aa1 	.word	0x08004aa1
 8004a88:	08004a99 	.word	0x08004a99
 8004a8c:	08004aa9 	.word	0x08004aa9
 8004a90:	2301      	movs	r3, #1
 8004a92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a96:	e0d6      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004a98:	2302      	movs	r3, #2
 8004a9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a9e:	e0d2      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004aa0:	2304      	movs	r3, #4
 8004aa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aa6:	e0ce      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004aa8:	2308      	movs	r3, #8
 8004aaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aae:	e0ca      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004ab0:	2310      	movs	r3, #16
 8004ab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ab6:	e0c6      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a7d      	ldr	r2, [pc, #500]	@ (8004cb4 <UART_SetConfig+0x2ec>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d138      	bne.n	8004b34 <UART_SetConfig+0x16c>
 8004ac2:	4b7b      	ldr	r3, [pc, #492]	@ (8004cb0 <UART_SetConfig+0x2e8>)
 8004ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ac8:	f003 030c 	and.w	r3, r3, #12
 8004acc:	2b0c      	cmp	r3, #12
 8004ace:	d82d      	bhi.n	8004b2c <UART_SetConfig+0x164>
 8004ad0:	a201      	add	r2, pc, #4	@ (adr r2, 8004ad8 <UART_SetConfig+0x110>)
 8004ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ad6:	bf00      	nop
 8004ad8:	08004b0d 	.word	0x08004b0d
 8004adc:	08004b2d 	.word	0x08004b2d
 8004ae0:	08004b2d 	.word	0x08004b2d
 8004ae4:	08004b2d 	.word	0x08004b2d
 8004ae8:	08004b1d 	.word	0x08004b1d
 8004aec:	08004b2d 	.word	0x08004b2d
 8004af0:	08004b2d 	.word	0x08004b2d
 8004af4:	08004b2d 	.word	0x08004b2d
 8004af8:	08004b15 	.word	0x08004b15
 8004afc:	08004b2d 	.word	0x08004b2d
 8004b00:	08004b2d 	.word	0x08004b2d
 8004b04:	08004b2d 	.word	0x08004b2d
 8004b08:	08004b25 	.word	0x08004b25
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b12:	e098      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004b14:	2302      	movs	r3, #2
 8004b16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b1a:	e094      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004b1c:	2304      	movs	r3, #4
 8004b1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b22:	e090      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004b24:	2308      	movs	r3, #8
 8004b26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b2a:	e08c      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004b2c:	2310      	movs	r3, #16
 8004b2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b32:	e088      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a5f      	ldr	r2, [pc, #380]	@ (8004cb8 <UART_SetConfig+0x2f0>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d125      	bne.n	8004b8a <UART_SetConfig+0x1c2>
 8004b3e:	4b5c      	ldr	r3, [pc, #368]	@ (8004cb0 <UART_SetConfig+0x2e8>)
 8004b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b44:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004b48:	2b30      	cmp	r3, #48	@ 0x30
 8004b4a:	d016      	beq.n	8004b7a <UART_SetConfig+0x1b2>
 8004b4c:	2b30      	cmp	r3, #48	@ 0x30
 8004b4e:	d818      	bhi.n	8004b82 <UART_SetConfig+0x1ba>
 8004b50:	2b20      	cmp	r3, #32
 8004b52:	d00a      	beq.n	8004b6a <UART_SetConfig+0x1a2>
 8004b54:	2b20      	cmp	r3, #32
 8004b56:	d814      	bhi.n	8004b82 <UART_SetConfig+0x1ba>
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d002      	beq.n	8004b62 <UART_SetConfig+0x19a>
 8004b5c:	2b10      	cmp	r3, #16
 8004b5e:	d008      	beq.n	8004b72 <UART_SetConfig+0x1aa>
 8004b60:	e00f      	b.n	8004b82 <UART_SetConfig+0x1ba>
 8004b62:	2300      	movs	r3, #0
 8004b64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b68:	e06d      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004b6a:	2302      	movs	r3, #2
 8004b6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b70:	e069      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004b72:	2304      	movs	r3, #4
 8004b74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b78:	e065      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004b7a:	2308      	movs	r3, #8
 8004b7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b80:	e061      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004b82:	2310      	movs	r3, #16
 8004b84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b88:	e05d      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a4b      	ldr	r2, [pc, #300]	@ (8004cbc <UART_SetConfig+0x2f4>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d125      	bne.n	8004be0 <UART_SetConfig+0x218>
 8004b94:	4b46      	ldr	r3, [pc, #280]	@ (8004cb0 <UART_SetConfig+0x2e8>)
 8004b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b9a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004b9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ba0:	d016      	beq.n	8004bd0 <UART_SetConfig+0x208>
 8004ba2:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ba4:	d818      	bhi.n	8004bd8 <UART_SetConfig+0x210>
 8004ba6:	2b80      	cmp	r3, #128	@ 0x80
 8004ba8:	d00a      	beq.n	8004bc0 <UART_SetConfig+0x1f8>
 8004baa:	2b80      	cmp	r3, #128	@ 0x80
 8004bac:	d814      	bhi.n	8004bd8 <UART_SetConfig+0x210>
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d002      	beq.n	8004bb8 <UART_SetConfig+0x1f0>
 8004bb2:	2b40      	cmp	r3, #64	@ 0x40
 8004bb4:	d008      	beq.n	8004bc8 <UART_SetConfig+0x200>
 8004bb6:	e00f      	b.n	8004bd8 <UART_SetConfig+0x210>
 8004bb8:	2300      	movs	r3, #0
 8004bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bbe:	e042      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004bc0:	2302      	movs	r3, #2
 8004bc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bc6:	e03e      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004bc8:	2304      	movs	r3, #4
 8004bca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bce:	e03a      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004bd0:	2308      	movs	r3, #8
 8004bd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bd6:	e036      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004bd8:	2310      	movs	r3, #16
 8004bda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bde:	e032      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a30      	ldr	r2, [pc, #192]	@ (8004ca8 <UART_SetConfig+0x2e0>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d12a      	bne.n	8004c40 <UART_SetConfig+0x278>
 8004bea:	4b31      	ldr	r3, [pc, #196]	@ (8004cb0 <UART_SetConfig+0x2e8>)
 8004bec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bf0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004bf4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004bf8:	d01a      	beq.n	8004c30 <UART_SetConfig+0x268>
 8004bfa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004bfe:	d81b      	bhi.n	8004c38 <UART_SetConfig+0x270>
 8004c00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c04:	d00c      	beq.n	8004c20 <UART_SetConfig+0x258>
 8004c06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c0a:	d815      	bhi.n	8004c38 <UART_SetConfig+0x270>
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d003      	beq.n	8004c18 <UART_SetConfig+0x250>
 8004c10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c14:	d008      	beq.n	8004c28 <UART_SetConfig+0x260>
 8004c16:	e00f      	b.n	8004c38 <UART_SetConfig+0x270>
 8004c18:	2300      	movs	r3, #0
 8004c1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c1e:	e012      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004c20:	2302      	movs	r3, #2
 8004c22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c26:	e00e      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004c28:	2304      	movs	r3, #4
 8004c2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c2e:	e00a      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004c30:	2308      	movs	r3, #8
 8004c32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c36:	e006      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004c38:	2310      	movs	r3, #16
 8004c3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c3e:	e002      	b.n	8004c46 <UART_SetConfig+0x27e>
 8004c40:	2310      	movs	r3, #16
 8004c42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a17      	ldr	r2, [pc, #92]	@ (8004ca8 <UART_SetConfig+0x2e0>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	f040 80a8 	bne.w	8004da2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004c52:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004c56:	2b08      	cmp	r3, #8
 8004c58:	d834      	bhi.n	8004cc4 <UART_SetConfig+0x2fc>
 8004c5a:	a201      	add	r2, pc, #4	@ (adr r2, 8004c60 <UART_SetConfig+0x298>)
 8004c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c60:	08004c85 	.word	0x08004c85
 8004c64:	08004cc5 	.word	0x08004cc5
 8004c68:	08004c8d 	.word	0x08004c8d
 8004c6c:	08004cc5 	.word	0x08004cc5
 8004c70:	08004c93 	.word	0x08004c93
 8004c74:	08004cc5 	.word	0x08004cc5
 8004c78:	08004cc5 	.word	0x08004cc5
 8004c7c:	08004cc5 	.word	0x08004cc5
 8004c80:	08004c9b 	.word	0x08004c9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c84:	f7fe fa38 	bl	80030f8 <HAL_RCC_GetPCLK1Freq>
 8004c88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c8a:	e021      	b.n	8004cd0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8004cc0 <UART_SetConfig+0x2f8>)
 8004c8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004c90:	e01e      	b.n	8004cd0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c92:	f7fe f9c3 	bl	800301c <HAL_RCC_GetSysClockFreq>
 8004c96:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c98:	e01a      	b.n	8004cd0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004ca0:	e016      	b.n	8004cd0 <UART_SetConfig+0x308>
 8004ca2:	bf00      	nop
 8004ca4:	cfff69f3 	.word	0xcfff69f3
 8004ca8:	40008000 	.word	0x40008000
 8004cac:	40013800 	.word	0x40013800
 8004cb0:	40021000 	.word	0x40021000
 8004cb4:	40004400 	.word	0x40004400
 8004cb8:	40004800 	.word	0x40004800
 8004cbc:	40004c00 	.word	0x40004c00
 8004cc0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004cce:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	f000 812a 	beq.w	8004f2c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cdc:	4a9e      	ldr	r2, [pc, #632]	@ (8004f58 <UART_SetConfig+0x590>)
 8004cde:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce6:	fbb3 f3f2 	udiv	r3, r3, r2
 8004cea:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	685a      	ldr	r2, [r3, #4]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	005b      	lsls	r3, r3, #1
 8004cf4:	4413      	add	r3, r2
 8004cf6:	69ba      	ldr	r2, [r7, #24]
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d305      	bcc.n	8004d08 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004d02:	69ba      	ldr	r2, [r7, #24]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d903      	bls.n	8004d10 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004d0e:	e10d      	b.n	8004f2c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d12:	2200      	movs	r2, #0
 8004d14:	60bb      	str	r3, [r7, #8]
 8004d16:	60fa      	str	r2, [r7, #12]
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d1c:	4a8e      	ldr	r2, [pc, #568]	@ (8004f58 <UART_SetConfig+0x590>)
 8004d1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	2200      	movs	r2, #0
 8004d26:	603b      	str	r3, [r7, #0]
 8004d28:	607a      	str	r2, [r7, #4]
 8004d2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d2e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004d32:	f7fb fac5 	bl	80002c0 <__aeabi_uldivmod>
 8004d36:	4602      	mov	r2, r0
 8004d38:	460b      	mov	r3, r1
 8004d3a:	4610      	mov	r0, r2
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	f04f 0200 	mov.w	r2, #0
 8004d42:	f04f 0300 	mov.w	r3, #0
 8004d46:	020b      	lsls	r3, r1, #8
 8004d48:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004d4c:	0202      	lsls	r2, r0, #8
 8004d4e:	6979      	ldr	r1, [r7, #20]
 8004d50:	6849      	ldr	r1, [r1, #4]
 8004d52:	0849      	lsrs	r1, r1, #1
 8004d54:	2000      	movs	r0, #0
 8004d56:	460c      	mov	r4, r1
 8004d58:	4605      	mov	r5, r0
 8004d5a:	eb12 0804 	adds.w	r8, r2, r4
 8004d5e:	eb43 0905 	adc.w	r9, r3, r5
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	469a      	mov	sl, r3
 8004d6a:	4693      	mov	fp, r2
 8004d6c:	4652      	mov	r2, sl
 8004d6e:	465b      	mov	r3, fp
 8004d70:	4640      	mov	r0, r8
 8004d72:	4649      	mov	r1, r9
 8004d74:	f7fb faa4 	bl	80002c0 <__aeabi_uldivmod>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	460b      	mov	r3, r1
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004d80:	6a3b      	ldr	r3, [r7, #32]
 8004d82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d86:	d308      	bcc.n	8004d9a <UART_SetConfig+0x3d2>
 8004d88:	6a3b      	ldr	r3, [r7, #32]
 8004d8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d8e:	d204      	bcs.n	8004d9a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	6a3a      	ldr	r2, [r7, #32]
 8004d96:	60da      	str	r2, [r3, #12]
 8004d98:	e0c8      	b.n	8004f2c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004da0:	e0c4      	b.n	8004f2c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	69db      	ldr	r3, [r3, #28]
 8004da6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004daa:	d167      	bne.n	8004e7c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8004dac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004db0:	2b08      	cmp	r3, #8
 8004db2:	d828      	bhi.n	8004e06 <UART_SetConfig+0x43e>
 8004db4:	a201      	add	r2, pc, #4	@ (adr r2, 8004dbc <UART_SetConfig+0x3f4>)
 8004db6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dba:	bf00      	nop
 8004dbc:	08004de1 	.word	0x08004de1
 8004dc0:	08004de9 	.word	0x08004de9
 8004dc4:	08004df1 	.word	0x08004df1
 8004dc8:	08004e07 	.word	0x08004e07
 8004dcc:	08004df7 	.word	0x08004df7
 8004dd0:	08004e07 	.word	0x08004e07
 8004dd4:	08004e07 	.word	0x08004e07
 8004dd8:	08004e07 	.word	0x08004e07
 8004ddc:	08004dff 	.word	0x08004dff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004de0:	f7fe f98a 	bl	80030f8 <HAL_RCC_GetPCLK1Freq>
 8004de4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004de6:	e014      	b.n	8004e12 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004de8:	f7fe f99c 	bl	8003124 <HAL_RCC_GetPCLK2Freq>
 8004dec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004dee:	e010      	b.n	8004e12 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004df0:	4b5a      	ldr	r3, [pc, #360]	@ (8004f5c <UART_SetConfig+0x594>)
 8004df2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004df4:	e00d      	b.n	8004e12 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004df6:	f7fe f911 	bl	800301c <HAL_RCC_GetSysClockFreq>
 8004dfa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004dfc:	e009      	b.n	8004e12 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004dfe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004e04:	e005      	b.n	8004e12 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8004e06:	2300      	movs	r3, #0
 8004e08:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004e10:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	f000 8089 	beq.w	8004f2c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e1e:	4a4e      	ldr	r2, [pc, #312]	@ (8004f58 <UART_SetConfig+0x590>)
 8004e20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e24:	461a      	mov	r2, r3
 8004e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e28:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e2c:	005a      	lsls	r2, r3, #1
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	085b      	lsrs	r3, r3, #1
 8004e34:	441a      	add	r2, r3
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e3e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e40:	6a3b      	ldr	r3, [r7, #32]
 8004e42:	2b0f      	cmp	r3, #15
 8004e44:	d916      	bls.n	8004e74 <UART_SetConfig+0x4ac>
 8004e46:	6a3b      	ldr	r3, [r7, #32]
 8004e48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e4c:	d212      	bcs.n	8004e74 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e4e:	6a3b      	ldr	r3, [r7, #32]
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	f023 030f 	bic.w	r3, r3, #15
 8004e56:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e58:	6a3b      	ldr	r3, [r7, #32]
 8004e5a:	085b      	lsrs	r3, r3, #1
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	f003 0307 	and.w	r3, r3, #7
 8004e62:	b29a      	uxth	r2, r3
 8004e64:	8bfb      	ldrh	r3, [r7, #30]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	8bfa      	ldrh	r2, [r7, #30]
 8004e70:	60da      	str	r2, [r3, #12]
 8004e72:	e05b      	b.n	8004f2c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004e7a:	e057      	b.n	8004f2c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004e7c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004e80:	2b08      	cmp	r3, #8
 8004e82:	d828      	bhi.n	8004ed6 <UART_SetConfig+0x50e>
 8004e84:	a201      	add	r2, pc, #4	@ (adr r2, 8004e8c <UART_SetConfig+0x4c4>)
 8004e86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e8a:	bf00      	nop
 8004e8c:	08004eb1 	.word	0x08004eb1
 8004e90:	08004eb9 	.word	0x08004eb9
 8004e94:	08004ec1 	.word	0x08004ec1
 8004e98:	08004ed7 	.word	0x08004ed7
 8004e9c:	08004ec7 	.word	0x08004ec7
 8004ea0:	08004ed7 	.word	0x08004ed7
 8004ea4:	08004ed7 	.word	0x08004ed7
 8004ea8:	08004ed7 	.word	0x08004ed7
 8004eac:	08004ecf 	.word	0x08004ecf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004eb0:	f7fe f922 	bl	80030f8 <HAL_RCC_GetPCLK1Freq>
 8004eb4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004eb6:	e014      	b.n	8004ee2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004eb8:	f7fe f934 	bl	8003124 <HAL_RCC_GetPCLK2Freq>
 8004ebc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004ebe:	e010      	b.n	8004ee2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ec0:	4b26      	ldr	r3, [pc, #152]	@ (8004f5c <UART_SetConfig+0x594>)
 8004ec2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004ec4:	e00d      	b.n	8004ee2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ec6:	f7fe f8a9 	bl	800301c <HAL_RCC_GetSysClockFreq>
 8004eca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004ecc:	e009      	b.n	8004ee2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ece:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ed2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004ed4:	e005      	b.n	8004ee2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004ee0:	bf00      	nop
    }

    if (pclk != 0U)
 8004ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d021      	beq.n	8004f2c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eec:	4a1a      	ldr	r2, [pc, #104]	@ (8004f58 <UART_SetConfig+0x590>)
 8004eee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef6:	fbb3 f2f2 	udiv	r2, r3, r2
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	085b      	lsrs	r3, r3, #1
 8004f00:	441a      	add	r2, r3
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f0a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f0c:	6a3b      	ldr	r3, [r7, #32]
 8004f0e:	2b0f      	cmp	r3, #15
 8004f10:	d909      	bls.n	8004f26 <UART_SetConfig+0x55e>
 8004f12:	6a3b      	ldr	r3, [r7, #32]
 8004f14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f18:	d205      	bcs.n	8004f26 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004f1a:	6a3b      	ldr	r3, [r7, #32]
 8004f1c:	b29a      	uxth	r2, r3
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	60da      	str	r2, [r3, #12]
 8004f24:	e002      	b.n	8004f2c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	2200      	movs	r2, #0
 8004f46:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004f48:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3730      	adds	r7, #48	@ 0x30
 8004f50:	46bd      	mov	sp, r7
 8004f52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f56:	bf00      	nop
 8004f58:	0800643c 	.word	0x0800643c
 8004f5c:	00f42400 	.word	0x00f42400

08004f60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b083      	sub	sp, #12
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f6c:	f003 0308 	and.w	r3, r3, #8
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d00a      	beq.n	8004f8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	430a      	orrs	r2, r1
 8004f88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f8e:	f003 0301 	and.w	r3, r3, #1
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d00a      	beq.n	8004fac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	430a      	orrs	r2, r1
 8004faa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fb0:	f003 0302 	and.w	r3, r3, #2
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d00a      	beq.n	8004fce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fd2:	f003 0304 	and.w	r3, r3, #4
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00a      	beq.n	8004ff0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	430a      	orrs	r2, r1
 8004fee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ff4:	f003 0310 	and.w	r3, r3, #16
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d00a      	beq.n	8005012 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	430a      	orrs	r2, r1
 8005010:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005016:	f003 0320 	and.w	r3, r3, #32
 800501a:	2b00      	cmp	r3, #0
 800501c:	d00a      	beq.n	8005034 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	430a      	orrs	r2, r1
 8005032:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800503c:	2b00      	cmp	r3, #0
 800503e:	d01a      	beq.n	8005076 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	430a      	orrs	r2, r1
 8005054:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800505a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800505e:	d10a      	bne.n	8005076 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	430a      	orrs	r2, r1
 8005074:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800507a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800507e:	2b00      	cmp	r3, #0
 8005080:	d00a      	beq.n	8005098 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	430a      	orrs	r2, r1
 8005096:	605a      	str	r2, [r3, #4]
  }
}
 8005098:	bf00      	nop
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b098      	sub	sp, #96	@ 0x60
 80050a8:	af02      	add	r7, sp, #8
 80050aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80050b4:	f7fb fff0 	bl	8001098 <HAL_GetTick>
 80050b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0308 	and.w	r3, r3, #8
 80050c4:	2b08      	cmp	r3, #8
 80050c6:	d12f      	bne.n	8005128 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80050cc:	9300      	str	r3, [sp, #0]
 80050ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050d0:	2200      	movs	r2, #0
 80050d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 f88e 	bl	80051f8 <UART_WaitOnFlagUntilTimeout>
 80050dc:	4603      	mov	r3, r0
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d022      	beq.n	8005128 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ea:	e853 3f00 	ldrex	r3, [r3]
 80050ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80050f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	461a      	mov	r2, r3
 80050fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005100:	647b      	str	r3, [r7, #68]	@ 0x44
 8005102:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005104:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005106:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005108:	e841 2300 	strex	r3, r2, [r1]
 800510c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800510e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005110:	2b00      	cmp	r3, #0
 8005112:	d1e6      	bne.n	80050e2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2220      	movs	r2, #32
 8005118:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005124:	2303      	movs	r3, #3
 8005126:	e063      	b.n	80051f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 0304 	and.w	r3, r3, #4
 8005132:	2b04      	cmp	r3, #4
 8005134:	d149      	bne.n	80051ca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005136:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800513a:	9300      	str	r3, [sp, #0]
 800513c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800513e:	2200      	movs	r2, #0
 8005140:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f000 f857 	bl	80051f8 <UART_WaitOnFlagUntilTimeout>
 800514a:	4603      	mov	r3, r0
 800514c:	2b00      	cmp	r3, #0
 800514e:	d03c      	beq.n	80051ca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005158:	e853 3f00 	ldrex	r3, [r3]
 800515c:	623b      	str	r3, [r7, #32]
   return(result);
 800515e:	6a3b      	ldr	r3, [r7, #32]
 8005160:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005164:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	461a      	mov	r2, r3
 800516c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800516e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005170:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005172:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005174:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005176:	e841 2300 	strex	r3, r2, [r1]
 800517a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800517c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1e6      	bne.n	8005150 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	3308      	adds	r3, #8
 8005188:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	e853 3f00 	ldrex	r3, [r3]
 8005190:	60fb      	str	r3, [r7, #12]
   return(result);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f023 0301 	bic.w	r3, r3, #1
 8005198:	64bb      	str	r3, [r7, #72]	@ 0x48
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	3308      	adds	r3, #8
 80051a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051a2:	61fa      	str	r2, [r7, #28]
 80051a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a6:	69b9      	ldr	r1, [r7, #24]
 80051a8:	69fa      	ldr	r2, [r7, #28]
 80051aa:	e841 2300 	strex	r3, r2, [r1]
 80051ae:	617b      	str	r3, [r7, #20]
   return(result);
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d1e5      	bne.n	8005182 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2220      	movs	r2, #32
 80051ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051c6:	2303      	movs	r3, #3
 80051c8:	e012      	b.n	80051f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2220      	movs	r2, #32
 80051ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2220      	movs	r2, #32
 80051d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80051ee:	2300      	movs	r3, #0
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3758      	adds	r7, #88	@ 0x58
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	603b      	str	r3, [r7, #0]
 8005204:	4613      	mov	r3, r2
 8005206:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005208:	e04f      	b.n	80052aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800520a:	69bb      	ldr	r3, [r7, #24]
 800520c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005210:	d04b      	beq.n	80052aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005212:	f7fb ff41 	bl	8001098 <HAL_GetTick>
 8005216:	4602      	mov	r2, r0
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	69ba      	ldr	r2, [r7, #24]
 800521e:	429a      	cmp	r2, r3
 8005220:	d302      	bcc.n	8005228 <UART_WaitOnFlagUntilTimeout+0x30>
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d101      	bne.n	800522c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005228:	2303      	movs	r3, #3
 800522a:	e04e      	b.n	80052ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0304 	and.w	r3, r3, #4
 8005236:	2b00      	cmp	r3, #0
 8005238:	d037      	beq.n	80052aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	2b80      	cmp	r3, #128	@ 0x80
 800523e:	d034      	beq.n	80052aa <UART_WaitOnFlagUntilTimeout+0xb2>
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	2b40      	cmp	r3, #64	@ 0x40
 8005244:	d031      	beq.n	80052aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	69db      	ldr	r3, [r3, #28]
 800524c:	f003 0308 	and.w	r3, r3, #8
 8005250:	2b08      	cmp	r3, #8
 8005252:	d110      	bne.n	8005276 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2208      	movs	r2, #8
 800525a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800525c:	68f8      	ldr	r0, [r7, #12]
 800525e:	f000 f838 	bl	80052d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2208      	movs	r2, #8
 8005266:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e029      	b.n	80052ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	69db      	ldr	r3, [r3, #28]
 800527c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005280:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005284:	d111      	bne.n	80052aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800528e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005290:	68f8      	ldr	r0, [r7, #12]
 8005292:	f000 f81e 	bl	80052d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2220      	movs	r2, #32
 800529a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2200      	movs	r2, #0
 80052a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e00f      	b.n	80052ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	69da      	ldr	r2, [r3, #28]
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	4013      	ands	r3, r2
 80052b4:	68ba      	ldr	r2, [r7, #8]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	bf0c      	ite	eq
 80052ba:	2301      	moveq	r3, #1
 80052bc:	2300      	movne	r3, #0
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	461a      	mov	r2, r3
 80052c2:	79fb      	ldrb	r3, [r7, #7]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d0a0      	beq.n	800520a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3710      	adds	r7, #16
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}

080052d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052d2:	b480      	push	{r7}
 80052d4:	b095      	sub	sp, #84	@ 0x54
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052e2:	e853 3f00 	ldrex	r3, [r3]
 80052e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	461a      	mov	r2, r3
 80052f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80052fa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80052fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005300:	e841 2300 	strex	r3, r2, [r1]
 8005304:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005308:	2b00      	cmp	r3, #0
 800530a:	d1e6      	bne.n	80052da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	3308      	adds	r3, #8
 8005312:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005314:	6a3b      	ldr	r3, [r7, #32]
 8005316:	e853 3f00 	ldrex	r3, [r3]
 800531a:	61fb      	str	r3, [r7, #28]
   return(result);
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005322:	f023 0301 	bic.w	r3, r3, #1
 8005326:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	3308      	adds	r3, #8
 800532e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005330:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005332:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005334:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005336:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005338:	e841 2300 	strex	r3, r2, [r1]
 800533c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800533e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005340:	2b00      	cmp	r3, #0
 8005342:	d1e3      	bne.n	800530c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005348:	2b01      	cmp	r3, #1
 800534a:	d118      	bne.n	800537e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	e853 3f00 	ldrex	r3, [r3]
 8005358:	60bb      	str	r3, [r7, #8]
   return(result);
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	f023 0310 	bic.w	r3, r3, #16
 8005360:	647b      	str	r3, [r7, #68]	@ 0x44
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	461a      	mov	r2, r3
 8005368:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800536a:	61bb      	str	r3, [r7, #24]
 800536c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800536e:	6979      	ldr	r1, [r7, #20]
 8005370:	69ba      	ldr	r2, [r7, #24]
 8005372:	e841 2300 	strex	r3, r2, [r1]
 8005376:	613b      	str	r3, [r7, #16]
   return(result);
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d1e6      	bne.n	800534c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2220      	movs	r2, #32
 8005382:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2200      	movs	r2, #0
 800538a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005392:	bf00      	nop
 8005394:	3754      	adds	r7, #84	@ 0x54
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr

0800539e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800539e:	b480      	push	{r7}
 80053a0:	b085      	sub	sp, #20
 80053a2:	af00      	add	r7, sp, #0
 80053a4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d101      	bne.n	80053b4 <HAL_UARTEx_DisableFifoMode+0x16>
 80053b0:	2302      	movs	r3, #2
 80053b2:	e027      	b.n	8005404 <HAL_UARTEx_DisableFifoMode+0x66>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2201      	movs	r2, #1
 80053b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2224      	movs	r2, #36	@ 0x24
 80053c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f022 0201 	bic.w	r2, r2, #1
 80053da:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80053e2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2220      	movs	r2, #32
 80053f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005402:	2300      	movs	r3, #0
}
 8005404:	4618      	mov	r0, r3
 8005406:	3714      	adds	r7, #20
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr

08005410 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b084      	sub	sp, #16
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005420:	2b01      	cmp	r3, #1
 8005422:	d101      	bne.n	8005428 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005424:	2302      	movs	r3, #2
 8005426:	e02d      	b.n	8005484 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2224      	movs	r2, #36	@ 0x24
 8005434:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f022 0201 	bic.w	r2, r2, #1
 800544e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	683a      	ldr	r2, [r7, #0]
 8005460:	430a      	orrs	r2, r1
 8005462:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 f84f 	bl	8005508 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2220      	movs	r2, #32
 8005476:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005482:	2300      	movs	r3, #0
}
 8005484:	4618      	mov	r0, r3
 8005486:	3710      	adds	r7, #16
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}

0800548c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b084      	sub	sp, #16
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800549c:	2b01      	cmp	r3, #1
 800549e:	d101      	bne.n	80054a4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80054a0:	2302      	movs	r3, #2
 80054a2:	e02d      	b.n	8005500 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2201      	movs	r2, #1
 80054a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2224      	movs	r2, #36	@ 0x24
 80054b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f022 0201 	bic.w	r2, r2, #1
 80054ca:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	683a      	ldr	r2, [r7, #0]
 80054dc:	430a      	orrs	r2, r1
 80054de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f000 f811 	bl	8005508 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	68fa      	ldr	r2, [r7, #12]
 80054ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2220      	movs	r2, #32
 80054f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80054fe:	2300      	movs	r3, #0
}
 8005500:	4618      	mov	r0, r3
 8005502:	3710      	adds	r7, #16
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}

08005508 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005508:	b480      	push	{r7}
 800550a:	b085      	sub	sp, #20
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005514:	2b00      	cmp	r3, #0
 8005516:	d108      	bne.n	800552a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2201      	movs	r2, #1
 800551c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005528:	e031      	b.n	800558e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800552a:	2308      	movs	r3, #8
 800552c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800552e:	2308      	movs	r3, #8
 8005530:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	689b      	ldr	r3, [r3, #8]
 8005538:	0e5b      	lsrs	r3, r3, #25
 800553a:	b2db      	uxtb	r3, r3
 800553c:	f003 0307 	and.w	r3, r3, #7
 8005540:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	0f5b      	lsrs	r3, r3, #29
 800554a:	b2db      	uxtb	r3, r3
 800554c:	f003 0307 	and.w	r3, r3, #7
 8005550:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005552:	7bbb      	ldrb	r3, [r7, #14]
 8005554:	7b3a      	ldrb	r2, [r7, #12]
 8005556:	4911      	ldr	r1, [pc, #68]	@ (800559c <UARTEx_SetNbDataToProcess+0x94>)
 8005558:	5c8a      	ldrb	r2, [r1, r2]
 800555a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800555e:	7b3a      	ldrb	r2, [r7, #12]
 8005560:	490f      	ldr	r1, [pc, #60]	@ (80055a0 <UARTEx_SetNbDataToProcess+0x98>)
 8005562:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005564:	fb93 f3f2 	sdiv	r3, r3, r2
 8005568:	b29a      	uxth	r2, r3
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005570:	7bfb      	ldrb	r3, [r7, #15]
 8005572:	7b7a      	ldrb	r2, [r7, #13]
 8005574:	4909      	ldr	r1, [pc, #36]	@ (800559c <UARTEx_SetNbDataToProcess+0x94>)
 8005576:	5c8a      	ldrb	r2, [r1, r2]
 8005578:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800557c:	7b7a      	ldrb	r2, [r7, #13]
 800557e:	4908      	ldr	r1, [pc, #32]	@ (80055a0 <UARTEx_SetNbDataToProcess+0x98>)
 8005580:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005582:	fb93 f3f2 	sdiv	r3, r3, r2
 8005586:	b29a      	uxth	r2, r3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800558e:	bf00      	nop
 8005590:	3714      	adds	r7, #20
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop
 800559c:	08006454 	.word	0x08006454
 80055a0:	0800645c 	.word	0x0800645c

080055a4 <std>:
 80055a4:	2300      	movs	r3, #0
 80055a6:	b510      	push	{r4, lr}
 80055a8:	4604      	mov	r4, r0
 80055aa:	e9c0 3300 	strd	r3, r3, [r0]
 80055ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80055b2:	6083      	str	r3, [r0, #8]
 80055b4:	8181      	strh	r1, [r0, #12]
 80055b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80055b8:	81c2      	strh	r2, [r0, #14]
 80055ba:	6183      	str	r3, [r0, #24]
 80055bc:	4619      	mov	r1, r3
 80055be:	2208      	movs	r2, #8
 80055c0:	305c      	adds	r0, #92	@ 0x5c
 80055c2:	f000 f906 	bl	80057d2 <memset>
 80055c6:	4b0d      	ldr	r3, [pc, #52]	@ (80055fc <std+0x58>)
 80055c8:	6263      	str	r3, [r4, #36]	@ 0x24
 80055ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005600 <std+0x5c>)
 80055cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80055ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005604 <std+0x60>)
 80055d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80055d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005608 <std+0x64>)
 80055d4:	6323      	str	r3, [r4, #48]	@ 0x30
 80055d6:	4b0d      	ldr	r3, [pc, #52]	@ (800560c <std+0x68>)
 80055d8:	6224      	str	r4, [r4, #32]
 80055da:	429c      	cmp	r4, r3
 80055dc:	d006      	beq.n	80055ec <std+0x48>
 80055de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80055e2:	4294      	cmp	r4, r2
 80055e4:	d002      	beq.n	80055ec <std+0x48>
 80055e6:	33d0      	adds	r3, #208	@ 0xd0
 80055e8:	429c      	cmp	r4, r3
 80055ea:	d105      	bne.n	80055f8 <std+0x54>
 80055ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80055f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055f4:	f000 b966 	b.w	80058c4 <__retarget_lock_init_recursive>
 80055f8:	bd10      	pop	{r4, pc}
 80055fa:	bf00      	nop
 80055fc:	0800574d 	.word	0x0800574d
 8005600:	0800576f 	.word	0x0800576f
 8005604:	080057a7 	.word	0x080057a7
 8005608:	080057cb 	.word	0x080057cb
 800560c:	200001d8 	.word	0x200001d8

08005610 <stdio_exit_handler>:
 8005610:	4a02      	ldr	r2, [pc, #8]	@ (800561c <stdio_exit_handler+0xc>)
 8005612:	4903      	ldr	r1, [pc, #12]	@ (8005620 <stdio_exit_handler+0x10>)
 8005614:	4803      	ldr	r0, [pc, #12]	@ (8005624 <stdio_exit_handler+0x14>)
 8005616:	f000 b869 	b.w	80056ec <_fwalk_sglue>
 800561a:	bf00      	nop
 800561c:	2000000c 	.word	0x2000000c
 8005620:	08006161 	.word	0x08006161
 8005624:	2000001c 	.word	0x2000001c

08005628 <cleanup_stdio>:
 8005628:	6841      	ldr	r1, [r0, #4]
 800562a:	4b0c      	ldr	r3, [pc, #48]	@ (800565c <cleanup_stdio+0x34>)
 800562c:	4299      	cmp	r1, r3
 800562e:	b510      	push	{r4, lr}
 8005630:	4604      	mov	r4, r0
 8005632:	d001      	beq.n	8005638 <cleanup_stdio+0x10>
 8005634:	f000 fd94 	bl	8006160 <_fflush_r>
 8005638:	68a1      	ldr	r1, [r4, #8]
 800563a:	4b09      	ldr	r3, [pc, #36]	@ (8005660 <cleanup_stdio+0x38>)
 800563c:	4299      	cmp	r1, r3
 800563e:	d002      	beq.n	8005646 <cleanup_stdio+0x1e>
 8005640:	4620      	mov	r0, r4
 8005642:	f000 fd8d 	bl	8006160 <_fflush_r>
 8005646:	68e1      	ldr	r1, [r4, #12]
 8005648:	4b06      	ldr	r3, [pc, #24]	@ (8005664 <cleanup_stdio+0x3c>)
 800564a:	4299      	cmp	r1, r3
 800564c:	d004      	beq.n	8005658 <cleanup_stdio+0x30>
 800564e:	4620      	mov	r0, r4
 8005650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005654:	f000 bd84 	b.w	8006160 <_fflush_r>
 8005658:	bd10      	pop	{r4, pc}
 800565a:	bf00      	nop
 800565c:	200001d8 	.word	0x200001d8
 8005660:	20000240 	.word	0x20000240
 8005664:	200002a8 	.word	0x200002a8

08005668 <global_stdio_init.part.0>:
 8005668:	b510      	push	{r4, lr}
 800566a:	4b0b      	ldr	r3, [pc, #44]	@ (8005698 <global_stdio_init.part.0+0x30>)
 800566c:	4c0b      	ldr	r4, [pc, #44]	@ (800569c <global_stdio_init.part.0+0x34>)
 800566e:	4a0c      	ldr	r2, [pc, #48]	@ (80056a0 <global_stdio_init.part.0+0x38>)
 8005670:	601a      	str	r2, [r3, #0]
 8005672:	4620      	mov	r0, r4
 8005674:	2200      	movs	r2, #0
 8005676:	2104      	movs	r1, #4
 8005678:	f7ff ff94 	bl	80055a4 <std>
 800567c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005680:	2201      	movs	r2, #1
 8005682:	2109      	movs	r1, #9
 8005684:	f7ff ff8e 	bl	80055a4 <std>
 8005688:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800568c:	2202      	movs	r2, #2
 800568e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005692:	2112      	movs	r1, #18
 8005694:	f7ff bf86 	b.w	80055a4 <std>
 8005698:	20000310 	.word	0x20000310
 800569c:	200001d8 	.word	0x200001d8
 80056a0:	08005611 	.word	0x08005611

080056a4 <__sfp_lock_acquire>:
 80056a4:	4801      	ldr	r0, [pc, #4]	@ (80056ac <__sfp_lock_acquire+0x8>)
 80056a6:	f000 b90e 	b.w	80058c6 <__retarget_lock_acquire_recursive>
 80056aa:	bf00      	nop
 80056ac:	20000319 	.word	0x20000319

080056b0 <__sfp_lock_release>:
 80056b0:	4801      	ldr	r0, [pc, #4]	@ (80056b8 <__sfp_lock_release+0x8>)
 80056b2:	f000 b909 	b.w	80058c8 <__retarget_lock_release_recursive>
 80056b6:	bf00      	nop
 80056b8:	20000319 	.word	0x20000319

080056bc <__sinit>:
 80056bc:	b510      	push	{r4, lr}
 80056be:	4604      	mov	r4, r0
 80056c0:	f7ff fff0 	bl	80056a4 <__sfp_lock_acquire>
 80056c4:	6a23      	ldr	r3, [r4, #32]
 80056c6:	b11b      	cbz	r3, 80056d0 <__sinit+0x14>
 80056c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056cc:	f7ff bff0 	b.w	80056b0 <__sfp_lock_release>
 80056d0:	4b04      	ldr	r3, [pc, #16]	@ (80056e4 <__sinit+0x28>)
 80056d2:	6223      	str	r3, [r4, #32]
 80056d4:	4b04      	ldr	r3, [pc, #16]	@ (80056e8 <__sinit+0x2c>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d1f5      	bne.n	80056c8 <__sinit+0xc>
 80056dc:	f7ff ffc4 	bl	8005668 <global_stdio_init.part.0>
 80056e0:	e7f2      	b.n	80056c8 <__sinit+0xc>
 80056e2:	bf00      	nop
 80056e4:	08005629 	.word	0x08005629
 80056e8:	20000310 	.word	0x20000310

080056ec <_fwalk_sglue>:
 80056ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056f0:	4607      	mov	r7, r0
 80056f2:	4688      	mov	r8, r1
 80056f4:	4614      	mov	r4, r2
 80056f6:	2600      	movs	r6, #0
 80056f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80056fc:	f1b9 0901 	subs.w	r9, r9, #1
 8005700:	d505      	bpl.n	800570e <_fwalk_sglue+0x22>
 8005702:	6824      	ldr	r4, [r4, #0]
 8005704:	2c00      	cmp	r4, #0
 8005706:	d1f7      	bne.n	80056f8 <_fwalk_sglue+0xc>
 8005708:	4630      	mov	r0, r6
 800570a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800570e:	89ab      	ldrh	r3, [r5, #12]
 8005710:	2b01      	cmp	r3, #1
 8005712:	d907      	bls.n	8005724 <_fwalk_sglue+0x38>
 8005714:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005718:	3301      	adds	r3, #1
 800571a:	d003      	beq.n	8005724 <_fwalk_sglue+0x38>
 800571c:	4629      	mov	r1, r5
 800571e:	4638      	mov	r0, r7
 8005720:	47c0      	blx	r8
 8005722:	4306      	orrs	r6, r0
 8005724:	3568      	adds	r5, #104	@ 0x68
 8005726:	e7e9      	b.n	80056fc <_fwalk_sglue+0x10>

08005728 <iprintf>:
 8005728:	b40f      	push	{r0, r1, r2, r3}
 800572a:	b507      	push	{r0, r1, r2, lr}
 800572c:	4906      	ldr	r1, [pc, #24]	@ (8005748 <iprintf+0x20>)
 800572e:	ab04      	add	r3, sp, #16
 8005730:	6808      	ldr	r0, [r1, #0]
 8005732:	f853 2b04 	ldr.w	r2, [r3], #4
 8005736:	6881      	ldr	r1, [r0, #8]
 8005738:	9301      	str	r3, [sp, #4]
 800573a:	f000 f9e9 	bl	8005b10 <_vfiprintf_r>
 800573e:	b003      	add	sp, #12
 8005740:	f85d eb04 	ldr.w	lr, [sp], #4
 8005744:	b004      	add	sp, #16
 8005746:	4770      	bx	lr
 8005748:	20000018 	.word	0x20000018

0800574c <__sread>:
 800574c:	b510      	push	{r4, lr}
 800574e:	460c      	mov	r4, r1
 8005750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005754:	f000 f868 	bl	8005828 <_read_r>
 8005758:	2800      	cmp	r0, #0
 800575a:	bfab      	itete	ge
 800575c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800575e:	89a3      	ldrhlt	r3, [r4, #12]
 8005760:	181b      	addge	r3, r3, r0
 8005762:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005766:	bfac      	ite	ge
 8005768:	6563      	strge	r3, [r4, #84]	@ 0x54
 800576a:	81a3      	strhlt	r3, [r4, #12]
 800576c:	bd10      	pop	{r4, pc}

0800576e <__swrite>:
 800576e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005772:	461f      	mov	r7, r3
 8005774:	898b      	ldrh	r3, [r1, #12]
 8005776:	05db      	lsls	r3, r3, #23
 8005778:	4605      	mov	r5, r0
 800577a:	460c      	mov	r4, r1
 800577c:	4616      	mov	r6, r2
 800577e:	d505      	bpl.n	800578c <__swrite+0x1e>
 8005780:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005784:	2302      	movs	r3, #2
 8005786:	2200      	movs	r2, #0
 8005788:	f000 f83c 	bl	8005804 <_lseek_r>
 800578c:	89a3      	ldrh	r3, [r4, #12]
 800578e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005792:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005796:	81a3      	strh	r3, [r4, #12]
 8005798:	4632      	mov	r2, r6
 800579a:	463b      	mov	r3, r7
 800579c:	4628      	mov	r0, r5
 800579e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057a2:	f000 b853 	b.w	800584c <_write_r>

080057a6 <__sseek>:
 80057a6:	b510      	push	{r4, lr}
 80057a8:	460c      	mov	r4, r1
 80057aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057ae:	f000 f829 	bl	8005804 <_lseek_r>
 80057b2:	1c43      	adds	r3, r0, #1
 80057b4:	89a3      	ldrh	r3, [r4, #12]
 80057b6:	bf15      	itete	ne
 80057b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80057ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80057be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80057c2:	81a3      	strheq	r3, [r4, #12]
 80057c4:	bf18      	it	ne
 80057c6:	81a3      	strhne	r3, [r4, #12]
 80057c8:	bd10      	pop	{r4, pc}

080057ca <__sclose>:
 80057ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057ce:	f000 b809 	b.w	80057e4 <_close_r>

080057d2 <memset>:
 80057d2:	4402      	add	r2, r0
 80057d4:	4603      	mov	r3, r0
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d100      	bne.n	80057dc <memset+0xa>
 80057da:	4770      	bx	lr
 80057dc:	f803 1b01 	strb.w	r1, [r3], #1
 80057e0:	e7f9      	b.n	80057d6 <memset+0x4>
	...

080057e4 <_close_r>:
 80057e4:	b538      	push	{r3, r4, r5, lr}
 80057e6:	4d06      	ldr	r5, [pc, #24]	@ (8005800 <_close_r+0x1c>)
 80057e8:	2300      	movs	r3, #0
 80057ea:	4604      	mov	r4, r0
 80057ec:	4608      	mov	r0, r1
 80057ee:	602b      	str	r3, [r5, #0]
 80057f0:	f7fb f990 	bl	8000b14 <_close>
 80057f4:	1c43      	adds	r3, r0, #1
 80057f6:	d102      	bne.n	80057fe <_close_r+0x1a>
 80057f8:	682b      	ldr	r3, [r5, #0]
 80057fa:	b103      	cbz	r3, 80057fe <_close_r+0x1a>
 80057fc:	6023      	str	r3, [r4, #0]
 80057fe:	bd38      	pop	{r3, r4, r5, pc}
 8005800:	20000314 	.word	0x20000314

08005804 <_lseek_r>:
 8005804:	b538      	push	{r3, r4, r5, lr}
 8005806:	4d07      	ldr	r5, [pc, #28]	@ (8005824 <_lseek_r+0x20>)
 8005808:	4604      	mov	r4, r0
 800580a:	4608      	mov	r0, r1
 800580c:	4611      	mov	r1, r2
 800580e:	2200      	movs	r2, #0
 8005810:	602a      	str	r2, [r5, #0]
 8005812:	461a      	mov	r2, r3
 8005814:	f7fb f9a5 	bl	8000b62 <_lseek>
 8005818:	1c43      	adds	r3, r0, #1
 800581a:	d102      	bne.n	8005822 <_lseek_r+0x1e>
 800581c:	682b      	ldr	r3, [r5, #0]
 800581e:	b103      	cbz	r3, 8005822 <_lseek_r+0x1e>
 8005820:	6023      	str	r3, [r4, #0]
 8005822:	bd38      	pop	{r3, r4, r5, pc}
 8005824:	20000314 	.word	0x20000314

08005828 <_read_r>:
 8005828:	b538      	push	{r3, r4, r5, lr}
 800582a:	4d07      	ldr	r5, [pc, #28]	@ (8005848 <_read_r+0x20>)
 800582c:	4604      	mov	r4, r0
 800582e:	4608      	mov	r0, r1
 8005830:	4611      	mov	r1, r2
 8005832:	2200      	movs	r2, #0
 8005834:	602a      	str	r2, [r5, #0]
 8005836:	461a      	mov	r2, r3
 8005838:	f7fb f933 	bl	8000aa2 <_read>
 800583c:	1c43      	adds	r3, r0, #1
 800583e:	d102      	bne.n	8005846 <_read_r+0x1e>
 8005840:	682b      	ldr	r3, [r5, #0]
 8005842:	b103      	cbz	r3, 8005846 <_read_r+0x1e>
 8005844:	6023      	str	r3, [r4, #0]
 8005846:	bd38      	pop	{r3, r4, r5, pc}
 8005848:	20000314 	.word	0x20000314

0800584c <_write_r>:
 800584c:	b538      	push	{r3, r4, r5, lr}
 800584e:	4d07      	ldr	r5, [pc, #28]	@ (800586c <_write_r+0x20>)
 8005850:	4604      	mov	r4, r0
 8005852:	4608      	mov	r0, r1
 8005854:	4611      	mov	r1, r2
 8005856:	2200      	movs	r2, #0
 8005858:	602a      	str	r2, [r5, #0]
 800585a:	461a      	mov	r2, r3
 800585c:	f7fb f93e 	bl	8000adc <_write>
 8005860:	1c43      	adds	r3, r0, #1
 8005862:	d102      	bne.n	800586a <_write_r+0x1e>
 8005864:	682b      	ldr	r3, [r5, #0]
 8005866:	b103      	cbz	r3, 800586a <_write_r+0x1e>
 8005868:	6023      	str	r3, [r4, #0]
 800586a:	bd38      	pop	{r3, r4, r5, pc}
 800586c:	20000314 	.word	0x20000314

08005870 <__errno>:
 8005870:	4b01      	ldr	r3, [pc, #4]	@ (8005878 <__errno+0x8>)
 8005872:	6818      	ldr	r0, [r3, #0]
 8005874:	4770      	bx	lr
 8005876:	bf00      	nop
 8005878:	20000018 	.word	0x20000018

0800587c <__libc_init_array>:
 800587c:	b570      	push	{r4, r5, r6, lr}
 800587e:	4d0d      	ldr	r5, [pc, #52]	@ (80058b4 <__libc_init_array+0x38>)
 8005880:	4c0d      	ldr	r4, [pc, #52]	@ (80058b8 <__libc_init_array+0x3c>)
 8005882:	1b64      	subs	r4, r4, r5
 8005884:	10a4      	asrs	r4, r4, #2
 8005886:	2600      	movs	r6, #0
 8005888:	42a6      	cmp	r6, r4
 800588a:	d109      	bne.n	80058a0 <__libc_init_array+0x24>
 800588c:	4d0b      	ldr	r5, [pc, #44]	@ (80058bc <__libc_init_array+0x40>)
 800588e:	4c0c      	ldr	r4, [pc, #48]	@ (80058c0 <__libc_init_array+0x44>)
 8005890:	f000 fdb6 	bl	8006400 <_init>
 8005894:	1b64      	subs	r4, r4, r5
 8005896:	10a4      	asrs	r4, r4, #2
 8005898:	2600      	movs	r6, #0
 800589a:	42a6      	cmp	r6, r4
 800589c:	d105      	bne.n	80058aa <__libc_init_array+0x2e>
 800589e:	bd70      	pop	{r4, r5, r6, pc}
 80058a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80058a4:	4798      	blx	r3
 80058a6:	3601      	adds	r6, #1
 80058a8:	e7ee      	b.n	8005888 <__libc_init_array+0xc>
 80058aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80058ae:	4798      	blx	r3
 80058b0:	3601      	adds	r6, #1
 80058b2:	e7f2      	b.n	800589a <__libc_init_array+0x1e>
 80058b4:	080064a0 	.word	0x080064a0
 80058b8:	080064a0 	.word	0x080064a0
 80058bc:	080064a0 	.word	0x080064a0
 80058c0:	080064a4 	.word	0x080064a4

080058c4 <__retarget_lock_init_recursive>:
 80058c4:	4770      	bx	lr

080058c6 <__retarget_lock_acquire_recursive>:
 80058c6:	4770      	bx	lr

080058c8 <__retarget_lock_release_recursive>:
 80058c8:	4770      	bx	lr
	...

080058cc <_free_r>:
 80058cc:	b538      	push	{r3, r4, r5, lr}
 80058ce:	4605      	mov	r5, r0
 80058d0:	2900      	cmp	r1, #0
 80058d2:	d041      	beq.n	8005958 <_free_r+0x8c>
 80058d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058d8:	1f0c      	subs	r4, r1, #4
 80058da:	2b00      	cmp	r3, #0
 80058dc:	bfb8      	it	lt
 80058de:	18e4      	addlt	r4, r4, r3
 80058e0:	f000 f8e0 	bl	8005aa4 <__malloc_lock>
 80058e4:	4a1d      	ldr	r2, [pc, #116]	@ (800595c <_free_r+0x90>)
 80058e6:	6813      	ldr	r3, [r2, #0]
 80058e8:	b933      	cbnz	r3, 80058f8 <_free_r+0x2c>
 80058ea:	6063      	str	r3, [r4, #4]
 80058ec:	6014      	str	r4, [r2, #0]
 80058ee:	4628      	mov	r0, r5
 80058f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80058f4:	f000 b8dc 	b.w	8005ab0 <__malloc_unlock>
 80058f8:	42a3      	cmp	r3, r4
 80058fa:	d908      	bls.n	800590e <_free_r+0x42>
 80058fc:	6820      	ldr	r0, [r4, #0]
 80058fe:	1821      	adds	r1, r4, r0
 8005900:	428b      	cmp	r3, r1
 8005902:	bf01      	itttt	eq
 8005904:	6819      	ldreq	r1, [r3, #0]
 8005906:	685b      	ldreq	r3, [r3, #4]
 8005908:	1809      	addeq	r1, r1, r0
 800590a:	6021      	streq	r1, [r4, #0]
 800590c:	e7ed      	b.n	80058ea <_free_r+0x1e>
 800590e:	461a      	mov	r2, r3
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	b10b      	cbz	r3, 8005918 <_free_r+0x4c>
 8005914:	42a3      	cmp	r3, r4
 8005916:	d9fa      	bls.n	800590e <_free_r+0x42>
 8005918:	6811      	ldr	r1, [r2, #0]
 800591a:	1850      	adds	r0, r2, r1
 800591c:	42a0      	cmp	r0, r4
 800591e:	d10b      	bne.n	8005938 <_free_r+0x6c>
 8005920:	6820      	ldr	r0, [r4, #0]
 8005922:	4401      	add	r1, r0
 8005924:	1850      	adds	r0, r2, r1
 8005926:	4283      	cmp	r3, r0
 8005928:	6011      	str	r1, [r2, #0]
 800592a:	d1e0      	bne.n	80058ee <_free_r+0x22>
 800592c:	6818      	ldr	r0, [r3, #0]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	6053      	str	r3, [r2, #4]
 8005932:	4408      	add	r0, r1
 8005934:	6010      	str	r0, [r2, #0]
 8005936:	e7da      	b.n	80058ee <_free_r+0x22>
 8005938:	d902      	bls.n	8005940 <_free_r+0x74>
 800593a:	230c      	movs	r3, #12
 800593c:	602b      	str	r3, [r5, #0]
 800593e:	e7d6      	b.n	80058ee <_free_r+0x22>
 8005940:	6820      	ldr	r0, [r4, #0]
 8005942:	1821      	adds	r1, r4, r0
 8005944:	428b      	cmp	r3, r1
 8005946:	bf04      	itt	eq
 8005948:	6819      	ldreq	r1, [r3, #0]
 800594a:	685b      	ldreq	r3, [r3, #4]
 800594c:	6063      	str	r3, [r4, #4]
 800594e:	bf04      	itt	eq
 8005950:	1809      	addeq	r1, r1, r0
 8005952:	6021      	streq	r1, [r4, #0]
 8005954:	6054      	str	r4, [r2, #4]
 8005956:	e7ca      	b.n	80058ee <_free_r+0x22>
 8005958:	bd38      	pop	{r3, r4, r5, pc}
 800595a:	bf00      	nop
 800595c:	20000320 	.word	0x20000320

08005960 <sbrk_aligned>:
 8005960:	b570      	push	{r4, r5, r6, lr}
 8005962:	4e0f      	ldr	r6, [pc, #60]	@ (80059a0 <sbrk_aligned+0x40>)
 8005964:	460c      	mov	r4, r1
 8005966:	6831      	ldr	r1, [r6, #0]
 8005968:	4605      	mov	r5, r0
 800596a:	b911      	cbnz	r1, 8005972 <sbrk_aligned+0x12>
 800596c:	f000 fcb4 	bl	80062d8 <_sbrk_r>
 8005970:	6030      	str	r0, [r6, #0]
 8005972:	4621      	mov	r1, r4
 8005974:	4628      	mov	r0, r5
 8005976:	f000 fcaf 	bl	80062d8 <_sbrk_r>
 800597a:	1c43      	adds	r3, r0, #1
 800597c:	d103      	bne.n	8005986 <sbrk_aligned+0x26>
 800597e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005982:	4620      	mov	r0, r4
 8005984:	bd70      	pop	{r4, r5, r6, pc}
 8005986:	1cc4      	adds	r4, r0, #3
 8005988:	f024 0403 	bic.w	r4, r4, #3
 800598c:	42a0      	cmp	r0, r4
 800598e:	d0f8      	beq.n	8005982 <sbrk_aligned+0x22>
 8005990:	1a21      	subs	r1, r4, r0
 8005992:	4628      	mov	r0, r5
 8005994:	f000 fca0 	bl	80062d8 <_sbrk_r>
 8005998:	3001      	adds	r0, #1
 800599a:	d1f2      	bne.n	8005982 <sbrk_aligned+0x22>
 800599c:	e7ef      	b.n	800597e <sbrk_aligned+0x1e>
 800599e:	bf00      	nop
 80059a0:	2000031c 	.word	0x2000031c

080059a4 <_malloc_r>:
 80059a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059a8:	1ccd      	adds	r5, r1, #3
 80059aa:	f025 0503 	bic.w	r5, r5, #3
 80059ae:	3508      	adds	r5, #8
 80059b0:	2d0c      	cmp	r5, #12
 80059b2:	bf38      	it	cc
 80059b4:	250c      	movcc	r5, #12
 80059b6:	2d00      	cmp	r5, #0
 80059b8:	4606      	mov	r6, r0
 80059ba:	db01      	blt.n	80059c0 <_malloc_r+0x1c>
 80059bc:	42a9      	cmp	r1, r5
 80059be:	d904      	bls.n	80059ca <_malloc_r+0x26>
 80059c0:	230c      	movs	r3, #12
 80059c2:	6033      	str	r3, [r6, #0]
 80059c4:	2000      	movs	r0, #0
 80059c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005aa0 <_malloc_r+0xfc>
 80059ce:	f000 f869 	bl	8005aa4 <__malloc_lock>
 80059d2:	f8d8 3000 	ldr.w	r3, [r8]
 80059d6:	461c      	mov	r4, r3
 80059d8:	bb44      	cbnz	r4, 8005a2c <_malloc_r+0x88>
 80059da:	4629      	mov	r1, r5
 80059dc:	4630      	mov	r0, r6
 80059de:	f7ff ffbf 	bl	8005960 <sbrk_aligned>
 80059e2:	1c43      	adds	r3, r0, #1
 80059e4:	4604      	mov	r4, r0
 80059e6:	d158      	bne.n	8005a9a <_malloc_r+0xf6>
 80059e8:	f8d8 4000 	ldr.w	r4, [r8]
 80059ec:	4627      	mov	r7, r4
 80059ee:	2f00      	cmp	r7, #0
 80059f0:	d143      	bne.n	8005a7a <_malloc_r+0xd6>
 80059f2:	2c00      	cmp	r4, #0
 80059f4:	d04b      	beq.n	8005a8e <_malloc_r+0xea>
 80059f6:	6823      	ldr	r3, [r4, #0]
 80059f8:	4639      	mov	r1, r7
 80059fa:	4630      	mov	r0, r6
 80059fc:	eb04 0903 	add.w	r9, r4, r3
 8005a00:	f000 fc6a 	bl	80062d8 <_sbrk_r>
 8005a04:	4581      	cmp	r9, r0
 8005a06:	d142      	bne.n	8005a8e <_malloc_r+0xea>
 8005a08:	6821      	ldr	r1, [r4, #0]
 8005a0a:	1a6d      	subs	r5, r5, r1
 8005a0c:	4629      	mov	r1, r5
 8005a0e:	4630      	mov	r0, r6
 8005a10:	f7ff ffa6 	bl	8005960 <sbrk_aligned>
 8005a14:	3001      	adds	r0, #1
 8005a16:	d03a      	beq.n	8005a8e <_malloc_r+0xea>
 8005a18:	6823      	ldr	r3, [r4, #0]
 8005a1a:	442b      	add	r3, r5
 8005a1c:	6023      	str	r3, [r4, #0]
 8005a1e:	f8d8 3000 	ldr.w	r3, [r8]
 8005a22:	685a      	ldr	r2, [r3, #4]
 8005a24:	bb62      	cbnz	r2, 8005a80 <_malloc_r+0xdc>
 8005a26:	f8c8 7000 	str.w	r7, [r8]
 8005a2a:	e00f      	b.n	8005a4c <_malloc_r+0xa8>
 8005a2c:	6822      	ldr	r2, [r4, #0]
 8005a2e:	1b52      	subs	r2, r2, r5
 8005a30:	d420      	bmi.n	8005a74 <_malloc_r+0xd0>
 8005a32:	2a0b      	cmp	r2, #11
 8005a34:	d917      	bls.n	8005a66 <_malloc_r+0xc2>
 8005a36:	1961      	adds	r1, r4, r5
 8005a38:	42a3      	cmp	r3, r4
 8005a3a:	6025      	str	r5, [r4, #0]
 8005a3c:	bf18      	it	ne
 8005a3e:	6059      	strne	r1, [r3, #4]
 8005a40:	6863      	ldr	r3, [r4, #4]
 8005a42:	bf08      	it	eq
 8005a44:	f8c8 1000 	streq.w	r1, [r8]
 8005a48:	5162      	str	r2, [r4, r5]
 8005a4a:	604b      	str	r3, [r1, #4]
 8005a4c:	4630      	mov	r0, r6
 8005a4e:	f000 f82f 	bl	8005ab0 <__malloc_unlock>
 8005a52:	f104 000b 	add.w	r0, r4, #11
 8005a56:	1d23      	adds	r3, r4, #4
 8005a58:	f020 0007 	bic.w	r0, r0, #7
 8005a5c:	1ac2      	subs	r2, r0, r3
 8005a5e:	bf1c      	itt	ne
 8005a60:	1a1b      	subne	r3, r3, r0
 8005a62:	50a3      	strne	r3, [r4, r2]
 8005a64:	e7af      	b.n	80059c6 <_malloc_r+0x22>
 8005a66:	6862      	ldr	r2, [r4, #4]
 8005a68:	42a3      	cmp	r3, r4
 8005a6a:	bf0c      	ite	eq
 8005a6c:	f8c8 2000 	streq.w	r2, [r8]
 8005a70:	605a      	strne	r2, [r3, #4]
 8005a72:	e7eb      	b.n	8005a4c <_malloc_r+0xa8>
 8005a74:	4623      	mov	r3, r4
 8005a76:	6864      	ldr	r4, [r4, #4]
 8005a78:	e7ae      	b.n	80059d8 <_malloc_r+0x34>
 8005a7a:	463c      	mov	r4, r7
 8005a7c:	687f      	ldr	r7, [r7, #4]
 8005a7e:	e7b6      	b.n	80059ee <_malloc_r+0x4a>
 8005a80:	461a      	mov	r2, r3
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	42a3      	cmp	r3, r4
 8005a86:	d1fb      	bne.n	8005a80 <_malloc_r+0xdc>
 8005a88:	2300      	movs	r3, #0
 8005a8a:	6053      	str	r3, [r2, #4]
 8005a8c:	e7de      	b.n	8005a4c <_malloc_r+0xa8>
 8005a8e:	230c      	movs	r3, #12
 8005a90:	6033      	str	r3, [r6, #0]
 8005a92:	4630      	mov	r0, r6
 8005a94:	f000 f80c 	bl	8005ab0 <__malloc_unlock>
 8005a98:	e794      	b.n	80059c4 <_malloc_r+0x20>
 8005a9a:	6005      	str	r5, [r0, #0]
 8005a9c:	e7d6      	b.n	8005a4c <_malloc_r+0xa8>
 8005a9e:	bf00      	nop
 8005aa0:	20000320 	.word	0x20000320

08005aa4 <__malloc_lock>:
 8005aa4:	4801      	ldr	r0, [pc, #4]	@ (8005aac <__malloc_lock+0x8>)
 8005aa6:	f7ff bf0e 	b.w	80058c6 <__retarget_lock_acquire_recursive>
 8005aaa:	bf00      	nop
 8005aac:	20000318 	.word	0x20000318

08005ab0 <__malloc_unlock>:
 8005ab0:	4801      	ldr	r0, [pc, #4]	@ (8005ab8 <__malloc_unlock+0x8>)
 8005ab2:	f7ff bf09 	b.w	80058c8 <__retarget_lock_release_recursive>
 8005ab6:	bf00      	nop
 8005ab8:	20000318 	.word	0x20000318

08005abc <__sfputc_r>:
 8005abc:	6893      	ldr	r3, [r2, #8]
 8005abe:	3b01      	subs	r3, #1
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	b410      	push	{r4}
 8005ac4:	6093      	str	r3, [r2, #8]
 8005ac6:	da08      	bge.n	8005ada <__sfputc_r+0x1e>
 8005ac8:	6994      	ldr	r4, [r2, #24]
 8005aca:	42a3      	cmp	r3, r4
 8005acc:	db01      	blt.n	8005ad2 <__sfputc_r+0x16>
 8005ace:	290a      	cmp	r1, #10
 8005ad0:	d103      	bne.n	8005ada <__sfputc_r+0x1e>
 8005ad2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ad6:	f000 bb6b 	b.w	80061b0 <__swbuf_r>
 8005ada:	6813      	ldr	r3, [r2, #0]
 8005adc:	1c58      	adds	r0, r3, #1
 8005ade:	6010      	str	r0, [r2, #0]
 8005ae0:	7019      	strb	r1, [r3, #0]
 8005ae2:	4608      	mov	r0, r1
 8005ae4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ae8:	4770      	bx	lr

08005aea <__sfputs_r>:
 8005aea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aec:	4606      	mov	r6, r0
 8005aee:	460f      	mov	r7, r1
 8005af0:	4614      	mov	r4, r2
 8005af2:	18d5      	adds	r5, r2, r3
 8005af4:	42ac      	cmp	r4, r5
 8005af6:	d101      	bne.n	8005afc <__sfputs_r+0x12>
 8005af8:	2000      	movs	r0, #0
 8005afa:	e007      	b.n	8005b0c <__sfputs_r+0x22>
 8005afc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b00:	463a      	mov	r2, r7
 8005b02:	4630      	mov	r0, r6
 8005b04:	f7ff ffda 	bl	8005abc <__sfputc_r>
 8005b08:	1c43      	adds	r3, r0, #1
 8005b0a:	d1f3      	bne.n	8005af4 <__sfputs_r+0xa>
 8005b0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005b10 <_vfiprintf_r>:
 8005b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b14:	460d      	mov	r5, r1
 8005b16:	b09d      	sub	sp, #116	@ 0x74
 8005b18:	4614      	mov	r4, r2
 8005b1a:	4698      	mov	r8, r3
 8005b1c:	4606      	mov	r6, r0
 8005b1e:	b118      	cbz	r0, 8005b28 <_vfiprintf_r+0x18>
 8005b20:	6a03      	ldr	r3, [r0, #32]
 8005b22:	b90b      	cbnz	r3, 8005b28 <_vfiprintf_r+0x18>
 8005b24:	f7ff fdca 	bl	80056bc <__sinit>
 8005b28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b2a:	07d9      	lsls	r1, r3, #31
 8005b2c:	d405      	bmi.n	8005b3a <_vfiprintf_r+0x2a>
 8005b2e:	89ab      	ldrh	r3, [r5, #12]
 8005b30:	059a      	lsls	r2, r3, #22
 8005b32:	d402      	bmi.n	8005b3a <_vfiprintf_r+0x2a>
 8005b34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b36:	f7ff fec6 	bl	80058c6 <__retarget_lock_acquire_recursive>
 8005b3a:	89ab      	ldrh	r3, [r5, #12]
 8005b3c:	071b      	lsls	r3, r3, #28
 8005b3e:	d501      	bpl.n	8005b44 <_vfiprintf_r+0x34>
 8005b40:	692b      	ldr	r3, [r5, #16]
 8005b42:	b99b      	cbnz	r3, 8005b6c <_vfiprintf_r+0x5c>
 8005b44:	4629      	mov	r1, r5
 8005b46:	4630      	mov	r0, r6
 8005b48:	f000 fb70 	bl	800622c <__swsetup_r>
 8005b4c:	b170      	cbz	r0, 8005b6c <_vfiprintf_r+0x5c>
 8005b4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b50:	07dc      	lsls	r4, r3, #31
 8005b52:	d504      	bpl.n	8005b5e <_vfiprintf_r+0x4e>
 8005b54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005b58:	b01d      	add	sp, #116	@ 0x74
 8005b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b5e:	89ab      	ldrh	r3, [r5, #12]
 8005b60:	0598      	lsls	r0, r3, #22
 8005b62:	d4f7      	bmi.n	8005b54 <_vfiprintf_r+0x44>
 8005b64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b66:	f7ff feaf 	bl	80058c8 <__retarget_lock_release_recursive>
 8005b6a:	e7f3      	b.n	8005b54 <_vfiprintf_r+0x44>
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b70:	2320      	movs	r3, #32
 8005b72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005b76:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b7a:	2330      	movs	r3, #48	@ 0x30
 8005b7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005d2c <_vfiprintf_r+0x21c>
 8005b80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005b84:	f04f 0901 	mov.w	r9, #1
 8005b88:	4623      	mov	r3, r4
 8005b8a:	469a      	mov	sl, r3
 8005b8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b90:	b10a      	cbz	r2, 8005b96 <_vfiprintf_r+0x86>
 8005b92:	2a25      	cmp	r2, #37	@ 0x25
 8005b94:	d1f9      	bne.n	8005b8a <_vfiprintf_r+0x7a>
 8005b96:	ebba 0b04 	subs.w	fp, sl, r4
 8005b9a:	d00b      	beq.n	8005bb4 <_vfiprintf_r+0xa4>
 8005b9c:	465b      	mov	r3, fp
 8005b9e:	4622      	mov	r2, r4
 8005ba0:	4629      	mov	r1, r5
 8005ba2:	4630      	mov	r0, r6
 8005ba4:	f7ff ffa1 	bl	8005aea <__sfputs_r>
 8005ba8:	3001      	adds	r0, #1
 8005baa:	f000 80a7 	beq.w	8005cfc <_vfiprintf_r+0x1ec>
 8005bae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005bb0:	445a      	add	r2, fp
 8005bb2:	9209      	str	r2, [sp, #36]	@ 0x24
 8005bb4:	f89a 3000 	ldrb.w	r3, [sl]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	f000 809f 	beq.w	8005cfc <_vfiprintf_r+0x1ec>
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005bc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005bc8:	f10a 0a01 	add.w	sl, sl, #1
 8005bcc:	9304      	str	r3, [sp, #16]
 8005bce:	9307      	str	r3, [sp, #28]
 8005bd0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005bd4:	931a      	str	r3, [sp, #104]	@ 0x68
 8005bd6:	4654      	mov	r4, sl
 8005bd8:	2205      	movs	r2, #5
 8005bda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bde:	4853      	ldr	r0, [pc, #332]	@ (8005d2c <_vfiprintf_r+0x21c>)
 8005be0:	f7fa fb1e 	bl	8000220 <memchr>
 8005be4:	9a04      	ldr	r2, [sp, #16]
 8005be6:	b9d8      	cbnz	r0, 8005c20 <_vfiprintf_r+0x110>
 8005be8:	06d1      	lsls	r1, r2, #27
 8005bea:	bf44      	itt	mi
 8005bec:	2320      	movmi	r3, #32
 8005bee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005bf2:	0713      	lsls	r3, r2, #28
 8005bf4:	bf44      	itt	mi
 8005bf6:	232b      	movmi	r3, #43	@ 0x2b
 8005bf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005bfc:	f89a 3000 	ldrb.w	r3, [sl]
 8005c00:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c02:	d015      	beq.n	8005c30 <_vfiprintf_r+0x120>
 8005c04:	9a07      	ldr	r2, [sp, #28]
 8005c06:	4654      	mov	r4, sl
 8005c08:	2000      	movs	r0, #0
 8005c0a:	f04f 0c0a 	mov.w	ip, #10
 8005c0e:	4621      	mov	r1, r4
 8005c10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c14:	3b30      	subs	r3, #48	@ 0x30
 8005c16:	2b09      	cmp	r3, #9
 8005c18:	d94b      	bls.n	8005cb2 <_vfiprintf_r+0x1a2>
 8005c1a:	b1b0      	cbz	r0, 8005c4a <_vfiprintf_r+0x13a>
 8005c1c:	9207      	str	r2, [sp, #28]
 8005c1e:	e014      	b.n	8005c4a <_vfiprintf_r+0x13a>
 8005c20:	eba0 0308 	sub.w	r3, r0, r8
 8005c24:	fa09 f303 	lsl.w	r3, r9, r3
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	9304      	str	r3, [sp, #16]
 8005c2c:	46a2      	mov	sl, r4
 8005c2e:	e7d2      	b.n	8005bd6 <_vfiprintf_r+0xc6>
 8005c30:	9b03      	ldr	r3, [sp, #12]
 8005c32:	1d19      	adds	r1, r3, #4
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	9103      	str	r1, [sp, #12]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	bfbb      	ittet	lt
 8005c3c:	425b      	neglt	r3, r3
 8005c3e:	f042 0202 	orrlt.w	r2, r2, #2
 8005c42:	9307      	strge	r3, [sp, #28]
 8005c44:	9307      	strlt	r3, [sp, #28]
 8005c46:	bfb8      	it	lt
 8005c48:	9204      	strlt	r2, [sp, #16]
 8005c4a:	7823      	ldrb	r3, [r4, #0]
 8005c4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c4e:	d10a      	bne.n	8005c66 <_vfiprintf_r+0x156>
 8005c50:	7863      	ldrb	r3, [r4, #1]
 8005c52:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c54:	d132      	bne.n	8005cbc <_vfiprintf_r+0x1ac>
 8005c56:	9b03      	ldr	r3, [sp, #12]
 8005c58:	1d1a      	adds	r2, r3, #4
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	9203      	str	r2, [sp, #12]
 8005c5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c62:	3402      	adds	r4, #2
 8005c64:	9305      	str	r3, [sp, #20]
 8005c66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005d3c <_vfiprintf_r+0x22c>
 8005c6a:	7821      	ldrb	r1, [r4, #0]
 8005c6c:	2203      	movs	r2, #3
 8005c6e:	4650      	mov	r0, sl
 8005c70:	f7fa fad6 	bl	8000220 <memchr>
 8005c74:	b138      	cbz	r0, 8005c86 <_vfiprintf_r+0x176>
 8005c76:	9b04      	ldr	r3, [sp, #16]
 8005c78:	eba0 000a 	sub.w	r0, r0, sl
 8005c7c:	2240      	movs	r2, #64	@ 0x40
 8005c7e:	4082      	lsls	r2, r0
 8005c80:	4313      	orrs	r3, r2
 8005c82:	3401      	adds	r4, #1
 8005c84:	9304      	str	r3, [sp, #16]
 8005c86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c8a:	4829      	ldr	r0, [pc, #164]	@ (8005d30 <_vfiprintf_r+0x220>)
 8005c8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005c90:	2206      	movs	r2, #6
 8005c92:	f7fa fac5 	bl	8000220 <memchr>
 8005c96:	2800      	cmp	r0, #0
 8005c98:	d03f      	beq.n	8005d1a <_vfiprintf_r+0x20a>
 8005c9a:	4b26      	ldr	r3, [pc, #152]	@ (8005d34 <_vfiprintf_r+0x224>)
 8005c9c:	bb1b      	cbnz	r3, 8005ce6 <_vfiprintf_r+0x1d6>
 8005c9e:	9b03      	ldr	r3, [sp, #12]
 8005ca0:	3307      	adds	r3, #7
 8005ca2:	f023 0307 	bic.w	r3, r3, #7
 8005ca6:	3308      	adds	r3, #8
 8005ca8:	9303      	str	r3, [sp, #12]
 8005caa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cac:	443b      	add	r3, r7
 8005cae:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cb0:	e76a      	b.n	8005b88 <_vfiprintf_r+0x78>
 8005cb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cb6:	460c      	mov	r4, r1
 8005cb8:	2001      	movs	r0, #1
 8005cba:	e7a8      	b.n	8005c0e <_vfiprintf_r+0xfe>
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	3401      	adds	r4, #1
 8005cc0:	9305      	str	r3, [sp, #20]
 8005cc2:	4619      	mov	r1, r3
 8005cc4:	f04f 0c0a 	mov.w	ip, #10
 8005cc8:	4620      	mov	r0, r4
 8005cca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005cce:	3a30      	subs	r2, #48	@ 0x30
 8005cd0:	2a09      	cmp	r2, #9
 8005cd2:	d903      	bls.n	8005cdc <_vfiprintf_r+0x1cc>
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d0c6      	beq.n	8005c66 <_vfiprintf_r+0x156>
 8005cd8:	9105      	str	r1, [sp, #20]
 8005cda:	e7c4      	b.n	8005c66 <_vfiprintf_r+0x156>
 8005cdc:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ce0:	4604      	mov	r4, r0
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e7f0      	b.n	8005cc8 <_vfiprintf_r+0x1b8>
 8005ce6:	ab03      	add	r3, sp, #12
 8005ce8:	9300      	str	r3, [sp, #0]
 8005cea:	462a      	mov	r2, r5
 8005cec:	4b12      	ldr	r3, [pc, #72]	@ (8005d38 <_vfiprintf_r+0x228>)
 8005cee:	a904      	add	r1, sp, #16
 8005cf0:	4630      	mov	r0, r6
 8005cf2:	f3af 8000 	nop.w
 8005cf6:	4607      	mov	r7, r0
 8005cf8:	1c78      	adds	r0, r7, #1
 8005cfa:	d1d6      	bne.n	8005caa <_vfiprintf_r+0x19a>
 8005cfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005cfe:	07d9      	lsls	r1, r3, #31
 8005d00:	d405      	bmi.n	8005d0e <_vfiprintf_r+0x1fe>
 8005d02:	89ab      	ldrh	r3, [r5, #12]
 8005d04:	059a      	lsls	r2, r3, #22
 8005d06:	d402      	bmi.n	8005d0e <_vfiprintf_r+0x1fe>
 8005d08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d0a:	f7ff fddd 	bl	80058c8 <__retarget_lock_release_recursive>
 8005d0e:	89ab      	ldrh	r3, [r5, #12]
 8005d10:	065b      	lsls	r3, r3, #25
 8005d12:	f53f af1f 	bmi.w	8005b54 <_vfiprintf_r+0x44>
 8005d16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d18:	e71e      	b.n	8005b58 <_vfiprintf_r+0x48>
 8005d1a:	ab03      	add	r3, sp, #12
 8005d1c:	9300      	str	r3, [sp, #0]
 8005d1e:	462a      	mov	r2, r5
 8005d20:	4b05      	ldr	r3, [pc, #20]	@ (8005d38 <_vfiprintf_r+0x228>)
 8005d22:	a904      	add	r1, sp, #16
 8005d24:	4630      	mov	r0, r6
 8005d26:	f000 f879 	bl	8005e1c <_printf_i>
 8005d2a:	e7e4      	b.n	8005cf6 <_vfiprintf_r+0x1e6>
 8005d2c:	08006464 	.word	0x08006464
 8005d30:	0800646e 	.word	0x0800646e
 8005d34:	00000000 	.word	0x00000000
 8005d38:	08005aeb 	.word	0x08005aeb
 8005d3c:	0800646a 	.word	0x0800646a

08005d40 <_printf_common>:
 8005d40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d44:	4616      	mov	r6, r2
 8005d46:	4698      	mov	r8, r3
 8005d48:	688a      	ldr	r2, [r1, #8]
 8005d4a:	690b      	ldr	r3, [r1, #16]
 8005d4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d50:	4293      	cmp	r3, r2
 8005d52:	bfb8      	it	lt
 8005d54:	4613      	movlt	r3, r2
 8005d56:	6033      	str	r3, [r6, #0]
 8005d58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005d5c:	4607      	mov	r7, r0
 8005d5e:	460c      	mov	r4, r1
 8005d60:	b10a      	cbz	r2, 8005d66 <_printf_common+0x26>
 8005d62:	3301      	adds	r3, #1
 8005d64:	6033      	str	r3, [r6, #0]
 8005d66:	6823      	ldr	r3, [r4, #0]
 8005d68:	0699      	lsls	r1, r3, #26
 8005d6a:	bf42      	ittt	mi
 8005d6c:	6833      	ldrmi	r3, [r6, #0]
 8005d6e:	3302      	addmi	r3, #2
 8005d70:	6033      	strmi	r3, [r6, #0]
 8005d72:	6825      	ldr	r5, [r4, #0]
 8005d74:	f015 0506 	ands.w	r5, r5, #6
 8005d78:	d106      	bne.n	8005d88 <_printf_common+0x48>
 8005d7a:	f104 0a19 	add.w	sl, r4, #25
 8005d7e:	68e3      	ldr	r3, [r4, #12]
 8005d80:	6832      	ldr	r2, [r6, #0]
 8005d82:	1a9b      	subs	r3, r3, r2
 8005d84:	42ab      	cmp	r3, r5
 8005d86:	dc26      	bgt.n	8005dd6 <_printf_common+0x96>
 8005d88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005d8c:	6822      	ldr	r2, [r4, #0]
 8005d8e:	3b00      	subs	r3, #0
 8005d90:	bf18      	it	ne
 8005d92:	2301      	movne	r3, #1
 8005d94:	0692      	lsls	r2, r2, #26
 8005d96:	d42b      	bmi.n	8005df0 <_printf_common+0xb0>
 8005d98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005d9c:	4641      	mov	r1, r8
 8005d9e:	4638      	mov	r0, r7
 8005da0:	47c8      	blx	r9
 8005da2:	3001      	adds	r0, #1
 8005da4:	d01e      	beq.n	8005de4 <_printf_common+0xa4>
 8005da6:	6823      	ldr	r3, [r4, #0]
 8005da8:	6922      	ldr	r2, [r4, #16]
 8005daa:	f003 0306 	and.w	r3, r3, #6
 8005dae:	2b04      	cmp	r3, #4
 8005db0:	bf02      	ittt	eq
 8005db2:	68e5      	ldreq	r5, [r4, #12]
 8005db4:	6833      	ldreq	r3, [r6, #0]
 8005db6:	1aed      	subeq	r5, r5, r3
 8005db8:	68a3      	ldr	r3, [r4, #8]
 8005dba:	bf0c      	ite	eq
 8005dbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005dc0:	2500      	movne	r5, #0
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	bfc4      	itt	gt
 8005dc6:	1a9b      	subgt	r3, r3, r2
 8005dc8:	18ed      	addgt	r5, r5, r3
 8005dca:	2600      	movs	r6, #0
 8005dcc:	341a      	adds	r4, #26
 8005dce:	42b5      	cmp	r5, r6
 8005dd0:	d11a      	bne.n	8005e08 <_printf_common+0xc8>
 8005dd2:	2000      	movs	r0, #0
 8005dd4:	e008      	b.n	8005de8 <_printf_common+0xa8>
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	4652      	mov	r2, sl
 8005dda:	4641      	mov	r1, r8
 8005ddc:	4638      	mov	r0, r7
 8005dde:	47c8      	blx	r9
 8005de0:	3001      	adds	r0, #1
 8005de2:	d103      	bne.n	8005dec <_printf_common+0xac>
 8005de4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dec:	3501      	adds	r5, #1
 8005dee:	e7c6      	b.n	8005d7e <_printf_common+0x3e>
 8005df0:	18e1      	adds	r1, r4, r3
 8005df2:	1c5a      	adds	r2, r3, #1
 8005df4:	2030      	movs	r0, #48	@ 0x30
 8005df6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005dfa:	4422      	add	r2, r4
 8005dfc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005e00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005e04:	3302      	adds	r3, #2
 8005e06:	e7c7      	b.n	8005d98 <_printf_common+0x58>
 8005e08:	2301      	movs	r3, #1
 8005e0a:	4622      	mov	r2, r4
 8005e0c:	4641      	mov	r1, r8
 8005e0e:	4638      	mov	r0, r7
 8005e10:	47c8      	blx	r9
 8005e12:	3001      	adds	r0, #1
 8005e14:	d0e6      	beq.n	8005de4 <_printf_common+0xa4>
 8005e16:	3601      	adds	r6, #1
 8005e18:	e7d9      	b.n	8005dce <_printf_common+0x8e>
	...

08005e1c <_printf_i>:
 8005e1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e20:	7e0f      	ldrb	r7, [r1, #24]
 8005e22:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e24:	2f78      	cmp	r7, #120	@ 0x78
 8005e26:	4691      	mov	r9, r2
 8005e28:	4680      	mov	r8, r0
 8005e2a:	460c      	mov	r4, r1
 8005e2c:	469a      	mov	sl, r3
 8005e2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005e32:	d807      	bhi.n	8005e44 <_printf_i+0x28>
 8005e34:	2f62      	cmp	r7, #98	@ 0x62
 8005e36:	d80a      	bhi.n	8005e4e <_printf_i+0x32>
 8005e38:	2f00      	cmp	r7, #0
 8005e3a:	f000 80d1 	beq.w	8005fe0 <_printf_i+0x1c4>
 8005e3e:	2f58      	cmp	r7, #88	@ 0x58
 8005e40:	f000 80b8 	beq.w	8005fb4 <_printf_i+0x198>
 8005e44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005e4c:	e03a      	b.n	8005ec4 <_printf_i+0xa8>
 8005e4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005e52:	2b15      	cmp	r3, #21
 8005e54:	d8f6      	bhi.n	8005e44 <_printf_i+0x28>
 8005e56:	a101      	add	r1, pc, #4	@ (adr r1, 8005e5c <_printf_i+0x40>)
 8005e58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e5c:	08005eb5 	.word	0x08005eb5
 8005e60:	08005ec9 	.word	0x08005ec9
 8005e64:	08005e45 	.word	0x08005e45
 8005e68:	08005e45 	.word	0x08005e45
 8005e6c:	08005e45 	.word	0x08005e45
 8005e70:	08005e45 	.word	0x08005e45
 8005e74:	08005ec9 	.word	0x08005ec9
 8005e78:	08005e45 	.word	0x08005e45
 8005e7c:	08005e45 	.word	0x08005e45
 8005e80:	08005e45 	.word	0x08005e45
 8005e84:	08005e45 	.word	0x08005e45
 8005e88:	08005fc7 	.word	0x08005fc7
 8005e8c:	08005ef3 	.word	0x08005ef3
 8005e90:	08005f81 	.word	0x08005f81
 8005e94:	08005e45 	.word	0x08005e45
 8005e98:	08005e45 	.word	0x08005e45
 8005e9c:	08005fe9 	.word	0x08005fe9
 8005ea0:	08005e45 	.word	0x08005e45
 8005ea4:	08005ef3 	.word	0x08005ef3
 8005ea8:	08005e45 	.word	0x08005e45
 8005eac:	08005e45 	.word	0x08005e45
 8005eb0:	08005f89 	.word	0x08005f89
 8005eb4:	6833      	ldr	r3, [r6, #0]
 8005eb6:	1d1a      	adds	r2, r3, #4
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	6032      	str	r2, [r6, #0]
 8005ebc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ec0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e09c      	b.n	8006002 <_printf_i+0x1e6>
 8005ec8:	6833      	ldr	r3, [r6, #0]
 8005eca:	6820      	ldr	r0, [r4, #0]
 8005ecc:	1d19      	adds	r1, r3, #4
 8005ece:	6031      	str	r1, [r6, #0]
 8005ed0:	0606      	lsls	r6, r0, #24
 8005ed2:	d501      	bpl.n	8005ed8 <_printf_i+0xbc>
 8005ed4:	681d      	ldr	r5, [r3, #0]
 8005ed6:	e003      	b.n	8005ee0 <_printf_i+0xc4>
 8005ed8:	0645      	lsls	r5, r0, #25
 8005eda:	d5fb      	bpl.n	8005ed4 <_printf_i+0xb8>
 8005edc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005ee0:	2d00      	cmp	r5, #0
 8005ee2:	da03      	bge.n	8005eec <_printf_i+0xd0>
 8005ee4:	232d      	movs	r3, #45	@ 0x2d
 8005ee6:	426d      	negs	r5, r5
 8005ee8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005eec:	4858      	ldr	r0, [pc, #352]	@ (8006050 <_printf_i+0x234>)
 8005eee:	230a      	movs	r3, #10
 8005ef0:	e011      	b.n	8005f16 <_printf_i+0xfa>
 8005ef2:	6821      	ldr	r1, [r4, #0]
 8005ef4:	6833      	ldr	r3, [r6, #0]
 8005ef6:	0608      	lsls	r0, r1, #24
 8005ef8:	f853 5b04 	ldr.w	r5, [r3], #4
 8005efc:	d402      	bmi.n	8005f04 <_printf_i+0xe8>
 8005efe:	0649      	lsls	r1, r1, #25
 8005f00:	bf48      	it	mi
 8005f02:	b2ad      	uxthmi	r5, r5
 8005f04:	2f6f      	cmp	r7, #111	@ 0x6f
 8005f06:	4852      	ldr	r0, [pc, #328]	@ (8006050 <_printf_i+0x234>)
 8005f08:	6033      	str	r3, [r6, #0]
 8005f0a:	bf14      	ite	ne
 8005f0c:	230a      	movne	r3, #10
 8005f0e:	2308      	moveq	r3, #8
 8005f10:	2100      	movs	r1, #0
 8005f12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f16:	6866      	ldr	r6, [r4, #4]
 8005f18:	60a6      	str	r6, [r4, #8]
 8005f1a:	2e00      	cmp	r6, #0
 8005f1c:	db05      	blt.n	8005f2a <_printf_i+0x10e>
 8005f1e:	6821      	ldr	r1, [r4, #0]
 8005f20:	432e      	orrs	r6, r5
 8005f22:	f021 0104 	bic.w	r1, r1, #4
 8005f26:	6021      	str	r1, [r4, #0]
 8005f28:	d04b      	beq.n	8005fc2 <_printf_i+0x1a6>
 8005f2a:	4616      	mov	r6, r2
 8005f2c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f30:	fb03 5711 	mls	r7, r3, r1, r5
 8005f34:	5dc7      	ldrb	r7, [r0, r7]
 8005f36:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f3a:	462f      	mov	r7, r5
 8005f3c:	42bb      	cmp	r3, r7
 8005f3e:	460d      	mov	r5, r1
 8005f40:	d9f4      	bls.n	8005f2c <_printf_i+0x110>
 8005f42:	2b08      	cmp	r3, #8
 8005f44:	d10b      	bne.n	8005f5e <_printf_i+0x142>
 8005f46:	6823      	ldr	r3, [r4, #0]
 8005f48:	07df      	lsls	r7, r3, #31
 8005f4a:	d508      	bpl.n	8005f5e <_printf_i+0x142>
 8005f4c:	6923      	ldr	r3, [r4, #16]
 8005f4e:	6861      	ldr	r1, [r4, #4]
 8005f50:	4299      	cmp	r1, r3
 8005f52:	bfde      	ittt	le
 8005f54:	2330      	movle	r3, #48	@ 0x30
 8005f56:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f5a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005f5e:	1b92      	subs	r2, r2, r6
 8005f60:	6122      	str	r2, [r4, #16]
 8005f62:	f8cd a000 	str.w	sl, [sp]
 8005f66:	464b      	mov	r3, r9
 8005f68:	aa03      	add	r2, sp, #12
 8005f6a:	4621      	mov	r1, r4
 8005f6c:	4640      	mov	r0, r8
 8005f6e:	f7ff fee7 	bl	8005d40 <_printf_common>
 8005f72:	3001      	adds	r0, #1
 8005f74:	d14a      	bne.n	800600c <_printf_i+0x1f0>
 8005f76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f7a:	b004      	add	sp, #16
 8005f7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f80:	6823      	ldr	r3, [r4, #0]
 8005f82:	f043 0320 	orr.w	r3, r3, #32
 8005f86:	6023      	str	r3, [r4, #0]
 8005f88:	4832      	ldr	r0, [pc, #200]	@ (8006054 <_printf_i+0x238>)
 8005f8a:	2778      	movs	r7, #120	@ 0x78
 8005f8c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005f90:	6823      	ldr	r3, [r4, #0]
 8005f92:	6831      	ldr	r1, [r6, #0]
 8005f94:	061f      	lsls	r7, r3, #24
 8005f96:	f851 5b04 	ldr.w	r5, [r1], #4
 8005f9a:	d402      	bmi.n	8005fa2 <_printf_i+0x186>
 8005f9c:	065f      	lsls	r7, r3, #25
 8005f9e:	bf48      	it	mi
 8005fa0:	b2ad      	uxthmi	r5, r5
 8005fa2:	6031      	str	r1, [r6, #0]
 8005fa4:	07d9      	lsls	r1, r3, #31
 8005fa6:	bf44      	itt	mi
 8005fa8:	f043 0320 	orrmi.w	r3, r3, #32
 8005fac:	6023      	strmi	r3, [r4, #0]
 8005fae:	b11d      	cbz	r5, 8005fb8 <_printf_i+0x19c>
 8005fb0:	2310      	movs	r3, #16
 8005fb2:	e7ad      	b.n	8005f10 <_printf_i+0xf4>
 8005fb4:	4826      	ldr	r0, [pc, #152]	@ (8006050 <_printf_i+0x234>)
 8005fb6:	e7e9      	b.n	8005f8c <_printf_i+0x170>
 8005fb8:	6823      	ldr	r3, [r4, #0]
 8005fba:	f023 0320 	bic.w	r3, r3, #32
 8005fbe:	6023      	str	r3, [r4, #0]
 8005fc0:	e7f6      	b.n	8005fb0 <_printf_i+0x194>
 8005fc2:	4616      	mov	r6, r2
 8005fc4:	e7bd      	b.n	8005f42 <_printf_i+0x126>
 8005fc6:	6833      	ldr	r3, [r6, #0]
 8005fc8:	6825      	ldr	r5, [r4, #0]
 8005fca:	6961      	ldr	r1, [r4, #20]
 8005fcc:	1d18      	adds	r0, r3, #4
 8005fce:	6030      	str	r0, [r6, #0]
 8005fd0:	062e      	lsls	r6, r5, #24
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	d501      	bpl.n	8005fda <_printf_i+0x1be>
 8005fd6:	6019      	str	r1, [r3, #0]
 8005fd8:	e002      	b.n	8005fe0 <_printf_i+0x1c4>
 8005fda:	0668      	lsls	r0, r5, #25
 8005fdc:	d5fb      	bpl.n	8005fd6 <_printf_i+0x1ba>
 8005fde:	8019      	strh	r1, [r3, #0]
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	6123      	str	r3, [r4, #16]
 8005fe4:	4616      	mov	r6, r2
 8005fe6:	e7bc      	b.n	8005f62 <_printf_i+0x146>
 8005fe8:	6833      	ldr	r3, [r6, #0]
 8005fea:	1d1a      	adds	r2, r3, #4
 8005fec:	6032      	str	r2, [r6, #0]
 8005fee:	681e      	ldr	r6, [r3, #0]
 8005ff0:	6862      	ldr	r2, [r4, #4]
 8005ff2:	2100      	movs	r1, #0
 8005ff4:	4630      	mov	r0, r6
 8005ff6:	f7fa f913 	bl	8000220 <memchr>
 8005ffa:	b108      	cbz	r0, 8006000 <_printf_i+0x1e4>
 8005ffc:	1b80      	subs	r0, r0, r6
 8005ffe:	6060      	str	r0, [r4, #4]
 8006000:	6863      	ldr	r3, [r4, #4]
 8006002:	6123      	str	r3, [r4, #16]
 8006004:	2300      	movs	r3, #0
 8006006:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800600a:	e7aa      	b.n	8005f62 <_printf_i+0x146>
 800600c:	6923      	ldr	r3, [r4, #16]
 800600e:	4632      	mov	r2, r6
 8006010:	4649      	mov	r1, r9
 8006012:	4640      	mov	r0, r8
 8006014:	47d0      	blx	sl
 8006016:	3001      	adds	r0, #1
 8006018:	d0ad      	beq.n	8005f76 <_printf_i+0x15a>
 800601a:	6823      	ldr	r3, [r4, #0]
 800601c:	079b      	lsls	r3, r3, #30
 800601e:	d413      	bmi.n	8006048 <_printf_i+0x22c>
 8006020:	68e0      	ldr	r0, [r4, #12]
 8006022:	9b03      	ldr	r3, [sp, #12]
 8006024:	4298      	cmp	r0, r3
 8006026:	bfb8      	it	lt
 8006028:	4618      	movlt	r0, r3
 800602a:	e7a6      	b.n	8005f7a <_printf_i+0x15e>
 800602c:	2301      	movs	r3, #1
 800602e:	4632      	mov	r2, r6
 8006030:	4649      	mov	r1, r9
 8006032:	4640      	mov	r0, r8
 8006034:	47d0      	blx	sl
 8006036:	3001      	adds	r0, #1
 8006038:	d09d      	beq.n	8005f76 <_printf_i+0x15a>
 800603a:	3501      	adds	r5, #1
 800603c:	68e3      	ldr	r3, [r4, #12]
 800603e:	9903      	ldr	r1, [sp, #12]
 8006040:	1a5b      	subs	r3, r3, r1
 8006042:	42ab      	cmp	r3, r5
 8006044:	dcf2      	bgt.n	800602c <_printf_i+0x210>
 8006046:	e7eb      	b.n	8006020 <_printf_i+0x204>
 8006048:	2500      	movs	r5, #0
 800604a:	f104 0619 	add.w	r6, r4, #25
 800604e:	e7f5      	b.n	800603c <_printf_i+0x220>
 8006050:	08006475 	.word	0x08006475
 8006054:	08006486 	.word	0x08006486

08006058 <__sflush_r>:
 8006058:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800605c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006060:	0716      	lsls	r6, r2, #28
 8006062:	4605      	mov	r5, r0
 8006064:	460c      	mov	r4, r1
 8006066:	d454      	bmi.n	8006112 <__sflush_r+0xba>
 8006068:	684b      	ldr	r3, [r1, #4]
 800606a:	2b00      	cmp	r3, #0
 800606c:	dc02      	bgt.n	8006074 <__sflush_r+0x1c>
 800606e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006070:	2b00      	cmp	r3, #0
 8006072:	dd48      	ble.n	8006106 <__sflush_r+0xae>
 8006074:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006076:	2e00      	cmp	r6, #0
 8006078:	d045      	beq.n	8006106 <__sflush_r+0xae>
 800607a:	2300      	movs	r3, #0
 800607c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006080:	682f      	ldr	r7, [r5, #0]
 8006082:	6a21      	ldr	r1, [r4, #32]
 8006084:	602b      	str	r3, [r5, #0]
 8006086:	d030      	beq.n	80060ea <__sflush_r+0x92>
 8006088:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800608a:	89a3      	ldrh	r3, [r4, #12]
 800608c:	0759      	lsls	r1, r3, #29
 800608e:	d505      	bpl.n	800609c <__sflush_r+0x44>
 8006090:	6863      	ldr	r3, [r4, #4]
 8006092:	1ad2      	subs	r2, r2, r3
 8006094:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006096:	b10b      	cbz	r3, 800609c <__sflush_r+0x44>
 8006098:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800609a:	1ad2      	subs	r2, r2, r3
 800609c:	2300      	movs	r3, #0
 800609e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80060a0:	6a21      	ldr	r1, [r4, #32]
 80060a2:	4628      	mov	r0, r5
 80060a4:	47b0      	blx	r6
 80060a6:	1c43      	adds	r3, r0, #1
 80060a8:	89a3      	ldrh	r3, [r4, #12]
 80060aa:	d106      	bne.n	80060ba <__sflush_r+0x62>
 80060ac:	6829      	ldr	r1, [r5, #0]
 80060ae:	291d      	cmp	r1, #29
 80060b0:	d82b      	bhi.n	800610a <__sflush_r+0xb2>
 80060b2:	4a2a      	ldr	r2, [pc, #168]	@ (800615c <__sflush_r+0x104>)
 80060b4:	40ca      	lsrs	r2, r1
 80060b6:	07d6      	lsls	r6, r2, #31
 80060b8:	d527      	bpl.n	800610a <__sflush_r+0xb2>
 80060ba:	2200      	movs	r2, #0
 80060bc:	6062      	str	r2, [r4, #4]
 80060be:	04d9      	lsls	r1, r3, #19
 80060c0:	6922      	ldr	r2, [r4, #16]
 80060c2:	6022      	str	r2, [r4, #0]
 80060c4:	d504      	bpl.n	80060d0 <__sflush_r+0x78>
 80060c6:	1c42      	adds	r2, r0, #1
 80060c8:	d101      	bne.n	80060ce <__sflush_r+0x76>
 80060ca:	682b      	ldr	r3, [r5, #0]
 80060cc:	b903      	cbnz	r3, 80060d0 <__sflush_r+0x78>
 80060ce:	6560      	str	r0, [r4, #84]	@ 0x54
 80060d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80060d2:	602f      	str	r7, [r5, #0]
 80060d4:	b1b9      	cbz	r1, 8006106 <__sflush_r+0xae>
 80060d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80060da:	4299      	cmp	r1, r3
 80060dc:	d002      	beq.n	80060e4 <__sflush_r+0x8c>
 80060de:	4628      	mov	r0, r5
 80060e0:	f7ff fbf4 	bl	80058cc <_free_r>
 80060e4:	2300      	movs	r3, #0
 80060e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80060e8:	e00d      	b.n	8006106 <__sflush_r+0xae>
 80060ea:	2301      	movs	r3, #1
 80060ec:	4628      	mov	r0, r5
 80060ee:	47b0      	blx	r6
 80060f0:	4602      	mov	r2, r0
 80060f2:	1c50      	adds	r0, r2, #1
 80060f4:	d1c9      	bne.n	800608a <__sflush_r+0x32>
 80060f6:	682b      	ldr	r3, [r5, #0]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d0c6      	beq.n	800608a <__sflush_r+0x32>
 80060fc:	2b1d      	cmp	r3, #29
 80060fe:	d001      	beq.n	8006104 <__sflush_r+0xac>
 8006100:	2b16      	cmp	r3, #22
 8006102:	d11e      	bne.n	8006142 <__sflush_r+0xea>
 8006104:	602f      	str	r7, [r5, #0]
 8006106:	2000      	movs	r0, #0
 8006108:	e022      	b.n	8006150 <__sflush_r+0xf8>
 800610a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800610e:	b21b      	sxth	r3, r3
 8006110:	e01b      	b.n	800614a <__sflush_r+0xf2>
 8006112:	690f      	ldr	r7, [r1, #16]
 8006114:	2f00      	cmp	r7, #0
 8006116:	d0f6      	beq.n	8006106 <__sflush_r+0xae>
 8006118:	0793      	lsls	r3, r2, #30
 800611a:	680e      	ldr	r6, [r1, #0]
 800611c:	bf08      	it	eq
 800611e:	694b      	ldreq	r3, [r1, #20]
 8006120:	600f      	str	r7, [r1, #0]
 8006122:	bf18      	it	ne
 8006124:	2300      	movne	r3, #0
 8006126:	eba6 0807 	sub.w	r8, r6, r7
 800612a:	608b      	str	r3, [r1, #8]
 800612c:	f1b8 0f00 	cmp.w	r8, #0
 8006130:	dde9      	ble.n	8006106 <__sflush_r+0xae>
 8006132:	6a21      	ldr	r1, [r4, #32]
 8006134:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006136:	4643      	mov	r3, r8
 8006138:	463a      	mov	r2, r7
 800613a:	4628      	mov	r0, r5
 800613c:	47b0      	blx	r6
 800613e:	2800      	cmp	r0, #0
 8006140:	dc08      	bgt.n	8006154 <__sflush_r+0xfc>
 8006142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006146:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800614a:	81a3      	strh	r3, [r4, #12]
 800614c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006154:	4407      	add	r7, r0
 8006156:	eba8 0800 	sub.w	r8, r8, r0
 800615a:	e7e7      	b.n	800612c <__sflush_r+0xd4>
 800615c:	20400001 	.word	0x20400001

08006160 <_fflush_r>:
 8006160:	b538      	push	{r3, r4, r5, lr}
 8006162:	690b      	ldr	r3, [r1, #16]
 8006164:	4605      	mov	r5, r0
 8006166:	460c      	mov	r4, r1
 8006168:	b913      	cbnz	r3, 8006170 <_fflush_r+0x10>
 800616a:	2500      	movs	r5, #0
 800616c:	4628      	mov	r0, r5
 800616e:	bd38      	pop	{r3, r4, r5, pc}
 8006170:	b118      	cbz	r0, 800617a <_fflush_r+0x1a>
 8006172:	6a03      	ldr	r3, [r0, #32]
 8006174:	b90b      	cbnz	r3, 800617a <_fflush_r+0x1a>
 8006176:	f7ff faa1 	bl	80056bc <__sinit>
 800617a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d0f3      	beq.n	800616a <_fflush_r+0xa>
 8006182:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006184:	07d0      	lsls	r0, r2, #31
 8006186:	d404      	bmi.n	8006192 <_fflush_r+0x32>
 8006188:	0599      	lsls	r1, r3, #22
 800618a:	d402      	bmi.n	8006192 <_fflush_r+0x32>
 800618c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800618e:	f7ff fb9a 	bl	80058c6 <__retarget_lock_acquire_recursive>
 8006192:	4628      	mov	r0, r5
 8006194:	4621      	mov	r1, r4
 8006196:	f7ff ff5f 	bl	8006058 <__sflush_r>
 800619a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800619c:	07da      	lsls	r2, r3, #31
 800619e:	4605      	mov	r5, r0
 80061a0:	d4e4      	bmi.n	800616c <_fflush_r+0xc>
 80061a2:	89a3      	ldrh	r3, [r4, #12]
 80061a4:	059b      	lsls	r3, r3, #22
 80061a6:	d4e1      	bmi.n	800616c <_fflush_r+0xc>
 80061a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061aa:	f7ff fb8d 	bl	80058c8 <__retarget_lock_release_recursive>
 80061ae:	e7dd      	b.n	800616c <_fflush_r+0xc>

080061b0 <__swbuf_r>:
 80061b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061b2:	460e      	mov	r6, r1
 80061b4:	4614      	mov	r4, r2
 80061b6:	4605      	mov	r5, r0
 80061b8:	b118      	cbz	r0, 80061c2 <__swbuf_r+0x12>
 80061ba:	6a03      	ldr	r3, [r0, #32]
 80061bc:	b90b      	cbnz	r3, 80061c2 <__swbuf_r+0x12>
 80061be:	f7ff fa7d 	bl	80056bc <__sinit>
 80061c2:	69a3      	ldr	r3, [r4, #24]
 80061c4:	60a3      	str	r3, [r4, #8]
 80061c6:	89a3      	ldrh	r3, [r4, #12]
 80061c8:	071a      	lsls	r2, r3, #28
 80061ca:	d501      	bpl.n	80061d0 <__swbuf_r+0x20>
 80061cc:	6923      	ldr	r3, [r4, #16]
 80061ce:	b943      	cbnz	r3, 80061e2 <__swbuf_r+0x32>
 80061d0:	4621      	mov	r1, r4
 80061d2:	4628      	mov	r0, r5
 80061d4:	f000 f82a 	bl	800622c <__swsetup_r>
 80061d8:	b118      	cbz	r0, 80061e2 <__swbuf_r+0x32>
 80061da:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80061de:	4638      	mov	r0, r7
 80061e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061e2:	6823      	ldr	r3, [r4, #0]
 80061e4:	6922      	ldr	r2, [r4, #16]
 80061e6:	1a98      	subs	r0, r3, r2
 80061e8:	6963      	ldr	r3, [r4, #20]
 80061ea:	b2f6      	uxtb	r6, r6
 80061ec:	4283      	cmp	r3, r0
 80061ee:	4637      	mov	r7, r6
 80061f0:	dc05      	bgt.n	80061fe <__swbuf_r+0x4e>
 80061f2:	4621      	mov	r1, r4
 80061f4:	4628      	mov	r0, r5
 80061f6:	f7ff ffb3 	bl	8006160 <_fflush_r>
 80061fa:	2800      	cmp	r0, #0
 80061fc:	d1ed      	bne.n	80061da <__swbuf_r+0x2a>
 80061fe:	68a3      	ldr	r3, [r4, #8]
 8006200:	3b01      	subs	r3, #1
 8006202:	60a3      	str	r3, [r4, #8]
 8006204:	6823      	ldr	r3, [r4, #0]
 8006206:	1c5a      	adds	r2, r3, #1
 8006208:	6022      	str	r2, [r4, #0]
 800620a:	701e      	strb	r6, [r3, #0]
 800620c:	6962      	ldr	r2, [r4, #20]
 800620e:	1c43      	adds	r3, r0, #1
 8006210:	429a      	cmp	r2, r3
 8006212:	d004      	beq.n	800621e <__swbuf_r+0x6e>
 8006214:	89a3      	ldrh	r3, [r4, #12]
 8006216:	07db      	lsls	r3, r3, #31
 8006218:	d5e1      	bpl.n	80061de <__swbuf_r+0x2e>
 800621a:	2e0a      	cmp	r6, #10
 800621c:	d1df      	bne.n	80061de <__swbuf_r+0x2e>
 800621e:	4621      	mov	r1, r4
 8006220:	4628      	mov	r0, r5
 8006222:	f7ff ff9d 	bl	8006160 <_fflush_r>
 8006226:	2800      	cmp	r0, #0
 8006228:	d0d9      	beq.n	80061de <__swbuf_r+0x2e>
 800622a:	e7d6      	b.n	80061da <__swbuf_r+0x2a>

0800622c <__swsetup_r>:
 800622c:	b538      	push	{r3, r4, r5, lr}
 800622e:	4b29      	ldr	r3, [pc, #164]	@ (80062d4 <__swsetup_r+0xa8>)
 8006230:	4605      	mov	r5, r0
 8006232:	6818      	ldr	r0, [r3, #0]
 8006234:	460c      	mov	r4, r1
 8006236:	b118      	cbz	r0, 8006240 <__swsetup_r+0x14>
 8006238:	6a03      	ldr	r3, [r0, #32]
 800623a:	b90b      	cbnz	r3, 8006240 <__swsetup_r+0x14>
 800623c:	f7ff fa3e 	bl	80056bc <__sinit>
 8006240:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006244:	0719      	lsls	r1, r3, #28
 8006246:	d422      	bmi.n	800628e <__swsetup_r+0x62>
 8006248:	06da      	lsls	r2, r3, #27
 800624a:	d407      	bmi.n	800625c <__swsetup_r+0x30>
 800624c:	2209      	movs	r2, #9
 800624e:	602a      	str	r2, [r5, #0]
 8006250:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006254:	81a3      	strh	r3, [r4, #12]
 8006256:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800625a:	e033      	b.n	80062c4 <__swsetup_r+0x98>
 800625c:	0758      	lsls	r0, r3, #29
 800625e:	d512      	bpl.n	8006286 <__swsetup_r+0x5a>
 8006260:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006262:	b141      	cbz	r1, 8006276 <__swsetup_r+0x4a>
 8006264:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006268:	4299      	cmp	r1, r3
 800626a:	d002      	beq.n	8006272 <__swsetup_r+0x46>
 800626c:	4628      	mov	r0, r5
 800626e:	f7ff fb2d 	bl	80058cc <_free_r>
 8006272:	2300      	movs	r3, #0
 8006274:	6363      	str	r3, [r4, #52]	@ 0x34
 8006276:	89a3      	ldrh	r3, [r4, #12]
 8006278:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800627c:	81a3      	strh	r3, [r4, #12]
 800627e:	2300      	movs	r3, #0
 8006280:	6063      	str	r3, [r4, #4]
 8006282:	6923      	ldr	r3, [r4, #16]
 8006284:	6023      	str	r3, [r4, #0]
 8006286:	89a3      	ldrh	r3, [r4, #12]
 8006288:	f043 0308 	orr.w	r3, r3, #8
 800628c:	81a3      	strh	r3, [r4, #12]
 800628e:	6923      	ldr	r3, [r4, #16]
 8006290:	b94b      	cbnz	r3, 80062a6 <__swsetup_r+0x7a>
 8006292:	89a3      	ldrh	r3, [r4, #12]
 8006294:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006298:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800629c:	d003      	beq.n	80062a6 <__swsetup_r+0x7a>
 800629e:	4621      	mov	r1, r4
 80062a0:	4628      	mov	r0, r5
 80062a2:	f000 f84f 	bl	8006344 <__smakebuf_r>
 80062a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062aa:	f013 0201 	ands.w	r2, r3, #1
 80062ae:	d00a      	beq.n	80062c6 <__swsetup_r+0x9a>
 80062b0:	2200      	movs	r2, #0
 80062b2:	60a2      	str	r2, [r4, #8]
 80062b4:	6962      	ldr	r2, [r4, #20]
 80062b6:	4252      	negs	r2, r2
 80062b8:	61a2      	str	r2, [r4, #24]
 80062ba:	6922      	ldr	r2, [r4, #16]
 80062bc:	b942      	cbnz	r2, 80062d0 <__swsetup_r+0xa4>
 80062be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80062c2:	d1c5      	bne.n	8006250 <__swsetup_r+0x24>
 80062c4:	bd38      	pop	{r3, r4, r5, pc}
 80062c6:	0799      	lsls	r1, r3, #30
 80062c8:	bf58      	it	pl
 80062ca:	6962      	ldrpl	r2, [r4, #20]
 80062cc:	60a2      	str	r2, [r4, #8]
 80062ce:	e7f4      	b.n	80062ba <__swsetup_r+0x8e>
 80062d0:	2000      	movs	r0, #0
 80062d2:	e7f7      	b.n	80062c4 <__swsetup_r+0x98>
 80062d4:	20000018 	.word	0x20000018

080062d8 <_sbrk_r>:
 80062d8:	b538      	push	{r3, r4, r5, lr}
 80062da:	4d06      	ldr	r5, [pc, #24]	@ (80062f4 <_sbrk_r+0x1c>)
 80062dc:	2300      	movs	r3, #0
 80062de:	4604      	mov	r4, r0
 80062e0:	4608      	mov	r0, r1
 80062e2:	602b      	str	r3, [r5, #0]
 80062e4:	f7fa fc4a 	bl	8000b7c <_sbrk>
 80062e8:	1c43      	adds	r3, r0, #1
 80062ea:	d102      	bne.n	80062f2 <_sbrk_r+0x1a>
 80062ec:	682b      	ldr	r3, [r5, #0]
 80062ee:	b103      	cbz	r3, 80062f2 <_sbrk_r+0x1a>
 80062f0:	6023      	str	r3, [r4, #0]
 80062f2:	bd38      	pop	{r3, r4, r5, pc}
 80062f4:	20000314 	.word	0x20000314

080062f8 <__swhatbuf_r>:
 80062f8:	b570      	push	{r4, r5, r6, lr}
 80062fa:	460c      	mov	r4, r1
 80062fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006300:	2900      	cmp	r1, #0
 8006302:	b096      	sub	sp, #88	@ 0x58
 8006304:	4615      	mov	r5, r2
 8006306:	461e      	mov	r6, r3
 8006308:	da0d      	bge.n	8006326 <__swhatbuf_r+0x2e>
 800630a:	89a3      	ldrh	r3, [r4, #12]
 800630c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006310:	f04f 0100 	mov.w	r1, #0
 8006314:	bf14      	ite	ne
 8006316:	2340      	movne	r3, #64	@ 0x40
 8006318:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800631c:	2000      	movs	r0, #0
 800631e:	6031      	str	r1, [r6, #0]
 8006320:	602b      	str	r3, [r5, #0]
 8006322:	b016      	add	sp, #88	@ 0x58
 8006324:	bd70      	pop	{r4, r5, r6, pc}
 8006326:	466a      	mov	r2, sp
 8006328:	f000 f848 	bl	80063bc <_fstat_r>
 800632c:	2800      	cmp	r0, #0
 800632e:	dbec      	blt.n	800630a <__swhatbuf_r+0x12>
 8006330:	9901      	ldr	r1, [sp, #4]
 8006332:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006336:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800633a:	4259      	negs	r1, r3
 800633c:	4159      	adcs	r1, r3
 800633e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006342:	e7eb      	b.n	800631c <__swhatbuf_r+0x24>

08006344 <__smakebuf_r>:
 8006344:	898b      	ldrh	r3, [r1, #12]
 8006346:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006348:	079d      	lsls	r5, r3, #30
 800634a:	4606      	mov	r6, r0
 800634c:	460c      	mov	r4, r1
 800634e:	d507      	bpl.n	8006360 <__smakebuf_r+0x1c>
 8006350:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006354:	6023      	str	r3, [r4, #0]
 8006356:	6123      	str	r3, [r4, #16]
 8006358:	2301      	movs	r3, #1
 800635a:	6163      	str	r3, [r4, #20]
 800635c:	b003      	add	sp, #12
 800635e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006360:	ab01      	add	r3, sp, #4
 8006362:	466a      	mov	r2, sp
 8006364:	f7ff ffc8 	bl	80062f8 <__swhatbuf_r>
 8006368:	9f00      	ldr	r7, [sp, #0]
 800636a:	4605      	mov	r5, r0
 800636c:	4639      	mov	r1, r7
 800636e:	4630      	mov	r0, r6
 8006370:	f7ff fb18 	bl	80059a4 <_malloc_r>
 8006374:	b948      	cbnz	r0, 800638a <__smakebuf_r+0x46>
 8006376:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800637a:	059a      	lsls	r2, r3, #22
 800637c:	d4ee      	bmi.n	800635c <__smakebuf_r+0x18>
 800637e:	f023 0303 	bic.w	r3, r3, #3
 8006382:	f043 0302 	orr.w	r3, r3, #2
 8006386:	81a3      	strh	r3, [r4, #12]
 8006388:	e7e2      	b.n	8006350 <__smakebuf_r+0xc>
 800638a:	89a3      	ldrh	r3, [r4, #12]
 800638c:	6020      	str	r0, [r4, #0]
 800638e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006392:	81a3      	strh	r3, [r4, #12]
 8006394:	9b01      	ldr	r3, [sp, #4]
 8006396:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800639a:	b15b      	cbz	r3, 80063b4 <__smakebuf_r+0x70>
 800639c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063a0:	4630      	mov	r0, r6
 80063a2:	f000 f81d 	bl	80063e0 <_isatty_r>
 80063a6:	b128      	cbz	r0, 80063b4 <__smakebuf_r+0x70>
 80063a8:	89a3      	ldrh	r3, [r4, #12]
 80063aa:	f023 0303 	bic.w	r3, r3, #3
 80063ae:	f043 0301 	orr.w	r3, r3, #1
 80063b2:	81a3      	strh	r3, [r4, #12]
 80063b4:	89a3      	ldrh	r3, [r4, #12]
 80063b6:	431d      	orrs	r5, r3
 80063b8:	81a5      	strh	r5, [r4, #12]
 80063ba:	e7cf      	b.n	800635c <__smakebuf_r+0x18>

080063bc <_fstat_r>:
 80063bc:	b538      	push	{r3, r4, r5, lr}
 80063be:	4d07      	ldr	r5, [pc, #28]	@ (80063dc <_fstat_r+0x20>)
 80063c0:	2300      	movs	r3, #0
 80063c2:	4604      	mov	r4, r0
 80063c4:	4608      	mov	r0, r1
 80063c6:	4611      	mov	r1, r2
 80063c8:	602b      	str	r3, [r5, #0]
 80063ca:	f7fa fbaf 	bl	8000b2c <_fstat>
 80063ce:	1c43      	adds	r3, r0, #1
 80063d0:	d102      	bne.n	80063d8 <_fstat_r+0x1c>
 80063d2:	682b      	ldr	r3, [r5, #0]
 80063d4:	b103      	cbz	r3, 80063d8 <_fstat_r+0x1c>
 80063d6:	6023      	str	r3, [r4, #0]
 80063d8:	bd38      	pop	{r3, r4, r5, pc}
 80063da:	bf00      	nop
 80063dc:	20000314 	.word	0x20000314

080063e0 <_isatty_r>:
 80063e0:	b538      	push	{r3, r4, r5, lr}
 80063e2:	4d06      	ldr	r5, [pc, #24]	@ (80063fc <_isatty_r+0x1c>)
 80063e4:	2300      	movs	r3, #0
 80063e6:	4604      	mov	r4, r0
 80063e8:	4608      	mov	r0, r1
 80063ea:	602b      	str	r3, [r5, #0]
 80063ec:	f7fa fbae 	bl	8000b4c <_isatty>
 80063f0:	1c43      	adds	r3, r0, #1
 80063f2:	d102      	bne.n	80063fa <_isatty_r+0x1a>
 80063f4:	682b      	ldr	r3, [r5, #0]
 80063f6:	b103      	cbz	r3, 80063fa <_isatty_r+0x1a>
 80063f8:	6023      	str	r3, [r4, #0]
 80063fa:	bd38      	pop	{r3, r4, r5, pc}
 80063fc:	20000314 	.word	0x20000314

08006400 <_init>:
 8006400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006402:	bf00      	nop
 8006404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006406:	bc08      	pop	{r3}
 8006408:	469e      	mov	lr, r3
 800640a:	4770      	bx	lr

0800640c <_fini>:
 800640c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800640e:	bf00      	nop
 8006410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006412:	bc08      	pop	{r3}
 8006414:	469e      	mov	lr, r3
 8006416:	4770      	bx	lr
