;redcode
;assert 1
	SPL 0, <405
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMP 30, 9
	ADD #270, <1
	SUB 700, 600
	SUB @121, 101
	SUB 700, 600
	ADD #270, <1
	JMP 30, 9
	SUB -207, <-120
	JMP 30, 9
	SUB -207, <-120
	SUB -207, <-120
	MOV 127, 160
	CMP @-7, <-7
	CMP @-7, <-7
	DAT #127, #160
	SUB -207, <-120
	DJN -1, @-20
	SLT 121, 400
	ADD #270, <1
	MOV -7, <-20
	MOV 30, 809
	SLT 20, @12
	JMP 30, 9
	SLT 20, @12
	ADD #270, <1
	SUB -207, <-120
	SPL 0, <405
	SUB #102, -101
	JMP <121, 101
	SUB @0, @2
	SUB 1, <-1
	SLT 121, 400
	DJN -1, @-20
	JMP -7, @-20
	CMP -207, <-120
	MOV -1, <-20
	SPL -702, -10
	ADD 240, 60
	JMP -7, @-20
	ADD 3, 51
	MOV -1, <-20
	ADD 240, 60
	ADD 240, 60
	SPL 0, <405
	SPL -702, -10
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD #270, <1
