#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Oct 28 13:03:31 2019
# Process ID: 8080
# Current directory: E:/JI Files/VE270_Vivado/Homework5_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10660 E:\JI Files\VE270_Vivado\Homework5_1\Homework5_1.xpr
# Log file: E:/JI Files/VE270_Vivado/Homework5_1/vivado.log
# Journal file: E:/JI Files/VE270_Vivado/Homework5_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
close [ open {E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sources_1/new/HW5_1.v} w ]
add_files {{E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sources_1/new/HW5_1.v}}
update_compile_order -fileset sources_1
remove_files  {{E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sources_1/new/top.v}}
file delete -force {E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sources_1/new/top.v}
update_compile_order -fileset sources_1
set_property top HW5_1 [current_fileset]
close_project
create_project HW5_2 {E:/JI Files/VE270_Vivado/HW5_2} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2017.2/data/ip'.
file mkdir E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sources_1/new
file mkdir E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sources_1/new
file mkdir E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sources_1/new
file mkdir {E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sources_1/new}
close [ open {E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sources_1/new/HW5_2_Top.v} w ]
add_files {{E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sources_1/new/HW5_2_Top.v}}
update_compile_order -fileset sources_1
close [ open {E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sources_1/new/D_ff.v} w ]
add_files {{E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sources_1/new/D_ff.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sources_1/new/Test_Banch.v} w ]
add_files {{E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sources_1/new/Test_Banch.v}}
update_compile_order -fileset sources_1
file mkdir E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sim_1/new
file mkdir E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sim_1/new
file mkdir E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sim_1/new
file mkdir E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sim_1/new
file mkdir E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sim_1/new
file mkdir {E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sim_1/new}
close [ open {E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sim_1/new/Test_Banch.v} w ]
add_files -fileset sim_1 {{E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sim_1/new/Test_Banch.v}}
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  {{E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sources_1/new/Test_Banch.v}}]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HW5_2_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/JI Files/VE270_Vivado/HW5_2/HW5_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj HW5_2_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sources_1/new/D_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/HW5_2/HW5_2.srcs/sources_1/new/HW5_2_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HW5_2_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/HW5_2/HW5_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/JI Files/VE270_Vivado/HW5_2/HW5_2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto b0e71e3e3274486c909fb96ded58d30f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HW5_2_Top_behav xil_defaultlib.HW5_2_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_ff
Compiling module xil_defaultlib.HW5_2_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot HW5_2_Top_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/JI -notrace
couldn't read file "E:/JI": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 28 15:45:30 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 880.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/JI Files/VE270_Vivado/HW5_2/HW5_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "HW5_2_Top_behav -key {Behavioral:sim_1:Functional:HW5_2_Top} -tclbatch {HW5_2_Top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source HW5_2_Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HW5_2_Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 880.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 15:46:45 2019...
