//
// Verilog format test patterns produced by Tessent Shell 2022.4
// Filename       : ./tsdb_outdir/patterns/firebird7_in_gate1.patterns_signoff/ICLNetwork.v.0.vec
// Idstamp        : 2022.4:ec94:6099:0:0000
// Date           : Sun Nov  5 08:49:27 2023
//
// Format of broadside vector:
//   PI_bits PO_bits MASK_bits Increment_bit Timeplate_bits(1) PatType_bits(3)
//   VecType_bits(4)
//   Increment_bit  - indicates when to increment pattern count
//   Timeplate_bits - encodes timeplate number to use
//   PatType_bits   - encodes pattern type
//   VecType_bits   - encodes vector type

// Scan test block

// Pattern 0 Cycle 0 Timestamp 0 ns 
000000000000000000000000000001000110000
 // Start Pattern (0) MSG
// Pattern_set firebird7_in 
000000000000000000000000000101000110000
// + System reset 
// Simulation Cycle 0  Timestamp 0 ns
00001000000001X0Z10101011
10001100000001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_1_1_0_1 
// Unloading: 0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
10001100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
10001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
10001101010001X0Z10101011
// + Shift Cycles 
1000110101100101Z10101011
000000000000000000000000001000010110000
1000110101000101Z10101011
000000000000000000000000001000100110000
1000110101100101Z10101011
000000000000000000000000001000110110000
1000110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1000110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
// Simulation Cycle 10  Timestamp 1000 ns
10001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_1 
// Unloading: 0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
10001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
10001101010001X0Z10101011
// + Shift Cycles 
1000110101100111Z10101011
000000000000000000000000001000010110000
1000110101000101Z10101011
000000000000000000000000001000100110000
1000110101000111Z10101011
000000000000000000000000001000110110000
1000110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1000110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
10001100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
10001100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
// Simulation Cycle 20  Timestamp 2000 ns
10000100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_1_1_0_1 
// Unloading: 0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
10001100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
10001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
10001101010001X0Z10101011
// + Shift Cycles 
1000110101100101Z10101011
000000000000000000000000001000010110000
1000110101000101Z10101011
000000000000000000000000001000100110000
1000110101100101Z10101011
000000000000000000000000001000110110000
1000110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1000110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
10001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_1 
// Unloading: 0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
// Simulation Cycle 30  Timestamp 3000 ns
10001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
10001101010001X0Z10101011
// + Shift Cycles 
1000110101100111Z10101011
000000000000000000000000001000010110000
1000110101000101Z10101011
000000000000000000000000001000100110000
1000110101000111Z10101011
000000000000000000000000001000110110000
1000110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1000110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
10001100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
10001100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
10010100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000001100010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1 
000000000000000000000000001100110110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 1 
000000000000000000000000001101000110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], load value = 0 
000000000000000000000000001101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_X_0 
// + Associated TAP transition: IDLE -> DRSELECT 
// Simulation Cycle 40  Timestamp 4000 ns
10011100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
10011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
10011101010001X0Z10101011
// + Shift Cycles 
1001110101100101Z10101011
000000000000000000000000001000010110000
10011101010001X0Z10101011
1001110101100101Z10101011
000000000000000000000000001101100110000
1001110101100101Z10101011
000000000000000000000000001000100110000
1001110101000101Z10101011
000000000000000000000000001000110110000
1001110101000101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1001110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
// Simulation Cycle 50  Timestamp 5000 ns
10011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001110000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0 
000000000000000000000000001110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1 
000000000000000000000000001110100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 1 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], expected value = 0 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_1_0_1 
// Unloading: 1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
10011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
10011101010001X0Z10101011
// + Shift Cycles 
1001110101100111Z10101011
000000000000000000000000001000010110000
1001110101000101Z10101011
000000000000000000000000001111010110000
1001110101100111Z10101011
000000000000000000000000001101100110000
1001110101000111Z10101011
000000000000000000000000001000100110000
1001110101000101Z10101011
000000000000000000000000001000110110000
1001110101000101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1001110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
// Simulation Cycle 60  Timestamp 6000 ns
10011100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001111100110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 0: sib = 1'b0 -> DiagnosisReadyScanMux = ijtag_si 
000000000000000000000000001111110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 0: ctl_group_sib = 1'b0 -> ctl_sib_mux_inst = tdr_bypass_sib_inst 
000000000000000000000000010000000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 0: tdr_bypass_sib_inst = 1'b0 -> tdr_bypass_sib_mux_inst = si 
000000000000000000000000010000010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 9:9    R 9:9   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 5:5    R 5:5   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 4:4    R 4:4   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W 3:3    R 3:3   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_X_0_X_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
10011100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1 
000000000000000000000000001100110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 0 
000000000000000000000000010000100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 0 
000000000000000000000000010000110110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1 
000000000000000000000000010001000110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 1 
000000000000000000000000001101000110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], load value = 0 
000000000000000000000000001101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
10011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
10011101010001X0Z10101011
// + Shift Cycles 
1001110101100101Z10101011
000000000000000000000000001000010110000
10011101010001X0Z10101011
1001110101100101Z10101011
000000000000000000000000001101100110000
10011101011001X0Z10101011
1001110101000101Z10101011
000000000000000000000000010001010110000
1001110101000101Z10101011
000000000000000000000000010001100110000
// Simulation Cycle 70  Timestamp 7000 ns
1001110101100101Z10101011
000000000000000000000000001000100110000
1001110101100101Z10101011
000000000000000000000000001000110110000
1001110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1001110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
10011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1 
000000000000000000000000001110100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 0 
000000000000000000000000010001110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 0 
000000000000000000000000010010000110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1 
000000000000000000000000010010010110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 1 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], expected value = 0 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 9:9    R 9:9   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 5:5    R 5:5   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 4:4    R 4:4   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W 3:3    R 3:3   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_1_1_0_1 
// Unloading: 1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
10011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
10011101010001X0Z10101011
// + Shift Cycles 
1001110101100111Z10101011
000000000000000000000000001000010110000
1001110101000101Z10101011
000000000000000000000000001111010110000
1001110101100111Z10101011
000000000000000000000000001101100110000
// Simulation Cycle 80  Timestamp 8000 ns
1001110101100111Z10101011
000000000000000000000000010010100110000
1001110101000101Z10101011
000000000000000000000000010001010110000
1001110101000101Z10101011
000000000000000000000000010001100110000
1001110101000111Z10101011
000000000000000000000000001000100110000
1001110101000111Z10101011
000000000000000000000000001000110110000
1001110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1001110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
10011100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001111100110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 1: sib = 1'b1 -> DiagnosisReadyScanMux = tdr 
000000000000000000000000010010110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 0: ctl_group_sib = 1'b0 -> ctl_sib_mux_inst = tdr_bypass_sib_inst 
000000000000000000000000010000000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 0: tdr_bypass_sib_inst = 1'b0 -> tdr_bypass_sib_mux_inst = si 
000000000000000000000000010000010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  5: 5    R  5: 5   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  4: 4    R  4: 4   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr 
//        W  3: 3    R  3: 3   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0_X_0_X_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
10011100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1 
000000000000000000000000001100110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 1 
000000000000000000000000010011000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 0 
000000000000000000000000010000110110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr, load value = 0 
000000000000000000000000010011010110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1 
000000000000000000000000010001000110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 1 
000000000000000000000000001101000110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], load value = 0 
000000000000000000000000001101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
10011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
// Simulation Cycle 90  Timestamp 9000 ns
10011101010001X0Z10101011
// + Shift Cycles 
1001110101100101Z10101011
000000000000000000000000001000010110000
10011101010001X0Z10101011
1001110101100101Z10101011
000000000000000000000000001101100110000
10011101011001X0Z10101011
1001110101000101Z10101011
000000000000000000000000010011100110000
1001110101000101Z10101011
000000000000000000000000010001010110000
1001110101100101Z10101011
000000000000000000000000010001100110000
1001110101100101Z10101011
000000000000000000000000001000100110000
1001110101100101Z10101011
000000000000000000000000001000110110000
// Simulation Cycle 100  Timestamp 10000 ns
1001110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1001110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
10011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1 
000000000000000000000000001110100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 1 
000000000000000000000000010011110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 0 
000000000000000000000000010010000110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr, expected value = 0 
000000000000000000000000010100000110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1 
000000000000000000000000010010010110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 1 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], expected value = 0 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  5: 5    R  5: 5   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  4: 4    R  4: 4   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr 
//        W  3: 3    R  3: 3   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_1_0_0_1_0_1 
// Unloading: 0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
10011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
10011101010001X0Z10101011
// + Shift Cycles 
1001110101100111Z10101011
000000000000000000000000001000010110000
1001110101000101Z10101011
000000000000000000000000001111010110000
1001110101100111Z10101011
000000000000000000000000001101100110000
1001110101000111Z10101011
000000000000000000000000010010100110000
1001110101000101Z10101011
000000000000000000000000010011100110000
// Simulation Cycle 110  Timestamp 11000 ns
1001110101100101Z10101011
000000000000000000000000010001010110000
1001110101000111Z10101011
000000000000000000000000010001100110000
1001110101000111Z10101011
000000000000000000000000001000100110000
1001110101000111Z10101011
000000000000000000000000001000110110000
1001110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1001110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
10011100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001111100110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 0: sib = 1'b0 -> DiagnosisReadyScanMux = ijtag_si 
000000000000000000000000001111110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 1: ctl_group_sib = 1'b1 -> ctl_sib_mux_inst = mbist_go_0 
000000000000000000000000010100010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.fromBistMux_0, selection 1: bistEn_int[0], BIST_SETUP_tdr[1], ChainBypassMode = 3'bxxx -> fromBistMux_0 = tdr_bypass_sib_inst 
000000000000000000000000010100100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 0: tdr_bypass_sib_inst = 1'b0 -> tdr_bypass_sib_mux_inst = si 
000000000000000000000000010000010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  7: 7    R  7: 7   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0 
//        W  5: 5    R  5: 5   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0 
//        W  4: 4    R  4: 4   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  3: 3    R  3: 3   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_X_X_0_X_0_X_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
10011100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000001100010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1 
000000000000000000000000001100110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 1 
000000000000000000000000010011000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0, load value = 1 
000000000000000000000000010100110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0, load value = 0 
000000000000000000000000010101000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 0 
000000000000000000000000010000110110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1 
000000000000000000000000010001000110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 1 
000000000000000000000000001101000110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], load value = 0 
000000000000000000000000001101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
10011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
10011101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 120  Timestamp 12000 ns
1001110101100101Z10101011
000000000000000000000000001000010110000
10011101010001X0Z10101011
1001110101100101Z10101011
000000000000000000000000001101100110000
10011101011001X0Z10101011
1001110101000101Z10101011
000000000000000000000000010001010110000
10011101010001X0Z10101011
10011101011001X0Z10101011
1001110101100101Z10101011
000000000000000000000000010001100110000
1001110101100101Z10101011
000000000000000000000000001000100110000
1001110101100101Z10101011
000000000000000000000000001000110110000
// Simulation Cycle 130  Timestamp 13000 ns
1001110101000101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1001110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
10011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001110000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1 
000000000000000000000000001110100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 1 
000000000000000000000000010011110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0, expected value = 1 
000000000000000000000000010101010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0, expected value = 0 
000000000000000000000000010101100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 0 
000000000000000000000000010010000110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1 
000000000000000000000000010010010110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 1 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], expected value = 0 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  7: 7    R  7: 7   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0 
//        W  5: 5    R  5: 5   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0 
//        W  4: 4    R  4: 4   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  3: 3    R  3: 3   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_1_0_0_0_0_1_0_1 
// Unloading: 0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
10011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
10011101010001X0Z10101011
// + Shift Cycles 
1001110101100111Z10101011
000000000000000000000000001000010110000
1001110101000101Z10101011
000000000000000000000000001111010110000
1001110101100111Z10101011
000000000000000000000000001101100110000
1001110101000111Z10101011
000000000000000000000000010010100110000
1001110101000101Z10101011
000000000000000000000000010001010110000
// Simulation Cycle 140  Timestamp 14000 ns
1001110101000101Z10101011
000000000000000000000000010101110110000
1001110101000111Z10101011
000000000000000000000000010110000110000
1001110101100111Z10101011
000000000000000000000000010001100110000
1001110101000111Z10101011
000000000000000000000000001000100110000
1001110101000111Z10101011
000000000000000000000000001000110110000
1001110101000101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1001110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
10011100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001111100110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 0: sib = 1'b0 -> DiagnosisReadyScanMux = ijtag_si 
000000000000000000000000001111110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 0: ctl_group_sib = 1'b0 -> ctl_sib_mux_inst = tdr_bypass_sib_inst 
000000000000000000000000010000000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 1: tdr_bypass_sib_inst = 1'b1 -> tdr_bypass_sib_mux_inst = ENABLE_MEM_RESET_tdr 
000000000000000000000000010110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 28:28    R 28:28   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 27:27    R 27:27   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 26:26    R 26:26   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 25:25    R 25:25   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 24:22    R 24:22   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 21:21    R 21:21   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 20:20    R 20:20   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 19:19    R 19:19   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 18:18    R 18:18   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 17:17    R 17:17   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 16:16    R 16:16   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W 15:15    R 15:15   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr 
//        W 14:14    R 14:14   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr 
//        W 13:13    R 13:13   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W 12:12    R 12:12   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr 
//        W 11:11    R 11:11   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr 
//        W 10:10    R 10:10   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  9: 9    R  9: 9   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  8: 8    R  8: 8   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  7: 7    R  7: 7   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  5: 5    R  5: 5   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  4: 4    R  4: 4   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  3: 3    R  3: 3   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_000_1_1_1_1_1_1_1_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_XXX_X_X_X_X_X_X_X_X_X_X_X_X_X_X_X_X_0_0_X_0_X_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
10011100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000001100010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0], load value = 000 
000000000000000000000000010110100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr, load value = 1 
000000000000000000000000010110110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr, load value = 1 
000000000000000000000000010111000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr, load value = 1 
000000000000000000000000010111010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr, load value = 1 
000000000000000000000000010111100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr, load value = 1 
000000000000000000000000010111110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr, load value = 1 
000000000000000000000000011000000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr, load value = 1 
000000000000000000000000011000010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr, load value = 1 
000000000000000000000000011000100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr, load value = 0 
000000000000000000000000011000110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr, load value = 0 
000000000000000000000000011001000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr, load value = 0 
000000000000000000000000011001010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr, load value = 0 
000000000000000000000000011001100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr, load value = 1 
000000000000000000000000011001110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr, load value = 1 
000000000000000000000000011010000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr, load value = 1 
000000000000000000000000011010010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr, load value = 1 
000000000000000000000000011010100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 0 
000000000000000000000000010000100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 0 
000000000000000000000000010000110110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1 
000000000000000000000000010001000110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 1 
000000000000000000000000001101000110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], load value = 0 
000000000000000000000000001101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
10011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
// Simulation Cycle 150  Timestamp 15000 ns
10011101010001X0Z10101011
// + Shift Cycles 
1001110101100101Z10101011
000000000000000000000000001000010110000
10011101010001X0Z10101011
1001110101100101Z10101011
000000000000000000000000001101100110000
10011101011001X0Z10101011
1001110101000101Z10101011
000000000000000000000000010001010110000
1001110101000101Z10101011
000000000000000000000000010001100110000
10011101011001X0Z10101011
10011101011001X0Z10101011
10011101011001X0Z10101011
// Simulation Cycle 160  Timestamp 16000 ns
10011101011001X0Z10101011
10011101010001X0Z10101011
10011101010001X0Z10101011
10011101010001X0Z10101011
10011101010001X0Z10101011
10011101011001X0Z10101011
10011101011001X0Z10101011
10011101011001X0Z10101011
10011101011001X0Z10101011
10011101011001X0Z10101011
// Simulation Cycle 170  Timestamp 17000 ns
10011101011001X0Z10101011
10011101011001X0Z10101011
10011101011001X0Z10101011
10011101010001X0Z10101011
10011101010001X0Z10101011
10011101010001X0Z10101011
1001110101000101Z10101011
000000000000000000000000001000100110000
1001110101000101Z10101011
000000000000000000000000001000110110000
1001110101000101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1001110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
// Simulation Cycle 180  Timestamp 18000 ns
10011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001110000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0 
000000000000000000000000001110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0], expected value = 000 
000000000000000000000000011010110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr, expected value = 1 
000000000000000000000000011011000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr, expected value = 1 
000000000000000000000000011011010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr, expected value = 1 
000000000000000000000000011011100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr, expected value = 1 
000000000000000000000000011011110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr, expected value = 1 
000000000000000000000000011100000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr, expected value = 1 
000000000000000000000000011100010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr, expected value = 1 
000000000000000000000000011100100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr, expected value = 1 
000000000000000000000000011100110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr, expected value = 0 
000000000000000000000000011101000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr, expected value = 0 
000000000000000000000000011101010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr, expected value = 0 
000000000000000000000000011101100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr, expected value = 0 
000000000000000000000000011101110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr, expected value = 1 
000000000000000000000000011110000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr, expected value = 1 
000000000000000000000000011110010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr, expected value = 1 
000000000000000000000000011110100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr, expected value = 1 
000000000000000000000000011110110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 0 
000000000000000000000000010001110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 0 
000000000000000000000000010010000110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1 
000000000000000000000000010010010110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 1 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], expected value = 0 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 28:28    R 28:28   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 27:27    R 27:27   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 26:26    R 26:26   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 25:25    R 25:25   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 24:22    R 24:22   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 21:21    R 21:21   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 20:20    R 20:20   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 19:19    R 19:19   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 18:18    R 18:18   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 17:17    R 17:17   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 16:16    R 16:16   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W 15:15    R 15:15   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr 
//        W 14:14    R 14:14   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr 
//        W 13:13    R 13:13   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W 12:12    R 12:12   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr 
//        W 11:11    R 11:11   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr 
//        W 10:10    R 10:10   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  9: 9    R  9: 9   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  8: 8    R  8: 8   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  7: 7    R  7: 7   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  5: 5    R  5: 5   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  4: 4    R  4: 4   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  3: 3    R  3: 3   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_1_000_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
// Unloading: 0_0_0_0_000_1_1_1_1_1_1_1_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
10011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
10011101010001X0Z10101011
// + Shift Cycles 
1001110101000111Z10101011
000000000000000000000000001000010110000
1001110101000101Z10101011
000000000000000000000000001111010110000
1001110101000111Z10101011
000000000000000000000000001101100110000
1001110101000111Z10101011
000000000000000000000000010010100110000
1001110101000101Z10101011
000000000000000000000000010001010110000
1001110101000101Z10101011
000000000000000000000000010001100110000
1001110101000111Z10101011
000000000000000000000000011111000110000
// Simulation Cycle 190  Timestamp 19000 ns
1001110101000111Z10101011
000000000000000000000000011111010110000
1001110101000111Z10101011
000000000000000000000000011111100110000
1001110101000111Z10101011
000000000000000000000000011111110110000
1001110101000101Z10101011
000000000000000000000000100000000110000
1001110101000101Z10101011
000000000000000000000000100000010110000
1001110101000101Z10101011
000000000000000000000000100000100110000
1001110101000101Z10101011
000000000000000000000000100000110110000
1001110101000111Z10101011
000000000000000000000000100001000110000
1001110101000111Z10101011
000000000000000000000000100001010110000
1001110101000111Z10101011
000000000000000000000000100001100110000
// Simulation Cycle 200  Timestamp 20000 ns
1001110101000111Z10101011
000000000000000000000000100001110110000
1001110101000111Z10101011
000000000000000000000000100010000110000
1001110101000111Z10101011
000000000000000000000000100010010110000
1001110101100111Z10101011
000000000000000000000000100010100110000
1001110101000111Z10101011
000000000000000000000000100010110110000
1001110101000101Z10101011
000000000000000000000000100011000110000
1001110101000101Z10101011
000000000000000000000000100011010110000
1001110101000101Z10101011
000000000000000000000000100011100110000
1001110101100101Z10101011
000000000000000000000000001000100110000
1001110101000101Z10101011
000000000000000000000000001000110110000
// Simulation Cycle 210  Timestamp 21000 ns
1001110101000101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1001110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
10011100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100011110110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100000110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100010110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
10011100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0 
000000000000000000000000100101000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0 
000000000000000000000000100101010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000000100101100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1 
000000000000000000000000100101110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
10011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
10011101010001X0Z10101011
// + Shift Cycles 
1001110101100101Z10101011
000000000000000000000000001000010110000
1001110101000101Z10101011
000000000000000000000000001000100110000
1001110101100101Z10101011
000000000000000000000000100110000110000
1001110101100101Z10101011
000000000000000000000000100110010110000
// Simulation Cycle 220  Timestamp 22000 ns
1001110101000101Z10101011
000000000000000000000000100110100110000
1001110101000101Z10101011
000000000000000000000000100110110110000
1001110101100101Z10101011
000000000000000000000000001000110110000
1001110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1001110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
10011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0 
000000000000000000000000100111000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0 
000000000000000000000000100111010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000000100111100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1 
000000000000000000000000100111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_1_1_0 
// Unloading: 1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
10011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
10011101010001X0Z10101011
// + Shift Cycles 
1001110101000111Z10101011
000000000000000000000000001000010110000
1001110101100101Z10101011
000000000000000000000000001000100110000
// Simulation Cycle 230  Timestamp 23000 ns
1001110101100111Z10101011
000000000000000000000000100110000110000
1001110101000111Z10101011
000000000000000000000000100110010110000
1001110101000101Z10101011
000000000000000000000000100110100110000
1001110101000101Z10101011
000000000000000000000000100110110110000
1001110101000111Z10101011
000000000000000000000000001000110110000
1001110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1001110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
10011100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
10011100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100011110110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000101000000110000
//   firebird7_in_gate1_tessent_scanmux_spare_red_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000000101000010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100010110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
10010100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0 
000000000000000000000000100101000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0 
000000000000000000000000100101010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000000100101100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1 
000000000000000000000000100101110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
// Simulation Cycle 240  Timestamp 24000 ns
10011100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
10011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
10011101010001X0Z10101011
// + Shift Cycles 
1001110101100101Z10101011
000000000000000000000000001000010110000
1001110101000101Z10101011
000000000000000000000000001000100110000
1001110101100101Z10101011
000000000000000000000000100110000110000
1001110101100101Z10101011
000000000000000000000000100110010110000
1001110101000101Z10101011
000000000000000000000000100110100110000
1001110101000101Z10101011
000000000000000000000000100110110110000
1001110101100101Z10101011
000000000000000000000000001000110110000
// Simulation Cycle 250  Timestamp 25000 ns
1001110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1001110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
10011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0 
000000000000000000000000100111000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0 
000000000000000000000000100111010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000000100111100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1 
000000000000000000000000100111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_1_1_0 
// Unloading: 1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
10011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
10011101010001X0Z10101011
// + Shift Cycles 
1001110101000111Z10101011
000000000000000000000000001000010110000
1001110101100101Z10101011
000000000000000000000000001000100110000
1001110101100111Z10101011
000000000000000000000000100110000110000
1001110101000111Z10101011
000000000000000000000000100110010110000
1001110101000101Z10101011
000000000000000000000000100110100110000
// Simulation Cycle 260  Timestamp 26000 ns
1001110101000101Z10101011
000000000000000000000000100110110110000
1001110101000111Z10101011
000000000000000000000000001000110110000
1001110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1001110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
10011100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
10011100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100011110110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000101000000110000
//   firebird7_in_gate1_tessent_scanmux_spare_red_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000101000100110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100010110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
11010100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0 
000000000000000000000000100101000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0 
000000000000000000000000100101010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 0 
000000000000000000000000101000110110000
//   firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0], load value = 10011110 
000000000000000000000000101001000110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1 
000000000000000000000000100101110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 16:16    R 16:16   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 13:13    R 13:13   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 12:12    R 12:12   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 10: 3    R 10: 3   firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_0_0_0_10011110_1_0_1 
// Unloading: 0_0_0_0_0_0_XXXXXXXX_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
11011100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11011101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 270  Timestamp 27000 ns
1101110101100101Z10101011
000000000000000000000000001000010110000
1101110101000101Z10101011
000000000000000000000000001000100110000
1101110101100101Z10101011
000000000000000000000000100110000110000
11011101010001X0Z10101011
11011101011001X0Z10101011
11011101011001X0Z10101011
11011101011001X0Z10101011
11011101011001X0Z10101011
11011101010001X0Z10101011
11011101010001X0Z10101011
// Simulation Cycle 280  Timestamp 28000 ns
11011101011001X0Z10101011
1101110101000101Z10101011
000000000000000000000000100110010110000
1101110101000101Z10101011
000000000000000000000000100110100110000
1101110101000101Z10101011
000000000000000000000000100110110110000
1101110101100101Z10101011
000000000000000000000000001000110110000
1101110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1101110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0 
000000000000000000000000100111000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0 
000000000000000000000000100111010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 0 
000000000000000000000000101001010110000
//   firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0], expected value = 10011110 
000000000000000000000000101001100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1 
000000000000000000000000100111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 16:16    R 16:16   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 13:13    R 13:13   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 12:12    R 12:12   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 10: 3    R 10: 3   firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_1_00000000_0_1_0 
// Unloading: 1_1_1_0_0_0_10011110_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11011101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 290  Timestamp 29000 ns
1101110101000111Z10101011
000000000000000000000000001000010110000
1101110101100101Z10101011
000000000000000000000000001000100110000
1101110101000111Z10101011
000000000000000000000000100110000110000
1101110101000101Z10101011
000000000000000000000000101001110110000
1101110101000111Z10101011
000000000000000000000000101010000110000
1101110101000111Z10101011
000000000000000000000000101010010110000
1101110101000111Z10101011
000000000000000000000000101010100110000
1101110101000111Z10101011
000000000000000000000000101010110110000
1101110101000101Z10101011
000000000000000000000000101011000110000
1101110101000101Z10101011
000000000000000000000000101011010110000
// Simulation Cycle 300  Timestamp 30000 ns
1101110101000111Z10101011
000000000000000000000000101011100110000
1101110101100101Z10101011
000000000000000000000000100110010110000
1101110101000101Z10101011
000000000000000000000000100110100110000
1101110101000101Z10101011
000000000000000000000000100110110110000
1101110101000111Z10101011
000000000000000000000000001000110110000
1101110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1101110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11011100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
11011100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100011110110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100000110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000101011110110000
//   firebird7_in_gate1_tessent_scanmux_spare_orange_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000000101100000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
11010100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0 
000000000000000000000000100101000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0 
000000000000000000000000100101010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000000100101100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1 
000000000000000000000000100101110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
// Simulation Cycle 310  Timestamp 31000 ns
11011100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11011101010001X0Z10101011
// + Shift Cycles 
1101110101100101Z10101011
000000000000000000000000001000010110000
1101110101000101Z10101011
000000000000000000000000001000100110000
1101110101100101Z10101011
000000000000000000000000100110000110000
1101110101100101Z10101011
000000000000000000000000100110010110000
1101110101000101Z10101011
000000000000000000000000100110100110000
1101110101000101Z10101011
000000000000000000000000100110110110000
1101110101100101Z10101011
000000000000000000000000001000110110000
// Simulation Cycle 320  Timestamp 32000 ns
1101110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1101110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0 
000000000000000000000000100111000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0 
000000000000000000000000100111010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000000100111100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1 
000000000000000000000000100111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_1_0_1_0 
// Unloading: 1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11011101010001X0Z10101011
// + Shift Cycles 
1101110101000111Z10101011
000000000000000000000000001000010110000
1101110101100101Z10101011
000000000000000000000000001000100110000
1101110101000111Z10101011
000000000000000000000000100110000110000
1101110101100111Z10101011
000000000000000000000000100110010110000
1101110101000101Z10101011
000000000000000000000000100110100110000
// Simulation Cycle 330  Timestamp 33000 ns
1101110101000101Z10101011
000000000000000000000000100110110110000
1101110101000111Z10101011
000000000000000000000000001000110110000
1101110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1101110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11011100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
11011100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100011110110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100000110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000101011110110000
//   firebird7_in_gate1_tessent_scanmux_spare_orange_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000101100010110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
11110100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0 
000000000000000000000000100101000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0 
000000000000000000000000100101010110000
//   firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0], load value = 00111100 
000000000000000000000000101100100110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000000100101100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1 
000000000000000000000000100101110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 16:16    R 16:16   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 13:13    R 13:13   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 12:12    R 12:12   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 11: 4    R 11: 4   firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0] 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_0_0_00111100_1_1_0_1 
// Unloading: 0_0_0_0_0_XXXXXXXX_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
11111100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 340  Timestamp 34000 ns
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000100110000110000
1111110101100101Z10101011
000000000000000000000000100110010110000
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 350  Timestamp 35000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
1111110101000101Z10101011
000000000000000000000000100110100110000
1111110101000101Z10101011
000000000000000000000000100110110110000
1111110101100101Z10101011
000000000000000000000000001000110110000
1111110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0 
000000000000000000000000100111000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0 
000000000000000000000000100111010110000
//   firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0], expected value = 00111100 
000000000000000000000000101100110110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000000100111100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1 
000000000000000000000000100111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 16:16    R 16:16   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 13:13    R 13:13   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 12:12    R 12:12   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 11: 4    R 11: 4   firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0] 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_1_00000000_0_0_1_0 
// Unloading: 1_1_1_0_0_00111100_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 360  Timestamp 36000 ns
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101100101Z10101011
000000000000000000000000001000100110000
1111110101000111Z10101011
000000000000000000000000100110000110000
1111110101000111Z10101011
000000000000000000000000100110010110000
1111110101000101Z10101011
000000000000000000000000101101000110000
1111110101000101Z10101011
000000000000000000000000101101010110000
1111110101000111Z10101011
000000000000000000000000101101100110000
1111110101000111Z10101011
000000000000000000000000101101110110000
1111110101000111Z10101011
000000000000000000000000101110000110000
1111110101000111Z10101011
000000000000000000000000101110010110000
// Simulation Cycle 370  Timestamp 37000 ns
1111110101000101Z10101011
000000000000000000000000101110100110000
1111110101000101Z10101011
000000000000000000000000101110110110000
1111110101100101Z10101011
000000000000000000000000100110100110000
1111110101000101Z10101011
000000000000000000000000100110110110000
1111110101000111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
11111100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100011110110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100000110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100010110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000101111000110000
//   firebird7_in_gate1_tessent_scanmux_spare_insysbist_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000000101111010110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
11100100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0 
000000000000000000000000100101000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0 
000000000000000000000000100101010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000000100101100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1 
000000000000000000000000100101110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
// Simulation Cycle 380  Timestamp 38000 ns
11101100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11101110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11101101010001X0Z10101011
// + Shift Cycles 
1110110101100101Z10101011
000000000000000000000000001000010110000
1110110101000101Z10101011
000000000000000000000000001000100110000
1110110101100101Z10101011
000000000000000000000000100110000110000
1110110101100101Z10101011
000000000000000000000000100110010110000
1110110101000101Z10101011
000000000000000000000000100110100110000
1110110101000101Z10101011
000000000000000000000000100110110110000
1110110101100101Z10101011
000000000000000000000000001000110110000
// Simulation Cycle 390  Timestamp 39000 ns
1110110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1110110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11101100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0 
000000000000000000000000100111000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0 
000000000000000000000000100111010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000000100111100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1 
000000000000000000000000100111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_1_0_0_1_0 
// Unloading: 1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11101100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11101101010001X0Z10101011
// + Shift Cycles 
1110110101000111Z10101011
000000000000000000000000001000010110000
1110110101100101Z10101011
000000000000000000000000001000100110000
1110110101000111Z10101011
000000000000000000000000100110000110000
1110110101000111Z10101011
000000000000000000000000100110010110000
1110110101100101Z10101011
000000000000000000000000100110100110000
// Simulation Cycle 400  Timestamp 40000 ns
1110110101000101Z10101011
000000000000000000000000100110110110000
1110110101000111Z10101011
000000000000000000000000001000110110000
1110110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1110110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11101100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
11101100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100011110110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100000110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100010110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000101111000110000
//   firebird7_in_gate1_tessent_scanmux_spare_insysbist_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000101111100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
11110100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0 
000000000000000000000000100101000110000
//   firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0], load value = 01111000 
000000000000000000000000101111110110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0 
000000000000000000000000100101010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000000100101100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1 
000000000000000000000000100101110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 16:16    R 16:16   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 13:13    R 13:13   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 12: 5    R 12: 5   firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0] 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_0_01111000_0_1_1_0_1 
// Unloading: 0_0_0_0_XXXXXXXX_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
11111100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 410  Timestamp 41000 ns
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000100110000110000
1111110101100101Z10101011
000000000000000000000000100110010110000
1111110101000101Z10101011
000000000000000000000000100110100110000
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 420  Timestamp 42000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
1111110101000101Z10101011
000000000000000000000000100110110110000
1111110101100101Z10101011
000000000000000000000000001000110110000
1111110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0 
000000000000000000000000100111000110000
//   firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0], expected value = 01111000 
000000000000000000000000110000000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0 
000000000000000000000000100111010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000000100111100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1 
000000000000000000000000100111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 16:16    R 16:16   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 13:13    R 13:13   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 12: 5    R 12: 5   firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0] 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_1_00000000_0_0_0_1_0 
// Unloading: 1_1_1_0_01111000_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 430  Timestamp 43000 ns
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101100101Z10101011
000000000000000000000000001000100110000
1111110101000111Z10101011
000000000000000000000000100110000110000
1111110101000111Z10101011
000000000000000000000000100110010110000
1111110101000101Z10101011
000000000000000000000000100110100110000
1111110101000101Z10101011
000000000000000000000000110000010110000
1111110101000101Z10101011
000000000000000000000000110000100110000
1111110101000101Z10101011
000000000000000000000000110000110110000
1111110101000111Z10101011
000000000000000000000000110001000110000
1111110101000111Z10101011
000000000000000000000000110001010110000
// Simulation Cycle 440  Timestamp 44000 ns
1111110101000111Z10101011
000000000000000000000000110001100110000
1111110101000111Z10101011
000000000000000000000000110001110110000
1111110101000101Z10101011
000000000000000000000000110010000110000
1111110101100101Z10101011
000000000000000000000000100110110110000
1111110101000111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000100011110110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100000110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100010110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000100100100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110010010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 16:16    R 16:16   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 13: 6    R 13: 6   firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0] 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_11110000_0_0_1_1_0_1 
// Unloading: 0_0_0_XXXXXXXX_0_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
11111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0], load value = 11110000 
000000000000000000000000110010100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 0 
000000000000000000000000100101000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 0 
000000000000000000000000100101010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000000100101100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 1 
000000000000000000000000100101110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
// Simulation Cycle 450  Timestamp 45000 ns
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000100110000110000
1111110101100101Z10101011
000000000000000000000000100110010110000
1111110101000101Z10101011
000000000000000000000000100110100110000
1111110101000101Z10101011
000000000000000000000000100110110110000
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 460  Timestamp 46000 ns
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
1111110101100101Z10101011
000000000000000000000000001000110110000
1111110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0], expected value = 11110000 
000000000000000000000000110010110110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 0 
000000000000000000000000100111000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 0 
000000000000000000000000100111010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000000100111100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 1 
000000000000000000000000100111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 16:16    R 16:16   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 13: 6    R 13: 6   firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0] 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_1_00000000_0_0_0_0_0_0 
// Unloading: 1_1_1_11110000_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
// Simulation Cycle 470  Timestamp 47000 ns
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101000111Z10101011
000000000000000000000000100110000110000
1111110101000111Z10101011
000000000000000000000000100110010110000
1111110101000101Z10101011
000000000000000000000000100110100110000
1111110101000101Z10101011
000000000000000000000000100110110110000
1111110101000101Z10101011
000000000000000000000000110011000110000
1111110101000101Z10101011
000000000000000000000000110011010110000
1111110101000101Z10101011
000000000000000000000000110011100110000
// Simulation Cycle 480  Timestamp 48000 ns
1111110101000101Z10101011
000000000000000000000000110011110110000
1111110101000111Z10101011
000000000000000000000000110100000110000
1111110101000111Z10101011
000000000000000000000000110100010110000
1111110101000111Z10101011
000000000000000000000000110100100110000
1111110101000111Z10101011
000000000000000000000000110100110110000
1111110101100111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
11111100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000000110101010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
// Simulation Cycle 490  Timestamp 49000 ns
10110100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_1_1_0_1 
// Unloading: 0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
10111100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
10111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
10111101010001X0Z10101011
// + Shift Cycles 
1011110101100101Z10101011
000000000000000000000000001000010110000
1011110101000101Z10101011
000000000000000000000000001000100110000
1011110101100101Z10101011
000000000000000000000000001000110110000
1011110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1011110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
10111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_1_0_0 
// Unloading: 0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
// Simulation Cycle 500  Timestamp 50000 ns
10111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
10111101010001X0Z10101011
// + Shift Cycles 
1011110101000111Z10101011
000000000000000000000000001000010110000
1011110101000101Z10101011
000000000000000000000000001000100110000
1011110101100111Z10101011
000000000000000000000000001000110110000
1011110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1011110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
10111100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
10111100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110101100110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110101110110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110010110000
//   u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111000110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111010110000
//   u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111110110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000000110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000010110000
//   u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000110110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001000110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001010110000
//   u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
11110100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111001110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111010000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111010010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111010100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111010110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111011000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111011010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 0 
000000000000000000000000111011100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], load value = 0 
000000000000000000000000111011110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111100000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111100010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111100100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111100110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111101000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111101010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111101100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 20:20    R 20:20   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 19:19    R 19:19   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 18:18    R 18:18   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 17:17    R 17:17   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 16:16    R 16:16   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 15:15    R 15:15   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 14:14    R 14:14   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 13:13    R 13:13   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 12:12    R 12:12   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_1_1_1_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_X_X_X_X_X_X_X_X_X_X_X_X_X_X_X_X_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
// Simulation Cycle 510  Timestamp 51000 ns
11111100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000001000110110000
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 520  Timestamp 52000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 530  Timestamp 53000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
1111110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111101110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000000111110000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000000111110010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000000111110100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111110110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000000111111000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000000111111010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 0 
000000000000000000000000111111100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], expected value = 0 
000000000000000000000000111111110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000000000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000000010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000000100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001000000110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000001000001000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001000001010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000001100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 20:20    R 20:20   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 19:19    R 19:19   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 18:18    R 18:18   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 17:17    R 17:17   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 16:16    R 16:16   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 15:15    R 15:15   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 14:14    R 14:14   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 13:13    R 13:13   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 12:12    R 12:12   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_0_0 
// Unloading: 1_1_1_1_1_1_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100111Z10101011
000000000000000000000000001000110110000
// Simulation Cycle 540  Timestamp 54000 ns
1111110101100111Z10101011
000000000000000000000001000001110110000
1111110101000101Z10101011
000000000000000000000001000010000110000
1111110101000101Z10101011
000000000000000000000001000010010110000
1111110101000111Z10101011
000000000000000000000001000010100110000
1111110101000111Z10101011
000000000000000000000001000010110110000
1111110101000111Z10101011
000000000000000000000001000011000110000
1111110101000111Z10101011
000000000000000000000001000011010110000
1111110101000101Z10101011
000000000000000000000001000011100110000
1111110101000101Z10101011
000000000000000000000001000011110110000
1111110101000101Z10101011
000000000000000000000001000100000110000
// Simulation Cycle 550  Timestamp 55000 ns
1111110101000101Z10101011
000000000000000000000001000100010110000
1111110101000111Z10101011
000000000000000000000001000100100110000
1111110101000111Z10101011
000000000000000000000001000100110110000
1111110101000111Z10101011
000000000000000000000001000101000110000
1111110101000111Z10101011
000000000000000000000001000101010110000
1111110101000111Z10101011
000000000000000000000001000101100110000
1111110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110101100110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so 
000000000000000000000001000101110110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110010110000
//   u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111000110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111010110000
//   u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111110110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000000110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000010110000
//   u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000110110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001000110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001010110000
//   u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 44:44    R 44:44   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 42:42    R 42:42   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 41:41    R 41:41   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 40:40    R 40:40   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 39:39    R 39:39   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 38:38    R 38:38   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 37:37    R 37:37   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 36:36    R 36:36   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 35:35    R 35:35   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W 34:34    R 34:34   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 33:33    R 33:33   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 32:32    R 32:32   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 31:31    R 31:31   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W 30:30    R 30:30   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 29:29    R 29:29   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 28: 4    R 28: 4   u_upm_0.upm_inst.UPM_STATUS_reg.DR[24:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0_0011110000111111110000000_1_1_0_1 
// Unloading: 0_0_X_X_X_X_X_X_X_X_X_X_X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXX_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
11111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111001110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111010000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111010010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111010100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111010110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000001000110000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000001000110010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000001000110100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000001000110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111100000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111100010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111100100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111100110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000001000111000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111101010110000
//   u_upm_0.upm_inst.UPM_STATUS_reg.DR[24:0], load value = 0011110000111111110000000 
000000000000000000000001000111010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111101100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
// Simulation Cycle 560  Timestamp 56000 ns
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000001000110110000
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 570  Timestamp 57000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 580  Timestamp 58000 ns
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 590  Timestamp 59000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 600  Timestamp 60000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
1111110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111101110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000000111110000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000000111110010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000000111110100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111110110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000111100110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000111110110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001001000000110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001001000010110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000000000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000000010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000000100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001000000110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001001000100110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001000001010110000
//   u_upm_0.upm_inst.UPM_STATUS_reg.DR[24:0], expected value = 0011110000111111110000000 
000000000000000000000001001000110110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000001100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 44:44    R 44:44   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 42:42    R 42:42   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 41:41    R 41:41   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 40:40    R 40:40   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 39:39    R 39:39   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 38:38    R 38:38   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 37:37    R 37:37   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 36:36    R 36:36   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 35:35    R 35:35   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W 34:34    R 34:34   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 33:33    R 33:33   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 32:32    R 32:32   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 31:31    R 31:31   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W 30:30    R 30:30   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 29:29    R 29:29   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 28: 4    R 28: 4   u_upm_0.upm_inst.UPM_STATUS_reg.DR[24:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0000000000000000000000001_0_1_0_0 
// Unloading: 1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0_0011110000111111110000000_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
// Simulation Cycle 610  Timestamp 61000 ns
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000001000001110110000
1111110101100101Z10101011
000000000000000000000001001001000110000
1111110101000101Z10101011
000000000000000000000001001001010110000
1111110101000101Z10101011
000000000000000000000001001001100110000
1111110101000101Z10101011
000000000000000000000001001001110110000
1111110101000101Z10101011
000000000000000000000001001010000110000
// Simulation Cycle 620  Timestamp 62000 ns
1111110101000101Z10101011
000000000000000000000001001010010110000
1111110101000101Z10101011
000000000000000000000001001010100110000
1111110101000111Z10101011
000000000000000000000001001010110110000
1111110101000111Z10101011
000000000000000000000001001011000110000
1111110101000111Z10101011
000000000000000000000001001011010110000
1111110101000111Z10101011
000000000000000000000001001011100110000
1111110101000111Z10101011
000000000000000000000001001011110110000
1111110101000111Z10101011
000000000000000000000001001100000110000
1111110101000111Z10101011
000000000000000000000001001100010110000
1111110101000111Z10101011
000000000000000000000001001100100110000
// Simulation Cycle 630  Timestamp 63000 ns
1111110101000101Z10101011
000000000000000000000001001100110110000
1111110101000101Z10101011
000000000000000000000001001101000110000
1111110101000101Z10101011
000000000000000000000001001101010110000
1111110101000101Z10101011
000000000000000000000001001101100110000
1111110101000111Z10101011
000000000000000000000001001101110110000
1111110101000111Z10101011
000000000000000000000001001110000110000
1111110101000111Z10101011
000000000000000000000001001110010110000
1111110101000111Z10101011
000000000000000000000001001110100110000
1111110101000101Z10101011
000000000000000000000001001110110110000
1111110101000101Z10101011
000000000000000000000001001111000110000
// Simulation Cycle 640  Timestamp 64000 ns
1111110101100101Z10101011
000000000000000000000001000010000110000
1111110101000111Z10101011
000000000000000000000001000010010110000
1111110101000111Z10101011
000000000000000000000001000010100110000
1111110101000111Z10101011
000000000000000000000001000010110110000
1111110101000111Z10101011
000000000000000000000001000011000110000
1111110101000111Z10101011
000000000000000000000001000011010110000
1111110101000111Z10101011
000000000000000000000001000011100110000
1111110101000111Z10101011
000000000000000000000001000011110110000
1111110101000111Z10101011
000000000000000000000001000100000110000
1111110101000111Z10101011
000000000000000000000001000100010110000
// Simulation Cycle 650  Timestamp 65000 ns
1111110101000111Z10101011
000000000000000000000001000100100110000
1111110101000111Z10101011
000000000000000000000001000100110110000
1111110101000111Z10101011
000000000000000000000001000101000110000
1111110101000111Z10101011
000000000000000000000001000101010110000
1111110101000111Z10101011
000000000000000000000001000101100110000
1111110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110101100110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110101110110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so 
000000000000000000000001001111010110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110010110000
//   u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111000110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111010110000
//   u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111110110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000000110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000010110000
//   u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000110110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001000110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001010110000
//   u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 41:41    R 41:41   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 40:40    R 40:40   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 39:39    R 39:39   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 38:38    R 38:38   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 37:37    R 37:37   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 36:36    R 36:36   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 35:35    R 35:35   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 34:34    R 34:34   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 33:33    R 33:33   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 32:32    R 32:32   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 31:31    R 31:31   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W 30:30    R 30:30   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 29:29    R 29:29   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 28:28    R 28:28   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 27:27    R 27:27   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W 26:26    R 26:26   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 25: 5    R 25: 5   u_upm_0.upm_inst.COUNTER_RESULT_reg.DR[20:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_011110000111111110000_0_1_1_0_1 
// Unloading: 0_0_X_X_X_X_X_X_X_X_X_X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXX_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
11111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111001110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111010000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111010010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111010100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111010110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000001000110000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000001000110010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000001000110100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000001000110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111100000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000001001111100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 0 
000000000000000000000001001111110110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], load value = 0 
000000000000000000000001010000000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111101000110000
//   u_upm_0.upm_inst.COUNTER_RESULT_reg.DR[20:0], load value = 011110000111111110000 
000000000000000000000001010000010110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111101010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111101100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
// Simulation Cycle 660  Timestamp 66000 ns
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000001000110110000
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 670  Timestamp 67000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 680  Timestamp 68000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 690  Timestamp 69000 ns
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 700  Timestamp 70000 ns
11111101011001X0Z10101011
1111110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111101110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000000111110000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000000111110010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000000111110100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111110110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000111100110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000111110110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001001000000110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001001000010110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000000000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001010000100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 0 
000000000000000000000001010000110110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], expected value = 0 
000000000000000000000001010001000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000001000001000110000
//   u_upm_0.upm_inst.COUNTER_RESULT_reg.DR[20:0], expected value = 011110000111111110000 
000000000000000000000001010001010110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001000001010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000001100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 41:41    R 41:41   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 40:40    R 40:40   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 39:39    R 39:39   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 38:38    R 38:38   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 37:37    R 37:37   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 36:36    R 36:36   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 35:35    R 35:35   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 34:34    R 34:34   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 33:33    R 33:33   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 32:32    R 32:32   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 31:31    R 31:31   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W 30:30    R 30:30   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 29:29    R 29:29   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 28:28    R 28:28   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 27:27    R 27:27   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W 26:26    R 26:26   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 25: 5    R 25: 5   u_upm_0.upm_inst.COUNTER_RESULT_reg.DR[20:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_000000000000000000000_0_0_1_0_0 
// Unloading: 1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_011110000111111110000_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000001000001110110000
// Simulation Cycle 710  Timestamp 71000 ns
1111110101000101Z10101011
000000000000000000000001000010000110000
1111110101000101Z10101011
000000000000000000000001010001100110000
1111110101000101Z10101011
000000000000000000000001010001110110000
1111110101000101Z10101011
000000000000000000000001010010000110000
1111110101000101Z10101011
000000000000000000000001010010010110000
1111110101000111Z10101011
000000000000000000000001010010100110000
1111110101000111Z10101011
000000000000000000000001010010110110000
1111110101000111Z10101011
000000000000000000000001010011000110000
1111110101000111Z10101011
000000000000000000000001010011010110000
1111110101000111Z10101011
000000000000000000000001010011100110000
// Simulation Cycle 720  Timestamp 72000 ns
1111110101000111Z10101011
000000000000000000000001010011110110000
1111110101000111Z10101011
000000000000000000000001010100000110000
1111110101000111Z10101011
000000000000000000000001010100010110000
1111110101000101Z10101011
000000000000000000000001010100100110000
1111110101000101Z10101011
000000000000000000000001010100110110000
1111110101000101Z10101011
000000000000000000000001010101000110000
1111110101000101Z10101011
000000000000000000000001010101010110000
1111110101000111Z10101011
000000000000000000000001010101100110000
1111110101000111Z10101011
000000000000000000000001010101110110000
1111110101000111Z10101011
000000000000000000000001010110000110000
// Simulation Cycle 730  Timestamp 73000 ns
1111110101000111Z10101011
000000000000000000000001010110010110000
1111110101000101Z10101011
000000000000000000000001010110100110000
1111110101100101Z10101011
000000000000000000000001000010010110000
1111110101000101Z10101011
000000000000000000000001000010100110000
1111110101000101Z10101011
000000000000000000000001000010110110000
1111110101000101Z10101011
000000000000000000000001000011000110000
1111110101000111Z10101011
000000000000000000000001000011010110000
1111110101000111Z10101011
000000000000000000000001000011100110000
1111110101000111Z10101011
000000000000000000000001000011110110000
1111110101000111Z10101011
000000000000000000000001000100000110000
// Simulation Cycle 740  Timestamp 74000 ns
1111110101000111Z10101011
000000000000000000000001000100010110000
1111110101000111Z10101011
000000000000000000000001000100100110000
1111110101000111Z10101011
000000000000000000000001000100110110000
1111110101000111Z10101011
000000000000000000000001000101000110000
1111110101000111Z10101011
000000000000000000000001000101010110000
1111110101000111Z10101011
000000000000000000000001000101100110000
1111110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110101100110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110101110110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so 
000000000000000000000001010110110110000
//   u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111000110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111010110000
//   u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111110110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000000110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000010110000
//   u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000110110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001000110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001010110000
//   u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 46:46    R 46:46   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 44:44    R 44:44   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 42:42    R 42:42   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 41:41    R 41:41   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 40:40    R 40:40   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 39:39    R 39:39   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 38:38    R 38:38   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 37:37    R 37:37   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 36:36    R 36:36   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W 35:35    R 35:35   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 34:34    R 34:34   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 33:33    R 33:33   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 32:32    R 32:32   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W 31: 6    R 31: 6   u_upm_0.upm_inst.COUNTER_CTRL_reg.DR[25:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_1_1_1_1_1_1_1_1_1_1_1_1_1_1_11110000111111110000000011_0_0_1_1_0_1 
// Unloading: 0_0_X_X_X_X_X_X_X_X_X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
11111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111001110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111010000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111010010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111010100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111010110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000001000110000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000001000110010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000001000110100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000001000110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111100000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111100010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111100100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111100110110000
//   u_upm_0.upm_inst.COUNTER_CTRL_reg.DR[25:0], load value = 11110000111111110000000011 
000000000000000000000001010111000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111101000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111101010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111101100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
// Simulation Cycle 750  Timestamp 75000 ns
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000001000110110000
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 760  Timestamp 76000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 770  Timestamp 77000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 780  Timestamp 78000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 790  Timestamp 79000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
1111110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111101110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000000111110000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000000111110010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000000111110100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111110110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000111100110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000111110110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001001000000110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001001000010110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000000000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000000010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000000100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001000000110110000
//   u_upm_0.upm_inst.COUNTER_CTRL_reg.DR[25:0], expected value = 11110000111111110000000011 
000000000000000000000001010111010110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000001000001000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001000001010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000001100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 46:46    R 46:46   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 44:44    R 44:44   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 42:42    R 42:42   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 41:41    R 41:41   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 40:40    R 40:40   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 39:39    R 39:39   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 38:38    R 38:38   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 37:37    R 37:37   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 36:36    R 36:36   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W 35:35    R 35:35   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 34:34    R 34:34   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 33:33    R 33:33   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 32:32    R 32:32   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W 31: 6    R 31: 6   u_upm_0.upm_inst.COUNTER_CTRL_reg.DR[25:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_00000000000000000000000000_0_0_0_1_0_0 
// Unloading: 0_1_1_1_1_1_1_1_1_1_1_1_1_1_1_11110000111111110000000011_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
// Simulation Cycle 800  Timestamp 80000 ns
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000001000001110110000
1111110101000101Z10101011
000000000000000000000001000010000110000
1111110101000101Z10101011
000000000000000000000001000010010110000
1111110101000111Z10101011
000000000000000000000001010111100110000
1111110101000111Z10101011
000000000000000000000001010111110110000
// Simulation Cycle 810  Timestamp 81000 ns
1111110101000101Z10101011
000000000000000000000001011000000110000
1111110101000101Z10101011
000000000000000000000001011000010110000
1111110101000101Z10101011
000000000000000000000001011000100110000
1111110101000101Z10101011
000000000000000000000001011000110110000
1111110101000101Z10101011
000000000000000000000001011001000110000
1111110101000101Z10101011
000000000000000000000001011001010110000
1111110101000101Z10101011
000000000000000000000001011001100110000
1111110101000101Z10101011
000000000000000000000001011001110110000
1111110101000111Z10101011
000000000000000000000001011010000110000
1111110101000111Z10101011
000000000000000000000001011010010110000
// Simulation Cycle 820  Timestamp 82000 ns
1111110101000111Z10101011
000000000000000000000001011010100110000
1111110101000111Z10101011
000000000000000000000001011010110110000
1111110101000111Z10101011
000000000000000000000001011011000110000
1111110101000111Z10101011
000000000000000000000001011011010110000
1111110101000111Z10101011
000000000000000000000001011011100110000
1111110101000111Z10101011
000000000000000000000001011011110110000
1111110101000101Z10101011
000000000000000000000001011100000110000
1111110101000101Z10101011
000000000000000000000001011100010110000
1111110101000101Z10101011
000000000000000000000001011100100110000
1111110101000101Z10101011
000000000000000000000001011100110110000
// Simulation Cycle 830  Timestamp 83000 ns
1111110101000111Z10101011
000000000000000000000001011101000110000
1111110101000111Z10101011
000000000000000000000001011101010110000
1111110101000111Z10101011
000000000000000000000001011101100110000
1111110101000111Z10101011
000000000000000000000001011101110110000
1111110101100111Z10101011
000000000000000000000001000010100110000
1111110101000111Z10101011
000000000000000000000001000010110110000
1111110101000111Z10101011
000000000000000000000001000011000110000
1111110101000111Z10101011
000000000000000000000001000011010110000
1111110101000111Z10101011
000000000000000000000001000011100110000
1111110101000111Z10101011
000000000000000000000001000011110110000
// Simulation Cycle 840  Timestamp 84000 ns
1111110101000111Z10101011
000000000000000000000001000100000110000
1111110101000111Z10101011
000000000000000000000001000100010110000
1111110101000111Z10101011
000000000000000000000001000100100110000
1111110101000111Z10101011
000000000000000000000001000100110110000
1111110101000111Z10101011
000000000000000000000001000101000110000
1111110101000111Z10101011
000000000000000000000001000101010110000
1111110101000111Z10101011
000000000000000000000001000101100110000
1111110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110101100110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110101110110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110010110000
//   u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so 
000000000000000000000001011110000110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111000110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111010110000
//   u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111110110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000000110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000010110000
//   u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000110110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001000110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001010110000
//   u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 48:48    R 48:48   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 47:47    R 47:47   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 46:46    R 46:46   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 45:45    R 45:45   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 44:44    R 44:44   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 42:42    R 42:42   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 41:41    R 41:41   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 40:40    R 40:40   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 39:39    R 39:39   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 38:38    R 38:38   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W 37:37    R 37:37   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 36:36    R 36:36   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 35:35    R 35:35   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 34: 7    R 34: 7   u_upm_0.upm_inst.CBB_reg.DR[27:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_1_1_1_1_1_1_1_1_1_1_1_1110000111111110000000011111_1_0_0_1_1_0_1 
// Unloading: 0_0_X_X_X_X_X_X_X_X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
// Simulation Cycle 850  Timestamp 85000 ns
11111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000001100010110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], load value = 0 
000000000000000000000001011110010110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111010000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111010010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111010100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111010110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000001000110000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000001000110010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000001000110100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000001000110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111100000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111100010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111100100110000
//   u_upm_0.upm_inst.CBB_reg.DR[27:0], load value = 1110000111111110000000011111 
000000000000000000000001011110100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111100110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111101000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111101010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111101100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000001000110110000
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 860  Timestamp 86000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 870  Timestamp 87000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 880  Timestamp 88000 ns
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 890  Timestamp 89000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 900  Timestamp 90000 ns
1111110101000101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001110000110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], expected value = 0 
000000000000000000000001011110110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000000111110000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000000111110010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000000111110100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111110110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000111100110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000111110110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001001000000110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001001000010110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000000000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000000010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000000100110000
//   u_upm_0.upm_inst.CBB_reg.DR[27:0], expected value = 1110000111111110000000011111 
000000000000000000000001011111000110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001000000110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000001000001000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001000001010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000001100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 48:48    R 48:48   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 47:47    R 47:47   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 46:46    R 46:46   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 45:45    R 45:45   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 44:44    R 44:44   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 42:42    R 42:42   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 41:41    R 41:41   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 40:40    R 40:40   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 39:39    R 39:39   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 38:38    R 38:38   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W 37:37    R 37:37   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 36:36    R 36:36   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 35:35    R 35:35   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 34: 7    R 34: 7   u_upm_0.upm_inst.CBB_reg.DR[27:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_0_0_0_0_0_0_0_1_0000000000000000000000000000_0_0_0_0_1_0_0 
// Unloading: 0_0_0_1_1_1_1_1_1_1_1_1_1_1_1110000111111110000000011111_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000001000001110110000
1111110101000101Z10101011
000000000000000000000001000010000110000
// Simulation Cycle 910  Timestamp 91000 ns
1111110101000101Z10101011
000000000000000000000001000010010110000
1111110101000111Z10101011
000000000000000000000001000010100110000
1111110101000111Z10101011
000000000000000000000001011111010110000
1111110101000111Z10101011
000000000000000000000001011111100110000
1111110101000111Z10101011
000000000000000000000001011111110110000
1111110101000111Z10101011
000000000000000000000001100000000110000
1111110101000111Z10101011
000000000000000000000001100000010110000
1111110101000101Z10101011
000000000000000000000001100000100110000
1111110101000101Z10101011
000000000000000000000001100000110110000
1111110101000101Z10101011
000000000000000000000001100001000110000
// Simulation Cycle 920  Timestamp 92000 ns
1111110101000101Z10101011
000000000000000000000001100001010110000
1111110101000101Z10101011
000000000000000000000001100001100110000
1111110101000101Z10101011
000000000000000000000001100001110110000
1111110101000101Z10101011
000000000000000000000001100010000110000
1111110101000101Z10101011
000000000000000000000001100010010110000
1111110101000111Z10101011
000000000000000000000001100010100110000
1111110101000111Z10101011
000000000000000000000001100010110110000
1111110101000111Z10101011
000000000000000000000001100011000110000
1111110101000111Z10101011
000000000000000000000001100011010110000
1111110101000111Z10101011
000000000000000000000001100011100110000
// Simulation Cycle 930  Timestamp 93000 ns
1111110101000111Z10101011
000000000000000000000001100011110110000
1111110101000111Z10101011
000000000000000000000001100100000110000
1111110101000111Z10101011
000000000000000000000001100100010110000
1111110101000101Z10101011
000000000000000000000001100100100110000
1111110101000101Z10101011
000000000000000000000001100100110110000
1111110101000101Z10101011
000000000000000000000001100101000110000
1111110101000101Z10101011
000000000000000000000001100101010110000
1111110101000111Z10101011
000000000000000000000001100101100110000
1111110101000111Z10101011
000000000000000000000001100101110110000
1111110101000111Z10101011
000000000000000000000001100110000110000
// Simulation Cycle 940  Timestamp 94000 ns
1111110101100111Z10101011
000000000000000000000001000010110110000
1111110101000111Z10101011
000000000000000000000001000011000110000
1111110101000111Z10101011
000000000000000000000001000011010110000
1111110101000111Z10101011
000000000000000000000001000011100110000
1111110101000111Z10101011
000000000000000000000001000011110110000
1111110101000111Z10101011
000000000000000000000001000100000110000
1111110101000111Z10101011
000000000000000000000001000100010110000
1111110101000111Z10101011
000000000000000000000001000100100110000
1111110101000111Z10101011
000000000000000000000001000100110110000
1111110101000111Z10101011
000000000000000000000001000101000110000
// Simulation Cycle 950  Timestamp 95000 ns
1111110101000111Z10101011
000000000000000000000001000101010110000
1111110101000101Z10101011
000000000000000000000001000101100110000
1111110101000101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110101100110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110101110110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110010110000
//   u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so 
000000000000000000000001100110010110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111000110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111010110000
//   u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111110110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000000110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000010110000
//   u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000110110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001000110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001010110000
//   u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 44:44    R 44:44   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 42:42    R 42:42   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 41:41    R 41:41   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 40:40    R 40:40   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 39:39    R 39:39   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 38:38    R 38:38   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 37:37    R 37:37   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 36:36    R 36:36   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 35:35    R 35:35   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W 34:34    R 34:34   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 33:33    R 33:33   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 32: 8    R 32: 8   u_upm_1.upm_inst.UPM_STATUS_reg.DR[24:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_1_1_1_1_1_1_1_1_1_1_1100001111111100000000111_1_1_0_0_1_1_0_1 
// Unloading: 0_0_X_X_X_X_X_X_X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
11111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111001110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111010000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111010010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111010100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111010110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000001000110000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000001000110010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000001000110100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000001000110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111100000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111100010110000
//   u_upm_1.upm_inst.UPM_STATUS_reg.DR[24:0], load value = 1100001111111100000000111 
000000000000000000000001100110100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111100100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111100110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111101000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111101010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111101100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
// Simulation Cycle 960  Timestamp 96000 ns
1111110101100101Z10101011
000000000000000000000000001000110110000
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 970  Timestamp 97000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 980  Timestamp 98000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 990  Timestamp 99000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1000  Timestamp 100000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
1111110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111101110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000000111110000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000000111110010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000000111110100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111110110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000111100110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000111110110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001001000000110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001001000010110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000000000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000000010110000
//   u_upm_1.upm_inst.UPM_STATUS_reg.DR[24:0], expected value = 1100001111111100000000111 
000000000000000000000001100110110110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000000100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001000000110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000001000001000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001000001010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000001100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 44:44    R 44:44   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 42:42    R 42:42   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 41:41    R 41:41   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 40:40    R 40:40   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 39:39    R 39:39   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 38:38    R 38:38   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 37:37    R 37:37   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 36:36    R 36:36   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 35:35    R 35:35   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W 34:34    R 34:34   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 33:33    R 33:33   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 32: 8    R 32: 8   u_upm_1.upm_inst.UPM_STATUS_reg.DR[24:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_0_0_0_0_0_0_1_0000000000000000000000001_0_0_0_0_0_1_0_0 
// Unloading: 1_1_1_1_1_1_1_1_1_1_1_1_1_1100001111111100000000111_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100111Z10101011
000000000000000000000000001000110110000
// Simulation Cycle 1010  Timestamp 101000 ns
1111110101000111Z10101011
000000000000000000000001000001110110000
1111110101000101Z10101011
000000000000000000000001000010000110000
1111110101000101Z10101011
000000000000000000000001000010010110000
1111110101000111Z10101011
000000000000000000000001000010100110000
1111110101000111Z10101011
000000000000000000000001000010110110000
1111110101100111Z10101011
000000000000000000000001100111000110000
1111110101000111Z10101011
000000000000000000000001100111010110000
1111110101000111Z10101011
000000000000000000000001100111100110000
1111110101000101Z10101011
000000000000000000000001100111110110000
1111110101000101Z10101011
000000000000000000000001101000000110000
// Simulation Cycle 1020  Timestamp 102000 ns
1111110101000101Z10101011
000000000000000000000001101000010110000
1111110101000101Z10101011
000000000000000000000001101000100110000
1111110101000101Z10101011
000000000000000000000001101000110110000
1111110101000101Z10101011
000000000000000000000001101001000110000
1111110101000101Z10101011
000000000000000000000001101001010110000
1111110101000101Z10101011
000000000000000000000001101001100110000
1111110101000111Z10101011
000000000000000000000001101001110110000
1111110101000111Z10101011
000000000000000000000001101010000110000
1111110101000111Z10101011
000000000000000000000001101010010110000
1111110101000111Z10101011
000000000000000000000001101010100110000
// Simulation Cycle 1030  Timestamp 103000 ns
1111110101000111Z10101011
000000000000000000000001101010110110000
1111110101000111Z10101011
000000000000000000000001101011000110000
1111110101000111Z10101011
000000000000000000000001101011010110000
1111110101000111Z10101011
000000000000000000000001101011100110000
1111110101000101Z10101011
000000000000000000000001101011110110000
1111110101000101Z10101011
000000000000000000000001101100000110000
1111110101000101Z10101011
000000000000000000000001101100010110000
1111110101000101Z10101011
000000000000000000000001101100100110000
1111110101000111Z10101011
000000000000000000000001101100110110000
1111110101000111Z10101011
000000000000000000000001101101000110000
// Simulation Cycle 1040  Timestamp 104000 ns
1111110101100111Z10101011
000000000000000000000001000011000110000
1111110101000111Z10101011
000000000000000000000001000011010110000
1111110101000111Z10101011
000000000000000000000001000011100110000
1111110101000111Z10101011
000000000000000000000001000011110110000
1111110101000111Z10101011
000000000000000000000001000100000110000
1111110101000111Z10101011
000000000000000000000001000100010110000
1111110101000111Z10101011
000000000000000000000001000100100110000
1111110101000111Z10101011
000000000000000000000001000100110110000
1111110101000111Z10101011
000000000000000000000001000101000110000
1111110101000111Z10101011
000000000000000000000001000101010110000
// Simulation Cycle 1050  Timestamp 105000 ns
1111110101000111Z10101011
000000000000000000000001000101100110000
1111110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110101100110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110101110110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110010110000
//   u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so 
000000000000000000000001101101010110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111010110000
//   u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111110110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000000110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000010110000
//   u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000110110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001000110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001010110000
//   u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 41:41    R 41:41   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 40:40    R 40:40   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 39:39    R 39:39   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 38:38    R 38:38   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 37:37    R 37:37   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 36:36    R 36:36   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 35:35    R 35:35   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 34:34    R 34:34   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 33:33    R 33:33   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 32:32    R 32:32   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 31:31    R 31:31   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W 30:30    R 30:30   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 29: 9    R 29: 9   u_upm_1.upm_inst.COUNTER_RESULT_reg.DR[20:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_1_1_1_1_1_1_1_1_1_100001111111100000000_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_X_X_X_X_X_X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
11111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111001110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111010000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111010010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111010100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111010110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000001000110000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000001000110010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000001000110100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000001000110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111100000110000
//   u_upm_1.upm_inst.COUNTER_RESULT_reg.DR[20:0], load value = 100001111111100000000 
000000000000000000000001101101100110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111100010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111100100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111100110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111101000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111101010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111101100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000001000110110000
// Simulation Cycle 1060  Timestamp 106000 ns
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 1070  Timestamp 107000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1080  Timestamp 108000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1090  Timestamp 109000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
1111110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111101110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000000111110000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000000111110010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000000111110100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111110110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000111100110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000111110110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001001000000110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001001000010110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000000000110000
//   u_upm_1.upm_inst.COUNTER_RESULT_reg.DR[20:0], expected value = 100001111111100000000 
000000000000000000000001101101110110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000000010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000000100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001000000110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000001000001000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001000001010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000001100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 41:41    R 41:41   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 40:40    R 40:40   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 39:39    R 39:39   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 38:38    R 38:38   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 37:37    R 37:37   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 36:36    R 36:36   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 35:35    R 35:35   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 34:34    R 34:34   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 33:33    R 33:33   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 32:32    R 32:32   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 31:31    R 31:31   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W 30:30    R 30:30   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 29: 9    R 29: 9   u_upm_1.upm_inst.COUNTER_RESULT_reg.DR[20:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_0_0_0_0_0_1_000000000000000000000_0_0_0_0_0_0_1_0_0 
// Unloading: 1_1_1_1_1_1_1_1_1_1_1_1_100001111111100000000_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
// Simulation Cycle 1100  Timestamp 110000 ns
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000001000001110110000
1111110101000101Z10101011
000000000000000000000001000010000110000
1111110101000101Z10101011
000000000000000000000001000010010110000
1111110101000111Z10101011
000000000000000000000001000010100110000
1111110101000111Z10101011
000000000000000000000001000010110110000
// Simulation Cycle 1110  Timestamp 111000 ns
1111110101000111Z10101011
000000000000000000000001000011000110000
1111110101000101Z10101011
000000000000000000000001101110000110000
1111110101000101Z10101011
000000000000000000000001101110010110000
1111110101000101Z10101011
000000000000000000000001101110100110000
1111110101000101Z10101011
000000000000000000000001101110110110000
1111110101000101Z10101011
000000000000000000000001101111000110000
1111110101000101Z10101011
000000000000000000000001101111010110000
1111110101000101Z10101011
000000000000000000000001101111100110000
1111110101000101Z10101011
000000000000000000000001101111110110000
1111110101000111Z10101011
000000000000000000000001110000000110000
// Simulation Cycle 1120  Timestamp 112000 ns
1111110101000111Z10101011
000000000000000000000001110000010110000
1111110101000111Z10101011
000000000000000000000001110000100110000
1111110101000111Z10101011
000000000000000000000001110000110110000
1111110101000111Z10101011
000000000000000000000001110001000110000
1111110101000111Z10101011
000000000000000000000001110001010110000
1111110101000111Z10101011
000000000000000000000001110001100110000
1111110101000111Z10101011
000000000000000000000001110001110110000
1111110101000101Z10101011
000000000000000000000001110010000110000
1111110101000101Z10101011
000000000000000000000001110010010110000
1111110101000101Z10101011
000000000000000000000001110010100110000
// Simulation Cycle 1130  Timestamp 113000 ns
1111110101000101Z10101011
000000000000000000000001110010110110000
1111110101000111Z10101011
000000000000000000000001110011000110000
1111110101100111Z10101011
000000000000000000000001000011010110000
1111110101000111Z10101011
000000000000000000000001000011100110000
1111110101000111Z10101011
000000000000000000000001000011110110000
1111110101000111Z10101011
000000000000000000000001000100000110000
1111110101000111Z10101011
000000000000000000000001000100010110000
1111110101000111Z10101011
000000000000000000000001000100100110000
1111110101000111Z10101011
000000000000000000000001000100110110000
1111110101000111Z10101011
000000000000000000000001000101000110000
// Simulation Cycle 1140  Timestamp 114000 ns
1111110101000111Z10101011
000000000000000000000001000101010110000
1111110101000111Z10101011
000000000000000000000001000101100110000
1111110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110101100110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110101110110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110010110000
//   u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111000110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so 
000000000000000000000001110011010110000
//   u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111110110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000000110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000010110000
//   u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000110110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001000110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001010110000
//   u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 46:46    R 46:46   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 44:44    R 44:44   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 42:42    R 42:42   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 41:41    R 41:41   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 40:40    R 40:40   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 39:39    R 39:39   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 38:38    R 38:38   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 37:37    R 37:37   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 36:36    R 36:36   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W 35:10    R 35:10   u_upm_1.upm_inst.COUNTER_CTRL_reg.DR[25:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_1_1_1_1_1_1_1_1_1_1_00001111111100000000111111_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_X_X_X_X_X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
11111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111001110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111010000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111010010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111010100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111010110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000001000110000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000001000110010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000001000110100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000001000110110110000
//   u_upm_1.upm_inst.COUNTER_CTRL_reg.DR[25:0], load value = 00001111111100000000111111 
000000000000000000000001110011100110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111100000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111100010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111100100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111100110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111101000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111101010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111101100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
// Simulation Cycle 1150  Timestamp 115000 ns
1111110101100101Z10101011
000000000000000000000000001000110110000
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1160  Timestamp 116000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 1170  Timestamp 117000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1180  Timestamp 118000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1190  Timestamp 119000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
1111110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111101110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000000111110000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000000111110010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000000111110100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111110110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000111100110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000111110110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001001000000110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001001000010110000
//   u_upm_1.upm_inst.COUNTER_CTRL_reg.DR[25:0], expected value = 00001111111100000000111111 
000000000000000000000001110011110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000000000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000000010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000000100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001000000110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000001000001000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001000001010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000001100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 46:46    R 46:46   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 44:44    R 44:44   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 42:42    R 42:42   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 41:41    R 41:41   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 40:40    R 40:40   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 39:39    R 39:39   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 38:38    R 38:38   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 37:37    R 37:37   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 36:36    R 36:36   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W 35:10    R 35:10   u_upm_1.upm_inst.COUNTER_CTRL_reg.DR[25:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_0_0_0_0_1_00000000000000000000000000_0_0_0_0_0_0_0_1_0_0 
// Unloading: 0_1_1_1_1_1_1_1_1_1_1_00001111111100000000111111_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
// Simulation Cycle 1200  Timestamp 120000 ns
1111110101100111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000001000001110110000
1111110101000101Z10101011
000000000000000000000001000010000110000
1111110101000101Z10101011
000000000000000000000001000010010110000
1111110101000111Z10101011
000000000000000000000001000010100110000
1111110101000111Z10101011
000000000000000000000001000010110110000
1111110101000111Z10101011
000000000000000000000001000011000110000
1111110101000111Z10101011
000000000000000000000001000011010110000
1111110101000111Z10101011
000000000000000000000001110100000110000
1111110101000111Z10101011
000000000000000000000001110100010110000
// Simulation Cycle 1210  Timestamp 121000 ns
1111110101000111Z10101011
000000000000000000000001110100100110000
1111110101000111Z10101011
000000000000000000000001110100110110000
1111110101000111Z10101011
000000000000000000000001110101000110000
1111110101000111Z10101011
000000000000000000000001110101010110000
1111110101000101Z10101011
000000000000000000000001110101100110000
1111110101000101Z10101011
000000000000000000000001110101110110000
1111110101000101Z10101011
000000000000000000000001110110000110000
1111110101000101Z10101011
000000000000000000000001110110010110000
1111110101000101Z10101011
000000000000000000000001110110100110000
1111110101000101Z10101011
000000000000000000000001110110110110000
// Simulation Cycle 1220  Timestamp 122000 ns
1111110101000101Z10101011
000000000000000000000001110111000110000
1111110101000101Z10101011
000000000000000000000001110111010110000
1111110101000111Z10101011
000000000000000000000001110111100110000
1111110101000111Z10101011
000000000000000000000001110111110110000
1111110101000111Z10101011
000000000000000000000001111000000110000
1111110101000111Z10101011
000000000000000000000001111000010110000
1111110101000111Z10101011
000000000000000000000001111000100110000
1111110101000111Z10101011
000000000000000000000001111000110110000
1111110101000111Z10101011
000000000000000000000001111001000110000
1111110101000111Z10101011
000000000000000000000001111001010110000
// Simulation Cycle 1230  Timestamp 123000 ns
1111110101000101Z10101011
000000000000000000000001111001100110000
1111110101000101Z10101011
000000000000000000000001111001110110000
1111110101000101Z10101011
000000000000000000000001111010000110000
1111110101000101Z10101011
000000000000000000000001111010010110000
1111110101100111Z10101011
000000000000000000000001000011100110000
1111110101000111Z10101011
000000000000000000000001000011110110000
1111110101000111Z10101011
000000000000000000000001000100000110000
1111110101000111Z10101011
000000000000000000000001000100010110000
1111110101000111Z10101011
000000000000000000000001000100100110000
1111110101000111Z10101011
000000000000000000000001000100110110000
// Simulation Cycle 1240  Timestamp 124000 ns
1111110101000111Z10101011
000000000000000000000001000101000110000
1111110101000111Z10101011
000000000000000000000001000101010110000
1111110101000111Z10101011
000000000000000000000001000101100110000
1111110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110101100110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110101110110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110010110000
//   u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111000110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111010110000
//   u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so 
000000000000000000000001111010100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111110110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000000110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000010110000
//   u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000110110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001000110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001010110000
//   u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 48:48    R 48:48   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 47:47    R 47:47   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 46:46    R 46:46   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 45:45    R 45:45   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 44:44    R 44:44   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 42:42    R 42:42   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 41:41    R 41:41   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 40:40    R 40:40   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 39:39    R 39:39   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 38:11    R 38:11   u_upm_1.upm_inst.CBB_reg.DR[27:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_1_1_1_1_1_1_1_0001111111100000000111111111_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_X_X_X_X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X_X_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
11111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000001100010110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], load value = 0 
000000000000000000000001011110010110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111010000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111010010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111010100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111010110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000001000110000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000001000110010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000001000110100110000
//   u_upm_1.upm_inst.CBB_reg.DR[27:0], load value = 0001111111100000000111111111 
000000000000000000000001111010110110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], load value = 0 
000000000000000000000000111011110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111100000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111100010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111100100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111100110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111101000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111101010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111101100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
// Simulation Cycle 1250  Timestamp 125000 ns
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000001000110110000
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 1260  Timestamp 126000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 1270  Timestamp 127000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1280  Timestamp 128000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1290  Timestamp 129000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
1111110101000101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001110000110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], expected value = 0 
000000000000000000000001011110110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000000111110000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000000111110010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000000111110100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111110110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000111100110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000111110110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001001000000110000
//   u_upm_1.upm_inst.CBB_reg.DR[27:0], expected value = 0001111111100000000111111111 
000000000000000000000001111011000110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], expected value = 0 
000000000000000000000000111111110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000000000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000000010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000000100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001000000110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000001000001000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001000001010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000001100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 48:48    R 48:48   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 47:47    R 47:47   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 46:46    R 46:46   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 45:45    R 45:45   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 44:44    R 44:44   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 42:42    R 42:42   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 41:41    R 41:41   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 40:40    R 40:40   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 39:39    R 39:39   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 38:11    R 38:11   u_upm_1.upm_inst.CBB_reg.DR[27:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_0_0_0_1_0000000000000000000000000000_0_0_0_0_0_0_0_0_1_0_0 
// Unloading: 0_0_0_1_1_1_1_1_1_1_0001111111100000000111111111_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
// Simulation Cycle 1300  Timestamp 130000 ns
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000001000001110110000
1111110101000101Z10101011
000000000000000000000001000010000110000
1111110101000101Z10101011
000000000000000000000001000010010110000
1111110101000111Z10101011
000000000000000000000001000010100110000
1111110101000111Z10101011
000000000000000000000001000010110110000
1111110101000111Z10101011
000000000000000000000001000011000110000
// Simulation Cycle 1310  Timestamp 131000 ns
1111110101000111Z10101011
000000000000000000000001000011010110000
1111110101000101Z10101011
000000000000000000000001000011100110000
1111110101000111Z10101011
000000000000000000000001111011010110000
1111110101000111Z10101011
000000000000000000000001111011100110000
1111110101000111Z10101011
000000000000000000000001111011110110000
1111110101000111Z10101011
000000000000000000000001111100000110000
1111110101000111Z10101011
000000000000000000000001111100010110000
1111110101000111Z10101011
000000000000000000000001111100100110000
1111110101000111Z10101011
000000000000000000000001111100110110000
1111110101000111Z10101011
000000000000000000000001111101000110000
// Simulation Cycle 1320  Timestamp 132000 ns
1111110101000111Z10101011
000000000000000000000001111101010110000
1111110101000101Z10101011
000000000000000000000001111101100110000
1111110101000101Z10101011
000000000000000000000001111101110110000
1111110101000101Z10101011
000000000000000000000001111110000110000
1111110101000101Z10101011
000000000000000000000001111110010110000
1111110101000101Z10101011
000000000000000000000001111110100110000
1111110101000101Z10101011
000000000000000000000001111110110110000
1111110101000101Z10101011
000000000000000000000001111111000110000
1111110101000101Z10101011
000000000000000000000001111111010110000
1111110101000111Z10101011
000000000000000000000001111111100110000
// Simulation Cycle 1330  Timestamp 133000 ns
1111110101000111Z10101011
000000000000000000000001111111110110000
1111110101000111Z10101011
000000000000000000000010000000000110000
1111110101000111Z10101011
000000000000000000000010000000010110000
1111110101000111Z10101011
000000000000000000000010000000100110000
1111110101000111Z10101011
000000000000000000000010000000110110000
1111110101000111Z10101011
000000000000000000000010000001000110000
1111110101000111Z10101011
000000000000000000000010000001010110000
1111110101000101Z10101011
000000000000000000000010000001100110000
1111110101000101Z10101011
000000000000000000000010000001110110000
1111110101000101Z10101011
000000000000000000000010000010000110000
// Simulation Cycle 1340  Timestamp 134000 ns
1111110101100111Z10101011
000000000000000000000001000011110110000
1111110101000111Z10101011
000000000000000000000001000100000110000
1111110101000111Z10101011
000000000000000000000001000100010110000
1111110101000111Z10101011
000000000000000000000001000100100110000
1111110101000111Z10101011
000000000000000000000001000100110110000
1111110101000111Z10101011
000000000000000000000001000101000110000
1111110101000111Z10101011
000000000000000000000001000101010110000
1111110101000101Z10101011
000000000000000000000001000101100110000
1111110101000101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
// Simulation Cycle 1350  Timestamp 135000 ns
11111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110101100110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110101110110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110010110000
//   u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111000110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111010110000
//   u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so 
000000000000000000000010000010010110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000000110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000010110000
//   u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000110110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001000110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001010110000
//   u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 44:44    R 44:44   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 42:42    R 42:42   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 41:41    R 41:41   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 40:40    R 40:40   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 39:39    R 39:39   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 38:38    R 38:38   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 37:37    R 37:37   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 36:12    R 36:12   u_upm_2.upm_inst.UPM_STATUS_reg.DR[24:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_1_1_1_1_1_1_0011111111000000001111111_0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_X_X_X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X_X_X_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
11111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111001110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111010000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111010010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111010100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111010110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000001000110000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000001000110010110000
//   u_upm_2.upm_inst.UPM_STATUS_reg.DR[24:0], load value = 0011111111000000001111111 
000000000000000000000010000010100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 0 
000000000000000000000000111011100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], load value = 0 
000000000000000000000000111011110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111100000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111100010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111100100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111100110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111101000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111101010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111101100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000001000110110000
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 1360  Timestamp 136000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1370  Timestamp 137000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 1380  Timestamp 138000 ns
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 1390  Timestamp 139000 ns
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
1111110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
// Simulation Cycle 1400  Timestamp 140000 ns
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111101110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000000111110000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000000111110010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000000111110100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111110110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000111100110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000111110110000
//   u_upm_2.upm_inst.UPM_STATUS_reg.DR[24:0], expected value = 0011111111000000001111111 
000000000000000000000010000010110110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 0 
000000000000000000000000111111100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], expected value = 0 
000000000000000000000000111111110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000000000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000000010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000000100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001000000110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000001000001000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001000001010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000001100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 44:44    R 44:44   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 42:42    R 42:42   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 41:41    R 41:41   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 40:40    R 40:40   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 39:39    R 39:39   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 38:38    R 38:38   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 37:37    R 37:37   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 36:12    R 36:12   u_upm_2.upm_inst.UPM_STATUS_reg.DR[24:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_0_0_1_0000000000000000000000001_0_0_0_0_0_0_0_0_0_1_0_0 
// Unloading: 1_1_1_1_1_1_1_1_1_0011111111000000001111111_0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000001000001110110000
1111110101000101Z10101011
000000000000000000000001000010000110000
1111110101000101Z10101011
000000000000000000000001000010010110000
1111110101000111Z10101011
000000000000000000000001000010100110000
// Simulation Cycle 1410  Timestamp 141000 ns
1111110101000111Z10101011
000000000000000000000001000010110110000
1111110101000111Z10101011
000000000000000000000001000011000110000
1111110101000111Z10101011
000000000000000000000001000011010110000
1111110101000101Z10101011
000000000000000000000001000011100110000
1111110101000101Z10101011
000000000000000000000001000011110110000
1111110101100111Z10101011
000000000000000000000010000011000110000
1111110101000111Z10101011
000000000000000000000010000011010110000
1111110101000111Z10101011
000000000000000000000010000011100110000
1111110101000111Z10101011
000000000000000000000010000011110110000
1111110101000111Z10101011
000000000000000000000010000100000110000
// Simulation Cycle 1420  Timestamp 142000 ns
1111110101000111Z10101011
000000000000000000000010000100010110000
1111110101000111Z10101011
000000000000000000000010000100100110000
1111110101000101Z10101011
000000000000000000000010000100110110000
1111110101000101Z10101011
000000000000000000000010000101000110000
1111110101000101Z10101011
000000000000000000000010000101010110000
1111110101000101Z10101011
000000000000000000000010000101100110000
1111110101000101Z10101011
000000000000000000000010000101110110000
1111110101000101Z10101011
000000000000000000000010000110000110000
1111110101000101Z10101011
000000000000000000000010000110010110000
1111110101000101Z10101011
000000000000000000000010000110100110000
// Simulation Cycle 1430  Timestamp 143000 ns
1111110101000111Z10101011
000000000000000000000010000110110110000
1111110101000111Z10101011
000000000000000000000010000111000110000
1111110101000111Z10101011
000000000000000000000010000111010110000
1111110101000111Z10101011
000000000000000000000010000111100110000
1111110101000111Z10101011
000000000000000000000010000111110110000
1111110101000111Z10101011
000000000000000000000010001000000110000
1111110101000111Z10101011
000000000000000000000010001000010110000
1111110101000111Z10101011
000000000000000000000010001000100110000
1111110101000101Z10101011
000000000000000000000010001000110110000
1111110101000101Z10101011
000000000000000000000010001001000110000
// Simulation Cycle 1440  Timestamp 144000 ns
1111110101100111Z10101011
000000000000000000000001000100000110000
1111110101000111Z10101011
000000000000000000000001000100010110000
1111110101000111Z10101011
000000000000000000000001000100100110000
1111110101000111Z10101011
000000000000000000000001000100110110000
1111110101000111Z10101011
000000000000000000000001000101000110000
1111110101000111Z10101011
000000000000000000000001000101010110000
1111110101000111Z10101011
000000000000000000000001000101100110000
1111110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110101100110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110101110110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110010110000
//   u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111000110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111010110000
//   u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111110110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so 
000000000000000000000010001001010110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000010110000
//   u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000110110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001000110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001010110000
//   u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 41:41    R 41:41   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 40:40    R 40:40   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 39:39    R 39:39   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 38:38    R 38:38   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 37:37    R 37:37   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 36:36    R 36:36   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 35:35    R 35:35   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 34:34    R 34:34   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 33:13    R 33:13   u_upm_2.upm_inst.COUNTER_RESULT_reg.DR[20:0] 
//        W 12:12    R 12:12   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_1_1_1_1_1_011111111000000001111_0_0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_X_X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X_X_X_X_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
// Simulation Cycle 1450  Timestamp 145000 ns
11111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111001110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111010000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111010010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111010100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111010110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000001000110000110000
//   u_upm_2.upm_inst.COUNTER_RESULT_reg.DR[20:0], load value = 011111111000000001111 
000000000000000000000010001001100110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111011010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 0 
000000000000000000000000111011100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], load value = 0 
000000000000000000000000111011110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111100000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111100010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111100100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111100110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111101000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111101010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111101100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000001000110110000
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1460  Timestamp 146000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1470  Timestamp 147000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1480  Timestamp 148000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1490  Timestamp 149000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
1111110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111101110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000000111110000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000000111110010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000000111110100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111110110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000111100110000
//   u_upm_2.upm_inst.COUNTER_RESULT_reg.DR[20:0], expected value = 011111111000000001111 
000000000000000000000010001001110110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000000111111010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 0 
000000000000000000000000111111100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], expected value = 0 
000000000000000000000000111111110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000000000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000000010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000000100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001000000110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000001000001000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001000001010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000001100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 41:41    R 41:41   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 40:40    R 40:40   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 39:39    R 39:39   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 38:38    R 38:38   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 37:37    R 37:37   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 36:36    R 36:36   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 35:35    R 35:35   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 34:34    R 34:34   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 33:13    R 33:13   u_upm_2.upm_inst.COUNTER_RESULT_reg.DR[20:0] 
//        W 12:12    R 12:12   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_0_1_000000000000000000000_0_0_0_0_0_0_0_0_0_0_1_0_0 
// Unloading: 1_1_1_1_1_1_1_1_011111111000000001111_0_0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
// Simulation Cycle 1500  Timestamp 150000 ns
1111110101100111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000001000001110110000
1111110101000101Z10101011
000000000000000000000001000010000110000
1111110101000101Z10101011
000000000000000000000001000010010110000
1111110101000111Z10101011
000000000000000000000001000010100110000
1111110101000111Z10101011
000000000000000000000001000010110110000
1111110101000111Z10101011
000000000000000000000001000011000110000
1111110101000111Z10101011
000000000000000000000001000011010110000
1111110101000101Z10101011
000000000000000000000001000011100110000
1111110101000101Z10101011
000000000000000000000001000011110110000
// Simulation Cycle 1510  Timestamp 151000 ns
1111110101000101Z10101011
000000000000000000000001000100000110000
1111110101000111Z10101011
000000000000000000000010001010000110000
1111110101000111Z10101011
000000000000000000000010001010010110000
1111110101000111Z10101011
000000000000000000000010001010100110000
1111110101000111Z10101011
000000000000000000000010001010110110000
1111110101000101Z10101011
000000000000000000000010001011000110000
1111110101000101Z10101011
000000000000000000000010001011010110000
1111110101000101Z10101011
000000000000000000000010001011100110000
1111110101000101Z10101011
000000000000000000000010001011110110000
1111110101000101Z10101011
000000000000000000000010001100000110000
// Simulation Cycle 1520  Timestamp 152000 ns
1111110101000101Z10101011
000000000000000000000010001100010110000
1111110101000101Z10101011
000000000000000000000010001100100110000
1111110101000101Z10101011
000000000000000000000010001100110110000
1111110101000111Z10101011
000000000000000000000010001101000110000
1111110101000111Z10101011
000000000000000000000010001101010110000
1111110101000111Z10101011
000000000000000000000010001101100110000
1111110101000111Z10101011
000000000000000000000010001101110110000
1111110101000111Z10101011
000000000000000000000010001110000110000
1111110101000111Z10101011
000000000000000000000010001110010110000
1111110101000111Z10101011
000000000000000000000010001110100110000
// Simulation Cycle 1530  Timestamp 153000 ns
1111110101000111Z10101011
000000000000000000000010001110110110000
1111110101000101Z10101011
000000000000000000000010001111000110000
1111110101100111Z10101011
000000000000000000000001000100010110000
1111110101000111Z10101011
000000000000000000000001000100100110000
1111110101000111Z10101011
000000000000000000000001000100110110000
1111110101000111Z10101011
000000000000000000000001000101000110000
1111110101000111Z10101011
000000000000000000000001000101010110000
1111110101000111Z10101011
000000000000000000000001000101100110000
1111110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
// Simulation Cycle 1540  Timestamp 154000 ns
11111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110101100110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110101110110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110010110000
//   u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111000110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111010110000
//   u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111110110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000000110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so 
000000000000000000000010001111010110000
//   u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000110110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001000110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001010110000
//   u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 46:46    R 46:46   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 44:44    R 44:44   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 42:42    R 42:42   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 41:41    R 41:41   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 40:40    R 40:40   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 39:14    R 39:14   u_upm_2.upm_inst.COUNTER_CTRL_reg.DR[25:0] 
//        W 13:13    R 13:13   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 12:12    R 12:12   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_1_1_1_1_1_1_11111111000000001111111111_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X_X_X_X_X_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
11111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111001110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111010000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111010010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111010100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111010110110000
//   u_upm_2.upm_inst.COUNTER_CTRL_reg.DR[25:0], load value = 11111111000000001111111111 
000000000000000000000010001111100110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111011000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111011010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 0 
000000000000000000000000111011100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], load value = 0 
000000000000000000000000111011110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111100000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111100010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111100100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111100110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111101000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111101010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111101100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000001000110110000
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 1550  Timestamp 155000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1560  Timestamp 156000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 1570  Timestamp 157000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1580  Timestamp 158000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
1111110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
// Simulation Cycle 1590  Timestamp 159000 ns
1111110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111101110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000000111110000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000000111110010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000000111110100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111110110110000
//   u_upm_2.upm_inst.COUNTER_CTRL_reg.DR[25:0], expected value = 11111111000000001111111111 
000000000000000000000010001111110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000000111111000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000000111111010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 0 
000000000000000000000000111111100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], expected value = 0 
000000000000000000000000111111110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000000000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000000010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000000100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001000000110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000001000001000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001000001010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000001100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 46:46    R 46:46   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 44:44    R 44:44   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 42:42    R 42:42   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 41:41    R 41:41   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 40:40    R 40:40   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 39:14    R 39:14   u_upm_2.upm_inst.COUNTER_CTRL_reg.DR[25:0] 
//        W 13:13    R 13:13   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 12:12    R 12:12   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_1_00000000000000000000000000_0_0_0_0_0_0_0_0_0_0_0_1_0_0 
// Unloading: 0_1_1_1_1_1_1_11111111000000001111111111_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000001000001110110000
1111110101000101Z10101011
000000000000000000000001000010000110000
1111110101000101Z10101011
000000000000000000000001000010010110000
// Simulation Cycle 1600  Timestamp 160000 ns
1111110101000111Z10101011
000000000000000000000001000010100110000
1111110101000111Z10101011
000000000000000000000001000010110110000
1111110101000111Z10101011
000000000000000000000001000011000110000
1111110101000111Z10101011
000000000000000000000001000011010110000
1111110101000101Z10101011
000000000000000000000001000011100110000
1111110101000101Z10101011
000000000000000000000001000011110110000
1111110101000101Z10101011
000000000000000000000001000100000110000
1111110101000101Z10101011
000000000000000000000001000100010110000
1111110101000111Z10101011
000000000000000000000010010000000110000
1111110101000111Z10101011
000000000000000000000010010000010110000
// Simulation Cycle 1610  Timestamp 161000 ns
1111110101000111Z10101011
000000000000000000000010010000100110000
1111110101000111Z10101011
000000000000000000000010010000110110000
1111110101000111Z10101011
000000000000000000000010010001000110000
1111110101000111Z10101011
000000000000000000000010010001010110000
1111110101000111Z10101011
000000000000000000000010010001100110000
1111110101000111Z10101011
000000000000000000000010010001110110000
1111110101000111Z10101011
000000000000000000000010010010000110000
1111110101000111Z10101011
000000000000000000000010010010010110000
1111110101000101Z10101011
000000000000000000000010010010100110000
1111110101000101Z10101011
000000000000000000000010010010110110000
// Simulation Cycle 1620  Timestamp 162000 ns
1111110101000101Z10101011
000000000000000000000010010011000110000
1111110101000101Z10101011
000000000000000000000010010011010110000
1111110101000101Z10101011
000000000000000000000010010011100110000
1111110101000101Z10101011
000000000000000000000010010011110110000
1111110101000101Z10101011
000000000000000000000010010100000110000
1111110101000101Z10101011
000000000000000000000010010100010110000
1111110101000111Z10101011
000000000000000000000010010100100110000
1111110101000111Z10101011
000000000000000000000010010100110110000
1111110101000111Z10101011
000000000000000000000010010101000110000
1111110101000111Z10101011
000000000000000000000010010101010110000
// Simulation Cycle 1630  Timestamp 163000 ns
1111110101000111Z10101011
000000000000000000000010010101100110000
1111110101000111Z10101011
000000000000000000000010010101110110000
1111110101000111Z10101011
000000000000000000000010010110000110000
1111110101000111Z10101011
000000000000000000000010010110010110000
1111110101100111Z10101011
000000000000000000000001000100100110000
1111110101000111Z10101011
000000000000000000000001000100110110000
1111110101000111Z10101011
000000000000000000000001000101000110000
1111110101000111Z10101011
000000000000000000000001000101010110000
1111110101000111Z10101011
000000000000000000000001000101100110000
1111110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
// Simulation Cycle 1640  Timestamp 164000 ns
1111110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110101100110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110101110110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110010110000
//   u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111000110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111010110000
//   u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111110110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000000110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000010110000
//   u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so 
000000000000000000000010010110100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000110110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001000110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001010110000
//   u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 48:48    R 48:48   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 47:47    R 47:47   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 46:46    R 46:46   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 45:45    R 45:45   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 44:44    R 44:44   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 42:15    R 42:15   u_upm_2.upm_inst.CBB_reg.DR[27:0] 
//        W 14:14    R 14:14   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 13:13    R 13:13   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 12:12    R 12:12   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_1_1_1_1111111000000001111111111111_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X_X_X_X_X_X_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
11111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000001100010110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], load value = 0 
000000000000000000000001011110010110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111010000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111010010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111010100110000
//   u_upm_2.upm_inst.CBB_reg.DR[27:0], load value = 1111111000000001111111111111 
000000000000000000000010010110110110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111010110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111011000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111011010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 0 
000000000000000000000000111011100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], load value = 0 
000000000000000000000000111011110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111100000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111100010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111100100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111100110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111101000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111101010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111101100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000001000110110000
11111101011001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 1650  Timestamp 165000 ns
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1660  Timestamp 166000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1670  Timestamp 167000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 1680  Timestamp 168000 ns
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1690  Timestamp 169000 ns
11111101011001X0Z10101011
11111101010001X0Z10101011
1111110101000101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001110000110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], expected value = 0 
000000000000000000000001011110110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000000111110000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000000111110010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000000111110100110000
//   u_upm_2.upm_inst.CBB_reg.DR[27:0], expected value = 1111111000000001111111111111 
000000000000000000000010010111000110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111110110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000000111111000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000000111111010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 0 
000000000000000000000000111111100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], expected value = 0 
000000000000000000000000111111110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000000000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000000010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000000100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001000000110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000001000001000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001000001010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000001100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 48:48    R 48:48   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 47:47    R 47:47   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 46:46    R 46:46   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 45:45    R 45:45   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 44:44    R 44:44   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 42:15    R 42:15   u_upm_2.upm_inst.CBB_reg.DR[27:0] 
//        W 14:14    R 14:14   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 13:13    R 13:13   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 12:12    R 12:12   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_1_0000000000000000000000000000_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0 
// Unloading: 0_0_0_1_1_1_1111111000000001111111111111_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100111Z10101011
000000000000000000000000001000110110000
// Simulation Cycle 1700  Timestamp 170000 ns
1111110101000111Z10101011
000000000000000000000001000001110110000
1111110101000101Z10101011
000000000000000000000001000010000110000
1111110101000101Z10101011
000000000000000000000001000010010110000
1111110101000111Z10101011
000000000000000000000001000010100110000
1111110101000111Z10101011
000000000000000000000001000010110110000
1111110101000111Z10101011
000000000000000000000001000011000110000
1111110101000111Z10101011
000000000000000000000001000011010110000
1111110101000101Z10101011
000000000000000000000001000011100110000
1111110101000101Z10101011
000000000000000000000001000011110110000
1111110101000101Z10101011
000000000000000000000001000100000110000
// Simulation Cycle 1710  Timestamp 171000 ns
1111110101000101Z10101011
000000000000000000000001000100010110000
1111110101000111Z10101011
000000000000000000000001000100100110000
1111110101000111Z10101011
000000000000000000000010010111010110000
1111110101000111Z10101011
000000000000000000000010010111100110000
1111110101000111Z10101011
000000000000000000000010010111110110000
1111110101000111Z10101011
000000000000000000000010011000000110000
1111110101000111Z10101011
000000000000000000000010011000010110000
1111110101000111Z10101011
000000000000000000000010011000100110000
1111110101000111Z10101011
000000000000000000000010011000110110000
1111110101000111Z10101011
000000000000000000000010011001000110000
// Simulation Cycle 1720  Timestamp 172000 ns
1111110101000111Z10101011
000000000000000000000010011001010110000
1111110101000111Z10101011
000000000000000000000010011001100110000
1111110101000111Z10101011
000000000000000000000010011001110110000
1111110101000111Z10101011
000000000000000000000010011010000110000
1111110101000111Z10101011
000000000000000000000010011010010110000
1111110101000101Z10101011
000000000000000000000010011010100110000
1111110101000101Z10101011
000000000000000000000010011010110110000
1111110101000101Z10101011
000000000000000000000010011011000110000
1111110101000101Z10101011
000000000000000000000010011011010110000
1111110101000101Z10101011
000000000000000000000010011011100110000
// Simulation Cycle 1730  Timestamp 173000 ns
1111110101000101Z10101011
000000000000000000000010011011110110000
1111110101000101Z10101011
000000000000000000000010011100000110000
1111110101000101Z10101011
000000000000000000000010011100010110000
1111110101000111Z10101011
000000000000000000000010011100100110000
1111110101000111Z10101011
000000000000000000000010011100110110000
1111110101000111Z10101011
000000000000000000000010011101000110000
1111110101000111Z10101011
000000000000000000000010011101010110000
1111110101000111Z10101011
000000000000000000000010011101100110000
1111110101000111Z10101011
000000000000000000000010011101110110000
1111110101000111Z10101011
000000000000000000000010011110000110000
// Simulation Cycle 1740  Timestamp 174000 ns
1111110101100111Z10101011
000000000000000000000001000100110110000
1111110101000111Z10101011
000000000000000000000001000101000110000
1111110101000111Z10101011
000000000000000000000001000101010110000
1111110101000101Z10101011
000000000000000000000001000101100110000
1111110101000101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110101100110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110101110110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110010110000
//   u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111000110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111010110000
//   u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111110110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000000110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000010110000
//   u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so 
000000000000000000000010011110010110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001000110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001010110000
//   u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 44:44    R 44:44   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 42:42    R 42:42   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 41:41    R 41:41   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 40:16    R 40:16   u_upm_3.upm_inst.UPM_STATUS_reg.DR[24:0] 
//        W 15:15    R 15:15   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 14:14    R 14:14   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 13:13    R 13:13   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 12:12    R 12:12   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_1_1_1111110000000011111111111_1_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X_X_X_X_X_X_X_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
11111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111001110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111010000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111010010110000
//   u_upm_3.upm_inst.UPM_STATUS_reg.DR[24:0], load value = 1111110000000011111111111 
000000000000000000000010011110100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111010100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111010110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111011000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111011010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 0 
000000000000000000000000111011100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], load value = 0 
000000000000000000000000111011110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111100000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111100010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111100100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111100110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111101000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111101010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111101100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 1750  Timestamp 175000 ns
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000001000110110000
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1760  Timestamp 176000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1770  Timestamp 177000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 1780  Timestamp 178000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1790  Timestamp 179000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
1111110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111101110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000000111110000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000000111110010110000
//   u_upm_3.upm_inst.UPM_STATUS_reg.DR[24:0], expected value = 1111110000000011111111111 
000000000000000000000010011110110110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000000111110100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111110110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000000111111000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000000111111010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 0 
000000000000000000000000111111100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], expected value = 0 
000000000000000000000000111111110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000000000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000000010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000000100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001000000110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000001000001000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001000001010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000001100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 44:44    R 44:44   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 43:43    R 43:43   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 42:42    R 42:42   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 41:41    R 41:41   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 40:16    R 40:16   u_upm_3.upm_inst.UPM_STATUS_reg.DR[24:0] 
//        W 15:15    R 15:15   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 14:14    R 14:14   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 13:13    R 13:13   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 12:12    R 12:12   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_1_0000000000000000000000001_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0 
// Unloading: 1_1_1_1_1_1111110000000011111111111_1_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
// Simulation Cycle 1800  Timestamp 180000 ns
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000001000001110110000
1111110101000101Z10101011
000000000000000000000001000010000110000
1111110101000101Z10101011
000000000000000000000001000010010110000
1111110101000111Z10101011
000000000000000000000001000010100110000
1111110101000111Z10101011
000000000000000000000001000010110110000
1111110101000111Z10101011
000000000000000000000001000011000110000
1111110101000111Z10101011
000000000000000000000001000011010110000
1111110101000101Z10101011
000000000000000000000001000011100110000
// Simulation Cycle 1810  Timestamp 181000 ns
1111110101000101Z10101011
000000000000000000000001000011110110000
1111110101000101Z10101011
000000000000000000000001000100000110000
1111110101000101Z10101011
000000000000000000000001000100010110000
1111110101000111Z10101011
000000000000000000000001000100100110000
1111110101000111Z10101011
000000000000000000000001000100110110000
1111110101100111Z10101011
000000000000000000000010011111000110000
1111110101000111Z10101011
000000000000000000000010011111010110000
1111110101000111Z10101011
000000000000000000000010011111100110000
1111110101000111Z10101011
000000000000000000000010011111110110000
1111110101000111Z10101011
000000000000000000000010100000000110000
// Simulation Cycle 1820  Timestamp 182000 ns
1111110101000111Z10101011
000000000000000000000010100000010110000
1111110101000111Z10101011
000000000000000000000010100000100110000
1111110101000111Z10101011
000000000000000000000010100000110110000
1111110101000111Z10101011
000000000000000000000010100001000110000
1111110101000111Z10101011
000000000000000000000010100001010110000
1111110101000111Z10101011
000000000000000000000010100001100110000
1111110101000101Z10101011
000000000000000000000010100001110110000
1111110101000101Z10101011
000000000000000000000010100010000110000
1111110101000101Z10101011
000000000000000000000010100010010110000
1111110101000101Z10101011
000000000000000000000010100010100110000
// Simulation Cycle 1830  Timestamp 183000 ns
1111110101000101Z10101011
000000000000000000000010100010110110000
1111110101000101Z10101011
000000000000000000000010100011000110000
1111110101000101Z10101011
000000000000000000000010100011010110000
1111110101000101Z10101011
000000000000000000000010100011100110000
1111110101000111Z10101011
000000000000000000000010100011110110000
1111110101000111Z10101011
000000000000000000000010100100000110000
1111110101000111Z10101011
000000000000000000000010100100010110000
1111110101000111Z10101011
000000000000000000000010100100100110000
1111110101000111Z10101011
000000000000000000000010100100110110000
1111110101000111Z10101011
000000000000000000000010100101000110000
// Simulation Cycle 1840  Timestamp 184000 ns
1111110101100111Z10101011
000000000000000000000001000101000110000
1111110101000111Z10101011
000000000000000000000001000101010110000
1111110101000111Z10101011
000000000000000000000001000101100110000
1111110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110101100110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110101110110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110010110000
//   u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111000110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111010110000
//   u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111110110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000000110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000010110000
//   u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000110110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so 
000000000000000000000010100101010110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001010110000
//   u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 41:41    R 41:41   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 40:40    R 40:40   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 39:39    R 39:39   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 38:38    R 38:38   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 37:17    R 37:17   u_upm_3.upm_inst.COUNTER_RESULT_reg.DR[20:0] 
//        W 16:16    R 16:16   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 15:15    R 15:15   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 14:14    R 14:14   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 13:13    R 13:13   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 12:12    R 12:12   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_1_111110000000011111111_1_1_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_X_X_XXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X_X_X_X_X_X_X_X_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
11111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111001110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111010000110000
//   u_upm_3.upm_inst.COUNTER_RESULT_reg.DR[20:0], load value = 111110000000011111111 
000000000000000000000010100101100110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111010010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111010100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111010110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111011000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111011010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 0 
000000000000000000000000111011100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], load value = 0 
000000000000000000000000111011110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111100000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111100010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111100100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111100110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111101000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111101010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111101100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
// Simulation Cycle 1850  Timestamp 185000 ns
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000001000110110000
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 1860  Timestamp 186000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1870  Timestamp 187000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 1880  Timestamp 188000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
1111110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
// Simulation Cycle 1890  Timestamp 189000 ns
1111110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111101110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000000111110000110000
//   u_upm_3.upm_inst.COUNTER_RESULT_reg.DR[20:0], expected value = 111110000000011111111 
000000000000000000000010100101110110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000000111110010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000000111110100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111110110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000000111111000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000000111111010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 0 
000000000000000000000000111111100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], expected value = 0 
000000000000000000000000111111110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000000000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000000010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000000100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001000000110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000001000001000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001000001010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000001100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 41:41    R 41:41   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 40:40    R 40:40   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 39:39    R 39:39   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 38:38    R 38:38   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 37:17    R 37:17   u_upm_3.upm_inst.COUNTER_RESULT_reg.DR[20:0] 
//        W 16:16    R 16:16   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 15:15    R 15:15   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 14:14    R 14:14   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 13:13    R 13:13   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 12:12    R 12:12   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_1_000000000000000000000_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0 
// Unloading: 1_1_1_1_111110000000011111111_1_1_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000001000001110110000
1111110101000101Z10101011
000000000000000000000001000010000110000
1111110101000101Z10101011
000000000000000000000001000010010110000
// Simulation Cycle 1900  Timestamp 190000 ns
1111110101000111Z10101011
000000000000000000000001000010100110000
1111110101000111Z10101011
000000000000000000000001000010110110000
1111110101000111Z10101011
000000000000000000000001000011000110000
1111110101000111Z10101011
000000000000000000000001000011010110000
1111110101000101Z10101011
000000000000000000000001000011100110000
1111110101000101Z10101011
000000000000000000000001000011110110000
1111110101000101Z10101011
000000000000000000000001000100000110000
1111110101000101Z10101011
000000000000000000000001000100010110000
1111110101000111Z10101011
000000000000000000000001000100100110000
1111110101000111Z10101011
000000000000000000000001000100110110000
// Simulation Cycle 1910  Timestamp 191000 ns
1111110101000111Z10101011
000000000000000000000001000101000110000
1111110101000111Z10101011
000000000000000000000010100110000110000
1111110101000111Z10101011
000000000000000000000010100110010110000
1111110101000111Z10101011
000000000000000000000010100110100110000
1111110101000111Z10101011
000000000000000000000010100110110110000
1111110101000111Z10101011
000000000000000000000010100111000110000
1111110101000111Z10101011
000000000000000000000010100111010110000
1111110101000111Z10101011
000000000000000000000010100111100110000
1111110101000111Z10101011
000000000000000000000010100111110110000
1111110101000101Z10101011
000000000000000000000010101000000110000
// Simulation Cycle 1920  Timestamp 192000 ns
1111110101000101Z10101011
000000000000000000000010101000010110000
1111110101000101Z10101011
000000000000000000000010101000100110000
1111110101000101Z10101011
000000000000000000000010101000110110000
1111110101000101Z10101011
000000000000000000000010101001000110000
1111110101000101Z10101011
000000000000000000000010101001010110000
1111110101000101Z10101011
000000000000000000000010101001100110000
1111110101000101Z10101011
000000000000000000000010101001110110000
1111110101000111Z10101011
000000000000000000000010101010000110000
1111110101000111Z10101011
000000000000000000000010101010010110000
1111110101000111Z10101011
000000000000000000000010101010100110000
// Simulation Cycle 1930  Timestamp 193000 ns
1111110101000111Z10101011
000000000000000000000010101010110110000
1111110101000111Z10101011
000000000000000000000010101011000110000
1111110101100111Z10101011
000000000000000000000001000101010110000
1111110101000111Z10101011
000000000000000000000001000101100110000
1111110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110101100110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110101110110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110010110000
//   u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111000110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111010110000
//   u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111110110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000000110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000010110000
//   u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000110110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001000110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so 
000000000000000000000010101011010110000
//   u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 46:46    R 46:46   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 44:44    R 44:44   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 43:18    R 43:18   u_upm_3.upm_inst.COUNTER_CTRL_reg.DR[25:0] 
//        W 17:17    R 17:17   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 16:16    R 16:16   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 15:15    R 15:15   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 14:14    R 14:14   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 13:13    R 13:13   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 12:12    R 12:12   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_1_1_11110000000011111111111111_1_1_1_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_X_XXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X_X_X_X_X_X_X_X_X_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
11111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111001110110000
//   u_upm_3.upm_inst.COUNTER_CTRL_reg.DR[25:0], load value = 11110000000011111111111111 
000000000000000000000010101011100110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111010000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111010010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111010100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111010110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111011000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111011010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 0 
000000000000000000000000111011100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], load value = 0 
000000000000000000000000111011110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111100000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111100010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111100100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111100110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111101000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111101010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111101100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 1940  Timestamp 194000 ns
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000001000110110000
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1950  Timestamp 195000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1960  Timestamp 196000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 1970  Timestamp 197000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 1980  Timestamp 198000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
1111110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111101110110000
//   u_upm_3.upm_inst.COUNTER_CTRL_reg.DR[25:0], expected value = 11110000000011111111111111 
000000000000000000000010101011110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000000111110000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000000111110010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000000111110100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111110110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000000111111000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000000111111010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 0 
000000000000000000000000111111100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], expected value = 0 
000000000000000000000000111111110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000000000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000000010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000000100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001000000110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000001000001000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001000001010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000001100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 46:46    R 46:46   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 44:44    R 44:44   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 43:18    R 43:18   u_upm_3.upm_inst.COUNTER_CTRL_reg.DR[25:0] 
//        W 17:17    R 17:17   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 16:16    R 16:16   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 15:15    R 15:15   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 14:14    R 14:14   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 13:13    R 13:13   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 12:12    R 12:12   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_1_00000000000000000000000000_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0 
// Unloading: 0_1_1_11110000000011111111111111_1_1_1_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 1990  Timestamp 199000 ns
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000001000001110110000
1111110101000101Z10101011
000000000000000000000001000010000110000
1111110101000101Z10101011
000000000000000000000001000010010110000
1111110101000111Z10101011
000000000000000000000001000010100110000
1111110101000111Z10101011
000000000000000000000001000010110110000
1111110101000111Z10101011
000000000000000000000001000011000110000
1111110101000111Z10101011
000000000000000000000001000011010110000
// Simulation Cycle 2000  Timestamp 200000 ns
1111110101000101Z10101011
000000000000000000000001000011100110000
1111110101000101Z10101011
000000000000000000000001000011110110000
1111110101000101Z10101011
000000000000000000000001000100000110000
1111110101000101Z10101011
000000000000000000000001000100010110000
1111110101000111Z10101011
000000000000000000000001000100100110000
1111110101000111Z10101011
000000000000000000000001000100110110000
1111110101000111Z10101011
000000000000000000000001000101000110000
1111110101000111Z10101011
000000000000000000000001000101010110000
1111110101000111Z10101011
000000000000000000000010101100000110000
1111110101000111Z10101011
000000000000000000000010101100010110000
// Simulation Cycle 2010  Timestamp 201000 ns
1111110101000111Z10101011
000000000000000000000010101100100110000
1111110101000111Z10101011
000000000000000000000010101100110110000
1111110101000111Z10101011
000000000000000000000010101101000110000
1111110101000111Z10101011
000000000000000000000010101101010110000
1111110101000111Z10101011
000000000000000000000010101101100110000
1111110101000111Z10101011
000000000000000000000010101101110110000
1111110101000111Z10101011
000000000000000000000010101110000110000
1111110101000111Z10101011
000000000000000000000010101110010110000
1111110101000111Z10101011
000000000000000000000010101110100110000
1111110101000111Z10101011
000000000000000000000010101110110110000
// Simulation Cycle 2020  Timestamp 202000 ns
1111110101000111Z10101011
000000000000000000000010101111000110000
1111110101000111Z10101011
000000000000000000000010101111010110000
1111110101000101Z10101011
000000000000000000000010101111100110000
1111110101000101Z10101011
000000000000000000000010101111110110000
1111110101000101Z10101011
000000000000000000000010110000000110000
1111110101000101Z10101011
000000000000000000000010110000010110000
1111110101000101Z10101011
000000000000000000000010110000100110000
1111110101000101Z10101011
000000000000000000000010110000110110000
1111110101000101Z10101011
000000000000000000000010110001000110000
1111110101000101Z10101011
000000000000000000000010110001010110000
// Simulation Cycle 2030  Timestamp 203000 ns
1111110101000111Z10101011
000000000000000000000010110001100110000
1111110101000111Z10101011
000000000000000000000010110001110110000
1111110101000111Z10101011
000000000000000000000010110010000110000
1111110101000111Z10101011
000000000000000000000010110010010110000
1111110101100111Z10101011
000000000000000000000001000101100110000
1111110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000110101000110000
//   firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000110101100110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110101110110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110000110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110010110000
//   u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110100110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110110110110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111000110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111010110000
//   u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111100110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000110111110110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000000110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000010110000
//   u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000100110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111000110110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001000110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si 
000000000000000000000000111001010110000
//   u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so 
000000000000000000000010110010100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 48:48    R 48:48   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 47:47    R 47:47   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 46:19    R 46:19   u_upm_3.upm_inst.CBB_reg.DR[27:0] 
//        W 18:18    R 18:18   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 17:17    R 17:17   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 16:16    R 16:16   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 15:15    R 15:15   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 14:14    R 14:14   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 13:13    R 13:13   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 12:12    R 12:12   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_1110000000011111111111111110_1_1_1_1_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_XXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X_X_X_X_X_X_X_X_X_X_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
11111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000001100010110000
//   u_upm_3.upm_inst.CBB_reg.DR[27:0], load value = 1110000000011111111111111110 
000000000000000000000010110010110110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111001110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111010000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111010010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111010100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111010110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111011000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111011010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 0 
000000000000000000000000111011100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], load value = 0 
000000000000000000000000111011110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 1 
000000000000000000000000111100000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 1 
000000000000000000000000111100010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111100100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], load value = 1 
000000000000000000000000111100110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], load value = 0 
000000000000000000000000111101000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], load value = 0 
000000000000000000000000111101010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], load value = 1 
000000000000000000000000111101100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
// Simulation Cycle 2040  Timestamp 204000 ns
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000001000110110000
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 2050  Timestamp 205000 ns
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 2060  Timestamp 206000 ns
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// Simulation Cycle 2070  Timestamp 207000 ns
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 2080  Timestamp 208000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
1111110101000101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
// Simulation Cycle 2090  Timestamp 209000 ns
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001110000110000
//   u_upm_3.upm_inst.CBB_reg.DR[27:0], expected value = 1110000000011111111111111110 
000000000000000000000010110011000110000
//   u_upm_3.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111101110110000
//   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000000111110000110000
//   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000000111110010110000
//   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000000111110100110000
//   u_upm_2.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000000111110110110000
//   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000000111111000110000
//   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000000111111010110000
//   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 0 
000000000000000000000000111111100110000
//   u_upm_1.upm_inst.SIB_CBB.sib[0:0], expected value = 0 
000000000000000000000000111111110110000
//   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 1 
000000000000000000000001000000000110000
//   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 1 
000000000000000000000001000000010110000
//   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000000100110000
//   u_upm_0.upm_inst.SIB_CBB.sib[0:0], expected value = 1 
000000000000000000000001000000110110000
//   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0], expected value = 0 
000000000000000000000001000001000110000
//   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0], expected value = 0 
000000000000000000000001000001010110000
//   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0], expected value = 1 
000000000000000000000001000001100110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 48:48    R 48:48   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 47:47    R 47:47   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 46:19    R 46:19   u_upm_3.upm_inst.CBB_reg.DR[27:0] 
//        W 18:18    R 18:18   u_upm_3.upm_inst.SIB_CBB.sib[0:0] 
//        W 17:17    R 17:17   u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 16:16    R 16:16   u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 15:15    R 15:15   u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 14:14    R 14:14   u_upm_2.upm_inst.SIB_CBB.sib[0:0] 
//        W 13:13    R 13:13   u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W 12:12    R 12:12   u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W 11:11    R 11:11   u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W 10:10    R 10:10   u_upm_1.upm_inst.SIB_CBB.sib[0:0] 
//        W  9: 9    R  9: 9   u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  8: 8    R  8: 8   u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  7: 7    R  7: 7   u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  6: 6    R  6: 6   u_upm_0.upm_inst.SIB_CBB.sib[0:0] 
//        W  5: 5    R  5: 5   u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0:0] 
//        W  4: 4    R  4: 4   u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0:0] 
//        W  3: 3    R  3: 3   u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_1_0000000000000000000000000000_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
// Unloading: 0_0_1110000000011111111111111110_1_1_1_1_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101000111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000001000001110110000
1111110101000101Z10101011
000000000000000000000001000010000110000
1111110101000101Z10101011
000000000000000000000001000010010110000
1111110101000111Z10101011
000000000000000000000001000010100110000
// Simulation Cycle 2100  Timestamp 210000 ns
1111110101000111Z10101011
000000000000000000000001000010110110000
1111110101000111Z10101011
000000000000000000000001000011000110000
1111110101000111Z10101011
000000000000000000000001000011010110000
1111110101000101Z10101011
000000000000000000000001000011100110000
1111110101000101Z10101011
000000000000000000000001000011110110000
1111110101000101Z10101011
000000000000000000000001000100000110000
1111110101000101Z10101011
000000000000000000000001000100010110000
1111110101000111Z10101011
000000000000000000000001000100100110000
1111110101000111Z10101011
000000000000000000000001000100110110000
1111110101000111Z10101011
000000000000000000000001000101000110000
// Simulation Cycle 2110  Timestamp 211000 ns
1111110101000111Z10101011
000000000000000000000001000101010110000
1111110101000111Z10101011
000000000000000000000001000101100110000
1111110101000101Z10101011
000000000000000000000010110011010110000
1111110101000111Z10101011
000000000000000000000010110011100110000
1111110101000111Z10101011
000000000000000000000010110011110110000
1111110101000111Z10101011
000000000000000000000010110100000110000
1111110101000111Z10101011
000000000000000000000010110100010110000
1111110101000111Z10101011
000000000000000000000010110100100110000
1111110101000111Z10101011
000000000000000000000010110100110110000
1111110101000111Z10101011
000000000000000000000010110101000110000
// Simulation Cycle 2120  Timestamp 212000 ns
1111110101000111Z10101011
000000000000000000000010110101010110000
1111110101000111Z10101011
000000000000000000000010110101100110000
1111110101000111Z10101011
000000000000000000000010110101110110000
1111110101000111Z10101011
000000000000000000000010110110000110000
1111110101000111Z10101011
000000000000000000000010110110010110000
1111110101000111Z10101011
000000000000000000000010110110100110000
1111110101000111Z10101011
000000000000000000000010110110110110000
1111110101000111Z10101011
000000000000000000000010110111000110000
1111110101000111Z10101011
000000000000000000000010110111010110000
1111110101000101Z10101011
000000000000000000000010110111100110000
// Simulation Cycle 2130  Timestamp 213000 ns
1111110101000101Z10101011
000000000000000000000010110111110110000
1111110101000101Z10101011
000000000000000000000010111000000110000
1111110101000101Z10101011
000000000000000000000010111000010110000
1111110101000101Z10101011
000000000000000000000010111000100110000
1111110101000101Z10101011
000000000000000000000010111000110110000
1111110101000101Z10101011
000000000000000000000010111001000110000
1111110101000101Z10101011
000000000000000000000010111001010110000
1111110101000111Z10101011
000000000000000000000010111001100110000
1111110101000111Z10101011
000000000000000000000010111001110110000
1111110101000111Z10101011
000000000000000000000010111010000110000
// Simulation Cycle 2140  Timestamp 214000 ns
1111110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
11111100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010111010010110000
//   firebird7_in_gate1_tessent_scanmux_array_pwrmgmt_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000010111010100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
11100100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_1_1_0_1 
// Unloading: 0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
11101100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11101110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11101101010001X0Z10101011
// + Shift Cycles 
1110110101100101Z10101011
000000000000000000000000001000010110000
1110110101000101Z10101011
000000000000000000000000001000100110000
// Simulation Cycle 2150  Timestamp 215000 ns
1110110101100101Z10101011
000000000000000000000000001000110110000
1110110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1110110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11101100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_1_0_0_0 
// Unloading: 0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11101100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11101101010001X0Z10101011
// + Shift Cycles 
1110110101000111Z10101011
000000000000000000000000001000010110000
1110110101000101Z10101011
000000000000000000000000001000100110000
1110110101000111Z10101011
000000000000000000000000001000110110000
1110110101100111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
// Simulation Cycle 2160  Timestamp 216000 ns
1110110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11101100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
11101100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010111010010110000
//   firebird7_in_gate1_tessent_scanmux_array_pwrmgmt_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000010111010110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
// + Scan path activation 
11110100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000001100000110000
//   ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0], load value = 0011 
000000000000000000000010111011000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 7:4    R 7:4   ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0] 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_0011_1_1_0_1 
// Unloading: 0_XXXX_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
11111100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000001000110110000
// Simulation Cycle 2170  Timestamp 217000 ns
1111110101100101Z10101011
000000000000000000000000001001000110000
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001101110110000
//   ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0], expected value = 0011 
000000000000000000000010111011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 7:4    R 7:4   ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0] 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_0000_0_0_0_0 
// Unloading: 1_0011_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
// Simulation Cycle 2180  Timestamp 218000 ns
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101000111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000000001001000110000
1111110101000111Z10101011
000000000000000000000010111011100110000
1111110101000111Z10101011
000000000000000000000010111011110110000
1111110101000101Z10101011
000000000000000000000010111100000110000
1111110101000101Z10101011
000000000000000000000010111100010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001100111Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
11111100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010111100100110000
//   firebird7_in_gate1_tessent_scanmux_array_trim_fuse_override_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000010111100110110000
// + Scan path activation 
// Simulation Cycle 2190  Timestamp 219000 ns
10110100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_1_1_0_1 
// Unloading: 0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
10111100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
10111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
10111101010001X0Z10101011
// + Shift Cycles 
1011110101100101Z10101011
000000000000000000000000001000010110000
1011110101000101Z10101011
000000000000000000000000001000100110000
1011110101100101Z10101011
000000000000000000000000001000110110000
1011110101100101Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1011110001000101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
10111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_0_0_0_0 
// Unloading: 0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
// Simulation Cycle 2200  Timestamp 220000 ns
10111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
10111101010001X0Z10101011
// + Shift Cycles 
1011110101000111Z10101011
000000000000000000000000001000010110000
1011110101000101Z10101011
000000000000000000000000001000100110000
1011110101000111Z10101011
000000000000000000000000001000110110000
1011110101000111Z10101011
000000000000000000000000001001000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1011110001100101Z10101011
000000000000000000000000001001010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
10111100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
10111100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010111100100110000
//   firebird7_in_gate1_tessent_scanmux_array_trim_fuse_override_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000010111101000110000
// + Scan path activation 
11110100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000110110110000
//   ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0], load value = 01111000011111111000 
000000000000000000000010111101010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000000111000110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 24:5    R 24:5   ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0] 
//        W  4:4    R  4:4   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  3:3    R  3:3   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  2:2    R  2:2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1:1    R  1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0:0    R  0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 01111000011111111000_0_1_1_0_1 
// Unloading: XXXXXXXXXXXXXXXXXXXX_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
// Simulation Cycle 2210  Timestamp 221000 ns
11111100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
11111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
11111101010001X0Z10101011
// + Shift Cycles 
1111110101100101Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101100101Z10101011
000000000000000000000000001000110110000
1111110101100101Z10101011
000000000000000000000000001001000110000
1111110101000101Z10101011
000000000000000000000000001001010110000
11111101010001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 2220  Timestamp 222000 ns
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101010001X0Z10101011
// Simulation Cycle 2230  Timestamp 223000 ns
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101010001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
11111101011001X0Z10101011
// + Associated TAP transition: DRSHIFT -> DREXIT1 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
11111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001001100110000
//   ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0], expected value = 01111000011111111000 
000000000000000000000010111101100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000001001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000001010000110000
//   firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1 
000000000000000000000000001010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001010100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001010110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 24:5    R 24:5   ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0] 
//        W  4:4    R  4:4   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  3:3    R  3:3   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  2:2    R  2:2   firebird7_in_gate1_tessent_sib_upm_inst.sib 
//        W  1:1    R  1:1   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  0:0    R  0:0   firebird7_in_gate1_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 00000000000000000000_0_0_0_0_0 
// Unloading: 01111000011111111000_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
11111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
// Simulation Cycle 2240  Timestamp 224000 ns
11111101010001X0Z10101011
// + Shift Cycles 
1111110101000111Z10101011
000000000000000000000000001000010110000
1111110101000101Z10101011
000000000000000000000000001000100110000
1111110101000111Z10101011
000000000000000000000000001000110110000
1111110101000111Z10101011
000000000000000000000000001001000110000
1111110101000101Z10101011
000000000000000000000000001001010110000
1111110101000101Z10101011
000000000000000000000010111101110110000
1111110101000101Z10101011
000000000000000000000010111110000110000
1111110101000101Z10101011
000000000000000000000010111110010110000
1111110101000111Z10101011
000000000000000000000010111110100110000
// Simulation Cycle 2250  Timestamp 225000 ns
1111110101000111Z10101011
000000000000000000000010111110110110000
1111110101000111Z10101011
000000000000000000000010111111000110000
1111110101000111Z10101011
000000000000000000000010111111010110000
1111110101000111Z10101011
000000000000000000000010111111100110000
1111110101000111Z10101011
000000000000000000000010111111110110000
1111110101000111Z10101011
000000000000000000000011000000000110000
1111110101000111Z10101011
000000000000000000000011000000010110000
1111110101000101Z10101011
000000000000000000000011000000100110000
1111110101000101Z10101011
000000000000000000000011000000110110000
1111110101000101Z10101011
000000000000000000000011000001000110000
// Simulation Cycle 2260  Timestamp 226000 ns
1111110101000101Z10101011
000000000000000000000011000001010110000
1111110101000111Z10101011
000000000000000000000011000001100110000
1111110101000111Z10101011
000000000000000000000011000001110110000
1111110101000111Z10101011
000000000000000000000011000010000110000
1111110101000111Z10101011
000000000000000000000011000010010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111110001000101Z10101011
000000000000000000000011000010100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
11111100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
11111100010001X0Z10101011
// end of Vec file MSG
000000000000000000000000000000110110000
