{
  "module_name": "intel_backlight_regs.h",
  "hash_id": "06cdd9e421129b6d3412f926dce363d7c90eaf4937d978e8e312c6f6e352fd7e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_backlight_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_BACKLIGHT_REGS_H__\n#define __INTEL_BACKLIGHT_REGS_H__\n\n#include \"intel_display_reg_defs.h\"\n\n#define _VLV_BLC_PWM_CTL2_A\t\t(VLV_DISPLAY_BASE + 0x61250)\n#define _VLV_BLC_PWM_CTL2_B\t\t(VLV_DISPLAY_BASE + 0x61350)\n#define VLV_BLC_PWM_CTL2(pipe) _MMIO_PIPE(pipe, _VLV_BLC_PWM_CTL2_A, _VLV_BLC_PWM_CTL2_B)\n\n#define _VLV_BLC_PWM_CTL_A\t\t(VLV_DISPLAY_BASE + 0x61254)\n#define _VLV_BLC_PWM_CTL_B\t\t(VLV_DISPLAY_BASE + 0x61354)\n#define VLV_BLC_PWM_CTL(pipe) _MMIO_PIPE(pipe, _VLV_BLC_PWM_CTL_A, _VLV_BLC_PWM_CTL_B)\n\n#define _VLV_BLC_HIST_CTL_A\t\t(VLV_DISPLAY_BASE + 0x61260)\n#define _VLV_BLC_HIST_CTL_B\t\t(VLV_DISPLAY_BASE + 0x61360)\n#define VLV_BLC_HIST_CTL(pipe) _MMIO_PIPE(pipe, _VLV_BLC_HIST_CTL_A, _VLV_BLC_HIST_CTL_B)\n\n \n#define BLC_PWM_CTL2\t_MMIO(0x61250)  \n#define   BLM_PWM_ENABLE\t\t(1 << 31)\n#define   BLM_COMBINATION_MODE\t\t(1 << 30)  \n#define   BLM_PIPE_SELECT\t\t(1 << 29)\n#define   BLM_PIPE_SELECT_IVB\t\t(3 << 29)\n#define   BLM_PIPE_A\t\t\t(0 << 29)\n#define   BLM_PIPE_B\t\t\t(1 << 29)\n#define   BLM_PIPE_C\t\t\t(2 << 29)  \n#define   BLM_TRANSCODER_A\t\tBLM_PIPE_A  \n#define   BLM_TRANSCODER_B\t\tBLM_PIPE_B\n#define   BLM_TRANSCODER_C\t\tBLM_PIPE_C\n#define   BLM_TRANSCODER_EDP\t\t(3 << 29)\n#define   BLM_PIPE(pipe)\t\t((pipe) << 29)\n#define   BLM_POLARITY_I965\t\t(1 << 28)  \n#define   BLM_PHASE_IN_INTERUPT_STATUS\t(1 << 26)\n#define   BLM_PHASE_IN_ENABLE\t\t(1 << 25)\n#define   BLM_PHASE_IN_INTERUPT_ENABL\t(1 << 24)\n#define   BLM_PHASE_IN_TIME_BASE_SHIFT\t(16)\n#define   BLM_PHASE_IN_TIME_BASE_MASK\t(0xff << 16)\n#define   BLM_PHASE_IN_COUNT_SHIFT\t(8)\n#define   BLM_PHASE_IN_COUNT_MASK\t(0xff << 8)\n#define   BLM_PHASE_IN_INCR_SHIFT\t(0)\n#define   BLM_PHASE_IN_INCR_MASK\t(0xff << 0)\n#define BLC_PWM_CTL\t_MMIO(0x61254)\n \n#define   BACKLIGHT_MODULATION_FREQ_SHIFT\t(17)\n#define   BACKLIGHT_MODULATION_FREQ_MASK\t(0x7fff << 17)\n#define   BLM_LEGACY_MODE\t\t\t(1 << 16)  \n \n#define   BACKLIGHT_DUTY_CYCLE_SHIFT\t\t(0)\n#define   BACKLIGHT_DUTY_CYCLE_MASK\t\t(0xffff)\n#define   BACKLIGHT_DUTY_CYCLE_MASK_PNV\t\t(0xfffe)\n#define   BLM_POLARITY_PNV\t\t\t(1 << 0)  \n\n#define BLC_HIST_CTL\t_MMIO(0x61260)\n#define  BLM_HISTOGRAM_ENABLE\t\t\t(1 << 31)\n\n \n#define BLC_PWM_CPU_CTL2\t_MMIO(0x48250)\n#define BLC_PWM_CPU_CTL\t\t_MMIO(0x48254)\n\n#define HSW_BLC_PWM2_CTL\t_MMIO(0x48350)\n\n \n#define BLC_PWM_PCH_CTL1\t_MMIO(0xc8250)\n#define   BLM_PCH_PWM_ENABLE\t\t\t(1 << 31)\n#define   BLM_PCH_OVERRIDE_ENABLE\t\t(1 << 30)\n#define   BLM_PCH_POLARITY\t\t\t(1 << 29)\n#define BLC_PWM_PCH_CTL2\t_MMIO(0xc8254)\n\n \n#define _BXT_BLC_PWM_CTL1\t\t\t0xC8250\n#define   BXT_BLC_PWM_ENABLE\t\t\t(1 << 31)\n#define   BXT_BLC_PWM_POLARITY\t\t\t(1 << 29)\n#define _BXT_BLC_PWM_FREQ1\t\t\t0xC8254\n#define _BXT_BLC_PWM_DUTY1\t\t\t0xC8258\n\n#define _BXT_BLC_PWM_CTL2\t\t\t0xC8350\n#define _BXT_BLC_PWM_FREQ2\t\t\t0xC8354\n#define _BXT_BLC_PWM_DUTY2\t\t\t0xC8358\n\n#define BXT_BLC_PWM_CTL(controller)    _MMIO_PIPE(controller,\t\t\\\n\t\t\t\t\t_BXT_BLC_PWM_CTL1, _BXT_BLC_PWM_CTL2)\n#define BXT_BLC_PWM_FREQ(controller)   _MMIO_PIPE(controller, \\\n\t\t\t\t\t_BXT_BLC_PWM_FREQ1, _BXT_BLC_PWM_FREQ2)\n#define BXT_BLC_PWM_DUTY(controller)   _MMIO_PIPE(controller, \\\n\t\t\t\t\t_BXT_BLC_PWM_DUTY1, _BXT_BLC_PWM_DUTY2)\n\n \n#define UTIL_PIN_CTL\t\t\t_MMIO(0x48400)\n#define   UTIL_PIN_ENABLE\t\t(1 << 31)\n#define   UTIL_PIN_PIPE_MASK\t\t(3 << 29)\n#define   UTIL_PIN_PIPE(x)\t\t((x) << 29)\n#define   UTIL_PIN_MODE_MASK\t\t(0xf << 24)\n#define   UTIL_PIN_MODE_DATA\t\t(0 << 24)\n#define   UTIL_PIN_MODE_PWM\t\t(1 << 24)\n#define   UTIL_PIN_MODE_VBLANK\t\t(4 << 24)\n#define   UTIL_PIN_MODE_VSYNC\t\t(5 << 24)\n#define   UTIL_PIN_MODE_EYE_LEVEL\t(8 << 24)\n#define   UTIL_PIN_OUTPUT_DATA\t\t(1 << 23)\n#define   UTIL_PIN_POLARITY\t\t(1 << 22)\n#define   UTIL_PIN_DIRECTION_INPUT\t(1 << 19)\n#define   UTIL_PIN_INPUT_DATA\t\t(1 << 16)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}