//-----------------------------------------
+notimingchecks
+libext+.v
-y $XILINX/verilog/src
-y $XILINX/verilog/src/unisims
-y $XILINX/verilog/src/XilinxCoreLib
//--------------------------------------------------------------------
   $XILINX/verilog/src/glbl.v
//-----------------------------------------
+define+VCD+SIM+ISE+AMBA_AXI4
//--------------------------------------------------------------------
./sim_define.v
//-----------------------------------------
+incdir+../../bench/verilog
        ../../bench/verilog/top.v
        ../../bench/verilog/tester_tx.v
        ../../bench/verilog/tester_rx.v
        ../../bench/verilog/axi_switch_m2s3.v
//-----------------------------------------
+incdir+../../../gmii_phy/beh/verilog
        ../../../gmii_phy/beh/verilog/gmii_phy.v
//-----------------------------------------
+incdir+../../../mem_axi_dual/bram_true_dual_port/v6/ise14
+incdir+../../../mem_axi_dual/rtl/verilog
        ../../../mem_axi_dual/rtl/verilog/bram_axi_dual.v
//-----------------------------------------
+incdir+../../../gig_eth_mac/fifo_async/v6/ise14
+incdir+../../../gig_eth_mac/rtl/verilog/gig_eth_mac_core
+incdir+../../../gig_eth_mac/rtl/verilog
        ../../../gig_eth_mac/rtl/verilog/gig_eth_mac_axi.v
//-----------------------------------------
