/*
 * bootcpld_tbb_re_sw.h -- register and field definitions for bootcpld_tbb_re
 *
 * Generated by JSPEC 1.10.1.  Do not edit!
 *
 * Copyright (c) 2009-2010, Juniper Networks, Inc.
 * All rights reserved.
 *
 * $Id: bootcpld_tbb_re_sw.h,v 1.1.2.1 2009-08-20 18:12:01 shiva Exp $
 */

#ifndef __BOOTCPLD_TBB_RE_SW_H__
#define __BOOTCPLD_TBB_RE_SW_H__

/*
 * bootcpld_tbb_re register set
 */


#define BOOTCPLD_TBB_RE_CPLD_REV_ADDR 0x00000000
#define BOOTCPLD_TBB_RE_CPLD_REV_BASE 0x00000000
#define BOOTCPLD_TBB_RE_CPLD_REV_REPEAT 1
#define BOOTCPLD_TBB_RE_CPLD_REV_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_CPLD_REV_REVISION_SHIFT 0
#define   BOOTCPLD_TBB_RE_CPLD_REV_REVISION_MASK 0x000000ff
#define   BOOTCPLD_TBB_RE_CPLD_REV_REVISION_RST_VAL 0x00

#define BOOTCPLD_TBB_RE_RESET_REGISTER_ADDR 0x00000001
#define BOOTCPLD_TBB_RE_RESET_REGISTER_BASE 0x00000001
#define BOOTCPLD_TBB_RE_RESET_REGISTER_REPEAT 1
#define BOOTCPLD_TBB_RE_RESET_REGISTER_RST_VAL 0x0000002e
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_MAIN_RESET_SHIFT 7
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_MAIN_RESET_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_MAIN_RESET_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_POWER_CYCLE_SHIFT 6
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_POWER_CYCLE_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_POWER_CYCLE_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_UKERN_BOOTCPLD_RESET_SHIFT 5
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_UKERN_BOOTCPLD_RESET_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_UKERN_BOOTCPLD_RESET_RST_VAL 0x1
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_DDR_RESET_SHIFT 4
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_DDR_RESET_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_DDR_RESET_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_ZL30312_RESET_SHIFT 3
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_ZL30312_RESET_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_ZL30312_RESET_RST_VAL 0x1
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_ENET_0_RESET_SHIFT 2
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_ENET_0_RESET_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_ENET_0_RESET_RST_VAL 0x1
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_DUART_RESET_SHIFT 1
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_DUART_RESET_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_DUART_RESET_RST_VAL 0x1
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_FLASHB_RESET_SHIFT 0
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_FLASHB_RESET_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_RESET_REGISTER_FLASHB_RESET_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_RESET_REASON_ADDR 0x00000002
#define BOOTCPLD_TBB_RE_RESET_REASON_BASE 0x00000002
#define BOOTCPLD_TBB_RE_RESET_REASON_REPEAT 1
#define BOOTCPLD_TBB_RE_RESET_REASON_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_RESET_REASON_TIMER_LEVEL2_SHIFT 5
#define   BOOTCPLD_TBB_RE_RESET_REASON_TIMER_LEVEL2_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_RESET_REASON_TIMER_LEVEL2_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_RESET_REASON_TIMER_LEVEL3_SHIFT 4
#define   BOOTCPLD_TBB_RE_RESET_REASON_TIMER_LEVEL3_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_RESET_REASON_TIMER_LEVEL3_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_RESET_REASON_TIMER_LEVEL4_SHIFT 3
#define   BOOTCPLD_TBB_RE_RESET_REASON_TIMER_LEVEL4_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_RESET_REASON_TIMER_LEVEL4_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_RESET_REASON_SW_RST_REASON_SHIFT 0
#define   BOOTCPLD_TBB_RE_RESET_REASON_SW_RST_REASON_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_RESET_REASON_SW_RST_REASON_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_CONTROL_REGISTER_ADDR 0x00000003
#define BOOTCPLD_TBB_RE_CONTROL_REGISTER_BASE 0x00000003
#define BOOTCPLD_TBB_RE_CONTROL_REGISTER_REPEAT 1
#define BOOTCPLD_TBB_RE_CONTROL_REGISTER_RST_VAL 0x00000047
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_CPU_BOOTED_LED_SHIFT 7
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_CPU_BOOTED_LED_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_CPU_BOOTED_LED_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_P8572_I2C_EEPROM_EN_SHIFT 6
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_P8572_I2C_EEPROM_EN_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_P8572_I2C_EEPROM_EN_RST_VAL 0x1
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_RE_UKERN_INT_SHIFT 5
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_RE_UKERN_INT_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_RE_UKERN_INT_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_RE_UKERN_NMI_SHIFT 4
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_RE_UKERN_NMI_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_RE_UKERN_NMI_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_FLASH_CSELECT_SWIZZLED_SHIFT 3
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_FLASH_CSELECT_SWIZZLED_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_FLASH_CSELECT_SWIZZLED_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_FLASH_SWIZZLE_ENA_SHIFT 2
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_FLASH_SWIZZLE_ENA_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_FLASH_SWIZZLE_ENA_RST_VAL 0x1
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_WDT_ENA_SHIFT 1
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_WDT_ENA_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_WDT_ENA_RST_VAL 0x1
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_RTC_ENA_SHIFT 0
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_RTC_ENA_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_RTC_ENA_RST_VAL 0x1

#define BOOTCPLD_TBB_RE_SYS_TIMER_CNT_ADDR 0x00000004
#define BOOTCPLD_TBB_RE_SYS_TIMER_CNT_BASE 0x00000004
#define BOOTCPLD_TBB_RE_SYS_TIMER_CNT_REPEAT 1
#define BOOTCPLD_TBB_RE_SYS_TIMER_CNT_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_SYS_TIMER_CNT_TIMER_COUNT_SHIFT 0
#define   BOOTCPLD_TBB_RE_SYS_TIMER_CNT_TIMER_COUNT_MASK 0x000000ff
#define   BOOTCPLD_TBB_RE_SYS_TIMER_CNT_TIMER_COUNT_RST_VAL 0x00

#define BOOTCPLD_TBB_RE_WTCHDG_HBYTE_REG_ADDR 0x00000005
#define BOOTCPLD_TBB_RE_WTCHDG_HBYTE_REG_BASE 0x00000005
#define BOOTCPLD_TBB_RE_WTCHDG_HBYTE_REG_REPEAT 1
#define BOOTCPLD_TBB_RE_WTCHDG_HBYTE_REG_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_WTCHDG_HBYTE_REG_WTCHDG_HBYTE_SHIFT 0
#define   BOOTCPLD_TBB_RE_WTCHDG_HBYTE_REG_WTCHDG_HBYTE_MASK 0x000000ff
#define   BOOTCPLD_TBB_RE_WTCHDG_HBYTE_REG_WTCHDG_HBYTE_RST_VAL 0x00

#define BOOTCPLD_TBB_RE_WTCHDG_LBYTE_REG_ADDR 0x00000006
#define BOOTCPLD_TBB_RE_WTCHDG_LBYTE_REG_BASE 0x00000006
#define BOOTCPLD_TBB_RE_WTCHDG_LBYTE_REG_REPEAT 1
#define BOOTCPLD_TBB_RE_WTCHDG_LBYTE_REG_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_WTCHDG_LBYTE_REG_WTCHDG_LBYTE_SHIFT 0
#define   BOOTCPLD_TBB_RE_WTCHDG_LBYTE_REG_WTCHDG_LBYTE_MASK 0x000000ff
#define   BOOTCPLD_TBB_RE_WTCHDG_LBYTE_REG_WTCHDG_LBYTE_RST_VAL 0x00

#define BOOTCPLD_TBB_RE_TBB_STATUS1_ADDR 0x00000007
#define BOOTCPLD_TBB_RE_TBB_STATUS1_BASE 0x00000007
#define BOOTCPLD_TBB_RE_TBB_STATUS1_REPEAT 1
#define BOOTCPLD_TBB_RE_TBB_STATUS1_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_TBB_STATUS1_PS1_POWER_GOOD_SHIFT 5
#define   BOOTCPLD_TBB_RE_TBB_STATUS1_PS1_POWER_GOOD_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_TBB_STATUS1_PS1_POWER_GOOD_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_TBB_STATUS1_PS0_POWER_GOOD_SHIFT 4
#define   BOOTCPLD_TBB_RE_TBB_STATUS1_PS0_POWER_GOOD_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_TBB_STATUS1_PS0_POWER_GOOD_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_TBB_STATUS1_PS1_PRESENT_SHIFT 3
#define   BOOTCPLD_TBB_RE_TBB_STATUS1_PS1_PRESENT_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_TBB_STATUS1_PS1_PRESENT_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_TBB_STATUS1_PS0_PRESENT_SHIFT 2
#define   BOOTCPLD_TBB_RE_TBB_STATUS1_PS0_PRESENT_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_TBB_STATUS1_PS0_PRESENT_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_TIMER_IRQ_ST_ADDR 0x00000008
#define BOOTCPLD_TBB_RE_TIMER_IRQ_ST_BASE 0x00000008
#define BOOTCPLD_TBB_RE_TIMER_IRQ_ST_REPEAT 1
#define BOOTCPLD_TBB_RE_TIMER_IRQ_ST_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_TIMER_IRQ_ST_TIMER_IRQ_SHIFT 7
#define   BOOTCPLD_TBB_RE_TIMER_IRQ_ST_TIMER_IRQ_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_TIMER_IRQ_ST_TIMER_IRQ_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_TIMER_IRQ_ST_SOFTWARE_IRQ_0_SHIFT 6
#define   BOOTCPLD_TBB_RE_TIMER_IRQ_ST_SOFTWARE_IRQ_0_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_TIMER_IRQ_ST_SOFTWARE_IRQ_0_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_TIMER_IRQ_ST_SOFTWARE_IRQ_1_SHIFT 5
#define   BOOTCPLD_TBB_RE_TIMER_IRQ_ST_SOFTWARE_IRQ_1_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_TIMER_IRQ_ST_SOFTWARE_IRQ_1_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_TIMER_IRQ_EN_ADDR 0x00000009
#define BOOTCPLD_TBB_RE_TIMER_IRQ_EN_BASE 0x00000009
#define BOOTCPLD_TBB_RE_TIMER_IRQ_EN_REPEAT 1
#define BOOTCPLD_TBB_RE_TIMER_IRQ_EN_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_TIMER_IRQ_EN_TIMER_IRQ_SHIFT 7
#define   BOOTCPLD_TBB_RE_TIMER_IRQ_EN_TIMER_IRQ_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_TIMER_IRQ_EN_TIMER_IRQ_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_TIMER_IRQ_EN_SOFTWARE_IRQ_SHIFT 6
#define   BOOTCPLD_TBB_RE_TIMER_IRQ_EN_SOFTWARE_IRQ_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_TIMER_IRQ_EN_SOFTWARE_IRQ_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_ADDR 0x0000000b
#define BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_BASE 0x0000000b
#define BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_REPEAT 1
#define BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_0_SHIFT 7
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_0_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_0_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_1_SHIFT 6
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_1_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_1_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_2_SHIFT 5
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_2_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_2_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_3_SHIFT 4
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_3_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_3_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_4_SHIFT 3
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_4_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_4_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_5_SHIFT 2
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_5_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_5_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_6_SHIFT 1
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_6_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_6_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_7_SHIFT 0
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_7_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_A_VOTAGE_FAIL_A_7_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_ADDR 0x0000000c
#define BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_BASE 0x0000000c
#define BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_REPEAT 1
#define BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_0_SHIFT 7
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_0_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_0_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_1_SHIFT 6
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_1_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_1_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_2_SHIFT 5
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_2_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_2_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_3_SHIFT 4
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_3_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_3_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_4_SHIFT 3
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_4_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_4_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_5_SHIFT 2
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_5_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_5_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_6_SHIFT 1
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_6_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_6_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_7_SHIFT 0
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_7_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_FAIL_B_VOTAGE_FAIL_B_7_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_ADDR 0x0000000d
#define BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_BASE 0x0000000d
#define BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_REPEAT 1
#define BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_0_SHIFT 7
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_0_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_0_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_1_SHIFT 6
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_1_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_1_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_2_SHIFT 5
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_2_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_2_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_3_SHIFT 4
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_3_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_3_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_4_SHIFT 3
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_4_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_4_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_5_SHIFT 2
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_5_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_5_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_6_SHIFT 1
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_6_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_6_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_7_SHIFT 0
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_7_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_UP_VOTAGE_UP_7_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_ADDR 0x0000000e
#define BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_BASE 0x0000000e
#define BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_REPEAT 1
#define BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_0_SHIFT 7
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_0_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_0_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_1_SHIFT 6
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_1_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_1_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_2_SHIFT 5
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_2_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_2_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_3_SHIFT 4
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_3_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_3_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_4_SHIFT 3
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_4_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_4_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_5_SHIFT 2
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_5_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_5_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_6_SHIFT 1
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_6_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_6_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_7_SHIFT 0
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_7_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_VOLTAGE_TRIM_DOWN_VOTAGE_DOWN_7_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_FAN_STATUS_ADDR 0x0000000f
#define BOOTCPLD_TBB_RE_FAN_STATUS_BASE 0x0000000f
#define BOOTCPLD_TBB_RE_FAN_STATUS_REPEAT 1
#define BOOTCPLD_TBB_RE_FAN_STATUS_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_FAN_STATUS_VALUE_SHIFT 0
#define   BOOTCPLD_TBB_RE_FAN_STATUS_VALUE_MASK 0x0000001f
#define   BOOTCPLD_TBB_RE_FAN_STATUS_VALUE_RST_VAL 0x00

#define BOOTCPLD_TBB_RE_FAN_SPEED_ADDR 0x00000010
#define BOOTCPLD_TBB_RE_FAN_SPEED_BASE 0x00000010
#define BOOTCPLD_TBB_RE_FAN_SPEED_REPEAT 1
#define BOOTCPLD_TBB_RE_FAN_SPEED_RST_VAL 0x00000007
#define   BOOTCPLD_TBB_RE_FAN_SPEED_VALUE_SHIFT 0
#define   BOOTCPLD_TBB_RE_FAN_SPEED_VALUE_MASK 0x0000000f
#define   BOOTCPLD_TBB_RE_FAN_SPEED_VALUE_RST_VAL 0x7

#define BOOTCPLD_TBB_RE_FAN_SPEED_HIGHEST_ADDR 0x00000011
#define BOOTCPLD_TBB_RE_FAN_SPEED_HIGHEST_BASE 0x00000011
#define BOOTCPLD_TBB_RE_FAN_SPEED_HIGHEST_REPEAT 1
#define BOOTCPLD_TBB_RE_FAN_SPEED_HIGHEST_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_FAN_SPEED_HIGHEST_VALUE_SHIFT 0
#define   BOOTCPLD_TBB_RE_FAN_SPEED_HIGHEST_VALUE_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_FAN_SPEED_HIGHEST_VALUE_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_FAN_SELECT_ADDR 0x00000012
#define BOOTCPLD_TBB_RE_FAN_SELECT_BASE 0x00000012
#define BOOTCPLD_TBB_RE_FAN_SELECT_REPEAT 1
#define BOOTCPLD_TBB_RE_FAN_SELECT_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_FAN_SELECT_VALUE_SHIFT 0
#define   BOOTCPLD_TBB_RE_FAN_SELECT_VALUE_MASK 0x00000007
#define   BOOTCPLD_TBB_RE_FAN_SELECT_VALUE_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_FAN_TACH_ADDR 0x00000013
#define BOOTCPLD_TBB_RE_FAN_TACH_BASE 0x00000013
#define BOOTCPLD_TBB_RE_FAN_TACH_REPEAT 1
#define BOOTCPLD_TBB_RE_FAN_TACH_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_FAN_TACH_VALUE_SHIFT 0
#define   BOOTCPLD_TBB_RE_FAN_TACH_VALUE_MASK 0x000000ff
#define   BOOTCPLD_TBB_RE_FAN_TACH_VALUE_RST_VAL 0x00

#define BOOTCPLD_TBB_RE_FAN_FAILURE_THRESHOLD_ADDR 0x00000014
#define BOOTCPLD_TBB_RE_FAN_FAILURE_THRESHOLD_BASE 0x00000014
#define BOOTCPLD_TBB_RE_FAN_FAILURE_THRESHOLD_REPEAT 1
#define BOOTCPLD_TBB_RE_FAN_FAILURE_THRESHOLD_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_FAN_FAILURE_THRESHOLD_VALUE_SHIFT 0
#define   BOOTCPLD_TBB_RE_FAN_FAILURE_THRESHOLD_VALUE_MASK 0x000000ff
#define   BOOTCPLD_TBB_RE_FAN_FAILURE_THRESHOLD_VALUE_RST_VAL 0x00

#define BOOTCPLD_TBB_RE_RED_YELLOW_ALARM_ADDR 0x00000015
#define BOOTCPLD_TBB_RE_RED_YELLOW_ALARM_BASE 0x00000015
#define BOOTCPLD_TBB_RE_RED_YELLOW_ALARM_REPEAT 1
#define BOOTCPLD_TBB_RE_RED_YELLOW_ALARM_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_RED_YELLOW_ALARM_RED_ALARM_SHIFT 1
#define   BOOTCPLD_TBB_RE_RED_YELLOW_ALARM_RED_ALARM_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_RED_YELLOW_ALARM_RED_ALARM_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_RED_YELLOW_ALARM_YELLOW_ALARM_SHIFT 0
#define   BOOTCPLD_TBB_RE_RED_YELLOW_ALARM_YELLOW_ALARM_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_RED_YELLOW_ALARM_YELLOW_ALARM_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_ADDR 0x00000017
#define BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_BASE 0x00000017
#define BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_REPEAT 1
#define BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_PEM0_FAIL_SHIFT 7
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_PEM0_FAIL_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_PEM0_FAIL_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_PEM1_FAIL_SHIFT 6
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_PEM1_FAIL_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_PEM1_FAIL_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_PEM0_TEMP_NOK_SHIFT 5
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_PEM0_TEMP_NOK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_PEM0_TEMP_NOK_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_PEM1_TEMP_NOK_SHIFT 4
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_PEM1_TEMP_NOK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_PEM1_TEMP_NOK_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_FAN_FAIL_SHIFT 3
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_FAN_FAIL_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_FAN_FAIL_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_FAN_PRESENCE_SHIFT 2
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_FAN_PRESENCE_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_FAN_PRESENCE_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_TEMP_ALARM_EXHAUST_A_SHIFT 1
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_TEMP_ALARM_EXHAUST_A_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_TEMP_ALARM_EXHAUST_A_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_TEMP_ALARM_EXHAUST_B_SHIFT 0
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_TEMP_ALARM_EXHAUST_B_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_TEMP_ALARM_EXHAUST_B_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_ADDR 0x00000018
#define BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_BASE 0x00000018
#define BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_REPEAT 1
#define BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_PEM0_FAIL_CHANGE_MASK_SHIFT 7
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_PEM0_FAIL_CHANGE_MASK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_PEM0_FAIL_CHANGE_MASK_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_PEM1_FAIL_CHANGE_MASK_SHIFT 6
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_PEM1_FAIL_CHANGE_MASK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_PEM1_FAIL_CHANGE_MASK_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_PEM0_TEMP_NOK_CHANGE_MASK_SHIFT 5
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_PEM0_TEMP_NOK_CHANGE_MASK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_PEM0_TEMP_NOK_CHANGE_MASK_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_PEM1_TEMP_NOK_CHANGE_MASK_SHIFT 4
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_PEM1_TEMP_NOK_CHANGE_MASK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_PEM1_TEMP_NOK_CHANGE_MASK_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_FAN_FAIL_CHANGE_MASK_SHIFT 3
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_FAN_FAIL_CHANGE_MASK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_FAN_FAIL_CHANGE_MASK_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_FAN_PRESENCE_CHANGE_MASK_SHIFT 2
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_FAN_PRESENCE_CHANGE_MASK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_FAN_PRESENCE_CHANGE_MASK_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_TEMP_ALARM_EXHAUST_A_CHANGE_MASK_SHIFT 1
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_TEMP_ALARM_EXHAUST_A_CHANGE_MASK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_TEMP_ALARM_EXHAUST_A_CHANGE_MASK_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_TEMP_ALARM_EXHAUST_B_CHANGE_MASK_SHIFT 0
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_TEMP_ALARM_EXHAUST_B_CHANGE_MASK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_FAILURE_ALARM_INT_MASK_TEMP_ALARM_EXHAUST_B_CHANGE_MASK_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_MISC_CPU_INT_ADDR 0x00000019
#define BOOTCPLD_TBB_RE_MISC_CPU_INT_BASE 0x00000019
#define BOOTCPLD_TBB_RE_MISC_CPU_INT_REPEAT 1
#define BOOTCPLD_TBB_RE_MISC_CPU_INT_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_UKERN_RE_CPU_INT_SHIFT 5
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_UKERN_RE_CPU_INT_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_UKERN_RE_CPU_INT_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_USB_CNTRL_INT_SHIFT 4
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_USB_CNTRL_INT_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_USB_CNTRL_INT_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_USB_PCI_INT_SHIFT 3
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_USB_PCI_INT_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_USB_PCI_INT_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_NMI_SWITCH_INT_SHIFT 2
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_NMI_SWITCH_INT_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_NMI_SWITCH_INT_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_UKERN_RE_CPU_NMI_SHIFT 1
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_UKERN_RE_CPU_NMI_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_UKERN_RE_CPU_NMI_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_MISC_CPU_INT_MASK_ADDR 0x0000001a
#define BOOTCPLD_TBB_RE_MISC_CPU_INT_MASK_BASE 0x0000001a
#define BOOTCPLD_TBB_RE_MISC_CPU_INT_MASK_REPEAT 1
#define BOOTCPLD_TBB_RE_MISC_CPU_INT_MASK_RST_VAL 0x00000004
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_MASK_UKERN_RE_CPU_INT_MASK_SHIFT 5
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_MASK_UKERN_RE_CPU_INT_MASK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_MASK_UKERN_RE_CPU_INT_MASK_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_MASK_USB_CNTRL_INT_MASK_SHIFT 4
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_MASK_USB_CNTRL_INT_MASK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_MASK_USB_CNTRL_INT_MASK_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_MASK_USB_PCI_INT_MASK_SHIFT 3
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_MASK_USB_PCI_INT_MASK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_MASK_USB_PCI_INT_MASK_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_MASK_NMI_SWITCH_INT_MASK_SHIFT 2
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_MASK_NMI_SWITCH_INT_MASK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_MASK_NMI_SWITCH_INT_MASK_RST_VAL 0x1

#define BOOTCPLD_TBB_RE_MISC_CPU_INT_1_ADDR 0x0000001b
#define BOOTCPLD_TBB_RE_MISC_CPU_INT_1_BASE 0x0000001b
#define BOOTCPLD_TBB_RE_MISC_CPU_INT_1_REPEAT 1
#define BOOTCPLD_TBB_RE_MISC_CPU_INT_1_RST_VAL 0x00000008
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_LOS_LIU_A_SHIFT 4
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_LOS_LIU_A_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_LOS_LIU_A_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_LOS_LIU_B_SHIFT 3
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_LOS_LIU_B_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_LOS_LIU_B_RST_VAL 0x1
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_ZL30312_INT0_SHIFT 2
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_ZL30312_INT0_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_ZL30312_INT0_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_ZL30312_INT1_SHIFT 1
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_ZL30312_INT1_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_ZL30312_INT1_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_ZL_PHY_INT_SHIFT 0
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_ZL_PHY_INT_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_ZL_PHY_INT_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_ADDR 0x0000001c
#define BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_BASE 0x0000001c
#define BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_REPEAT 1
#define BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_LOS_LIU_A_MASK_SHIFT 4
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_LOS_LIU_A_MASK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_LOS_LIU_A_MASK_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_LOS_LIU_B_MASK_SHIFT 3
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_LOS_LIU_B_MASK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_LOS_LIU_B_MASK_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_ZL30312_INT0_MASK_SHIFT 2
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_ZL30312_INT0_MASK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_ZL30312_INT0_MASK_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_ZL30312_INT1_MASK_SHIFT 1
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_ZL30312_INT1_MASK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_ZL30312_INT1_MASK_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_ZL_PHY_INT_MASK_SHIFT 0
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_ZL_PHY_INT_MASK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_MISC_CPU_INT_1_MASK_ZL_PHY_INT_MASK_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_LED_SYSTEM_OK_ADDR 0x0000001d
#define BOOTCPLD_TBB_RE_LED_SYSTEM_OK_BASE 0x0000001d
#define BOOTCPLD_TBB_RE_LED_SYSTEM_OK_REPEAT 1
#define BOOTCPLD_TBB_RE_LED_SYSTEM_OK_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_LED_SYSTEM_OK_SYSTEM_OK_GREEN_SHIFT 3
#define   BOOTCPLD_TBB_RE_LED_SYSTEM_OK_SYSTEM_OK_GREEN_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_LED_SYSTEM_OK_SYSTEM_OK_GREEN_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_LED_SYSTEM_OK_SYSTEM_OK_RED_SHIFT 2
#define   BOOTCPLD_TBB_RE_LED_SYSTEM_OK_SYSTEM_OK_RED_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_LED_SYSTEM_OK_SYSTEM_OK_RED_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_LED_SYSTEM_OK_RE_UP_SHIFT 1
#define   BOOTCPLD_TBB_RE_LED_SYSTEM_OK_RE_UP_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_LED_SYSTEM_OK_RE_UP_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_LED_SYSTEM_OK_RE_COMING_UP_SHIFT 0
#define   BOOTCPLD_TBB_RE_LED_SYSTEM_OK_RE_COMING_UP_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_LED_SYSTEM_OK_RE_COMING_UP_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_SYNC_ETHERNET_CONTROL_ADDR 0x0000001e
#define BOOTCPLD_TBB_RE_SYNC_ETHERNET_CONTROL_BASE 0x0000001e
#define BOOTCPLD_TBB_RE_SYNC_ETHERNET_CONTROL_REPEAT 1
#define BOOTCPLD_TBB_RE_SYNC_ETHERNET_CONTROL_RST_VAL 0x00000064
#define   BOOTCPLD_TBB_RE_SYNC_ETHERNET_CONTROL_CLOCK_BITS_B_PRI_SHIFT 7
#define   BOOTCPLD_TBB_RE_SYNC_ETHERNET_CONTROL_CLOCK_BITS_B_PRI_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_SYNC_ETHERNET_CONTROL_CLOCK_BITS_B_PRI_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_SYNC_ETHERNET_CONTROL_CLOCK_BITS_A_SEC_SHIFT 6
#define   BOOTCPLD_TBB_RE_SYNC_ETHERNET_CONTROL_CLOCK_BITS_A_SEC_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_SYNC_ETHERNET_CONTROL_CLOCK_BITS_A_SEC_RST_VAL 0x1
#define   BOOTCPLD_TBB_RE_SYNC_ETHERNET_CONTROL_MIC_CLK_SEC_0_SHIFT 4
#define   BOOTCPLD_TBB_RE_SYNC_ETHERNET_CONTROL_MIC_CLK_SEC_0_MASK 0x00000003
#define   BOOTCPLD_TBB_RE_SYNC_ETHERNET_CONTROL_MIC_CLK_SEC_0_RST_VAL 0x2
#define   BOOTCPLD_TBB_RE_SYNC_ETHERNET_CONTROL_MIC_CLK_PRI_0_SHIFT 2
#define   BOOTCPLD_TBB_RE_SYNC_ETHERNET_CONTROL_MIC_CLK_PRI_0_MASK 0x00000003
#define   BOOTCPLD_TBB_RE_SYNC_ETHERNET_CONTROL_MIC_CLK_PRI_0_RST_VAL 0x1

#define BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_ADDR 0x0000001f
#define BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_BASE 0x0000001f
#define BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_REPEAT 1
#define BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_RST_VAL 0x0000000f
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_PS0_DISABLE_SHIFT 7
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_PS0_DISABLE_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_PS0_DISABLE_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_PS1_DISABLE_SHIFT 6
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_PS1_DISABLE_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_PS1_DISABLE_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_P8572_PCI_RST_L_SHIFT 3
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_P8572_PCI_RST_L_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_P8572_PCI_RST_L_RST_VAL 0x1
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_FLASH_B_ACC_SHIFT 2
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_FLASH_B_ACC_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_FLASH_B_ACC_RST_VAL 0x1
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_LIU_A_RESET_SHIFT 1
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_LIU_A_RESET_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_LIU_A_RESET_RST_VAL 0x1
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_LIU_B_RESET_SHIFT 0
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_LIU_B_RESET_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_2_LIU_B_RESET_RST_VAL 0x1

#define BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_ADDR 0x00000020
#define BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_BASE 0x00000020
#define BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_REPEAT 1
#define BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_RST_VAL 0x00000010
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_EXT_CLK_A_LED_ENABLE_SHIFT 7
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_EXT_CLK_A_LED_ENABLE_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_EXT_CLK_A_LED_ENABLE_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_EXT_CLK_B_LED_ENABLE_SHIFT 6
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_EXT_CLK_B_LED_ENABLE_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_EXT_CLK_B_LED_ENABLE_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_E1_MODE_SHIFT 5
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_E1_MODE_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_E1_MODE_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_PLL_8K_REF_CLK_SHIFT 4
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_PLL_8K_REF_CLK_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_PLL_8K_REF_CLK_RST_VAL 0x1
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_GPS_CLKOUT_EN_SHIFT 3
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_GPS_CLKOUT_EN_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_CONTROL_REGISTER_3_GPS_CLKOUT_EN_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_GPIN_REGISTER_ADDR 0x00000021
#define BOOTCPLD_TBB_RE_GPIN_REGISTER_BASE 0x00000021
#define BOOTCPLD_TBB_RE_GPIN_REGISTER_REPEAT 1
#define BOOTCPLD_TBB_RE_GPIN_REGISTER_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_GPIN_REGISTER_GPIN_0_SHIFT 7
#define   BOOTCPLD_TBB_RE_GPIN_REGISTER_GPIN_0_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_GPIN_REGISTER_GPIN_0_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_GPIN_REGISTER_GPIN_1_SHIFT 6
#define   BOOTCPLD_TBB_RE_GPIN_REGISTER_GPIN_1_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_GPIN_REGISTER_GPIN_1_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_GPIN_REGISTER_GPIN_2_SHIFT 5
#define   BOOTCPLD_TBB_RE_GPIN_REGISTER_GPIN_2_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_GPIN_REGISTER_GPIN_2_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_GPIN_REGISTER_GPIN_3_SHIFT 4
#define   BOOTCPLD_TBB_RE_GPIN_REGISTER_GPIN_3_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_GPIN_REGISTER_GPIN_3_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_GPOUT_REGISTER_ADDR 0x00000022
#define BOOTCPLD_TBB_RE_GPOUT_REGISTER_BASE 0x00000022
#define BOOTCPLD_TBB_RE_GPOUT_REGISTER_REPEAT 1
#define BOOTCPLD_TBB_RE_GPOUT_REGISTER_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_GPOUT_REGISTER_GPOUT_0_SHIFT 7
#define   BOOTCPLD_TBB_RE_GPOUT_REGISTER_GPOUT_0_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_GPOUT_REGISTER_GPOUT_0_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_GPOUT_REGISTER_GPOUT_1_SHIFT 6
#define   BOOTCPLD_TBB_RE_GPOUT_REGISTER_GPOUT_1_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_GPOUT_REGISTER_GPOUT_1_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_GPOUT_REGISTER_GPOUT_2_SHIFT 5
#define   BOOTCPLD_TBB_RE_GPOUT_REGISTER_GPOUT_2_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_GPOUT_REGISTER_GPOUT_2_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_GPOUT_REGISTER_GPOUT_3_SHIFT 4
#define   BOOTCPLD_TBB_RE_GPOUT_REGISTER_GPOUT_3_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_GPOUT_REGISTER_GPOUT_3_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_GPOUT_REGISTER_GPOUT_4_SHIFT 3
#define   BOOTCPLD_TBB_RE_GPOUT_REGISTER_GPOUT_4_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_GPOUT_REGISTER_GPOUT_4_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_SCRATCH_1_ADDR 0x00000023
#define BOOTCPLD_TBB_RE_SCRATCH_1_BASE 0x00000023
#define BOOTCPLD_TBB_RE_SCRATCH_1_REPEAT 1
#define BOOTCPLD_TBB_RE_SCRATCH_1_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_SCRATCH_1_SCRATCH_SHIFT 0
#define   BOOTCPLD_TBB_RE_SCRATCH_1_SCRATCH_MASK 0x000000ff
#define   BOOTCPLD_TBB_RE_SCRATCH_1_SCRATCH_RST_VAL 0x00

#define BOOTCPLD_TBB_RE_SCRATCH_2_ADDR 0x00000024
#define BOOTCPLD_TBB_RE_SCRATCH_2_BASE 0x00000024
#define BOOTCPLD_TBB_RE_SCRATCH_2_REPEAT 1
#define BOOTCPLD_TBB_RE_SCRATCH_2_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_SCRATCH_2_SCRATCH_SHIFT 0
#define   BOOTCPLD_TBB_RE_SCRATCH_2_SCRATCH_MASK 0x000000ff
#define   BOOTCPLD_TBB_RE_SCRATCH_2_SCRATCH_RST_VAL 0x00

#define BOOTCPLD_TBB_RE_WTCHDG_UBYTE_REG_ADDR 0x00000025
#define BOOTCPLD_TBB_RE_WTCHDG_UBYTE_REG_BASE 0x00000025
#define BOOTCPLD_TBB_RE_WTCHDG_UBYTE_REG_REPEAT 1
#define BOOTCPLD_TBB_RE_WTCHDG_UBYTE_REG_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_WTCHDG_UBYTE_REG_WTCHDG_UBYTE_SHIFT 4
#define   BOOTCPLD_TBB_RE_WTCHDG_UBYTE_REG_WTCHDG_UBYTE_MASK 0x0000000f
#define   BOOTCPLD_TBB_RE_WTCHDG_UBYTE_REG_WTCHDG_UBYTE_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_SPI_CNTRL_ADDR 0x00000030
#define BOOTCPLD_TBB_RE_SPI_CNTRL_BASE 0x00000030
#define BOOTCPLD_TBB_RE_SPI_CNTRL_REPEAT 1
#define BOOTCPLD_TBB_RE_SPI_CNTRL_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_SPI_CNTRL_WRITE_SHIFT 2
#define   BOOTCPLD_TBB_RE_SPI_CNTRL_WRITE_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_SPI_CNTRL_WRITE_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_SPI_CNTRL_READ_SHIFT 1
#define   BOOTCPLD_TBB_RE_SPI_CNTRL_READ_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_SPI_CNTRL_READ_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_SPI_CNTRL_WDATCNT_SHIFT 0
#define   BOOTCPLD_TBB_RE_SPI_CNTRL_WDATCNT_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_SPI_CNTRL_WDATCNT_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_SPI_ADDR_ADDR 0x00000031
#define BOOTCPLD_TBB_RE_SPI_ADDR_BASE 0x00000031
#define BOOTCPLD_TBB_RE_SPI_ADDR_REPEAT 1
#define BOOTCPLD_TBB_RE_SPI_ADDR_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_SPI_ADDR_ADDR_SHIFT 0
#define   BOOTCPLD_TBB_RE_SPI_ADDR_ADDR_MASK 0x000000ff
#define   BOOTCPLD_TBB_RE_SPI_ADDR_ADDR_RST_VAL 0x00

#define BOOTCPLD_TBB_RE_SPI_DBG_RD_ADDR 0x00000032
#define BOOTCPLD_TBB_RE_SPI_DBG_RD_BASE 0x00000032
#define BOOTCPLD_TBB_RE_SPI_DBG_RD_REPEAT 1
#define BOOTCPLD_TBB_RE_SPI_DBG_RD_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_SPI_DBG_RD_RD_CNT_SHIFT 0
#define   BOOTCPLD_TBB_RE_SPI_DBG_RD_RD_CNT_MASK 0x000000ff
#define   BOOTCPLD_TBB_RE_SPI_DBG_RD_RD_CNT_RST_VAL 0x00

#define BOOTCPLD_TBB_RE_SPI_DBG_WR_ADDR 0x00000033
#define BOOTCPLD_TBB_RE_SPI_DBG_WR_BASE 0x00000033
#define BOOTCPLD_TBB_RE_SPI_DBG_WR_REPEAT 1
#define BOOTCPLD_TBB_RE_SPI_DBG_WR_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_SPI_DBG_WR_WR_CNT_SHIFT 0
#define   BOOTCPLD_TBB_RE_SPI_DBG_WR_WR_CNT_MASK 0x000000ff
#define   BOOTCPLD_TBB_RE_SPI_DBG_WR_WR_CNT_RST_VAL 0x00

#define BOOTCPLD_TBB_RE_SPI_STATUS_ADDR 0x00000034
#define BOOTCPLD_TBB_RE_SPI_STATUS_BASE 0x00000034
#define BOOTCPLD_TBB_RE_SPI_STATUS_REPEAT 1
#define BOOTCPLD_TBB_RE_SPI_STATUS_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_SPI_STATUS_READ_RDY_SHIFT 1
#define   BOOTCPLD_TBB_RE_SPI_STATUS_READ_RDY_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_SPI_STATUS_READ_RDY_RST_VAL 0x0
#define   BOOTCPLD_TBB_RE_SPI_STATUS_WRITE_DONE_SHIFT 0
#define   BOOTCPLD_TBB_RE_SPI_STATUS_WRITE_DONE_MASK 0x00000001
#define   BOOTCPLD_TBB_RE_SPI_STATUS_WRITE_DONE_RST_VAL 0x0

#define BOOTCPLD_TBB_RE_SPI_RDAT_ADDR 0x00000035
#define BOOTCPLD_TBB_RE_SPI_RDAT_BASE 0x00000035
#define BOOTCPLD_TBB_RE_SPI_RDAT_REPEAT 1
#define BOOTCPLD_TBB_RE_SPI_RDAT_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_SPI_RDAT_RDAT_SHIFT 0
#define   BOOTCPLD_TBB_RE_SPI_RDAT_RDAT_MASK 0x000000ff
#define   BOOTCPLD_TBB_RE_SPI_RDAT_RDAT_RST_VAL 0x00

#define BOOTCPLD_TBB_RE_SPI_RE_WDATL_ADDR 0x0000003a
#define BOOTCPLD_TBB_RE_SPI_RE_WDATL_BASE 0x0000003a
#define BOOTCPLD_TBB_RE_SPI_RE_WDATL_REPEAT 1
#define BOOTCPLD_TBB_RE_SPI_RE_WDATL_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_SPI_RE_WDATL_VALUE_SHIFT 0
#define   BOOTCPLD_TBB_RE_SPI_RE_WDATL_VALUE_MASK 0x000000ff
#define   BOOTCPLD_TBB_RE_SPI_RE_WDATL_VALUE_RST_VAL 0x00

#define BOOTCPLD_TBB_RE_SPI_RE_WDATH_ADDR 0x0000003b
#define BOOTCPLD_TBB_RE_SPI_RE_WDATH_BASE 0x0000003b
#define BOOTCPLD_TBB_RE_SPI_RE_WDATH_REPEAT 1
#define BOOTCPLD_TBB_RE_SPI_RE_WDATH_RST_VAL 0x00000000
#define   BOOTCPLD_TBB_RE_SPI_RE_WDATH_VALUE_SHIFT 0
#define   BOOTCPLD_TBB_RE_SPI_RE_WDATH_VALUE_MASK 0x000000ff
#define   BOOTCPLD_TBB_RE_SPI_RE_WDATH_VALUE_RST_VAL 0x00

#endif /* __BOOTCPLD_TBB_RE_SW_H__ */
