11:54:54 AM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Dec 20 11:56:37 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v changed - recompiling
File D:\AmigaPCI\U409\U409_CIA.v changed - recompiling
File D:\AmigaPCI\U409\U409_DATA_BUFFERS.v changed - recompiling
File D:\AmigaPCI\U409\U409_TICK.v changed - recompiling
File D:\AmigaPCI\U409\U409_TOP.v changed - recompiling
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":33:7:33:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:35:42:37|Input TT0 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:40:42:42|Input TT1 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:45:42:49|Input LBENn is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":85:0:85:5|Register bit ROM_TACK_COUNTER[2] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":85:0:85:5|Pruning register bit 2 of ROM_TACK_COUNTER[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":119:0:119:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":50:0:50:5|Trying to extract state machine for register TACK_COUNTER.
Extracted state machine for register TACK_COUNTER
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 11:56:37 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 11:56:37 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 11:56:37 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 11:56:38 2024

###########################################################]
Pre-mapping Report

# Fri Dec 20 11:56:38 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                             28.6 MHz      34.916        declared                    default_clkgroup     9    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     56   
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     30   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":119:0:119:5|There are no possible illegal states for state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 20 11:56:39 2024

###########################################################]
Map & Optimize Report

# Fri Dec 20 11:56:39 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":119:0:119:5|There are no possible illegal states for state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.80ns		 153 /        72
@N: FX271 :"d:\amigapci\u409\u409_cia.v":62:21:62:51|Replicating instance U409_CIA.g0 (in view: work.U409_TOP(verilog)) with 4 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 instances converted, 27 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               9          U409_CIA.CLKCIA       
==================================================================================================
======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          27         U409_TRANSFER_ACK.ROM_TACK_EN     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 20 11:56:40 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.679

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                             28.6 MHz      3.6 MHz       34.916        281.420       -3.679      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      9.9 MHz       12.500        100.748       -0.687      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK28_IN:r) to clock (U409_TOP|CLK80_OUT_derived_clock:f) are overconstrained because the required time of 0.52 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack   |  constraint  slack   |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                              CLK6                              |  166.667     159.030  |  No paths    -       |  No paths    -       |  No paths    -    
CLK28_IN                          CLK28_IN                          |  34.916      27.196   |  No paths    -       |  No paths    -       |  No paths    -    
CLK28_IN                          U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  No paths    -       |  0.521       -3.679  |  No paths    -    
U409_TOP|CLK80_OUT_derived_clock  U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  12.500      -0.687  |  No paths    -       |  No paths    -    
==============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_HOLD             CLK28_IN      SB_DFF     Q       CIA_HOLD             0.540       -3.679
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       -3.679
U409_CIA.VMA                  CLK28_IN      SB_DFF     Q       VMA                  0.540       -3.630
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.245
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       27.266
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.266
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.287
======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required           
Instance                             Reference     Type          Pin     Net                      Time         Slack 
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK28_IN      SB_DFFNSR     D       CIA_ENABLEm_rep1         0.416        -3.679
U409_TRANSFER_ACK.LASTCLK[0]         CLK28_IN      SB_DFFN       D       LASTCLK                  0.416        -3.679
U409_CIA.CLKCIA                      CLK28_IN      SB_DFF        D       CLKCIA_0                 34.811       27.196
U409_CIA.CIA_CLK_COUNT[5]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.VMA                         CLK28_IN      SB_DFF        D       VMA_0                    34.811       28.896
U409_CIA.CIA_CLK_COUNT[3]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_3[3]       34.811       28.995
U409_CIA.CIA_CLK_COUNT[4]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_HOLD                    CLK28_IN      SB_DFF        D       CIA_ENABLEm              34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.679

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_HOLD / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_HOLD                    SB_DFF        Q        Out     0.540     0.540       -         
CIA_HOLD                             Net           -        -       1.599     -           2         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       I0       In      -         2.139       -         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       O        Out     0.449     2.588       -         
CIA_ENABLEm_rep1                     Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.679

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                      SB_DFF      Q        Out     0.540     0.540       -         
CLKCIA_c                             Net         -        -       1.599     -           3         
U409_TRANSFER_ACK.LASTCLK_RNO[0]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.LASTCLK_RNO[0]     SB_LUT4     O        Out     0.449     2.588       -         
LASTCLK                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.LASTCLK[0]         SB_DFFN     D        In      -         4.095       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.630

    Number of logic level(s):                1
    Starting point:                          U409_CIA.VMA / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.VMA                         SB_DFF        Q        Out     0.540     0.540       -         
VMA                                  Net           -        -       1.599     -           3         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       I1       In      -         2.139       -         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       O        Out     0.400     2.539       -         
CIA_ENABLEm_rep1                     Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         4.046       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.196

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           8         
U409_CIA.CLKCIA_RNO_2         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_2         SB_LUT4     O        Out     0.449     2.588       -         
N_20                          Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.400     4.359       -         
CLKCIA                        Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         5.729       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     6.108       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         7.615       -         
===========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.217

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8_0_a2_0                         Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA                                 Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.708       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.087       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.594       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                               Arrival           
Instance                                       Reference                            Type         Pin     Net                          Time        Slack 
                                               Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[1]      0.540       -0.687
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[8]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[8]      0.540       -0.638
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[4]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[4]      0.540       1.182 
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[5]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[5]      0.540       1.182 
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[7]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[7]      0.540       1.203 
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[6]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[6]      0.540       1.252 
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[10]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[10]     0.540       2.904 
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[11]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[11]     0.540       2.953 
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[2]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[2]      0.540       3.002 
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[3]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[3]      0.540       3.023 
========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                   Required          
Instance                                       Reference                            Type         Pin     Net                              Time         Slack
                                               Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_EN              U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_EN_0                12.395       1.119
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[11]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[11]     12.395       1.624
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[10]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[10]     12.395       1.764
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[8]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[8]      12.395       2.044
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[5]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[5]      12.395       2.465
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[3]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[3]      12.395       2.745
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[2]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[2]      12.395       2.886
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[1]      12.395       3.026
U409_TRANSFER_ACK.TACK_EN_i                    U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     D       TACK_COUNTER_nss_i[0]            12.395       4.731
U409_TRANSFER_ACK.TACK_COUNTER[0]              U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       TACK_COUNTER_nss[0]              12.395       4.801
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.687

    Number of logic level(s):                6
    Starting point:                          U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[4] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]              SB_DFFNR     Q        Out     0.540     0.540       -         
DELAYED_TACK_COUNTER[1]                                Net          -        -       1.599     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      O        Out     0.449     2.588       -         
DELAYED_TACK_COUNTER22_1                               Net          -        -       1.371     -           2         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      I0       In      -         3.959       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      O        Out     0.449     4.408       -         
DELAYED_TACK_COUNTER22_6                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      I0       In      -         5.779       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      O        Out     0.449     6.227       -         
DELAYED_TACK_COUNTER22_8                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      I1       In      -         7.598       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      O        Out     0.400     7.998       -         
DELAYED_TACK_COUNTER22                                 Net          -        -       1.371     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      I0       In      -         9.369       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      O        Out     0.449     9.818       -         
un1_DELAYED_TACK_COUNTER23_0                           Net          -        -       1.371     -           4         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[4]          SB_LUT4      I0       In      -         11.189      -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[4]          SB_LUT4      O        Out     0.386     11.575      -         
DELAYED_TACK_COUNTER_5[4]                              Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[4]              SB_DFFNR     D        In      -         13.082      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.687

    Number of logic level(s):                6
    Starting point:                          U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[9] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]              SB_DFFNR     Q        Out     0.540     0.540       -         
DELAYED_TACK_COUNTER[1]                                Net          -        -       1.599     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      O        Out     0.449     2.588       -         
DELAYED_TACK_COUNTER22_1                               Net          -        -       1.371     -           2         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      I0       In      -         3.959       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      O        Out     0.449     4.408       -         
DELAYED_TACK_COUNTER22_6                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      I0       In      -         5.779       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      O        Out     0.449     6.227       -         
DELAYED_TACK_COUNTER22_8                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      I1       In      -         7.598       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      O        Out     0.400     7.998       -         
DELAYED_TACK_COUNTER22                                 Net          -        -       1.371     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      I0       In      -         9.369       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      O        Out     0.449     9.818       -         
un1_DELAYED_TACK_COUNTER23_0                           Net          -        -       1.371     -           4         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[9]          SB_LUT4      I0       In      -         11.189      -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[9]          SB_LUT4      O        Out     0.386     11.575      -         
DELAYED_TACK_COUNTER_5[9]                              Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[9]              SB_DFFNR     D        In      -         13.082      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.687

    Number of logic level(s):                6
    Starting point:                          U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[7] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]              SB_DFFNR     Q        Out     0.540     0.540       -         
DELAYED_TACK_COUNTER[1]                                Net          -        -       1.599     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      O        Out     0.449     2.588       -         
DELAYED_TACK_COUNTER22_1                               Net          -        -       1.371     -           2         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      I0       In      -         3.959       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      O        Out     0.449     4.408       -         
DELAYED_TACK_COUNTER22_6                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      I0       In      -         5.779       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      O        Out     0.449     6.227       -         
DELAYED_TACK_COUNTER22_8                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      I1       In      -         7.598       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      O        Out     0.400     7.998       -         
DELAYED_TACK_COUNTER22                                 Net          -        -       1.371     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      I0       In      -         9.369       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      O        Out     0.449     9.818       -         
un1_DELAYED_TACK_COUNTER23_0                           Net          -        -       1.371     -           4         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[7]          SB_LUT4      I0       In      -         11.189      -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[7]          SB_LUT4      O        Out     0.386     11.575      -         
DELAYED_TACK_COUNTER_5[7]                              Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[7]              SB_DFFNR     D        In      -         13.082      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.687

    Number of logic level(s):                6
    Starting point:                          U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[6] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]              SB_DFFNR     Q        Out     0.540     0.540       -         
DELAYED_TACK_COUNTER[1]                                Net          -        -       1.599     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      O        Out     0.449     2.588       -         
DELAYED_TACK_COUNTER22_1                               Net          -        -       1.371     -           2         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      I0       In      -         3.959       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      O        Out     0.449     4.408       -         
DELAYED_TACK_COUNTER22_6                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      I0       In      -         5.779       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      O        Out     0.449     6.227       -         
DELAYED_TACK_COUNTER22_8                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      I1       In      -         7.598       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      O        Out     0.400     7.998       -         
DELAYED_TACK_COUNTER22                                 Net          -        -       1.371     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      I0       In      -         9.369       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      O        Out     0.449     9.818       -         
un1_DELAYED_TACK_COUNTER23_0                           Net          -        -       1.371     -           4         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[6]          SB_LUT4      I0       In      -         11.189      -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[6]          SB_LUT4      O        Out     0.386     11.575      -         
DELAYED_TACK_COUNTER_5[6]                              Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[6]              SB_DFFNR     D        In      -         13.082      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.638

    Number of logic level(s):                6
    Starting point:                          U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[8] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[4] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[8]              SB_DFFNR     Q        Out     0.540     0.540       -         
DELAYED_TACK_COUNTER[8]                                Net          -        -       1.599     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      I1       In      -         2.139       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      O        Out     0.400     2.539       -         
DELAYED_TACK_COUNTER22_1                               Net          -        -       1.371     -           2         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      I0       In      -         3.910       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      O        Out     0.449     4.359       -         
DELAYED_TACK_COUNTER22_6                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      I0       In      -         5.729       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      O        Out     0.449     6.178       -         
DELAYED_TACK_COUNTER22_8                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      I1       In      -         7.549       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      O        Out     0.400     7.949       -         
DELAYED_TACK_COUNTER22                                 Net          -        -       1.371     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      I0       In      -         9.320       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      O        Out     0.449     9.769       -         
un1_DELAYED_TACK_COUNTER23_0                           Net          -        -       1.371     -           4         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[4]          SB_LUT4      I0       In      -         11.140      -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[4]          SB_LUT4      O        Out     0.386     11.525      -         
DELAYED_TACK_COUNTER_5[4]                              Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[4]              SB_DFFNR     D        In      -         13.033      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 13.138 is 3.177(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        45 uses
SB_DFF          45 uses
SB_DFFN         12 uses
SB_DFFNE        1 use
SB_DFFNR        13 uses
SB_DFFNSR       1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         154 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   72 (2%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_OUT_derived_clock: 27

@S |Mapping Summary:
Total  LUTs: 154 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 154 = 154 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 20 11:56:40 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Dec 20 11:58:05 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":33:7:33:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:35:42:37|Input TT0 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:40:42:42|Input TT1 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:45:42:49|Input LBENn is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":85:0:85:5|Register bit ROM_TACK_COUNTER[2] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":85:0:85:5|Pruning register bit 2 of ROM_TACK_COUNTER[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":119:0:119:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":50:0:50:5|Trying to extract state machine for register TACK_COUNTER.
Extracted state machine for register TACK_COUNTER
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 11:58:05 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 11:58:05 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 11:58:05 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 11:58:06 2024

###########################################################]
Pre-mapping Report

# Fri Dec 20 11:58:06 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                             28.6 MHz      34.916        declared                    default_clkgroup     9    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     56   
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     30   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":119:0:119:5|There are no possible illegal states for state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 20 11:58:06 2024

###########################################################]
Map & Optimize Report

# Fri Dec 20 11:58:07 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":119:0:119:5|There are no possible illegal states for state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.80ns		 153 /        72
@N: FX271 :"d:\amigapci\u409\u409_cia.v":62:21:62:51|Replicating instance U409_CIA.g0 (in view: work.U409_TOP(verilog)) with 4 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 instances converted, 27 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               9          U409_CIA.CLKCIA       
==================================================================================================
======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          27         U409_TRANSFER_ACK.ROM_TACK_EN     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 20 11:58:08 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.679

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                             28.6 MHz      3.6 MHz       34.916        281.420       -3.679      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      9.9 MHz       12.500        100.748       -0.687      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK28_IN:r) to clock (U409_TOP|CLK80_OUT_derived_clock:f) are overconstrained because the required time of 0.52 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack   |  constraint  slack   |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                              CLK6                              |  166.667     159.030  |  No paths    -       |  No paths    -       |  No paths    -    
CLK28_IN                          CLK28_IN                          |  34.916      27.196   |  No paths    -       |  No paths    -       |  No paths    -    
CLK28_IN                          U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  No paths    -       |  0.521       -3.679  |  No paths    -    
U409_TOP|CLK80_OUT_derived_clock  U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  12.500      -0.687  |  No paths    -       |  No paths    -    
==============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_HOLD             CLK28_IN      SB_DFF     Q       CIA_HOLD             0.540       -3.679
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       -3.679
U409_CIA.VMA                  CLK28_IN      SB_DFF     Q       VMA                  0.540       -3.630
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.245
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       27.266
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.266
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.287
======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required           
Instance                             Reference     Type          Pin     Net                      Time         Slack 
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK28_IN      SB_DFFNSR     D       CIA_ENABLEm_rep1         0.416        -3.679
U409_TRANSFER_ACK.LASTCLK[0]         CLK28_IN      SB_DFFN       D       LASTCLK                  0.416        -3.679
U409_CIA.CLKCIA                      CLK28_IN      SB_DFF        D       CLKCIA_0                 34.811       27.196
U409_CIA.CIA_CLK_COUNT[5]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.VMA                         CLK28_IN      SB_DFF        D       VMA_0                    34.811       28.896
U409_CIA.CIA_CLK_COUNT[3]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_3[3]       34.811       28.995
U409_CIA.CIA_CLK_COUNT[4]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_HOLD                    CLK28_IN      SB_DFF        D       CIA_ENABLEm              34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.679

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_HOLD / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_HOLD                    SB_DFF        Q        Out     0.540     0.540       -         
CIA_HOLD                             Net           -        -       1.599     -           2         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       I0       In      -         2.139       -         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       O        Out     0.449     2.588       -         
CIA_ENABLEm_rep1                     Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.679

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                      SB_DFF      Q        Out     0.540     0.540       -         
CLKCIA_c                             Net         -        -       1.599     -           3         
U409_TRANSFER_ACK.LASTCLK_RNO[0]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.LASTCLK_RNO[0]     SB_LUT4     O        Out     0.449     2.588       -         
LASTCLK                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.LASTCLK[0]         SB_DFFN     D        In      -         4.095       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.630

    Number of logic level(s):                1
    Starting point:                          U409_CIA.VMA / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.VMA                         SB_DFF        Q        Out     0.540     0.540       -         
VMA                                  Net           -        -       1.599     -           3         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       I1       In      -         2.139       -         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       O        Out     0.400     2.539       -         
CIA_ENABLEm_rep1                     Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         4.046       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.196

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           8         
U409_CIA.CLKCIA_RNO_2         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_2         SB_LUT4     O        Out     0.449     2.588       -         
N_20                          Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.400     4.359       -         
CLKCIA                        Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         5.729       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     6.108       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         7.615       -         
===========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.217

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8_0_a2_0                         Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA                                 Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.708       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.087       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.594       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                               Arrival           
Instance                                       Reference                            Type         Pin     Net                          Time        Slack 
                                               Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[1]      0.540       -0.687
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[8]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[8]      0.540       -0.638
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[4]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[4]      0.540       1.182 
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[5]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[5]      0.540       1.182 
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[7]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[7]      0.540       1.203 
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[6]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[6]      0.540       1.252 
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[10]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[10]     0.540       2.904 
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[11]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[11]     0.540       2.953 
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[2]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[2]      0.540       3.002 
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[3]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[3]      0.540       3.023 
========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                   Required          
Instance                                       Reference                            Type         Pin     Net                              Time         Slack
                                               Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_EN              U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_EN_0                12.395       1.119
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[11]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[11]     12.395       1.624
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[10]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[10]     12.395       1.764
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[8]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[8]      12.395       2.044
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[5]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[5]      12.395       2.465
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[3]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[3]      12.395       2.745
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[2]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[2]      12.395       2.886
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[1]      12.395       3.026
U409_TRANSFER_ACK.TACK_EN_i                    U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     D       TACK_COUNTER_nss_i[0]            12.395       4.731
U409_TRANSFER_ACK.TACK_COUNTER[0]              U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       TACK_COUNTER_nss[0]              12.395       4.801
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.687

    Number of logic level(s):                6
    Starting point:                          U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[4] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]              SB_DFFNR     Q        Out     0.540     0.540       -         
DELAYED_TACK_COUNTER[1]                                Net          -        -       1.599     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      O        Out     0.449     2.588       -         
DELAYED_TACK_COUNTER22_1                               Net          -        -       1.371     -           2         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      I0       In      -         3.959       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      O        Out     0.449     4.408       -         
DELAYED_TACK_COUNTER22_6                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      I0       In      -         5.779       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      O        Out     0.449     6.227       -         
DELAYED_TACK_COUNTER22_8                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      I1       In      -         7.598       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      O        Out     0.400     7.998       -         
DELAYED_TACK_COUNTER22                                 Net          -        -       1.371     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      I0       In      -         9.369       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      O        Out     0.449     9.818       -         
un1_DELAYED_TACK_COUNTER23_0                           Net          -        -       1.371     -           4         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[4]          SB_LUT4      I0       In      -         11.189      -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[4]          SB_LUT4      O        Out     0.386     11.575      -         
DELAYED_TACK_COUNTER_5[4]                              Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[4]              SB_DFFNR     D        In      -         13.082      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.687

    Number of logic level(s):                6
    Starting point:                          U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[9] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]              SB_DFFNR     Q        Out     0.540     0.540       -         
DELAYED_TACK_COUNTER[1]                                Net          -        -       1.599     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      O        Out     0.449     2.588       -         
DELAYED_TACK_COUNTER22_1                               Net          -        -       1.371     -           2         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      I0       In      -         3.959       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      O        Out     0.449     4.408       -         
DELAYED_TACK_COUNTER22_6                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      I0       In      -         5.779       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      O        Out     0.449     6.227       -         
DELAYED_TACK_COUNTER22_8                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      I1       In      -         7.598       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      O        Out     0.400     7.998       -         
DELAYED_TACK_COUNTER22                                 Net          -        -       1.371     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      I0       In      -         9.369       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      O        Out     0.449     9.818       -         
un1_DELAYED_TACK_COUNTER23_0                           Net          -        -       1.371     -           4         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[9]          SB_LUT4      I0       In      -         11.189      -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[9]          SB_LUT4      O        Out     0.386     11.575      -         
DELAYED_TACK_COUNTER_5[9]                              Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[9]              SB_DFFNR     D        In      -         13.082      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.687

    Number of logic level(s):                6
    Starting point:                          U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[7] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]              SB_DFFNR     Q        Out     0.540     0.540       -         
DELAYED_TACK_COUNTER[1]                                Net          -        -       1.599     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      O        Out     0.449     2.588       -         
DELAYED_TACK_COUNTER22_1                               Net          -        -       1.371     -           2         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      I0       In      -         3.959       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      O        Out     0.449     4.408       -         
DELAYED_TACK_COUNTER22_6                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      I0       In      -         5.779       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      O        Out     0.449     6.227       -         
DELAYED_TACK_COUNTER22_8                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      I1       In      -         7.598       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      O        Out     0.400     7.998       -         
DELAYED_TACK_COUNTER22                                 Net          -        -       1.371     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      I0       In      -         9.369       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      O        Out     0.449     9.818       -         
un1_DELAYED_TACK_COUNTER23_0                           Net          -        -       1.371     -           4         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[7]          SB_LUT4      I0       In      -         11.189      -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[7]          SB_LUT4      O        Out     0.386     11.575      -         
DELAYED_TACK_COUNTER_5[7]                              Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[7]              SB_DFFNR     D        In      -         13.082      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.687

    Number of logic level(s):                6
    Starting point:                          U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[6] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]              SB_DFFNR     Q        Out     0.540     0.540       -         
DELAYED_TACK_COUNTER[1]                                Net          -        -       1.599     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      O        Out     0.449     2.588       -         
DELAYED_TACK_COUNTER22_1                               Net          -        -       1.371     -           2         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      I0       In      -         3.959       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      O        Out     0.449     4.408       -         
DELAYED_TACK_COUNTER22_6                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      I0       In      -         5.779       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      O        Out     0.449     6.227       -         
DELAYED_TACK_COUNTER22_8                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      I1       In      -         7.598       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      O        Out     0.400     7.998       -         
DELAYED_TACK_COUNTER22                                 Net          -        -       1.371     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      I0       In      -         9.369       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      O        Out     0.449     9.818       -         
un1_DELAYED_TACK_COUNTER23_0                           Net          -        -       1.371     -           4         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[6]          SB_LUT4      I0       In      -         11.189      -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[6]          SB_LUT4      O        Out     0.386     11.575      -         
DELAYED_TACK_COUNTER_5[6]                              Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[6]              SB_DFFNR     D        In      -         13.082      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.638

    Number of logic level(s):                6
    Starting point:                          U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[8] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[4] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[8]              SB_DFFNR     Q        Out     0.540     0.540       -         
DELAYED_TACK_COUNTER[8]                                Net          -        -       1.599     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      I1       In      -         2.139       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIF4AR[1]      SB_LUT4      O        Out     0.400     2.539       -         
DELAYED_TACK_COUNTER22_1                               Net          -        -       1.371     -           2         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      I0       In      -         3.910       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI1CKM1[5]     SB_LUT4      O        Out     0.449     4.359       -         
DELAYED_TACK_COUNTER22_6                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      I0       In      -         5.729       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8JJV2[9]     SB_LUT4      O        Out     0.449     6.178       -         
DELAYED_TACK_COUNTER22_8                               Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      I1       In      -         7.549       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI18204[4]     SB_LUT4      O        Out     0.400     7.949       -         
DELAYED_TACK_COUNTER22                                 Net          -        -       1.371     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      I0       In      -         9.320       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI8BJQ8[2]     SB_LUT4      O        Out     0.449     9.769       -         
un1_DELAYED_TACK_COUNTER23_0                           Net          -        -       1.371     -           4         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[4]          SB_LUT4      I0       In      -         11.140      -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[4]          SB_LUT4      O        Out     0.386     11.525      -         
DELAYED_TACK_COUNTER_5[4]                              Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[4]              SB_DFFNR     D        In      -         13.033      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 13.138 is 3.177(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        45 uses
SB_DFF          45 uses
SB_DFFN         12 uses
SB_DFFNE        1 use
SB_DFFNR        13 uses
SB_DFFNSR       1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         154 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   72 (2%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_OUT_derived_clock: 27

@S |Mapping Summary:
Total  LUTs: 154 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 154 = 154 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 20 11:58:08 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	154
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	45
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "U409_TRANSFER_ACK.CIA_TACK_EN_RNO_0_LC_112", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	157
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	45

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	27
    Combinational LogicCells
        Only LUT         	:	70
        CARRY Only       	:	3
        LUT with CARRY   	:	15
    LogicCells                  :	160/3520
    PLBs                        :	22/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.1 (sec)

Final Design Statistics
    Number of LUTs      	:	157
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	45
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	160/3520
    PLBs                        :	46/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 281.73 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.07 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: 146.41 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 690
used logic cells: 160
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 690
used logic cells: 160
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "ltout" of instance "U409_TRANSFER_ACK.CIA_TACK_EN_RNO_0_LC_13_10_5", in the clock network. Converting the timing arc to positive-unate
Read device time: 7
I1209: Started routing
I1223: Total Nets : 241 
I1212: Iteration  1 :    67 unrouted : 1 seconds
I1212: Iteration  2 :     8 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "ltout" of instance "U409_TRANSFER_ACK.CIA_TACK_EN_RNO_0_LC_13_10_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Dec 20 12:12:17 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":33:7:33:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:35:42:37|Input TT0 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:40:42:42|Input TT1 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:45:42:49|Input LBENn is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":85:0:85:5|Register bit ROM_TACK_COUNTER[2] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":85:0:85:5|Pruning register bit 2 of ROM_TACK_COUNTER[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":119:0:119:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":50:0:50:5|Trying to extract state machine for register TACK_COUNTER.
Extracted state machine for register TACK_COUNTER
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:12:17 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:12:17 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:12:17 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:12:19 2024

###########################################################]
Pre-mapping Report

# Fri Dec 20 12:12:19 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                             28.6 MHz      34.916        declared                    default_clkgroup     9    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     8    
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     30   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":119:0:119:5|There are no possible illegal states for state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 20 12:12:19 2024

###########################################################]
Map & Optimize Report

# Fri Dec 20 12:12:19 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":119:0:119:5|There are no possible illegal states for state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.80ns		 146 /        72
@N: FX271 :"d:\amigapci\u409\u409_cia.v":62:21:62:51|Replicating instance U409_CIA.g0 (in view: work.U409_TOP(verilog)) with 4 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 instances converted, 27 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               9          U409_CIA.CLKCIA       
==================================================================================================
======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          27         U409_TRANSFER_ACK.ROM_TACK_EN     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 20 12:12:20 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.679

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                             28.6 MHz      3.6 MHz       34.916        281.420       -3.679      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      9.9 MHz       12.500        100.748       2.991       derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK28_IN:r) to clock (U409_TOP|CLK80_OUT_derived_clock:f) are overconstrained because the required time of 0.52 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                              CLK6                              |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK28_IN                          CLK28_IN                          |  34.916      27.196   |  No paths    -      |  No paths    -       |  No paths    -    
CLK28_IN                          U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  No paths    -      |  0.521       -3.679  |  No paths    -    
U409_TOP|CLK80_OUT_derived_clock  U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  12.500      2.991  |  No paths    -       |  No paths    -    
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_HOLD             CLK28_IN      SB_DFF     Q       CIA_HOLD             0.540       -3.679
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       -3.679
U409_CIA.VMA                  CLK28_IN      SB_DFF     Q       VMA                  0.540       -3.630
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.245
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       27.266
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.266
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.287
======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required           
Instance                             Reference     Type          Pin     Net                      Time         Slack 
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK28_IN      SB_DFFNSR     D       CIA_ENABLEm_rep1         0.416        -3.679
U409_TRANSFER_ACK.LASTCLK[0]         CLK28_IN      SB_DFFN       D       LASTCLK                  0.416        -3.679
U409_CIA.CLKCIA                      CLK28_IN      SB_DFF        D       CLKCIA_0                 34.811       27.196
U409_CIA.CIA_CLK_COUNT[5]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.VMA                         CLK28_IN      SB_DFF        D       VMA_0                    34.811       28.896
U409_CIA.CIA_CLK_COUNT[3]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_3[3]       34.811       28.995
U409_CIA.CIA_CLK_COUNT[4]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_HOLD                    CLK28_IN      SB_DFF        D       CIA_ENABLEm              34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.679

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_HOLD / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_HOLD                    SB_DFF        Q        Out     0.540     0.540       -         
CIA_HOLD                             Net           -        -       1.599     -           2         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       I0       In      -         2.139       -         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       O        Out     0.449     2.588       -         
CIA_ENABLEm_rep1                     Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.679

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                      SB_DFF      Q        Out     0.540     0.540       -         
CLKCIA_c                             Net         -        -       1.599     -           3         
U409_TRANSFER_ACK.LASTCLK_RNO[0]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.LASTCLK_RNO[0]     SB_LUT4     O        Out     0.449     2.588       -         
LASTCLK                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.LASTCLK[0]         SB_DFFN     D        In      -         4.095       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.630

    Number of logic level(s):                1
    Starting point:                          U409_CIA.VMA / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.VMA                         SB_DFF        Q        Out     0.540     0.540       -         
VMA                                  Net           -        -       1.599     -           3         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       I1       In      -         2.139       -         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       O        Out     0.400     2.539       -         
CIA_ENABLEm_rep1                     Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         4.046       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.196

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           8         
U409_CIA.CLKCIA_RNO_2         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_2         SB_LUT4     O        Out     0.449     2.588       -         
N_20                          Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.400     4.359       -         
CLKCIA                        Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         5.729       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     6.108       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         7.615       -         
===========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.217

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8_0_a2_0                         Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA                                 Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.708       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.087       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.594       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                               Arrival          
Instance                                       Reference                            Type         Pin     Net                          Time        Slack
                                               Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[10]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[10]     0.540       2.991
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[11]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[11]     0.540       2.998
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[0]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[0]      0.540       4.710
U409_TRANSFER_ACK.CIA_TACK_EN                  U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      Q       CIA_TACK_EN                  0.540       4.731
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[9]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[9]      0.540       4.759
U409_TRANSFER_ACK.DELAYED_TACK_EN              U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_EN              0.540       4.780
U409_TRANSFER_ACK.LASTCLK[0]                   U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      Q       LASTCLK[0]                   0.540       4.857
U409_TRANSFER_ACK.CIA_STATE[1]                 U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      Q       CIA_STATE[1]                 0.540       4.892
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[4]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[4]      0.540       4.892
U409_TRANSFER_ACK.LASTCLK[1]                   U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      Q       LASTCLK[1]                   0.540       4.892
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                   Required          
Instance                                       Reference                            Type         Pin     Net                              Time         Slack
                                               Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[11]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[11]     12.395       3.409
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[10]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[10]     12.395       3.549
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[9]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[9]      12.395       3.689
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[8]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[8]      12.395       3.829
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[7]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[7]      12.395       3.969
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[6]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[6]      12.395       4.109
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[5]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[5]      12.395       4.250
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[4]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[4]      12.395       4.390
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[3]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[3]      12.395       4.530
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[2]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[2]      12.395       4.670
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      9.404
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.991

    Number of logic level(s):                5
    Starting point:                          U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[10] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[10]               SB_DFFNR     Q        Out     0.540     0.540       -         
DELAYED_TACK_COUNTER[10]                                 Net          -        -       1.599     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI9F45[11]       SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI9F45[11]       SB_LUT4      O        Out     0.386     2.525       -         
DELAYED_TACK_EN8_0                                       Net          -        -       1.371     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIOJE01[0]       SB_LUT4      I0       In      -         3.896       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIOJE01[0]       SB_LUT4      O        Out     0.449     4.345       -         
DELAYED_TACK_EN8_i                                       Net          -        -       0.905     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_cry_0_c     SB_CARRY     CI       In      -         5.250       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_cry_0_c     SB_CARRY     CO       Out     0.126     5.376       -         
un1_DELAYED_TACK_COUNTER_2_cry_0                         Net          -        -       0.386     -           2         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO_0[1]          SB_LUT4      I3       In      -         5.762       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO_0[1]          SB_LUT4      O        Out     0.316     6.077       -         
DELAYED_TACK_COUNTER_RNO_0[1]                            Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[1]            SB_LUT4      I0       In      -         7.448       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[1]            SB_LUT4      O        Out     0.449     7.897       -         
DELAYED_TACK_COUNTER_5[1]                                Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]                SB_DFFNR     D        In      -         9.404       -         
=======================================================================================================================
Total path delay (propagation time + setup) of 9.509 is 2.370(24.9%) logic and 7.139(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        45 uses
SB_DFF          45 uses
SB_DFFN         12 uses
SB_DFFNE        1 use
SB_DFFNR        13 uses
SB_DFFNSR       1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         151 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   72 (2%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_OUT_derived_clock: 27

@S |Mapping Summary:
Total  LUTs: 151 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 151 = 151 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 20 12:12:20 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Dec 20 12:13:34 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":33:7:33:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:35:42:37|Input TT0 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:40:42:42|Input TT1 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:45:42:49|Input LBENn is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":85:0:85:5|Register bit ROM_TACK_COUNTER[2] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":85:0:85:5|Pruning register bit 2 of ROM_TACK_COUNTER[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":119:0:119:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":50:0:50:5|Trying to extract state machine for register TACK_COUNTER.
Extracted state machine for register TACK_COUNTER
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:13:34 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:13:34 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:13:34 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:13:36 2024

###########################################################]
Pre-mapping Report

# Fri Dec 20 12:13:36 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                             28.6 MHz      34.916        declared                    default_clkgroup     9    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     8    
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     30   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":119:0:119:5|There are no possible illegal states for state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 20 12:13:36 2024

###########################################################]
Map & Optimize Report

# Fri Dec 20 12:13:36 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":119:0:119:5|There are no possible illegal states for state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.80ns		 146 /        72
@N: FX271 :"d:\amigapci\u409\u409_cia.v":62:21:62:51|Replicating instance U409_CIA.g0 (in view: work.U409_TOP(verilog)) with 4 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 instances converted, 27 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               9          U409_CIA.CLKCIA       
==================================================================================================
======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          27         U409_TRANSFER_ACK.ROM_TACK_EN     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 20 12:13:37 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.679

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                             28.6 MHz      3.6 MHz       34.916        281.420       -3.679      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      9.9 MHz       12.500        100.748       2.991       derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK28_IN:r) to clock (U409_TOP|CLK80_OUT_derived_clock:f) are overconstrained because the required time of 0.52 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                              CLK6                              |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK28_IN                          CLK28_IN                          |  34.916      27.196   |  No paths    -      |  No paths    -       |  No paths    -    
CLK28_IN                          U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  No paths    -      |  0.521       -3.679  |  No paths    -    
U409_TOP|CLK80_OUT_derived_clock  U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  12.500      2.991  |  No paths    -       |  No paths    -    
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_HOLD             CLK28_IN      SB_DFF     Q       CIA_HOLD             0.540       -3.679
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       -3.679
U409_CIA.VMA                  CLK28_IN      SB_DFF     Q       VMA                  0.540       -3.630
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.245
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       27.266
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.266
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.287
======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required           
Instance                             Reference     Type          Pin     Net                      Time         Slack 
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK28_IN      SB_DFFNSR     D       CIA_ENABLEm_rep1         0.416        -3.679
U409_TRANSFER_ACK.LASTCLK[0]         CLK28_IN      SB_DFFN       D       LASTCLK                  0.416        -3.679
U409_CIA.CLKCIA                      CLK28_IN      SB_DFF        D       CLKCIA_0                 34.811       27.196
U409_CIA.CIA_CLK_COUNT[5]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.VMA                         CLK28_IN      SB_DFF        D       VMA_0                    34.811       28.896
U409_CIA.CIA_CLK_COUNT[3]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_3[3]       34.811       28.995
U409_CIA.CIA_CLK_COUNT[4]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_HOLD                    CLK28_IN      SB_DFF        D       CIA_ENABLEm              34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.679

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_HOLD / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_HOLD                    SB_DFF        Q        Out     0.540     0.540       -         
CIA_HOLD                             Net           -        -       1.599     -           2         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       I0       In      -         2.139       -         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       O        Out     0.449     2.588       -         
CIA_ENABLEm_rep1                     Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.679

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                      SB_DFF      Q        Out     0.540     0.540       -         
CLKCIA_c                             Net         -        -       1.599     -           3         
U409_TRANSFER_ACK.LASTCLK_RNO[0]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.LASTCLK_RNO[0]     SB_LUT4     O        Out     0.449     2.588       -         
LASTCLK                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.LASTCLK[0]         SB_DFFN     D        In      -         4.095       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.630

    Number of logic level(s):                1
    Starting point:                          U409_CIA.VMA / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.VMA                         SB_DFF        Q        Out     0.540     0.540       -         
VMA                                  Net           -        -       1.599     -           3         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       I1       In      -         2.139       -         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       O        Out     0.400     2.539       -         
CIA_ENABLEm_rep1                     Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         4.046       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.196

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           8         
U409_CIA.CLKCIA_RNO_2         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_2         SB_LUT4     O        Out     0.449     2.588       -         
N_20                          Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.400     4.359       -         
CLKCIA                        Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         5.729       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     6.108       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         7.615       -         
===========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.217

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8_0_a2_0                         Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA                                 Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.708       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.087       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.594       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                               Arrival          
Instance                                       Reference                            Type         Pin     Net                          Time        Slack
                                               Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[10]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[10]     0.540       2.991
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[11]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[11]     0.540       2.998
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[0]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[0]      0.540       4.710
U409_TRANSFER_ACK.CIA_TACK_EN                  U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      Q       CIA_TACK_EN                  0.540       4.731
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[9]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[9]      0.540       4.759
U409_TRANSFER_ACK.DELAYED_TACK_EN              U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_EN              0.540       4.780
U409_TRANSFER_ACK.LASTCLK[0]                   U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      Q       LASTCLK[0]                   0.540       4.857
U409_TRANSFER_ACK.CIA_STATE[1]                 U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      Q       CIA_STATE[1]                 0.540       4.892
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[4]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[4]      0.540       4.892
U409_TRANSFER_ACK.LASTCLK[1]                   U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      Q       LASTCLK[1]                   0.540       4.892
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                   Required          
Instance                                       Reference                            Type         Pin     Net                              Time         Slack
                                               Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[11]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[11]     12.395       3.409
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[10]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[10]     12.395       3.549
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[9]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[9]      12.395       3.689
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[8]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[8]      12.395       3.829
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[7]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[7]      12.395       3.969
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[6]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[6]      12.395       4.109
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[5]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[5]      12.395       4.250
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[4]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[4]      12.395       4.390
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[3]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[3]      12.395       4.530
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[2]      U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[2]      12.395       4.670
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      9.404
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.991

    Number of logic level(s):                5
    Starting point:                          U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[10] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[10]               SB_DFFNR     Q        Out     0.540     0.540       -         
DELAYED_TACK_COUNTER[10]                                 Net          -        -       1.599     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI9F45[11]       SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI9F45[11]       SB_LUT4      O        Out     0.386     2.525       -         
DELAYED_TACK_EN8_0                                       Net          -        -       1.371     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIOJE01[0]       SB_LUT4      I0       In      -         3.896       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIOJE01[0]       SB_LUT4      O        Out     0.449     4.345       -         
DELAYED_TACK_EN8_i                                       Net          -        -       0.905     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_cry_0_c     SB_CARRY     CI       In      -         5.250       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_cry_0_c     SB_CARRY     CO       Out     0.126     5.376       -         
un1_DELAYED_TACK_COUNTER_2_cry_0                         Net          -        -       0.386     -           2         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO_0[1]          SB_LUT4      I3       In      -         5.762       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO_0[1]          SB_LUT4      O        Out     0.316     6.077       -         
DELAYED_TACK_COUNTER_RNO_0[1]                            Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[1]            SB_LUT4      I0       In      -         7.448       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[1]            SB_LUT4      O        Out     0.449     7.897       -         
DELAYED_TACK_COUNTER_5[1]                                Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]                SB_DFFNR     D        In      -         9.404       -         
=======================================================================================================================
Total path delay (propagation time + setup) of 9.509 is 2.370(24.9%) logic and 7.139(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        45 uses
SB_DFF          45 uses
SB_DFFN         12 uses
SB_DFFNE        1 use
SB_DFFNR        13 uses
SB_DFFNSR       1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         151 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   72 (2%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_OUT_derived_clock: 27

@S |Mapping Summary:
Total  LUTs: 151 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 151 = 151 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 20 12:13:37 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	151
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	45
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "U409_TRANSFER_ACK.CIA_TACK_EN_RNO_0_LC_112", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	154
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	45

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	46
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	66
        CARRY Only       	:	3
        LUT with CARRY   	:	16
    LogicCells                  :	157/3520
    PLBs                        :	22/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.1 (sec)

Final Design Statistics
    Number of LUTs      	:	154
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	45
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	157/3520
    PLBs                        :	47/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 282.07 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.07 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: 190.28 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 697
used logic cells: 157
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 697
used logic cells: 157
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "U409_TRANSFER_ACK.CIA_TACK_EN_RNO_0_LC_12_10_7", in the clock network. Converting the timing arc to positive-unate
Read device time: 7
I1209: Started routing
I1223: Total Nets : 237 
I1212: Iteration  1 :    53 unrouted : 1 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "U409_TRANSFER_ACK.CIA_TACK_EN_RNO_0_LC_12_10_7", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Dec 20 12:24:58 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":33:7:33:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:35:42:37|Input TT0 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:40:42:42|Input TT1 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:45:42:49|Input LBENn is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":85:0:85:5|Register bit ROM_TACK_COUNTER[2] is always 0.
@W: CL190 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":172:0:172:5|Optimizing register bit DELAYED_TACK_COUNTER[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":172:0:172:5|Optimizing register bit DELAYED_TACK_COUNTER[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":172:0:172:5|Pruning register bits 11 to 10 of DELAYED_TACK_COUNTER[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":85:0:85:5|Pruning register bit 2 of ROM_TACK_COUNTER[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":119:0:119:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":50:0:50:5|Trying to extract state machine for register TACK_COUNTER.
Extracted state machine for register TACK_COUNTER
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:24:58 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:24:58 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:24:58 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:24:59 2024

###########################################################]
Pre-mapping Report

# Fri Dec 20 12:24:59 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                             28.6 MHz      34.916        declared                    default_clkgroup     9    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     48   
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     28   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":119:0:119:5|There are no possible illegal states for state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 20 12:25:00 2024

###########################################################]
Map & Optimize Report

# Fri Dec 20 12:25:00 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":119:0:119:5|There are no possible illegal states for state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.80ns		 148 /        70
@N: FX271 :"d:\amigapci\u409\u409_cia.v":62:21:62:51|Replicating instance U409_CIA.g0 (in view: work.U409_TOP(verilog)) with 4 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 instances converted, 25 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               9          U409_CIA.CLKCIA       
==================================================================================================
======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          25         U409_TRANSFER_ACK.ROM_TACK_EN     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 20 12:25:01 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.679

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                             28.6 MHz      3.6 MHz       34.916        281.420       -3.679      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      9.9 MHz       12.500        100.748       0.400       derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK28_IN:r) to clock (U409_TOP|CLK80_OUT_derived_clock:f) are overconstrained because the required time of 0.52 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                              CLK6                              |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK28_IN                          CLK28_IN                          |  34.916      27.196   |  No paths    -      |  No paths    -       |  No paths    -    
CLK28_IN                          U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  No paths    -      |  0.521       -3.679  |  No paths    -    
U409_TOP|CLK80_OUT_derived_clock  U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  12.500      0.400  |  No paths    -       |  No paths    -    
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_HOLD             CLK28_IN      SB_DFF     Q       CIA_HOLD             0.540       -3.679
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       -3.679
U409_CIA.VMA                  CLK28_IN      SB_DFF     Q       VMA                  0.540       -3.630
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.245
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       27.266
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.266
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.287
======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required           
Instance                             Reference     Type          Pin     Net                      Time         Slack 
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK28_IN      SB_DFFNSR     D       CIA_ENABLEm_rep1         0.416        -3.679
U409_TRANSFER_ACK.LASTCLK[0]         CLK28_IN      SB_DFFN       D       LASTCLK                  0.416        -3.679
U409_CIA.CLKCIA                      CLK28_IN      SB_DFF        D       CLKCIA_0                 34.811       27.196
U409_CIA.CIA_CLK_COUNT[5]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.VMA                         CLK28_IN      SB_DFF        D       VMA_0                    34.811       28.896
U409_CIA.CIA_CLK_COUNT[3]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_3[3]       34.811       28.995
U409_CIA.CIA_CLK_COUNT[4]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_HOLD                    CLK28_IN      SB_DFF        D       CIA_ENABLEm              34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.679

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_HOLD / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_HOLD                    SB_DFF        Q        Out     0.540     0.540       -         
CIA_HOLD                             Net           -        -       1.599     -           2         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       I0       In      -         2.139       -         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       O        Out     0.449     2.588       -         
CIA_ENABLEm_rep1                     Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.679

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                      SB_DFF      Q        Out     0.540     0.540       -         
CLKCIA_c                             Net         -        -       1.599     -           3         
U409_TRANSFER_ACK.LASTCLK_RNO[0]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.LASTCLK_RNO[0]     SB_LUT4     O        Out     0.449     2.588       -         
LASTCLK                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.LASTCLK[0]         SB_DFFN     D        In      -         4.095       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.630

    Number of logic level(s):                1
    Starting point:                          U409_CIA.VMA / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.VMA                         SB_DFF        Q        Out     0.540     0.540       -         
VMA                                  Net           -        -       1.599     -           3         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       I1       In      -         2.139       -         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       O        Out     0.400     2.539       -         
CIA_ENABLEm_rep1                     Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         4.046       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.196

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           8         
U409_CIA.CLKCIA_RNO_2         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_2         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA_RNO_2                  Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.400     4.359       -         
CLKCIA                        Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         5.729       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     6.108       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         7.615       -         
===========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.217

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8_0_a2_0                         Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA                                 Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.708       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.087       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.594       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                              Arrival          
Instance                                      Reference                            Type         Pin     Net                         Time        Slack
                                              Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[0]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[0]     0.540       0.400
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[1]     0.540       0.449
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[6]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[6]     0.540       0.449
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[2]     0.540       0.470
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[7]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[7]     0.540       0.477
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[4]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_EN11lto4       0.540       0.505
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[3]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[3]     0.540       0.533
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[5]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_EN11lto5       0.540       2.255
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[8]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_EN11lto8       0.540       2.318
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[9]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_EN11lto9       0.540       4.025
=====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                                                  Required          
Instance                                      Reference                            Type         Pin     Net                             Time         Slack
                                              Clock                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[8]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[8]     12.395       2.009
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[5]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[5]     12.395       2.430
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[3]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[3]     12.395       2.710
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[2]     12.395       2.850
U409_TRANSFER_ACK.DELAYED_TACK_EN             U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_EN_0               12.395       2.953
U409_TRANSFER_ACK.CIA_STATE[1]                U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       CIA_STATE_nss[1]                12.395       4.723
U409_TRANSFER_ACK.TACK_EN_i                   U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     D       TACK_COUNTER_nss_i[0]           12.395       4.731
U409_TRANSFER_ACK.TACK_COUNTER[0]             U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       TACK_COUNTER_nss[0]             12.395       4.801
U409_TRANSFER_ACK.ROM_TACK_EN                 U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       ROM_TACK_EN_1                   12.395       4.822
U409_TRANSFER_ACK.TACK_OUTn                   U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       TACK_OUTn_0                     12.395       4.864
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.400

    Number of logic level(s):                12
    Starting point:                          U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[0] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[7] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[0]                SB_DFFNR     Q        Out     0.540     0.540       -         
DELAYED_TACK_COUNTER[0]                                  Net          -        -       1.599     -           3         
U409_ADDRESS_DECODE.m12_2                                SB_LUT4      I0       In      -         2.139       -         
U409_ADDRESS_DECODE.m12_2                                SB_LUT4      O        Out     0.449     2.588       -         
m12_2                                                    Net          -        -       1.371     -           2         
U409_ADDRESS_DECODE.m15                                  SB_LUT4      I0       In      -         3.959       -         
U409_ADDRESS_DECODE.m15                                  SB_LUT4      O        Out     0.449     4.408       -         
N_59_mux                                                 Net          -        -       1.371     -           3         
U409_ADDRESS_DECODE.N_17_0_i                             SB_LUT4      I0       In      -         5.779       -         
U409_ADDRESS_DECODE.N_17_0_i                             SB_LUT4      O        Out     0.386     6.164       -         
N_17_0_i                                                 Net          -        -       0.905     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_0_c     SB_CARRY     CI       In      -         7.069       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_0_c     SB_CARRY     CO       Out     0.126     7.196       -         
un1_DELAYED_TACK_COUNTER_1_cry_0                         Net          -        -       0.014     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_1_c     SB_CARRY     CI       In      -         7.210       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_1_c     SB_CARRY     CO       Out     0.126     7.336       -         
un1_DELAYED_TACK_COUNTER_1_cry_1                         Net          -        -       0.014     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_2_c     SB_CARRY     CI       In      -         7.350       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_2_c     SB_CARRY     CO       Out     0.126     7.476       -         
un1_DELAYED_TACK_COUNTER_1_cry_2                         Net          -        -       0.014     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_3_c     SB_CARRY     CI       In      -         7.490       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_3_c     SB_CARRY     CO       Out     0.126     7.616       -         
un1_DELAYED_TACK_COUNTER_1_cry_3                         Net          -        -       0.014     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_4_c     SB_CARRY     CI       In      -         7.630       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_4_c     SB_CARRY     CO       Out     0.126     7.756       -         
un1_DELAYED_TACK_COUNTER_1_cry_4                         Net          -        -       0.014     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_5_c     SB_CARRY     CI       In      -         7.770       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_5_c     SB_CARRY     CO       Out     0.126     7.896       -         
un1_DELAYED_TACK_COUNTER_1_cry_5                         Net          -        -       0.014     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_6_c     SB_CARRY     CI       In      -         7.910       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_6_c     SB_CARRY     CO       Out     0.126     8.037       -         
un1_DELAYED_TACK_COUNTER_1_cry_6                         Net          -        -       0.386     -           2         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO_0[7]          SB_LUT4      I3       In      -         8.423       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO_0[7]          SB_LUT4      O        Out     0.316     8.738       -         
DELAYED_TACK_COUNTER_RNO_0[7]                            Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[7]            SB_LUT4      I2       In      -         10.109      -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[7]            SB_LUT4      O        Out     0.379     10.488      -         
DELAYED_TACK_COUNTER_6[7]                                Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[7]                SB_DFFNR     D        In      -         11.995      -         
=======================================================================================================================
Total path delay (propagation time + setup) of 12.100 is 3.506(29.0%) logic and 8.594(71.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        43 uses
SB_DFF          45 uses
SB_DFFN         12 uses
SB_DFFNE        1 use
SB_DFFNR        11 uses
SB_DFFNSR       1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         152 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   70 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_OUT_derived_clock: 25

@S |Mapping Summary:
Total  LUTs: 152 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 152 = 152 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 20 12:25:01 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	152
    Number of DFFs      	:	70
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	155
    Number of DFFs      	:	70
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	49
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	66
        CARRY Only       	:	3
        LUT with CARRY   	:	19
    LogicCells                  :	158/3520
    PLBs                        :	23/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.6 (sec)

Final Design Statistics
    Number of LUTs      	:	155
    Number of DFFs      	:	70
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	158/3520
    PLBs                        :	39/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 282.07 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.09 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: 142.01 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 660
used logic cells: 158
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 660
used logic cells: 158
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 236 
I1212: Iteration  1 :    67 unrouted : 1 seconds
I1212: Iteration  2 :    17 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Dec 20 12:28:28 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":33:7:33:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:35:42:37|Input TT0 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:40:42:42|Input TT1 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:45:42:49|Input LBENn is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":85:0:85:5|Register bit ROM_TACK_COUNTER[2] is always 0.
@W: CL190 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":172:0:172:5|Optimizing register bit DELAYED_TACK_COUNTER[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":172:0:172:5|Optimizing register bit DELAYED_TACK_COUNTER[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":172:0:172:5|Pruning register bits 11 to 10 of DELAYED_TACK_COUNTER[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":85:0:85:5|Pruning register bit 2 of ROM_TACK_COUNTER[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":119:0:119:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":50:0:50:5|Trying to extract state machine for register TACK_COUNTER.
Extracted state machine for register TACK_COUNTER
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:28:29 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:28:29 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:28:29 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:28:30 2024

###########################################################]
Pre-mapping Report

# Fri Dec 20 12:28:30 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                             28.6 MHz      34.916        declared                    default_clkgroup     9    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     48   
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     28   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":119:0:119:5|There are no possible illegal states for state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 20 12:28:30 2024

###########################################################]
Map & Optimize Report

# Fri Dec 20 12:28:30 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":119:0:119:5|There are no possible illegal states for state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.80ns		 150 /        70
@N: FX271 :"d:\amigapci\u409\u409_cia.v":62:21:62:51|Replicating instance U409_CIA.g0 (in view: work.U409_TOP(verilog)) with 4 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 instances converted, 25 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               9          U409_CIA.CLKCIA       
==================================================================================================
======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          25         U409_TRANSFER_ACK.ROM_TACK_EN     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 20 12:28:31 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.679

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                             28.6 MHz      3.6 MHz       34.916        281.420       -3.679      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      9.9 MHz       12.500        100.748       1.876       derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK28_IN:r) to clock (U409_TOP|CLK80_OUT_derived_clock:f) are overconstrained because the required time of 0.52 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                              CLK6                              |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK28_IN                          CLK28_IN                          |  34.916      27.196   |  No paths    -      |  No paths    -       |  No paths    -    
CLK28_IN                          U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  No paths    -      |  0.521       -3.679  |  No paths    -    
U409_TOP|CLK80_OUT_derived_clock  U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  12.500      1.876  |  No paths    -       |  No paths    -    
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_HOLD             CLK28_IN      SB_DFF     Q       CIA_HOLD             0.540       -3.679
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       -3.679
U409_CIA.VMA                  CLK28_IN      SB_DFF     Q       VMA                  0.540       -3.630
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.245
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       27.266
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.266
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.287
======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required           
Instance                             Reference     Type          Pin     Net                      Time         Slack 
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK28_IN      SB_DFFNSR     D       CIA_ENABLEm_rep1         0.416        -3.679
U409_TRANSFER_ACK.LASTCLK[0]         CLK28_IN      SB_DFFN       D       LASTCLK                  0.416        -3.679
U409_CIA.CLKCIA                      CLK28_IN      SB_DFF        D       CLKCIA_0                 34.811       27.196
U409_CIA.CIA_CLK_COUNT[5]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.VMA                         CLK28_IN      SB_DFF        D       VMA_0                    34.811       28.896
U409_CIA.CIA_CLK_COUNT[3]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_3[3]       34.811       28.995
U409_CIA.CIA_CLK_COUNT[4]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_HOLD                    CLK28_IN      SB_DFF        D       CIA_ENABLEm              34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.679

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_HOLD / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_HOLD                    SB_DFF        Q        Out     0.540     0.540       -         
CIA_HOLD                             Net           -        -       1.599     -           2         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       I0       In      -         2.139       -         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       O        Out     0.449     2.588       -         
CIA_ENABLEm_rep1                     Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.679

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                      SB_DFF      Q        Out     0.540     0.540       -         
CLKCIA_c                             Net         -        -       1.599     -           3         
U409_TRANSFER_ACK.LASTCLK_RNO[0]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.LASTCLK_RNO[0]     SB_LUT4     O        Out     0.449     2.588       -         
LASTCLK                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.LASTCLK[0]         SB_DFFN     D        In      -         4.095       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.630

    Number of logic level(s):                1
    Starting point:                          U409_CIA.VMA / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.VMA                         SB_DFF        Q        Out     0.540     0.540       -         
VMA                                  Net           -        -       1.599     -           3         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       I1       In      -         2.139       -         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       O        Out     0.400     2.539       -         
CIA_ENABLEm_rep1                     Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         4.046       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.196

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           8         
U409_CIA.CLKCIA_RNO_2         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_2         SB_LUT4     O        Out     0.449     2.588       -         
N_20                          Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.400     4.359       -         
CLKCIA                        Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         5.729       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     6.108       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         7.615       -         
===========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.217

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8_0_a2_0                         Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA                                 Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.708       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.087       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.594       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                              Arrival          
Instance                                      Reference                            Type         Pin     Net                         Time        Slack
                                              Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[0]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[0]     0.540       1.876
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[7]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[7]     0.540       1.904
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[1]     0.540       1.925
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[2]     0.540       1.946
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[4]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_EN9lto4        0.540       1.946
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[8]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_EN9lto8        0.540       1.974
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[3]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[3]     0.540       2.009
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[9]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_EN9lto9        0.540       2.037
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[5]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_EN9lto5        0.540       3.626
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[6]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[6]     0.540       3.759
=====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                                                  Required          
Instance                                      Reference                            Type         Pin     Net                             Time         Slack
                                              Clock                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_EN             U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_EN_0               12.395       3.149
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[8]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[8]     12.395       3.836
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[5]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[5]     12.395       4.257
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[3]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[3]     12.395       4.537
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[2]     12.395       4.677
U409_TRANSFER_ACK.TACK_EN_i                   U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     D       TACK_COUNTER_nss_i[0]           12.395       4.731
U409_TRANSFER_ACK.TACK_COUNTER[0]             U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       TACK_COUNTER_nss[0]             12.395       4.801
U409_TRANSFER_ACK.TACK_OUTn                   U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       TACK_OUTn_0                     12.395       4.864
U409_TRANSFER_ACK.CIA_TACK_EN                 U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       CIA_TACK_EN_1                   12.395       4.892
U409_TRANSFER_ACK.CIA_STATE[1]                U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       CIA_STATE_nss[1]                12.395       4.955
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      10.519
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.876

    Number of logic level(s):                13
    Starting point:                          U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[0] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[9] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[0]                SB_DFFNR     Q        Out     0.540     0.540       -         
DELAYED_TACK_COUNTER[0]                                  Net          -        -       1.599     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIISJM1[0]       SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIISJM1[0]       SB_LUT4      O        Out     0.449     2.588       -         
DELAYED_TACK_EN8_6                                       Net          -        -       1.371     -           3         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIBMI84[5]       SB_LUT4      I1       In      -         3.959       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIBMI84[5]       SB_LUT4      O        Out     0.379     4.338       -         
DELAYED_TACK_EN8_i                                       Net          -        -       0.905     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_0_c     SB_CARRY     CI       In      -         5.242       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_0_c     SB_CARRY     CO       Out     0.126     5.369       -         
un1_DELAYED_TACK_COUNTER_1_cry_0                         Net          -        -       0.014     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_1_c     SB_CARRY     CI       In      -         5.383       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_1_c     SB_CARRY     CO       Out     0.126     5.509       -         
un1_DELAYED_TACK_COUNTER_1_cry_1                         Net          -        -       0.014     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_2_c     SB_CARRY     CI       In      -         5.523       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_2_c     SB_CARRY     CO       Out     0.126     5.649       -         
un1_DELAYED_TACK_COUNTER_1_cry_2                         Net          -        -       0.014     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_3_c     SB_CARRY     CI       In      -         5.663       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_3_c     SB_CARRY     CO       Out     0.126     5.789       -         
un1_DELAYED_TACK_COUNTER_1_cry_3                         Net          -        -       0.014     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_4_c     SB_CARRY     CI       In      -         5.803       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_4_c     SB_CARRY     CO       Out     0.126     5.930       -         
un1_DELAYED_TACK_COUNTER_1_cry_4                         Net          -        -       0.014     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_5_c     SB_CARRY     CI       In      -         5.944       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_5_c     SB_CARRY     CO       Out     0.126     6.070       -         
un1_DELAYED_TACK_COUNTER_1_cry_5                         Net          -        -       0.014     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_6_c     SB_CARRY     CI       In      -         6.084       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_6_c     SB_CARRY     CO       Out     0.126     6.210       -         
un1_DELAYED_TACK_COUNTER_1_cry_6                         Net          -        -       0.014     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_7_c     SB_CARRY     CI       In      -         6.224       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_7_c     SB_CARRY     CO       Out     0.126     6.350       -         
un1_DELAYED_TACK_COUNTER_1_cry_7                         Net          -        -       0.014     -           2         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_8_c     SB_CARRY     CI       In      -         6.364       -         
U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_1_cry_8_c     SB_CARRY     CO       Out     0.126     6.490       -         
un1_DELAYED_TACK_COUNTER_1_cry_8                         Net          -        -       0.386     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO_0[9]          SB_LUT4      I3       In      -         6.876       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO_0[9]          SB_LUT4      O        Out     0.316     7.192       -         
DELAYED_TACK_COUNTER_RNO_0[9]                            Net          -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[9]            SB_LUT4      I0       In      -         8.563       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[9]            SB_LUT4      O        Out     0.449     9.012       -         
DELAYED_TACK_COUNTER_5[9]                                Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[9]                SB_DFFNR     D        In      -         10.519      -         
=======================================================================================================================
Total path delay (propagation time + setup) of 10.624 is 3.373(31.7%) logic and 7.251(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        43 uses
SB_DFF          45 uses
SB_DFFN         12 uses
SB_DFFNE        1 use
SB_DFFNR        11 uses
SB_DFFNSR       1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         153 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   70 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_OUT_derived_clock: 25

@S |Mapping Summary:
Total  LUTs: 153 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 153 = 153 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 20 12:28:32 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	153
    Number of DFFs      	:	70
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "U409_TRANSFER_ACK.CIA_TACK_EN_RNO_0_LC_111", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	156
    Number of DFFs      	:	70
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	49
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	67
        CARRY Only       	:	3
        LUT with CARRY   	:	19
    LogicCells                  :	159/3520
    PLBs                        :	22/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.6 (sec)

Final Design Statistics
    Number of LUTs      	:	156
    Number of DFFs      	:	70
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	159/3520
    PLBs                        :	42/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 281.92 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.02 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: 139.77 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 713
used logic cells: 159
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 713
used logic cells: 159
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "ltout" of instance "U409_TRANSFER_ACK.CIA_TACK_EN_RNO_0_LC_12_10_6", in the clock network. Converting the timing arc to positive-unate
Read device time: 7
I1209: Started routing
I1223: Total Nets : 242 
I1212: Iteration  1 :    60 unrouted : 1 seconds
I1212: Iteration  2 :    17 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "ltout" of instance "U409_TRANSFER_ACK.CIA_TACK_EN_RNO_0_LC_12_10_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Dec 20 12:31:53 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":33:7:33:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":69:2:69:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:54:38:56|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:35:42:37|Input TT0 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:40:42:42|Input TT1 is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":42:45:42:49|Input LBENn is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":85:0:85:5|Register bit ROM_TACK_COUNTER[2] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":85:0:85:5|Pruning register bit 2 of ROM_TACK_COUNTER[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":119:0:119:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":50:0:50:5|Trying to extract state machine for register TACK_COUNTER.
Extracted state machine for register TACK_COUNTER
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:31:53 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:31:54 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:31:54 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 20 12:31:55 2024

###########################################################]
Pre-mapping Report

# Fri Dec 20 12:31:55 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                             28.6 MHz      34.916        declared                    default_clkgroup     9    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     48   
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     26   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":119:0:119:5|There are no possible illegal states for state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 20 12:31:55 2024

###########################################################]
Map & Optimize Report

# Fri Dec 20 12:31:55 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK28_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":119:0:119:5|There are no possible illegal states for state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
Encoding state machine TACK_COUNTER[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.80ns		 144 /        68
@N: FX271 :"d:\amigapci\u409\u409_cia.v":62:21:62:51|Replicating instance U409_CIA.g0 (in view: work.U409_TOP(verilog)) with 4 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:33|SB_GB_IO inserted on the port CLK28_IN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 instances converted, 23 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance       
--------------------------------------------------------------------------------------------------
@K:CKID0002       CLK6_ibuf_gb_io         SB_GB_IO               36         U409_TICK.COUNTER50[5]
@K:CKID0003       CLK28_IN_ibuf_gb_io     SB_GB_IO               9          U409_CIA.CLKCIA       
==================================================================================================
======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          23         U409_TRANSFER_ACK.ROM_TACK_EN     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK28_IN with period 34.92ns 
@N: MT615 |Found clock U409_TOP|CLK80_OUT_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 20 12:31:56 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.679

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK28_IN                             28.6 MHz      3.6 MHz       34.916        281.420       -3.679      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      9.9 MHz       12.500        100.748       2.911       derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK28_IN:r) to clock (U409_TOP|CLK80_OUT_derived_clock:f) are overconstrained because the required time of 0.52 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                              CLK6                              |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK28_IN                          CLK28_IN                          |  34.916      27.196   |  No paths    -      |  No paths    -       |  No paths    -    
CLK28_IN                          U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  No paths    -      |  0.521       -3.679  |  No paths    -    
U409_TOP|CLK80_OUT_derived_clock  U409_TOP|CLK80_OUT_derived_clock  |  No paths    -        |  12.500      2.911  |  No paths    -       |  No paths    -    
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK28_IN
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type       Pin     Net                  Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_HOLD             CLK28_IN      SB_DFF     Q       CIA_HOLD             0.540       -3.679
U409_CIA.CLKCIA               CLK28_IN      SB_DFF     Q       CLKCIA_c             0.540       -3.679
U409_CIA.VMA                  CLK28_IN      SB_DFF     Q       VMA                  0.540       -3.630
U409_CIA.CIA_CLK_COUNT[0]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       27.196
U409_CIA.CIA_CLK_COUNT[2]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       27.217
U409_CIA.CIA_CLK_COUNT[1]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       27.245
U409_CIA.CIA_CLK_COUNT[3]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       27.266
U409_CIA.CIA_CLK_COUNT[4]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[4]     0.540       27.266
U409_CIA.CIA_CLK_COUNT[5]     CLK28_IN      SB_DFF     Q       CIA_CLK_COUNT[5]     0.540       27.287
======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required           
Instance                             Reference     Type          Pin     Net                      Time         Slack 
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK28_IN      SB_DFFNSR     D       CIA_ENABLEm_rep1         0.416        -3.679
U409_TRANSFER_ACK.LASTCLK[0]         CLK28_IN      SB_DFFN       D       LASTCLK                  0.416        -3.679
U409_CIA.CLKCIA                      CLK28_IN      SB_DFF        D       CLKCIA_0                 34.811       27.196
U409_CIA.CIA_CLK_COUNT[5]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_3[5]       34.811       28.730
U409_CIA.VMA                         CLK28_IN      SB_DFF        D       VMA_0                    34.811       28.896
U409_CIA.CIA_CLK_COUNT[3]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_3[3]       34.811       28.995
U409_CIA.CIA_CLK_COUNT[4]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_RNO[4]     34.811       30.691
U409_CIA.CIA_CLK_COUNT[0]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_i[0]       34.811       30.716
U409_CIA.CIA_HOLD                    CLK28_IN      SB_DFF        D       CIA_ENABLEm              34.811       30.716
U409_CIA.CIA_CLK_COUNT[1]            CLK28_IN      SB_DFF        D       CIA_CLK_COUNT_RNO[1]     34.811       30.765
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.679

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_HOLD / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_HOLD                    SB_DFF        Q        Out     0.540     0.540       -         
CIA_HOLD                             Net           -        -       1.599     -           2         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       I0       In      -         2.139       -         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       O        Out     0.449     2.588       -         
CIA_ENABLEm_rep1                     Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.679

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                      SB_DFF      Q        Out     0.540     0.540       -         
CLKCIA_c                             Net         -        -       1.599     -           3         
U409_TRANSFER_ACK.LASTCLK_RNO[0]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.LASTCLK_RNO[0]     SB_LUT4     O        Out     0.449     2.588       -         
LASTCLK                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.LASTCLK[0]         SB_DFFN     D        In      -         4.095       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.416

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.630

    Number of logic level(s):                1
    Starting point:                          U409_CIA.VMA / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.VMA                         SB_DFF        Q        Out     0.540     0.540       -         
VMA                                  Net           -        -       1.599     -           3         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       I1       In      -         2.139       -         
U409_CIA.CIA_HOLD_RNIFVN95           SB_LUT4       O        Out     0.400     2.539       -         
CIA_ENABLEm_rep1                     Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         4.046       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.196

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           8         
U409_CIA.CLKCIA_RNO_2         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_2         SB_LUT4     O        Out     0.449     2.588       -         
N_20                          Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.400     4.359       -         
CLKCIA                        Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         5.729       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     6.108       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         7.615       -         
===========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      34.916
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         34.811

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.217

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[2] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK28_IN [rising] on pin C
    The end   point is clocked by            CLK28_IN [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[2]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[2]                       Net         -        -       1.599     -           5         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIH7921[5]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8_0_a2_0                         Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO_0                  SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA                                 Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I2       In      -         5.708       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     6.087       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         7.594       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_OUT_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                              Arrival          
Instance                                      Reference                            Type         Pin     Net                         Time        Slack
                                              Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[1]     0.540       2.911
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[2]     0.540       2.960
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[3]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[3]     0.540       2.960
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[4]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[4]     0.540       3.009
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[0]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[0]     0.540       3.023
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[5]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[5]     0.540       3.030
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[6]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[6]     0.540       3.058
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[7]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_COUNTER[7]     0.540       3.093
U409_TRANSFER_ACK.CIA_TACK_EN                 U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      Q       CIA_TACK_EN                 0.540       4.731
U409_TRANSFER_ACK.DELAYED_TACK_EN             U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     Q       DELAYED_TACK_EN             0.540       4.780
=====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                                                  Required          
Instance                                      Reference                            Type         Pin     Net                             Time         Slack
                                              Clock                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_EN             U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_EN_0               12.395       4.710
U409_TRANSFER_ACK.TACK_EN_i                   U409_TOP|CLK80_OUT_derived_clock     SB_DFFNE     D       TACK_COUNTER_nss_i[0]           12.395       4.731
U409_TRANSFER_ACK.TACK_COUNTER[0]             U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       TACK_COUNTER_nss[0]             12.395       4.801
U409_TRANSFER_ACK.TACK_OUTn                   U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       TACK_OUTn_0                     12.395       4.864
U409_TRANSFER_ACK.CIA_TACK_EN                 U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       CIA_TACK_EN_1                   12.395       4.892
U409_TRANSFER_ACK.CIA_STATE[1]                U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       CIA_STATE_nss[1]                12.395       4.955
U409_TRANSFER_ACK.ROM_TACK_EN                 U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       ROM_TACK_EN_1                   12.395       6.613
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[2]     U409_TOP|CLK80_OUT_derived_clock     SB_DFFNR     D       DELAYED_TACK_COUNTER_RNO[2]     12.395       8.300
U409_TRANSFER_ACK.CIA_ENABLED[1]              U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       CIA_ENABLED                     12.395       8.349
U409_TRANSFER_ACK.LASTCLK[1]                  U409_TOP|CLK80_OUT_derived_clock     SB_DFFN      D       LASTCLK_0                       12.395       8.349
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      9.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.911

    Number of logic level(s):                4
    Starting point:                          U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[3] / D
    The start point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_OUT_derived_clock [falling] on pin C

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[1]              SB_DFFNR     Q        Out     0.540     0.540       -         
DELAYED_TACK_COUNTER[1]                                Net          -        -       1.599     -           5         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI9U9R[2]      SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNI9U9R[2]      SB_LUT4      O        Out     0.449     2.588       -         
DELAYED_TACK_COUNTER21_4                               Net          -        -       1.371     -           2         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIK98D3[5]     SB_LUT4      I0       In      -         3.959       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIK98D3[5]     SB_LUT4      O        Out     0.449     4.408       -         
DELAYED_TACK_COUNTER22                                 Net          -        -       1.371     -           2         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIRGA77[5]     SB_LUT4      I0       In      -         5.779       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIRGA77[5]     SB_LUT4      O        Out     0.449     6.227       -         
un1_DELAYED_TACK_COUNTER23_0                           Net          -        -       1.371     -           6         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[3]          SB_LUT4      I1       In      -         7.598       -         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO[3]          SB_LUT4      O        Out     0.379     7.977       -         
DELAYED_TACK_COUNTER_5[3]                              Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAYED_TACK_COUNTER[3]              SB_DFFNR     D        In      -         9.484       -         
=====================================================================================================================
Total path delay (propagation time + setup) of 9.589 is 2.370(24.7%) logic and 7.219(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        34 uses
SB_DFF          45 uses
SB_DFFN         12 uses
SB_DFFNE        1 use
SB_DFFNR        9 uses
SB_DFFNSR       1 use
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         146 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          33 uses

I/O Register bits:                  0
Register bits not including I/Os:   68 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK28_IN: 1
   U409_TOP|CLK80_OUT_derived_clock: 23

@S |Mapping Summary:
Total  LUTs: 146 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 146 = 146 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 20 12:31:56 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	146
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for LBENn, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "U409_TRANSFER_ACK.CIA_TACK_EN_RNO_0_LC_111", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	149
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	51
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	67
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	152/3520
    PLBs                        :	21/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.0 (sec)

Final Design Statistics
    Number of LUTs      	:	149
    Number of DFFs      	:	68
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	33
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	152/3520
    PLBs                        :	41/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	35/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: CLK28_IN | Frequency: 281.73 MHz | Target: 28.64 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.01 MHz | Target: 6.00 MHz
Clock: pll/PLLOUTCORE | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: 177.94 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 651
used logic cells: 152
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 651
used logic cells: 152
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "ltout" of instance "U409_TRANSFER_ACK.CIA_TACK_EN_RNO_0_LC_10_10_5", in the clock network. Converting the timing arc to positive-unate
Read device time: 7
I1209: Started routing
I1223: Total Nets : 221 
I1212: Iteration  1 :    62 unrouted : 1 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "ltout" of instance "U409_TRANSFER_ACK.CIA_TACK_EN_RNO_0_LC_10_10_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
12:39:00 PM
