                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
########################### Formality Setup file ############################
set_svf SYS_TOP.svf 
1
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/Labs/Final_system/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/Final_system/std_cells
lappend search_path /home/IC/Labs/Final_system/rtl/system_rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/Final_system/std_cells /home/IC/Labs/Final_system/rtl/system_rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
analyze -format sverilog [glob /home/IC/Labs/Final_system/rtl/system_rtl/*.sv]
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/data_sampling.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/PULSE_GEN.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/FIFO_WR.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/UART.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/Parity_check.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/FIFO_MEM_CNTRL.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/strt_check.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/MUX.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/CLKDIV_MUX.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/stop_check.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/UART_TOP_TX_RX.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/RST_SYNC.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/FIFO_TOP.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/FIFO_RD.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/UART_TOP_RX.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/ALU.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/DF_SYNC.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/CLK-DIV.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/serializer.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/SYS_TOP.sv
Warning:  /home/IC/Labs/Final_system/rtl/system_rtl/SYS_TOP.sv:102: the undeclared symbol 'UART_TX_Busy_PULSE' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/Labs/Final_system/rtl/system_rtl/SYS_TOP.sv:131: the undeclared symbol 'CLKDIV_EN' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/RegFile.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/UART_TOP.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/edge_bit_count.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/parity_calc.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/CLK_GATE.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/SYS_Control.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/deserializer.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/FSM.sv
Compiling source file /home/IC/Labs/Final_system/rtl/system_rtl/DATA_SYNC.sv
Presto compilation completed successfully.
Loading db file '/home/IC/Labs/Final_system/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/Final_system/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/Final_system/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
elaborate -lib work SYS_TOP
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'RST_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC_NUM_STAGES2 line 10 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/RST_SYNC.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 30 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/DATA_SYNC.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 45 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/DATA_SYNC.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_flop_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 68 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/DATA_SYNC.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 82 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/DATA_SYNC.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_pulse_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegFile' instantiated from design 'SYS_TOP' with
	the parameters "WIDTH=8,DEPTH=16,ADDR=4". (HDL-193)

Inferred memory devices in process
	in routine RegFile_WIDTH8_DEPTH16_ADDR4 line 24 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/RegFile.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regArr_reg      | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|     regArr_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================
|        block name/line          | Inputs | Outputs | # sel inputs | MB |
==========================================================================
| RegFile_WIDTH8_DEPTH16_ADDR4/46 |   16   |    8    |      4       | N  |
==========================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU' instantiated from design 'SYS_TOP' with
	the parameters "OPER_WIDTH=8,OUT_WIDTH=16". (HDL-193)

Statistics for case statements in always block at line 34 in file
	'/home/IC/Labs/Final_system/rtl/system_rtl/ALU.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_OPER_WIDTH8_OUT_WIDTH16 line 20 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/ALU.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX_TX_TOP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FIFO_TOP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sys_ctrl' instantiated from design 'SYS_TOP' with
	the parameters "IN_WIDTH=16,WIDTH=8". (HDL-193)

Statistics for case statements in always block at line 85 in file
	'/home/IC/Labs/Final_system/rtl/system_rtl/SYS_Control.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            87            |    auto/auto     |
|            91            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 202 in file
	'/home/IC/Labs/Final_system/rtl/system_rtl/SYS_Control.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           221            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine sys_ctrl_IN_WIDTH16_WIDTH8 line 51 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/SYS_Control.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| is_ALU_operation_seq_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    current_state_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      clk_div_en_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|       ALU_FUN_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|          EN_reg          | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       Address_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|         WrEn_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         RdEn_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        WrData_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      TX_P_DATA_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Gate_EN_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TX_D_VLD_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    op_B_flag_seq_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    op_A_flag_seq_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 19 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/PULSE_GEN.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pls_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    rcv_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ClkDiv'. (HDL-193)
Warning:  /home/IC/Labs/Final_system/rtl/system_rtl/CLK-DIV.sv:29: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/Labs/Final_system/rtl/system_rtl/CLK-DIV.sv:30: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/Labs/Final_system/rtl/system_rtl/CLK-DIV.sv:35: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/Labs/Final_system/rtl/system_rtl/CLK-DIV.sv:35: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/Labs/Final_system/rtl/system_rtl/CLK-DIV.sv:43: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ClkDiv line 19 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/CLK-DIV.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      flag_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      count_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLKDIV_MUX'. (HDL-193)

Statistics for case statements in always block at line 8 in file
	'/home/IC/Labs/Final_system/rtl/system_rtl/CLKDIV_MUX.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_TOP_RX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_TX_TOP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FIFO_buffer' instantiated from design 'FIFO_TOP' with
	the parameters "in_width=8". (HDL-193)

Inferred memory devices in process
	in routine FIFO_buffer_in_width8 line 13 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/FIFO_MEM_CNTRL.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FIFO_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| FIFO_buffer_in_width8/20 |   8    |    8    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_wr' instantiated from design 'FIFO_TOP' with
	the parameters "IN_WIDTH=3". (HDL-193)

Inferred memory devices in process
	in routine fifo_wr_IN_WIDTH3 line 19 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/FIFO_WR.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wbin_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_wr_IN_WIDTH3 line 33 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/FIFO_WR.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_rd' instantiated from design 'FIFO_TOP' with
	the parameters "ADDRSIZE=3". (HDL-193)

Inferred memory devices in process
	in routine fifo_rd_ADDRSIZE3 line 16 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/FIFO_RD.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rbin_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_rd_ADDRSIZE3 line 32 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/FIFO_RD.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DF_SYNC'. (HDL-193)

Inferred memory devices in process
	in routine DF_SYNC line 8 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/DF_SYNC.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pointer_2_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DF_SYNC line 17 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/DF_SYNC.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pointer_out_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FSM'. (HDL-193)

Statistics for case statements in always block at line 45 in file
	'/home/IC/Labs/Final_system/rtl/system_rtl/FSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            47            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 93 in file
	'/home/IC/Labs/Final_system/rtl/system_rtl/FSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM line 32 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/FSM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampling'. (HDL-193)

Statistics for case statements in always block at line 19 in file
	'/home/IC/Labs/Final_system/rtl/system_rtl/data_sampling.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            40            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 77 in file
	'/home/IC/Labs/Final_system/rtl/system_rtl/data_sampling.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            79            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_sampling line 19 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/data_sampling.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sample_ready_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     samples_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_count'. (HDL-193)

Inferred memory devices in process
	in routine edge_bit_count line 11 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/edge_bit_count.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    edge_cnt_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer'. (HDL-193)

Inferred memory devices in process
	in routine deserializer line 14 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/deserializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shift_reg_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_check'. (HDL-193)

Inferred memory devices in process
	in routine Parity_check line 14 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/Parity_check.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'stop_check'. (HDL-193)

Inferred memory devices in process
	in routine stop_check line 10 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/stop_check.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'strt_check'. (HDL-193)

Inferred memory devices in process
	in routine strt_check line 10 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/strt_check.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_TX'. (HDL-193)
Warning:  /home/IC/Labs/Final_system/rtl/system_rtl/UART.sv:33: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /home/IC/Labs/Final_system/rtl/system_rtl/UART.sv:66: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 31 in file
	'/home/IC/Labs/Final_system/rtl/system_rtl/UART.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 61 in file
	'/home/IC/Labs/Final_system/rtl/system_rtl/UART.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_TX line 18 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/UART.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'serializer' instantiated from design 'UART_TX_TOP' with
	the parameters "IN_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine serializer_IN_WIDTH8 line 17 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/serializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      LFSR_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    ser_data_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ser_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     Counter_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_calc' instantiated from design 'UART_TX_TOP' with
	the parameters "IN_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine parity_calc_IN_WIDTH8 line 12 in file
		'/home/IC/Labs/Final_system/rtl/system_rtl/parity_calc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'MUX'. (HDL-193)
Warning:  /home/IC/Labs/Final_system/rtl/system_rtl/MUX.sv:12: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 10 in file
	'/home/IC/Labs/Final_system/rtl/system_rtl/MUX.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (29 designs)              /home/IC/Labs/Final_system/syn/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Labs/Final_system/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Labs/Final_system/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Labs/Final_system/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Aug 15 21:36:42 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      9
    Unconnected ports (LINT-28)                                     2
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      4

Cells                                                              21
    Cells do not drive (LINT-1)                                    20
    Hier pins without driver and load (LINT-60)                     1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C396' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C398' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C262' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_ADDRSIZE3', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_count', cell 'C97' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_count', cell 'C100' does not drive any nets. (LINT-1)
Warning: In design 'deserializer', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'Parity_check', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'stop_check', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'strt_check', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer_IN_WIDTH8', cell 'C316' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'FIFO_TOP_U0/wclken' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'FIFO_buffer_in_width8', port 'wclken' is not connected to any nets. (LINT-28)
Warning: In design 'edge_bit_count', port 'PAR_EN' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'FIFO_TOP', input pin 'wclken' of hierarchical cell 'fifo_mem' has no internal loads and is not connected to any nets. (LINT-60)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 1. Master Clock Definitions
# 2. Generated Clock Definitions
# 3. Clock Uncertainties
# 4. Clock Latencies 
# 5. Clock Grouping
# 6. set input/output delay on ports
# 7. Driving cells
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
# 1. Master Clocks
set CLK_NAME_RF REF_CLK
set CLK_PER_RF 20
set CLK_NAME_URAT UART_CLK
set CLK_PER_UART 271.2673611
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
set rst_name RST
create_clock -name $CLK_NAME_RF -period $CLK_PER_RF -waveform "0 [expr $CLK_PER_RF/2]" [get_port REF_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clock $CLK_NAME_RF]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clock $CLK_NAME_RF]
create_clock -name $CLK_NAME_URAT -period $CLK_PER_UART -waveform "0 [expr $CLK_PER_UART/2]" [get_port UART_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clock $CLK_NAME_URAT]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clock $CLK_NAME_URAT]
# 2. Generated Clocks
create_generated_clock -master_clock $CLK_NAME_RF -source [get_ports REF_CLK]                        -name ALU_CLK [get_port U0_CLK_GATE/GATED_CLK]                        -divide_by 1
create_generated_clock -master_clock $CLK_NAME_URAT -source [get_ports UART_CLK]                        -name RX_CLK [get_port U1_ClkDiv/o_div_clk]                        -divide_by 1
create_generated_clock -master_clock $CLK_NAME_URAT -source  [get_ports UART_CLK]                        -name TX_CLK [get_port U0_ClkDiv/o_div_clk]                        -divide_by 32
####################################################################################
#########################################################
#### Section 5 : Clock Grouping ####
#########################################################
####################################################################################
set_dont_touch_network [get_clocks {REF_CLK UART_CLK ALU_CLK TX_CLK RX_CLK}]
####################################################################################
#########################################################
#### Section 2 : Clocks Relationships ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks "REF_CLK ALU_CLK"] -group [get_clocks "UART_CLK TX_CLK RX_CLK"]
####################################################################################
#########################################################
#### Section 6 : #set input/output delay on ports ####
#########################################################
####################################################################################
set in_delay  [expr 0.2*$CLK_PER_UART]
set out_delay [expr 0.2*$CLK_PER_UART]
# Constrain Input Paths
set_input_delay $in_delay -clock $CLK_NAME_URAT [get_ports RX_IN]
# Constrain Output Paths
set_output_delay $out_delay -clock $CLK_NAME_URAT [get_ports TX_OUT]
####################################################################################
#########################################################
#### Section 7 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_ports RX_IN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 8 : Output load ####
#########################################################
####################################################################################
set_load 0.1 [get_ports TX_OUT]
####################################################################################
#########################################################
#### Section 9 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max (setup) analysis
# Define the Best Library for Min (hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 10 : wireload Model ####
#########################################################
####################################################################################
set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
#test_ready compile
compile 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 31 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLK_GATE'
  Processing 'CLKDIV_MUX'
  Processing 'ClkDiv_0'
  Processing 'PULSE_GEN'
  Processing 'sys_ctrl_IN_WIDTH16_WIDTH8'
Information: The register 'clk_div_en_reg' is a constant and will be removed. (OPT-1206)
  Processing 'DF_SYNC_0'
  Processing 'fifo_rd_ADDRSIZE3'
  Processing 'fifo_wr_IN_WIDTH3'
  Processing 'FIFO_buffer_in_width8'
  Processing 'FIFO_TOP'
  Processing 'MUX'
  Processing 'parity_calc_IN_WIDTH8'
  Processing 'serializer_IN_WIDTH8'
  Processing 'UART_TX'
  Processing 'UART_TX_TOP'
  Processing 'strt_check'
  Processing 'stop_check'
  Processing 'Parity_check'
  Processing 'deserializer'
  Processing 'edge_bit_count'
  Processing 'data_sampling'
  Processing 'FSM'
  Processing 'UART_TOP_RX'
  Processing 'UART_RX_TX_TOP'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16'
  Processing 'RegFile_WIDTH8_DEPTH16_ADDR4'
  Processing 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'
  Processing 'RST_SYNC_NUM_STAGES2_0'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ClkDiv_1_DW01_inc_0'
  Processing 'ClkDiv_1_DW01_cmp6_0'
  Processing 'ClkDiv_1_DW01_inc_1'
  Processing 'ClkDiv_1_DW01_cmp6_1'
  Processing 'ClkDiv_0_DW01_inc_0'
  Processing 'ClkDiv_0_DW01_cmp6_0'
  Processing 'ClkDiv_0_DW01_inc_1'
  Processing 'ClkDiv_0_DW01_cmp6_1'
  Processing 'serializer_IN_WIDTH8_DW01_inc_0'
  Processing 'strt_check_DW01_cmp6_0'
  Processing 'stop_check_DW01_cmp6_0'
  Processing 'stop_check_DW01_dec_0'
  Processing 'Parity_check_DW01_cmp6_0'
  Processing 'deserializer_DW01_cmp6_0'
  Processing 'edge_bit_count_DW01_cmp6_0'
  Processing 'FSM_DW01_cmp2_0'
  Processing 'FSM_DW01_inc_0'
  Processing 'FSM_DW01_cmp6_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_cmp6_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1'
  Processing 'edge_bit_count_DW01_inc_0'
  Processing 'edge_bit_count_DW02_mult_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  945186.6      0.00       0.0      71.8                          
    0:00:05  945186.6      0.00       0.0      71.8                          
    0:00:05  945186.6      0.00       0.0      71.8                          
    0:00:06  945186.6      0.00       0.0      71.8                          
    0:00:06  945186.6      0.00       0.0      71.8                          
    0:00:06  912060.8      7.87      11.9      44.3                          
    0:00:07  912799.7      2.75       2.7      44.3                          
    0:00:07  912397.3      4.61       5.2      23.5                          
    0:00:07  912950.3      2.54       2.5      20.1                          
    0:00:07  913040.9      2.21       2.2      20.1                          
    0:00:07  913353.8      1.91       1.9      20.1                          
    0:00:07  913402.1      1.38       1.4      20.1                          
    0:00:07  913084.4      1.34       1.3      20.1                          
    0:00:07  913151.5      0.70       0.7      20.1                          
    0:00:07  913212.7      0.41       0.4      20.1                          
    0:00:07  913212.7      0.38       0.4      20.1                          
    0:00:07  913504.5      0.23       0.2      20.1                          
    0:00:08  913679.8      0.00       0.0      20.1                          
    0:00:08  913679.8      0.00       0.0      20.1                          
    0:00:08  913679.8      0.00       0.0      20.1                          
    0:00:08  913679.8      0.00       0.0      20.1                          
    0:00:08  914280.9      0.00       0.0      10.4                          
    0:00:08  914577.4      0.00       0.0       5.5                          
    0:00:08  915313.9      0.00       0.0       2.1                          
    0:00:08  915319.8      0.00       0.0       1.7                          
    0:00:08  915464.5      0.00       0.0       1.7                          
    0:00:08  915464.5      0.00       0.0       1.7                          
    0:00:08  915464.5      0.00       0.0       1.7                          
    0:00:08  915464.5      0.00       0.0       1.7                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08  915464.5      0.00       0.0       1.7                          
    0:00:08  915464.5      0.00       0.0       1.7                          
    0:00:09  885089.1      0.00       0.0      44.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09  885089.1      0.00       0.0      44.6                          
    0:00:09  887149.1      0.00       0.0       0.3 RegFile_U0/REG3[3]       
    0:00:09  887151.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09  887151.4      0.00       0.0       0.0                          
    0:00:09  887151.4      0.00       0.0       0.0                          
    0:00:09  880524.3      0.10       0.1       0.0                          
    0:00:09  878164.3      0.10       0.1       0.0                          
    0:00:09  877005.4      0.10       0.1       0.0                          
    0:00:09  875989.0      0.10       0.1       0.0                          
    0:00:09  875403.1      0.10       0.1       0.0                          
    0:00:09  875403.1      0.10       0.1       0.0                          
    0:00:09  875400.7      0.00       0.0       0.0                          
    0:00:09  874466.4      5.77       9.0       0.0                          
    0:00:09  874466.4      5.77       9.0       0.0                          
    0:00:09  874466.4      5.77       9.0       0.0                          
    0:00:09  874466.4      5.77       9.0       0.0                          
    0:00:09  874466.4      5.77       9.0       0.0                          
    0:00:09  874466.4      5.77       9.0       0.0                          
    0:00:10  876040.7      0.00       0.0       0.0                          
Loading db file '/home/IC/Labs/Final_system/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/Final_system/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/Final_system/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out files
#############################################################################
#Avoid Writing assign statements in the netlist
change_name -hier -rule verilog
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
write_file -format verilog -hierarchy -output SYS_TOP.v
Writing verilog file '/home/IC/Labs/Final_system/syn/SYS_TOP.v'.
1
#write_file -format sverilog -hierarchy -output SYS_TOP.v
################# starting graphical user interface #######################
report_area -hierarchy > area_dft.rpt
report_power -hierarchy > power_dft.rpt
report_timing -delay_type min > hold_dft.rpt
report_timing -delay_type max > setup_dft.rpt
report_clock -attributes > clocks_dft.rpt
report_constraint -all_violators > constraints_dft.rpt
report_attribute -port > ports.rpt
dft_drc -coverage_estimate  > dft_drc_post_dft.rpt
#gui_start
#exit
dc_shell> 