OpenROAD v2.0-8853-g3ec606c02 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Reading liberty file for fast: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__ff_100C_1v95.lib.gz
Reading liberty file for slow: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz
Reading liberty file for typical: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__tt_025C_1v80.lib.gz
Reading ODB: inputs/UART_TX.odb
Reading SDC: inputs/UART_TX.sdc
Warning: There are 10 input ports missing set_input_delay.
Warning: There are 3 output ports missing set_output_delay.
Warning: There are 3 unconstrained endpoints.
[INFO ORD-0030] Using 2 thread(s).
[INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%
[INFO FLW-0001] Setting global routing adjustment for met1 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met2 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%
# while (not good enough):
  # global placement
  # estimate parasitics
  # logic remapping, buffering 
puts "NOP"
NOP
SC_METRIC: report_checks -path_delay max
Startpoint: r_Bit_Index_$_SDFFCE_PP0P__Q_2
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: o_TX_Serial_$_DFFE_PP__Q
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.02    1.53    1.53 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    2.72    4.25 v _070_/X (sky130_fd_sc_hd__mux4_2)
   0.00    0.54    4.79 ^ _071_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.29    5.08 v _072_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.85    5.93 v _074_/X (sky130_fd_sc_hd__a31o_1)
           0.00    5.93 v o_TX_Serial_$_DFFE_PP__Q/D (sky130_fd_sc_hd__dfxtp_1)
                   5.93   data arrival time

          10.00   10.00   clock clk (rise edge)
           0.00   10.00   clock network delay (ideal)
           0.00   10.00   clock reconvergence pessimism
                  10.00 ^ o_TX_Serial_$_DFFE_PP__Q/CLK (sky130_fd_sc_hd__dfxtp_1)
          -0.83    9.17   library setup time
                   9.17   data required time
----------------------------------------------------------------
                   9.17   data required time
                  -5.93   data arrival time
----------------------------------------------------------------
                   3.25   slack (MET)

SC_METRIC: report_checks -path_delay min
Startpoint: r_Clock_Count_$_SDFFCE_PP0P__Q
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: r_Clock_Count_$_SDFFCE_PP0P__Q
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: fast

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ r_Clock_Count_$_SDFFCE_PP0P__Q/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.01    0.19    0.19 ^ r_Clock_Count_$_SDFFCE_PP0P__Q/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.07    0.26 ^ _130_/Y (sky130_fd_sc_hd__nor2b_1)
           0.00    0.26 ^ r_Clock_Count_$_SDFFCE_PP0P__Q/D (sky130_fd_sc_hd__dfxtp_1)
                   0.26   data arrival time

           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00   clock reconvergence pessimism
                   0.00 ^ r_Clock_Count_$_SDFFCE_PP0P__Q/CLK (sky130_fd_sc_hd__dfxtp_1)
          -0.02   -0.02   library hold time
                  -0.02   data required time
----------------------------------------------------------------
                  -0.02   data required time
                  -0.26   data arrival time
----------------------------------------------------------------
                   0.28   slack (MET)

SC_METRIC: unconstrained
Startpoint: r_Bit_Index_$_SDFFCE_PP0P__Q_2
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: o_TX_Serial_$_DFFE_PP__Q
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.02    1.53    1.53 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    2.72    4.25 v _070_/X (sky130_fd_sc_hd__mux4_2)
   0.00    0.54    4.79 ^ _071_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.29    5.08 v _072_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.85    5.93 v _074_/X (sky130_fd_sc_hd__a31o_1)
           0.00    5.93 v o_TX_Serial_$_DFFE_PP__Q/D (sky130_fd_sc_hd__dfxtp_1)
                   5.93   data arrival time

          10.00   10.00   clock clk (rise edge)
           0.00   10.00   clock network delay (ideal)
           0.00   10.00   clock reconvergence pessimism
                  10.00 ^ o_TX_Serial_$_DFFE_PP__Q/CLK (sky130_fd_sc_hd__dfxtp_1)
          -0.83    9.17   library setup time
                   9.17   data required time
----------------------------------------------------------------
                   9.17   data required time
                  -5.93   data arrival time
----------------------------------------------------------------
                   3.25   slack (MET)

SC_METRIC: clock_skew
Clock clk
Latency      CRPR       Skew
o_TX_Active_$_DFFE_PP__Q/CLK ^
   1.25
o_TX_Active_$_DFFE_PP__Q/CLK ^
   1.25      0.00       0.00

SC_METRIC: DRV violators

SC_METRIC: floating nets
SC_METRIC: tns
tns 0.00

SC_METRIC: setupslack
worst slack 3.25

SC_METRIC: holdslack
worst slack 0.28

SC_METRIC: fmax
148.04641494710393 MHz
SC_METRIC: power
Power for corner: fast
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.81e-04   3.75e-05   7.03e-07   2.20e-04  59.0%
Combinational          9.52e-05   5.64e-05   6.86e-07   1.52e-04  41.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.77e-04   9.39e-05   1.39e-06   3.72e-04 100.0%
                          74.4%      25.3%       0.4%

Power for corner: slow
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.08e-05   1.69e-05   1.77e-08   9.76e-05  61.0%
Combinational          3.84e-05   2.40e-05   1.53e-11   6.24e-05  39.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.19e-04   4.08e-05   1.77e-08   1.60e-04 100.0%
                          74.5%      25.5%       0.0%

Power for corner: typical
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.51e-04   3.08e-05   1.79e-08   1.82e-04  60.9%
Combinational          7.09e-05   4.58e-05   2.91e-10   1.17e-04  39.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.22e-04   7.66e-05   1.82e-08   2.98e-04 100.0%
                          74.3%      25.7%       0.0%

SC_METRIC: cellarea
Design area 1300 u^2 12% utilization.
