#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x15b15ea00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15b15b480 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x15b16f610_0 .net "active", 0 0, v0x15b16d9a0_0;  1 drivers
v0x15b16f6c0_0 .var "clk", 0 0;
v0x15b16f750_0 .var "clk_enable", 0 0;
v0x15b16f7e0_0 .net "data_address", 31 0, L_0x15b172ff0;  1 drivers
v0x15b16f870_0 .net "data_read", 0 0, L_0x15b171c30;  1 drivers
v0x15b16f940_0 .var "data_readdata", 31 0;
v0x15b16f9d0_0 .net "data_write", 0 0, L_0x15b171bc0;  1 drivers
v0x15b16fa80_0 .net "data_writedata", 31 0, L_0x15b1729a0;  1 drivers
v0x15b16fb30_0 .net "instr_address", 31 0, L_0x15b173e90;  1 drivers
v0x15b16fc60_0 .var "instr_readdata", 31 0;
v0x15b16fcf0_0 .net "register_v0", 31 0, L_0x15b172930;  1 drivers
v0x15b16fdc0_0 .var "reset", 0 0;
S_0x15b1430b0 .scope module, "dut" "mips_cpu_harvard" 3 59, 4 1 0, S_0x15b15b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x15b171bc0 .functor BUFZ 1, L_0x15b171750, C4<0>, C4<0>, C4<0>;
L_0x15b171c30 .functor BUFZ 1, L_0x15b1716b0, C4<0>, C4<0>, C4<0>;
L_0x15b172320 .functor BUFZ 1, L_0x15b171580, C4<0>, C4<0>, C4<0>;
L_0x15b1729a0 .functor BUFZ 32, L_0x15b172840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15b172b30 .functor BUFZ 32, L_0x15b172590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15b172ff0 .functor BUFZ 32, v0x15b169750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15b1737f0 .functor OR 1, L_0x15b173490, L_0x15b173710, C4<0>, C4<0>;
L_0x15b1739c0 .functor AND 1, L_0x15b173a90, L_0x15b173d70, C4<1>, C4<1>;
L_0x15b173e90 .functor BUFZ 32, v0x15b16b440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15b16cb80_0 .net *"_ivl_11", 4 0, L_0x15b171f20;  1 drivers
v0x15b16cc10_0 .net *"_ivl_13", 4 0, L_0x15b171fc0;  1 drivers
L_0x150068208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b16cca0_0 .net/2u *"_ivl_26", 15 0, L_0x150068208;  1 drivers
v0x15b16cd30_0 .net *"_ivl_29", 15 0, L_0x15b172be0;  1 drivers
L_0x150068298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15b16cdc0_0 .net/2u *"_ivl_36", 31 0, L_0x150068298;  1 drivers
v0x15b16ce70_0 .net *"_ivl_40", 31 0, L_0x15b173340;  1 drivers
L_0x1500682e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b16cf20_0 .net *"_ivl_43", 25 0, L_0x1500682e0;  1 drivers
L_0x150068328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x15b16cfd0_0 .net/2u *"_ivl_44", 31 0, L_0x150068328;  1 drivers
v0x15b16d080_0 .net *"_ivl_46", 0 0, L_0x15b173490;  1 drivers
v0x15b16d190_0 .net *"_ivl_48", 31 0, L_0x15b173570;  1 drivers
L_0x150068370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b16d230_0 .net *"_ivl_51", 25 0, L_0x150068370;  1 drivers
L_0x1500683b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15b16d2e0_0 .net/2u *"_ivl_52", 31 0, L_0x1500683b8;  1 drivers
v0x15b16d390_0 .net *"_ivl_54", 0 0, L_0x15b173710;  1 drivers
v0x15b16d430_0 .net *"_ivl_58", 31 0, L_0x15b173920;  1 drivers
L_0x150068400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b16d4e0_0 .net *"_ivl_61", 25 0, L_0x150068400;  1 drivers
L_0x150068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b16d590_0 .net/2u *"_ivl_62", 31 0, L_0x150068448;  1 drivers
v0x15b16d640_0 .net *"_ivl_64", 0 0, L_0x15b173a90;  1 drivers
v0x15b16d7d0_0 .net *"_ivl_67", 5 0, L_0x15b173b30;  1 drivers
L_0x150068490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x15b16d860_0 .net/2u *"_ivl_68", 5 0, L_0x150068490;  1 drivers
v0x15b16d900_0 .net *"_ivl_70", 0 0, L_0x15b173d70;  1 drivers
v0x15b16d9a0_0 .var "active", 0 0;
v0x15b16da40_0 .net "alu_control_out", 3 0, v0x15b169ba0_0;  1 drivers
v0x15b16db20_0 .net "alu_fcode", 5 0, L_0x15b172a50;  1 drivers
v0x15b16dbb0_0 .net "alu_op", 1 0, L_0x15b171a20;  1 drivers
v0x15b16dc40_0 .net "alu_op1", 31 0, L_0x15b172b30;  1 drivers
v0x15b16dcd0_0 .net "alu_op2", 31 0, L_0x15b172e70;  1 drivers
v0x15b16dd60_0 .net "alu_out", 31 0, v0x15b169750_0;  1 drivers
v0x15b16de10_0 .net "alu_src", 0 0, L_0x15b1713a0;  1 drivers
v0x15b16dec0_0 .net "alu_z_flag", 0 0, L_0x15b1730e0;  1 drivers
v0x15b16df70_0 .net "branch", 0 0, L_0x15b171800;  1 drivers
v0x15b16e020_0 .net "clk", 0 0, v0x15b16f6c0_0;  1 drivers
v0x15b16e0f0_0 .net "clk_enable", 0 0, v0x15b16f750_0;  1 drivers
v0x15b16e180_0 .net "curr_addr", 31 0, v0x15b16b440_0;  1 drivers
v0x15b16d6f0_0 .net "curr_addr_p4", 31 0, L_0x15b173200;  1 drivers
v0x15b16e410_0 .net "data_address", 31 0, L_0x15b172ff0;  alias, 1 drivers
v0x15b16e4a0_0 .net "data_read", 0 0, L_0x15b171c30;  alias, 1 drivers
v0x15b16e530_0 .net "data_readdata", 31 0, v0x15b16f940_0;  1 drivers
v0x15b16e5c0_0 .net "data_write", 0 0, L_0x15b171bc0;  alias, 1 drivers
v0x15b16e650_0 .net "data_writedata", 31 0, L_0x15b1729a0;  alias, 1 drivers
v0x15b16e6e0_0 .net "instr_address", 31 0, L_0x15b173e90;  alias, 1 drivers
v0x15b16e790_0 .net "instr_opcode", 5 0, L_0x15b170b90;  1 drivers
v0x15b16e850_0 .net "instr_readdata", 31 0, v0x15b16fc60_0;  1 drivers
v0x15b16e8f0_0 .net "j_type", 0 0, L_0x15b1737f0;  1 drivers
v0x15b16e990_0 .net "jr_type", 0 0, L_0x15b1739c0;  1 drivers
v0x15b16ea30_0 .net "mem_read", 0 0, L_0x15b1716b0;  1 drivers
v0x15b16eae0_0 .net "mem_to_reg", 0 0, L_0x15b1714d0;  1 drivers
v0x15b16eb90_0 .net "mem_write", 0 0, L_0x15b171750;  1 drivers
v0x15b16ec40_0 .var "next_instr_addr", 31 0;
v0x15b16ecf0_0 .net "offset", 31 0, L_0x15b172dd0;  1 drivers
v0x15b16ed80_0 .net "reg_a_read_data", 31 0, L_0x15b172590;  1 drivers
v0x15b16ee30_0 .net "reg_a_read_index", 4 0, L_0x15b171ce0;  1 drivers
v0x15b16eee0_0 .net "reg_b_read_data", 31 0, L_0x15b172840;  1 drivers
v0x15b16ef90_0 .net "reg_b_read_index", 4 0, L_0x15b171dc0;  1 drivers
v0x15b16f040_0 .net "reg_dst", 0 0, L_0x15b1712b0;  1 drivers
v0x15b16f0f0_0 .net "reg_write", 0 0, L_0x15b171580;  1 drivers
v0x15b16f1a0_0 .net "reg_write_data", 31 0, L_0x15b172180;  1 drivers
v0x15b16f250_0 .net "reg_write_enable", 0 0, L_0x15b172320;  1 drivers
v0x15b16f300_0 .net "reg_write_index", 4 0, L_0x15b172060;  1 drivers
v0x15b16f3b0_0 .net "register_v0", 31 0, L_0x15b172930;  alias, 1 drivers
v0x15b16f460_0 .net "reset", 0 0, v0x15b16fdc0_0;  1 drivers
E_0x15b135180/0 .event edge, v0x15b16a930_0, v0x15b169840_0, v0x15b16d6f0_0, v0x15b16ecf0_0;
E_0x15b135180/1 .event edge, v0x15b16e8f0_0, v0x15b16e850_0, v0x15b16e990_0, v0x15b16bf80_0;
E_0x15b135180 .event/or E_0x15b135180/0, E_0x15b135180/1;
L_0x15b170b90 .part v0x15b16fc60_0, 26, 6;
L_0x15b171ce0 .part v0x15b16fc60_0, 21, 5;
L_0x15b171dc0 .part v0x15b16fc60_0, 16, 5;
L_0x15b171f20 .part v0x15b16fc60_0, 11, 5;
L_0x15b171fc0 .part v0x15b16fc60_0, 16, 5;
L_0x15b172060 .functor MUXZ 5, L_0x15b171fc0, L_0x15b171f20, L_0x15b1712b0, C4<>;
L_0x15b172180 .functor MUXZ 32, v0x15b169750_0, v0x15b16f940_0, L_0x15b1714d0, C4<>;
L_0x15b172a50 .part v0x15b16fc60_0, 0, 6;
L_0x15b172be0 .part v0x15b16fc60_0, 0, 16;
L_0x15b172dd0 .concat [ 16 16 0 0], L_0x15b172be0, L_0x150068208;
L_0x15b172e70 .functor MUXZ 32, L_0x15b172840, L_0x15b172dd0, L_0x15b1713a0, C4<>;
L_0x15b173200 .arith/sum 32, v0x15b16b440_0, L_0x150068298;
L_0x15b173340 .concat [ 6 26 0 0], L_0x15b170b90, L_0x1500682e0;
L_0x15b173490 .cmp/eq 32, L_0x15b173340, L_0x150068328;
L_0x15b173570 .concat [ 6 26 0 0], L_0x15b170b90, L_0x150068370;
L_0x15b173710 .cmp/eq 32, L_0x15b173570, L_0x1500683b8;
L_0x15b173920 .concat [ 6 26 0 0], L_0x15b170b90, L_0x150068400;
L_0x15b173a90 .cmp/eq 32, L_0x15b173920, L_0x150068448;
L_0x15b173b30 .part v0x15b16fc60_0, 0, 6;
L_0x15b173d70 .cmp/ne 6, L_0x15b173b30, L_0x150068490;
S_0x15b142a10 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x15b1430b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x150068250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b10f8e0_0 .net/2u *"_ivl_0", 31 0, L_0x150068250;  1 drivers
v0x15b169530_0 .net "control", 3 0, v0x15b169ba0_0;  alias, 1 drivers
v0x15b1695e0_0 .net "op1", 31 0, L_0x15b172b30;  alias, 1 drivers
v0x15b1696a0_0 .net "op2", 31 0, L_0x15b172e70;  alias, 1 drivers
v0x15b169750_0 .var "result", 31 0;
v0x15b169840_0 .net "z_flag", 0 0, L_0x15b1730e0;  alias, 1 drivers
E_0x15b144550 .event edge, v0x15b1696a0_0, v0x15b1695e0_0, v0x15b169530_0;
L_0x15b1730e0 .cmp/eq 32, v0x15b169750_0, L_0x150068250;
S_0x15b169960 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x15b1430b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x15b169ba0_0 .var "alu_control_out", 3 0;
v0x15b169c60_0 .net "alu_fcode", 5 0, L_0x15b172a50;  alias, 1 drivers
v0x15b169d00_0 .net "alu_opcode", 1 0, L_0x15b171a20;  alias, 1 drivers
E_0x15b169b70 .event edge, v0x15b169d00_0, v0x15b169c60_0;
S_0x15b169e10 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x15b1430b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x15b1712b0 .functor BUFZ 1, L_0x15b170de0, C4<0>, C4<0>, C4<0>;
L_0x15b1713a0 .functor OR 1, L_0x15b170f00, L_0x15b171060, C4<0>, C4<0>;
L_0x15b1714d0 .functor BUFZ 1, L_0x15b170f00, C4<0>, C4<0>, C4<0>;
L_0x15b171580 .functor OR 1, L_0x15b170de0, L_0x15b170f00, C4<0>, C4<0>;
L_0x15b1716b0 .functor BUFZ 1, L_0x15b170f00, C4<0>, C4<0>, C4<0>;
L_0x15b171750 .functor BUFZ 1, L_0x15b171060, C4<0>, C4<0>, C4<0>;
L_0x15b171800 .functor BUFZ 1, L_0x15b1711a0, C4<0>, C4<0>, C4<0>;
L_0x15b171930 .functor BUFZ 1, L_0x15b170de0, C4<0>, C4<0>, C4<0>;
L_0x15b171ac0 .functor BUFZ 1, L_0x15b1711a0, C4<0>, C4<0>, C4<0>;
v0x15b16a110_0 .net *"_ivl_0", 31 0, L_0x15b170cb0;  1 drivers
L_0x1500680e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x15b16a1c0_0 .net/2u *"_ivl_12", 5 0, L_0x1500680e8;  1 drivers
L_0x150068130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x15b16a270_0 .net/2u *"_ivl_16", 5 0, L_0x150068130;  1 drivers
L_0x150068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b16a330_0 .net *"_ivl_3", 25 0, L_0x150068010;  1 drivers
v0x15b16a3e0_0 .net *"_ivl_37", 0 0, L_0x15b171930;  1 drivers
L_0x150068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b16a4d0_0 .net/2u *"_ivl_4", 31 0, L_0x150068058;  1 drivers
v0x15b16a580_0 .net *"_ivl_42", 0 0, L_0x15b171ac0;  1 drivers
L_0x1500680a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x15b16a630_0 .net/2u *"_ivl_8", 5 0, L_0x1500680a0;  1 drivers
v0x15b16a6e0_0 .net "alu_op", 1 0, L_0x15b171a20;  alias, 1 drivers
v0x15b16a810_0 .net "alu_src", 0 0, L_0x15b1713a0;  alias, 1 drivers
v0x15b16a8a0_0 .net "beq", 0 0, L_0x15b1711a0;  1 drivers
v0x15b16a930_0 .net "branch", 0 0, L_0x15b171800;  alias, 1 drivers
v0x15b16a9c0_0 .net "instr_opcode", 5 0, L_0x15b170b90;  alias, 1 drivers
v0x15b16aa50_0 .var "jump", 0 0;
v0x15b16aae0_0 .net "lw", 0 0, L_0x15b170f00;  1 drivers
v0x15b16ab80_0 .net "mem_read", 0 0, L_0x15b1716b0;  alias, 1 drivers
v0x15b16ac20_0 .net "mem_to_reg", 0 0, L_0x15b1714d0;  alias, 1 drivers
v0x15b16adc0_0 .net "mem_write", 0 0, L_0x15b171750;  alias, 1 drivers
v0x15b16ae60_0 .net "r_format", 0 0, L_0x15b170de0;  1 drivers
v0x15b16af00_0 .net "reg_dst", 0 0, L_0x15b1712b0;  alias, 1 drivers
v0x15b16afa0_0 .net "reg_write", 0 0, L_0x15b171580;  alias, 1 drivers
v0x15b16b040_0 .net "sw", 0 0, L_0x15b171060;  1 drivers
L_0x15b170cb0 .concat [ 6 26 0 0], L_0x15b170b90, L_0x150068010;
L_0x15b170de0 .cmp/eq 32, L_0x15b170cb0, L_0x150068058;
L_0x15b170f00 .cmp/eq 6, L_0x15b170b90, L_0x1500680a0;
L_0x15b171060 .cmp/eq 6, L_0x15b170b90, L_0x1500680e8;
L_0x15b1711a0 .cmp/eq 6, L_0x15b170b90, L_0x150068130;
L_0x15b171a20 .concat8 [ 1 1 0 0], L_0x15b171ac0, L_0x15b171930;
S_0x15b16b1d0 .scope module, "cpu_pc" "pc" 4 158, 8 1 0, S_0x15b1430b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x15b16b390_0 .net "clk", 0 0, v0x15b16f6c0_0;  alias, 1 drivers
v0x15b16b440_0 .var "curr_addr", 31 0;
v0x15b16b4f0_0 .net "next_addr", 31 0, v0x15b16ec40_0;  1 drivers
v0x15b16b5b0_0 .net "reset", 0 0, v0x15b16fdc0_0;  alias, 1 drivers
E_0x15b16b340 .event posedge, v0x15b16b390_0;
S_0x15b16b6b0 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x15b1430b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x15b172590 .functor BUFZ 32, L_0x15b1723d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15b172840 .functor BUFZ 32, L_0x15b172680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15b16c370_2 .array/port v0x15b16c370, 2;
L_0x15b172930 .functor BUFZ 32, v0x15b16c370_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15b16ba20_0 .net *"_ivl_0", 31 0, L_0x15b1723d0;  1 drivers
v0x15b16bac0_0 .net *"_ivl_10", 6 0, L_0x15b172720;  1 drivers
L_0x1500681c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b16bb60_0 .net *"_ivl_13", 1 0, L_0x1500681c0;  1 drivers
v0x15b16bc10_0 .net *"_ivl_2", 6 0, L_0x15b172470;  1 drivers
L_0x150068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b16bcc0_0 .net *"_ivl_5", 1 0, L_0x150068178;  1 drivers
v0x15b16bdb0_0 .net *"_ivl_8", 31 0, L_0x15b172680;  1 drivers
v0x15b16be60_0 .net "r_clk", 0 0, v0x15b16f6c0_0;  alias, 1 drivers
v0x15b16bef0_0 .net "r_clk_enable", 0 0, v0x15b16f750_0;  alias, 1 drivers
v0x15b16bf80_0 .net "read_data1", 31 0, L_0x15b172590;  alias, 1 drivers
v0x15b16c0b0_0 .net "read_data2", 31 0, L_0x15b172840;  alias, 1 drivers
v0x15b16c160_0 .net "read_reg1", 4 0, L_0x15b171ce0;  alias, 1 drivers
v0x15b16c210_0 .net "read_reg2", 4 0, L_0x15b171dc0;  alias, 1 drivers
v0x15b16c2c0_0 .net "register_v0", 31 0, L_0x15b172930;  alias, 1 drivers
v0x15b16c370 .array "registers", 0 31, 31 0;
v0x15b16c710_0 .net "reset", 0 0, v0x15b16fdc0_0;  alias, 1 drivers
v0x15b16c7c0_0 .net "write_control", 0 0, L_0x15b172320;  alias, 1 drivers
v0x15b16c850_0 .net "write_data", 31 0, L_0x15b172180;  alias, 1 drivers
v0x15b16c9e0_0 .net "write_reg", 4 0, L_0x15b172060;  alias, 1 drivers
L_0x15b1723d0 .array/port v0x15b16c370, L_0x15b172470;
L_0x15b172470 .concat [ 5 2 0 0], L_0x15b171ce0, L_0x150068178;
L_0x15b172680 .array/port v0x15b16c370, L_0x15b172720;
L_0x15b172720 .concat [ 5 2 0 0], L_0x15b171dc0, L_0x1500681c0;
S_0x15b155200 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x15b174030 .functor BUFZ 32, L_0x15b173f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15b16fe80_0 .net *"_ivl_0", 31 0, L_0x15b173f90;  1 drivers
o0x150031db0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15b16ff20_0 .net "clk", 0 0, o0x150031db0;  0 drivers
o0x150031de0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15b16ffc0_0 .net "data_address", 31 0, o0x150031de0;  0 drivers
o0x150031e10 .functor BUFZ 1, C4<z>; HiZ drive
v0x15b170060_0 .net "data_read", 0 0, o0x150031e10;  0 drivers
v0x15b170100_0 .net "data_readdata", 31 0, L_0x15b174030;  1 drivers
o0x150031e70 .functor BUFZ 1, C4<z>; HiZ drive
v0x15b1701f0_0 .net "data_write", 0 0, o0x150031e70;  0 drivers
o0x150031ea0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15b170290_0 .net "data_writedata", 31 0, o0x150031ea0;  0 drivers
v0x15b170340_0 .var/i "i", 31 0;
v0x15b1703f0 .array "ram", 0 65535, 31 0;
E_0x15b16fe50 .event posedge, v0x15b16ff20_0;
L_0x15b173f90 .array/port v0x15b1703f0, o0x150031de0;
S_0x15b145d50 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x15b144440 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x15b174220 .functor BUFZ 32, L_0x15b1740a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15b1707d0_0 .net *"_ivl_0", 31 0, L_0x15b1740a0;  1 drivers
v0x15b170890_0 .net *"_ivl_3", 29 0, L_0x15b174140;  1 drivers
o0x1500320b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15b170930_0 .net "instr_address", 31 0, o0x1500320b0;  0 drivers
v0x15b1709d0_0 .net "instr_readdata", 31 0, L_0x15b174220;  1 drivers
v0x15b170a80 .array "memory1", 0 65535, 31 0;
L_0x15b1740a0 .array/port v0x15b170a80, L_0x15b174140;
L_0x15b174140 .part o0x1500320b0, 0, 30;
S_0x15b170580 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x15b145d50;
 .timescale 0 0;
v0x15b170740_0 .var/i "i", 31 0;
    .scope S_0x15b16b6b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b16c370, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x15b16b6b0;
T_1 ;
    %wait E_0x15b16b340;
    %load/vec4 v0x15b16c710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15b16bef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x15b16c7c0_0;
    %load/vec4 v0x15b16c9e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x15b16c850_0;
    %load/vec4 v0x15b16c9e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b16c370, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15b169960;
T_2 ;
    %wait E_0x15b169b70;
    %load/vec4 v0x15b169d00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15b169ba0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x15b169d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15b169ba0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x15b169d00_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x15b169c60_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15b169ba0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15b169ba0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15b169ba0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15b169ba0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x15b169ba0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x15b142a10;
T_3 ;
    %wait E_0x15b144550;
    %load/vec4 v0x15b169530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15b169750_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x15b1695e0_0;
    %load/vec4 v0x15b1696a0_0;
    %and;
    %assign/vec4 v0x15b169750_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x15b1695e0_0;
    %load/vec4 v0x15b1696a0_0;
    %or;
    %assign/vec4 v0x15b169750_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x15b1695e0_0;
    %load/vec4 v0x15b1696a0_0;
    %add;
    %assign/vec4 v0x15b169750_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x15b1695e0_0;
    %load/vec4 v0x15b1696a0_0;
    %sub;
    %assign/vec4 v0x15b169750_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x15b1695e0_0;
    %load/vec4 v0x15b1696a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x15b169750_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x15b1695e0_0;
    %load/vec4 v0x15b1696a0_0;
    %or;
    %inv;
    %assign/vec4 v0x15b169750_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x15b16b1d0;
T_4 ;
    %wait E_0x15b16b340;
    %load/vec4 v0x15b16b5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x15b16b440_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15b16b4f0_0;
    %assign/vec4 v0x15b16b440_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15b1430b0;
T_5 ;
    %wait E_0x15b135180;
    %load/vec4 v0x15b16df70_0;
    %load/vec4 v0x15b16dec0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x15b16d6f0_0;
    %load/vec4 v0x15b16ecf0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x15b16ec40_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15b16e8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x15b16d6f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x15b16e850_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x15b16ec40_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x15b16e990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x15b16ed80_0;
    %store/vec4 v0x15b16ec40_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x15b16d6f0_0;
    %store/vec4 v0x15b16ec40_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x15b1430b0;
T_6 ;
    %pushi/vec4 10, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15b16b340;
    %vpi_call/w 4 152 "$display", "next_instr_addr=%d", v0x15b16ee30_0 {0 0 0};
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x15b15b480;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b16f6c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15b16f6c0_0;
    %inv;
    %store/vec4 v0x15b16f6c0_0, 0, 1;
    %delay 4, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %end;
    .thread T_7;
    .scope S_0x15b15b480;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b16f750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b16fdc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x15b16fc60_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x15b16f940_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 629342312, 0, 32;
    %store/vec4 v0x15b16fc60_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x15b16fc60_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v0x15b16fa80_0;
    %cmpi/e 104, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 54 "$fatal", 32'sb00000000000000000000000000000001, "expected output=104, got output=%d", v0x15b16fa80_0 {0 0 0};
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x15b155200;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b170340_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x15b170340_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x15b170340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b1703f0, 0, 4;
    %load/vec4 v0x15b170340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15b170340_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x15b155200;
T_10 ;
    %wait E_0x15b16fe50;
    %load/vec4 v0x15b1701f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x15b170290_0;
    %ix/getv 3, v0x15b16ffc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b1703f0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x15b145d50;
T_11 ;
    %fork t_1, S_0x15b170580;
    %jmp t_0;
    .scope S_0x15b170580;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b170740_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x15b170740_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x15b170740_0;
    %store/vec4a v0x15b170a80, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15b170740_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15b170740_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b170a80, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b170a80, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15b170a80, 4, 0;
    %end;
    .scope S_0x15b145d50;
t_0 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
