<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv</a>
defines: 
time_elapsed: 1.160s
ram usage: 37280 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp37o7_rrp/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv:1</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv:13</a>: No timescale set for &#34;A_Bus&#34;.

[INF:CP0300] Compilation...

[INF:CP0304] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv:13</a>: Compile interface &#34;work@A_Bus&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv:1</a>: Top level module &#34;work@top&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv:3</a>: Cannot find a module definition for &#34;work@top::SyncBus&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv:4</a>: Cannot find a module definition for &#34;work@top::SyncBus&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp37o7_rrp/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp37o7_rrp/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp37o7_rrp/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallInterfaces:
 \_interface: work@A_Bus, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv</a>, line:13, parent:work@top
   |vpiDefName:work@A_Bus
   |vpiFullName:work@A_Bus
   |vpiModport:
   \_modport: (DUT)
     |vpiName:DUT
     |vpiIODecl:
     \_io_decl: (clk)
       |vpiName:clk
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (req)
       |vpiName:req
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (addr)
       |vpiName:addr
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (gnt)
       |vpiName:gnt
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (data)
       |vpiName:data
       |vpiDirection:3
   |vpiModport:
   \_modport: (TB)
     |vpiName:TB
     |vpiIODecl:
     \_io_decl: (gnt)
       |vpiName:gnt
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (req)
       |vpiName:req
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (addr)
       |vpiName:addr
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (data)
       |vpiName:data
       |vpiDirection:3
   |vpiPort:
   \_port: (clk), line:13
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:13
         |vpiName:clk
         |vpiFullName:work@A_Bus.clk
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk), line:13
   |vpiNet:
   \_logic_net: (req), line:14
     |vpiName:req
     |vpiFullName:work@A_Bus.req
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (gnt), line:14
     |vpiName:gnt
     |vpiFullName:work@A_Bus.gnt
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (addr), line:15
     |vpiName:addr
     |vpiFullName:work@A_Bus.addr
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (data), line:15
     |vpiName:data
     |vpiFullName:work@A_Bus.data
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:5
       |vpiFullName:work@top
       |vpiStmt:
       \_assign_stmt: 
         |vpiRhs:
         \_operation: , line:6
           |vpiOpType:75
           |vpiOperand:
           \_ref_obj: (b1), line:6
             |vpiName:b1
             |vpiFullName:work@top.b1
           |vpiOperand:
           \_ref_obj: (b2), line:6
             |vpiName:b2
             |vpiFullName:work@top.b2
         |vpiLhs:
         \_array_var: 
           |vpiFullName:work@top
           |vpiReg:
           \_chandle_var: (v), line:6
             |vpiName:v
           |vpiRange:
           \_range: , line:6
             |vpiLeftRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
       |vpiStmt:
       \_repeat: , line:7
         |vpiCondition:
         \_constant: , line:7
           |vpiConstType:7
           |vpiDecompile:20
           |vpiSize:32
           |INT:20
         |vpiStmt:
         \_func_call: (do_it), line:8
           |vpiName:do_it
           |vpiArgument:
           \_bit_select: (v), line:8
             |vpiName:v
             |vpiIndex:
             \_sys_func_call: ($urandom_range), line:8
               |vpiName:$urandom_range
               |vpiArgument:
               \_constant: , line:8
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
               |vpiArgument:
               \_constant: , line:8
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
   |vpiNet:
   \_logic_net: (clk), line:2
     |vpiName:clk
     |vpiFullName:work@top.clk
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiModule:
   \_module: work@top::SyncBus (b1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv</a>, line:3, parent:work@top
     |vpiDefName:work@top::SyncBus
     |vpiName:b1
     |vpiFullName:work@top.b1
     |vpiPort:
     \_port: (clk), parent:b1
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:3
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:2, parent:work@top
           |vpiName:clk
           |vpiFullName:work@top.clk
           |vpiNetType:36
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv</a>, line:1
   |vpiModule:
   \_module: work@top::SyncBus (b2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv</a>, line:4, parent:work@top
     |vpiDefName:work@top::SyncBus
     |vpiName:b2
     |vpiFullName:work@top.b2
     |vpiPort:
     \_port: (clk), parent:b2
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:4
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:2, parent:work@top
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p772.sv</a>, line:1
   |vpiNet:
   \_logic_net: (clk), line:2, parent:work@top
Object: \work_top of type 3000
Object: \work_A_Bus of type 601
Object: \clk of type 36
Object: \req of type 36
Object: \gnt of type 36
Object: \addr of type 36
Object: \data of type 36
Object: \DUT of type 606
Object: \clk of type 28
Object: \req of type 28
Object: \addr of type 28
Object: \gnt of type 28
Object: \data of type 28
Object: \TB of type 606
Object: \gnt of type 28
Object: \req of type 28
Object: \addr of type 28
Object: \data of type 28
Object: \work_top of type 32
Object: \b1 of type 32
Object: \clk of type 44
Object: \b2 of type 32
Object: \clk of type 44
Object: \clk of type 36
Object: \work_top of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 2
Object:  of type 3008
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 51
ERROR: Encountered unhandled object type: 51

</pre>
</body>