<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1204" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1204{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1204{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1204{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1204{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_1204{left:151px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1204{left:69px;bottom:1060px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#t7_1204{left:69px;bottom:1043px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#t8_1204{left:69px;bottom:1027px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_1204{left:69px;bottom:1010px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ta_1204{left:69px;bottom:993px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#tb_1204{left:69px;bottom:976px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_1204{left:440px;bottom:936px;letter-spacing:-0.13px;}
#td_1204{left:122px;bottom:915px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#te_1204{left:122px;bottom:898px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tf_1204{left:69px;bottom:840px;letter-spacing:0.14px;}
#tg_1204{left:151px;bottom:840px;letter-spacing:0.15px;word-spacing:0.01px;}
#th_1204{left:69px;bottom:817px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#ti_1204{left:69px;bottom:800px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tj_1204{left:69px;bottom:784px;letter-spacing:-0.15px;word-spacing:-1.35px;}
#tk_1204{left:69px;bottom:767px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tl_1204{left:69px;bottom:744px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tm_1204{left:69px;bottom:727px;letter-spacing:-0.2px;word-spacing:-1.32px;}
#tn_1204{left:69px;bottom:710px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_1204{left:69px;bottom:687px;letter-spacing:-0.13px;word-spacing:-1.33px;}
#tp_1204{left:69px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#tq_1204{left:69px;bottom:654px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tr_1204{left:69px;bottom:631px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#ts_1204{left:69px;bottom:614px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#tt_1204{left:69px;bottom:546px;letter-spacing:0.16px;}
#tu_1204{left:150px;bottom:546px;letter-spacing:0.21px;word-spacing:-0.01px;}
#tv_1204{left:69px;bottom:522px;letter-spacing:-0.16px;word-spacing:-1.14px;}
#tw_1204{left:69px;bottom:506px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_1204{left:69px;bottom:447px;letter-spacing:0.13px;}
#ty_1204{left:151px;bottom:447px;letter-spacing:0.15px;word-spacing:0.01px;}
#tz_1204{left:69px;bottom:425px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#t10_1204{left:69px;bottom:408px;letter-spacing:-0.17px;word-spacing:-1.04px;}
#t11_1204{left:69px;bottom:391px;letter-spacing:-0.13px;word-spacing:-1.12px;}
#t12_1204{left:69px;bottom:374px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t13_1204{left:69px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_1204{left:69px;bottom:334px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t15_1204{left:69px;bottom:318px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t16_1204{left:69px;bottom:301px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#t17_1204{left:69px;bottom:284px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_1204{left:69px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_1204{left:69px;bottom:250px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#t1a_1204{left:69px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_1204{left:69px;bottom:211px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1c_1204{left:69px;bottom:194px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#t1d_1204{left:69px;bottom:177px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_1204{left:69px;bottom:160px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1f_1204{left:69px;bottom:144px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1g_1204{left:69px;bottom:127px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_1204{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1204{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1204{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1204{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1204{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1204{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1204" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1204Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1204" style="-webkit-user-select: none;"><object width="935" height="1210" data="1204/1204.svg" type="image/svg+xml" id="pdf1204" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1204" class="t s1_1204">33-36 </span><span id="t2_1204" class="t s1_1204">Vol. 3C </span>
<span id="t3_1204" class="t s2_1204">INTEL® PROCESSOR TRACE </span>
<span id="t4_1204" class="t s3_1204">33.3.9 </span><span id="t5_1204" class="t s3_1204">TNT Disable </span>
<span id="t6_1204" class="t s4_1204">Software can opt to omit TNT packets from control flow trace (BranchEn=1) by setting IA32_RTIT_CTL.DisTNT[bit </span>
<span id="t7_1204" class="t s4_1204">55]. This can dramatically reduce trace size. Results will vary by workload, but trace size reductions of 40-75% are </span>
<span id="t8_1204" class="t s4_1204">typical, which will have a corresponding reduction in performance overhead and memory bandwidth consumption </span>
<span id="t9_1204" class="t s4_1204">from Intel PT. However, omitting TNT packets means the decoder is not able to follow the full control flow trace, </span>
<span id="ta_1204" class="t s4_1204">since conditional branch and compressed RET results won't be known. Thus, TNT Disable should be employed only </span>
<span id="tb_1204" class="t s4_1204">for usages that do not depend on full control flow trace. </span>
<span id="tc_1204" class="t s5_1204">NOTE </span>
<span id="td_1204" class="t s4_1204">To avoid loss of RET results with TNT Disable, software may wish to disable RET compression by </span>
<span id="te_1204" class="t s4_1204">setting IA32_RTIT_CTL.DisRETC[bit 11]. </span>
<span id="tf_1204" class="t s3_1204">33.3.10 </span><span id="tg_1204" class="t s3_1204">Operational Errors </span>
<span id="th_1204" class="t s4_1204">Errors are detected as a result of packet output configuration problems, which can include output alignment issues, </span>
<span id="ti_1204" class="t s4_1204">ToPA reserved bit violations, or overlapping packet output with restricted memory. See “ToPA Errors” in Section </span>
<span id="tj_1204" class="t s4_1204">33.2.7.2 for details on ToPA errors, and Section 33.2.7.4 for details on restricted memory errors. Operational errors </span>
<span id="tk_1204" class="t s4_1204">are only detected and signaled when TraceEn=1. </span>
<span id="tl_1204" class="t s4_1204">When an operational error is detected, tracing is disabled and the error is logged. Specifically, </span>
<span id="tm_1204" class="t s4_1204">IA32_RTIT_STATUS.Error is set, which will cause IA32_RTIT_STATUS.TriggerEn to be 0. This will disable generation </span>
<span id="tn_1204" class="t s4_1204">of all packets. Some causes of operational errors may lead to packet bytes being dropped. </span>
<span id="to_1204" class="t s4_1204">It should be noted that the timing of error detection may not be predictable. Errors are signaled when the processor </span>
<span id="tp_1204" class="t s4_1204">encounters the problematic configuration. This could be as soon as packet generation is enabled but could also be </span>
<span id="tq_1204" class="t s4_1204">later when the problematic entry or field needs to be used. </span>
<span id="tr_1204" class="t s4_1204">Once an error is signaled, software should disable packet generation by clearing TraceEn, diagnose and fix the error </span>
<span id="ts_1204" class="t s4_1204">condition, and clear IA32_RTIT_STATUS.Error. At this point, packet generation can be re-enabled. </span>
<span id="tt_1204" class="t s6_1204">33.4 </span><span id="tu_1204" class="t s6_1204">TRACE PACKETS AND DATA TYPES </span>
<span id="tv_1204" class="t s4_1204">This section details the data packets generated by Intel Processor Trace. It is useful for developers writing the inter- </span>
<span id="tw_1204" class="t s4_1204">pretation code that will decode the data packets and apply it to the traced source code. </span>
<span id="tx_1204" class="t s3_1204">33.4.1 </span><span id="ty_1204" class="t s3_1204">Packet Relationships and Ordering </span>
<span id="tz_1204" class="t s4_1204">This section introduces the concept of packet “binding”, which involves determining the IP in a binary disassembly </span>
<span id="t10_1204" class="t s4_1204">at which the change indicated by a given packet applies. Some packets have the associated IP as the payload (FUP, </span>
<span id="t11_1204" class="t s4_1204">TIP), while for others the decoder need only search for the next instance of a particular instruction (or instructions) </span>
<span id="t12_1204" class="t s4_1204">to bind the packet (TNT). However, in many cases, the decoder will need to consider the relationship between </span>
<span id="t13_1204" class="t s4_1204">packets, and to use this packet context to determine how to bind the packet. </span>
<span id="t14_1204" class="t s4_1204">Section 33.4.1.1 below provides detailed descriptions of the packets, including how packets bind to IPs in the disas- </span>
<span id="t15_1204" class="t s4_1204">sembly, to other packets, or to nothing at all. Many packets listed are simple to bind, because they are generated </span>
<span id="t16_1204" class="t s4_1204">in only a few scenarios. Those that require more consideration are typically part of “compound packet events”, such </span>
<span id="t17_1204" class="t s4_1204">as interrupts, exceptions, and some instructions, where multiple packets are generated by a single operation </span>
<span id="t18_1204" class="t s4_1204">(instruction or event). These compound packet events frequently begin with a FUP to indicate the source address </span>
<span id="t19_1204" class="t s4_1204">(if it is not clear from the disassembly), and are concluded by a TIP or TIP.PGD packet that indicates the destination </span>
<span id="t1a_1204" class="t s4_1204">address (if one is provided). In this scenario, the FUP is said to be “coupled” with the TIP packet. </span>
<span id="t1b_1204" class="t s4_1204">Other packets could be in between the coupled FUP and TIP packet. Timing packets, such as TSC, MTC, CYC, or </span>
<span id="t1c_1204" class="t s4_1204">CBR, could arrive at any time, and hence could intercede in a compound packet event. If an operation changes CR3 </span>
<span id="t1d_1204" class="t s4_1204">or the processor’s mode of execution, a state update packet (i.e., PIP or MODE) is generated. The state changes </span>
<span id="t1e_1204" class="t s4_1204">indicated by these intermediate packets should be applied at the IP of the TIP* packet. A summary of compound </span>
<span id="t1f_1204" class="t s4_1204">packet events is provided in Table 33-14; see Section 33.4.1.1 for more per-packet details and Section 33.7 for </span>
<span id="t1g_1204" class="t s4_1204">more detailed packet generation examples. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
