<?xml version="1.0" encoding="utf-8"?>

<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd" >
    <vendor>litex</vendor>
    <name>SOC</name>

    <addressUnitBits>8</addressUnitBits>
    <width>32</width>
    <size>32</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
    <resetMask>0xFFFFFFFF</resetMask>

    <peripherals>
        <peripheral>
            <name>CTRL</name>
            <baseAddress>0x00000000</baseAddress>
            <groupName>CTRL</groupName>
            <registers>
                <register>
                    <name>RESET</name>
                    <description><![CDATA[Write a ``1`` to this register to reset the SoC.]]></description>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>reset</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SCRATCH</name>
                    <description><![CDATA[Use this register as a scratch space to verify that software read/write accesses
to the Wishbone/CSR bus are working correctly. The initial reset value of
0x1234578 can be used to verify endianness.]]></description>
                    <addressOffset>0x0004</addressOffset>
                    <resetValue>0x12345678</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>scratch</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>BUS_ERRORS</name>
                    <description><![CDATA[Total number of Wishbone bus errors (timeouts) since start.]]></description>
                    <addressOffset>0x0008</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>bus_errors</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0xc</size>
                <usage>registers</usage>
            </addressBlock>
        </peripheral>
    </peripherals>
    <vendorExtensions>
        <memoryRegions>
            <memoryRegion>
                <name>CSR</name>
                <baseAddress>0x00000000</baseAddress>
                <size>0x00010000</size>
            </memoryRegion>
        </memoryRegions>
    </vendorExtensions>
</device>