// Seed: 271881755
module module_0 (
    input tri id_0,
    input tri id_1,
    output uwire id_2
    , id_18,
    output supply0 id_3,
    input uwire id_4,
    output supply1 id_5,
    input wand id_6,
    input tri id_7,
    input tri id_8,
    output tri0 id_9,
    input wire id_10,
    output wand id_11,
    output uwire id_12,
    input tri1 id_13,
    input tri1 id_14,
    output tri0 id_15,
    input tri1 id_16
);
  wire id_19;
endmodule
module module_1 #(
    parameter id_0 = 32'd24
) (
    input tri0 _id_0,
    output tri0 id_1,
    input uwire id_2,
    input wire id_3,
    input supply0 id_4,
    output supply0 id_5
);
  logic [id_0 : -1 'd0] id_7 = 1'b0 - ~id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_5,
      id_3,
      id_1,
      id_4,
      id_4,
      id_3,
      id_1,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_5,
      id_2
  );
  assign modCall_1.id_8 = 0;
endmodule
