module top(	
				input  fpga,
				input  clk,
				output [6:0]HEX1,
				output [6:0]HEX2,
				output [6:0]HEX3,
				output [6:0]HEX4,
				output [6:0]HEX5,
				output [6:0]HEX6);
				
				
				
				
				


endmodule