--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 38 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.584ns.
--------------------------------------------------------------------------------

Paths for end point LED (SLICE_X15Y3.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     79.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_0 (FF)
  Destination:          LED (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.587ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.018 - 0.015)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_0 to LED
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.XQ       Tcko                  0.495   contador<0>
                                                       contador_0
    SLICE_X15Y1.F1       net (fanout=7)        1.232   contador<0>
    SLICE_X15Y1.COUT     Topcyf                1.026   Mcompar_LED_cmp_lt0000_cy<1>
                                                       Mcompar_LED_cmp_lt0000_lut<0>
                                                       Mcompar_LED_cmp_lt0000_cy<0>
                                                       Mcompar_LED_cmp_lt0000_cy<1>
    SLICE_X15Y2.CIN      net (fanout=1)        0.000   Mcompar_LED_cmp_lt0000_cy<1>
    SLICE_X15Y2.COUT     Tbyp                  0.130   Mcompar_LED_cmp_lt0000_cy<3>
                                                       Mcompar_LED_cmp_lt0000_cy<2>
                                                       Mcompar_LED_cmp_lt0000_cy<3>
    SLICE_X15Y3.CIN      net (fanout=1)        0.000   Mcompar_LED_cmp_lt0000_cy<3>
    SLICE_X15Y3.CLK      Tcinck                0.704   LED_OBUF
                                                       Mcompar_LED_cmp_lt0000_cy<4>
                                                       Mcompar_LED_cmp_lt0000_cy<4>_rt
                                                       LED
    -------------------------------------------------  ---------------------------
    Total                                      3.587ns (2.355ns logic, 1.232ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_2 (FF)
  Destination:          LED (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.566ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.018 - 0.015)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_2 to LED
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.YQ       Tcko                  0.596   contador<3>
                                                       contador_2
    SLICE_X15Y2.F1       net (fanout=5)        1.240   contador<2>
    SLICE_X15Y2.COUT     Topcyf                1.026   Mcompar_LED_cmp_lt0000_cy<3>
                                                       Mcompar_LED_cmp_lt0000_lut<2>
                                                       Mcompar_LED_cmp_lt0000_cy<2>
                                                       Mcompar_LED_cmp_lt0000_cy<3>
    SLICE_X15Y3.CIN      net (fanout=1)        0.000   Mcompar_LED_cmp_lt0000_cy<3>
    SLICE_X15Y3.CLK      Tcinck                0.704   LED_OBUF
                                                       Mcompar_LED_cmp_lt0000_cy<4>
                                                       Mcompar_LED_cmp_lt0000_cy<4>_rt
                                                       LED
    -------------------------------------------------  ---------------------------
    Total                                      3.566ns (2.326ns logic, 1.240ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_0 (FF)
  Destination:          LED (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.284ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.018 - 0.015)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_0 to LED
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.XQ       Tcko                  0.495   contador<0>
                                                       contador_0
    SLICE_X15Y1.F1       net (fanout=7)        1.232   contador<0>
    SLICE_X15Y1.COUT     Topcyf                0.723   Mcompar_LED_cmp_lt0000_cy<1>
                                                       Mcompar_LED_cmp_lt0000_cy<0>
                                                       Mcompar_LED_cmp_lt0000_cy<1>
    SLICE_X15Y2.CIN      net (fanout=1)        0.000   Mcompar_LED_cmp_lt0000_cy<1>
    SLICE_X15Y2.COUT     Tbyp                  0.130   Mcompar_LED_cmp_lt0000_cy<3>
                                                       Mcompar_LED_cmp_lt0000_cy<2>
                                                       Mcompar_LED_cmp_lt0000_cy<3>
    SLICE_X15Y3.CIN      net (fanout=1)        0.000   Mcompar_LED_cmp_lt0000_cy<3>
    SLICE_X15Y3.CLK      Tcinck                0.704   LED_OBUF
                                                       Mcompar_LED_cmp_lt0000_cy<4>
                                                       Mcompar_LED_cmp_lt0000_cy<4>_rt
                                                       LED
    -------------------------------------------------  ---------------------------
    Total                                      3.284ns (2.052ns logic, 1.232ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point contador_0 (SLICE_X15Y8.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_0 (FF)
  Destination:          contador_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_0 to contador_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.XQ       Tcko                  0.495   contador<0>
                                                       contador_0
    SLICE_X15Y9.G2       net (fanout=7)        0.598   contador<0>
    SLICE_X15Y9.Y        Tilo                  0.561   contador_cmp_eq0000
                                                       contador_cmp_eq00001
    SLICE_X15Y8.SR       net (fanout=2)        1.078   contador_cmp_eq0000
    SLICE_X15Y8.CLK      Tsrck                 0.433   contador<0>
                                                       contador_0
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (1.489ns logic, 1.676ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_2 (FF)
  Destination:          contador_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.146ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.013 - 0.015)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_2 to contador_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.YQ       Tcko                  0.596   contador<3>
                                                       contador_2
    SLICE_X15Y9.G3       net (fanout=5)        0.478   contador<2>
    SLICE_X15Y9.Y        Tilo                  0.561   contador_cmp_eq0000
                                                       contador_cmp_eq00001
    SLICE_X15Y8.SR       net (fanout=2)        1.078   contador_cmp_eq0000
    SLICE_X15Y8.CLK      Tsrck                 0.433   contador<0>
                                                       contador_0
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (1.590ns logic, 1.556ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_3 (FF)
  Destination:          contador_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.124ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.013 - 0.015)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_3 to contador_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.XQ       Tcko                  0.521   contador<3>
                                                       contador_3
    SLICE_X15Y9.G1       net (fanout=4)        0.531   contador<3>
    SLICE_X15Y9.Y        Tilo                  0.561   contador_cmp_eq0000
                                                       contador_cmp_eq00001
    SLICE_X15Y8.SR       net (fanout=2)        1.078   contador_cmp_eq0000
    SLICE_X15Y8.CLK      Tsrck                 0.433   contador<0>
                                                       contador_0
    -------------------------------------------------  ---------------------------
    Total                                      3.124ns (1.515ns logic, 1.609ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point contador_1 (SLICE_X15Y8.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_0 (FF)
  Destination:          contador_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_0 to contador_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.XQ       Tcko                  0.495   contador<0>
                                                       contador_0
    SLICE_X15Y9.G2       net (fanout=7)        0.598   contador<0>
    SLICE_X15Y9.Y        Tilo                  0.561   contador_cmp_eq0000
                                                       contador_cmp_eq00001
    SLICE_X15Y8.SR       net (fanout=2)        1.078   contador_cmp_eq0000
    SLICE_X15Y8.CLK      Tsrck                 0.433   contador<0>
                                                       contador_1
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (1.489ns logic, 1.676ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_2 (FF)
  Destination:          contador_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.146ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.013 - 0.015)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_2 to contador_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.YQ       Tcko                  0.596   contador<3>
                                                       contador_2
    SLICE_X15Y9.G3       net (fanout=5)        0.478   contador<2>
    SLICE_X15Y9.Y        Tilo                  0.561   contador_cmp_eq0000
                                                       contador_cmp_eq00001
    SLICE_X15Y8.SR       net (fanout=2)        1.078   contador_cmp_eq0000
    SLICE_X15Y8.CLK      Tsrck                 0.433   contador<0>
                                                       contador_1
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (1.590ns logic, 1.556ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_3 (FF)
  Destination:          contador_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.124ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.013 - 0.015)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_3 to contador_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.XQ       Tcko                  0.521   contador<3>
                                                       contador_3
    SLICE_X15Y9.G1       net (fanout=4)        0.531   contador<3>
    SLICE_X15Y9.Y        Tilo                  0.561   contador_cmp_eq0000
                                                       contador_cmp_eq00001
    SLICE_X15Y8.SR       net (fanout=2)        1.078   contador_cmp_eq0000
    SLICE_X15Y8.CLK      Tsrck                 0.433   contador<0>
                                                       contador_1
    -------------------------------------------------  ---------------------------
    Total                                      3.124ns (1.515ns logic, 1.609ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point contador_0 (SLICE_X15Y8.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               contador_0 (FF)
  Destination:          contador_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.149ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: contador_0 to contador_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.XQ       Tcko                  0.396   contador<0>
                                                       contador_0
    SLICE_X15Y8.BX       net (fanout=7)        0.671   contador<0>
    SLICE_X15Y8.CLK      Tckdi       (-Th)    -0.082   contador<0>
                                                       contador_0
    -------------------------------------------------  ---------------------------
    Total                                      1.149ns (0.478ns logic, 0.671ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point contador_3 (SLICE_X14Y8.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               contador_3 (FF)
  Destination:          contador_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.204ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: contador_3 to contador_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.XQ       Tcko                  0.417   contador<3>
                                                       contador_3
    SLICE_X14Y8.F4       net (fanout=4)        0.349   contador<3>
    SLICE_X14Y8.CLK      Tckf        (-Th)    -0.438   contador<3>
                                                       Mcount_contador_xor<3>11
                                                       contador_3
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.855ns logic, 0.349ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------

Paths for end point contador_1 (SLICE_X15Y8.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.227ns (requirement - (clock path skew + uncertainty - data path))
  Source:               contador_1 (FF)
  Destination:          contador_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.227ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: contador_1 to contador_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.YQ       Tcko                  0.419   contador<0>
                                                       contador_1
    SLICE_X15Y8.G4       net (fanout=6)        0.402   contador<1>
    SLICE_X15Y8.CLK      Tckg        (-Th)    -0.406   contador<0>
                                                       Mcount_contador_xor<1>11
                                                       contador_1
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.825ns logic, 0.402ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: contador<3>/CLK
  Logical resource: contador_3/CK
  Location pin: SLICE_X14Y8.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: contador<3>/CLK
  Logical resource: contador_3/CK
  Location pin: SLICE_X14Y8.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: contador<3>/CLK
  Logical resource: contador_2/CK
  Location pin: SLICE_X14Y8.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.584|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 38 paths, 0 nets, and 31 connections

Design statistics:
   Minimum period:   3.584ns{1}   (Maximum frequency: 279.018MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 05 15:36:03 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4506 MB



