	component mi3 is
		port (
			a_export         : out std_logic_vector(31 downto 0);                    -- export
			b_export         : out std_logic_vector(31 downto 0);                    -- export
			botao_export     : out std_logic;                                        -- export
			clk_clk          : in  std_logic                     := 'X';             -- clk
			dips_export      : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			produto_export   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			quociente_export : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			reset_reset_n    : in  std_logic                     := 'X';             -- reset_n
			resto_export     : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			uart_rxd         : in  std_logic                     := 'X';             -- rxd
			uart_txd         : out std_logic                                         -- txd
		);
	end component mi3;

