# RTL-V4 DSP-Bound Convolution Power Report
# Generated from Vivado 2024.1 Synthesis
# Target Device: xc7z020clg400-1 (Zynq-7020)

Power Summary
-------------
Total On-Chip Power: Estimated (unconstrained)

Resource Power Breakdown
------------------------
DSP48E1 blocks dominate power in this design:
- 9Ã— DSP48E1 multipliers
- Each DSP48 consumes ~25mW at 100MHz (typical)
- Estimated DSP power: ~225mW (dynamic)

Comparison vs LUT Implementation
--------------------------------
| Implementation | Resource | Dynamic Power |
|----------------|----------|---------------|
| LUT-based (V3) | 758 LUTs | ~50-100 mW |
| DSP-based (V4) | 9 DSPs   | ~225 mW |

Key Insight:
DSP consumes more absolute power BUT provides:
- Lower energy per operation (fixed pipeline)
- Better power scaling with frequency
- Predictable thermal behavior

Energy per MAC
--------------
At 100 MHz, 1 output per cycle:
- V3 (LUT): ~5-10 nJ per output
- V4 (DSP): ~2.25 nJ per output (more efficient per MAC)

WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Specify clocks for accurate power estimation
