# MIPS_based_RISC_Processor
Implemented a 5 stage MIPS based RISC processor to execute a subset of instructions using Verilog HDL with aim of increas‚Äê ing the overall performance of the processor.
