

================================================================
== Vivado HLS Report for 'frameSIPO'
================================================================
* Date:           Thu Sep  1 12:30:46 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pie_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      7.88|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 7.88ns
ST_1: tmp [1/1] 0.00ns
:7  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i8P.i2P(i8* %inData_V_data_V, i2* %inData_V_user_V, i32 1)

ST_1: stg_4 [1/1] 0.00ns
:8  br i1 %tmp, label %1, label %._crit_edge

ST_1: CNT_STATE_load [1/1] 0.00ns
:0  %CNT_STATE_load = load i1* @CNT_STATE, align 1

ST_1: byte_cnt_load [1/1] 0.00ns
:1  %byte_cnt_load = load i32* @byte_cnt, align 4

ST_1: empty [1/1] 0.00ns
:2  %empty = call { i8, i2 } @_ssdm_op_Read.axis.volatile.i8P.i2P(i8* %inData_V_data_V, i2* %inData_V_user_V)

ST_1: stg_8 [1/1] 0.00ns
:3  br i1 %CNT_STATE_load, label %5, label %2

ST_1: tmp_data_V [1/1] 0.00ns (grouped into LUT with out node tmp_3)
:0  %tmp_data_V = extractvalue { i8, i2 } %empty, 0

ST_1: tmp_3 [1/1] 2.00ns (out node of the LUT)
:2  %tmp_3 = icmp eq i8 %tmp_data_V, -43

ST_1: stg_11 [1/1] 1.57ns
:3  br i1 %tmp_3, label %4, label %3

ST_1: stg_12 [1/1] 1.57ns
:0  store i32 0, i32* @byte_cnt, align 4

ST_1: stg_13 [1/1] 1.57ns
:1  br label %4

ST_1: storemerge [1/1] 0.00ns
:1  %storemerge = phi i1 [ false, %3 ], [ true, %2 ]

ST_1: stg_15 [1/1] 1.57ns
:2  store i1 %storemerge, i1* @CNT_STATE, align 1

ST_1: tmp_5 [1/1] 2.44ns
:0  %tmp_5 = add nsw i32 %byte_cnt_load, 1

ST_1: stg_17 [1/1] 1.57ns
:1  store i32 %tmp_5, i32* @byte_cnt, align 4

ST_1: tmp_6 [1/1] 2.52ns
:3  %tmp_6 = icmp slt i32 %tmp_5, 7

ST_1: stg_19 [1/1] 0.00ns
:4  br i1 %tmp_6, label %6, label %7

ST_1: tmp_7 [1/1] 2.52ns
:0  %tmp_7 = icmp slt i32 %tmp_5, 13

ST_1: stg_21 [1/1] 0.00ns
:1  br i1 %tmp_7, label %8, label %9

ST_1: tmp_8 [1/1] 2.52ns
:0  %tmp_8 = icmp eq i32 %tmp_5, 13

ST_1: stg_23 [1/1] 0.00ns
:1  br i1 %tmp_8, label %10, label %11

ST_1: tmp_9 [1/1] 2.52ns
:0  %tmp_9 = icmp eq i32 %tmp_5, 14

ST_1: stg_25 [1/1] 0.00ns
:1  br i1 %tmp_9, label %12, label %13

ST_1: tmp_s [1/1] 2.52ns
:0  %tmp_s = icmp slt i32 %tmp_5, 17

ST_1: stg_27 [1/1] 1.94ns
:1  br i1 %tmp_s, label %mergeST, label %_ifconv

ST_1: p_off [1/1] 2.44ns
_ifconv:0  %p_off = add i32 %byte_cnt_load, -16

ST_1: tmp_2 [1/1] 0.00ns
_ifconv:1  %tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_off, i32 1, i32 31)

ST_1: icmp [1/1] 2.50ns
_ifconv:2  %icmp = icmp eq i31 %tmp_2, 0

ST_1: tmp_4 [1/1] 0.00ns
_ifconv:3  %tmp_4 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_5, i32 6, i32 31)

ST_1: icmp5 [1/1] 2.43ns
_ifconv:4  %icmp5 = icmp slt i26 %tmp_4, 1

ST_1: tmp_1 [1/1] 1.37ns
_ifconv:6  %tmp_1 = or i1 %icmp, %icmp5

ST_1: stg_34 [1/1] 1.57ns
_ifconv:9  store i1 %tmp_1, i1* @CNT_STATE, align 1

ST_1: stg_35 [1/1] 1.57ns
:0  store i1 true, i1* @CNT_STATE, align 1

ST_1: stg_36 [1/1] 1.94ns
:1  br label %mergeST

ST_1: stg_37 [1/1] 1.57ns
:0  store i1 true, i1* @CNT_STATE, align 1

ST_1: stg_38 [1/1] 1.94ns
:1  br label %mergeST

ST_1: stg_39 [1/1] 1.57ns
:0  store i1 true, i1* @CNT_STATE, align 1

ST_1: stg_40 [1/1] 1.94ns
:1  br label %mergeST

ST_1: stg_41 [1/1] 1.57ns
:0  store i1 true, i1* @CNT_STATE, align 1

ST_1: stg_42 [1/1] 1.94ns
:1  br label %mergeST


 <State 2>: 3.31ns
ST_2: stg_43 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inData_V_data_V), !map !47

ST_2: stg_44 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inData_V_user_V), !map !51

ST_2: stg_45 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %header), !map !55

ST_2: stg_46 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %livewire), !map !59

ST_2: stg_47 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @frameSIPO_str) nounwind

ST_2: stg_48 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i8* %inData_V_data_V, i2* %inData_V_user_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_49 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_50 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_auto.i1P(i1* %livewire, i1 false)

ST_2: header_new [1/1] 0.00ns
:0  %header_new = phi i8 [ 0, %3 ], [ -128, %2 ]

ST_2: stg_52 [1/1] 1.94ns
:3  br label %mergeST

ST_2: stg_53 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_auto.i1P(i1* %livewire, i1 true)

ST_2: storemerge1_cast [1/1] 0.00ns (grouped into LUT with out node storemerge2)
_ifconv:5  %storemerge1_cast = select i1 %icmp, i3 -1, i3 2

ST_2: storemerge2 [1/1] 1.37ns (out node of the LUT)
_ifconv:7  %storemerge2 = select i1 %tmp_1, i3 %storemerge1_cast, i3 1

ST_2: storemerge2_cast [1/1] 0.00ns
_ifconv:8  %storemerge2_cast = sext i3 %storemerge2 to i8

ST_2: stg_57 [1/1] 1.94ns
_ifconv:10  br label %mergeST

ST_2: header_new_6 [1/1] 0.00ns
mergeST:0  %header_new_6 = phi i8 [ %header_new, %4 ], [ 32, %8 ], [ 8, %12 ], [ 4, %13 ], [ %storemerge2_cast, %_ifconv ], [ 16, %10 ], [ 64, %6 ]

ST_2: stg_59 [1/1] 0.00ns
mergeST:1  call void @_ssdm_op_Write.ap_auto.i8P(i8* %header, i8 %header_new_6)

ST_2: stg_60 [1/1] 0.00ns
mergeST:2  br label %._crit_edge

ST_2: stg_61 [1/1] 0.00ns
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 7.88ns
The critical path consists of the following:
	'load' operation ('byte_cnt_load', pie_hls/solution1/frameSIPO.cpp:48) on static variable 'byte_cnt' (0 ns)
	'add' operation ('p_off', pie_hls/solution1/frameSIPO.cpp:80) (2.44 ns)
	'partselect' operation ('tmp_2', pie_hls/solution1/frameSIPO.cpp:80) (0 ns)
	'icmp' operation ('icmp', pie_hls/solution1/frameSIPO.cpp:80) (2.5 ns)
	'or' operation ('tmp_1', pie_hls/solution1/frameSIPO.cpp:80) (1.37 ns)
	'store' operation (pie_hls/solution1/frameSIPO.cpp:85) of variable 'tmp_1', pie_hls/solution1/frameSIPO.cpp:80 on static variable 'CNT_STATE' (1.57 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
