Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Sep 19 01:15:42 2020
| Host         : Berry running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_Pipeline_timing_summary_routed.rpt -pb CPU_Pipeline_timing_summary_routed.pb -rpx CPU_Pipeline_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_Pipeline
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.043        0.000                      0                19195        0.122        0.000                      0                19195        4.741        0.000                       0                  9814  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.241}      10.482          95.402          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.043        0.000                      0                19195        0.122        0.000                      0                19195        4.741        0.000                       0                  9814  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 if_id/ID_instruction_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            if_id/ID_instruction_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.482ns  (CLK rise@10.482ns - CLK rise@0.000ns)
  Data Path Delay:        10.207ns  (logic 3.066ns (30.038%)  route 7.141ns (69.962%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 15.270 - 10.482 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.569     5.090    if_id/CLK
    SLICE_X54Y10         FDCE                                         r  if_id/ID_instruction_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.478     5.568 f  if_id/ID_instruction_reg[22]/Q
                         net (fo=266, routed)         0.949     6.517    id/control/Instruct[22]
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.296     6.813 r  id/control/Branch_INST_0_i_3/O
                         net (fo=1, routed)           0.595     7.408    id/control/Branch_INST_0_i_3_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  id/control/Branch_INST_0_i_1/O
                         net (fo=3, routed)           0.303     7.835    id/control/Branch_INST_0_i_1_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.959 r  id/control/Branch_INST_0/O
                         net (fo=2, routed)           0.481     8.440    forward/Branch
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.564 r  forward/ForwardC_INST_0_i_3/O
                         net (fo=2, routed)           0.311     8.875    forward/ForwardC13_out
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.999 r  forward/ForwardC_INST_0/O
                         net (fo=35, routed)          1.044    10.043    id/ForwardC
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.167 r  id/ID_dataA[12]_INST_0/O
                         net (fo=4, routed)           1.066    11.233    id/ID_dataA[12]
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.357 r  id/Branch_take_INST_0_i_40/O
                         net (fo=1, routed)           0.000    11.357    id/Branch_take_INST_0_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.870 r  id/Branch_take_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.870    id/Branch_take_INST_0_i_22_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.099 r  id/Branch_take_INST_0_i_16/CO[2]
                         net (fo=1, routed)           0.445    12.544    id/Branch_take4
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.310    12.854 r  id/Branch_take_INST_0_i_14/O
                         net (fo=1, routed)           0.149    13.003    id/Branch_take_INST_0_i_14_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I4_O)        0.124    13.127 r  id/Branch_take_INST_0_i_4/O
                         net (fo=1, routed)           0.293    13.419    id/Branch_take_INST_0_i_4_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.543 r  id/Branch_take_INST_0/O
                         net (fo=2, routed)           0.310    13.854    hazard/Branch_take
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.978 r  hazard/flush_INST_0/O
                         net (fo=30, routed)          0.632    14.610    if_id/flush
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.124    14.734 r  if_id/ID_instruction[31]_i_1/O
                         net (fo=28, routed)          0.564    15.297    if_id/ID_instruction[31]_i_1_n_0
    SLICE_X54Y13         FDCE                                         r  if_id/ID_instruction_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.482    10.482 r  
    W5                                                0.000    10.482 r  CLK (IN)
                         net (fo=0)                   0.000    10.482    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.870 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.732    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.447    15.270    if_id/CLK
    SLICE_X54Y13         FDCE                                         r  if_id/ID_instruction_reg[16]/C
                         clock pessimism              0.274    15.544    
                         clock uncertainty           -0.035    15.509    
    SLICE_X54Y13         FDCE (Setup_fdce_C_CE)      -0.169    15.340    if_id/ID_instruction_reg[16]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                         -15.297    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 if_id/ID_instruction_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            if_id/ID_instruction_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.482ns  (CLK rise@10.482ns - CLK rise@0.000ns)
  Data Path Delay:        10.207ns  (logic 3.066ns (30.038%)  route 7.141ns (69.962%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 15.270 - 10.482 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.569     5.090    if_id/CLK
    SLICE_X54Y10         FDCE                                         r  if_id/ID_instruction_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.478     5.568 f  if_id/ID_instruction_reg[22]/Q
                         net (fo=266, routed)         0.949     6.517    id/control/Instruct[22]
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.296     6.813 r  id/control/Branch_INST_0_i_3/O
                         net (fo=1, routed)           0.595     7.408    id/control/Branch_INST_0_i_3_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  id/control/Branch_INST_0_i_1/O
                         net (fo=3, routed)           0.303     7.835    id/control/Branch_INST_0_i_1_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.959 r  id/control/Branch_INST_0/O
                         net (fo=2, routed)           0.481     8.440    forward/Branch
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.564 r  forward/ForwardC_INST_0_i_3/O
                         net (fo=2, routed)           0.311     8.875    forward/ForwardC13_out
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.999 r  forward/ForwardC_INST_0/O
                         net (fo=35, routed)          1.044    10.043    id/ForwardC
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.167 r  id/ID_dataA[12]_INST_0/O
                         net (fo=4, routed)           1.066    11.233    id/ID_dataA[12]
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.357 r  id/Branch_take_INST_0_i_40/O
                         net (fo=1, routed)           0.000    11.357    id/Branch_take_INST_0_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.870 r  id/Branch_take_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.870    id/Branch_take_INST_0_i_22_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.099 r  id/Branch_take_INST_0_i_16/CO[2]
                         net (fo=1, routed)           0.445    12.544    id/Branch_take4
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.310    12.854 r  id/Branch_take_INST_0_i_14/O
                         net (fo=1, routed)           0.149    13.003    id/Branch_take_INST_0_i_14_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I4_O)        0.124    13.127 r  id/Branch_take_INST_0_i_4/O
                         net (fo=1, routed)           0.293    13.419    id/Branch_take_INST_0_i_4_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.543 r  id/Branch_take_INST_0/O
                         net (fo=2, routed)           0.310    13.854    hazard/Branch_take
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.978 r  hazard/flush_INST_0/O
                         net (fo=30, routed)          0.632    14.610    if_id/flush
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.124    14.734 r  if_id/ID_instruction[31]_i_1/O
                         net (fo=28, routed)          0.564    15.297    if_id/ID_instruction[31]_i_1_n_0
    SLICE_X54Y13         FDCE                                         r  if_id/ID_instruction_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.482    10.482 r  
    W5                                                0.000    10.482 r  CLK (IN)
                         net (fo=0)                   0.000    10.482    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.870 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.732    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.447    15.270    if_id/CLK
    SLICE_X54Y13         FDCE                                         r  if_id/ID_instruction_reg[17]/C
                         clock pessimism              0.274    15.544    
                         clock uncertainty           -0.035    15.509    
    SLICE_X54Y13         FDCE (Setup_fdce_C_CE)      -0.169    15.340    if_id/ID_instruction_reg[17]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                         -15.297    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 if_id/ID_instruction_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            if_id/ID_instruction_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.482ns  (CLK rise@10.482ns - CLK rise@0.000ns)
  Data Path Delay:        10.172ns  (logic 3.066ns (30.141%)  route 7.106ns (69.859%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 15.272 - 10.482 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.569     5.090    if_id/CLK
    SLICE_X54Y10         FDCE                                         r  if_id/ID_instruction_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.478     5.568 f  if_id/ID_instruction_reg[22]/Q
                         net (fo=266, routed)         0.949     6.517    id/control/Instruct[22]
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.296     6.813 r  id/control/Branch_INST_0_i_3/O
                         net (fo=1, routed)           0.595     7.408    id/control/Branch_INST_0_i_3_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  id/control/Branch_INST_0_i_1/O
                         net (fo=3, routed)           0.303     7.835    id/control/Branch_INST_0_i_1_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.959 r  id/control/Branch_INST_0/O
                         net (fo=2, routed)           0.481     8.440    forward/Branch
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.564 r  forward/ForwardC_INST_0_i_3/O
                         net (fo=2, routed)           0.311     8.875    forward/ForwardC13_out
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.999 r  forward/ForwardC_INST_0/O
                         net (fo=35, routed)          1.044    10.043    id/ForwardC
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.167 r  id/ID_dataA[12]_INST_0/O
                         net (fo=4, routed)           1.066    11.233    id/ID_dataA[12]
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.357 r  id/Branch_take_INST_0_i_40/O
                         net (fo=1, routed)           0.000    11.357    id/Branch_take_INST_0_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.870 r  id/Branch_take_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.870    id/Branch_take_INST_0_i_22_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.099 r  id/Branch_take_INST_0_i_16/CO[2]
                         net (fo=1, routed)           0.445    12.544    id/Branch_take4
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.310    12.854 r  id/Branch_take_INST_0_i_14/O
                         net (fo=1, routed)           0.149    13.003    id/Branch_take_INST_0_i_14_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I4_O)        0.124    13.127 r  id/Branch_take_INST_0_i_4/O
                         net (fo=1, routed)           0.293    13.419    id/Branch_take_INST_0_i_4_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.543 r  id/Branch_take_INST_0/O
                         net (fo=2, routed)           0.310    13.854    hazard/Branch_take
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.978 r  hazard/flush_INST_0/O
                         net (fo=30, routed)          0.632    14.610    if_id/flush
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.124    14.734 r  if_id/ID_instruction[31]_i_1/O
                         net (fo=28, routed)          0.529    15.262    if_id/ID_instruction[31]_i_1_n_0
    SLICE_X55Y11         FDCE                                         r  if_id/ID_instruction_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.482    10.482 r  
    W5                                                0.000    10.482 r  CLK (IN)
                         net (fo=0)                   0.000    10.482    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.870 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.732    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.449    15.272    if_id/CLK
    SLICE_X55Y11         FDCE                                         r  if_id/ID_instruction_reg[23]/C
                         clock pessimism              0.274    15.546    
                         clock uncertainty           -0.035    15.511    
    SLICE_X55Y11         FDCE (Setup_fdce_C_CE)      -0.205    15.306    if_id/ID_instruction_reg[23]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -15.262    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 if_id/ID_instruction_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            if_id/ID_instruction_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.482ns  (CLK rise@10.482ns - CLK rise@0.000ns)
  Data Path Delay:        10.121ns  (logic 3.061ns (30.245%)  route 7.060ns (69.755%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 15.272 - 10.482 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.569     5.090    if_id/CLK
    SLICE_X54Y10         FDCE                                         r  if_id/ID_instruction_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.478     5.568 f  if_id/ID_instruction_reg[22]/Q
                         net (fo=266, routed)         0.949     6.517    id/control/Instruct[22]
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.296     6.813 r  id/control/Branch_INST_0_i_3/O
                         net (fo=1, routed)           0.595     7.408    id/control/Branch_INST_0_i_3_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  id/control/Branch_INST_0_i_1/O
                         net (fo=3, routed)           0.303     7.835    id/control/Branch_INST_0_i_1_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.959 r  id/control/Branch_INST_0/O
                         net (fo=2, routed)           0.481     8.440    forward/Branch
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.564 r  forward/ForwardC_INST_0_i_3/O
                         net (fo=2, routed)           0.311     8.875    forward/ForwardC13_out
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.999 r  forward/ForwardC_INST_0/O
                         net (fo=35, routed)          1.044    10.043    id/ForwardC
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.167 r  id/ID_dataA[12]_INST_0/O
                         net (fo=4, routed)           1.066    11.233    id/ID_dataA[12]
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.357 r  id/Branch_take_INST_0_i_40/O
                         net (fo=1, routed)           0.000    11.357    id/Branch_take_INST_0_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.870 r  id/Branch_take_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.870    id/Branch_take_INST_0_i_22_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.099 f  id/Branch_take_INST_0_i_16/CO[2]
                         net (fo=1, routed)           0.445    12.544    id/Branch_take4
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.310    12.854 f  id/Branch_take_INST_0_i_14/O
                         net (fo=1, routed)           0.149    13.003    id/Branch_take_INST_0_i_14_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I4_O)        0.124    13.127 f  id/Branch_take_INST_0_i_4/O
                         net (fo=1, routed)           0.293    13.419    id/Branch_take_INST_0_i_4_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.543 f  id/Branch_take_INST_0/O
                         net (fo=2, routed)           0.310    13.854    hazard/Branch_take
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.978 f  hazard/flush_INST_0/O
                         net (fo=30, routed)          0.779    14.757    if_id/flush
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.119    14.876 r  if_id/ID_instruction[23]_i_1/O
                         net (fo=1, routed)           0.335    15.211    if_id/p_1_in[23]
    SLICE_X55Y11         FDCE                                         r  if_id/ID_instruction_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.482    10.482 r  
    W5                                                0.000    10.482 r  CLK (IN)
                         net (fo=0)                   0.000    10.482    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.870 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.732    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.449    15.272    if_id/CLK
    SLICE_X55Y11         FDCE                                         r  if_id/ID_instruction_reg[23]/C
                         clock pessimism              0.274    15.546    
                         clock uncertainty           -0.035    15.511    
    SLICE_X55Y11         FDCE (Setup_fdce_C_D)       -0.248    15.263    if_id/ID_instruction_reg[23]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -15.211    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 if_id/ID_instruction_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            if_id/ID_instruction_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.482ns  (CLK rise@10.482ns - CLK rise@0.000ns)
  Data Path Delay:        10.175ns  (logic 3.066ns (30.132%)  route 7.109ns (69.868%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 15.273 - 10.482 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.569     5.090    if_id/CLK
    SLICE_X54Y10         FDCE                                         r  if_id/ID_instruction_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.478     5.568 f  if_id/ID_instruction_reg[22]/Q
                         net (fo=266, routed)         0.949     6.517    id/control/Instruct[22]
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.296     6.813 r  id/control/Branch_INST_0_i_3/O
                         net (fo=1, routed)           0.595     7.408    id/control/Branch_INST_0_i_3_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  id/control/Branch_INST_0_i_1/O
                         net (fo=3, routed)           0.303     7.835    id/control/Branch_INST_0_i_1_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.959 r  id/control/Branch_INST_0/O
                         net (fo=2, routed)           0.481     8.440    forward/Branch
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.564 r  forward/ForwardC_INST_0_i_3/O
                         net (fo=2, routed)           0.311     8.875    forward/ForwardC13_out
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.999 r  forward/ForwardC_INST_0/O
                         net (fo=35, routed)          1.044    10.043    id/ForwardC
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.167 r  id/ID_dataA[12]_INST_0/O
                         net (fo=4, routed)           1.066    11.233    id/ID_dataA[12]
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.357 r  id/Branch_take_INST_0_i_40/O
                         net (fo=1, routed)           0.000    11.357    id/Branch_take_INST_0_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.870 r  id/Branch_take_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.870    id/Branch_take_INST_0_i_22_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.099 r  id/Branch_take_INST_0_i_16/CO[2]
                         net (fo=1, routed)           0.445    12.544    id/Branch_take4
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.310    12.854 r  id/Branch_take_INST_0_i_14/O
                         net (fo=1, routed)           0.149    13.003    id/Branch_take_INST_0_i_14_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I4_O)        0.124    13.127 r  id/Branch_take_INST_0_i_4/O
                         net (fo=1, routed)           0.293    13.419    id/Branch_take_INST_0_i_4_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.543 r  id/Branch_take_INST_0/O
                         net (fo=2, routed)           0.310    13.854    hazard/Branch_take
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.978 r  hazard/flush_INST_0/O
                         net (fo=30, routed)          0.632    14.610    if_id/flush
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.124    14.734 r  if_id/ID_instruction[31]_i_1/O
                         net (fo=28, routed)          0.532    15.266    if_id/ID_instruction[31]_i_1_n_0
    SLICE_X54Y10         FDCE                                         r  if_id/ID_instruction_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.482    10.482 r  
    W5                                                0.000    10.482 r  CLK (IN)
                         net (fo=0)                   0.000    10.482    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.870 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.732    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.450    15.273    if_id/CLK
    SLICE_X54Y10         FDCE                                         r  if_id/ID_instruction_reg[22]/C
                         clock pessimism              0.299    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X54Y10         FDCE (Setup_fdce_C_CE)      -0.169    15.368    if_id/ID_instruction_reg[22]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -15.266    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 if_id/ID_instruction_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            if_id/ID_instruction_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.482ns  (CLK rise@10.482ns - CLK rise@0.000ns)
  Data Path Delay:        10.032ns  (logic 3.066ns (30.561%)  route 6.966ns (69.439%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 15.271 - 10.482 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.569     5.090    if_id/CLK
    SLICE_X54Y10         FDCE                                         r  if_id/ID_instruction_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.478     5.568 f  if_id/ID_instruction_reg[22]/Q
                         net (fo=266, routed)         0.949     6.517    id/control/Instruct[22]
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.296     6.813 r  id/control/Branch_INST_0_i_3/O
                         net (fo=1, routed)           0.595     7.408    id/control/Branch_INST_0_i_3_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  id/control/Branch_INST_0_i_1/O
                         net (fo=3, routed)           0.303     7.835    id/control/Branch_INST_0_i_1_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.959 r  id/control/Branch_INST_0/O
                         net (fo=2, routed)           0.481     8.440    forward/Branch
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.564 r  forward/ForwardC_INST_0_i_3/O
                         net (fo=2, routed)           0.311     8.875    forward/ForwardC13_out
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.999 r  forward/ForwardC_INST_0/O
                         net (fo=35, routed)          1.044    10.043    id/ForwardC
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.167 r  id/ID_dataA[12]_INST_0/O
                         net (fo=4, routed)           1.066    11.233    id/ID_dataA[12]
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.357 r  id/Branch_take_INST_0_i_40/O
                         net (fo=1, routed)           0.000    11.357    id/Branch_take_INST_0_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.870 r  id/Branch_take_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.870    id/Branch_take_INST_0_i_22_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.099 r  id/Branch_take_INST_0_i_16/CO[2]
                         net (fo=1, routed)           0.445    12.544    id/Branch_take4
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.310    12.854 r  id/Branch_take_INST_0_i_14/O
                         net (fo=1, routed)           0.149    13.003    id/Branch_take_INST_0_i_14_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I4_O)        0.124    13.127 r  id/Branch_take_INST_0_i_4/O
                         net (fo=1, routed)           0.293    13.419    id/Branch_take_INST_0_i_4_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.543 r  id/Branch_take_INST_0/O
                         net (fo=2, routed)           0.310    13.854    hazard/Branch_take
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.978 r  hazard/flush_INST_0/O
                         net (fo=30, routed)          0.632    14.610    if_id/flush
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.124    14.734 r  if_id/ID_instruction[31]_i_1/O
                         net (fo=28, routed)          0.389    15.123    if_id/ID_instruction[31]_i_1_n_0
    SLICE_X55Y12         FDCE                                         r  if_id/ID_instruction_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.482    10.482 r  
    W5                                                0.000    10.482 r  CLK (IN)
                         net (fo=0)                   0.000    10.482    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.870 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.732    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.448    15.271    if_id/CLK
    SLICE_X55Y12         FDCE                                         r  if_id/ID_instruction_reg[25]/C
                         clock pessimism              0.274    15.545    
                         clock uncertainty           -0.035    15.510    
    SLICE_X55Y12         FDCE (Setup_fdce_C_CE)      -0.205    15.305    if_id/ID_instruction_reg[25]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -15.123    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 if_id/ID_instruction_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            if_id/ID_instruction_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.482ns  (CLK rise@10.482ns - CLK rise@0.000ns)
  Data Path Delay:        10.032ns  (logic 3.066ns (30.561%)  route 6.966ns (69.439%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 15.271 - 10.482 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.569     5.090    if_id/CLK
    SLICE_X54Y10         FDCE                                         r  if_id/ID_instruction_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.478     5.568 f  if_id/ID_instruction_reg[22]/Q
                         net (fo=266, routed)         0.949     6.517    id/control/Instruct[22]
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.296     6.813 r  id/control/Branch_INST_0_i_3/O
                         net (fo=1, routed)           0.595     7.408    id/control/Branch_INST_0_i_3_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  id/control/Branch_INST_0_i_1/O
                         net (fo=3, routed)           0.303     7.835    id/control/Branch_INST_0_i_1_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.959 r  id/control/Branch_INST_0/O
                         net (fo=2, routed)           0.481     8.440    forward/Branch
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.564 r  forward/ForwardC_INST_0_i_3/O
                         net (fo=2, routed)           0.311     8.875    forward/ForwardC13_out
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.999 r  forward/ForwardC_INST_0/O
                         net (fo=35, routed)          1.044    10.043    id/ForwardC
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.167 r  id/ID_dataA[12]_INST_0/O
                         net (fo=4, routed)           1.066    11.233    id/ID_dataA[12]
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.357 r  id/Branch_take_INST_0_i_40/O
                         net (fo=1, routed)           0.000    11.357    id/Branch_take_INST_0_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.870 r  id/Branch_take_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.870    id/Branch_take_INST_0_i_22_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.099 r  id/Branch_take_INST_0_i_16/CO[2]
                         net (fo=1, routed)           0.445    12.544    id/Branch_take4
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.310    12.854 r  id/Branch_take_INST_0_i_14/O
                         net (fo=1, routed)           0.149    13.003    id/Branch_take_INST_0_i_14_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I4_O)        0.124    13.127 r  id/Branch_take_INST_0_i_4/O
                         net (fo=1, routed)           0.293    13.419    id/Branch_take_INST_0_i_4_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.543 r  id/Branch_take_INST_0/O
                         net (fo=2, routed)           0.310    13.854    hazard/Branch_take
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.978 r  hazard/flush_INST_0/O
                         net (fo=30, routed)          0.632    14.610    if_id/flush
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.124    14.734 r  if_id/ID_instruction[31]_i_1/O
                         net (fo=28, routed)          0.389    15.123    if_id/ID_instruction[31]_i_1_n_0
    SLICE_X55Y12         FDCE                                         r  if_id/ID_instruction_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.482    10.482 r  
    W5                                                0.000    10.482 r  CLK (IN)
                         net (fo=0)                   0.000    10.482    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.870 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.732    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.448    15.271    if_id/CLK
    SLICE_X55Y12         FDCE                                         r  if_id/ID_instruction_reg[26]/C
                         clock pessimism              0.274    15.545    
                         clock uncertainty           -0.035    15.510    
    SLICE_X55Y12         FDCE (Setup_fdce_C_CE)      -0.205    15.305    if_id/ID_instruction_reg[26]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -15.123    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 if_id/ID_instruction_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            if_id/ID_instruction_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.482ns  (CLK rise@10.482ns - CLK rise@0.000ns)
  Data Path Delay:        10.018ns  (logic 3.066ns (30.605%)  route 6.952ns (69.395%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 15.270 - 10.482 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.569     5.090    if_id/CLK
    SLICE_X54Y10         FDCE                                         r  if_id/ID_instruction_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.478     5.568 f  if_id/ID_instruction_reg[22]/Q
                         net (fo=266, routed)         0.949     6.517    id/control/Instruct[22]
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.296     6.813 r  id/control/Branch_INST_0_i_3/O
                         net (fo=1, routed)           0.595     7.408    id/control/Branch_INST_0_i_3_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  id/control/Branch_INST_0_i_1/O
                         net (fo=3, routed)           0.303     7.835    id/control/Branch_INST_0_i_1_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.959 r  id/control/Branch_INST_0/O
                         net (fo=2, routed)           0.481     8.440    forward/Branch
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.564 r  forward/ForwardC_INST_0_i_3/O
                         net (fo=2, routed)           0.311     8.875    forward/ForwardC13_out
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.999 r  forward/ForwardC_INST_0/O
                         net (fo=35, routed)          1.044    10.043    id/ForwardC
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.167 r  id/ID_dataA[12]_INST_0/O
                         net (fo=4, routed)           1.066    11.233    id/ID_dataA[12]
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.357 r  id/Branch_take_INST_0_i_40/O
                         net (fo=1, routed)           0.000    11.357    id/Branch_take_INST_0_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.870 r  id/Branch_take_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.870    id/Branch_take_INST_0_i_22_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.099 r  id/Branch_take_INST_0_i_16/CO[2]
                         net (fo=1, routed)           0.445    12.544    id/Branch_take4
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.310    12.854 r  id/Branch_take_INST_0_i_14/O
                         net (fo=1, routed)           0.149    13.003    id/Branch_take_INST_0_i_14_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I4_O)        0.124    13.127 r  id/Branch_take_INST_0_i_4/O
                         net (fo=1, routed)           0.293    13.419    id/Branch_take_INST_0_i_4_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.543 r  id/Branch_take_INST_0/O
                         net (fo=2, routed)           0.310    13.854    hazard/Branch_take
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.978 r  hazard/flush_INST_0/O
                         net (fo=30, routed)          0.632    14.610    if_id/flush
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.124    14.734 r  if_id/ID_instruction[31]_i_1/O
                         net (fo=28, routed)          0.374    15.108    if_id/ID_instruction[31]_i_1_n_0
    SLICE_X55Y13         FDCE                                         r  if_id/ID_instruction_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.482    10.482 r  
    W5                                                0.000    10.482 r  CLK (IN)
                         net (fo=0)                   0.000    10.482    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.870 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.732    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.447    15.270    if_id/CLK
    SLICE_X55Y13         FDCE                                         r  if_id/ID_instruction_reg[18]/C
                         clock pessimism              0.274    15.544    
                         clock uncertainty           -0.035    15.509    
    SLICE_X55Y13         FDCE (Setup_fdce_C_CE)      -0.205    15.304    if_id/ID_instruction_reg[18]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -15.108    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 if_id/ID_instruction_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            if_id/ID_instruction_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.482ns  (CLK rise@10.482ns - CLK rise@0.000ns)
  Data Path Delay:        10.018ns  (logic 3.066ns (30.605%)  route 6.952ns (69.395%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 15.270 - 10.482 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.569     5.090    if_id/CLK
    SLICE_X54Y10         FDCE                                         r  if_id/ID_instruction_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.478     5.568 f  if_id/ID_instruction_reg[22]/Q
                         net (fo=266, routed)         0.949     6.517    id/control/Instruct[22]
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.296     6.813 r  id/control/Branch_INST_0_i_3/O
                         net (fo=1, routed)           0.595     7.408    id/control/Branch_INST_0_i_3_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  id/control/Branch_INST_0_i_1/O
                         net (fo=3, routed)           0.303     7.835    id/control/Branch_INST_0_i_1_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.959 r  id/control/Branch_INST_0/O
                         net (fo=2, routed)           0.481     8.440    forward/Branch
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.564 r  forward/ForwardC_INST_0_i_3/O
                         net (fo=2, routed)           0.311     8.875    forward/ForwardC13_out
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.999 r  forward/ForwardC_INST_0/O
                         net (fo=35, routed)          1.044    10.043    id/ForwardC
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.167 r  id/ID_dataA[12]_INST_0/O
                         net (fo=4, routed)           1.066    11.233    id/ID_dataA[12]
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.357 r  id/Branch_take_INST_0_i_40/O
                         net (fo=1, routed)           0.000    11.357    id/Branch_take_INST_0_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.870 r  id/Branch_take_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.870    id/Branch_take_INST_0_i_22_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.099 r  id/Branch_take_INST_0_i_16/CO[2]
                         net (fo=1, routed)           0.445    12.544    id/Branch_take4
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.310    12.854 r  id/Branch_take_INST_0_i_14/O
                         net (fo=1, routed)           0.149    13.003    id/Branch_take_INST_0_i_14_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I4_O)        0.124    13.127 r  id/Branch_take_INST_0_i_4/O
                         net (fo=1, routed)           0.293    13.419    id/Branch_take_INST_0_i_4_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.543 r  id/Branch_take_INST_0/O
                         net (fo=2, routed)           0.310    13.854    hazard/Branch_take
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.978 r  hazard/flush_INST_0/O
                         net (fo=30, routed)          0.632    14.610    if_id/flush
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.124    14.734 r  if_id/ID_instruction[31]_i_1/O
                         net (fo=28, routed)          0.374    15.108    if_id/ID_instruction[31]_i_1_n_0
    SLICE_X55Y13         FDCE                                         r  if_id/ID_instruction_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.482    10.482 r  
    W5                                                0.000    10.482 r  CLK (IN)
                         net (fo=0)                   0.000    10.482    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.870 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.732    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.447    15.270    if_id/CLK
    SLICE_X55Y13         FDCE                                         r  if_id/ID_instruction_reg[19]/C
                         clock pessimism              0.274    15.544    
                         clock uncertainty           -0.035    15.509    
    SLICE_X55Y13         FDCE (Setup_fdce_C_CE)      -0.205    15.304    if_id/ID_instruction_reg[19]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -15.108    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 if_id/ID_instruction_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            if_id/ID_instruction_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.482ns  (CLK rise@10.482ns - CLK rise@0.000ns)
  Data Path Delay:        10.018ns  (logic 3.066ns (30.605%)  route 6.952ns (69.395%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 15.270 - 10.482 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.569     5.090    if_id/CLK
    SLICE_X54Y10         FDCE                                         r  if_id/ID_instruction_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.478     5.568 f  if_id/ID_instruction_reg[22]/Q
                         net (fo=266, routed)         0.949     6.517    id/control/Instruct[22]
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.296     6.813 r  id/control/Branch_INST_0_i_3/O
                         net (fo=1, routed)           0.595     7.408    id/control/Branch_INST_0_i_3_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  id/control/Branch_INST_0_i_1/O
                         net (fo=3, routed)           0.303     7.835    id/control/Branch_INST_0_i_1_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.959 r  id/control/Branch_INST_0/O
                         net (fo=2, routed)           0.481     8.440    forward/Branch
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.564 r  forward/ForwardC_INST_0_i_3/O
                         net (fo=2, routed)           0.311     8.875    forward/ForwardC13_out
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.999 r  forward/ForwardC_INST_0/O
                         net (fo=35, routed)          1.044    10.043    id/ForwardC
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124    10.167 r  id/ID_dataA[12]_INST_0/O
                         net (fo=4, routed)           1.066    11.233    id/ID_dataA[12]
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.357 r  id/Branch_take_INST_0_i_40/O
                         net (fo=1, routed)           0.000    11.357    id/Branch_take_INST_0_i_40_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.870 r  id/Branch_take_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.870    id/Branch_take_INST_0_i_22_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.099 r  id/Branch_take_INST_0_i_16/CO[2]
                         net (fo=1, routed)           0.445    12.544    id/Branch_take4
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.310    12.854 r  id/Branch_take_INST_0_i_14/O
                         net (fo=1, routed)           0.149    13.003    id/Branch_take_INST_0_i_14_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I4_O)        0.124    13.127 r  id/Branch_take_INST_0_i_4/O
                         net (fo=1, routed)           0.293    13.419    id/Branch_take_INST_0_i_4_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.543 r  id/Branch_take_INST_0/O
                         net (fo=2, routed)           0.310    13.854    hazard/Branch_take
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.978 r  hazard/flush_INST_0/O
                         net (fo=30, routed)          0.632    14.610    if_id/flush
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.124    14.734 r  if_id/ID_instruction[31]_i_1/O
                         net (fo=28, routed)          0.374    15.108    if_id/ID_instruction[31]_i_1_n_0
    SLICE_X55Y13         FDCE                                         r  if_id/ID_instruction_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.482    10.482 r  
    W5                                                0.000    10.482 r  CLK (IN)
                         net (fo=0)                   0.000    10.482    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.870 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.732    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.447    15.270    if_id/CLK
    SLICE_X55Y13         FDCE                                         r  if_id/ID_instruction_reg[20]/C
                         clock pessimism              0.274    15.544    
                         clock uncertainty           -0.035    15.509    
    SLICE_X55Y13         FDCE (Setup_fdce_C_CE)      -0.205    15.304    if_id/ID_instruction_reg[20]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -15.108    
  -------------------------------------------------------------------
                         slack                                  0.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 id_ex/EX_Mem2Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            ex_mem/Mem_Mem2Reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.593     1.476    id_ex/CLK
    SLICE_X65Y11         FDCE                                         r  id_ex/EX_Mem2Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  id_ex/EX_Mem2Reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.673    ex_mem/EX_Mem2Reg[1]
    SLICE_X65Y11         FDCE                                         r  ex_mem/Mem_Mem2Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.864     1.991    ex_mem/CLK
    SLICE_X65Y11         FDCE                                         r  ex_mem/Mem_Mem2Reg_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y11         FDCE (Hold_fdce_C_D)         0.075     1.551    ex_mem/Mem_Mem2Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mem/peripheral/display_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            mem/peripheral/display_partial_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.589     1.472    mem/peripheral/CLK
    SLICE_X61Y33         FDCE                                         r  mem/peripheral/display_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  mem/peripheral/display_reg[13]/Q
                         net (fo=1, routed)           0.087     1.700    mem/peripheral/data3[1]
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.745 r  mem/peripheral/display_partial[1]_i_1/O
                         net (fo=1, routed)           0.000     1.745    mem/peripheral/display_partial[1]
    SLICE_X60Y33         FDCE                                         r  mem/peripheral/display_partial_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.857     1.984    mem/peripheral/CLK
    SLICE_X60Y33         FDCE                                         r  mem/peripheral/display_partial_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X60Y33         FDCE (Hold_fdce_C_D)         0.120     1.605    mem/peripheral/display_partial_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mem/peripheral/TH_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            mem/peripheral/TL_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.040%)  route 0.129ns (40.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.562     1.445    mem/peripheral/CLK
    SLICE_X49Y34         FDCE                                         r  mem/peripheral/TH_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  mem/peripheral/TH_reg[21]/Q
                         net (fo=2, routed)           0.129     1.715    mem/peripheral/TH_reg_n_0_[21]
    SLICE_X50Y34         LUT5 (Prop_lut5_I2_O)        0.045     1.760 r  mem/peripheral/TL[21]_i_1/O
                         net (fo=1, routed)           0.000     1.760    mem/peripheral/p_1_in__0[21]
    SLICE_X50Y34         FDCE                                         r  mem/peripheral/TL_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.831     1.958    mem/peripheral/CLK
    SLICE_X50Y34         FDCE                                         r  mem/peripheral/TL_reg[21]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X50Y34         FDCE (Hold_fdce_C_D)         0.120     1.600    mem/peripheral/TL_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 id_ex/EX_WrReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            ex_mem/Mem_WrReg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.588     1.471    id_ex/CLK
    SLICE_X62Y18         FDCE                                         r  id_ex/EX_WrReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  id_ex/EX_WrReg_reg[4]/Q
                         net (fo=1, routed)           0.119     1.731    ex_mem/EX_WrReg[4]
    SLICE_X60Y18         FDCE                                         r  ex_mem/Mem_WrReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.855     1.982    ex_mem/CLK
    SLICE_X60Y18         FDCE                                         r  ex_mem/Mem_WrReg_reg[4]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X60Y18         FDCE (Hold_fdce_C_D)         0.063     1.567    ex_mem/Mem_WrReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ex_mem/Mem_PC_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            mem_wb/WB_PC_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.557     1.440    ex_mem/CLK
    SLICE_X49Y20         FDCE                                         r  ex_mem/Mem_PC_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  ex_mem/Mem_PC_reg[11]/Q
                         net (fo=2, routed)           0.118     1.699    mem_wb/Mem_PC[11]
    SLICE_X52Y20         FDCE                                         r  mem_wb/WB_PC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.826     1.953    mem_wb/CLK
    SLICE_X52Y20         FDCE                                         r  mem_wb/WB_PC_reg[11]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X52Y20         FDCE (Hold_fdce_C_D)         0.059     1.534    mem_wb/WB_PC_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 id_ex/EX_WrReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            ex_mem/Mem_WrReg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.588     1.471    id_ex/CLK
    SLICE_X62Y18         FDCE                                         r  id_ex/EX_WrReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  id_ex/EX_WrReg_reg[2]/Q
                         net (fo=1, routed)           0.117     1.729    ex_mem/EX_WrReg[2]
    SLICE_X60Y18         FDCE                                         r  ex_mem/Mem_WrReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.855     1.982    ex_mem/CLK
    SLICE_X60Y18         FDCE                                         r  ex_mem/Mem_WrReg_reg[2]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X60Y18         FDCE (Hold_fdce_C_D)         0.059     1.563    ex_mem/Mem_WrReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 id_ex/EX_WrReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            ex_mem/Mem_WrReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.588     1.471    id_ex/CLK
    SLICE_X62Y18         FDCE                                         r  id_ex/EX_WrReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  id_ex/EX_WrReg_reg[0]/Q
                         net (fo=1, routed)           0.120     1.732    ex_mem/EX_WrReg[0]
    SLICE_X60Y18         FDCE                                         r  ex_mem/Mem_WrReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.855     1.982    ex_mem/CLK
    SLICE_X60Y18         FDCE                                         r  ex_mem/Mem_WrReg_reg[0]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X60Y18         FDCE (Hold_fdce_C_D)         0.052     1.556    ex_mem/Mem_WrReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 id_ex/EX_PC_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            ex_mem/Mem_PC_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.557     1.440    id_ex/CLK
    SLICE_X48Y20         FDCE                                         r  id_ex/EX_PC_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  id_ex/EX_PC_reg[11]/Q
                         net (fo=1, routed)           0.118     1.699    ex_mem/EX_PC[11]
    SLICE_X49Y20         FDCE                                         r  ex_mem/Mem_PC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.825     1.952    ex_mem/CLK
    SLICE_X49Y20         FDCE                                         r  ex_mem/Mem_PC_reg[11]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X49Y20         FDCE (Hold_fdce_C_D)         0.070     1.523    ex_mem/Mem_PC_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ex_mem/Mem_RegWr_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            mem_wb/WB_RegWr_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.587     1.470    ex_mem/CLK
    SLICE_X61Y18         FDCE                                         r  ex_mem/Mem_RegWr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  ex_mem/Mem_RegWr_reg/Q
                         net (fo=2, routed)           0.121     1.732    mem_wb/Mem_RegWr
    SLICE_X61Y17         FDCE                                         r  mem_wb/WB_RegWr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.856     1.983    mem_wb/CLK
    SLICE_X61Y17         FDCE                                         r  mem_wb/WB_RegWr_reg/C
                         clock pessimism             -0.498     1.485    
    SLICE_X61Y17         FDCE (Hold_fdce_C_D)         0.070     1.555    mem_wb/WB_RegWr_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 id_ex/EX_PC_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Destination:            ex_mem/Mem_PC_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.241ns period=10.482ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.554     1.437    id_ex/CLK
    SLICE_X46Y21         FDCE                                         r  id_ex/EX_PC_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.148     1.585 r  id_ex/EX_PC_reg[30]/Q
                         net (fo=1, routed)           0.055     1.641    ex_mem/EX_PC[30]
    SLICE_X46Y21         FDCE                                         r  ex_mem/Mem_PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.822     1.949    ex_mem/CLK
    SLICE_X46Y21         FDCE                                         r  ex_mem/Mem_PC_reg[30]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X46Y21         FDCE (Hold_fdce_C_D)         0.023     1.460    ex_mem/Mem_PC_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.241 }
Period(ns):         10.482
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.482      8.327      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.482      9.482      SLICE_X44Y14   id/register_file/RF_data_reg[2][28]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.482      9.482      SLICE_X44Y14   id/register_file/RF_data_reg[2][29]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.482      9.482      SLICE_X62Y7    id/register_file/RF_data_reg[2][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.482      9.482      SLICE_X43Y20   id/register_file/RF_data_reg[2][30]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.482      9.482      SLICE_X48Y11   id/register_file/RF_data_reg[2][31]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.482      9.482      SLICE_X48Y11   id/register_file/RF_data_reg[2][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.482      9.482      SLICE_X51Y6    id/register_file/RF_data_reg[2][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.482      9.482      SLICE_X57Y12   id/register_file/RF_data_reg[2][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.482      9.482      SLICE_X62Y7    id/register_file/RF_data_reg[2][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X40Y39   mem/data_memory/RAM_data_reg[237][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X57Y22   id_ex/EX_dataA_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X35Y48   mem/data_memory/RAM_data_reg[238][18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X53Y16   id/register_file/RF_data_reg[31][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X57Y22   id_ex/EX_dataA_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X35Y48   mem/data_memory/RAM_data_reg[238][4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X53Y16   id/register_file/RF_data_reg[31][25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X53Y16   id/register_file/RF_data_reg[31][30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X46Y11   id/register_file/RF_data_reg[3][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X56Y22   id_ex/EX_dataB_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X57Y12   id/register_file/RF_data_reg[2][5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X48Y3    id/register_file/RF_data_reg[30][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X53Y12   id/register_file/RF_data_reg[30][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X52Y11   id/register_file/RF_data_reg[30][13]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.241       4.741      SLICE_X53Y77   mem/data_memory/RAM_data_reg[113][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X53Y77   mem/data_memory/RAM_data_reg[113][20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X45Y94   mem/data_memory/RAM_data_reg[113][23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X53Y77   mem/data_memory/RAM_data_reg[113][30]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X53Y77   mem/data_memory/RAM_data_reg[113][31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.241       4.741      SLICE_X41Y50   mem/data_memory/RAM_data_reg[138][3]/C



