$date
	Tue Mar 20 15:33:44 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module nand_quodra_input $end
$var wire 1 ! in1 $end
$var wire 1 " in2 $end
$var wire 1 # in3 $end
$var wire 1 $ in4 $end
$var wire 1 % out $end
$var wire 1 & tmp1 $end
$var wire 1 ' tmp2 $end
$var wire 1 ( tmp3 $end
$upscope $end
$scope module nand_triple_input $end
$var wire 1 ) in1 $end
$var wire 1 * in2 $end
$var wire 1 + in3 $end
$var wire 1 , out $end
$var wire 1 - tmp1 $end
$upscope $end
$scope module test $end
$var wire 1 . struct_sum $end
$var wire 1 / struct_carry_out $end
$var wire 1 0 behave_sum $end
$var wire 1 1 behave_carry_out $end
$var reg 1 2 a $end
$var reg 1 3 b $end
$var reg 1 4 carry_in $end
$scope module FA1 $end
$var wire 1 4 Bcarry_in $end
$var wire 1 1 Bcarry_out $end
$var wire 1 2 Bin1 $end
$var wire 1 3 Bin2 $end
$var wire 1 0 Bsum $end
$upscope $end
$scope module FA2 $end
$var wire 1 4 Scarry_in $end
$var wire 1 / Scarry_out $end
$var wire 1 2 Sin1 $end
$var wire 1 3 Sin2 $end
$var wire 1 . Ssum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
03
02
01
00
0/
0.
x-
x,
z+
z*
z)
x(
x'
x&
x%
z$
z#
z"
z!
$end
#1
10
1.
14
#2
10
1.
04
13
#3
00
11
0.
1/
14
#4
10
01
1.
0/
04
03
12
#5
00
11
0.
1/
14
#6
04
13
#7
10
1.
14
#8
