# vsim -c -coverage -voptargs="+cover=bcest+/hazard_detection_top/uut" work.hazard_detection_top -do "toggle add -full sim:/hazard_detection_top/uut/*; run -all;  coverage report -instance /hazard_detection_top/uut; fcover report -r /hazard_detection_top/uut/*; quit" 
# Start time: 12:44:44 on Mar 16,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.4c linux_x86_64 Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading sv_std.std
# Loading work.hazard_detection_top(fast)
# Loading work.hazard_detection_assertions(fast)
# Loading work.hazard_detection_top_tb(fast)
# ** Warning: (vsim-PLI-3691) ../../bench/hazard_detection/hazard_detection_top_tb.sv(60): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /hazard_detection_top/u_hazard_detection_top_tb/#anonblk#68656258#47#4# File: ../../bench/hazard_detection/hazard_detection_top_tb.sv
# ** Warning: (vsim-PLI-3691) ../../bench/hazard_detection/hazard_detection_top_tb.sv(61): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /hazard_detection_top/u_hazard_detection_top_tb/#anonblk#68656258#47#4# File: ../../bench/hazard_detection/hazard_detection_top_tb.sv
# ** Warning: (vsim-PLI-3691) ../../bench/hazard_detection/hazard_detection_top_tb.sv(62): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /hazard_detection_top/u_hazard_detection_top_tb/#anonblk#68656258#47#4# File: ../../bench/hazard_detection/hazard_detection_top_tb.sv
# ** Warning: (vsim-PLI-3691) ../../bench/hazard_detection/hazard_detection_top_tb.sv(63): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /hazard_detection_top/u_hazard_detection_top_tb/#anonblk#68656258#47#4# File: ../../bench/hazard_detection/hazard_detection_top_tb.sv
# ** Warning: (vsim-PLI-3691) ../../bench/hazard_detection/hazard_detection_top_tb.sv(64): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /hazard_detection_top/u_hazard_detection_top_tb/#anonblk#68656258#47#4# File: ../../bench/hazard_detection/hazard_detection_top_tb.sv
# ** Warning: (vsim-PLI-3691) ../../bench/hazard_detection/hazard_detection_top_tb.sv(65): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /hazard_detection_top/u_hazard_detection_top_tb/#anonblk#68656258#47#4# File: ../../bench/hazard_detection/hazard_detection_top_tb.sv
# toggle add -full sim:/hazard_detection_top/uut/*
# 0
#  run -all
# ************* TEST hazard_r0 PASSED!!!
# ************* TEST hazard_r1 PASSED!!!
# ************* TEST hazard_r2 PASSED!!!
# ************* TEST hazard_r3 PASSED!!!
# ************* TEST hazard_r4 PASSED!!!
# ************* TEST hazard_r5 PASSED!!!
# ************* TEST hazard_r6 PASSED!!!
# ************* TEST hazard_r7 PASSED!!!
# ************* TEST hazard_detection PASSED!!!
# *********** HAZARD DETECTION UNIT TESTCASES PASSED!!!! *********** 
# ** Note: $stop    : ../../bench/hazard_detection/hazard_detection_top_tb.sv(90)
#    Time: 18175 ns  Iteration: 1  Instance: /hazard_detection_top/u_hazard_detection_top_tb
# Break in Module hazard_detection_top_tb at ../../bench/hazard_detection/hazard_detection_top_tb.sv line 90
# Stopped at ../../bench/hazard_detection/hazard_detection_top_tb.sv line 90
#   coverage report -instance /hazard_detection_top/uut
# Coverage Report Summary Data by instance
# 
# =================================================================================
# === Instance: /hazard_detection_top/uut
# === Design Unit: work.hazard_detection_unit
# =================================================================================
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                            4         4         0     100.0
#     Branches                         4         4         0     100.0
#     FEC Condition Terms              8         8         0     100.0
#     FEC Expression Terms             0         0         0     100.0
#     Toggle Bins                      2         2         0     100.0
# 
# 
# Total Coverage By Instance (filtered view): 100.0%
# 
# 
#  fcover report -r /hazard_detection_top/uut/*
# 
# DIRECTIVE COVERAGE:
# ---------------------------------------------------------------------------------------------
# Name                                     Design Design   Lang File(Line)      Count Status    
#                                          Unit   UnitType                                      
# ---------------------------------------------------------------------------------------------
# /hazard_detection_top/uut/u_assertions/stall_length_c 
#                                          hazard_detection_assertions Verilog  SVA  ../../bench/hazard_detection/hazard_detection_assertions.sv(18)
#                                                                                  96 Covered   
# /hazard_detection_top/uut/u_assertions/stall_operation_c 
#                                          hazard_detection_assertions Verilog  SVA  ../../bench/hazard_detection/hazard_detection_assertions.sv(34)
#                                                                                  96 Covered   
# /hazard_detection_top/uut/u_assertions/stall_operation_backwards_c 
#                                          hazard_detection_assertions Verilog  SVA  ../../bench/hazard_detection/hazard_detection_assertions.sv(41)
#                                                                                  96 Covered   
# 
# TOTAL DIRECTIVE COVERAGE: 100.0%  COVERS: 3
# 
# ASSERTION RESULTS:
# -------------------------------------------------------
# Name                 File(Line)           Failure Pass 
#                                           Count   Count 
# -------------------------------------------------------
# /hazard_detection_top/uut/u_assertions/assert__stall_operation_backwards
#                      ../../bench/hazard_detection/hazard_detection_assertions.sv(40)       0     1
# /hazard_detection_top/uut/u_assertions/assert__stall_operation
#                      ../../bench/hazard_detection/hazard_detection_assertions.sv(33)       0     1
# /hazard_detection_top/uut/u_assertions/assert__stall_length
#                      ../../bench/hazard_detection/hazard_detection_assertions.sv(17)       0     1
# 
#  quit
# End time: 12:44:45 on Mar 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
