# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../Lab4A.srcs/sources_1/new/xycounter.sv"
sv xil_defaultlib  "../../../Lab4A.srcs/sim_4/new/xycounter_test.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
