#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec  2 08:04:35 2019
# Process ID: 14716
# Current directory: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16028 C:\Users\tran0966\Downloads\Lab6-16BitMultiplier.xpr\Lab6-16BitMultiplier\Lab6-16BitMultiplier.xpr
# Log file: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/vivado.log
# Journal file: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Admin/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12284-DESKTOP-OUBNFE4/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec  2 08:05:07 2019] Launched synth_1...
Run output will be captured here: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec  2 08:07:59 2019] Launched synth_1...
Run output will be captured here: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Mon Dec  2 08:08:57 2019] Launched impl_1...
Run output will be captured here: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec  2 08:18:09 2019] Launched synth_1...
Run output will be captured here: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec  2 08:27:40 2019] Launched synth_1...
Run output will be captured here: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec  2 08:31:17 2019] Launched synth_1...
Run output will be captured here: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec  2 08:57:43 2019] Launched synth_1...
Run output will be captured here: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec  2 09:01:57 2019] Launched synth_1...
Run output will be captured here: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec  2 09:03:56 2019] Launched synth_1...
Run output will be captured here: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec  2 09:05:29 2019] Launched synth_1...
Run output will be captured here: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 12
[Mon Dec  2 09:08:01 2019] Launched synth_1...
Run output will be captured here: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/synth_1/runme.log
[Mon Dec  2 09:08:01 2019] Launched impl_1...
Run output will be captured here: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec  2 09:24:14 2019] Launched synth_1...
Run output will be captured here: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Mon Dec  2 09:24:50 2019] Launched impl_1...
Run output will be captured here: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_MULTIPLIER_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_MULTIPLIER_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COUNTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTIPLIER_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUMMER_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_MULTIPLIER_16
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xelab -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MULTIPLIER_16_behav xil_defaultlib.sim_MULTIPLIER_16 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MULTIPLIER_16_behav xil_defaultlib.sim_MULTIPLIER_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_IN' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFT_LOAD' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OPT1' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:57]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'P_OUT' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:64]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v" Line 1. Module MULTIPLIER_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" Line 1. Module MUX_16_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" Line 1. Module MUX_16_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" Line 2. Module SHIFTREGISTER_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v" Line 1. Module SUMMER_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v" Line 1. Module MUX_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" Line 1. Module COUNTER_17 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" Line 2. Module SHIFTREGISTER_17 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_16_8
Compiling module xil_defaultlib.SHIFTREGISTER_8
Compiling module xil_defaultlib.SUMMER_8
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.COUNTER_17
Compiling module xil_defaultlib.SHIFTREGISTER_17
Compiling module xil_defaultlib.MULTIPLIER_16
Compiling module xil_defaultlib.sim_MULTIPLIER_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_MULTIPLIER_16_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xsim.dir/sim_MULTIPLIER_16_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  2 09:28:25 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_MULTIPLIER_16_behav -key {Behavioral:sim_1:Functional:sim_MULTIPLIER_16} -tclbatch {sim_MULTIPLIER_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_MULTIPLIER_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_MULTIPLIER_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 986.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_MULTIPLIER_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_MULTIPLIER_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COUNTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTIPLIER_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUMMER_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_MULTIPLIER_16
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:41]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xelab -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MULTIPLIER_16_behav xil_defaultlib.sim_MULTIPLIER_16 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MULTIPLIER_16_behav xil_defaultlib.sim_MULTIPLIER_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_IN' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFT_LOAD' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OPT1' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:57]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'P_OUT' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:64]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v" Line 1. Module MULTIPLIER_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" Line 1. Module MUX_16_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" Line 1. Module MUX_16_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" Line 2. Module SHIFTREGISTER_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v" Line 1. Module SUMMER_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v" Line 1. Module MUX_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" Line 1. Module COUNTER_17 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" Line 2. Module SHIFTREGISTER_17 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_16_8
Compiling module xil_defaultlib.SHIFTREGISTER_8
Compiling module xil_defaultlib.SUMMER_8
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.COUNTER_17
Compiling module xil_defaultlib.SHIFTREGISTER_17
Compiling module xil_defaultlib.MULTIPLIER_16
Compiling module xil_defaultlib.sim_MULTIPLIER_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_MULTIPLIER_16_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_MULTIPLIER_16_behav -key {Behavioral:sim_1:Functional:sim_MULTIPLIER_16} -tclbatch {sim_MULTIPLIER_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_MULTIPLIER_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_MULTIPLIER_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top sim_COUNTER_17 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_COUNTER_17' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_COUNTER_17_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_COUNTER_17
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:36]
ERROR: [VRFC 10-2989] 'START' is not declared [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:35]
ERROR: [VRFC 10-2989] 'MPLICANTin' is not declared [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:36]
ERROR: [VRFC 10-2989] 'MULPLIERin' is not declared [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:37]
ERROR: [VRFC 10-2989] 'START' is not declared [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:42]
ERROR: [VRFC 10-2865] module 'sim_COUNTER_17' ignored due to previous errors [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_COUNTER_17' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_COUNTER_17_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_COUNTER_17
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:36]
ERROR: [VRFC 10-2989] 'MPLICANTin' is not declared [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:36]
ERROR: [VRFC 10-2989] 'MULPLIERin' is not declared [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:37]
ERROR: [VRFC 10-2865] module 'sim_COUNTER_17' ignored due to previous errors [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_COUNTER_17' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_COUNTER_17_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_COUNTER_17
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:36]
ERROR: [VRFC 10-2989] 'MPLICANTin' is not declared [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:36]
ERROR: [VRFC 10-2989] 'MULPLIERin' is not declared [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:37]
ERROR: [VRFC 10-2865] module 'sim_COUNTER_17' ignored due to previous errors [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_COUNTER_17' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_COUNTER_17_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_COUNTER_17
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:36]
ERROR: [VRFC 10-2989] 'MPLICANTin' is not declared [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:36]
ERROR: [VRFC 10-2989] 'MULPLIERin' is not declared [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:37]
ERROR: [VRFC 10-2865] module 'sim_COUNTER_17' ignored due to previous errors [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_COUNTER_17' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_COUNTER_17_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_COUNTER_17
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xelab -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_COUNTER_17_behav xil_defaultlib.sim_COUNTER_17 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_COUNTER_17_behav xil_defaultlib.sim_COUNTER_17 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" Line 1. Module COUNTER_17 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.COUNTER_17
Compiling module xil_defaultlib.sim_COUNTER_17
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_COUNTER_17_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xsim.dir/sim_COUNTER_17_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  2 09:36:55 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_COUNTER_17_behav -key {Behavioral:sim_1:Functional:sim_COUNTER_17} -tclbatch {sim_COUNTER_17.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_COUNTER_17.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_COUNTER_17_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_COUNTER_17' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_COUNTER_17_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COUNTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_COUNTER_17
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_COUNTER_17.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xelab -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_COUNTER_17_behav xil_defaultlib.sim_COUNTER_17 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_COUNTER_17_behav xil_defaultlib.sim_COUNTER_17 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" Line 1. Module COUNTER_17 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.COUNTER_17
Compiling module xil_defaultlib.sim_COUNTER_17
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_COUNTER_17_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_COUNTER_17_behav -key {Behavioral:sim_1:Functional:sim_COUNTER_17} -tclbatch {sim_COUNTER_17.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_COUNTER_17.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_COUNTER_17_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top sim_MULTIPLIER_16 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_MULTIPLIER_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_MULTIPLIER_16_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xelab -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MULTIPLIER_16_behav xil_defaultlib.sim_MULTIPLIER_16 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MULTIPLIER_16_behav xil_defaultlib.sim_MULTIPLIER_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_IN' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFT_LOAD' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OPT1' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:57]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'P_OUT' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:64]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v" Line 1. Module MULTIPLIER_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" Line 1. Module MUX_16_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" Line 1. Module MUX_16_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" Line 2. Module SHIFTREGISTER_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v" Line 1. Module SUMMER_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v" Line 1. Module MUX_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" Line 1. Module COUNTER_17 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" Line 2. Module SHIFTREGISTER_17 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_16_8
Compiling module xil_defaultlib.SHIFTREGISTER_8
Compiling module xil_defaultlib.SUMMER_8
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.COUNTER_17
Compiling module xil_defaultlib.SHIFTREGISTER_17
Compiling module xil_defaultlib.MULTIPLIER_16
Compiling module xil_defaultlib.sim_MULTIPLIER_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_MULTIPLIER_16_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_MULTIPLIER_16_behav -key {Behavioral:sim_1:Functional:sim_MULTIPLIER_16} -tclbatch {sim_MULTIPLIER_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_MULTIPLIER_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_MULTIPLIER_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16_internal.v w ]
add_files -fileset sim_1 C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16_internal.v
update_compile_order -fileset sim_1
set_property top sim_MULTIPLIER_16_internal [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/simulate.log"
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_MULTIPLIER_16_internal' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_MULTIPLIER_16_internal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16_internal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_MULTIPLIER_16_internal
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16_internal.v:97]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xelab -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MULTIPLIER_16_internal_behav xil_defaultlib.sim_MULTIPLIER_16_internal xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MULTIPLIER_16_internal_behav xil_defaultlib.sim_MULTIPLIER_16_internal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_IN' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16_internal.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFT_LOAD' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16_internal.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16_internal.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OPT1' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16_internal.v:79]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'P_OUT' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16_internal.v:86]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" Line 1. Module MUX_16_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" Line 1. Module MUX_16_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" Line 2. Module SHIFTREGISTER_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v" Line 1. Module SUMMER_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v" Line 1. Module MUX_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" Line 1. Module COUNTER_17 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" Line 2. Module SHIFTREGISTER_17 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_16_8
Compiling module xil_defaultlib.SHIFTREGISTER_8
Compiling module xil_defaultlib.SUMMER_8
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.COUNTER_17
Compiling module xil_defaultlib.SHIFTREGISTER_17
Compiling module xil_defaultlib.sim_MULTIPLIER_16_internal
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_MULTIPLIER_16_internal_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xsim.dir/sim_MULTIPLIER_16_internal_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  2 09:43:53 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_MULTIPLIER_16_internal_behav -key {Behavioral:sim_1:Functional:sim_MULTIPLIER_16_internal} -tclbatch {sim_MULTIPLIER_16_internal.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_MULTIPLIER_16_internal.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_MULTIPLIER_16_internal_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.285 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v w ]
add_files -fileset sim_1 C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v
update_compile_order -fileset sim_1
set_property top sim_SHIFTREGISTER_17 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_SHIFTREGISTER_17' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_SHIFTREGISTER_17_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_SHIFTREGISTER_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xelab -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_SHIFTREGISTER_17_behav xil_defaultlib.sim_SHIFTREGISTER_17 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_SHIFTREGISTER_17_behav xil_defaultlib.sim_SHIFTREGISTER_17 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'P_IN_INITIAL' on this module [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v:35]
ERROR: [VRFC 10-3180] cannot find port 'ASYN' on this module [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_SHIFTREGISTER_17' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_SHIFTREGISTER_17_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xelab -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_SHIFTREGISTER_17_behav xil_defaultlib.sim_SHIFTREGISTER_17 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_SHIFTREGISTER_17_behav xil_defaultlib.sim_SHIFTREGISTER_17 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'P_IN_INITIAL' on this module [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v:35]
ERROR: [VRFC 10-3180] cannot find port 'ASYN' on this module [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_SHIFTREGISTER_17' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_SHIFTREGISTER_17_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_SHIFTREGISTER_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xelab -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_SHIFTREGISTER_17_behav xil_defaultlib.sim_SHIFTREGISTER_17 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_SHIFTREGISTER_17_behav xil_defaultlib.sim_SHIFTREGISTER_17 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_IN' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFT_LOAD' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" Line 2. Module SHIFTREGISTER_17 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SHIFTREGISTER_17
Compiling module xil_defaultlib.sim_SHIFTREGISTER_17
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_SHIFTREGISTER_17_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xsim.dir/sim_SHIFTREGISTER_17_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  2 09:52:45 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_SHIFTREGISTER_17_behav -key {Behavioral:sim_1:Functional:sim_SHIFTREGISTER_17} -tclbatch {sim_SHIFTREGISTER_17.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_SHIFTREGISTER_17.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_SHIFTREGISTER_17_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_SHIFTREGISTER_17' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_SHIFTREGISTER_17_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_SHIFTREGISTER_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xelab -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_SHIFTREGISTER_17_behav xil_defaultlib.sim_SHIFTREGISTER_17 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_SHIFTREGISTER_17_behav xil_defaultlib.sim_SHIFTREGISTER_17 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_OUT' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v:30]
ERROR: [VRFC 10-3423] illegal output port connection to 'S_OUT' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_IN' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFT_LOAD' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_SHIFTREGISTER_17' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_SHIFTREGISTER_17_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_SHIFTREGISTER_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xelab -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_SHIFTREGISTER_17_behav xil_defaultlib.sim_SHIFTREGISTER_17 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_SHIFTREGISTER_17_behav xil_defaultlib.sim_SHIFTREGISTER_17 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_IN' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFT_LOAD' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_17.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" Line 2. Module SHIFTREGISTER_17 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SHIFTREGISTER_17
Compiling module xil_defaultlib.sim_SHIFTREGISTER_17
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_SHIFTREGISTER_17_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_SHIFTREGISTER_17_behav -key {Behavioral:sim_1:Functional:sim_SHIFTREGISTER_17} -tclbatch {sim_SHIFTREGISTER_17.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_SHIFTREGISTER_17.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_SHIFTREGISTER_17_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top sim_SHIFTREGISTER_8 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_SHIFTREGISTER_8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_SHIFTREGISTER_8_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_SHIFTREGISTER_8
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xelab -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_SHIFTREGISTER_8_behav xil_defaultlib.sim_SHIFTREGISTER_8 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_SHIFTREGISTER_8_behav xil_defaultlib.sim_SHIFTREGISTER_8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'P_IN_INITIAL' on this module [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_8.v:35]
ERROR: [VRFC 10-3180] cannot find port 'ASYN' on this module [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_8.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_SHIFTREGISTER_8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_SHIFTREGISTER_8_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_SHIFTREGISTER_8
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xelab -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_SHIFTREGISTER_8_behav xil_defaultlib.sim_SHIFTREGISTER_8 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_SHIFTREGISTER_8_behav xil_defaultlib.sim_SHIFTREGISTER_8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_IN' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_8.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFT_LOAD' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_SHIFTREGISTER_8.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" Line 2. Module SHIFTREGISTER_8 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SHIFTREGISTER_8
Compiling module xil_defaultlib.sim_SHIFTREGISTER_8
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_SHIFTREGISTER_8_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/xsim.dir/sim_SHIFTREGISTER_8_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  2 09:56:25 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_SHIFTREGISTER_8_behav -key {Behavioral:sim_1:Functional:sim_SHIFTREGISTER_8} -tclbatch {sim_SHIFTREGISTER_8.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_SHIFTREGISTER_8.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_SHIFTREGISTER_8_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.285 ; gain = 0.000
set_property top sim_MULTIPLIER_16 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/simulate.log"
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_MULTIPLIER_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_MULTIPLIER_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COUNTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTIPLIER_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTREGISTER_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUMMER_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_MULTIPLIER_16
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v:41]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
"xelab -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MULTIPLIER_16_behav xil_defaultlib.sim_MULTIPLIER_16 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6d2998175db34af391ef618f7466def4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MULTIPLIER_16_behav xil_defaultlib.sim_MULTIPLIER_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_IN' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFT_LOAD' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OPT1' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:57]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'P_OUT' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:64]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v" Line 1. Module MULTIPLIER_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" Line 1. Module MUX_16_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v" Line 1. Module MUX_16_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v" Line 2. Module SHIFTREGISTER_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v" Line 1. Module SUMMER_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v" Line 1. Module MUX_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v" Line 1. Module COUNTER_17 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v" Line 2. Module SHIFTREGISTER_17 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_16_8
Compiling module xil_defaultlib.SHIFTREGISTER_8
Compiling module xil_defaultlib.SUMMER_8
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.COUNTER_17
Compiling module xil_defaultlib.SHIFTREGISTER_17
Compiling module xil_defaultlib.MULTIPLIER_16
Compiling module xil_defaultlib.sim_MULTIPLIER_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_MULTIPLIER_16_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_MULTIPLIER_16_behav -key {Behavioral:sim_1:Functional:sim_MULTIPLIER_16} -tclbatch {sim_MULTIPLIER_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_MULTIPLIER_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_MULTIPLIER_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/synth_1

launch_runs synth_1 -jobs 12
[Mon Dec  2 09:59:27 2019] Launched synth_1...
Run output will be captured here: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Mon Dec  2 10:00:10 2019] Launched impl_1...
Run output will be captured here: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1862.063 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1862.063 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1862.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1987.656 ; gain = 961.371
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Dec  2 10:02:20 2019] Launched impl_1...
Run output will be captured here: C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/impl_1/runme.log
archive_project C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier.xpr.zip -temp_dir C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/.Xil/Vivado-14716-ECE-LAB108 -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/.Xil/Vivado-14716-ECE-LAB108' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/.Xil/Vivado-14716-ECE-LAB108/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
