#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr 21 17:59:24 2019
# Process ID: 11372
# Current directory: P:/Courses/CMPEN331/Lab5/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3960 P:\Courses\CMPEN331\Lab5\Lab5\Lab5.xpr
# Log file: P:/Courses/CMPEN331/Lab5/Lab5/vivado.log
# Journal file: P:/Courses/CMPEN331/Lab5/Lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project P:/Courses/CMPEN331/Lab5/Lab5/Lab5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
file mkdir P:/Courses/CMPEN331/Lab5/Lab5/Lab5.srcs/sources_1/new
close [ open P:/Courses/CMPEN331/Lab5/Lab5/Lab5.srcs/sources_1/new/mux3.v w ]
add_files P:/Courses/CMPEN331/Lab5/Lab5/Lab5.srcs/sources_1/new/mux3.v
update_compile_order -fileset sources_1
update_ip_catalog
update_ip_catalog
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/Courses/CMPEN331/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/Courses/CMPEN331/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/instructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/instructionExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionExecute
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/instructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab5/Lab5/Lab5.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/programCounterAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounterAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/signExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/Courses/CMPEN331/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto facf6fb180ce4388add124a8d9341a8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port d [P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sim_1/new/testbench.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.programCounterAdder
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.instructionFetch
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.signExtension
Compiling module xil_defaultlib.instructionDecode
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.instructionExecute
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source P:/Courses/CMPEN331/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 21 19:06:52 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 964.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/Courses/CMPEN331/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.203 ; gain = 35.152
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1001.266 ; gain = 36.758
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/Courses/CMPEN331/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/Courses/CMPEN331/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/instructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/instructionExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionExecute
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/instructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab5/Lab5/Lab5.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/programCounterAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounterAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/signExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/Courses/CMPEN331/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto facf6fb180ce4388add124a8d9341a8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.programCounterAdder
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.instructionFetch
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.signExtension
Compiling module xil_defaultlib.instructionDecode
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.instructionExecute
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/Courses/CMPEN331/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1008.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/Courses/CMPEN331/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/Courses/CMPEN331/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/instructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/instructionExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionExecute
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/instructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab5/Lab5/Lab5.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/programCounterAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounterAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sources_1/new/signExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/Courses/CMPEN331/Lab4/Lab4/Lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/Courses/CMPEN331/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto facf6fb180ce4388add124a8d9341a8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.programCounterAdder
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.instructionFetch
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.signExtension
Compiling module xil_defaultlib.instructionDecode
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.instructionExecute
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/Courses/CMPEN331/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.133 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 19:45:46 2019...
