$date
	Tue Oct 15 23:43:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_rename_record_table $end
$var wire 1 ! table_full $end
$var wire 1 " table_empty $end
$var wire 8 # data_out [7:0] $end
$var reg 1 $ clk $end
$var reg 8 % data_in [7:0] $end
$var reg 1 & read_enable $end
$var reg 1 ' reset $end
$var reg 1 ( write_enable $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 8 ) data_in [7:0] $end
$var wire 1 & read_enable $end
$var wire 1 ' reset $end
$var wire 1 ( write_enable $end
$var wire 1 ! table_full $end
$var wire 1 " table_empty $end
$var reg 8 * data_out [7:0] $end
$var reg 3 + element_count [2:0] $end
$var reg 2 , read_pointer [1:0] $end
$var reg 2 - write_pointer [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
b0 +
bx *
b0 )
0(
1'
0&
b0 %
0$
bx #
1"
0!
$end
#5000
1$
#10000
0$
0'
#15000
1$
#20000
0$
1'
#25000
1$
#30000
0$
0'
#35000
1$
#40000
0$
1(
b100100 %
b100100 )
#45000
0"
b1 +
b1 -
1$
#50000
0$
b10000001 %
b10000001 )
#55000
b10 +
b10 -
1$
#60000
0$
b1001 %
b1001 )
#65000
b11 +
b11 -
1$
#70000
0$
b1100011 %
b1100011 )
#75000
1!
b100 +
b0 -
1$
#80000
0$
b1101 %
b1101 )
#85000
1$
#90000
0$
#95000
1$
#100000
0$
0(
