# pipelined_divider
a module that will take a generic width A and B and implement a pipelined divider to produce a quotient and remainder.

The module will also take in a generic clock latency to determine how many stages get latched
