# Summary

- [Overview and Prerequisites](./1_overview.md)
    - [Review of RISC-V Instruction Set, 2's complement and Hex Calculations](./1.1_hex_2scomplement_rv32i.md)
    - [Review of Single Cycle Processor Components](./1.2_components_review.md)
        - [Single Register](./1.2.1_single_register.md)
        - [ROM](./1.2.2_rom.md)
        - [Register File](./1.2.3_register_file.md)
        - [PC](./1.2.4_pc.md)
        - [ALU](./1.2.5_alu.md)
- [Circuit Timing](./2_timing.md)
    - [Gates and Chips Operate with a Propagation Delay](./2.1_propagation_delay.md)
    - [Propagation Delay Poses an Upper Limit to the Speed of RTL Circuits](./2.2_rtl.md)
    - [Keeping Track of the Dynamic Behaviour of RTL Circuits with Diagrams](./2.3_diagramma_rtl.md)
    - [Introduction to the Pipelined Processor](./2.4_pipeline.md)
- [Building the Pipelined Processor](./3_building_the_pipeline.md)
    - [Grouping the Components of the Single-Cycle Processor into Stages](./3.1_from_singlecycle.md)
    - [An Overview of how Each Inctruction Activates Each Stage](./3.2_stages.md)
- [Executing Programs on the Pipelined Register](./4_demos.md)
    - [DEMO - Meaningless Program](./4.1_simple_meaningless_program.md)
    - [DEMO - Program Towards Hazards](./4.2_towards_hazards.md)
    - [Assignment on Hazards](./4.3_assignments.md)
- [RV32IMAC Cheat Sheet](./5_appendix.md)