sys = {
    lineSize = 64;
    frequency = 2100;
 
    cores = {
        CPU = {
            type = "OOO";
cores = 1;
            icache = "l1i_CPU";
            dcache = "l1d_CPU";
        };
    };
 
    caches = {
        l1d_CPU = {
caches = 1;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };
 
        l1i_CPU = {
caches = 1;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };
 
        l2_CPU = {
caches = 1;
            size = 1048576;
            latency = 14;
            array = {
                type = "SetAssoc";
                ways = 16;
            };
            children = "l1i_CPU|l1d_CPU";
        };
 
        l3 = {
caches = 1;
            banks = 12;
            size = 17301504;
            latency = 77;
 
            array = {
                type = "SetAssoc";
                hash = "H3";
                ways = 11;
            };
            children = "l2_CPU";
        };
    };
 
    mem = {
        type = "DDR";
        controllers = 6;
        tech = "DDR3-1666-CL11";
    };
};
 
sim = {
    phaseLength = 10000;
    //maxTotalInstrs = 1000000000000L;
    statsPhaseInterval = 1000;
    printHierarchy = true;
};
 
process0 = {
    command = "/tmp/lu.A.x";
    //command = "ls";
};