
nucleo_f411re_uart2_printf_uart6_wifi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048a4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c8  08004a44  08004a44  00005a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800510c  0800510c  00007068  2**0
                  CONTENTS
  4 .ARM          00000008  0800510c  0800510c  0000610c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005114  08005114  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005114  08005114  00006114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005118  08005118  00006118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800511c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a90  20000068  08005184  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000af8  08005184  00007af8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009381  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c69  00000000  00000000  00010419  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000830  00000000  00000000  00012088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000637  00000000  00000000  000128b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016a70  00000000  00000000  00012eef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a617  00000000  00000000  0002995f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087bf8  00000000  00000000  00033f76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bbb6e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d0c  00000000  00000000  000bbbb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  000be8c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004a2c 	.word	0x08004a2c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08004a2c 	.word	0x08004a2c

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <esp_at_command>:
static uint8_t data;
//static cb_data_t cb_data;
cb_data_t cb_data;
UART_HandleTypeDef huart6;
static int esp_at_command(uint8_t *cmd, uint8_t *resp, uint16_t *length, int16_t time_out)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b084      	sub	sp, #16
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	60f8      	str	r0, [r7, #12]
 80005a8:	60b9      	str	r1, [r7, #8]
 80005aa:	607a      	str	r2, [r7, #4]
 80005ac:	807b      	strh	r3, [r7, #2]
    *length = 0;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	2200      	movs	r2, #0
 80005b2:	801a      	strh	r2, [r3, #0]
    memset(resp, 0x00, MAX_UART_RX_BUFFER);
 80005b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005b8:	2100      	movs	r1, #0
 80005ba:	68b8      	ldr	r0, [r7, #8]
 80005bc:	f003 f9aa 	bl	8003914 <memset>
    memset(&cb_data, 0x00, sizeof(cb_data_t));
 80005c0:	f240 4202 	movw	r2, #1026	@ 0x402
 80005c4:	2100      	movs	r1, #0
 80005c6:	4827      	ldr	r0, [pc, #156]	@ (8000664 <esp_at_command+0xc4>)
 80005c8:	f003 f9a4 	bl	8003914 <memset>
    if(HAL_UART_Transmit(&huart6, cmd, strlen((char *)cmd), 100) != HAL_OK)
 80005cc:	68f8      	ldr	r0, [r7, #12]
 80005ce:	f7ff fe11 	bl	80001f4 <strlen>
 80005d2:	4603      	mov	r3, r0
 80005d4:	b29a      	uxth	r2, r3
 80005d6:	2364      	movs	r3, #100	@ 0x64
 80005d8:	68f9      	ldr	r1, [r7, #12]
 80005da:	4823      	ldr	r0, [pc, #140]	@ (8000668 <esp_at_command+0xc8>)
 80005dc:	f001 ff62 	bl	80024a4 <HAL_UART_Transmit>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d031      	beq.n	800064a <esp_at_command+0xaa>
        return -1;
 80005e6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ea:	e037      	b.n	800065c <esp_at_command+0xbc>

    while(time_out > 0)
    {
        if(cb_data.length >= MAX_UART_RX_BUFFER)
 80005ec:	4b1d      	ldr	r3, [pc, #116]	@ (8000664 <esp_at_command+0xc4>)
 80005ee:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80005f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80005f6:	d302      	bcc.n	80005fe <esp_at_command+0x5e>
            return -2;
 80005f8:	f06f 0301 	mvn.w	r3, #1
 80005fc:	e02e      	b.n	800065c <esp_at_command+0xbc>
        else if(strstr((char *)cb_data.buf, "ERROR") != NULL)
 80005fe:	491b      	ldr	r1, [pc, #108]	@ (800066c <esp_at_command+0xcc>)
 8000600:	4818      	ldr	r0, [pc, #96]	@ (8000664 <esp_at_command+0xc4>)
 8000602:	f003 fa0b 	bl	8003a1c <strstr>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d002      	beq.n	8000612 <esp_at_command+0x72>
            return -3;
 800060c:	f06f 0302 	mvn.w	r3, #2
 8000610:	e024      	b.n	800065c <esp_at_command+0xbc>
        else if(strstr((char *)cb_data.buf, "OK") != NULL)
 8000612:	4917      	ldr	r1, [pc, #92]	@ (8000670 <esp_at_command+0xd0>)
 8000614:	4813      	ldr	r0, [pc, #76]	@ (8000664 <esp_at_command+0xc4>)
 8000616:	f003 fa01 	bl	8003a1c <strstr>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d00d      	beq.n	800063c <esp_at_command+0x9c>
        {
            memcpy(resp, cb_data.buf, cb_data.length);
 8000620:	4b10      	ldr	r3, [pc, #64]	@ (8000664 <esp_at_command+0xc4>)
 8000622:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000626:	461a      	mov	r2, r3
 8000628:	490e      	ldr	r1, [pc, #56]	@ (8000664 <esp_at_command+0xc4>)
 800062a:	68b8      	ldr	r0, [r7, #8]
 800062c:	f003 fa87 	bl	8003b3e <memcpy>
            *length = cb_data.length;
 8000630:	4b0c      	ldr	r3, [pc, #48]	@ (8000664 <esp_at_command+0xc4>)
 8000632:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	801a      	strh	r2, [r3, #0]

            break;
 800063a:	e00a      	b.n	8000652 <esp_at_command+0xb2>
        }

        time_out -= 10;
 800063c:	887b      	ldrh	r3, [r7, #2]
 800063e:	3b0a      	subs	r3, #10
 8000640:	b29b      	uxth	r3, r3
 8000642:	807b      	strh	r3, [r7, #2]
        HAL_Delay(10);
 8000644:	200a      	movs	r0, #10
 8000646:	f000 fedf 	bl	8001408 <HAL_Delay>
    while(time_out > 0)
 800064a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800064e:	2b00      	cmp	r3, #0
 8000650:	dccc      	bgt.n	80005ec <esp_at_command+0x4c>
    }
    HAL_Delay(500);
 8000652:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000656:	f000 fed7 	bl	8001408 <HAL_Delay>
    return 0;
 800065a:	2300      	movs	r3, #0
}
 800065c:	4618      	mov	r0, r3
 800065e:	3710      	adds	r7, #16
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	20000514 	.word	0x20000514
 8000668:	20000918 	.word	0x20000918
 800066c:	08004a44 	.word	0x08004a44
 8000670:	08004a4c 	.word	0x08004a4c

08000674 <esp_reset>:

static int esp_reset(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
    uint16_t length = 0;
 800067a:	2300      	movs	r3, #0
 800067c:	80fb      	strh	r3, [r7, #6]
    if(esp_at_command((uint8_t *)"AT+RST\r\n", (uint8_t *)response, &length, 1000) != 0)
 800067e:	1dba      	adds	r2, r7, #6
 8000680:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000684:	490a      	ldr	r1, [pc, #40]	@ (80006b0 <esp_reset+0x3c>)
 8000686:	480b      	ldr	r0, [pc, #44]	@ (80006b4 <esp_reset+0x40>)
 8000688:	f7ff ff8a 	bl	80005a0 <esp_at_command>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d002      	beq.n	8000698 <esp_reset+0x24>
    {
       return -1;
 8000692:	f04f 33ff 	mov.w	r3, #4294967295
 8000696:	e007      	b.n	80006a8 <esp_reset+0x34>
    }
    return esp_at_command((uint8_t *)"AT\r\n", (uint8_t *)response, &length, 1000);
 8000698:	1dba      	adds	r2, r7, #6
 800069a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800069e:	4904      	ldr	r1, [pc, #16]	@ (80006b0 <esp_reset+0x3c>)
 80006a0:	4805      	ldr	r0, [pc, #20]	@ (80006b8 <esp_reset+0x44>)
 80006a2:	f7ff ff7d 	bl	80005a0 <esp_at_command>
 80006a6:	4603      	mov	r3, r0
}
 80006a8:	4618      	mov	r0, r3
 80006aa:	3708      	adds	r7, #8
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	20000094 	.word	0x20000094
 80006b4:	08004a50 	.word	0x08004a50
 80006b8:	08004a5c 	.word	0x08004a5c

080006bc <request_ip_addr>:

    return 0;
}

static int request_ip_addr(uint8_t is_debug)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b086      	sub	sp, #24
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	71fb      	strb	r3, [r7, #7]
    uint16_t length = 0;
 80006c6:	2300      	movs	r3, #0
 80006c8:	817b      	strh	r3, [r7, #10]

    if(esp_at_command((uint8_t *)"AT+CIFSR\r\n", (uint8_t *)response, &length, 1000) != 0)
 80006ca:	f107 020a 	add.w	r2, r7, #10
 80006ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006d2:	492d      	ldr	r1, [pc, #180]	@ (8000788 <request_ip_addr+0xcc>)
 80006d4:	482d      	ldr	r0, [pc, #180]	@ (800078c <request_ip_addr+0xd0>)
 80006d6:	f7ff ff63 	bl	80005a0 <esp_at_command>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d003      	beq.n	80006e8 <request_ip_addr+0x2c>
        printf("request ip_addr command fail\r\n");
 80006e0:	482b      	ldr	r0, [pc, #172]	@ (8000790 <request_ip_addr+0xd4>)
 80006e2:	f003 f817 	bl	8003714 <puts>
 80006e6:	e049      	b.n	800077c <request_ip_addr+0xc0>
    else
    {
        char *line = strtok(response, "\r\n");
 80006e8:	492a      	ldr	r1, [pc, #168]	@ (8000794 <request_ip_addr+0xd8>)
 80006ea:	4827      	ldr	r0, [pc, #156]	@ (8000788 <request_ip_addr+0xcc>)
 80006ec:	f003 f93a 	bl	8003964 <strtok>
 80006f0:	6178      	str	r0, [r7, #20]

        if(is_debug)
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d03e      	beq.n	8000776 <request_ip_addr+0xba>
        {
            for(int i = 0 ; i < length ; i++)
 80006f8:	2300      	movs	r3, #0
 80006fa:	613b      	str	r3, [r7, #16]
 80006fc:	e009      	b.n	8000712 <request_ip_addr+0x56>
                printf("%c", response[i]);
 80006fe:	4a22      	ldr	r2, [pc, #136]	@ (8000788 <request_ip_addr+0xcc>)
 8000700:	693b      	ldr	r3, [r7, #16]
 8000702:	4413      	add	r3, r2
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	4618      	mov	r0, r3
 8000708:	f002 ffa6 	bl	8003658 <putchar>
            for(int i = 0 ; i < length ; i++)
 800070c:	693b      	ldr	r3, [r7, #16]
 800070e:	3301      	adds	r3, #1
 8000710:	613b      	str	r3, [r7, #16]
 8000712:	897b      	ldrh	r3, [r7, #10]
 8000714:	461a      	mov	r2, r3
 8000716:	693b      	ldr	r3, [r7, #16]
 8000718:	4293      	cmp	r3, r2
 800071a:	dbf0      	blt.n	80006fe <request_ip_addr+0x42>
        }

        while(line != NULL)
 800071c:	e02b      	b.n	8000776 <request_ip_addr+0xba>
        {
            if(strstr(line, "CIFSR:STAIP") != NULL)
 800071e:	491e      	ldr	r1, [pc, #120]	@ (8000798 <request_ip_addr+0xdc>)
 8000720:	6978      	ldr	r0, [r7, #20]
 8000722:	f003 f97b 	bl	8003a1c <strstr>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d01f      	beq.n	800076c <request_ip_addr+0xb0>
            {
                char *ip;

                strtok(line, "\"");
 800072c:	491b      	ldr	r1, [pc, #108]	@ (800079c <request_ip_addr+0xe0>)
 800072e:	6978      	ldr	r0, [r7, #20]
 8000730:	f003 f918 	bl	8003964 <strtok>
                ip = strtok(NULL, "\"");
 8000734:	4919      	ldr	r1, [pc, #100]	@ (800079c <request_ip_addr+0xe0>)
 8000736:	2000      	movs	r0, #0
 8000738:	f003 f914 	bl	8003964 <strtok>
 800073c:	60f8      	str	r0, [r7, #12]
                if(strcmp(ip, "0.0.0.0") != 0)
 800073e:	4918      	ldr	r1, [pc, #96]	@ (80007a0 <request_ip_addr+0xe4>)
 8000740:	68f8      	ldr	r0, [r7, #12]
 8000742:	f7ff fd4d 	bl	80001e0 <strcmp>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d00f      	beq.n	800076c <request_ip_addr+0xb0>
                {
                    memset(ip_addr, 0x00, sizeof(ip_addr));
 800074c:	2210      	movs	r2, #16
 800074e:	2100      	movs	r1, #0
 8000750:	4814      	ldr	r0, [pc, #80]	@ (80007a4 <request_ip_addr+0xe8>)
 8000752:	f003 f8df 	bl	8003914 <memset>
                    memcpy(ip_addr, ip, strlen(ip));
 8000756:	68f8      	ldr	r0, [r7, #12]
 8000758:	f7ff fd4c 	bl	80001f4 <strlen>
 800075c:	4603      	mov	r3, r0
 800075e:	461a      	mov	r2, r3
 8000760:	68f9      	ldr	r1, [r7, #12]
 8000762:	4810      	ldr	r0, [pc, #64]	@ (80007a4 <request_ip_addr+0xe8>)
 8000764:	f003 f9eb 	bl	8003b3e <memcpy>
                    return 0;
 8000768:	2300      	movs	r3, #0
 800076a:	e009      	b.n	8000780 <request_ip_addr+0xc4>
                }
            }
            line = strtok(NULL, "\r\n");
 800076c:	4909      	ldr	r1, [pc, #36]	@ (8000794 <request_ip_addr+0xd8>)
 800076e:	2000      	movs	r0, #0
 8000770:	f003 f8f8 	bl	8003964 <strtok>
 8000774:	6178      	str	r0, [r7, #20]
        while(line != NULL)
 8000776:	697b      	ldr	r3, [r7, #20]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d1d0      	bne.n	800071e <request_ip_addr+0x62>
        }
    }

    return -1;
 800077c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000780:	4618      	mov	r0, r3
 8000782:	3718      	adds	r7, #24
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	20000094 	.word	0x20000094
 800078c:	08004aa0 	.word	0x08004aa0
 8000790:	08004aac 	.word	0x08004aac
 8000794:	08004a94 	.word	0x08004a94
 8000798:	08004acc 	.word	0x08004acc
 800079c:	08004a9c 	.word	0x08004a9c
 80007a0:	08004a64 	.word	0x08004a64
 80007a4:	20000084 	.word	0x20000084

080007a8 <esp_client_conn>:
int esp_client_conn()
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b092      	sub	sp, #72	@ 0x48
 80007ac:	af00      	add	r7, sp, #0
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 80007ae:	2300      	movs	r3, #0
 80007b0:	60bb      	str	r3, [r7, #8]
 80007b2:	f107 030c 	add.w	r3, r7, #12
 80007b6:	223c      	movs	r2, #60	@ 0x3c
 80007b8:	2100      	movs	r1, #0
 80007ba:	4618      	mov	r0, r3
 80007bc:	f003 f8aa 	bl	8003914 <memset>
  uint16_t length = 0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	80fb      	strh	r3, [r7, #6]
	sprintf(at_cmd,"AT+CIPSTART=\"TCP\",\"%s\",%d\r\n",DST_IP,DST_PORT);
 80007c4:	f107 0008 	add.w	r0, r7, #8
 80007c8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80007cc:	4a09      	ldr	r2, [pc, #36]	@ (80007f4 <esp_client_conn+0x4c>)
 80007ce:	490a      	ldr	r1, [pc, #40]	@ (80007f8 <esp_client_conn+0x50>)
 80007d0:	f002 ffa8 	bl	8003724 <siprintf>
	esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000);					//CONNECT
 80007d4:	1dba      	adds	r2, r7, #6
 80007d6:	f107 0008 	add.w	r0, r7, #8
 80007da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007de:	4907      	ldr	r1, [pc, #28]	@ (80007fc <esp_client_conn+0x54>)
 80007e0:	f7ff fede 	bl	80005a0 <esp_at_command>

	esp_send_data("["LOGID":"PASSWD"]");
 80007e4:	4806      	ldr	r0, [pc, #24]	@ (8000800 <esp_client_conn+0x58>)
 80007e6:	f000 f919 	bl	8000a1c <esp_send_data>
	return 0;
 80007ea:	2300      	movs	r3, #0
}
 80007ec:	4618      	mov	r0, r3
 80007ee:	3748      	adds	r7, #72	@ 0x48
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	08004ad8 	.word	0x08004ad8
 80007f8:	08004ae4 	.word	0x08004ae4
 80007fc:	20000094 	.word	0x20000094
 8000800:	08004b00 	.word	0x08004b00

08000804 <drv_esp_init>:

int drv_esp_init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
    huart6.Instance = USART6;
 8000808:	4b18      	ldr	r3, [pc, #96]	@ (800086c <drv_esp_init+0x68>)
 800080a:	4a19      	ldr	r2, [pc, #100]	@ (8000870 <drv_esp_init+0x6c>)
 800080c:	601a      	str	r2, [r3, #0]
    huart6.Init.BaudRate = 38400;
 800080e:	4b17      	ldr	r3, [pc, #92]	@ (800086c <drv_esp_init+0x68>)
 8000810:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000814:	605a      	str	r2, [r3, #4]
    huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000816:	4b15      	ldr	r3, [pc, #84]	@ (800086c <drv_esp_init+0x68>)
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
    huart6.Init.StopBits = UART_STOPBITS_1;
 800081c:	4b13      	ldr	r3, [pc, #76]	@ (800086c <drv_esp_init+0x68>)
 800081e:	2200      	movs	r2, #0
 8000820:	60da      	str	r2, [r3, #12]
    huart6.Init.Parity = UART_PARITY_NONE;
 8000822:	4b12      	ldr	r3, [pc, #72]	@ (800086c <drv_esp_init+0x68>)
 8000824:	2200      	movs	r2, #0
 8000826:	611a      	str	r2, [r3, #16]
    huart6.Init.Mode = UART_MODE_TX_RX;
 8000828:	4b10      	ldr	r3, [pc, #64]	@ (800086c <drv_esp_init+0x68>)
 800082a:	220c      	movs	r2, #12
 800082c:	615a      	str	r2, [r3, #20]
    huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800082e:	4b0f      	ldr	r3, [pc, #60]	@ (800086c <drv_esp_init+0x68>)
 8000830:	2200      	movs	r2, #0
 8000832:	619a      	str	r2, [r3, #24]
    huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000834:	4b0d      	ldr	r3, [pc, #52]	@ (800086c <drv_esp_init+0x68>)
 8000836:	2200      	movs	r2, #0
 8000838:	61da      	str	r2, [r3, #28]
    if(HAL_UART_Init(&huart6) != HAL_OK)
 800083a:	480c      	ldr	r0, [pc, #48]	@ (800086c <drv_esp_init+0x68>)
 800083c:	f001 fde2 	bl	8002404 <HAL_UART_Init>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d002      	beq.n	800084c <drv_esp_init+0x48>
        return -1;
 8000846:	f04f 33ff 	mov.w	r3, #4294967295
 800084a:	e00c      	b.n	8000866 <drv_esp_init+0x62>

    memset(ip_addr, 0x00, sizeof(ip_addr));
 800084c:	2210      	movs	r2, #16
 800084e:	2100      	movs	r1, #0
 8000850:	4808      	ldr	r0, [pc, #32]	@ (8000874 <drv_esp_init+0x70>)
 8000852:	f003 f85f 	bl	8003914 <memset>
    HAL_UART_Receive_IT(&huart6, &data, 1);
 8000856:	2201      	movs	r2, #1
 8000858:	4907      	ldr	r1, [pc, #28]	@ (8000878 <drv_esp_init+0x74>)
 800085a:	4804      	ldr	r0, [pc, #16]	@ (800086c <drv_esp_init+0x68>)
 800085c:	f001 fead 	bl	80025ba <HAL_UART_Receive_IT>

    return esp_reset();
 8000860:	f7ff ff08 	bl	8000674 <esp_reset>
 8000864:	4603      	mov	r3, r0
}
 8000866:	4618      	mov	r0, r3
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	20000918 	.word	0x20000918
 8000870:	40011400 	.word	0x40011400
 8000874:	20000084 	.word	0x20000084
 8000878:	20000513 	.word	0x20000513

0800087c <reset_func>:
void reset_func()
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
	printf("esp reset... ");
 8000880:	4808      	ldr	r0, [pc, #32]	@ (80008a4 <reset_func+0x28>)
 8000882:	f002 fed7 	bl	8003634 <iprintf>
	if(esp_reset() == 0)
 8000886:	f7ff fef5 	bl	8000674 <esp_reset>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d103      	bne.n	8000898 <reset_func+0x1c>
			printf("OK\r\n");
 8000890:	4805      	ldr	r0, [pc, #20]	@ (80008a8 <reset_func+0x2c>)
 8000892:	f002 ff3f 	bl	8003714 <puts>
	else
			printf("fail\r\n");
}
 8000896:	e002      	b.n	800089e <reset_func+0x22>
			printf("fail\r\n");
 8000898:	4804      	ldr	r0, [pc, #16]	@ (80008ac <reset_func+0x30>)
 800089a:	f002 ff3b 	bl	8003714 <puts>
}
 800089e:	bf00      	nop
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	08004b14 	.word	0x08004b14
 80008a8:	08004b24 	.word	0x08004b24
 80008ac:	08004b28 	.word	0x08004b28

080008b0 <ap_conn_func>:
          printf("%c", response[i]);
  }
}

void ap_conn_func(char *ssid, char *passwd)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b094      	sub	sp, #80	@ 0x50
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
 80008b8:	6039      	str	r1, [r7, #0]
  uint16_t length = 0;
 80008ba:	2300      	movs	r3, #0
 80008bc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 80008c0:	2300      	movs	r3, #0
 80008c2:	60fb      	str	r3, [r7, #12]
 80008c4:	f107 0310 	add.w	r3, r7, #16
 80008c8:	223c      	movs	r2, #60	@ 0x3c
 80008ca:	2100      	movs	r1, #0
 80008cc:	4618      	mov	r0, r3
 80008ce:	f003 f821 	bl	8003914 <memset>
  if(ssid == NULL || passwd == NULL)
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d002      	beq.n	80008de <ap_conn_func+0x2e>
 80008d8:	683b      	ldr	r3, [r7, #0]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d103      	bne.n	80008e6 <ap_conn_func+0x36>
  {
      printf("invalid command : ap_conn <ssid> <passwd>\r\n");
 80008de:	4812      	ldr	r0, [pc, #72]	@ (8000928 <ap_conn_func+0x78>)
 80008e0:	f002 ff18 	bl	8003714 <puts>
 80008e4:	e01c      	b.n	8000920 <ap_conn_func+0x70>
      return;
  }

  memset(at_cmd, 0x00, sizeof(at_cmd));
 80008e6:	f107 030c 	add.w	r3, r7, #12
 80008ea:	2240      	movs	r2, #64	@ 0x40
 80008ec:	2100      	movs	r1, #0
 80008ee:	4618      	mov	r0, r3
 80008f0:	f003 f810 	bl	8003914 <memset>
  sprintf(at_cmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid,passwd);
 80008f4:	f107 000c 	add.w	r0, r7, #12
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	687a      	ldr	r2, [r7, #4]
 80008fc:	490b      	ldr	r1, [pc, #44]	@ (800092c <ap_conn_func+0x7c>)
 80008fe:	f002 ff11 	bl	8003724 <siprintf>
  if(esp_at_command((uint8_t *)at_cmd, (uint8_t *)response, &length, 6000) != 0)
 8000902:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 8000906:	f107 000c 	add.w	r0, r7, #12
 800090a:	f241 7370 	movw	r3, #6000	@ 0x1770
 800090e:	4908      	ldr	r1, [pc, #32]	@ (8000930 <ap_conn_func+0x80>)
 8000910:	f7ff fe46 	bl	80005a0 <esp_at_command>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d002      	beq.n	8000920 <ap_conn_func+0x70>
      printf("ap scan command fail\r\n");
 800091a:	4806      	ldr	r0, [pc, #24]	@ (8000934 <ap_conn_func+0x84>)
 800091c:	f002 fefa 	bl	8003714 <puts>
  else
  {
//      for(int i = 0 ; i < length ; i++)
//          printf("%c", response[i]);
  }
}
 8000920:	3750      	adds	r7, #80	@ 0x50
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	08004b6c 	.word	0x08004b6c
 800092c:	08004b98 	.word	0x08004b98
 8000930:	20000094 	.word	0x20000094
 8000934:	08004b54 	.word	0x08004b54

08000938 <HAL_UART_RxCpltCallback>:

    return 0;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]

    if(huart->Instance == USART6)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a23      	ldr	r2, [pc, #140]	@ (80009d4 <HAL_UART_RxCpltCallback+0x9c>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d117      	bne.n	800097a <HAL_UART_RxCpltCallback+0x42>
    {
        if(cb_data.length < MAX_ESP_RX_BUFFER)
 800094a:	4b23      	ldr	r3, [pc, #140]	@ (80009d8 <HAL_UART_RxCpltCallback+0xa0>)
 800094c:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000950:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000954:	d20c      	bcs.n	8000970 <HAL_UART_RxCpltCallback+0x38>
        {
            cb_data.buf[cb_data.length++] = data;
 8000956:	4b20      	ldr	r3, [pc, #128]	@ (80009d8 <HAL_UART_RxCpltCallback+0xa0>)
 8000958:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800095c:	1c5a      	adds	r2, r3, #1
 800095e:	b291      	uxth	r1, r2
 8000960:	4a1d      	ldr	r2, [pc, #116]	@ (80009d8 <HAL_UART_RxCpltCallback+0xa0>)
 8000962:	f8a2 1400 	strh.w	r1, [r2, #1024]	@ 0x400
 8000966:	461a      	mov	r2, r3
 8000968:	4b1c      	ldr	r3, [pc, #112]	@ (80009dc <HAL_UART_RxCpltCallback+0xa4>)
 800096a:	7819      	ldrb	r1, [r3, #0]
 800096c:	4b1a      	ldr	r3, [pc, #104]	@ (80009d8 <HAL_UART_RxCpltCallback+0xa0>)
 800096e:	5499      	strb	r1, [r3, r2]
        }

        HAL_UART_Receive_IT(huart, &data, 1);
 8000970:	2201      	movs	r2, #1
 8000972:	491a      	ldr	r1, [pc, #104]	@ (80009dc <HAL_UART_RxCpltCallback+0xa4>)
 8000974:	6878      	ldr	r0, [r7, #4]
 8000976:	f001 fe20 	bl	80025ba <HAL_UART_Receive_IT>
    }
    if(huart->Instance == USART2)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	4a18      	ldr	r2, [pc, #96]	@ (80009e0 <HAL_UART_RxCpltCallback+0xa8>)
 8000980:	4293      	cmp	r3, r2
 8000982:	d122      	bne.n	80009ca <HAL_UART_RxCpltCallback+0x92>
    {
    	static int i=0;
    	rx2Data[i] = cdata;
 8000984:	4b17      	ldr	r3, [pc, #92]	@ (80009e4 <HAL_UART_RxCpltCallback+0xac>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a17      	ldr	r2, [pc, #92]	@ (80009e8 <HAL_UART_RxCpltCallback+0xb0>)
 800098a:	7811      	ldrb	r1, [r2, #0]
 800098c:	4a17      	ldr	r2, [pc, #92]	@ (80009ec <HAL_UART_RxCpltCallback+0xb4>)
 800098e:	54d1      	strb	r1, [r2, r3]
    	if(rx2Data[i] == '\r')
 8000990:	4b14      	ldr	r3, [pc, #80]	@ (80009e4 <HAL_UART_RxCpltCallback+0xac>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a15      	ldr	r2, [pc, #84]	@ (80009ec <HAL_UART_RxCpltCallback+0xb4>)
 8000996:	5cd3      	ldrb	r3, [r2, r3]
 8000998:	b2db      	uxtb	r3, r3
 800099a:	2b0d      	cmp	r3, #13
 800099c:	d10b      	bne.n	80009b6 <HAL_UART_RxCpltCallback+0x7e>
    	{
    		rx2Data[i] = '\0';
 800099e:	4b11      	ldr	r3, [pc, #68]	@ (80009e4 <HAL_UART_RxCpltCallback+0xac>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	4a12      	ldr	r2, [pc, #72]	@ (80009ec <HAL_UART_RxCpltCallback+0xb4>)
 80009a4:	2100      	movs	r1, #0
 80009a6:	54d1      	strb	r1, [r2, r3]
    		rx2Flag = 1;
 80009a8:	4b11      	ldr	r3, [pc, #68]	@ (80009f0 <HAL_UART_RxCpltCallback+0xb8>)
 80009aa:	2201      	movs	r2, #1
 80009ac:	701a      	strb	r2, [r3, #0]
    		i = 0;
 80009ae:	4b0d      	ldr	r3, [pc, #52]	@ (80009e4 <HAL_UART_RxCpltCallback+0xac>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	601a      	str	r2, [r3, #0]
 80009b4:	e004      	b.n	80009c0 <HAL_UART_RxCpltCallback+0x88>
    	}
    	else
    	{
    		i++;
 80009b6:	4b0b      	ldr	r3, [pc, #44]	@ (80009e4 <HAL_UART_RxCpltCallback+0xac>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	3301      	adds	r3, #1
 80009bc:	4a09      	ldr	r2, [pc, #36]	@ (80009e4 <HAL_UART_RxCpltCallback+0xac>)
 80009be:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(huart, &cdata,1);
 80009c0:	2201      	movs	r2, #1
 80009c2:	4909      	ldr	r1, [pc, #36]	@ (80009e8 <HAL_UART_RxCpltCallback+0xb0>)
 80009c4:	6878      	ldr	r0, [r7, #4]
 80009c6:	f001 fdf8 	bl	80025ba <HAL_UART_Receive_IT>
    }
}
 80009ca:	bf00      	nop
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40011400 	.word	0x40011400
 80009d8:	20000514 	.word	0x20000514
 80009dc:	20000513 	.word	0x20000513
 80009e0:	40004400 	.word	0x40004400
 80009e4:	20000960 	.word	0x20000960
 80009e8:	20000512 	.word	0x20000512
 80009ec:	200004e0 	.word	0x200004e0
 80009f0:	200004dc 	.word	0x200004dc

080009f4 <AiotClient_Init>:


void AiotClient_Init()
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
	reset_func();
 80009f8:	f7ff ff40 	bl	800087c <reset_func>
//	version_func();
	ap_conn_func(SSID,PASS);
 80009fc:	4905      	ldr	r1, [pc, #20]	@ (8000a14 <AiotClient_Init+0x20>)
 80009fe:	4806      	ldr	r0, [pc, #24]	@ (8000a18 <AiotClient_Init+0x24>)
 8000a00:	f7ff ff56 	bl	80008b0 <ap_conn_func>
//	start_esp_server();
//	ip_state_func();
	request_ip_addr(1);
 8000a04:	2001      	movs	r0, #1
 8000a06:	f7ff fe59 	bl	80006bc <request_ip_addr>
	esp_client_conn();
 8000a0a:	f7ff fecd 	bl	80007a8 <esp_client_conn>
//	ip_state_func();
}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	08004f70 	.word	0x08004f70
 8000a18:	08004f00 	.word	0x08004f00

08000a1c <esp_send_data>:

void esp_send_data(char *data)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b094      	sub	sp, #80	@ 0x50
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 8000a24:	2300      	movs	r3, #0
 8000a26:	613b      	str	r3, [r7, #16]
 8000a28:	f107 0314 	add.w	r3, r7, #20
 8000a2c:	223c      	movs	r2, #60	@ 0x3c
 8000a2e:	2100      	movs	r1, #0
 8000a30:	4618      	mov	r0, r3
 8000a32:	f002 ff6f 	bl	8003914 <memset>
  uint16_t length = 0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	81fb      	strh	r3, [r7, #14]
	sprintf(at_cmd,"AT+CIPSEND=%d\r\n",strlen(data));
 8000a3a:	6878      	ldr	r0, [r7, #4]
 8000a3c:	f7ff fbda 	bl	80001f4 <strlen>
 8000a40:	4602      	mov	r2, r0
 8000a42:	f107 0310 	add.w	r3, r7, #16
 8000a46:	490e      	ldr	r1, [pc, #56]	@ (8000a80 <esp_send_data+0x64>)
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f002 fe6b 	bl	8003724 <siprintf>
	if(esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000) == 0)
 8000a4e:	f107 020e 	add.w	r2, r7, #14
 8000a52:	f107 0010 	add.w	r0, r7, #16
 8000a56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a5a:	490a      	ldr	r1, [pc, #40]	@ (8000a84 <esp_send_data+0x68>)
 8000a5c:	f7ff fda0 	bl	80005a0 <esp_at_command>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d107      	bne.n	8000a76 <esp_send_data+0x5a>
	{
			esp_at_command((uint8_t *)data,(uint8_t *)response, &length, 1000);
 8000a66:	f107 020e 	add.w	r2, r7, #14
 8000a6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a6e:	4905      	ldr	r1, [pc, #20]	@ (8000a84 <esp_send_data+0x68>)
 8000a70:	6878      	ldr	r0, [r7, #4]
 8000a72:	f7ff fd95 	bl	80005a0 <esp_at_command>
	}
}
 8000a76:	bf00      	nop
 8000a78:	3750      	adds	r7, #80	@ 0x50
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	08004f7c 	.word	0x08004f7c
 8000a84:	20000094 	.word	0x20000094

08000a88 <drv_uart_init>:

//==================uart2=========================
int drv_uart_init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 8000a8c:	4b14      	ldr	r3, [pc, #80]	@ (8000ae0 <drv_uart_init+0x58>)
 8000a8e:	4a15      	ldr	r2, [pc, #84]	@ (8000ae4 <drv_uart_init+0x5c>)
 8000a90:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 8000a92:	4b13      	ldr	r3, [pc, #76]	@ (8000ae0 <drv_uart_init+0x58>)
 8000a94:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a98:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a9a:	4b11      	ldr	r3, [pc, #68]	@ (8000ae0 <drv_uart_init+0x58>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8000aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae0 <drv_uart_init+0x58>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8000aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae0 <drv_uart_init+0x58>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8000aac:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae0 <drv_uart_init+0x58>)
 8000aae:	220c      	movs	r2, #12
 8000ab0:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ab2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae0 <drv_uart_init+0x58>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ab8:	4b09      	ldr	r3, [pc, #36]	@ (8000ae0 <drv_uart_init+0x58>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 8000abe:	4808      	ldr	r0, [pc, #32]	@ (8000ae0 <drv_uart_init+0x58>)
 8000ac0:	f001 fca0 	bl	8002404 <HAL_UART_Init>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d002      	beq.n	8000ad0 <drv_uart_init+0x48>
        return -1;
 8000aca:	f04f 33ff 	mov.w	r3, #4294967295
 8000ace:	e005      	b.n	8000adc <drv_uart_init+0x54>

    HAL_UART_Receive_IT(&huart2, &cdata,1);
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	4905      	ldr	r1, [pc, #20]	@ (8000ae8 <drv_uart_init+0x60>)
 8000ad4:	4802      	ldr	r0, [pc, #8]	@ (8000ae0 <drv_uart_init+0x58>)
 8000ad6:	f001 fd70 	bl	80025ba <HAL_UART_Receive_IT>
    return 0;
 8000ada:	2300      	movs	r3, #0
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	20000494 	.word	0x20000494
 8000ae4:	40004400 	.word	0x40004400
 8000ae8:	20000512 	.word	0x20000512

08000aec <__io_putchar>:
        return -1;

    return 0;
}
int __io_putchar(int ch)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
    if(HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) == HAL_OK)
 8000af4:	1d39      	adds	r1, r7, #4
 8000af6:	230a      	movs	r3, #10
 8000af8:	2201      	movs	r2, #1
 8000afa:	4807      	ldr	r0, [pc, #28]	@ (8000b18 <__io_putchar+0x2c>)
 8000afc:	f001 fcd2 	bl	80024a4 <HAL_UART_Transmit>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d101      	bne.n	8000b0a <__io_putchar+0x1e>
        return ch;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	e001      	b.n	8000b0e <__io_putchar+0x22>
    return -1;
 8000b0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	20000494 	.word	0x20000494

08000b1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	int ret = 0;
 8000b22:	2300      	movs	r3, #0
 8000b24:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b26:	f000 fbfd 	bl	8001324 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b2a:	f000 f859 	bl	8000be0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b2e:	f000 f8c1 	bl	8000cb4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  ret |= drv_uart_init();
 8000b32:	f7ff ffa9 	bl	8000a88 <drv_uart_init>
 8000b36:	4602      	mov	r2, r0
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	607b      	str	r3, [r7, #4]
  ret |= drv_esp_init();
 8000b3e:	f7ff fe61 	bl	8000804 <drv_esp_init>
 8000b42:	4602      	mov	r2, r0
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	4313      	orrs	r3, r2
 8000b48:	607b      	str	r3, [r7, #4]
  if(ret != 0) Error_Handler();
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <main+0x38>
 8000b50:	f000 f9e6 	bl	8000f20 <Error_Handler>
  printf("Start main() \r\n");
 8000b54:	481b      	ldr	r0, [pc, #108]	@ (8000bc4 <main+0xa8>)
 8000b56:	f002 fddd 	bl	8003714 <puts>
  AiotClient_Init();
 8000b5a:	f7ff ff4b 	bl	80009f4 <AiotClient_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		if(strstr((char *)cb_data.buf,"+IPD") && cb_data.buf[cb_data.length-1] == '\n')
 8000b5e:	491a      	ldr	r1, [pc, #104]	@ (8000bc8 <main+0xac>)
 8000b60:	481a      	ldr	r0, [pc, #104]	@ (8000bcc <main+0xb0>)
 8000b62:	f002 ff5b 	bl	8003a1c <strstr>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d01d      	beq.n	8000ba8 <main+0x8c>
 8000b6c:	4b17      	ldr	r3, [pc, #92]	@ (8000bcc <main+0xb0>)
 8000b6e:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000b72:	3b01      	subs	r3, #1
 8000b74:	4a15      	ldr	r2, [pc, #84]	@ (8000bcc <main+0xb0>)
 8000b76:	5cd3      	ldrb	r3, [r2, r3]
 8000b78:	2b0a      	cmp	r3, #10
 8000b7a:	d115      	bne.n	8000ba8 <main+0x8c>
		{
			//수신포멧  \r\n+IPD,15:[KSH_LIN]HELLO\n
			strcpy(strBuff,strchr((char *)cb_data.buf,'['));
 8000b7c:	215b      	movs	r1, #91	@ 0x5b
 8000b7e:	4813      	ldr	r0, [pc, #76]	@ (8000bcc <main+0xb0>)
 8000b80:	f002 fed0 	bl	8003924 <strchr>
 8000b84:	4603      	mov	r3, r0
 8000b86:	4619      	mov	r1, r3
 8000b88:	4811      	ldr	r0, [pc, #68]	@ (8000bd0 <main+0xb4>)
 8000b8a:	f002 ffd0 	bl	8003b2e <strcpy>
			memset(cb_data.buf,0x0,sizeof(cb_data.buf));
 8000b8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b92:	2100      	movs	r1, #0
 8000b94:	480d      	ldr	r0, [pc, #52]	@ (8000bcc <main+0xb0>)
 8000b96:	f002 febd 	bl	8003914 <memset>
			cb_data.length = 0;
 8000b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000bcc <main+0xb0>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
			esp_event(strBuff);
 8000ba2:	480b      	ldr	r0, [pc, #44]	@ (8000bd0 <main+0xb4>)
 8000ba4:	f000 f918 	bl	8000dd8 <esp_event>
		}
		if(rx2Flag)
 8000ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd4 <main+0xb8>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d0d5      	beq.n	8000b5e <main+0x42>
		{
			printf("recv2 : %s\r\n",rx2Data);
 8000bb2:	4909      	ldr	r1, [pc, #36]	@ (8000bd8 <main+0xbc>)
 8000bb4:	4809      	ldr	r0, [pc, #36]	@ (8000bdc <main+0xc0>)
 8000bb6:	f002 fd3d 	bl	8003634 <iprintf>
			rx2Flag =0;
 8000bba:	4b06      	ldr	r3, [pc, #24]	@ (8000bd4 <main+0xb8>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	701a      	strb	r2, [r3, #0]
		if(strstr((char *)cb_data.buf,"+IPD") && cb_data.buf[cb_data.length-1] == '\n')
 8000bc0:	e7cd      	b.n	8000b5e <main+0x42>
 8000bc2:	bf00      	nop
 8000bc4:	08004f8c 	.word	0x08004f8c
 8000bc8:	08004f9c 	.word	0x08004f9c
 8000bcc:	20000514 	.word	0x20000514
 8000bd0:	20000964 	.word	0x20000964
 8000bd4:	200004dc 	.word	0x200004dc
 8000bd8:	200004e0 	.word	0x200004e0
 8000bdc:	08004fa4 	.word	0x08004fa4

08000be0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b094      	sub	sp, #80	@ 0x50
 8000be4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000be6:	f107 0320 	add.w	r3, r7, #32
 8000bea:	2230      	movs	r2, #48	@ 0x30
 8000bec:	2100      	movs	r1, #0
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f002 fe90 	bl	8003914 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bf4:	f107 030c 	add.w	r3, r7, #12
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	601a      	str	r2, [r3, #0]
 8000bfc:	605a      	str	r2, [r3, #4]
 8000bfe:	609a      	str	r2, [r3, #8]
 8000c00:	60da      	str	r2, [r3, #12]
 8000c02:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c04:	2300      	movs	r3, #0
 8000c06:	60bb      	str	r3, [r7, #8]
 8000c08:	4b28      	ldr	r3, [pc, #160]	@ (8000cac <SystemClock_Config+0xcc>)
 8000c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c0c:	4a27      	ldr	r2, [pc, #156]	@ (8000cac <SystemClock_Config+0xcc>)
 8000c0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c12:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c14:	4b25      	ldr	r3, [pc, #148]	@ (8000cac <SystemClock_Config+0xcc>)
 8000c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c1c:	60bb      	str	r3, [r7, #8]
 8000c1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c20:	2300      	movs	r3, #0
 8000c22:	607b      	str	r3, [r7, #4]
 8000c24:	4b22      	ldr	r3, [pc, #136]	@ (8000cb0 <SystemClock_Config+0xd0>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a21      	ldr	r2, [pc, #132]	@ (8000cb0 <SystemClock_Config+0xd0>)
 8000c2a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000c2e:	6013      	str	r3, [r2, #0]
 8000c30:	4b1f      	ldr	r3, [pc, #124]	@ (8000cb0 <SystemClock_Config+0xd0>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c38:	607b      	str	r3, [r7, #4]
 8000c3a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c40:	2301      	movs	r3, #1
 8000c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c44:	2310      	movs	r3, #16
 8000c46:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c48:	2302      	movs	r3, #2
 8000c4a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000c50:	2310      	movs	r3, #16
 8000c52:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000c54:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000c58:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000c5a:	2304      	movs	r3, #4
 8000c5c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c5e:	2304      	movs	r3, #4
 8000c60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c62:	f107 0320 	add.w	r3, r7, #32
 8000c66:	4618      	mov	r0, r3
 8000c68:	f000 ff34 	bl	8001ad4 <HAL_RCC_OscConfig>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000c72:	f000 f955 	bl	8000f20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c76:	230f      	movs	r3, #15
 8000c78:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c86:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c8c:	f107 030c 	add.w	r3, r7, #12
 8000c90:	2102      	movs	r1, #2
 8000c92:	4618      	mov	r0, r3
 8000c94:	f001 f996 	bl	8001fc4 <HAL_RCC_ClockConfig>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000c9e:	f000 f93f 	bl	8000f20 <Error_Handler>
  }
}
 8000ca2:	bf00      	nop
 8000ca4:	3750      	adds	r7, #80	@ 0x50
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	40023800 	.word	0x40023800
 8000cb0:	40007000 	.word	0x40007000

08000cb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b08a      	sub	sp, #40	@ 0x28
 8000cb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cba:	f107 0314 	add.w	r3, r7, #20
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	601a      	str	r2, [r3, #0]
 8000cc2:	605a      	str	r2, [r3, #4]
 8000cc4:	609a      	str	r2, [r3, #8]
 8000cc6:	60da      	str	r2, [r3, #12]
 8000cc8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cca:	2300      	movs	r3, #0
 8000ccc:	613b      	str	r3, [r7, #16]
 8000cce:	4b2d      	ldr	r3, [pc, #180]	@ (8000d84 <MX_GPIO_Init+0xd0>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cd2:	4a2c      	ldr	r2, [pc, #176]	@ (8000d84 <MX_GPIO_Init+0xd0>)
 8000cd4:	f043 0304 	orr.w	r3, r3, #4
 8000cd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cda:	4b2a      	ldr	r3, [pc, #168]	@ (8000d84 <MX_GPIO_Init+0xd0>)
 8000cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cde:	f003 0304 	and.w	r3, r3, #4
 8000ce2:	613b      	str	r3, [r7, #16]
 8000ce4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	60fb      	str	r3, [r7, #12]
 8000cea:	4b26      	ldr	r3, [pc, #152]	@ (8000d84 <MX_GPIO_Init+0xd0>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cee:	4a25      	ldr	r2, [pc, #148]	@ (8000d84 <MX_GPIO_Init+0xd0>)
 8000cf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000cf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cf6:	4b23      	ldr	r3, [pc, #140]	@ (8000d84 <MX_GPIO_Init+0xd0>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000cfe:	60fb      	str	r3, [r7, #12]
 8000d00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d02:	2300      	movs	r3, #0
 8000d04:	60bb      	str	r3, [r7, #8]
 8000d06:	4b1f      	ldr	r3, [pc, #124]	@ (8000d84 <MX_GPIO_Init+0xd0>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0a:	4a1e      	ldr	r2, [pc, #120]	@ (8000d84 <MX_GPIO_Init+0xd0>)
 8000d0c:	f043 0301 	orr.w	r3, r3, #1
 8000d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d12:	4b1c      	ldr	r3, [pc, #112]	@ (8000d84 <MX_GPIO_Init+0xd0>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d16:	f003 0301 	and.w	r3, r3, #1
 8000d1a:	60bb      	str	r3, [r7, #8]
 8000d1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d1e:	2300      	movs	r3, #0
 8000d20:	607b      	str	r3, [r7, #4]
 8000d22:	4b18      	ldr	r3, [pc, #96]	@ (8000d84 <MX_GPIO_Init+0xd0>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d26:	4a17      	ldr	r2, [pc, #92]	@ (8000d84 <MX_GPIO_Init+0xd0>)
 8000d28:	f043 0302 	orr.w	r3, r3, #2
 8000d2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d2e:	4b15      	ldr	r3, [pc, #84]	@ (8000d84 <MX_GPIO_Init+0xd0>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d32:	f003 0302 	and.w	r3, r3, #2
 8000d36:	607b      	str	r3, [r7, #4]
 8000d38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	2120      	movs	r1, #32
 8000d3e:	4812      	ldr	r0, [pc, #72]	@ (8000d88 <MX_GPIO_Init+0xd4>)
 8000d40:	f000 feae 	bl	8001aa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d44:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d4a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000d4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d50:	2300      	movs	r3, #0
 8000d52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d54:	f107 0314 	add.w	r3, r7, #20
 8000d58:	4619      	mov	r1, r3
 8000d5a:	480c      	ldr	r0, [pc, #48]	@ (8000d8c <MX_GPIO_Init+0xd8>)
 8000d5c:	f000 fd1c 	bl	8001798 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000d60:	2320      	movs	r3, #32
 8000d62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d64:	2301      	movs	r3, #1
 8000d66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000d70:	f107 0314 	add.w	r3, r7, #20
 8000d74:	4619      	mov	r1, r3
 8000d76:	4804      	ldr	r0, [pc, #16]	@ (8000d88 <MX_GPIO_Init+0xd4>)
 8000d78:	f000 fd0e 	bl	8001798 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d7c:	bf00      	nop
 8000d7e:	3728      	adds	r7, #40	@ 0x28
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	40023800 	.word	0x40023800
 8000d88:	40020000 	.word	0x40020000
 8000d8c:	40020800 	.word	0x40020800

08000d90 <MX_GPIO_LED_ON>:

/* USER CODE BEGIN 4 */
void MX_GPIO_LED_ON(int pin)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD2_GPIO_Port, pin, GPIO_PIN_SET);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	b29b      	uxth	r3, r3
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4803      	ldr	r0, [pc, #12]	@ (8000db0 <MX_GPIO_LED_ON+0x20>)
 8000da2:	f000 fe7d 	bl	8001aa0 <HAL_GPIO_WritePin>
}
 8000da6:	bf00      	nop
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	40020000 	.word	0x40020000

08000db4 <MX_GPIO_LED_OFF>:
void MX_GPIO_LED_OFF(int pin)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD2_GPIO_Port, pin, GPIO_PIN_RESET);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	b29b      	uxth	r3, r3
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4803      	ldr	r0, [pc, #12]	@ (8000dd4 <MX_GPIO_LED_OFF+0x20>)
 8000dc6:	f000 fe6b 	bl	8001aa0 <HAL_GPIO_WritePin>
}
 8000dca:	bf00      	nop
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40020000 	.word	0x40020000

08000dd8 <esp_event>:
void esp_event(char * recvBuf)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b09c      	sub	sp, #112	@ 0x70
 8000ddc:	af02      	add	r7, sp, #8
 8000dde:	6078      	str	r0, [r7, #4]
  int i=0;
 8000de0:	2300      	movs	r3, #0
 8000de2:	667b      	str	r3, [r7, #100]	@ 0x64
  char * pToken;
  char * pArray[ARR_CNT]={0};
 8000de4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000de8:	2200      	movs	r2, #0
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	605a      	str	r2, [r3, #4]
 8000dee:	609a      	str	r2, [r3, #8]
 8000df0:	60da      	str	r2, [r3, #12]
 8000df2:	611a      	str	r2, [r3, #16]
  char sendBuf[MAX_UART_COMMAND_LEN]={0};
 8000df4:	2300      	movs	r3, #0
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	f107 0310 	add.w	r3, r7, #16
 8000dfc:	223c      	movs	r2, #60	@ 0x3c
 8000dfe:	2100      	movs	r1, #0
 8000e00:	4618      	mov	r0, r3
 8000e02:	f002 fd87 	bl	8003914 <memset>

	strBuff[strlen(recvBuf)-1] = '\0';	//'\n' cut
 8000e06:	6878      	ldr	r0, [r7, #4]
 8000e08:	f7ff f9f4 	bl	80001f4 <strlen>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	3b01      	subs	r3, #1
 8000e10:	4a39      	ldr	r2, [pc, #228]	@ (8000ef8 <esp_event+0x120>)
 8000e12:	2100      	movs	r1, #0
 8000e14:	54d1      	strb	r1, [r2, r3]
  printf("\r\nDebug recv : %s\r\n",recvBuf);
 8000e16:	6879      	ldr	r1, [r7, #4]
 8000e18:	4838      	ldr	r0, [pc, #224]	@ (8000efc <esp_event+0x124>)
 8000e1a:	f002 fc0b 	bl	8003634 <iprintf>

  pToken = strtok(recvBuf,"[@]");
 8000e1e:	4938      	ldr	r1, [pc, #224]	@ (8000f00 <esp_event+0x128>)
 8000e20:	6878      	ldr	r0, [r7, #4]
 8000e22:	f002 fd9f 	bl	8003964 <strtok>
 8000e26:	6638      	str	r0, [r7, #96]	@ 0x60
  while(pToken != NULL)
 8000e28:	e011      	b.n	8000e4e <esp_event+0x76>
  {
    pArray[i] = pToken;
 8000e2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000e2c:	009b      	lsls	r3, r3, #2
 8000e2e:	3368      	adds	r3, #104	@ 0x68
 8000e30:	443b      	add	r3, r7
 8000e32:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000e34:	f843 2c1c 	str.w	r2, [r3, #-28]
    if(++i >= ARR_CNT)
 8000e38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	667b      	str	r3, [r7, #100]	@ 0x64
 8000e3e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000e40:	2b04      	cmp	r3, #4
 8000e42:	dc08      	bgt.n	8000e56 <esp_event+0x7e>
      break;
    pToken = strtok(NULL,"[@]");
 8000e44:	492e      	ldr	r1, [pc, #184]	@ (8000f00 <esp_event+0x128>)
 8000e46:	2000      	movs	r0, #0
 8000e48:	f002 fd8c 	bl	8003964 <strtok>
 8000e4c:	6638      	str	r0, [r7, #96]	@ 0x60
  while(pToken != NULL)
 8000e4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d1ea      	bne.n	8000e2a <esp_event+0x52>
 8000e54:	e000      	b.n	8000e58 <esp_event+0x80>
      break;
 8000e56:	bf00      	nop
  }

  if(!strcmp(pArray[1],"LED"))
 8000e58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000e5a:	492a      	ldr	r1, [pc, #168]	@ (8000f04 <esp_event+0x12c>)
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff f9bf 	bl	80001e0 <strcmp>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d12c      	bne.n	8000ec2 <esp_event+0xea>
  {
  	if(!strcmp(pArray[2],"ON"))
 8000e68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e6a:	4927      	ldr	r1, [pc, #156]	@ (8000f08 <esp_event+0x130>)
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f7ff f9b7 	bl	80001e0 <strcmp>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d103      	bne.n	8000e80 <esp_event+0xa8>
  	{
  		MX_GPIO_LED_ON(LD2_Pin);
 8000e78:	2020      	movs	r0, #32
 8000e7a:	f7ff ff89 	bl	8000d90 <MX_GPIO_LED_ON>
 8000e7e:	e00a      	b.n	8000e96 <esp_event+0xbe>

  	}
		else if(!strcmp(pArray[2],"OFF"))
 8000e80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e82:	4922      	ldr	r1, [pc, #136]	@ (8000f0c <esp_event+0x134>)
 8000e84:	4618      	mov	r0, r3
 8000e86:	f7ff f9ab 	bl	80001e0 <strcmp>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d102      	bne.n	8000e96 <esp_event+0xbe>
		{
				MX_GPIO_LED_OFF(LD2_Pin);
 8000e90:	2020      	movs	r0, #32
 8000e92:	f7ff ff8f 	bl	8000db4 <MX_GPIO_LED_OFF>
		}
		sprintf(sendBuf,"[%s]%s@%s\n",pArray[0],pArray[1],pArray[2]);
 8000e96:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000e98:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8000e9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e9c:	f107 000c 	add.w	r0, r7, #12
 8000ea0:	9300      	str	r3, [sp, #0]
 8000ea2:	460b      	mov	r3, r1
 8000ea4:	491a      	ldr	r1, [pc, #104]	@ (8000f10 <esp_event+0x138>)
 8000ea6:	f002 fc3d 	bl	8003724 <siprintf>
      return;
  }
  else
      return;

  esp_send_data(sendBuf);
 8000eaa:	f107 030c 	add.w	r3, r7, #12
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f7ff fdb4 	bl	8000a1c <esp_send_data>
  printf("Debug send : %s\r\n",sendBuf);
 8000eb4:	f107 030c 	add.w	r3, r7, #12
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4816      	ldr	r0, [pc, #88]	@ (8000f14 <esp_event+0x13c>)
 8000ebc:	f002 fbba 	bl	8003634 <iprintf>
 8000ec0:	e017      	b.n	8000ef2 <esp_event+0x11a>
  else if(!strncmp(pArray[1]," New conn",8))
 8000ec2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000ec4:	2208      	movs	r2, #8
 8000ec6:	4914      	ldr	r1, [pc, #80]	@ (8000f18 <esp_event+0x140>)
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f002 fd38 	bl	800393e <strncmp>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d00b      	beq.n	8000eec <esp_event+0x114>
  else if(!strncmp(pArray[1]," Already log",8))
 8000ed4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000ed6:	2208      	movs	r2, #8
 8000ed8:	4910      	ldr	r1, [pc, #64]	@ (8000f1c <esp_event+0x144>)
 8000eda:	4618      	mov	r0, r3
 8000edc:	f002 fd2f 	bl	800393e <strncmp>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d104      	bne.n	8000ef0 <esp_event+0x118>
			esp_client_conn();
 8000ee6:	f7ff fc5f 	bl	80007a8 <esp_client_conn>
      return;
 8000eea:	e002      	b.n	8000ef2 <esp_event+0x11a>
     return;
 8000eec:	bf00      	nop
 8000eee:	e000      	b.n	8000ef2 <esp_event+0x11a>
      return;
 8000ef0:	bf00      	nop
}
 8000ef2:	3768      	adds	r7, #104	@ 0x68
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	20000964 	.word	0x20000964
 8000efc:	08004fb4 	.word	0x08004fb4
 8000f00:	08004fc8 	.word	0x08004fc8
 8000f04:	08004fcc 	.word	0x08004fcc
 8000f08:	08004fd0 	.word	0x08004fd0
 8000f0c:	08004fd4 	.word	0x08004fd4
 8000f10:	08004fd8 	.word	0x08004fd8
 8000f14:	08005000 	.word	0x08005000
 8000f18:	08004fe4 	.word	0x08004fe4
 8000f1c:	08004ff0 	.word	0x08004ff0

08000f20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f24:	b672      	cpsid	i
}
 8000f26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f28:	bf00      	nop
 8000f2a:	e7fd      	b.n	8000f28 <Error_Handler+0x8>

08000f2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	607b      	str	r3, [r7, #4]
 8000f36:	4b10      	ldr	r3, [pc, #64]	@ (8000f78 <HAL_MspInit+0x4c>)
 8000f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f3a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f78 <HAL_MspInit+0x4c>)
 8000f3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f40:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f42:	4b0d      	ldr	r3, [pc, #52]	@ (8000f78 <HAL_MspInit+0x4c>)
 8000f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f4a:	607b      	str	r3, [r7, #4]
 8000f4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	603b      	str	r3, [r7, #0]
 8000f52:	4b09      	ldr	r3, [pc, #36]	@ (8000f78 <HAL_MspInit+0x4c>)
 8000f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f56:	4a08      	ldr	r2, [pc, #32]	@ (8000f78 <HAL_MspInit+0x4c>)
 8000f58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f5e:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <HAL_MspInit+0x4c>)
 8000f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f66:	603b      	str	r3, [r7, #0]
 8000f68:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000f6a:	2007      	movs	r0, #7
 8000f6c:	f000 fb40 	bl	80015f0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f70:	bf00      	nop
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	40023800 	.word	0x40023800

08000f7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b08c      	sub	sp, #48	@ 0x30
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f84:	f107 031c 	add.w	r3, r7, #28
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a3a      	ldr	r2, [pc, #232]	@ (8001084 <HAL_UART_MspInit+0x108>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d134      	bne.n	8001008 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	61bb      	str	r3, [r7, #24]
 8000fa2:	4b39      	ldr	r3, [pc, #228]	@ (8001088 <HAL_UART_MspInit+0x10c>)
 8000fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa6:	4a38      	ldr	r2, [pc, #224]	@ (8001088 <HAL_UART_MspInit+0x10c>)
 8000fa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fac:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fae:	4b36      	ldr	r3, [pc, #216]	@ (8001088 <HAL_UART_MspInit+0x10c>)
 8000fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fb6:	61bb      	str	r3, [r7, #24]
 8000fb8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	617b      	str	r3, [r7, #20]
 8000fbe:	4b32      	ldr	r3, [pc, #200]	@ (8001088 <HAL_UART_MspInit+0x10c>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc2:	4a31      	ldr	r2, [pc, #196]	@ (8001088 <HAL_UART_MspInit+0x10c>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fca:	4b2f      	ldr	r3, [pc, #188]	@ (8001088 <HAL_UART_MspInit+0x10c>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	617b      	str	r3, [r7, #20]
 8000fd4:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000fd6:	230c      	movs	r3, #12
 8000fd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fe6:	2307      	movs	r3, #7
 8000fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fea:	f107 031c 	add.w	r3, r7, #28
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4826      	ldr	r0, [pc, #152]	@ (800108c <HAL_UART_MspInit+0x110>)
 8000ff2:	f000 fbd1 	bl	8001798 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	2026      	movs	r0, #38	@ 0x26
 8000ffc:	f000 fb03 	bl	8001606 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001000:	2026      	movs	r0, #38	@ 0x26
 8001002:	f000 fb1c 	bl	800163e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001006:	e038      	b.n	800107a <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART6)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a20      	ldr	r2, [pc, #128]	@ (8001090 <HAL_UART_MspInit+0x114>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d133      	bne.n	800107a <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001012:	2300      	movs	r3, #0
 8001014:	613b      	str	r3, [r7, #16]
 8001016:	4b1c      	ldr	r3, [pc, #112]	@ (8001088 <HAL_UART_MspInit+0x10c>)
 8001018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800101a:	4a1b      	ldr	r2, [pc, #108]	@ (8001088 <HAL_UART_MspInit+0x10c>)
 800101c:	f043 0320 	orr.w	r3, r3, #32
 8001020:	6453      	str	r3, [r2, #68]	@ 0x44
 8001022:	4b19      	ldr	r3, [pc, #100]	@ (8001088 <HAL_UART_MspInit+0x10c>)
 8001024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001026:	f003 0320 	and.w	r3, r3, #32
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	4b15      	ldr	r3, [pc, #84]	@ (8001088 <HAL_UART_MspInit+0x10c>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001036:	4a14      	ldr	r2, [pc, #80]	@ (8001088 <HAL_UART_MspInit+0x10c>)
 8001038:	f043 0304 	orr.w	r3, r3, #4
 800103c:	6313      	str	r3, [r2, #48]	@ 0x30
 800103e:	4b12      	ldr	r3, [pc, #72]	@ (8001088 <HAL_UART_MspInit+0x10c>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001042:	f003 0304 	and.w	r3, r3, #4
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800104a:	23c0      	movs	r3, #192	@ 0xc0
 800104c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104e:	2302      	movs	r3, #2
 8001050:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001052:	2300      	movs	r3, #0
 8001054:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001056:	2303      	movs	r3, #3
 8001058:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800105a:	2308      	movs	r3, #8
 800105c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800105e:	f107 031c 	add.w	r3, r7, #28
 8001062:	4619      	mov	r1, r3
 8001064:	480b      	ldr	r0, [pc, #44]	@ (8001094 <HAL_UART_MspInit+0x118>)
 8001066:	f000 fb97 	bl	8001798 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800106a:	2200      	movs	r2, #0
 800106c:	2100      	movs	r1, #0
 800106e:	2047      	movs	r0, #71	@ 0x47
 8001070:	f000 fac9 	bl	8001606 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001074:	2047      	movs	r0, #71	@ 0x47
 8001076:	f000 fae2 	bl	800163e <HAL_NVIC_EnableIRQ>
}
 800107a:	bf00      	nop
 800107c:	3730      	adds	r7, #48	@ 0x30
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40004400 	.word	0x40004400
 8001088:	40023800 	.word	0x40023800
 800108c:	40020000 	.word	0x40020000
 8001090:	40011400 	.word	0x40011400
 8001094:	40020800 	.word	0x40020800

08001098 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800109c:	bf00      	nop
 800109e:	e7fd      	b.n	800109c <NMI_Handler+0x4>

080010a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010a4:	bf00      	nop
 80010a6:	e7fd      	b.n	80010a4 <HardFault_Handler+0x4>

080010a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <MemManage_Handler+0x4>

080010b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <BusFault_Handler+0x4>

080010b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <UsageFault_Handler+0x4>

080010c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr

080010ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010ce:	b480      	push	{r7}
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010ee:	f000 f96b 	bl	80013c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
	...

080010f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80010fc:	4802      	ldr	r0, [pc, #8]	@ (8001108 <USART2_IRQHandler+0x10>)
 80010fe:	f001 fa81 	bl	8002604 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	20000494 	.word	0x20000494

0800110c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001110:	4802      	ldr	r0, [pc, #8]	@ (800111c <USART6_IRQHandler+0x10>)
 8001112:	f001 fa77 	bl	8002604 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000918 	.word	0x20000918

08001120 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  return 1;
 8001124:	2301      	movs	r3, #1
}
 8001126:	4618      	mov	r0, r3
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr

08001130 <_kill>:

int _kill(int pid, int sig)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800113a:	f002 fccb 	bl	8003ad4 <__errno>
 800113e:	4603      	mov	r3, r0
 8001140:	2216      	movs	r2, #22
 8001142:	601a      	str	r2, [r3, #0]
  return -1;
 8001144:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001148:	4618      	mov	r0, r3
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}

08001150 <_exit>:

void _exit (int status)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001158:	f04f 31ff 	mov.w	r1, #4294967295
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f7ff ffe7 	bl	8001130 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001162:	bf00      	nop
 8001164:	e7fd      	b.n	8001162 <_exit+0x12>

08001166 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b086      	sub	sp, #24
 800116a:	af00      	add	r7, sp, #0
 800116c:	60f8      	str	r0, [r7, #12]
 800116e:	60b9      	str	r1, [r7, #8]
 8001170:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001172:	2300      	movs	r3, #0
 8001174:	617b      	str	r3, [r7, #20]
 8001176:	e00a      	b.n	800118e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001178:	f3af 8000 	nop.w
 800117c:	4601      	mov	r1, r0
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	1c5a      	adds	r2, r3, #1
 8001182:	60ba      	str	r2, [r7, #8]
 8001184:	b2ca      	uxtb	r2, r1
 8001186:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	3301      	adds	r3, #1
 800118c:	617b      	str	r3, [r7, #20]
 800118e:	697a      	ldr	r2, [r7, #20]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	429a      	cmp	r2, r3
 8001194:	dbf0      	blt.n	8001178 <_read+0x12>
  }

  return len;
 8001196:	687b      	ldr	r3, [r7, #4]
}
 8001198:	4618      	mov	r0, r3
 800119a:	3718      	adds	r7, #24
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b086      	sub	sp, #24
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	60f8      	str	r0, [r7, #12]
 80011a8:	60b9      	str	r1, [r7, #8]
 80011aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ac:	2300      	movs	r3, #0
 80011ae:	617b      	str	r3, [r7, #20]
 80011b0:	e009      	b.n	80011c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	1c5a      	adds	r2, r3, #1
 80011b6:	60ba      	str	r2, [r7, #8]
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff fc96 	bl	8000aec <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	3301      	adds	r3, #1
 80011c4:	617b      	str	r3, [r7, #20]
 80011c6:	697a      	ldr	r2, [r7, #20]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	429a      	cmp	r2, r3
 80011cc:	dbf1      	blt.n	80011b2 <_write+0x12>
  }
  return len;
 80011ce:	687b      	ldr	r3, [r7, #4]
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3718      	adds	r7, #24
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <_close>:

int _close(int file)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	370c      	adds	r7, #12
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr

080011f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001200:	605a      	str	r2, [r3, #4]
  return 0;
 8001202:	2300      	movs	r3, #0
}
 8001204:	4618      	mov	r0, r3
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <_isatty>:

int _isatty(int file)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001218:	2301      	movs	r3, #1
}
 800121a:	4618      	mov	r0, r3
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr

08001226 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001226:	b480      	push	{r7}
 8001228:	b085      	sub	sp, #20
 800122a:	af00      	add	r7, sp, #0
 800122c:	60f8      	str	r0, [r7, #12]
 800122e:	60b9      	str	r1, [r7, #8]
 8001230:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001232:	2300      	movs	r3, #0
}
 8001234:	4618      	mov	r0, r3
 8001236:	3714      	adds	r7, #20
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b086      	sub	sp, #24
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001248:	4a14      	ldr	r2, [pc, #80]	@ (800129c <_sbrk+0x5c>)
 800124a:	4b15      	ldr	r3, [pc, #84]	@ (80012a0 <_sbrk+0x60>)
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001254:	4b13      	ldr	r3, [pc, #76]	@ (80012a4 <_sbrk+0x64>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d102      	bne.n	8001262 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800125c:	4b11      	ldr	r3, [pc, #68]	@ (80012a4 <_sbrk+0x64>)
 800125e:	4a12      	ldr	r2, [pc, #72]	@ (80012a8 <_sbrk+0x68>)
 8001260:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001262:	4b10      	ldr	r3, [pc, #64]	@ (80012a4 <_sbrk+0x64>)
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4413      	add	r3, r2
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	429a      	cmp	r2, r3
 800126e:	d207      	bcs.n	8001280 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001270:	f002 fc30 	bl	8003ad4 <__errno>
 8001274:	4603      	mov	r3, r0
 8001276:	220c      	movs	r2, #12
 8001278:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800127a:	f04f 33ff 	mov.w	r3, #4294967295
 800127e:	e009      	b.n	8001294 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001280:	4b08      	ldr	r3, [pc, #32]	@ (80012a4 <_sbrk+0x64>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001286:	4b07      	ldr	r3, [pc, #28]	@ (80012a4 <_sbrk+0x64>)
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4413      	add	r3, r2
 800128e:	4a05      	ldr	r2, [pc, #20]	@ (80012a4 <_sbrk+0x64>)
 8001290:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001292:	68fb      	ldr	r3, [r7, #12]
}
 8001294:	4618      	mov	r0, r3
 8001296:	3718      	adds	r7, #24
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	20020000 	.word	0x20020000
 80012a0:	00000400 	.word	0x00000400
 80012a4:	200009a4 	.word	0x200009a4
 80012a8:	20000af8 	.word	0x20000af8

080012ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012b0:	4b06      	ldr	r3, [pc, #24]	@ (80012cc <SystemInit+0x20>)
 80012b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012b6:	4a05      	ldr	r2, [pc, #20]	@ (80012cc <SystemInit+0x20>)
 80012b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	e000ed00 	.word	0xe000ed00

080012d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80012d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001308 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80012d4:	f7ff ffea 	bl	80012ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012d8:	480c      	ldr	r0, [pc, #48]	@ (800130c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012da:	490d      	ldr	r1, [pc, #52]	@ (8001310 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001314 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012e0:	e002      	b.n	80012e8 <LoopCopyDataInit>

080012e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012e6:	3304      	adds	r3, #4

080012e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012ec:	d3f9      	bcc.n	80012e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001318 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012f0:	4c0a      	ldr	r4, [pc, #40]	@ (800131c <LoopFillZerobss+0x22>)
  movs r3, #0
 80012f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012f4:	e001      	b.n	80012fa <LoopFillZerobss>

080012f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012f8:	3204      	adds	r2, #4

080012fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012fc:	d3fb      	bcc.n	80012f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012fe:	f002 fbef 	bl	8003ae0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001302:	f7ff fc0b 	bl	8000b1c <main>
  bx  lr    
 8001306:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001308:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800130c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001310:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001314:	0800511c 	.word	0x0800511c
  ldr r2, =_sbss
 8001318:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800131c:	20000af8 	.word	0x20000af8

08001320 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001320:	e7fe      	b.n	8001320 <ADC_IRQHandler>
	...

08001324 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001328:	4b0e      	ldr	r3, [pc, #56]	@ (8001364 <HAL_Init+0x40>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a0d      	ldr	r2, [pc, #52]	@ (8001364 <HAL_Init+0x40>)
 800132e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001332:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001334:	4b0b      	ldr	r3, [pc, #44]	@ (8001364 <HAL_Init+0x40>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a0a      	ldr	r2, [pc, #40]	@ (8001364 <HAL_Init+0x40>)
 800133a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800133e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001340:	4b08      	ldr	r3, [pc, #32]	@ (8001364 <HAL_Init+0x40>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a07      	ldr	r2, [pc, #28]	@ (8001364 <HAL_Init+0x40>)
 8001346:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800134a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800134c:	2003      	movs	r0, #3
 800134e:	f000 f94f 	bl	80015f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001352:	2000      	movs	r0, #0
 8001354:	f000 f808 	bl	8001368 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001358:	f7ff fde8 	bl	8000f2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800135c:	2300      	movs	r3, #0
}
 800135e:	4618      	mov	r0, r3
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	40023c00 	.word	0x40023c00

08001368 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001370:	4b12      	ldr	r3, [pc, #72]	@ (80013bc <HAL_InitTick+0x54>)
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	4b12      	ldr	r3, [pc, #72]	@ (80013c0 <HAL_InitTick+0x58>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	4619      	mov	r1, r3
 800137a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800137e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001382:	fbb2 f3f3 	udiv	r3, r2, r3
 8001386:	4618      	mov	r0, r3
 8001388:	f000 f967 	bl	800165a <HAL_SYSTICK_Config>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e00e      	b.n	80013b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2b0f      	cmp	r3, #15
 800139a:	d80a      	bhi.n	80013b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800139c:	2200      	movs	r2, #0
 800139e:	6879      	ldr	r1, [r7, #4]
 80013a0:	f04f 30ff 	mov.w	r0, #4294967295
 80013a4:	f000 f92f 	bl	8001606 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013a8:	4a06      	ldr	r2, [pc, #24]	@ (80013c4 <HAL_InitTick+0x5c>)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013ae:	2300      	movs	r3, #0
 80013b0:	e000      	b.n	80013b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3708      	adds	r7, #8
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	20000000 	.word	0x20000000
 80013c0:	20000008 	.word	0x20000008
 80013c4:	20000004 	.word	0x20000004

080013c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013cc:	4b06      	ldr	r3, [pc, #24]	@ (80013e8 <HAL_IncTick+0x20>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	461a      	mov	r2, r3
 80013d2:	4b06      	ldr	r3, [pc, #24]	@ (80013ec <HAL_IncTick+0x24>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4413      	add	r3, r2
 80013d8:	4a04      	ldr	r2, [pc, #16]	@ (80013ec <HAL_IncTick+0x24>)
 80013da:	6013      	str	r3, [r2, #0]
}
 80013dc:	bf00      	nop
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	20000008 	.word	0x20000008
 80013ec:	200009a8 	.word	0x200009a8

080013f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  return uwTick;
 80013f4:	4b03      	ldr	r3, [pc, #12]	@ (8001404 <HAL_GetTick+0x14>)
 80013f6:	681b      	ldr	r3, [r3, #0]
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	200009a8 	.word	0x200009a8

08001408 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001410:	f7ff ffee 	bl	80013f0 <HAL_GetTick>
 8001414:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001420:	d005      	beq.n	800142e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001422:	4b0a      	ldr	r3, [pc, #40]	@ (800144c <HAL_Delay+0x44>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	461a      	mov	r2, r3
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	4413      	add	r3, r2
 800142c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800142e:	bf00      	nop
 8001430:	f7ff ffde 	bl	80013f0 <HAL_GetTick>
 8001434:	4602      	mov	r2, r0
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	68fa      	ldr	r2, [r7, #12]
 800143c:	429a      	cmp	r2, r3
 800143e:	d8f7      	bhi.n	8001430 <HAL_Delay+0x28>
  {
  }
}
 8001440:	bf00      	nop
 8001442:	bf00      	nop
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	20000008 	.word	0x20000008

08001450 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001450:	b480      	push	{r7}
 8001452:	b085      	sub	sp, #20
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	f003 0307 	and.w	r3, r3, #7
 800145e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001460:	4b0c      	ldr	r3, [pc, #48]	@ (8001494 <__NVIC_SetPriorityGrouping+0x44>)
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001466:	68ba      	ldr	r2, [r7, #8]
 8001468:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800146c:	4013      	ands	r3, r2
 800146e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001478:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800147c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001480:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001482:	4a04      	ldr	r2, [pc, #16]	@ (8001494 <__NVIC_SetPriorityGrouping+0x44>)
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	60d3      	str	r3, [r2, #12]
}
 8001488:	bf00      	nop
 800148a:	3714      	adds	r7, #20
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr
 8001494:	e000ed00 	.word	0xe000ed00

08001498 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800149c:	4b04      	ldr	r3, [pc, #16]	@ (80014b0 <__NVIC_GetPriorityGrouping+0x18>)
 800149e:	68db      	ldr	r3, [r3, #12]
 80014a0:	0a1b      	lsrs	r3, r3, #8
 80014a2:	f003 0307 	and.w	r3, r3, #7
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr
 80014b0:	e000ed00 	.word	0xe000ed00

080014b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	db0b      	blt.n	80014de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014c6:	79fb      	ldrb	r3, [r7, #7]
 80014c8:	f003 021f 	and.w	r2, r3, #31
 80014cc:	4907      	ldr	r1, [pc, #28]	@ (80014ec <__NVIC_EnableIRQ+0x38>)
 80014ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d2:	095b      	lsrs	r3, r3, #5
 80014d4:	2001      	movs	r0, #1
 80014d6:	fa00 f202 	lsl.w	r2, r0, r2
 80014da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014de:	bf00      	nop
 80014e0:	370c      	adds	r7, #12
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	e000e100 	.word	0xe000e100

080014f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	6039      	str	r1, [r7, #0]
 80014fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001500:	2b00      	cmp	r3, #0
 8001502:	db0a      	blt.n	800151a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	b2da      	uxtb	r2, r3
 8001508:	490c      	ldr	r1, [pc, #48]	@ (800153c <__NVIC_SetPriority+0x4c>)
 800150a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150e:	0112      	lsls	r2, r2, #4
 8001510:	b2d2      	uxtb	r2, r2
 8001512:	440b      	add	r3, r1
 8001514:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001518:	e00a      	b.n	8001530 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	b2da      	uxtb	r2, r3
 800151e:	4908      	ldr	r1, [pc, #32]	@ (8001540 <__NVIC_SetPriority+0x50>)
 8001520:	79fb      	ldrb	r3, [r7, #7]
 8001522:	f003 030f 	and.w	r3, r3, #15
 8001526:	3b04      	subs	r3, #4
 8001528:	0112      	lsls	r2, r2, #4
 800152a:	b2d2      	uxtb	r2, r2
 800152c:	440b      	add	r3, r1
 800152e:	761a      	strb	r2, [r3, #24]
}
 8001530:	bf00      	nop
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr
 800153c:	e000e100 	.word	0xe000e100
 8001540:	e000ed00 	.word	0xe000ed00

08001544 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001544:	b480      	push	{r7}
 8001546:	b089      	sub	sp, #36	@ 0x24
 8001548:	af00      	add	r7, sp, #0
 800154a:	60f8      	str	r0, [r7, #12]
 800154c:	60b9      	str	r1, [r7, #8]
 800154e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f003 0307 	and.w	r3, r3, #7
 8001556:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001558:	69fb      	ldr	r3, [r7, #28]
 800155a:	f1c3 0307 	rsb	r3, r3, #7
 800155e:	2b04      	cmp	r3, #4
 8001560:	bf28      	it	cs
 8001562:	2304      	movcs	r3, #4
 8001564:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	3304      	adds	r3, #4
 800156a:	2b06      	cmp	r3, #6
 800156c:	d902      	bls.n	8001574 <NVIC_EncodePriority+0x30>
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	3b03      	subs	r3, #3
 8001572:	e000      	b.n	8001576 <NVIC_EncodePriority+0x32>
 8001574:	2300      	movs	r3, #0
 8001576:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001578:	f04f 32ff 	mov.w	r2, #4294967295
 800157c:	69bb      	ldr	r3, [r7, #24]
 800157e:	fa02 f303 	lsl.w	r3, r2, r3
 8001582:	43da      	mvns	r2, r3
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	401a      	ands	r2, r3
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800158c:	f04f 31ff 	mov.w	r1, #4294967295
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	fa01 f303 	lsl.w	r3, r1, r3
 8001596:	43d9      	mvns	r1, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800159c:	4313      	orrs	r3, r2
         );
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3724      	adds	r7, #36	@ 0x24
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
	...

080015ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	3b01      	subs	r3, #1
 80015b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015bc:	d301      	bcc.n	80015c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015be:	2301      	movs	r3, #1
 80015c0:	e00f      	b.n	80015e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015c2:	4a0a      	ldr	r2, [pc, #40]	@ (80015ec <SysTick_Config+0x40>)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	3b01      	subs	r3, #1
 80015c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ca:	210f      	movs	r1, #15
 80015cc:	f04f 30ff 	mov.w	r0, #4294967295
 80015d0:	f7ff ff8e 	bl	80014f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015d4:	4b05      	ldr	r3, [pc, #20]	@ (80015ec <SysTick_Config+0x40>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015da:	4b04      	ldr	r3, [pc, #16]	@ (80015ec <SysTick_Config+0x40>)
 80015dc:	2207      	movs	r2, #7
 80015de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	e000e010 	.word	0xe000e010

080015f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f7ff ff29 	bl	8001450 <__NVIC_SetPriorityGrouping>
}
 80015fe:	bf00      	nop
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001606:	b580      	push	{r7, lr}
 8001608:	b086      	sub	sp, #24
 800160a:	af00      	add	r7, sp, #0
 800160c:	4603      	mov	r3, r0
 800160e:	60b9      	str	r1, [r7, #8]
 8001610:	607a      	str	r2, [r7, #4]
 8001612:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001614:	2300      	movs	r3, #0
 8001616:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001618:	f7ff ff3e 	bl	8001498 <__NVIC_GetPriorityGrouping>
 800161c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	68b9      	ldr	r1, [r7, #8]
 8001622:	6978      	ldr	r0, [r7, #20]
 8001624:	f7ff ff8e 	bl	8001544 <NVIC_EncodePriority>
 8001628:	4602      	mov	r2, r0
 800162a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800162e:	4611      	mov	r1, r2
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff ff5d 	bl	80014f0 <__NVIC_SetPriority>
}
 8001636:	bf00      	nop
 8001638:	3718      	adds	r7, #24
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}

0800163e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800163e:	b580      	push	{r7, lr}
 8001640:	b082      	sub	sp, #8
 8001642:	af00      	add	r7, sp, #0
 8001644:	4603      	mov	r3, r0
 8001646:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164c:	4618      	mov	r0, r3
 800164e:	f7ff ff31 	bl	80014b4 <__NVIC_EnableIRQ>
}
 8001652:	bf00      	nop
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}

0800165a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800165a:	b580      	push	{r7, lr}
 800165c:	b082      	sub	sp, #8
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f7ff ffa2 	bl	80015ac <SysTick_Config>
 8001668:	4603      	mov	r3, r0
}
 800166a:	4618      	mov	r0, r3
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}

08001672 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	b084      	sub	sp, #16
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800167e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001680:	f7ff feb6 	bl	80013f0 <HAL_GetTick>
 8001684:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800168c:	b2db      	uxtb	r3, r3
 800168e:	2b02      	cmp	r3, #2
 8001690:	d008      	beq.n	80016a4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2280      	movs	r2, #128	@ 0x80
 8001696:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2200      	movs	r2, #0
 800169c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	e052      	b.n	800174a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f022 0216 	bic.w	r2, r2, #22
 80016b2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	695a      	ldr	r2, [r3, #20]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80016c2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d103      	bne.n	80016d4 <HAL_DMA_Abort+0x62>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d007      	beq.n	80016e4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f022 0208 	bic.w	r2, r2, #8
 80016e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f022 0201 	bic.w	r2, r2, #1
 80016f2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016f4:	e013      	b.n	800171e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80016f6:	f7ff fe7b 	bl	80013f0 <HAL_GetTick>
 80016fa:	4602      	mov	r2, r0
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	2b05      	cmp	r3, #5
 8001702:	d90c      	bls.n	800171e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2220      	movs	r2, #32
 8001708:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2203      	movs	r2, #3
 800170e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2200      	movs	r2, #0
 8001716:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e015      	b.n	800174a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f003 0301 	and.w	r3, r3, #1
 8001728:	2b00      	cmp	r3, #0
 800172a:	d1e4      	bne.n	80016f6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001730:	223f      	movs	r2, #63	@ 0x3f
 8001732:	409a      	lsls	r2, r3
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2201      	movs	r2, #1
 800173c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2200      	movs	r2, #0
 8001744:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001748:	2300      	movs	r3, #0
}
 800174a:	4618      	mov	r0, r3
 800174c:	3710      	adds	r7, #16
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}

08001752 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001752:	b480      	push	{r7}
 8001754:	b083      	sub	sp, #12
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001760:	b2db      	uxtb	r3, r3
 8001762:	2b02      	cmp	r3, #2
 8001764:	d004      	beq.n	8001770 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2280      	movs	r2, #128	@ 0x80
 800176a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e00c      	b.n	800178a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2205      	movs	r2, #5
 8001774:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f022 0201 	bic.w	r2, r2, #1
 8001786:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001788:	2300      	movs	r3, #0
}
 800178a:	4618      	mov	r0, r3
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
	...

08001798 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001798:	b480      	push	{r7}
 800179a:	b089      	sub	sp, #36	@ 0x24
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017a2:	2300      	movs	r3, #0
 80017a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017a6:	2300      	movs	r3, #0
 80017a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017ae:	2300      	movs	r3, #0
 80017b0:	61fb      	str	r3, [r7, #28]
 80017b2:	e159      	b.n	8001a68 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80017b4:	2201      	movs	r2, #1
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	fa02 f303 	lsl.w	r3, r2, r3
 80017bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	697a      	ldr	r2, [r7, #20]
 80017c4:	4013      	ands	r3, r2
 80017c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80017c8:	693a      	ldr	r2, [r7, #16]
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	f040 8148 	bne.w	8001a62 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	f003 0303 	and.w	r3, r3, #3
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d005      	beq.n	80017ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d130      	bne.n	800184c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	2203      	movs	r2, #3
 80017f6:	fa02 f303 	lsl.w	r3, r2, r3
 80017fa:	43db      	mvns	r3, r3
 80017fc:	69ba      	ldr	r2, [r7, #24]
 80017fe:	4013      	ands	r3, r2
 8001800:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	68da      	ldr	r2, [r3, #12]
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	fa02 f303 	lsl.w	r3, r2, r3
 800180e:	69ba      	ldr	r2, [r7, #24]
 8001810:	4313      	orrs	r3, r2
 8001812:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	69ba      	ldr	r2, [r7, #24]
 8001818:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001820:	2201      	movs	r2, #1
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	fa02 f303 	lsl.w	r3, r2, r3
 8001828:	43db      	mvns	r3, r3
 800182a:	69ba      	ldr	r2, [r7, #24]
 800182c:	4013      	ands	r3, r2
 800182e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	091b      	lsrs	r3, r3, #4
 8001836:	f003 0201 	and.w	r2, r3, #1
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	fa02 f303 	lsl.w	r3, r2, r3
 8001840:	69ba      	ldr	r2, [r7, #24]
 8001842:	4313      	orrs	r3, r2
 8001844:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	69ba      	ldr	r2, [r7, #24]
 800184a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f003 0303 	and.w	r3, r3, #3
 8001854:	2b03      	cmp	r3, #3
 8001856:	d017      	beq.n	8001888 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800185e:	69fb      	ldr	r3, [r7, #28]
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	2203      	movs	r2, #3
 8001864:	fa02 f303 	lsl.w	r3, r2, r3
 8001868:	43db      	mvns	r3, r3
 800186a:	69ba      	ldr	r2, [r7, #24]
 800186c:	4013      	ands	r3, r2
 800186e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	689a      	ldr	r2, [r3, #8]
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	fa02 f303 	lsl.w	r3, r2, r3
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	4313      	orrs	r3, r2
 8001880:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f003 0303 	and.w	r3, r3, #3
 8001890:	2b02      	cmp	r3, #2
 8001892:	d123      	bne.n	80018dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	08da      	lsrs	r2, r3, #3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	3208      	adds	r2, #8
 800189c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	f003 0307 	and.w	r3, r3, #7
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	220f      	movs	r2, #15
 80018ac:	fa02 f303 	lsl.w	r3, r2, r3
 80018b0:	43db      	mvns	r3, r3
 80018b2:	69ba      	ldr	r2, [r7, #24]
 80018b4:	4013      	ands	r3, r2
 80018b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	691a      	ldr	r2, [r3, #16]
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	f003 0307 	and.w	r3, r3, #7
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	69ba      	ldr	r2, [r7, #24]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	08da      	lsrs	r2, r3, #3
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	3208      	adds	r2, #8
 80018d6:	69b9      	ldr	r1, [r7, #24]
 80018d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	2203      	movs	r2, #3
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	43db      	mvns	r3, r3
 80018ee:	69ba      	ldr	r2, [r7, #24]
 80018f0:	4013      	ands	r3, r2
 80018f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f003 0203 	and.w	r2, r3, #3
 80018fc:	69fb      	ldr	r3, [r7, #28]
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	69ba      	ldr	r2, [r7, #24]
 8001906:	4313      	orrs	r3, r2
 8001908:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	69ba      	ldr	r2, [r7, #24]
 800190e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001918:	2b00      	cmp	r3, #0
 800191a:	f000 80a2 	beq.w	8001a62 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	60fb      	str	r3, [r7, #12]
 8001922:	4b57      	ldr	r3, [pc, #348]	@ (8001a80 <HAL_GPIO_Init+0x2e8>)
 8001924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001926:	4a56      	ldr	r2, [pc, #344]	@ (8001a80 <HAL_GPIO_Init+0x2e8>)
 8001928:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800192c:	6453      	str	r3, [r2, #68]	@ 0x44
 800192e:	4b54      	ldr	r3, [pc, #336]	@ (8001a80 <HAL_GPIO_Init+0x2e8>)
 8001930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001932:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001936:	60fb      	str	r3, [r7, #12]
 8001938:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800193a:	4a52      	ldr	r2, [pc, #328]	@ (8001a84 <HAL_GPIO_Init+0x2ec>)
 800193c:	69fb      	ldr	r3, [r7, #28]
 800193e:	089b      	lsrs	r3, r3, #2
 8001940:	3302      	adds	r3, #2
 8001942:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001946:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	f003 0303 	and.w	r3, r3, #3
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	220f      	movs	r2, #15
 8001952:	fa02 f303 	lsl.w	r3, r2, r3
 8001956:	43db      	mvns	r3, r3
 8001958:	69ba      	ldr	r2, [r7, #24]
 800195a:	4013      	ands	r3, r2
 800195c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4a49      	ldr	r2, [pc, #292]	@ (8001a88 <HAL_GPIO_Init+0x2f0>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d019      	beq.n	800199a <HAL_GPIO_Init+0x202>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4a48      	ldr	r2, [pc, #288]	@ (8001a8c <HAL_GPIO_Init+0x2f4>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d013      	beq.n	8001996 <HAL_GPIO_Init+0x1fe>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4a47      	ldr	r2, [pc, #284]	@ (8001a90 <HAL_GPIO_Init+0x2f8>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d00d      	beq.n	8001992 <HAL_GPIO_Init+0x1fa>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4a46      	ldr	r2, [pc, #280]	@ (8001a94 <HAL_GPIO_Init+0x2fc>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d007      	beq.n	800198e <HAL_GPIO_Init+0x1f6>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a45      	ldr	r2, [pc, #276]	@ (8001a98 <HAL_GPIO_Init+0x300>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d101      	bne.n	800198a <HAL_GPIO_Init+0x1f2>
 8001986:	2304      	movs	r3, #4
 8001988:	e008      	b.n	800199c <HAL_GPIO_Init+0x204>
 800198a:	2307      	movs	r3, #7
 800198c:	e006      	b.n	800199c <HAL_GPIO_Init+0x204>
 800198e:	2303      	movs	r3, #3
 8001990:	e004      	b.n	800199c <HAL_GPIO_Init+0x204>
 8001992:	2302      	movs	r3, #2
 8001994:	e002      	b.n	800199c <HAL_GPIO_Init+0x204>
 8001996:	2301      	movs	r3, #1
 8001998:	e000      	b.n	800199c <HAL_GPIO_Init+0x204>
 800199a:	2300      	movs	r3, #0
 800199c:	69fa      	ldr	r2, [r7, #28]
 800199e:	f002 0203 	and.w	r2, r2, #3
 80019a2:	0092      	lsls	r2, r2, #2
 80019a4:	4093      	lsls	r3, r2
 80019a6:	69ba      	ldr	r2, [r7, #24]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019ac:	4935      	ldr	r1, [pc, #212]	@ (8001a84 <HAL_GPIO_Init+0x2ec>)
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	089b      	lsrs	r3, r3, #2
 80019b2:	3302      	adds	r3, #2
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019ba:	4b38      	ldr	r3, [pc, #224]	@ (8001a9c <HAL_GPIO_Init+0x304>)
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	43db      	mvns	r3, r3
 80019c4:	69ba      	ldr	r2, [r7, #24]
 80019c6:	4013      	ands	r3, r2
 80019c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d003      	beq.n	80019de <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80019d6:	69ba      	ldr	r2, [r7, #24]
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	4313      	orrs	r3, r2
 80019dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019de:	4a2f      	ldr	r2, [pc, #188]	@ (8001a9c <HAL_GPIO_Init+0x304>)
 80019e0:	69bb      	ldr	r3, [r7, #24]
 80019e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019e4:	4b2d      	ldr	r3, [pc, #180]	@ (8001a9c <HAL_GPIO_Init+0x304>)
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	43db      	mvns	r3, r3
 80019ee:	69ba      	ldr	r2, [r7, #24]
 80019f0:	4013      	ands	r3, r2
 80019f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d003      	beq.n	8001a08 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a08:	4a24      	ldr	r2, [pc, #144]	@ (8001a9c <HAL_GPIO_Init+0x304>)
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a0e:	4b23      	ldr	r3, [pc, #140]	@ (8001a9c <HAL_GPIO_Init+0x304>)
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	43db      	mvns	r3, r3
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d003      	beq.n	8001a32 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a32:	4a1a      	ldr	r2, [pc, #104]	@ (8001a9c <HAL_GPIO_Init+0x304>)
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a38:	4b18      	ldr	r3, [pc, #96]	@ (8001a9c <HAL_GPIO_Init+0x304>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	43db      	mvns	r3, r3
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	4013      	ands	r3, r2
 8001a46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d003      	beq.n	8001a5c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a5c:	4a0f      	ldr	r2, [pc, #60]	@ (8001a9c <HAL_GPIO_Init+0x304>)
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	3301      	adds	r3, #1
 8001a66:	61fb      	str	r3, [r7, #28]
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	2b0f      	cmp	r3, #15
 8001a6c:	f67f aea2 	bls.w	80017b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a70:	bf00      	nop
 8001a72:	bf00      	nop
 8001a74:	3724      	adds	r7, #36	@ 0x24
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	40023800 	.word	0x40023800
 8001a84:	40013800 	.word	0x40013800
 8001a88:	40020000 	.word	0x40020000
 8001a8c:	40020400 	.word	0x40020400
 8001a90:	40020800 	.word	0x40020800
 8001a94:	40020c00 	.word	0x40020c00
 8001a98:	40021000 	.word	0x40021000
 8001a9c:	40013c00 	.word	0x40013c00

08001aa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	807b      	strh	r3, [r7, #2]
 8001aac:	4613      	mov	r3, r2
 8001aae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ab0:	787b      	ldrb	r3, [r7, #1]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d003      	beq.n	8001abe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ab6:	887a      	ldrh	r2, [r7, #2]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001abc:	e003      	b.n	8001ac6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001abe:	887b      	ldrh	r3, [r7, #2]
 8001ac0:	041a      	lsls	r2, r3, #16
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	619a      	str	r2, [r3, #24]
}
 8001ac6:	bf00      	nop
 8001ac8:	370c      	adds	r7, #12
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
	...

08001ad4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d101      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e267      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0301 	and.w	r3, r3, #1
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d075      	beq.n	8001bde <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001af2:	4b88      	ldr	r3, [pc, #544]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f003 030c 	and.w	r3, r3, #12
 8001afa:	2b04      	cmp	r3, #4
 8001afc:	d00c      	beq.n	8001b18 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001afe:	4b85      	ldr	r3, [pc, #532]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b06:	2b08      	cmp	r3, #8
 8001b08:	d112      	bne.n	8001b30 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b0a:	4b82      	ldr	r3, [pc, #520]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b16:	d10b      	bne.n	8001b30 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b18:	4b7e      	ldr	r3, [pc, #504]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d05b      	beq.n	8001bdc <HAL_RCC_OscConfig+0x108>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d157      	bne.n	8001bdc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e242      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b38:	d106      	bne.n	8001b48 <HAL_RCC_OscConfig+0x74>
 8001b3a:	4b76      	ldr	r3, [pc, #472]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a75      	ldr	r2, [pc, #468]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b44:	6013      	str	r3, [r2, #0]
 8001b46:	e01d      	b.n	8001b84 <HAL_RCC_OscConfig+0xb0>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b50:	d10c      	bne.n	8001b6c <HAL_RCC_OscConfig+0x98>
 8001b52:	4b70      	ldr	r3, [pc, #448]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a6f      	ldr	r2, [pc, #444]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b5c:	6013      	str	r3, [r2, #0]
 8001b5e:	4b6d      	ldr	r3, [pc, #436]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a6c      	ldr	r2, [pc, #432]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b68:	6013      	str	r3, [r2, #0]
 8001b6a:	e00b      	b.n	8001b84 <HAL_RCC_OscConfig+0xb0>
 8001b6c:	4b69      	ldr	r3, [pc, #420]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a68      	ldr	r2, [pc, #416]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b76:	6013      	str	r3, [r2, #0]
 8001b78:	4b66      	ldr	r3, [pc, #408]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a65      	ldr	r2, [pc, #404]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d013      	beq.n	8001bb4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b8c:	f7ff fc30 	bl	80013f0 <HAL_GetTick>
 8001b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b92:	e008      	b.n	8001ba6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b94:	f7ff fc2c 	bl	80013f0 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b64      	cmp	r3, #100	@ 0x64
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e207      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ba6:	4b5b      	ldr	r3, [pc, #364]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d0f0      	beq.n	8001b94 <HAL_RCC_OscConfig+0xc0>
 8001bb2:	e014      	b.n	8001bde <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb4:	f7ff fc1c 	bl	80013f0 <HAL_GetTick>
 8001bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bba:	e008      	b.n	8001bce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bbc:	f7ff fc18 	bl	80013f0 <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	2b64      	cmp	r3, #100	@ 0x64
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e1f3      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bce:	4b51      	ldr	r3, [pc, #324]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d1f0      	bne.n	8001bbc <HAL_RCC_OscConfig+0xe8>
 8001bda:	e000      	b.n	8001bde <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0302 	and.w	r3, r3, #2
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d063      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001bea:	4b4a      	ldr	r3, [pc, #296]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f003 030c 	and.w	r3, r3, #12
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d00b      	beq.n	8001c0e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bf6:	4b47      	ldr	r3, [pc, #284]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001bfe:	2b08      	cmp	r3, #8
 8001c00:	d11c      	bne.n	8001c3c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c02:	4b44      	ldr	r3, [pc, #272]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d116      	bne.n	8001c3c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c0e:	4b41      	ldr	r3, [pc, #260]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f003 0302 	and.w	r3, r3, #2
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d005      	beq.n	8001c26 <HAL_RCC_OscConfig+0x152>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	68db      	ldr	r3, [r3, #12]
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d001      	beq.n	8001c26 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e1c7      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c26:	4b3b      	ldr	r3, [pc, #236]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	00db      	lsls	r3, r3, #3
 8001c34:	4937      	ldr	r1, [pc, #220]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001c36:	4313      	orrs	r3, r2
 8001c38:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c3a:	e03a      	b.n	8001cb2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d020      	beq.n	8001c86 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c44:	4b34      	ldr	r3, [pc, #208]	@ (8001d18 <HAL_RCC_OscConfig+0x244>)
 8001c46:	2201      	movs	r2, #1
 8001c48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c4a:	f7ff fbd1 	bl	80013f0 <HAL_GetTick>
 8001c4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c50:	e008      	b.n	8001c64 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c52:	f7ff fbcd 	bl	80013f0 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d901      	bls.n	8001c64 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001c60:	2303      	movs	r3, #3
 8001c62:	e1a8      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c64:	4b2b      	ldr	r3, [pc, #172]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 0302 	and.w	r3, r3, #2
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d0f0      	beq.n	8001c52 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c70:	4b28      	ldr	r3, [pc, #160]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	691b      	ldr	r3, [r3, #16]
 8001c7c:	00db      	lsls	r3, r3, #3
 8001c7e:	4925      	ldr	r1, [pc, #148]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001c80:	4313      	orrs	r3, r2
 8001c82:	600b      	str	r3, [r1, #0]
 8001c84:	e015      	b.n	8001cb2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c86:	4b24      	ldr	r3, [pc, #144]	@ (8001d18 <HAL_RCC_OscConfig+0x244>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c8c:	f7ff fbb0 	bl	80013f0 <HAL_GetTick>
 8001c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c92:	e008      	b.n	8001ca6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c94:	f7ff fbac 	bl	80013f0 <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e187      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ca6:	4b1b      	ldr	r3, [pc, #108]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d1f0      	bne.n	8001c94 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0308 	and.w	r3, r3, #8
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d036      	beq.n	8001d2c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	695b      	ldr	r3, [r3, #20]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d016      	beq.n	8001cf4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cc6:	4b15      	ldr	r3, [pc, #84]	@ (8001d1c <HAL_RCC_OscConfig+0x248>)
 8001cc8:	2201      	movs	r2, #1
 8001cca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ccc:	f7ff fb90 	bl	80013f0 <HAL_GetTick>
 8001cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cd2:	e008      	b.n	8001ce6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cd4:	f7ff fb8c 	bl	80013f0 <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e167      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001ce8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d0f0      	beq.n	8001cd4 <HAL_RCC_OscConfig+0x200>
 8001cf2:	e01b      	b.n	8001d2c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cf4:	4b09      	ldr	r3, [pc, #36]	@ (8001d1c <HAL_RCC_OscConfig+0x248>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cfa:	f7ff fb79 	bl	80013f0 <HAL_GetTick>
 8001cfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d00:	e00e      	b.n	8001d20 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d02:	f7ff fb75 	bl	80013f0 <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d907      	bls.n	8001d20 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d10:	2303      	movs	r3, #3
 8001d12:	e150      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
 8001d14:	40023800 	.word	0x40023800
 8001d18:	42470000 	.word	0x42470000
 8001d1c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d20:	4b88      	ldr	r3, [pc, #544]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001d22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d24:	f003 0302 	and.w	r3, r3, #2
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d1ea      	bne.n	8001d02 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f003 0304 	and.w	r3, r3, #4
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	f000 8097 	beq.w	8001e68 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d3e:	4b81      	ldr	r3, [pc, #516]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d10f      	bne.n	8001d6a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60bb      	str	r3, [r7, #8]
 8001d4e:	4b7d      	ldr	r3, [pc, #500]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d52:	4a7c      	ldr	r2, [pc, #496]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001d54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d5a:	4b7a      	ldr	r3, [pc, #488]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d62:	60bb      	str	r3, [r7, #8]
 8001d64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d66:	2301      	movs	r3, #1
 8001d68:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d6a:	4b77      	ldr	r3, [pc, #476]	@ (8001f48 <HAL_RCC_OscConfig+0x474>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d118      	bne.n	8001da8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d76:	4b74      	ldr	r3, [pc, #464]	@ (8001f48 <HAL_RCC_OscConfig+0x474>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a73      	ldr	r2, [pc, #460]	@ (8001f48 <HAL_RCC_OscConfig+0x474>)
 8001d7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d82:	f7ff fb35 	bl	80013f0 <HAL_GetTick>
 8001d86:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d88:	e008      	b.n	8001d9c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d8a:	f7ff fb31 	bl	80013f0 <HAL_GetTick>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d901      	bls.n	8001d9c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e10c      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d9c:	4b6a      	ldr	r3, [pc, #424]	@ (8001f48 <HAL_RCC_OscConfig+0x474>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d0f0      	beq.n	8001d8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d106      	bne.n	8001dbe <HAL_RCC_OscConfig+0x2ea>
 8001db0:	4b64      	ldr	r3, [pc, #400]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001db2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001db4:	4a63      	ldr	r2, [pc, #396]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001db6:	f043 0301 	orr.w	r3, r3, #1
 8001dba:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dbc:	e01c      	b.n	8001df8 <HAL_RCC_OscConfig+0x324>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	2b05      	cmp	r3, #5
 8001dc4:	d10c      	bne.n	8001de0 <HAL_RCC_OscConfig+0x30c>
 8001dc6:	4b5f      	ldr	r3, [pc, #380]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001dc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dca:	4a5e      	ldr	r2, [pc, #376]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001dcc:	f043 0304 	orr.w	r3, r3, #4
 8001dd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dd2:	4b5c      	ldr	r3, [pc, #368]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001dd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dd6:	4a5b      	ldr	r2, [pc, #364]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001dd8:	f043 0301 	orr.w	r3, r3, #1
 8001ddc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dde:	e00b      	b.n	8001df8 <HAL_RCC_OscConfig+0x324>
 8001de0:	4b58      	ldr	r3, [pc, #352]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001de2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001de4:	4a57      	ldr	r2, [pc, #348]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001de6:	f023 0301 	bic.w	r3, r3, #1
 8001dea:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dec:	4b55      	ldr	r3, [pc, #340]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001dee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001df0:	4a54      	ldr	r2, [pc, #336]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001df2:	f023 0304 	bic.w	r3, r3, #4
 8001df6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d015      	beq.n	8001e2c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e00:	f7ff faf6 	bl	80013f0 <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e06:	e00a      	b.n	8001e1e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e08:	f7ff faf2 	bl	80013f0 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d901      	bls.n	8001e1e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e0cb      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e1e:	4b49      	ldr	r3, [pc, #292]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d0ee      	beq.n	8001e08 <HAL_RCC_OscConfig+0x334>
 8001e2a:	e014      	b.n	8001e56 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e2c:	f7ff fae0 	bl	80013f0 <HAL_GetTick>
 8001e30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e32:	e00a      	b.n	8001e4a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e34:	f7ff fadc 	bl	80013f0 <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e0b5      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e4a:	4b3e      	ldr	r3, [pc, #248]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001e4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e4e:	f003 0302 	and.w	r3, r3, #2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d1ee      	bne.n	8001e34 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e56:	7dfb      	ldrb	r3, [r7, #23]
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d105      	bne.n	8001e68 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e5c:	4b39      	ldr	r3, [pc, #228]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e60:	4a38      	ldr	r2, [pc, #224]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001e62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e66:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	699b      	ldr	r3, [r3, #24]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	f000 80a1 	beq.w	8001fb4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e72:	4b34      	ldr	r3, [pc, #208]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f003 030c 	and.w	r3, r3, #12
 8001e7a:	2b08      	cmp	r3, #8
 8001e7c:	d05c      	beq.n	8001f38 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d141      	bne.n	8001f0a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e86:	4b31      	ldr	r3, [pc, #196]	@ (8001f4c <HAL_RCC_OscConfig+0x478>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e8c:	f7ff fab0 	bl	80013f0 <HAL_GetTick>
 8001e90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e92:	e008      	b.n	8001ea6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e94:	f7ff faac 	bl	80013f0 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d901      	bls.n	8001ea6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e087      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ea6:	4b27      	ldr	r3, [pc, #156]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d1f0      	bne.n	8001e94 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	69da      	ldr	r2, [r3, #28]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a1b      	ldr	r3, [r3, #32]
 8001eba:	431a      	orrs	r2, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec0:	019b      	lsls	r3, r3, #6
 8001ec2:	431a      	orrs	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ec8:	085b      	lsrs	r3, r3, #1
 8001eca:	3b01      	subs	r3, #1
 8001ecc:	041b      	lsls	r3, r3, #16
 8001ece:	431a      	orrs	r2, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ed4:	061b      	lsls	r3, r3, #24
 8001ed6:	491b      	ldr	r1, [pc, #108]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001edc:	4b1b      	ldr	r3, [pc, #108]	@ (8001f4c <HAL_RCC_OscConfig+0x478>)
 8001ede:	2201      	movs	r2, #1
 8001ee0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee2:	f7ff fa85 	bl	80013f0 <HAL_GetTick>
 8001ee6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ee8:	e008      	b.n	8001efc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001eea:	f7ff fa81 	bl	80013f0 <HAL_GetTick>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d901      	bls.n	8001efc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e05c      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001efc:	4b11      	ldr	r3, [pc, #68]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d0f0      	beq.n	8001eea <HAL_RCC_OscConfig+0x416>
 8001f08:	e054      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f0a:	4b10      	ldr	r3, [pc, #64]	@ (8001f4c <HAL_RCC_OscConfig+0x478>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f10:	f7ff fa6e 	bl	80013f0 <HAL_GetTick>
 8001f14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f16:	e008      	b.n	8001f2a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f18:	f7ff fa6a 	bl	80013f0 <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d901      	bls.n	8001f2a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e045      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f2a:	4b06      	ldr	r3, [pc, #24]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d1f0      	bne.n	8001f18 <HAL_RCC_OscConfig+0x444>
 8001f36:	e03d      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d107      	bne.n	8001f50 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e038      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
 8001f44:	40023800 	.word	0x40023800
 8001f48:	40007000 	.word	0x40007000
 8001f4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f50:	4b1b      	ldr	r3, [pc, #108]	@ (8001fc0 <HAL_RCC_OscConfig+0x4ec>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	699b      	ldr	r3, [r3, #24]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d028      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d121      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d11a      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f7a:	68fa      	ldr	r2, [r7, #12]
 8001f7c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001f80:	4013      	ands	r3, r2
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001f86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d111      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f96:	085b      	lsrs	r3, r3, #1
 8001f98:	3b01      	subs	r3, #1
 8001f9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d107      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001faa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d001      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e000      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3718      	adds	r7, #24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	40023800 	.word	0x40023800

08001fc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d101      	bne.n	8001fd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e0cc      	b.n	8002172 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fd8:	4b68      	ldr	r3, [pc, #416]	@ (800217c <HAL_RCC_ClockConfig+0x1b8>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 0307 	and.w	r3, r3, #7
 8001fe0:	683a      	ldr	r2, [r7, #0]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d90c      	bls.n	8002000 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fe6:	4b65      	ldr	r3, [pc, #404]	@ (800217c <HAL_RCC_ClockConfig+0x1b8>)
 8001fe8:	683a      	ldr	r2, [r7, #0]
 8001fea:	b2d2      	uxtb	r2, r2
 8001fec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fee:	4b63      	ldr	r3, [pc, #396]	@ (800217c <HAL_RCC_ClockConfig+0x1b8>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	683a      	ldr	r2, [r7, #0]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d001      	beq.n	8002000 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e0b8      	b.n	8002172 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0302 	and.w	r3, r3, #2
 8002008:	2b00      	cmp	r3, #0
 800200a:	d020      	beq.n	800204e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 0304 	and.w	r3, r3, #4
 8002014:	2b00      	cmp	r3, #0
 8002016:	d005      	beq.n	8002024 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002018:	4b59      	ldr	r3, [pc, #356]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	4a58      	ldr	r2, [pc, #352]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 800201e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002022:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0308 	and.w	r3, r3, #8
 800202c:	2b00      	cmp	r3, #0
 800202e:	d005      	beq.n	800203c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002030:	4b53      	ldr	r3, [pc, #332]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	4a52      	ldr	r2, [pc, #328]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002036:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800203a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800203c:	4b50      	ldr	r3, [pc, #320]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	494d      	ldr	r1, [pc, #308]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 800204a:	4313      	orrs	r3, r2
 800204c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b00      	cmp	r3, #0
 8002058:	d044      	beq.n	80020e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	2b01      	cmp	r3, #1
 8002060:	d107      	bne.n	8002072 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002062:	4b47      	ldr	r3, [pc, #284]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800206a:	2b00      	cmp	r3, #0
 800206c:	d119      	bne.n	80020a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e07f      	b.n	8002172 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	2b02      	cmp	r3, #2
 8002078:	d003      	beq.n	8002082 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800207e:	2b03      	cmp	r3, #3
 8002080:	d107      	bne.n	8002092 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002082:	4b3f      	ldr	r3, [pc, #252]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d109      	bne.n	80020a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e06f      	b.n	8002172 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002092:	4b3b      	ldr	r3, [pc, #236]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	2b00      	cmp	r3, #0
 800209c:	d101      	bne.n	80020a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e067      	b.n	8002172 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020a2:	4b37      	ldr	r3, [pc, #220]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	f023 0203 	bic.w	r2, r3, #3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	4934      	ldr	r1, [pc, #208]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 80020b0:	4313      	orrs	r3, r2
 80020b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020b4:	f7ff f99c 	bl	80013f0 <HAL_GetTick>
 80020b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ba:	e00a      	b.n	80020d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020bc:	f7ff f998 	bl	80013f0 <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d901      	bls.n	80020d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e04f      	b.n	8002172 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	f003 020c 	and.w	r2, r3, #12
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d1eb      	bne.n	80020bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020e4:	4b25      	ldr	r3, [pc, #148]	@ (800217c <HAL_RCC_ClockConfig+0x1b8>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0307 	and.w	r3, r3, #7
 80020ec:	683a      	ldr	r2, [r7, #0]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d20c      	bcs.n	800210c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020f2:	4b22      	ldr	r3, [pc, #136]	@ (800217c <HAL_RCC_ClockConfig+0x1b8>)
 80020f4:	683a      	ldr	r2, [r7, #0]
 80020f6:	b2d2      	uxtb	r2, r2
 80020f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020fa:	4b20      	ldr	r3, [pc, #128]	@ (800217c <HAL_RCC_ClockConfig+0x1b8>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0307 	and.w	r3, r3, #7
 8002102:	683a      	ldr	r2, [r7, #0]
 8002104:	429a      	cmp	r2, r3
 8002106:	d001      	beq.n	800210c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e032      	b.n	8002172 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0304 	and.w	r3, r3, #4
 8002114:	2b00      	cmp	r3, #0
 8002116:	d008      	beq.n	800212a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002118:	4b19      	ldr	r3, [pc, #100]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	4916      	ldr	r1, [pc, #88]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002126:	4313      	orrs	r3, r2
 8002128:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0308 	and.w	r3, r3, #8
 8002132:	2b00      	cmp	r3, #0
 8002134:	d009      	beq.n	800214a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002136:	4b12      	ldr	r3, [pc, #72]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	00db      	lsls	r3, r3, #3
 8002144:	490e      	ldr	r1, [pc, #56]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002146:	4313      	orrs	r3, r2
 8002148:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800214a:	f000 f821 	bl	8002190 <HAL_RCC_GetSysClockFreq>
 800214e:	4602      	mov	r2, r0
 8002150:	4b0b      	ldr	r3, [pc, #44]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	091b      	lsrs	r3, r3, #4
 8002156:	f003 030f 	and.w	r3, r3, #15
 800215a:	490a      	ldr	r1, [pc, #40]	@ (8002184 <HAL_RCC_ClockConfig+0x1c0>)
 800215c:	5ccb      	ldrb	r3, [r1, r3]
 800215e:	fa22 f303 	lsr.w	r3, r2, r3
 8002162:	4a09      	ldr	r2, [pc, #36]	@ (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 8002164:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002166:	4b09      	ldr	r3, [pc, #36]	@ (800218c <HAL_RCC_ClockConfig+0x1c8>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4618      	mov	r0, r3
 800216c:	f7ff f8fc 	bl	8001368 <HAL_InitTick>

  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40023c00 	.word	0x40023c00
 8002180:	40023800 	.word	0x40023800
 8002184:	08005014 	.word	0x08005014
 8002188:	20000000 	.word	0x20000000
 800218c:	20000004 	.word	0x20000004

08002190 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002190:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002194:	b094      	sub	sp, #80	@ 0x50
 8002196:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002198:	2300      	movs	r3, #0
 800219a:	647b      	str	r3, [r7, #68]	@ 0x44
 800219c:	2300      	movs	r3, #0
 800219e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80021a0:	2300      	movs	r3, #0
 80021a2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80021a4:	2300      	movs	r3, #0
 80021a6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021a8:	4b79      	ldr	r3, [pc, #484]	@ (8002390 <HAL_RCC_GetSysClockFreq+0x200>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f003 030c 	and.w	r3, r3, #12
 80021b0:	2b08      	cmp	r3, #8
 80021b2:	d00d      	beq.n	80021d0 <HAL_RCC_GetSysClockFreq+0x40>
 80021b4:	2b08      	cmp	r3, #8
 80021b6:	f200 80e1 	bhi.w	800237c <HAL_RCC_GetSysClockFreq+0x1ec>
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d002      	beq.n	80021c4 <HAL_RCC_GetSysClockFreq+0x34>
 80021be:	2b04      	cmp	r3, #4
 80021c0:	d003      	beq.n	80021ca <HAL_RCC_GetSysClockFreq+0x3a>
 80021c2:	e0db      	b.n	800237c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80021c4:	4b73      	ldr	r3, [pc, #460]	@ (8002394 <HAL_RCC_GetSysClockFreq+0x204>)
 80021c6:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80021c8:	e0db      	b.n	8002382 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80021ca:	4b73      	ldr	r3, [pc, #460]	@ (8002398 <HAL_RCC_GetSysClockFreq+0x208>)
 80021cc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80021ce:	e0d8      	b.n	8002382 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021d0:	4b6f      	ldr	r3, [pc, #444]	@ (8002390 <HAL_RCC_GetSysClockFreq+0x200>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80021d8:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021da:	4b6d      	ldr	r3, [pc, #436]	@ (8002390 <HAL_RCC_GetSysClockFreq+0x200>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d063      	beq.n	80022ae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021e6:	4b6a      	ldr	r3, [pc, #424]	@ (8002390 <HAL_RCC_GetSysClockFreq+0x200>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	099b      	lsrs	r3, r3, #6
 80021ec:	2200      	movs	r2, #0
 80021ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80021f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80021f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80021fa:	2300      	movs	r3, #0
 80021fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80021fe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002202:	4622      	mov	r2, r4
 8002204:	462b      	mov	r3, r5
 8002206:	f04f 0000 	mov.w	r0, #0
 800220a:	f04f 0100 	mov.w	r1, #0
 800220e:	0159      	lsls	r1, r3, #5
 8002210:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002214:	0150      	lsls	r0, r2, #5
 8002216:	4602      	mov	r2, r0
 8002218:	460b      	mov	r3, r1
 800221a:	4621      	mov	r1, r4
 800221c:	1a51      	subs	r1, r2, r1
 800221e:	6139      	str	r1, [r7, #16]
 8002220:	4629      	mov	r1, r5
 8002222:	eb63 0301 	sbc.w	r3, r3, r1
 8002226:	617b      	str	r3, [r7, #20]
 8002228:	f04f 0200 	mov.w	r2, #0
 800222c:	f04f 0300 	mov.w	r3, #0
 8002230:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002234:	4659      	mov	r1, fp
 8002236:	018b      	lsls	r3, r1, #6
 8002238:	4651      	mov	r1, sl
 800223a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800223e:	4651      	mov	r1, sl
 8002240:	018a      	lsls	r2, r1, #6
 8002242:	4651      	mov	r1, sl
 8002244:	ebb2 0801 	subs.w	r8, r2, r1
 8002248:	4659      	mov	r1, fp
 800224a:	eb63 0901 	sbc.w	r9, r3, r1
 800224e:	f04f 0200 	mov.w	r2, #0
 8002252:	f04f 0300 	mov.w	r3, #0
 8002256:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800225a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800225e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002262:	4690      	mov	r8, r2
 8002264:	4699      	mov	r9, r3
 8002266:	4623      	mov	r3, r4
 8002268:	eb18 0303 	adds.w	r3, r8, r3
 800226c:	60bb      	str	r3, [r7, #8]
 800226e:	462b      	mov	r3, r5
 8002270:	eb49 0303 	adc.w	r3, r9, r3
 8002274:	60fb      	str	r3, [r7, #12]
 8002276:	f04f 0200 	mov.w	r2, #0
 800227a:	f04f 0300 	mov.w	r3, #0
 800227e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002282:	4629      	mov	r1, r5
 8002284:	024b      	lsls	r3, r1, #9
 8002286:	4621      	mov	r1, r4
 8002288:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800228c:	4621      	mov	r1, r4
 800228e:	024a      	lsls	r2, r1, #9
 8002290:	4610      	mov	r0, r2
 8002292:	4619      	mov	r1, r3
 8002294:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002296:	2200      	movs	r2, #0
 8002298:	62bb      	str	r3, [r7, #40]	@ 0x28
 800229a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800229c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80022a0:	f7fe f806 	bl	80002b0 <__aeabi_uldivmod>
 80022a4:	4602      	mov	r2, r0
 80022a6:	460b      	mov	r3, r1
 80022a8:	4613      	mov	r3, r2
 80022aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80022ac:	e058      	b.n	8002360 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022ae:	4b38      	ldr	r3, [pc, #224]	@ (8002390 <HAL_RCC_GetSysClockFreq+0x200>)
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	099b      	lsrs	r3, r3, #6
 80022b4:	2200      	movs	r2, #0
 80022b6:	4618      	mov	r0, r3
 80022b8:	4611      	mov	r1, r2
 80022ba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80022be:	623b      	str	r3, [r7, #32]
 80022c0:	2300      	movs	r3, #0
 80022c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80022c4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80022c8:	4642      	mov	r2, r8
 80022ca:	464b      	mov	r3, r9
 80022cc:	f04f 0000 	mov.w	r0, #0
 80022d0:	f04f 0100 	mov.w	r1, #0
 80022d4:	0159      	lsls	r1, r3, #5
 80022d6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022da:	0150      	lsls	r0, r2, #5
 80022dc:	4602      	mov	r2, r0
 80022de:	460b      	mov	r3, r1
 80022e0:	4641      	mov	r1, r8
 80022e2:	ebb2 0a01 	subs.w	sl, r2, r1
 80022e6:	4649      	mov	r1, r9
 80022e8:	eb63 0b01 	sbc.w	fp, r3, r1
 80022ec:	f04f 0200 	mov.w	r2, #0
 80022f0:	f04f 0300 	mov.w	r3, #0
 80022f4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80022f8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80022fc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002300:	ebb2 040a 	subs.w	r4, r2, sl
 8002304:	eb63 050b 	sbc.w	r5, r3, fp
 8002308:	f04f 0200 	mov.w	r2, #0
 800230c:	f04f 0300 	mov.w	r3, #0
 8002310:	00eb      	lsls	r3, r5, #3
 8002312:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002316:	00e2      	lsls	r2, r4, #3
 8002318:	4614      	mov	r4, r2
 800231a:	461d      	mov	r5, r3
 800231c:	4643      	mov	r3, r8
 800231e:	18e3      	adds	r3, r4, r3
 8002320:	603b      	str	r3, [r7, #0]
 8002322:	464b      	mov	r3, r9
 8002324:	eb45 0303 	adc.w	r3, r5, r3
 8002328:	607b      	str	r3, [r7, #4]
 800232a:	f04f 0200 	mov.w	r2, #0
 800232e:	f04f 0300 	mov.w	r3, #0
 8002332:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002336:	4629      	mov	r1, r5
 8002338:	028b      	lsls	r3, r1, #10
 800233a:	4621      	mov	r1, r4
 800233c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002340:	4621      	mov	r1, r4
 8002342:	028a      	lsls	r2, r1, #10
 8002344:	4610      	mov	r0, r2
 8002346:	4619      	mov	r1, r3
 8002348:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800234a:	2200      	movs	r2, #0
 800234c:	61bb      	str	r3, [r7, #24]
 800234e:	61fa      	str	r2, [r7, #28]
 8002350:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002354:	f7fd ffac 	bl	80002b0 <__aeabi_uldivmod>
 8002358:	4602      	mov	r2, r0
 800235a:	460b      	mov	r3, r1
 800235c:	4613      	mov	r3, r2
 800235e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002360:	4b0b      	ldr	r3, [pc, #44]	@ (8002390 <HAL_RCC_GetSysClockFreq+0x200>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	0c1b      	lsrs	r3, r3, #16
 8002366:	f003 0303 	and.w	r3, r3, #3
 800236a:	3301      	adds	r3, #1
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8002370:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002372:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002374:	fbb2 f3f3 	udiv	r3, r2, r3
 8002378:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800237a:	e002      	b.n	8002382 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800237c:	4b05      	ldr	r3, [pc, #20]	@ (8002394 <HAL_RCC_GetSysClockFreq+0x204>)
 800237e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002380:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002382:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002384:	4618      	mov	r0, r3
 8002386:	3750      	adds	r7, #80	@ 0x50
 8002388:	46bd      	mov	sp, r7
 800238a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800238e:	bf00      	nop
 8002390:	40023800 	.word	0x40023800
 8002394:	00f42400 	.word	0x00f42400
 8002398:	007a1200 	.word	0x007a1200

0800239c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023a0:	4b03      	ldr	r3, [pc, #12]	@ (80023b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80023a2:	681b      	ldr	r3, [r3, #0]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	20000000 	.word	0x20000000

080023b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80023b8:	f7ff fff0 	bl	800239c <HAL_RCC_GetHCLKFreq>
 80023bc:	4602      	mov	r2, r0
 80023be:	4b05      	ldr	r3, [pc, #20]	@ (80023d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	0a9b      	lsrs	r3, r3, #10
 80023c4:	f003 0307 	and.w	r3, r3, #7
 80023c8:	4903      	ldr	r1, [pc, #12]	@ (80023d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023ca:	5ccb      	ldrb	r3, [r1, r3]
 80023cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	40023800 	.word	0x40023800
 80023d8:	08005024 	.word	0x08005024

080023dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80023e0:	f7ff ffdc 	bl	800239c <HAL_RCC_GetHCLKFreq>
 80023e4:	4602      	mov	r2, r0
 80023e6:	4b05      	ldr	r3, [pc, #20]	@ (80023fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	0b5b      	lsrs	r3, r3, #13
 80023ec:	f003 0307 	and.w	r3, r3, #7
 80023f0:	4903      	ldr	r1, [pc, #12]	@ (8002400 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023f2:	5ccb      	ldrb	r3, [r1, r3]
 80023f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40023800 	.word	0x40023800
 8002400:	08005024 	.word	0x08005024

08002404 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d101      	bne.n	8002416 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e042      	b.n	800249c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800241c:	b2db      	uxtb	r3, r3
 800241e:	2b00      	cmp	r3, #0
 8002420:	d106      	bne.n	8002430 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f7fe fda6 	bl	8000f7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2224      	movs	r2, #36	@ 0x24
 8002434:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	68da      	ldr	r2, [r3, #12]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002446:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f000 fdbd 	bl	8002fc8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	691a      	ldr	r2, [r3, #16]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800245c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	695a      	ldr	r2, [r3, #20]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800246c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	68da      	ldr	r2, [r3, #12]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800247c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2220      	movs	r2, #32
 8002488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2220      	movs	r2, #32
 8002490:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2200      	movs	r2, #0
 8002498:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	3708      	adds	r7, #8
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b08a      	sub	sp, #40	@ 0x28
 80024a8:	af02      	add	r7, sp, #8
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	603b      	str	r3, [r7, #0]
 80024b0:	4613      	mov	r3, r2
 80024b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80024b4:	2300      	movs	r3, #0
 80024b6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	2b20      	cmp	r3, #32
 80024c2:	d175      	bne.n	80025b0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d002      	beq.n	80024d0 <HAL_UART_Transmit+0x2c>
 80024ca:	88fb      	ldrh	r3, [r7, #6]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d101      	bne.n	80024d4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e06e      	b.n	80025b2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2200      	movs	r2, #0
 80024d8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	2221      	movs	r2, #33	@ 0x21
 80024de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024e2:	f7fe ff85 	bl	80013f0 <HAL_GetTick>
 80024e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	88fa      	ldrh	r2, [r7, #6]
 80024ec:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	88fa      	ldrh	r2, [r7, #6]
 80024f2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024fc:	d108      	bne.n	8002510 <HAL_UART_Transmit+0x6c>
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	691b      	ldr	r3, [r3, #16]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d104      	bne.n	8002510 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002506:	2300      	movs	r3, #0
 8002508:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	61bb      	str	r3, [r7, #24]
 800250e:	e003      	b.n	8002518 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002514:	2300      	movs	r3, #0
 8002516:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002518:	e02e      	b.n	8002578 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	9300      	str	r3, [sp, #0]
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	2200      	movs	r2, #0
 8002522:	2180      	movs	r1, #128	@ 0x80
 8002524:	68f8      	ldr	r0, [r7, #12]
 8002526:	f000 fb1f 	bl	8002b68 <UART_WaitOnFlagUntilTimeout>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d005      	beq.n	800253c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2220      	movs	r2, #32
 8002534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	e03a      	b.n	80025b2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d10b      	bne.n	800255a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	881b      	ldrh	r3, [r3, #0]
 8002546:	461a      	mov	r2, r3
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002550:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002552:	69bb      	ldr	r3, [r7, #24]
 8002554:	3302      	adds	r3, #2
 8002556:	61bb      	str	r3, [r7, #24]
 8002558:	e007      	b.n	800256a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800255a:	69fb      	ldr	r3, [r7, #28]
 800255c:	781a      	ldrb	r2, [r3, #0]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002564:	69fb      	ldr	r3, [r7, #28]
 8002566:	3301      	adds	r3, #1
 8002568:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800256e:	b29b      	uxth	r3, r3
 8002570:	3b01      	subs	r3, #1
 8002572:	b29a      	uxth	r2, r3
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800257c:	b29b      	uxth	r3, r3
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1cb      	bne.n	800251a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	2200      	movs	r2, #0
 800258a:	2140      	movs	r1, #64	@ 0x40
 800258c:	68f8      	ldr	r0, [r7, #12]
 800258e:	f000 faeb 	bl	8002b68 <UART_WaitOnFlagUntilTimeout>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d005      	beq.n	80025a4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2220      	movs	r2, #32
 800259c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80025a0:	2303      	movs	r3, #3
 80025a2:	e006      	b.n	80025b2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2220      	movs	r2, #32
 80025a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80025ac:	2300      	movs	r3, #0
 80025ae:	e000      	b.n	80025b2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80025b0:	2302      	movs	r3, #2
  }
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3720      	adds	r7, #32
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}

080025ba <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80025ba:	b580      	push	{r7, lr}
 80025bc:	b084      	sub	sp, #16
 80025be:	af00      	add	r7, sp, #0
 80025c0:	60f8      	str	r0, [r7, #12]
 80025c2:	60b9      	str	r1, [r7, #8]
 80025c4:	4613      	mov	r3, r2
 80025c6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	2b20      	cmp	r3, #32
 80025d2:	d112      	bne.n	80025fa <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d002      	beq.n	80025e0 <HAL_UART_Receive_IT+0x26>
 80025da:	88fb      	ldrh	r3, [r7, #6]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d101      	bne.n	80025e4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e00b      	b.n	80025fc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	2200      	movs	r2, #0
 80025e8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80025ea:	88fb      	ldrh	r3, [r7, #6]
 80025ec:	461a      	mov	r2, r3
 80025ee:	68b9      	ldr	r1, [r7, #8]
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f000 fb12 	bl	8002c1a <UART_Start_Receive_IT>
 80025f6:	4603      	mov	r3, r0
 80025f8:	e000      	b.n	80025fc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80025fa:	2302      	movs	r3, #2
  }
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3710      	adds	r7, #16
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}

08002604 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b0ba      	sub	sp, #232	@ 0xe8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800262a:	2300      	movs	r3, #0
 800262c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002630:	2300      	movs	r3, #0
 8002632:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002636:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800263a:	f003 030f 	and.w	r3, r3, #15
 800263e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002642:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002646:	2b00      	cmp	r3, #0
 8002648:	d10f      	bne.n	800266a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800264a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800264e:	f003 0320 	and.w	r3, r3, #32
 8002652:	2b00      	cmp	r3, #0
 8002654:	d009      	beq.n	800266a <HAL_UART_IRQHandler+0x66>
 8002656:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800265a:	f003 0320 	and.w	r3, r3, #32
 800265e:	2b00      	cmp	r3, #0
 8002660:	d003      	beq.n	800266a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f000 fbf2 	bl	8002e4c <UART_Receive_IT>
      return;
 8002668:	e25b      	b.n	8002b22 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800266a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800266e:	2b00      	cmp	r3, #0
 8002670:	f000 80de 	beq.w	8002830 <HAL_UART_IRQHandler+0x22c>
 8002674:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002678:	f003 0301 	and.w	r3, r3, #1
 800267c:	2b00      	cmp	r3, #0
 800267e:	d106      	bne.n	800268e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002680:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002684:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002688:	2b00      	cmp	r3, #0
 800268a:	f000 80d1 	beq.w	8002830 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800268e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	2b00      	cmp	r3, #0
 8002698:	d00b      	beq.n	80026b2 <HAL_UART_IRQHandler+0xae>
 800269a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800269e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d005      	beq.n	80026b2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026aa:	f043 0201 	orr.w	r2, r3, #1
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80026b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026b6:	f003 0304 	and.w	r3, r3, #4
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d00b      	beq.n	80026d6 <HAL_UART_IRQHandler+0xd2>
 80026be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d005      	beq.n	80026d6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ce:	f043 0202 	orr.w	r2, r3, #2
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80026d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026da:	f003 0302 	and.w	r3, r3, #2
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d00b      	beq.n	80026fa <HAL_UART_IRQHandler+0xf6>
 80026e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d005      	beq.n	80026fa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f2:	f043 0204 	orr.w	r2, r3, #4
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80026fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026fe:	f003 0308 	and.w	r3, r3, #8
 8002702:	2b00      	cmp	r3, #0
 8002704:	d011      	beq.n	800272a <HAL_UART_IRQHandler+0x126>
 8002706:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800270a:	f003 0320 	and.w	r3, r3, #32
 800270e:	2b00      	cmp	r3, #0
 8002710:	d105      	bne.n	800271e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002712:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	2b00      	cmp	r3, #0
 800271c:	d005      	beq.n	800272a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002722:	f043 0208 	orr.w	r2, r3, #8
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800272e:	2b00      	cmp	r3, #0
 8002730:	f000 81f2 	beq.w	8002b18 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002738:	f003 0320 	and.w	r3, r3, #32
 800273c:	2b00      	cmp	r3, #0
 800273e:	d008      	beq.n	8002752 <HAL_UART_IRQHandler+0x14e>
 8002740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002744:	f003 0320 	and.w	r3, r3, #32
 8002748:	2b00      	cmp	r3, #0
 800274a:	d002      	beq.n	8002752 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f000 fb7d 	bl	8002e4c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	695b      	ldr	r3, [r3, #20]
 8002758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800275c:	2b40      	cmp	r3, #64	@ 0x40
 800275e:	bf0c      	ite	eq
 8002760:	2301      	moveq	r3, #1
 8002762:	2300      	movne	r3, #0
 8002764:	b2db      	uxtb	r3, r3
 8002766:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800276e:	f003 0308 	and.w	r3, r3, #8
 8002772:	2b00      	cmp	r3, #0
 8002774:	d103      	bne.n	800277e <HAL_UART_IRQHandler+0x17a>
 8002776:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800277a:	2b00      	cmp	r3, #0
 800277c:	d04f      	beq.n	800281e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f000 fa85 	bl	8002c8e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	695b      	ldr	r3, [r3, #20]
 800278a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800278e:	2b40      	cmp	r3, #64	@ 0x40
 8002790:	d141      	bne.n	8002816 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	3314      	adds	r3, #20
 8002798:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800279c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80027a0:	e853 3f00 	ldrex	r3, [r3]
 80027a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80027a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80027ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80027b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	3314      	adds	r3, #20
 80027ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80027be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80027c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80027ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80027ce:	e841 2300 	strex	r3, r2, [r1]
 80027d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80027d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d1d9      	bne.n	8002792 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d013      	beq.n	800280e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027ea:	4a7e      	ldr	r2, [pc, #504]	@ (80029e4 <HAL_UART_IRQHandler+0x3e0>)
 80027ec:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7fe ffad 	bl	8001752 <HAL_DMA_Abort_IT>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d016      	beq.n	800282c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002802:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002808:	4610      	mov	r0, r2
 800280a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800280c:	e00e      	b.n	800282c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f000 f994 	bl	8002b3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002814:	e00a      	b.n	800282c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f000 f990 	bl	8002b3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800281c:	e006      	b.n	800282c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f000 f98c 	bl	8002b3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2200      	movs	r2, #0
 8002828:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800282a:	e175      	b.n	8002b18 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800282c:	bf00      	nop
    return;
 800282e:	e173      	b.n	8002b18 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002834:	2b01      	cmp	r3, #1
 8002836:	f040 814f 	bne.w	8002ad8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800283a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800283e:	f003 0310 	and.w	r3, r3, #16
 8002842:	2b00      	cmp	r3, #0
 8002844:	f000 8148 	beq.w	8002ad8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800284c:	f003 0310 	and.w	r3, r3, #16
 8002850:	2b00      	cmp	r3, #0
 8002852:	f000 8141 	beq.w	8002ad8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002856:	2300      	movs	r3, #0
 8002858:	60bb      	str	r3, [r7, #8]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	60bb      	str	r3, [r7, #8]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	60bb      	str	r3, [r7, #8]
 800286a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002876:	2b40      	cmp	r3, #64	@ 0x40
 8002878:	f040 80b6 	bne.w	80029e8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002888:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800288c:	2b00      	cmp	r3, #0
 800288e:	f000 8145 	beq.w	8002b1c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002896:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800289a:	429a      	cmp	r2, r3
 800289c:	f080 813e 	bcs.w	8002b1c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80028a6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028ac:	69db      	ldr	r3, [r3, #28]
 80028ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028b2:	f000 8088 	beq.w	80029c6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	330c      	adds	r3, #12
 80028bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80028c4:	e853 3f00 	ldrex	r3, [r3]
 80028c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80028cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80028d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	330c      	adds	r3, #12
 80028de:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80028e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80028e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80028ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80028f2:	e841 2300 	strex	r3, r2, [r1]
 80028f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80028fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1d9      	bne.n	80028b6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	3314      	adds	r3, #20
 8002908:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800290a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800290c:	e853 3f00 	ldrex	r3, [r3]
 8002910:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002912:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002914:	f023 0301 	bic.w	r3, r3, #1
 8002918:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	3314      	adds	r3, #20
 8002922:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002926:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800292a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800292c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800292e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002932:	e841 2300 	strex	r3, r2, [r1]
 8002936:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002938:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1e1      	bne.n	8002902 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	3314      	adds	r3, #20
 8002944:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002946:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002948:	e853 3f00 	ldrex	r3, [r3]
 800294c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800294e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002950:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002954:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	3314      	adds	r3, #20
 800295e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002962:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002964:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002966:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002968:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800296a:	e841 2300 	strex	r3, r2, [r1]
 800296e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002970:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002972:	2b00      	cmp	r3, #0
 8002974:	d1e3      	bne.n	800293e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2220      	movs	r2, #32
 800297a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	330c      	adds	r3, #12
 800298a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800298c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800298e:	e853 3f00 	ldrex	r3, [r3]
 8002992:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002994:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002996:	f023 0310 	bic.w	r3, r3, #16
 800299a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	330c      	adds	r3, #12
 80029a4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80029a8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80029aa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80029ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80029b0:	e841 2300 	strex	r3, r2, [r1]
 80029b4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80029b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d1e3      	bne.n	8002984 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7fe fe56 	bl	8001672 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2202      	movs	r2, #2
 80029ca:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	b29b      	uxth	r3, r3
 80029da:	4619      	mov	r1, r3
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f000 f8b7 	bl	8002b50 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80029e2:	e09b      	b.n	8002b1c <HAL_UART_IRQHandler+0x518>
 80029e4:	08002d55 	.word	0x08002d55
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80029f0:	b29b      	uxth	r3, r3
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80029fc:	b29b      	uxth	r3, r3
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f000 808e 	beq.w	8002b20 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002a04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	f000 8089 	beq.w	8002b20 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	330c      	adds	r3, #12
 8002a14:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a18:	e853 3f00 	ldrex	r3, [r3]
 8002a1c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002a1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002a24:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	330c      	adds	r3, #12
 8002a2e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002a32:	647a      	str	r2, [r7, #68]	@ 0x44
 8002a34:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a36:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002a38:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a3a:	e841 2300 	strex	r3, r2, [r1]
 8002a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002a40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1e3      	bne.n	8002a0e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	3314      	adds	r3, #20
 8002a4c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a50:	e853 3f00 	ldrex	r3, [r3]
 8002a54:	623b      	str	r3, [r7, #32]
   return(result);
 8002a56:	6a3b      	ldr	r3, [r7, #32]
 8002a58:	f023 0301 	bic.w	r3, r3, #1
 8002a5c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	3314      	adds	r3, #20
 8002a66:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002a6a:	633a      	str	r2, [r7, #48]	@ 0x30
 8002a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002a70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a72:	e841 2300 	strex	r3, r2, [r1]
 8002a76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002a78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d1e3      	bne.n	8002a46 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2220      	movs	r2, #32
 8002a82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	330c      	adds	r3, #12
 8002a92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	e853 3f00 	ldrex	r3, [r3]
 8002a9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	f023 0310 	bic.w	r3, r3, #16
 8002aa2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	330c      	adds	r3, #12
 8002aac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002ab0:	61fa      	str	r2, [r7, #28]
 8002ab2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ab4:	69b9      	ldr	r1, [r7, #24]
 8002ab6:	69fa      	ldr	r2, [r7, #28]
 8002ab8:	e841 2300 	strex	r3, r2, [r1]
 8002abc:	617b      	str	r3, [r7, #20]
   return(result);
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d1e3      	bne.n	8002a8c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2202      	movs	r2, #2
 8002ac8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002aca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002ace:	4619      	mov	r1, r3
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f000 f83d 	bl	8002b50 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002ad6:	e023      	b.n	8002b20 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002ad8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002adc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d009      	beq.n	8002af8 <HAL_UART_IRQHandler+0x4f4>
 8002ae4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ae8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d003      	beq.n	8002af8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f000 f943 	bl	8002d7c <UART_Transmit_IT>
    return;
 8002af6:	e014      	b.n	8002b22 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002afc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d00e      	beq.n	8002b22 <HAL_UART_IRQHandler+0x51e>
 8002b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d008      	beq.n	8002b22 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f000 f983 	bl	8002e1c <UART_EndTransmit_IT>
    return;
 8002b16:	e004      	b.n	8002b22 <HAL_UART_IRQHandler+0x51e>
    return;
 8002b18:	bf00      	nop
 8002b1a:	e002      	b.n	8002b22 <HAL_UART_IRQHandler+0x51e>
      return;
 8002b1c:	bf00      	nop
 8002b1e:	e000      	b.n	8002b22 <HAL_UART_IRQHandler+0x51e>
      return;
 8002b20:	bf00      	nop
  }
}
 8002b22:	37e8      	adds	r7, #232	@ 0xe8
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002b30:	bf00      	nop
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr

08002b3c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002b44:	bf00      	nop
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	460b      	mov	r3, r1
 8002b5a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002b5c:	bf00      	nop
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b086      	sub	sp, #24
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	603b      	str	r3, [r7, #0]
 8002b74:	4613      	mov	r3, r2
 8002b76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b78:	e03b      	b.n	8002bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b7a:	6a3b      	ldr	r3, [r7, #32]
 8002b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b80:	d037      	beq.n	8002bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b82:	f7fe fc35 	bl	80013f0 <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	6a3a      	ldr	r2, [r7, #32]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d302      	bcc.n	8002b98 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b92:	6a3b      	ldr	r3, [r7, #32]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d101      	bne.n	8002b9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	e03a      	b.n	8002c12 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	f003 0304 	and.w	r3, r3, #4
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d023      	beq.n	8002bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	2b80      	cmp	r3, #128	@ 0x80
 8002bae:	d020      	beq.n	8002bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	2b40      	cmp	r3, #64	@ 0x40
 8002bb4:	d01d      	beq.n	8002bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0308 	and.w	r3, r3, #8
 8002bc0:	2b08      	cmp	r3, #8
 8002bc2:	d116      	bne.n	8002bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	617b      	str	r3, [r7, #20]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	617b      	str	r3, [r7, #20]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	617b      	str	r3, [r7, #20]
 8002bd8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002bda:	68f8      	ldr	r0, [r7, #12]
 8002bdc:	f000 f857 	bl	8002c8e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2208      	movs	r2, #8
 8002be4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e00f      	b.n	8002c12 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	68ba      	ldr	r2, [r7, #8]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	bf0c      	ite	eq
 8002c02:	2301      	moveq	r3, #1
 8002c04:	2300      	movne	r3, #0
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	461a      	mov	r2, r3
 8002c0a:	79fb      	ldrb	r3, [r7, #7]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d0b4      	beq.n	8002b7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3718      	adds	r7, #24
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002c1a:	b480      	push	{r7}
 8002c1c:	b085      	sub	sp, #20
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	60f8      	str	r0, [r7, #12]
 8002c22:	60b9      	str	r1, [r7, #8]
 8002c24:	4613      	mov	r3, r2
 8002c26:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	68ba      	ldr	r2, [r7, #8]
 8002c2c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	88fa      	ldrh	r2, [r7, #6]
 8002c32:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	88fa      	ldrh	r2, [r7, #6]
 8002c38:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2222      	movs	r2, #34	@ 0x22
 8002c44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	691b      	ldr	r3, [r3, #16]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d007      	beq.n	8002c60 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	68da      	ldr	r2, [r3, #12]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c5e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	695a      	ldr	r2, [r3, #20]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f042 0201 	orr.w	r2, r2, #1
 8002c6e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	68da      	ldr	r2, [r3, #12]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f042 0220 	orr.w	r2, r2, #32
 8002c7e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002c80:	2300      	movs	r3, #0
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3714      	adds	r7, #20
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr

08002c8e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c8e:	b480      	push	{r7}
 8002c90:	b095      	sub	sp, #84	@ 0x54
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	330c      	adds	r3, #12
 8002c9c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ca0:	e853 3f00 	ldrex	r3, [r3]
 8002ca4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ca8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002cac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	330c      	adds	r3, #12
 8002cb4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002cb6:	643a      	str	r2, [r7, #64]	@ 0x40
 8002cb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002cbc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002cbe:	e841 2300 	strex	r3, r2, [r1]
 8002cc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1e5      	bne.n	8002c96 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	3314      	adds	r3, #20
 8002cd0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cd2:	6a3b      	ldr	r3, [r7, #32]
 8002cd4:	e853 3f00 	ldrex	r3, [r3]
 8002cd8:	61fb      	str	r3, [r7, #28]
   return(result);
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	f023 0301 	bic.w	r3, r3, #1
 8002ce0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	3314      	adds	r3, #20
 8002ce8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002cea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002cec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002cf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002cf2:	e841 2300 	strex	r3, r2, [r1]
 8002cf6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1e5      	bne.n	8002cca <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d119      	bne.n	8002d3a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	330c      	adds	r3, #12
 8002d0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	e853 3f00 	ldrex	r3, [r3]
 8002d14:	60bb      	str	r3, [r7, #8]
   return(result);
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	f023 0310 	bic.w	r3, r3, #16
 8002d1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	330c      	adds	r3, #12
 8002d24:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d26:	61ba      	str	r2, [r7, #24]
 8002d28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d2a:	6979      	ldr	r1, [r7, #20]
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	e841 2300 	strex	r3, r2, [r1]
 8002d32:	613b      	str	r3, [r7, #16]
   return(result);
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d1e5      	bne.n	8002d06 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2220      	movs	r2, #32
 8002d3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002d48:	bf00      	nop
 8002d4a:	3754      	adds	r7, #84	@ 0x54
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d60:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2200      	movs	r2, #0
 8002d66:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002d6e:	68f8      	ldr	r0, [r7, #12]
 8002d70:	f7ff fee4 	bl	8002b3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002d74:	bf00      	nop
 8002d76:	3710      	adds	r7, #16
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	2b21      	cmp	r3, #33	@ 0x21
 8002d8e:	d13e      	bne.n	8002e0e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d98:	d114      	bne.n	8002dc4 <UART_Transmit_IT+0x48>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	691b      	ldr	r3, [r3, #16]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d110      	bne.n	8002dc4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a1b      	ldr	r3, [r3, #32]
 8002da6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	881b      	ldrh	r3, [r3, #0]
 8002dac:	461a      	mov	r2, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002db6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6a1b      	ldr	r3, [r3, #32]
 8002dbc:	1c9a      	adds	r2, r3, #2
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	621a      	str	r2, [r3, #32]
 8002dc2:	e008      	b.n	8002dd6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a1b      	ldr	r3, [r3, #32]
 8002dc8:	1c59      	adds	r1, r3, #1
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	6211      	str	r1, [r2, #32]
 8002dce:	781a      	ldrb	r2, [r3, #0]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002dda:	b29b      	uxth	r3, r3
 8002ddc:	3b01      	subs	r3, #1
 8002dde:	b29b      	uxth	r3, r3
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	4619      	mov	r1, r3
 8002de4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d10f      	bne.n	8002e0a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	68da      	ldr	r2, [r3, #12]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002df8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	68da      	ldr	r2, [r3, #12]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e08:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	e000      	b.n	8002e10 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002e0e:	2302      	movs	r3, #2
  }
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3714      	adds	r7, #20
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68da      	ldr	r2, [r3, #12]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e32:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2220      	movs	r2, #32
 8002e38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	f7ff fe73 	bl	8002b28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002e42:	2300      	movs	r3, #0
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3708      	adds	r7, #8
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b08c      	sub	sp, #48	@ 0x30
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	2b22      	cmp	r3, #34	@ 0x22
 8002e5e:	f040 80ae 	bne.w	8002fbe <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e6a:	d117      	bne.n	8002e9c <UART_Receive_IT+0x50>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	691b      	ldr	r3, [r3, #16]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d113      	bne.n	8002e9c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002e74:	2300      	movs	r3, #0
 8002e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e8a:	b29a      	uxth	r2, r3
 8002e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e8e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e94:	1c9a      	adds	r2, r3, #2
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e9a:	e026      	b.n	8002eea <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002eae:	d007      	beq.n	8002ec0 <UART_Receive_IT+0x74>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d10a      	bne.n	8002ece <UART_Receive_IT+0x82>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	691b      	ldr	r3, [r3, #16]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d106      	bne.n	8002ece <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	b2da      	uxtb	r2, r3
 8002ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eca:	701a      	strb	r2, [r3, #0]
 8002ecc:	e008      	b.n	8002ee0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002eda:	b2da      	uxtb	r2, r3
 8002edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ede:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee4:	1c5a      	adds	r2, r3, #1
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	3b01      	subs	r3, #1
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d15d      	bne.n	8002fba <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	68da      	ldr	r2, [r3, #12]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f022 0220 	bic.w	r2, r2, #32
 8002f0c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	68da      	ldr	r2, [r3, #12]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f1c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	695a      	ldr	r2, [r3, #20]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f022 0201 	bic.w	r2, r2, #1
 8002f2c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2220      	movs	r2, #32
 8002f32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d135      	bne.n	8002fb0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	330c      	adds	r3, #12
 8002f50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	e853 3f00 	ldrex	r3, [r3]
 8002f58:	613b      	str	r3, [r7, #16]
   return(result);
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	f023 0310 	bic.w	r3, r3, #16
 8002f60:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	330c      	adds	r3, #12
 8002f68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f6a:	623a      	str	r2, [r7, #32]
 8002f6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f6e:	69f9      	ldr	r1, [r7, #28]
 8002f70:	6a3a      	ldr	r2, [r7, #32]
 8002f72:	e841 2300 	strex	r3, r2, [r1]
 8002f76:	61bb      	str	r3, [r7, #24]
   return(result);
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d1e5      	bne.n	8002f4a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0310 	and.w	r3, r3, #16
 8002f88:	2b10      	cmp	r3, #16
 8002f8a:	d10a      	bne.n	8002fa2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	60fb      	str	r3, [r7, #12]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	60fb      	str	r3, [r7, #12]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f7ff fdd1 	bl	8002b50 <HAL_UARTEx_RxEventCallback>
 8002fae:	e002      	b.n	8002fb6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f7fd fcc1 	bl	8000938 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	e002      	b.n	8002fc0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	e000      	b.n	8002fc0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002fbe:	2302      	movs	r3, #2
  }
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3730      	adds	r7, #48	@ 0x30
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002fc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fcc:	b0c0      	sub	sp, #256	@ 0x100
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fe4:	68d9      	ldr	r1, [r3, #12]
 8002fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	ea40 0301 	orr.w	r3, r0, r1
 8002ff0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ff6:	689a      	ldr	r2, [r3, #8]
 8002ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	431a      	orrs	r2, r3
 8003000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003004:	695b      	ldr	r3, [r3, #20]
 8003006:	431a      	orrs	r2, r3
 8003008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800300c:	69db      	ldr	r3, [r3, #28]
 800300e:	4313      	orrs	r3, r2
 8003010:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003020:	f021 010c 	bic.w	r1, r1, #12
 8003024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800302e:	430b      	orrs	r3, r1
 8003030:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800303e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003042:	6999      	ldr	r1, [r3, #24]
 8003044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	ea40 0301 	orr.w	r3, r0, r1
 800304e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	4b8f      	ldr	r3, [pc, #572]	@ (8003294 <UART_SetConfig+0x2cc>)
 8003058:	429a      	cmp	r2, r3
 800305a:	d005      	beq.n	8003068 <UART_SetConfig+0xa0>
 800305c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	4b8d      	ldr	r3, [pc, #564]	@ (8003298 <UART_SetConfig+0x2d0>)
 8003064:	429a      	cmp	r2, r3
 8003066:	d104      	bne.n	8003072 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003068:	f7ff f9b8 	bl	80023dc <HAL_RCC_GetPCLK2Freq>
 800306c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003070:	e003      	b.n	800307a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003072:	f7ff f99f 	bl	80023b4 <HAL_RCC_GetPCLK1Freq>
 8003076:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800307a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800307e:	69db      	ldr	r3, [r3, #28]
 8003080:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003084:	f040 810c 	bne.w	80032a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003088:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800308c:	2200      	movs	r2, #0
 800308e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003092:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003096:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800309a:	4622      	mov	r2, r4
 800309c:	462b      	mov	r3, r5
 800309e:	1891      	adds	r1, r2, r2
 80030a0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80030a2:	415b      	adcs	r3, r3
 80030a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80030a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80030aa:	4621      	mov	r1, r4
 80030ac:	eb12 0801 	adds.w	r8, r2, r1
 80030b0:	4629      	mov	r1, r5
 80030b2:	eb43 0901 	adc.w	r9, r3, r1
 80030b6:	f04f 0200 	mov.w	r2, #0
 80030ba:	f04f 0300 	mov.w	r3, #0
 80030be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80030c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80030c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80030ca:	4690      	mov	r8, r2
 80030cc:	4699      	mov	r9, r3
 80030ce:	4623      	mov	r3, r4
 80030d0:	eb18 0303 	adds.w	r3, r8, r3
 80030d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80030d8:	462b      	mov	r3, r5
 80030da:	eb49 0303 	adc.w	r3, r9, r3
 80030de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80030e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80030ee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80030f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80030f6:	460b      	mov	r3, r1
 80030f8:	18db      	adds	r3, r3, r3
 80030fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80030fc:	4613      	mov	r3, r2
 80030fe:	eb42 0303 	adc.w	r3, r2, r3
 8003102:	657b      	str	r3, [r7, #84]	@ 0x54
 8003104:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003108:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800310c:	f7fd f8d0 	bl	80002b0 <__aeabi_uldivmod>
 8003110:	4602      	mov	r2, r0
 8003112:	460b      	mov	r3, r1
 8003114:	4b61      	ldr	r3, [pc, #388]	@ (800329c <UART_SetConfig+0x2d4>)
 8003116:	fba3 2302 	umull	r2, r3, r3, r2
 800311a:	095b      	lsrs	r3, r3, #5
 800311c:	011c      	lsls	r4, r3, #4
 800311e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003122:	2200      	movs	r2, #0
 8003124:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003128:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800312c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003130:	4642      	mov	r2, r8
 8003132:	464b      	mov	r3, r9
 8003134:	1891      	adds	r1, r2, r2
 8003136:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003138:	415b      	adcs	r3, r3
 800313a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800313c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003140:	4641      	mov	r1, r8
 8003142:	eb12 0a01 	adds.w	sl, r2, r1
 8003146:	4649      	mov	r1, r9
 8003148:	eb43 0b01 	adc.w	fp, r3, r1
 800314c:	f04f 0200 	mov.w	r2, #0
 8003150:	f04f 0300 	mov.w	r3, #0
 8003154:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003158:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800315c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003160:	4692      	mov	sl, r2
 8003162:	469b      	mov	fp, r3
 8003164:	4643      	mov	r3, r8
 8003166:	eb1a 0303 	adds.w	r3, sl, r3
 800316a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800316e:	464b      	mov	r3, r9
 8003170:	eb4b 0303 	adc.w	r3, fp, r3
 8003174:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003184:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003188:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800318c:	460b      	mov	r3, r1
 800318e:	18db      	adds	r3, r3, r3
 8003190:	643b      	str	r3, [r7, #64]	@ 0x40
 8003192:	4613      	mov	r3, r2
 8003194:	eb42 0303 	adc.w	r3, r2, r3
 8003198:	647b      	str	r3, [r7, #68]	@ 0x44
 800319a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800319e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80031a2:	f7fd f885 	bl	80002b0 <__aeabi_uldivmod>
 80031a6:	4602      	mov	r2, r0
 80031a8:	460b      	mov	r3, r1
 80031aa:	4611      	mov	r1, r2
 80031ac:	4b3b      	ldr	r3, [pc, #236]	@ (800329c <UART_SetConfig+0x2d4>)
 80031ae:	fba3 2301 	umull	r2, r3, r3, r1
 80031b2:	095b      	lsrs	r3, r3, #5
 80031b4:	2264      	movs	r2, #100	@ 0x64
 80031b6:	fb02 f303 	mul.w	r3, r2, r3
 80031ba:	1acb      	subs	r3, r1, r3
 80031bc:	00db      	lsls	r3, r3, #3
 80031be:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80031c2:	4b36      	ldr	r3, [pc, #216]	@ (800329c <UART_SetConfig+0x2d4>)
 80031c4:	fba3 2302 	umull	r2, r3, r3, r2
 80031c8:	095b      	lsrs	r3, r3, #5
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80031d0:	441c      	add	r4, r3
 80031d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031d6:	2200      	movs	r2, #0
 80031d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80031dc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80031e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80031e4:	4642      	mov	r2, r8
 80031e6:	464b      	mov	r3, r9
 80031e8:	1891      	adds	r1, r2, r2
 80031ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 80031ec:	415b      	adcs	r3, r3
 80031ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80031f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80031f4:	4641      	mov	r1, r8
 80031f6:	1851      	adds	r1, r2, r1
 80031f8:	6339      	str	r1, [r7, #48]	@ 0x30
 80031fa:	4649      	mov	r1, r9
 80031fc:	414b      	adcs	r3, r1
 80031fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8003200:	f04f 0200 	mov.w	r2, #0
 8003204:	f04f 0300 	mov.w	r3, #0
 8003208:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800320c:	4659      	mov	r1, fp
 800320e:	00cb      	lsls	r3, r1, #3
 8003210:	4651      	mov	r1, sl
 8003212:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003216:	4651      	mov	r1, sl
 8003218:	00ca      	lsls	r2, r1, #3
 800321a:	4610      	mov	r0, r2
 800321c:	4619      	mov	r1, r3
 800321e:	4603      	mov	r3, r0
 8003220:	4642      	mov	r2, r8
 8003222:	189b      	adds	r3, r3, r2
 8003224:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003228:	464b      	mov	r3, r9
 800322a:	460a      	mov	r2, r1
 800322c:	eb42 0303 	adc.w	r3, r2, r3
 8003230:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003240:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003244:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003248:	460b      	mov	r3, r1
 800324a:	18db      	adds	r3, r3, r3
 800324c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800324e:	4613      	mov	r3, r2
 8003250:	eb42 0303 	adc.w	r3, r2, r3
 8003254:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003256:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800325a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800325e:	f7fd f827 	bl	80002b0 <__aeabi_uldivmod>
 8003262:	4602      	mov	r2, r0
 8003264:	460b      	mov	r3, r1
 8003266:	4b0d      	ldr	r3, [pc, #52]	@ (800329c <UART_SetConfig+0x2d4>)
 8003268:	fba3 1302 	umull	r1, r3, r3, r2
 800326c:	095b      	lsrs	r3, r3, #5
 800326e:	2164      	movs	r1, #100	@ 0x64
 8003270:	fb01 f303 	mul.w	r3, r1, r3
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	00db      	lsls	r3, r3, #3
 8003278:	3332      	adds	r3, #50	@ 0x32
 800327a:	4a08      	ldr	r2, [pc, #32]	@ (800329c <UART_SetConfig+0x2d4>)
 800327c:	fba2 2303 	umull	r2, r3, r2, r3
 8003280:	095b      	lsrs	r3, r3, #5
 8003282:	f003 0207 	and.w	r2, r3, #7
 8003286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4422      	add	r2, r4
 800328e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003290:	e106      	b.n	80034a0 <UART_SetConfig+0x4d8>
 8003292:	bf00      	nop
 8003294:	40011000 	.word	0x40011000
 8003298:	40011400 	.word	0x40011400
 800329c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80032a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032a4:	2200      	movs	r2, #0
 80032a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80032aa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80032ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80032b2:	4642      	mov	r2, r8
 80032b4:	464b      	mov	r3, r9
 80032b6:	1891      	adds	r1, r2, r2
 80032b8:	6239      	str	r1, [r7, #32]
 80032ba:	415b      	adcs	r3, r3
 80032bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80032be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80032c2:	4641      	mov	r1, r8
 80032c4:	1854      	adds	r4, r2, r1
 80032c6:	4649      	mov	r1, r9
 80032c8:	eb43 0501 	adc.w	r5, r3, r1
 80032cc:	f04f 0200 	mov.w	r2, #0
 80032d0:	f04f 0300 	mov.w	r3, #0
 80032d4:	00eb      	lsls	r3, r5, #3
 80032d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032da:	00e2      	lsls	r2, r4, #3
 80032dc:	4614      	mov	r4, r2
 80032de:	461d      	mov	r5, r3
 80032e0:	4643      	mov	r3, r8
 80032e2:	18e3      	adds	r3, r4, r3
 80032e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80032e8:	464b      	mov	r3, r9
 80032ea:	eb45 0303 	adc.w	r3, r5, r3
 80032ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80032f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80032fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003302:	f04f 0200 	mov.w	r2, #0
 8003306:	f04f 0300 	mov.w	r3, #0
 800330a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800330e:	4629      	mov	r1, r5
 8003310:	008b      	lsls	r3, r1, #2
 8003312:	4621      	mov	r1, r4
 8003314:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003318:	4621      	mov	r1, r4
 800331a:	008a      	lsls	r2, r1, #2
 800331c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003320:	f7fc ffc6 	bl	80002b0 <__aeabi_uldivmod>
 8003324:	4602      	mov	r2, r0
 8003326:	460b      	mov	r3, r1
 8003328:	4b60      	ldr	r3, [pc, #384]	@ (80034ac <UART_SetConfig+0x4e4>)
 800332a:	fba3 2302 	umull	r2, r3, r3, r2
 800332e:	095b      	lsrs	r3, r3, #5
 8003330:	011c      	lsls	r4, r3, #4
 8003332:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003336:	2200      	movs	r2, #0
 8003338:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800333c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003340:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003344:	4642      	mov	r2, r8
 8003346:	464b      	mov	r3, r9
 8003348:	1891      	adds	r1, r2, r2
 800334a:	61b9      	str	r1, [r7, #24]
 800334c:	415b      	adcs	r3, r3
 800334e:	61fb      	str	r3, [r7, #28]
 8003350:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003354:	4641      	mov	r1, r8
 8003356:	1851      	adds	r1, r2, r1
 8003358:	6139      	str	r1, [r7, #16]
 800335a:	4649      	mov	r1, r9
 800335c:	414b      	adcs	r3, r1
 800335e:	617b      	str	r3, [r7, #20]
 8003360:	f04f 0200 	mov.w	r2, #0
 8003364:	f04f 0300 	mov.w	r3, #0
 8003368:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800336c:	4659      	mov	r1, fp
 800336e:	00cb      	lsls	r3, r1, #3
 8003370:	4651      	mov	r1, sl
 8003372:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003376:	4651      	mov	r1, sl
 8003378:	00ca      	lsls	r2, r1, #3
 800337a:	4610      	mov	r0, r2
 800337c:	4619      	mov	r1, r3
 800337e:	4603      	mov	r3, r0
 8003380:	4642      	mov	r2, r8
 8003382:	189b      	adds	r3, r3, r2
 8003384:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003388:	464b      	mov	r3, r9
 800338a:	460a      	mov	r2, r1
 800338c:	eb42 0303 	adc.w	r3, r2, r3
 8003390:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800339e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80033a0:	f04f 0200 	mov.w	r2, #0
 80033a4:	f04f 0300 	mov.w	r3, #0
 80033a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80033ac:	4649      	mov	r1, r9
 80033ae:	008b      	lsls	r3, r1, #2
 80033b0:	4641      	mov	r1, r8
 80033b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033b6:	4641      	mov	r1, r8
 80033b8:	008a      	lsls	r2, r1, #2
 80033ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80033be:	f7fc ff77 	bl	80002b0 <__aeabi_uldivmod>
 80033c2:	4602      	mov	r2, r0
 80033c4:	460b      	mov	r3, r1
 80033c6:	4611      	mov	r1, r2
 80033c8:	4b38      	ldr	r3, [pc, #224]	@ (80034ac <UART_SetConfig+0x4e4>)
 80033ca:	fba3 2301 	umull	r2, r3, r3, r1
 80033ce:	095b      	lsrs	r3, r3, #5
 80033d0:	2264      	movs	r2, #100	@ 0x64
 80033d2:	fb02 f303 	mul.w	r3, r2, r3
 80033d6:	1acb      	subs	r3, r1, r3
 80033d8:	011b      	lsls	r3, r3, #4
 80033da:	3332      	adds	r3, #50	@ 0x32
 80033dc:	4a33      	ldr	r2, [pc, #204]	@ (80034ac <UART_SetConfig+0x4e4>)
 80033de:	fba2 2303 	umull	r2, r3, r2, r3
 80033e2:	095b      	lsrs	r3, r3, #5
 80033e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033e8:	441c      	add	r4, r3
 80033ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033ee:	2200      	movs	r2, #0
 80033f0:	673b      	str	r3, [r7, #112]	@ 0x70
 80033f2:	677a      	str	r2, [r7, #116]	@ 0x74
 80033f4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80033f8:	4642      	mov	r2, r8
 80033fa:	464b      	mov	r3, r9
 80033fc:	1891      	adds	r1, r2, r2
 80033fe:	60b9      	str	r1, [r7, #8]
 8003400:	415b      	adcs	r3, r3
 8003402:	60fb      	str	r3, [r7, #12]
 8003404:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003408:	4641      	mov	r1, r8
 800340a:	1851      	adds	r1, r2, r1
 800340c:	6039      	str	r1, [r7, #0]
 800340e:	4649      	mov	r1, r9
 8003410:	414b      	adcs	r3, r1
 8003412:	607b      	str	r3, [r7, #4]
 8003414:	f04f 0200 	mov.w	r2, #0
 8003418:	f04f 0300 	mov.w	r3, #0
 800341c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003420:	4659      	mov	r1, fp
 8003422:	00cb      	lsls	r3, r1, #3
 8003424:	4651      	mov	r1, sl
 8003426:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800342a:	4651      	mov	r1, sl
 800342c:	00ca      	lsls	r2, r1, #3
 800342e:	4610      	mov	r0, r2
 8003430:	4619      	mov	r1, r3
 8003432:	4603      	mov	r3, r0
 8003434:	4642      	mov	r2, r8
 8003436:	189b      	adds	r3, r3, r2
 8003438:	66bb      	str	r3, [r7, #104]	@ 0x68
 800343a:	464b      	mov	r3, r9
 800343c:	460a      	mov	r2, r1
 800343e:	eb42 0303 	adc.w	r3, r2, r3
 8003442:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	663b      	str	r3, [r7, #96]	@ 0x60
 800344e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003450:	f04f 0200 	mov.w	r2, #0
 8003454:	f04f 0300 	mov.w	r3, #0
 8003458:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800345c:	4649      	mov	r1, r9
 800345e:	008b      	lsls	r3, r1, #2
 8003460:	4641      	mov	r1, r8
 8003462:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003466:	4641      	mov	r1, r8
 8003468:	008a      	lsls	r2, r1, #2
 800346a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800346e:	f7fc ff1f 	bl	80002b0 <__aeabi_uldivmod>
 8003472:	4602      	mov	r2, r0
 8003474:	460b      	mov	r3, r1
 8003476:	4b0d      	ldr	r3, [pc, #52]	@ (80034ac <UART_SetConfig+0x4e4>)
 8003478:	fba3 1302 	umull	r1, r3, r3, r2
 800347c:	095b      	lsrs	r3, r3, #5
 800347e:	2164      	movs	r1, #100	@ 0x64
 8003480:	fb01 f303 	mul.w	r3, r1, r3
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	011b      	lsls	r3, r3, #4
 8003488:	3332      	adds	r3, #50	@ 0x32
 800348a:	4a08      	ldr	r2, [pc, #32]	@ (80034ac <UART_SetConfig+0x4e4>)
 800348c:	fba2 2303 	umull	r2, r3, r2, r3
 8003490:	095b      	lsrs	r3, r3, #5
 8003492:	f003 020f 	and.w	r2, r3, #15
 8003496:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4422      	add	r2, r4
 800349e:	609a      	str	r2, [r3, #8]
}
 80034a0:	bf00      	nop
 80034a2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80034a6:	46bd      	mov	sp, r7
 80034a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034ac:	51eb851f 	.word	0x51eb851f

080034b0 <std>:
 80034b0:	2300      	movs	r3, #0
 80034b2:	b510      	push	{r4, lr}
 80034b4:	4604      	mov	r4, r0
 80034b6:	e9c0 3300 	strd	r3, r3, [r0]
 80034ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80034be:	6083      	str	r3, [r0, #8]
 80034c0:	8181      	strh	r1, [r0, #12]
 80034c2:	6643      	str	r3, [r0, #100]	@ 0x64
 80034c4:	81c2      	strh	r2, [r0, #14]
 80034c6:	6183      	str	r3, [r0, #24]
 80034c8:	4619      	mov	r1, r3
 80034ca:	2208      	movs	r2, #8
 80034cc:	305c      	adds	r0, #92	@ 0x5c
 80034ce:	f000 fa21 	bl	8003914 <memset>
 80034d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003508 <std+0x58>)
 80034d4:	6263      	str	r3, [r4, #36]	@ 0x24
 80034d6:	4b0d      	ldr	r3, [pc, #52]	@ (800350c <std+0x5c>)
 80034d8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80034da:	4b0d      	ldr	r3, [pc, #52]	@ (8003510 <std+0x60>)
 80034dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80034de:	4b0d      	ldr	r3, [pc, #52]	@ (8003514 <std+0x64>)
 80034e0:	6323      	str	r3, [r4, #48]	@ 0x30
 80034e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003518 <std+0x68>)
 80034e4:	6224      	str	r4, [r4, #32]
 80034e6:	429c      	cmp	r4, r3
 80034e8:	d006      	beq.n	80034f8 <std+0x48>
 80034ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80034ee:	4294      	cmp	r4, r2
 80034f0:	d002      	beq.n	80034f8 <std+0x48>
 80034f2:	33d0      	adds	r3, #208	@ 0xd0
 80034f4:	429c      	cmp	r4, r3
 80034f6:	d105      	bne.n	8003504 <std+0x54>
 80034f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80034fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003500:	f000 bb12 	b.w	8003b28 <__retarget_lock_init_recursive>
 8003504:	bd10      	pop	{r4, pc}
 8003506:	bf00      	nop
 8003508:	08003765 	.word	0x08003765
 800350c:	08003787 	.word	0x08003787
 8003510:	080037bf 	.word	0x080037bf
 8003514:	080037e3 	.word	0x080037e3
 8003518:	200009ac 	.word	0x200009ac

0800351c <stdio_exit_handler>:
 800351c:	4a02      	ldr	r2, [pc, #8]	@ (8003528 <stdio_exit_handler+0xc>)
 800351e:	4903      	ldr	r1, [pc, #12]	@ (800352c <stdio_exit_handler+0x10>)
 8003520:	4803      	ldr	r0, [pc, #12]	@ (8003530 <stdio_exit_handler+0x14>)
 8003522:	f000 b869 	b.w	80035f8 <_fwalk_sglue>
 8003526:	bf00      	nop
 8003528:	2000000c 	.word	0x2000000c
 800352c:	080046f1 	.word	0x080046f1
 8003530:	2000001c 	.word	0x2000001c

08003534 <cleanup_stdio>:
 8003534:	6841      	ldr	r1, [r0, #4]
 8003536:	4b0c      	ldr	r3, [pc, #48]	@ (8003568 <cleanup_stdio+0x34>)
 8003538:	4299      	cmp	r1, r3
 800353a:	b510      	push	{r4, lr}
 800353c:	4604      	mov	r4, r0
 800353e:	d001      	beq.n	8003544 <cleanup_stdio+0x10>
 8003540:	f001 f8d6 	bl	80046f0 <_fflush_r>
 8003544:	68a1      	ldr	r1, [r4, #8]
 8003546:	4b09      	ldr	r3, [pc, #36]	@ (800356c <cleanup_stdio+0x38>)
 8003548:	4299      	cmp	r1, r3
 800354a:	d002      	beq.n	8003552 <cleanup_stdio+0x1e>
 800354c:	4620      	mov	r0, r4
 800354e:	f001 f8cf 	bl	80046f0 <_fflush_r>
 8003552:	68e1      	ldr	r1, [r4, #12]
 8003554:	4b06      	ldr	r3, [pc, #24]	@ (8003570 <cleanup_stdio+0x3c>)
 8003556:	4299      	cmp	r1, r3
 8003558:	d004      	beq.n	8003564 <cleanup_stdio+0x30>
 800355a:	4620      	mov	r0, r4
 800355c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003560:	f001 b8c6 	b.w	80046f0 <_fflush_r>
 8003564:	bd10      	pop	{r4, pc}
 8003566:	bf00      	nop
 8003568:	200009ac 	.word	0x200009ac
 800356c:	20000a14 	.word	0x20000a14
 8003570:	20000a7c 	.word	0x20000a7c

08003574 <global_stdio_init.part.0>:
 8003574:	b510      	push	{r4, lr}
 8003576:	4b0b      	ldr	r3, [pc, #44]	@ (80035a4 <global_stdio_init.part.0+0x30>)
 8003578:	4c0b      	ldr	r4, [pc, #44]	@ (80035a8 <global_stdio_init.part.0+0x34>)
 800357a:	4a0c      	ldr	r2, [pc, #48]	@ (80035ac <global_stdio_init.part.0+0x38>)
 800357c:	601a      	str	r2, [r3, #0]
 800357e:	4620      	mov	r0, r4
 8003580:	2200      	movs	r2, #0
 8003582:	2104      	movs	r1, #4
 8003584:	f7ff ff94 	bl	80034b0 <std>
 8003588:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800358c:	2201      	movs	r2, #1
 800358e:	2109      	movs	r1, #9
 8003590:	f7ff ff8e 	bl	80034b0 <std>
 8003594:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003598:	2202      	movs	r2, #2
 800359a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800359e:	2112      	movs	r1, #18
 80035a0:	f7ff bf86 	b.w	80034b0 <std>
 80035a4:	20000ae4 	.word	0x20000ae4
 80035a8:	200009ac 	.word	0x200009ac
 80035ac:	0800351d 	.word	0x0800351d

080035b0 <__sfp_lock_acquire>:
 80035b0:	4801      	ldr	r0, [pc, #4]	@ (80035b8 <__sfp_lock_acquire+0x8>)
 80035b2:	f000 baba 	b.w	8003b2a <__retarget_lock_acquire_recursive>
 80035b6:	bf00      	nop
 80035b8:	20000aed 	.word	0x20000aed

080035bc <__sfp_lock_release>:
 80035bc:	4801      	ldr	r0, [pc, #4]	@ (80035c4 <__sfp_lock_release+0x8>)
 80035be:	f000 bab5 	b.w	8003b2c <__retarget_lock_release_recursive>
 80035c2:	bf00      	nop
 80035c4:	20000aed 	.word	0x20000aed

080035c8 <__sinit>:
 80035c8:	b510      	push	{r4, lr}
 80035ca:	4604      	mov	r4, r0
 80035cc:	f7ff fff0 	bl	80035b0 <__sfp_lock_acquire>
 80035d0:	6a23      	ldr	r3, [r4, #32]
 80035d2:	b11b      	cbz	r3, 80035dc <__sinit+0x14>
 80035d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035d8:	f7ff bff0 	b.w	80035bc <__sfp_lock_release>
 80035dc:	4b04      	ldr	r3, [pc, #16]	@ (80035f0 <__sinit+0x28>)
 80035de:	6223      	str	r3, [r4, #32]
 80035e0:	4b04      	ldr	r3, [pc, #16]	@ (80035f4 <__sinit+0x2c>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d1f5      	bne.n	80035d4 <__sinit+0xc>
 80035e8:	f7ff ffc4 	bl	8003574 <global_stdio_init.part.0>
 80035ec:	e7f2      	b.n	80035d4 <__sinit+0xc>
 80035ee:	bf00      	nop
 80035f0:	08003535 	.word	0x08003535
 80035f4:	20000ae4 	.word	0x20000ae4

080035f8 <_fwalk_sglue>:
 80035f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035fc:	4607      	mov	r7, r0
 80035fe:	4688      	mov	r8, r1
 8003600:	4614      	mov	r4, r2
 8003602:	2600      	movs	r6, #0
 8003604:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003608:	f1b9 0901 	subs.w	r9, r9, #1
 800360c:	d505      	bpl.n	800361a <_fwalk_sglue+0x22>
 800360e:	6824      	ldr	r4, [r4, #0]
 8003610:	2c00      	cmp	r4, #0
 8003612:	d1f7      	bne.n	8003604 <_fwalk_sglue+0xc>
 8003614:	4630      	mov	r0, r6
 8003616:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800361a:	89ab      	ldrh	r3, [r5, #12]
 800361c:	2b01      	cmp	r3, #1
 800361e:	d907      	bls.n	8003630 <_fwalk_sglue+0x38>
 8003620:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003624:	3301      	adds	r3, #1
 8003626:	d003      	beq.n	8003630 <_fwalk_sglue+0x38>
 8003628:	4629      	mov	r1, r5
 800362a:	4638      	mov	r0, r7
 800362c:	47c0      	blx	r8
 800362e:	4306      	orrs	r6, r0
 8003630:	3568      	adds	r5, #104	@ 0x68
 8003632:	e7e9      	b.n	8003608 <_fwalk_sglue+0x10>

08003634 <iprintf>:
 8003634:	b40f      	push	{r0, r1, r2, r3}
 8003636:	b507      	push	{r0, r1, r2, lr}
 8003638:	4906      	ldr	r1, [pc, #24]	@ (8003654 <iprintf+0x20>)
 800363a:	ab04      	add	r3, sp, #16
 800363c:	6808      	ldr	r0, [r1, #0]
 800363e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003642:	6881      	ldr	r1, [r0, #8]
 8003644:	9301      	str	r3, [sp, #4]
 8003646:	f000 fd29 	bl	800409c <_vfiprintf_r>
 800364a:	b003      	add	sp, #12
 800364c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003650:	b004      	add	sp, #16
 8003652:	4770      	bx	lr
 8003654:	20000018 	.word	0x20000018

08003658 <putchar>:
 8003658:	4b02      	ldr	r3, [pc, #8]	@ (8003664 <putchar+0xc>)
 800365a:	4601      	mov	r1, r0
 800365c:	6818      	ldr	r0, [r3, #0]
 800365e:	6882      	ldr	r2, [r0, #8]
 8003660:	f001 b8e2 	b.w	8004828 <_putc_r>
 8003664:	20000018 	.word	0x20000018

08003668 <_puts_r>:
 8003668:	6a03      	ldr	r3, [r0, #32]
 800366a:	b570      	push	{r4, r5, r6, lr}
 800366c:	6884      	ldr	r4, [r0, #8]
 800366e:	4605      	mov	r5, r0
 8003670:	460e      	mov	r6, r1
 8003672:	b90b      	cbnz	r3, 8003678 <_puts_r+0x10>
 8003674:	f7ff ffa8 	bl	80035c8 <__sinit>
 8003678:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800367a:	07db      	lsls	r3, r3, #31
 800367c:	d405      	bmi.n	800368a <_puts_r+0x22>
 800367e:	89a3      	ldrh	r3, [r4, #12]
 8003680:	0598      	lsls	r0, r3, #22
 8003682:	d402      	bmi.n	800368a <_puts_r+0x22>
 8003684:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003686:	f000 fa50 	bl	8003b2a <__retarget_lock_acquire_recursive>
 800368a:	89a3      	ldrh	r3, [r4, #12]
 800368c:	0719      	lsls	r1, r3, #28
 800368e:	d502      	bpl.n	8003696 <_puts_r+0x2e>
 8003690:	6923      	ldr	r3, [r4, #16]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d135      	bne.n	8003702 <_puts_r+0x9a>
 8003696:	4621      	mov	r1, r4
 8003698:	4628      	mov	r0, r5
 800369a:	f000 f8e5 	bl	8003868 <__swsetup_r>
 800369e:	b380      	cbz	r0, 8003702 <_puts_r+0x9a>
 80036a0:	f04f 35ff 	mov.w	r5, #4294967295
 80036a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80036a6:	07da      	lsls	r2, r3, #31
 80036a8:	d405      	bmi.n	80036b6 <_puts_r+0x4e>
 80036aa:	89a3      	ldrh	r3, [r4, #12]
 80036ac:	059b      	lsls	r3, r3, #22
 80036ae:	d402      	bmi.n	80036b6 <_puts_r+0x4e>
 80036b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80036b2:	f000 fa3b 	bl	8003b2c <__retarget_lock_release_recursive>
 80036b6:	4628      	mov	r0, r5
 80036b8:	bd70      	pop	{r4, r5, r6, pc}
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	da04      	bge.n	80036c8 <_puts_r+0x60>
 80036be:	69a2      	ldr	r2, [r4, #24]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	dc17      	bgt.n	80036f4 <_puts_r+0x8c>
 80036c4:	290a      	cmp	r1, #10
 80036c6:	d015      	beq.n	80036f4 <_puts_r+0x8c>
 80036c8:	6823      	ldr	r3, [r4, #0]
 80036ca:	1c5a      	adds	r2, r3, #1
 80036cc:	6022      	str	r2, [r4, #0]
 80036ce:	7019      	strb	r1, [r3, #0]
 80036d0:	68a3      	ldr	r3, [r4, #8]
 80036d2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80036d6:	3b01      	subs	r3, #1
 80036d8:	60a3      	str	r3, [r4, #8]
 80036da:	2900      	cmp	r1, #0
 80036dc:	d1ed      	bne.n	80036ba <_puts_r+0x52>
 80036de:	2b00      	cmp	r3, #0
 80036e0:	da11      	bge.n	8003706 <_puts_r+0x9e>
 80036e2:	4622      	mov	r2, r4
 80036e4:	210a      	movs	r1, #10
 80036e6:	4628      	mov	r0, r5
 80036e8:	f000 f87f 	bl	80037ea <__swbuf_r>
 80036ec:	3001      	adds	r0, #1
 80036ee:	d0d7      	beq.n	80036a0 <_puts_r+0x38>
 80036f0:	250a      	movs	r5, #10
 80036f2:	e7d7      	b.n	80036a4 <_puts_r+0x3c>
 80036f4:	4622      	mov	r2, r4
 80036f6:	4628      	mov	r0, r5
 80036f8:	f000 f877 	bl	80037ea <__swbuf_r>
 80036fc:	3001      	adds	r0, #1
 80036fe:	d1e7      	bne.n	80036d0 <_puts_r+0x68>
 8003700:	e7ce      	b.n	80036a0 <_puts_r+0x38>
 8003702:	3e01      	subs	r6, #1
 8003704:	e7e4      	b.n	80036d0 <_puts_r+0x68>
 8003706:	6823      	ldr	r3, [r4, #0]
 8003708:	1c5a      	adds	r2, r3, #1
 800370a:	6022      	str	r2, [r4, #0]
 800370c:	220a      	movs	r2, #10
 800370e:	701a      	strb	r2, [r3, #0]
 8003710:	e7ee      	b.n	80036f0 <_puts_r+0x88>
	...

08003714 <puts>:
 8003714:	4b02      	ldr	r3, [pc, #8]	@ (8003720 <puts+0xc>)
 8003716:	4601      	mov	r1, r0
 8003718:	6818      	ldr	r0, [r3, #0]
 800371a:	f7ff bfa5 	b.w	8003668 <_puts_r>
 800371e:	bf00      	nop
 8003720:	20000018 	.word	0x20000018

08003724 <siprintf>:
 8003724:	b40e      	push	{r1, r2, r3}
 8003726:	b500      	push	{lr}
 8003728:	b09c      	sub	sp, #112	@ 0x70
 800372a:	ab1d      	add	r3, sp, #116	@ 0x74
 800372c:	9002      	str	r0, [sp, #8]
 800372e:	9006      	str	r0, [sp, #24]
 8003730:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003734:	4809      	ldr	r0, [pc, #36]	@ (800375c <siprintf+0x38>)
 8003736:	9107      	str	r1, [sp, #28]
 8003738:	9104      	str	r1, [sp, #16]
 800373a:	4909      	ldr	r1, [pc, #36]	@ (8003760 <siprintf+0x3c>)
 800373c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003740:	9105      	str	r1, [sp, #20]
 8003742:	6800      	ldr	r0, [r0, #0]
 8003744:	9301      	str	r3, [sp, #4]
 8003746:	a902      	add	r1, sp, #8
 8003748:	f000 fb82 	bl	8003e50 <_svfiprintf_r>
 800374c:	9b02      	ldr	r3, [sp, #8]
 800374e:	2200      	movs	r2, #0
 8003750:	701a      	strb	r2, [r3, #0]
 8003752:	b01c      	add	sp, #112	@ 0x70
 8003754:	f85d eb04 	ldr.w	lr, [sp], #4
 8003758:	b003      	add	sp, #12
 800375a:	4770      	bx	lr
 800375c:	20000018 	.word	0x20000018
 8003760:	ffff0208 	.word	0xffff0208

08003764 <__sread>:
 8003764:	b510      	push	{r4, lr}
 8003766:	460c      	mov	r4, r1
 8003768:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800376c:	f000 f98e 	bl	8003a8c <_read_r>
 8003770:	2800      	cmp	r0, #0
 8003772:	bfab      	itete	ge
 8003774:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003776:	89a3      	ldrhlt	r3, [r4, #12]
 8003778:	181b      	addge	r3, r3, r0
 800377a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800377e:	bfac      	ite	ge
 8003780:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003782:	81a3      	strhlt	r3, [r4, #12]
 8003784:	bd10      	pop	{r4, pc}

08003786 <__swrite>:
 8003786:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800378a:	461f      	mov	r7, r3
 800378c:	898b      	ldrh	r3, [r1, #12]
 800378e:	05db      	lsls	r3, r3, #23
 8003790:	4605      	mov	r5, r0
 8003792:	460c      	mov	r4, r1
 8003794:	4616      	mov	r6, r2
 8003796:	d505      	bpl.n	80037a4 <__swrite+0x1e>
 8003798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800379c:	2302      	movs	r3, #2
 800379e:	2200      	movs	r2, #0
 80037a0:	f000 f962 	bl	8003a68 <_lseek_r>
 80037a4:	89a3      	ldrh	r3, [r4, #12]
 80037a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80037ae:	81a3      	strh	r3, [r4, #12]
 80037b0:	4632      	mov	r2, r6
 80037b2:	463b      	mov	r3, r7
 80037b4:	4628      	mov	r0, r5
 80037b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037ba:	f000 b979 	b.w	8003ab0 <_write_r>

080037be <__sseek>:
 80037be:	b510      	push	{r4, lr}
 80037c0:	460c      	mov	r4, r1
 80037c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037c6:	f000 f94f 	bl	8003a68 <_lseek_r>
 80037ca:	1c43      	adds	r3, r0, #1
 80037cc:	89a3      	ldrh	r3, [r4, #12]
 80037ce:	bf15      	itete	ne
 80037d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80037d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80037d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80037da:	81a3      	strheq	r3, [r4, #12]
 80037dc:	bf18      	it	ne
 80037de:	81a3      	strhne	r3, [r4, #12]
 80037e0:	bd10      	pop	{r4, pc}

080037e2 <__sclose>:
 80037e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037e6:	f000 b92f 	b.w	8003a48 <_close_r>

080037ea <__swbuf_r>:
 80037ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ec:	460e      	mov	r6, r1
 80037ee:	4614      	mov	r4, r2
 80037f0:	4605      	mov	r5, r0
 80037f2:	b118      	cbz	r0, 80037fc <__swbuf_r+0x12>
 80037f4:	6a03      	ldr	r3, [r0, #32]
 80037f6:	b90b      	cbnz	r3, 80037fc <__swbuf_r+0x12>
 80037f8:	f7ff fee6 	bl	80035c8 <__sinit>
 80037fc:	69a3      	ldr	r3, [r4, #24]
 80037fe:	60a3      	str	r3, [r4, #8]
 8003800:	89a3      	ldrh	r3, [r4, #12]
 8003802:	071a      	lsls	r2, r3, #28
 8003804:	d501      	bpl.n	800380a <__swbuf_r+0x20>
 8003806:	6923      	ldr	r3, [r4, #16]
 8003808:	b943      	cbnz	r3, 800381c <__swbuf_r+0x32>
 800380a:	4621      	mov	r1, r4
 800380c:	4628      	mov	r0, r5
 800380e:	f000 f82b 	bl	8003868 <__swsetup_r>
 8003812:	b118      	cbz	r0, 800381c <__swbuf_r+0x32>
 8003814:	f04f 37ff 	mov.w	r7, #4294967295
 8003818:	4638      	mov	r0, r7
 800381a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800381c:	6823      	ldr	r3, [r4, #0]
 800381e:	6922      	ldr	r2, [r4, #16]
 8003820:	1a98      	subs	r0, r3, r2
 8003822:	6963      	ldr	r3, [r4, #20]
 8003824:	b2f6      	uxtb	r6, r6
 8003826:	4283      	cmp	r3, r0
 8003828:	4637      	mov	r7, r6
 800382a:	dc05      	bgt.n	8003838 <__swbuf_r+0x4e>
 800382c:	4621      	mov	r1, r4
 800382e:	4628      	mov	r0, r5
 8003830:	f000 ff5e 	bl	80046f0 <_fflush_r>
 8003834:	2800      	cmp	r0, #0
 8003836:	d1ed      	bne.n	8003814 <__swbuf_r+0x2a>
 8003838:	68a3      	ldr	r3, [r4, #8]
 800383a:	3b01      	subs	r3, #1
 800383c:	60a3      	str	r3, [r4, #8]
 800383e:	6823      	ldr	r3, [r4, #0]
 8003840:	1c5a      	adds	r2, r3, #1
 8003842:	6022      	str	r2, [r4, #0]
 8003844:	701e      	strb	r6, [r3, #0]
 8003846:	6962      	ldr	r2, [r4, #20]
 8003848:	1c43      	adds	r3, r0, #1
 800384a:	429a      	cmp	r2, r3
 800384c:	d004      	beq.n	8003858 <__swbuf_r+0x6e>
 800384e:	89a3      	ldrh	r3, [r4, #12]
 8003850:	07db      	lsls	r3, r3, #31
 8003852:	d5e1      	bpl.n	8003818 <__swbuf_r+0x2e>
 8003854:	2e0a      	cmp	r6, #10
 8003856:	d1df      	bne.n	8003818 <__swbuf_r+0x2e>
 8003858:	4621      	mov	r1, r4
 800385a:	4628      	mov	r0, r5
 800385c:	f000 ff48 	bl	80046f0 <_fflush_r>
 8003860:	2800      	cmp	r0, #0
 8003862:	d0d9      	beq.n	8003818 <__swbuf_r+0x2e>
 8003864:	e7d6      	b.n	8003814 <__swbuf_r+0x2a>
	...

08003868 <__swsetup_r>:
 8003868:	b538      	push	{r3, r4, r5, lr}
 800386a:	4b29      	ldr	r3, [pc, #164]	@ (8003910 <__swsetup_r+0xa8>)
 800386c:	4605      	mov	r5, r0
 800386e:	6818      	ldr	r0, [r3, #0]
 8003870:	460c      	mov	r4, r1
 8003872:	b118      	cbz	r0, 800387c <__swsetup_r+0x14>
 8003874:	6a03      	ldr	r3, [r0, #32]
 8003876:	b90b      	cbnz	r3, 800387c <__swsetup_r+0x14>
 8003878:	f7ff fea6 	bl	80035c8 <__sinit>
 800387c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003880:	0719      	lsls	r1, r3, #28
 8003882:	d422      	bmi.n	80038ca <__swsetup_r+0x62>
 8003884:	06da      	lsls	r2, r3, #27
 8003886:	d407      	bmi.n	8003898 <__swsetup_r+0x30>
 8003888:	2209      	movs	r2, #9
 800388a:	602a      	str	r2, [r5, #0]
 800388c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003890:	81a3      	strh	r3, [r4, #12]
 8003892:	f04f 30ff 	mov.w	r0, #4294967295
 8003896:	e033      	b.n	8003900 <__swsetup_r+0x98>
 8003898:	0758      	lsls	r0, r3, #29
 800389a:	d512      	bpl.n	80038c2 <__swsetup_r+0x5a>
 800389c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800389e:	b141      	cbz	r1, 80038b2 <__swsetup_r+0x4a>
 80038a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80038a4:	4299      	cmp	r1, r3
 80038a6:	d002      	beq.n	80038ae <__swsetup_r+0x46>
 80038a8:	4628      	mov	r0, r5
 80038aa:	f000 f975 	bl	8003b98 <_free_r>
 80038ae:	2300      	movs	r3, #0
 80038b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80038b2:	89a3      	ldrh	r3, [r4, #12]
 80038b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80038b8:	81a3      	strh	r3, [r4, #12]
 80038ba:	2300      	movs	r3, #0
 80038bc:	6063      	str	r3, [r4, #4]
 80038be:	6923      	ldr	r3, [r4, #16]
 80038c0:	6023      	str	r3, [r4, #0]
 80038c2:	89a3      	ldrh	r3, [r4, #12]
 80038c4:	f043 0308 	orr.w	r3, r3, #8
 80038c8:	81a3      	strh	r3, [r4, #12]
 80038ca:	6923      	ldr	r3, [r4, #16]
 80038cc:	b94b      	cbnz	r3, 80038e2 <__swsetup_r+0x7a>
 80038ce:	89a3      	ldrh	r3, [r4, #12]
 80038d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80038d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038d8:	d003      	beq.n	80038e2 <__swsetup_r+0x7a>
 80038da:	4621      	mov	r1, r4
 80038dc:	4628      	mov	r0, r5
 80038de:	f000 ff67 	bl	80047b0 <__smakebuf_r>
 80038e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038e6:	f013 0201 	ands.w	r2, r3, #1
 80038ea:	d00a      	beq.n	8003902 <__swsetup_r+0x9a>
 80038ec:	2200      	movs	r2, #0
 80038ee:	60a2      	str	r2, [r4, #8]
 80038f0:	6962      	ldr	r2, [r4, #20]
 80038f2:	4252      	negs	r2, r2
 80038f4:	61a2      	str	r2, [r4, #24]
 80038f6:	6922      	ldr	r2, [r4, #16]
 80038f8:	b942      	cbnz	r2, 800390c <__swsetup_r+0xa4>
 80038fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80038fe:	d1c5      	bne.n	800388c <__swsetup_r+0x24>
 8003900:	bd38      	pop	{r3, r4, r5, pc}
 8003902:	0799      	lsls	r1, r3, #30
 8003904:	bf58      	it	pl
 8003906:	6962      	ldrpl	r2, [r4, #20]
 8003908:	60a2      	str	r2, [r4, #8]
 800390a:	e7f4      	b.n	80038f6 <__swsetup_r+0x8e>
 800390c:	2000      	movs	r0, #0
 800390e:	e7f7      	b.n	8003900 <__swsetup_r+0x98>
 8003910:	20000018 	.word	0x20000018

08003914 <memset>:
 8003914:	4402      	add	r2, r0
 8003916:	4603      	mov	r3, r0
 8003918:	4293      	cmp	r3, r2
 800391a:	d100      	bne.n	800391e <memset+0xa>
 800391c:	4770      	bx	lr
 800391e:	f803 1b01 	strb.w	r1, [r3], #1
 8003922:	e7f9      	b.n	8003918 <memset+0x4>

08003924 <strchr>:
 8003924:	b2c9      	uxtb	r1, r1
 8003926:	4603      	mov	r3, r0
 8003928:	4618      	mov	r0, r3
 800392a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800392e:	b112      	cbz	r2, 8003936 <strchr+0x12>
 8003930:	428a      	cmp	r2, r1
 8003932:	d1f9      	bne.n	8003928 <strchr+0x4>
 8003934:	4770      	bx	lr
 8003936:	2900      	cmp	r1, #0
 8003938:	bf18      	it	ne
 800393a:	2000      	movne	r0, #0
 800393c:	4770      	bx	lr

0800393e <strncmp>:
 800393e:	b510      	push	{r4, lr}
 8003940:	b16a      	cbz	r2, 800395e <strncmp+0x20>
 8003942:	3901      	subs	r1, #1
 8003944:	1884      	adds	r4, r0, r2
 8003946:	f810 2b01 	ldrb.w	r2, [r0], #1
 800394a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800394e:	429a      	cmp	r2, r3
 8003950:	d103      	bne.n	800395a <strncmp+0x1c>
 8003952:	42a0      	cmp	r0, r4
 8003954:	d001      	beq.n	800395a <strncmp+0x1c>
 8003956:	2a00      	cmp	r2, #0
 8003958:	d1f5      	bne.n	8003946 <strncmp+0x8>
 800395a:	1ad0      	subs	r0, r2, r3
 800395c:	bd10      	pop	{r4, pc}
 800395e:	4610      	mov	r0, r2
 8003960:	e7fc      	b.n	800395c <strncmp+0x1e>
	...

08003964 <strtok>:
 8003964:	4b16      	ldr	r3, [pc, #88]	@ (80039c0 <strtok+0x5c>)
 8003966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800396a:	681f      	ldr	r7, [r3, #0]
 800396c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800396e:	4605      	mov	r5, r0
 8003970:	460e      	mov	r6, r1
 8003972:	b9ec      	cbnz	r4, 80039b0 <strtok+0x4c>
 8003974:	2050      	movs	r0, #80	@ 0x50
 8003976:	f000 f959 	bl	8003c2c <malloc>
 800397a:	4602      	mov	r2, r0
 800397c:	6478      	str	r0, [r7, #68]	@ 0x44
 800397e:	b920      	cbnz	r0, 800398a <strtok+0x26>
 8003980:	4b10      	ldr	r3, [pc, #64]	@ (80039c4 <strtok+0x60>)
 8003982:	4811      	ldr	r0, [pc, #68]	@ (80039c8 <strtok+0x64>)
 8003984:	215b      	movs	r1, #91	@ 0x5b
 8003986:	f000 f8e9 	bl	8003b5c <__assert_func>
 800398a:	e9c0 4400 	strd	r4, r4, [r0]
 800398e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8003992:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8003996:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800399a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800399e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80039a2:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80039a6:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80039aa:	6184      	str	r4, [r0, #24]
 80039ac:	7704      	strb	r4, [r0, #28]
 80039ae:	6244      	str	r4, [r0, #36]	@ 0x24
 80039b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80039b2:	4631      	mov	r1, r6
 80039b4:	4628      	mov	r0, r5
 80039b6:	2301      	movs	r3, #1
 80039b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80039bc:	f000 b806 	b.w	80039cc <__strtok_r>
 80039c0:	20000018 	.word	0x20000018
 80039c4:	0800502c 	.word	0x0800502c
 80039c8:	08005043 	.word	0x08005043

080039cc <__strtok_r>:
 80039cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039ce:	4604      	mov	r4, r0
 80039d0:	b908      	cbnz	r0, 80039d6 <__strtok_r+0xa>
 80039d2:	6814      	ldr	r4, [r2, #0]
 80039d4:	b144      	cbz	r4, 80039e8 <__strtok_r+0x1c>
 80039d6:	4620      	mov	r0, r4
 80039d8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80039dc:	460f      	mov	r7, r1
 80039de:	f817 6b01 	ldrb.w	r6, [r7], #1
 80039e2:	b91e      	cbnz	r6, 80039ec <__strtok_r+0x20>
 80039e4:	b965      	cbnz	r5, 8003a00 <__strtok_r+0x34>
 80039e6:	6015      	str	r5, [r2, #0]
 80039e8:	2000      	movs	r0, #0
 80039ea:	e005      	b.n	80039f8 <__strtok_r+0x2c>
 80039ec:	42b5      	cmp	r5, r6
 80039ee:	d1f6      	bne.n	80039de <__strtok_r+0x12>
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d1f0      	bne.n	80039d6 <__strtok_r+0xa>
 80039f4:	6014      	str	r4, [r2, #0]
 80039f6:	7003      	strb	r3, [r0, #0]
 80039f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039fa:	461c      	mov	r4, r3
 80039fc:	e00c      	b.n	8003a18 <__strtok_r+0x4c>
 80039fe:	b915      	cbnz	r5, 8003a06 <__strtok_r+0x3a>
 8003a00:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003a04:	460e      	mov	r6, r1
 8003a06:	f816 5b01 	ldrb.w	r5, [r6], #1
 8003a0a:	42ab      	cmp	r3, r5
 8003a0c:	d1f7      	bne.n	80039fe <__strtok_r+0x32>
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d0f3      	beq.n	80039fa <__strtok_r+0x2e>
 8003a12:	2300      	movs	r3, #0
 8003a14:	f804 3c01 	strb.w	r3, [r4, #-1]
 8003a18:	6014      	str	r4, [r2, #0]
 8003a1a:	e7ed      	b.n	80039f8 <__strtok_r+0x2c>

08003a1c <strstr>:
 8003a1c:	780a      	ldrb	r2, [r1, #0]
 8003a1e:	b570      	push	{r4, r5, r6, lr}
 8003a20:	b96a      	cbnz	r2, 8003a3e <strstr+0x22>
 8003a22:	bd70      	pop	{r4, r5, r6, pc}
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d109      	bne.n	8003a3c <strstr+0x20>
 8003a28:	460c      	mov	r4, r1
 8003a2a:	4605      	mov	r5, r0
 8003a2c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d0f6      	beq.n	8003a22 <strstr+0x6>
 8003a34:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003a38:	429e      	cmp	r6, r3
 8003a3a:	d0f7      	beq.n	8003a2c <strstr+0x10>
 8003a3c:	3001      	adds	r0, #1
 8003a3e:	7803      	ldrb	r3, [r0, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d1ef      	bne.n	8003a24 <strstr+0x8>
 8003a44:	4618      	mov	r0, r3
 8003a46:	e7ec      	b.n	8003a22 <strstr+0x6>

08003a48 <_close_r>:
 8003a48:	b538      	push	{r3, r4, r5, lr}
 8003a4a:	4d06      	ldr	r5, [pc, #24]	@ (8003a64 <_close_r+0x1c>)
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	4604      	mov	r4, r0
 8003a50:	4608      	mov	r0, r1
 8003a52:	602b      	str	r3, [r5, #0]
 8003a54:	f7fd fbc0 	bl	80011d8 <_close>
 8003a58:	1c43      	adds	r3, r0, #1
 8003a5a:	d102      	bne.n	8003a62 <_close_r+0x1a>
 8003a5c:	682b      	ldr	r3, [r5, #0]
 8003a5e:	b103      	cbz	r3, 8003a62 <_close_r+0x1a>
 8003a60:	6023      	str	r3, [r4, #0]
 8003a62:	bd38      	pop	{r3, r4, r5, pc}
 8003a64:	20000ae8 	.word	0x20000ae8

08003a68 <_lseek_r>:
 8003a68:	b538      	push	{r3, r4, r5, lr}
 8003a6a:	4d07      	ldr	r5, [pc, #28]	@ (8003a88 <_lseek_r+0x20>)
 8003a6c:	4604      	mov	r4, r0
 8003a6e:	4608      	mov	r0, r1
 8003a70:	4611      	mov	r1, r2
 8003a72:	2200      	movs	r2, #0
 8003a74:	602a      	str	r2, [r5, #0]
 8003a76:	461a      	mov	r2, r3
 8003a78:	f7fd fbd5 	bl	8001226 <_lseek>
 8003a7c:	1c43      	adds	r3, r0, #1
 8003a7e:	d102      	bne.n	8003a86 <_lseek_r+0x1e>
 8003a80:	682b      	ldr	r3, [r5, #0]
 8003a82:	b103      	cbz	r3, 8003a86 <_lseek_r+0x1e>
 8003a84:	6023      	str	r3, [r4, #0]
 8003a86:	bd38      	pop	{r3, r4, r5, pc}
 8003a88:	20000ae8 	.word	0x20000ae8

08003a8c <_read_r>:
 8003a8c:	b538      	push	{r3, r4, r5, lr}
 8003a8e:	4d07      	ldr	r5, [pc, #28]	@ (8003aac <_read_r+0x20>)
 8003a90:	4604      	mov	r4, r0
 8003a92:	4608      	mov	r0, r1
 8003a94:	4611      	mov	r1, r2
 8003a96:	2200      	movs	r2, #0
 8003a98:	602a      	str	r2, [r5, #0]
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	f7fd fb63 	bl	8001166 <_read>
 8003aa0:	1c43      	adds	r3, r0, #1
 8003aa2:	d102      	bne.n	8003aaa <_read_r+0x1e>
 8003aa4:	682b      	ldr	r3, [r5, #0]
 8003aa6:	b103      	cbz	r3, 8003aaa <_read_r+0x1e>
 8003aa8:	6023      	str	r3, [r4, #0]
 8003aaa:	bd38      	pop	{r3, r4, r5, pc}
 8003aac:	20000ae8 	.word	0x20000ae8

08003ab0 <_write_r>:
 8003ab0:	b538      	push	{r3, r4, r5, lr}
 8003ab2:	4d07      	ldr	r5, [pc, #28]	@ (8003ad0 <_write_r+0x20>)
 8003ab4:	4604      	mov	r4, r0
 8003ab6:	4608      	mov	r0, r1
 8003ab8:	4611      	mov	r1, r2
 8003aba:	2200      	movs	r2, #0
 8003abc:	602a      	str	r2, [r5, #0]
 8003abe:	461a      	mov	r2, r3
 8003ac0:	f7fd fb6e 	bl	80011a0 <_write>
 8003ac4:	1c43      	adds	r3, r0, #1
 8003ac6:	d102      	bne.n	8003ace <_write_r+0x1e>
 8003ac8:	682b      	ldr	r3, [r5, #0]
 8003aca:	b103      	cbz	r3, 8003ace <_write_r+0x1e>
 8003acc:	6023      	str	r3, [r4, #0]
 8003ace:	bd38      	pop	{r3, r4, r5, pc}
 8003ad0:	20000ae8 	.word	0x20000ae8

08003ad4 <__errno>:
 8003ad4:	4b01      	ldr	r3, [pc, #4]	@ (8003adc <__errno+0x8>)
 8003ad6:	6818      	ldr	r0, [r3, #0]
 8003ad8:	4770      	bx	lr
 8003ada:	bf00      	nop
 8003adc:	20000018 	.word	0x20000018

08003ae0 <__libc_init_array>:
 8003ae0:	b570      	push	{r4, r5, r6, lr}
 8003ae2:	4d0d      	ldr	r5, [pc, #52]	@ (8003b18 <__libc_init_array+0x38>)
 8003ae4:	4c0d      	ldr	r4, [pc, #52]	@ (8003b1c <__libc_init_array+0x3c>)
 8003ae6:	1b64      	subs	r4, r4, r5
 8003ae8:	10a4      	asrs	r4, r4, #2
 8003aea:	2600      	movs	r6, #0
 8003aec:	42a6      	cmp	r6, r4
 8003aee:	d109      	bne.n	8003b04 <__libc_init_array+0x24>
 8003af0:	4d0b      	ldr	r5, [pc, #44]	@ (8003b20 <__libc_init_array+0x40>)
 8003af2:	4c0c      	ldr	r4, [pc, #48]	@ (8003b24 <__libc_init_array+0x44>)
 8003af4:	f000 ff9a 	bl	8004a2c <_init>
 8003af8:	1b64      	subs	r4, r4, r5
 8003afa:	10a4      	asrs	r4, r4, #2
 8003afc:	2600      	movs	r6, #0
 8003afe:	42a6      	cmp	r6, r4
 8003b00:	d105      	bne.n	8003b0e <__libc_init_array+0x2e>
 8003b02:	bd70      	pop	{r4, r5, r6, pc}
 8003b04:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b08:	4798      	blx	r3
 8003b0a:	3601      	adds	r6, #1
 8003b0c:	e7ee      	b.n	8003aec <__libc_init_array+0xc>
 8003b0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b12:	4798      	blx	r3
 8003b14:	3601      	adds	r6, #1
 8003b16:	e7f2      	b.n	8003afe <__libc_init_array+0x1e>
 8003b18:	08005114 	.word	0x08005114
 8003b1c:	08005114 	.word	0x08005114
 8003b20:	08005114 	.word	0x08005114
 8003b24:	08005118 	.word	0x08005118

08003b28 <__retarget_lock_init_recursive>:
 8003b28:	4770      	bx	lr

08003b2a <__retarget_lock_acquire_recursive>:
 8003b2a:	4770      	bx	lr

08003b2c <__retarget_lock_release_recursive>:
 8003b2c:	4770      	bx	lr

08003b2e <strcpy>:
 8003b2e:	4603      	mov	r3, r0
 8003b30:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b34:	f803 2b01 	strb.w	r2, [r3], #1
 8003b38:	2a00      	cmp	r2, #0
 8003b3a:	d1f9      	bne.n	8003b30 <strcpy+0x2>
 8003b3c:	4770      	bx	lr

08003b3e <memcpy>:
 8003b3e:	440a      	add	r2, r1
 8003b40:	4291      	cmp	r1, r2
 8003b42:	f100 33ff 	add.w	r3, r0, #4294967295
 8003b46:	d100      	bne.n	8003b4a <memcpy+0xc>
 8003b48:	4770      	bx	lr
 8003b4a:	b510      	push	{r4, lr}
 8003b4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b50:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b54:	4291      	cmp	r1, r2
 8003b56:	d1f9      	bne.n	8003b4c <memcpy+0xe>
 8003b58:	bd10      	pop	{r4, pc}
	...

08003b5c <__assert_func>:
 8003b5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003b5e:	4614      	mov	r4, r2
 8003b60:	461a      	mov	r2, r3
 8003b62:	4b09      	ldr	r3, [pc, #36]	@ (8003b88 <__assert_func+0x2c>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4605      	mov	r5, r0
 8003b68:	68d8      	ldr	r0, [r3, #12]
 8003b6a:	b954      	cbnz	r4, 8003b82 <__assert_func+0x26>
 8003b6c:	4b07      	ldr	r3, [pc, #28]	@ (8003b8c <__assert_func+0x30>)
 8003b6e:	461c      	mov	r4, r3
 8003b70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003b74:	9100      	str	r1, [sp, #0]
 8003b76:	462b      	mov	r3, r5
 8003b78:	4905      	ldr	r1, [pc, #20]	@ (8003b90 <__assert_func+0x34>)
 8003b7a:	f000 fde1 	bl	8004740 <fiprintf>
 8003b7e:	f000 fed3 	bl	8004928 <abort>
 8003b82:	4b04      	ldr	r3, [pc, #16]	@ (8003b94 <__assert_func+0x38>)
 8003b84:	e7f4      	b.n	8003b70 <__assert_func+0x14>
 8003b86:	bf00      	nop
 8003b88:	20000018 	.word	0x20000018
 8003b8c:	080050d8 	.word	0x080050d8
 8003b90:	080050aa 	.word	0x080050aa
 8003b94:	0800509d 	.word	0x0800509d

08003b98 <_free_r>:
 8003b98:	b538      	push	{r3, r4, r5, lr}
 8003b9a:	4605      	mov	r5, r0
 8003b9c:	2900      	cmp	r1, #0
 8003b9e:	d041      	beq.n	8003c24 <_free_r+0x8c>
 8003ba0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ba4:	1f0c      	subs	r4, r1, #4
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	bfb8      	it	lt
 8003baa:	18e4      	addlt	r4, r4, r3
 8003bac:	f000 f8e8 	bl	8003d80 <__malloc_lock>
 8003bb0:	4a1d      	ldr	r2, [pc, #116]	@ (8003c28 <_free_r+0x90>)
 8003bb2:	6813      	ldr	r3, [r2, #0]
 8003bb4:	b933      	cbnz	r3, 8003bc4 <_free_r+0x2c>
 8003bb6:	6063      	str	r3, [r4, #4]
 8003bb8:	6014      	str	r4, [r2, #0]
 8003bba:	4628      	mov	r0, r5
 8003bbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003bc0:	f000 b8e4 	b.w	8003d8c <__malloc_unlock>
 8003bc4:	42a3      	cmp	r3, r4
 8003bc6:	d908      	bls.n	8003bda <_free_r+0x42>
 8003bc8:	6820      	ldr	r0, [r4, #0]
 8003bca:	1821      	adds	r1, r4, r0
 8003bcc:	428b      	cmp	r3, r1
 8003bce:	bf01      	itttt	eq
 8003bd0:	6819      	ldreq	r1, [r3, #0]
 8003bd2:	685b      	ldreq	r3, [r3, #4]
 8003bd4:	1809      	addeq	r1, r1, r0
 8003bd6:	6021      	streq	r1, [r4, #0]
 8003bd8:	e7ed      	b.n	8003bb6 <_free_r+0x1e>
 8003bda:	461a      	mov	r2, r3
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	b10b      	cbz	r3, 8003be4 <_free_r+0x4c>
 8003be0:	42a3      	cmp	r3, r4
 8003be2:	d9fa      	bls.n	8003bda <_free_r+0x42>
 8003be4:	6811      	ldr	r1, [r2, #0]
 8003be6:	1850      	adds	r0, r2, r1
 8003be8:	42a0      	cmp	r0, r4
 8003bea:	d10b      	bne.n	8003c04 <_free_r+0x6c>
 8003bec:	6820      	ldr	r0, [r4, #0]
 8003bee:	4401      	add	r1, r0
 8003bf0:	1850      	adds	r0, r2, r1
 8003bf2:	4283      	cmp	r3, r0
 8003bf4:	6011      	str	r1, [r2, #0]
 8003bf6:	d1e0      	bne.n	8003bba <_free_r+0x22>
 8003bf8:	6818      	ldr	r0, [r3, #0]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	6053      	str	r3, [r2, #4]
 8003bfe:	4408      	add	r0, r1
 8003c00:	6010      	str	r0, [r2, #0]
 8003c02:	e7da      	b.n	8003bba <_free_r+0x22>
 8003c04:	d902      	bls.n	8003c0c <_free_r+0x74>
 8003c06:	230c      	movs	r3, #12
 8003c08:	602b      	str	r3, [r5, #0]
 8003c0a:	e7d6      	b.n	8003bba <_free_r+0x22>
 8003c0c:	6820      	ldr	r0, [r4, #0]
 8003c0e:	1821      	adds	r1, r4, r0
 8003c10:	428b      	cmp	r3, r1
 8003c12:	bf04      	itt	eq
 8003c14:	6819      	ldreq	r1, [r3, #0]
 8003c16:	685b      	ldreq	r3, [r3, #4]
 8003c18:	6063      	str	r3, [r4, #4]
 8003c1a:	bf04      	itt	eq
 8003c1c:	1809      	addeq	r1, r1, r0
 8003c1e:	6021      	streq	r1, [r4, #0]
 8003c20:	6054      	str	r4, [r2, #4]
 8003c22:	e7ca      	b.n	8003bba <_free_r+0x22>
 8003c24:	bd38      	pop	{r3, r4, r5, pc}
 8003c26:	bf00      	nop
 8003c28:	20000af4 	.word	0x20000af4

08003c2c <malloc>:
 8003c2c:	4b02      	ldr	r3, [pc, #8]	@ (8003c38 <malloc+0xc>)
 8003c2e:	4601      	mov	r1, r0
 8003c30:	6818      	ldr	r0, [r3, #0]
 8003c32:	f000 b825 	b.w	8003c80 <_malloc_r>
 8003c36:	bf00      	nop
 8003c38:	20000018 	.word	0x20000018

08003c3c <sbrk_aligned>:
 8003c3c:	b570      	push	{r4, r5, r6, lr}
 8003c3e:	4e0f      	ldr	r6, [pc, #60]	@ (8003c7c <sbrk_aligned+0x40>)
 8003c40:	460c      	mov	r4, r1
 8003c42:	6831      	ldr	r1, [r6, #0]
 8003c44:	4605      	mov	r5, r0
 8003c46:	b911      	cbnz	r1, 8003c4e <sbrk_aligned+0x12>
 8003c48:	f000 fe5e 	bl	8004908 <_sbrk_r>
 8003c4c:	6030      	str	r0, [r6, #0]
 8003c4e:	4621      	mov	r1, r4
 8003c50:	4628      	mov	r0, r5
 8003c52:	f000 fe59 	bl	8004908 <_sbrk_r>
 8003c56:	1c43      	adds	r3, r0, #1
 8003c58:	d103      	bne.n	8003c62 <sbrk_aligned+0x26>
 8003c5a:	f04f 34ff 	mov.w	r4, #4294967295
 8003c5e:	4620      	mov	r0, r4
 8003c60:	bd70      	pop	{r4, r5, r6, pc}
 8003c62:	1cc4      	adds	r4, r0, #3
 8003c64:	f024 0403 	bic.w	r4, r4, #3
 8003c68:	42a0      	cmp	r0, r4
 8003c6a:	d0f8      	beq.n	8003c5e <sbrk_aligned+0x22>
 8003c6c:	1a21      	subs	r1, r4, r0
 8003c6e:	4628      	mov	r0, r5
 8003c70:	f000 fe4a 	bl	8004908 <_sbrk_r>
 8003c74:	3001      	adds	r0, #1
 8003c76:	d1f2      	bne.n	8003c5e <sbrk_aligned+0x22>
 8003c78:	e7ef      	b.n	8003c5a <sbrk_aligned+0x1e>
 8003c7a:	bf00      	nop
 8003c7c:	20000af0 	.word	0x20000af0

08003c80 <_malloc_r>:
 8003c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c84:	1ccd      	adds	r5, r1, #3
 8003c86:	f025 0503 	bic.w	r5, r5, #3
 8003c8a:	3508      	adds	r5, #8
 8003c8c:	2d0c      	cmp	r5, #12
 8003c8e:	bf38      	it	cc
 8003c90:	250c      	movcc	r5, #12
 8003c92:	2d00      	cmp	r5, #0
 8003c94:	4606      	mov	r6, r0
 8003c96:	db01      	blt.n	8003c9c <_malloc_r+0x1c>
 8003c98:	42a9      	cmp	r1, r5
 8003c9a:	d904      	bls.n	8003ca6 <_malloc_r+0x26>
 8003c9c:	230c      	movs	r3, #12
 8003c9e:	6033      	str	r3, [r6, #0]
 8003ca0:	2000      	movs	r0, #0
 8003ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ca6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003d7c <_malloc_r+0xfc>
 8003caa:	f000 f869 	bl	8003d80 <__malloc_lock>
 8003cae:	f8d8 3000 	ldr.w	r3, [r8]
 8003cb2:	461c      	mov	r4, r3
 8003cb4:	bb44      	cbnz	r4, 8003d08 <_malloc_r+0x88>
 8003cb6:	4629      	mov	r1, r5
 8003cb8:	4630      	mov	r0, r6
 8003cba:	f7ff ffbf 	bl	8003c3c <sbrk_aligned>
 8003cbe:	1c43      	adds	r3, r0, #1
 8003cc0:	4604      	mov	r4, r0
 8003cc2:	d158      	bne.n	8003d76 <_malloc_r+0xf6>
 8003cc4:	f8d8 4000 	ldr.w	r4, [r8]
 8003cc8:	4627      	mov	r7, r4
 8003cca:	2f00      	cmp	r7, #0
 8003ccc:	d143      	bne.n	8003d56 <_malloc_r+0xd6>
 8003cce:	2c00      	cmp	r4, #0
 8003cd0:	d04b      	beq.n	8003d6a <_malloc_r+0xea>
 8003cd2:	6823      	ldr	r3, [r4, #0]
 8003cd4:	4639      	mov	r1, r7
 8003cd6:	4630      	mov	r0, r6
 8003cd8:	eb04 0903 	add.w	r9, r4, r3
 8003cdc:	f000 fe14 	bl	8004908 <_sbrk_r>
 8003ce0:	4581      	cmp	r9, r0
 8003ce2:	d142      	bne.n	8003d6a <_malloc_r+0xea>
 8003ce4:	6821      	ldr	r1, [r4, #0]
 8003ce6:	1a6d      	subs	r5, r5, r1
 8003ce8:	4629      	mov	r1, r5
 8003cea:	4630      	mov	r0, r6
 8003cec:	f7ff ffa6 	bl	8003c3c <sbrk_aligned>
 8003cf0:	3001      	adds	r0, #1
 8003cf2:	d03a      	beq.n	8003d6a <_malloc_r+0xea>
 8003cf4:	6823      	ldr	r3, [r4, #0]
 8003cf6:	442b      	add	r3, r5
 8003cf8:	6023      	str	r3, [r4, #0]
 8003cfa:	f8d8 3000 	ldr.w	r3, [r8]
 8003cfe:	685a      	ldr	r2, [r3, #4]
 8003d00:	bb62      	cbnz	r2, 8003d5c <_malloc_r+0xdc>
 8003d02:	f8c8 7000 	str.w	r7, [r8]
 8003d06:	e00f      	b.n	8003d28 <_malloc_r+0xa8>
 8003d08:	6822      	ldr	r2, [r4, #0]
 8003d0a:	1b52      	subs	r2, r2, r5
 8003d0c:	d420      	bmi.n	8003d50 <_malloc_r+0xd0>
 8003d0e:	2a0b      	cmp	r2, #11
 8003d10:	d917      	bls.n	8003d42 <_malloc_r+0xc2>
 8003d12:	1961      	adds	r1, r4, r5
 8003d14:	42a3      	cmp	r3, r4
 8003d16:	6025      	str	r5, [r4, #0]
 8003d18:	bf18      	it	ne
 8003d1a:	6059      	strne	r1, [r3, #4]
 8003d1c:	6863      	ldr	r3, [r4, #4]
 8003d1e:	bf08      	it	eq
 8003d20:	f8c8 1000 	streq.w	r1, [r8]
 8003d24:	5162      	str	r2, [r4, r5]
 8003d26:	604b      	str	r3, [r1, #4]
 8003d28:	4630      	mov	r0, r6
 8003d2a:	f000 f82f 	bl	8003d8c <__malloc_unlock>
 8003d2e:	f104 000b 	add.w	r0, r4, #11
 8003d32:	1d23      	adds	r3, r4, #4
 8003d34:	f020 0007 	bic.w	r0, r0, #7
 8003d38:	1ac2      	subs	r2, r0, r3
 8003d3a:	bf1c      	itt	ne
 8003d3c:	1a1b      	subne	r3, r3, r0
 8003d3e:	50a3      	strne	r3, [r4, r2]
 8003d40:	e7af      	b.n	8003ca2 <_malloc_r+0x22>
 8003d42:	6862      	ldr	r2, [r4, #4]
 8003d44:	42a3      	cmp	r3, r4
 8003d46:	bf0c      	ite	eq
 8003d48:	f8c8 2000 	streq.w	r2, [r8]
 8003d4c:	605a      	strne	r2, [r3, #4]
 8003d4e:	e7eb      	b.n	8003d28 <_malloc_r+0xa8>
 8003d50:	4623      	mov	r3, r4
 8003d52:	6864      	ldr	r4, [r4, #4]
 8003d54:	e7ae      	b.n	8003cb4 <_malloc_r+0x34>
 8003d56:	463c      	mov	r4, r7
 8003d58:	687f      	ldr	r7, [r7, #4]
 8003d5a:	e7b6      	b.n	8003cca <_malloc_r+0x4a>
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	42a3      	cmp	r3, r4
 8003d62:	d1fb      	bne.n	8003d5c <_malloc_r+0xdc>
 8003d64:	2300      	movs	r3, #0
 8003d66:	6053      	str	r3, [r2, #4]
 8003d68:	e7de      	b.n	8003d28 <_malloc_r+0xa8>
 8003d6a:	230c      	movs	r3, #12
 8003d6c:	6033      	str	r3, [r6, #0]
 8003d6e:	4630      	mov	r0, r6
 8003d70:	f000 f80c 	bl	8003d8c <__malloc_unlock>
 8003d74:	e794      	b.n	8003ca0 <_malloc_r+0x20>
 8003d76:	6005      	str	r5, [r0, #0]
 8003d78:	e7d6      	b.n	8003d28 <_malloc_r+0xa8>
 8003d7a:	bf00      	nop
 8003d7c:	20000af4 	.word	0x20000af4

08003d80 <__malloc_lock>:
 8003d80:	4801      	ldr	r0, [pc, #4]	@ (8003d88 <__malloc_lock+0x8>)
 8003d82:	f7ff bed2 	b.w	8003b2a <__retarget_lock_acquire_recursive>
 8003d86:	bf00      	nop
 8003d88:	20000aec 	.word	0x20000aec

08003d8c <__malloc_unlock>:
 8003d8c:	4801      	ldr	r0, [pc, #4]	@ (8003d94 <__malloc_unlock+0x8>)
 8003d8e:	f7ff becd 	b.w	8003b2c <__retarget_lock_release_recursive>
 8003d92:	bf00      	nop
 8003d94:	20000aec 	.word	0x20000aec

08003d98 <__ssputs_r>:
 8003d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d9c:	688e      	ldr	r6, [r1, #8]
 8003d9e:	461f      	mov	r7, r3
 8003da0:	42be      	cmp	r6, r7
 8003da2:	680b      	ldr	r3, [r1, #0]
 8003da4:	4682      	mov	sl, r0
 8003da6:	460c      	mov	r4, r1
 8003da8:	4690      	mov	r8, r2
 8003daa:	d82d      	bhi.n	8003e08 <__ssputs_r+0x70>
 8003dac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003db0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003db4:	d026      	beq.n	8003e04 <__ssputs_r+0x6c>
 8003db6:	6965      	ldr	r5, [r4, #20]
 8003db8:	6909      	ldr	r1, [r1, #16]
 8003dba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003dbe:	eba3 0901 	sub.w	r9, r3, r1
 8003dc2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003dc6:	1c7b      	adds	r3, r7, #1
 8003dc8:	444b      	add	r3, r9
 8003dca:	106d      	asrs	r5, r5, #1
 8003dcc:	429d      	cmp	r5, r3
 8003dce:	bf38      	it	cc
 8003dd0:	461d      	movcc	r5, r3
 8003dd2:	0553      	lsls	r3, r2, #21
 8003dd4:	d527      	bpl.n	8003e26 <__ssputs_r+0x8e>
 8003dd6:	4629      	mov	r1, r5
 8003dd8:	f7ff ff52 	bl	8003c80 <_malloc_r>
 8003ddc:	4606      	mov	r6, r0
 8003dde:	b360      	cbz	r0, 8003e3a <__ssputs_r+0xa2>
 8003de0:	6921      	ldr	r1, [r4, #16]
 8003de2:	464a      	mov	r2, r9
 8003de4:	f7ff feab 	bl	8003b3e <memcpy>
 8003de8:	89a3      	ldrh	r3, [r4, #12]
 8003dea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003dee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003df2:	81a3      	strh	r3, [r4, #12]
 8003df4:	6126      	str	r6, [r4, #16]
 8003df6:	6165      	str	r5, [r4, #20]
 8003df8:	444e      	add	r6, r9
 8003dfa:	eba5 0509 	sub.w	r5, r5, r9
 8003dfe:	6026      	str	r6, [r4, #0]
 8003e00:	60a5      	str	r5, [r4, #8]
 8003e02:	463e      	mov	r6, r7
 8003e04:	42be      	cmp	r6, r7
 8003e06:	d900      	bls.n	8003e0a <__ssputs_r+0x72>
 8003e08:	463e      	mov	r6, r7
 8003e0a:	6820      	ldr	r0, [r4, #0]
 8003e0c:	4632      	mov	r2, r6
 8003e0e:	4641      	mov	r1, r8
 8003e10:	f000 fd3e 	bl	8004890 <memmove>
 8003e14:	68a3      	ldr	r3, [r4, #8]
 8003e16:	1b9b      	subs	r3, r3, r6
 8003e18:	60a3      	str	r3, [r4, #8]
 8003e1a:	6823      	ldr	r3, [r4, #0]
 8003e1c:	4433      	add	r3, r6
 8003e1e:	6023      	str	r3, [r4, #0]
 8003e20:	2000      	movs	r0, #0
 8003e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e26:	462a      	mov	r2, r5
 8003e28:	f000 fd85 	bl	8004936 <_realloc_r>
 8003e2c:	4606      	mov	r6, r0
 8003e2e:	2800      	cmp	r0, #0
 8003e30:	d1e0      	bne.n	8003df4 <__ssputs_r+0x5c>
 8003e32:	6921      	ldr	r1, [r4, #16]
 8003e34:	4650      	mov	r0, sl
 8003e36:	f7ff feaf 	bl	8003b98 <_free_r>
 8003e3a:	230c      	movs	r3, #12
 8003e3c:	f8ca 3000 	str.w	r3, [sl]
 8003e40:	89a3      	ldrh	r3, [r4, #12]
 8003e42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e46:	81a3      	strh	r3, [r4, #12]
 8003e48:	f04f 30ff 	mov.w	r0, #4294967295
 8003e4c:	e7e9      	b.n	8003e22 <__ssputs_r+0x8a>
	...

08003e50 <_svfiprintf_r>:
 8003e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e54:	4698      	mov	r8, r3
 8003e56:	898b      	ldrh	r3, [r1, #12]
 8003e58:	061b      	lsls	r3, r3, #24
 8003e5a:	b09d      	sub	sp, #116	@ 0x74
 8003e5c:	4607      	mov	r7, r0
 8003e5e:	460d      	mov	r5, r1
 8003e60:	4614      	mov	r4, r2
 8003e62:	d510      	bpl.n	8003e86 <_svfiprintf_r+0x36>
 8003e64:	690b      	ldr	r3, [r1, #16]
 8003e66:	b973      	cbnz	r3, 8003e86 <_svfiprintf_r+0x36>
 8003e68:	2140      	movs	r1, #64	@ 0x40
 8003e6a:	f7ff ff09 	bl	8003c80 <_malloc_r>
 8003e6e:	6028      	str	r0, [r5, #0]
 8003e70:	6128      	str	r0, [r5, #16]
 8003e72:	b930      	cbnz	r0, 8003e82 <_svfiprintf_r+0x32>
 8003e74:	230c      	movs	r3, #12
 8003e76:	603b      	str	r3, [r7, #0]
 8003e78:	f04f 30ff 	mov.w	r0, #4294967295
 8003e7c:	b01d      	add	sp, #116	@ 0x74
 8003e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e82:	2340      	movs	r3, #64	@ 0x40
 8003e84:	616b      	str	r3, [r5, #20]
 8003e86:	2300      	movs	r3, #0
 8003e88:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e8a:	2320      	movs	r3, #32
 8003e8c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003e90:	f8cd 800c 	str.w	r8, [sp, #12]
 8003e94:	2330      	movs	r3, #48	@ 0x30
 8003e96:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004034 <_svfiprintf_r+0x1e4>
 8003e9a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003e9e:	f04f 0901 	mov.w	r9, #1
 8003ea2:	4623      	mov	r3, r4
 8003ea4:	469a      	mov	sl, r3
 8003ea6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003eaa:	b10a      	cbz	r2, 8003eb0 <_svfiprintf_r+0x60>
 8003eac:	2a25      	cmp	r2, #37	@ 0x25
 8003eae:	d1f9      	bne.n	8003ea4 <_svfiprintf_r+0x54>
 8003eb0:	ebba 0b04 	subs.w	fp, sl, r4
 8003eb4:	d00b      	beq.n	8003ece <_svfiprintf_r+0x7e>
 8003eb6:	465b      	mov	r3, fp
 8003eb8:	4622      	mov	r2, r4
 8003eba:	4629      	mov	r1, r5
 8003ebc:	4638      	mov	r0, r7
 8003ebe:	f7ff ff6b 	bl	8003d98 <__ssputs_r>
 8003ec2:	3001      	adds	r0, #1
 8003ec4:	f000 80a7 	beq.w	8004016 <_svfiprintf_r+0x1c6>
 8003ec8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003eca:	445a      	add	r2, fp
 8003ecc:	9209      	str	r2, [sp, #36]	@ 0x24
 8003ece:	f89a 3000 	ldrb.w	r3, [sl]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	f000 809f 	beq.w	8004016 <_svfiprintf_r+0x1c6>
 8003ed8:	2300      	movs	r3, #0
 8003eda:	f04f 32ff 	mov.w	r2, #4294967295
 8003ede:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ee2:	f10a 0a01 	add.w	sl, sl, #1
 8003ee6:	9304      	str	r3, [sp, #16]
 8003ee8:	9307      	str	r3, [sp, #28]
 8003eea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003eee:	931a      	str	r3, [sp, #104]	@ 0x68
 8003ef0:	4654      	mov	r4, sl
 8003ef2:	2205      	movs	r2, #5
 8003ef4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ef8:	484e      	ldr	r0, [pc, #312]	@ (8004034 <_svfiprintf_r+0x1e4>)
 8003efa:	f7fc f989 	bl	8000210 <memchr>
 8003efe:	9a04      	ldr	r2, [sp, #16]
 8003f00:	b9d8      	cbnz	r0, 8003f3a <_svfiprintf_r+0xea>
 8003f02:	06d0      	lsls	r0, r2, #27
 8003f04:	bf44      	itt	mi
 8003f06:	2320      	movmi	r3, #32
 8003f08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f0c:	0711      	lsls	r1, r2, #28
 8003f0e:	bf44      	itt	mi
 8003f10:	232b      	movmi	r3, #43	@ 0x2b
 8003f12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f16:	f89a 3000 	ldrb.w	r3, [sl]
 8003f1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f1c:	d015      	beq.n	8003f4a <_svfiprintf_r+0xfa>
 8003f1e:	9a07      	ldr	r2, [sp, #28]
 8003f20:	4654      	mov	r4, sl
 8003f22:	2000      	movs	r0, #0
 8003f24:	f04f 0c0a 	mov.w	ip, #10
 8003f28:	4621      	mov	r1, r4
 8003f2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f2e:	3b30      	subs	r3, #48	@ 0x30
 8003f30:	2b09      	cmp	r3, #9
 8003f32:	d94b      	bls.n	8003fcc <_svfiprintf_r+0x17c>
 8003f34:	b1b0      	cbz	r0, 8003f64 <_svfiprintf_r+0x114>
 8003f36:	9207      	str	r2, [sp, #28]
 8003f38:	e014      	b.n	8003f64 <_svfiprintf_r+0x114>
 8003f3a:	eba0 0308 	sub.w	r3, r0, r8
 8003f3e:	fa09 f303 	lsl.w	r3, r9, r3
 8003f42:	4313      	orrs	r3, r2
 8003f44:	9304      	str	r3, [sp, #16]
 8003f46:	46a2      	mov	sl, r4
 8003f48:	e7d2      	b.n	8003ef0 <_svfiprintf_r+0xa0>
 8003f4a:	9b03      	ldr	r3, [sp, #12]
 8003f4c:	1d19      	adds	r1, r3, #4
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	9103      	str	r1, [sp, #12]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	bfbb      	ittet	lt
 8003f56:	425b      	neglt	r3, r3
 8003f58:	f042 0202 	orrlt.w	r2, r2, #2
 8003f5c:	9307      	strge	r3, [sp, #28]
 8003f5e:	9307      	strlt	r3, [sp, #28]
 8003f60:	bfb8      	it	lt
 8003f62:	9204      	strlt	r2, [sp, #16]
 8003f64:	7823      	ldrb	r3, [r4, #0]
 8003f66:	2b2e      	cmp	r3, #46	@ 0x2e
 8003f68:	d10a      	bne.n	8003f80 <_svfiprintf_r+0x130>
 8003f6a:	7863      	ldrb	r3, [r4, #1]
 8003f6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f6e:	d132      	bne.n	8003fd6 <_svfiprintf_r+0x186>
 8003f70:	9b03      	ldr	r3, [sp, #12]
 8003f72:	1d1a      	adds	r2, r3, #4
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	9203      	str	r2, [sp, #12]
 8003f78:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003f7c:	3402      	adds	r4, #2
 8003f7e:	9305      	str	r3, [sp, #20]
 8003f80:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004044 <_svfiprintf_r+0x1f4>
 8003f84:	7821      	ldrb	r1, [r4, #0]
 8003f86:	2203      	movs	r2, #3
 8003f88:	4650      	mov	r0, sl
 8003f8a:	f7fc f941 	bl	8000210 <memchr>
 8003f8e:	b138      	cbz	r0, 8003fa0 <_svfiprintf_r+0x150>
 8003f90:	9b04      	ldr	r3, [sp, #16]
 8003f92:	eba0 000a 	sub.w	r0, r0, sl
 8003f96:	2240      	movs	r2, #64	@ 0x40
 8003f98:	4082      	lsls	r2, r0
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	3401      	adds	r4, #1
 8003f9e:	9304      	str	r3, [sp, #16]
 8003fa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fa4:	4824      	ldr	r0, [pc, #144]	@ (8004038 <_svfiprintf_r+0x1e8>)
 8003fa6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003faa:	2206      	movs	r2, #6
 8003fac:	f7fc f930 	bl	8000210 <memchr>
 8003fb0:	2800      	cmp	r0, #0
 8003fb2:	d036      	beq.n	8004022 <_svfiprintf_r+0x1d2>
 8003fb4:	4b21      	ldr	r3, [pc, #132]	@ (800403c <_svfiprintf_r+0x1ec>)
 8003fb6:	bb1b      	cbnz	r3, 8004000 <_svfiprintf_r+0x1b0>
 8003fb8:	9b03      	ldr	r3, [sp, #12]
 8003fba:	3307      	adds	r3, #7
 8003fbc:	f023 0307 	bic.w	r3, r3, #7
 8003fc0:	3308      	adds	r3, #8
 8003fc2:	9303      	str	r3, [sp, #12]
 8003fc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fc6:	4433      	add	r3, r6
 8003fc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8003fca:	e76a      	b.n	8003ea2 <_svfiprintf_r+0x52>
 8003fcc:	fb0c 3202 	mla	r2, ip, r2, r3
 8003fd0:	460c      	mov	r4, r1
 8003fd2:	2001      	movs	r0, #1
 8003fd4:	e7a8      	b.n	8003f28 <_svfiprintf_r+0xd8>
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	3401      	adds	r4, #1
 8003fda:	9305      	str	r3, [sp, #20]
 8003fdc:	4619      	mov	r1, r3
 8003fde:	f04f 0c0a 	mov.w	ip, #10
 8003fe2:	4620      	mov	r0, r4
 8003fe4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003fe8:	3a30      	subs	r2, #48	@ 0x30
 8003fea:	2a09      	cmp	r2, #9
 8003fec:	d903      	bls.n	8003ff6 <_svfiprintf_r+0x1a6>
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d0c6      	beq.n	8003f80 <_svfiprintf_r+0x130>
 8003ff2:	9105      	str	r1, [sp, #20]
 8003ff4:	e7c4      	b.n	8003f80 <_svfiprintf_r+0x130>
 8003ff6:	fb0c 2101 	mla	r1, ip, r1, r2
 8003ffa:	4604      	mov	r4, r0
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e7f0      	b.n	8003fe2 <_svfiprintf_r+0x192>
 8004000:	ab03      	add	r3, sp, #12
 8004002:	9300      	str	r3, [sp, #0]
 8004004:	462a      	mov	r2, r5
 8004006:	4b0e      	ldr	r3, [pc, #56]	@ (8004040 <_svfiprintf_r+0x1f0>)
 8004008:	a904      	add	r1, sp, #16
 800400a:	4638      	mov	r0, r7
 800400c:	f3af 8000 	nop.w
 8004010:	1c42      	adds	r2, r0, #1
 8004012:	4606      	mov	r6, r0
 8004014:	d1d6      	bne.n	8003fc4 <_svfiprintf_r+0x174>
 8004016:	89ab      	ldrh	r3, [r5, #12]
 8004018:	065b      	lsls	r3, r3, #25
 800401a:	f53f af2d 	bmi.w	8003e78 <_svfiprintf_r+0x28>
 800401e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004020:	e72c      	b.n	8003e7c <_svfiprintf_r+0x2c>
 8004022:	ab03      	add	r3, sp, #12
 8004024:	9300      	str	r3, [sp, #0]
 8004026:	462a      	mov	r2, r5
 8004028:	4b05      	ldr	r3, [pc, #20]	@ (8004040 <_svfiprintf_r+0x1f0>)
 800402a:	a904      	add	r1, sp, #16
 800402c:	4638      	mov	r0, r7
 800402e:	f000 f9bb 	bl	80043a8 <_printf_i>
 8004032:	e7ed      	b.n	8004010 <_svfiprintf_r+0x1c0>
 8004034:	080050d9 	.word	0x080050d9
 8004038:	080050e3 	.word	0x080050e3
 800403c:	00000000 	.word	0x00000000
 8004040:	08003d99 	.word	0x08003d99
 8004044:	080050df 	.word	0x080050df

08004048 <__sfputc_r>:
 8004048:	6893      	ldr	r3, [r2, #8]
 800404a:	3b01      	subs	r3, #1
 800404c:	2b00      	cmp	r3, #0
 800404e:	b410      	push	{r4}
 8004050:	6093      	str	r3, [r2, #8]
 8004052:	da08      	bge.n	8004066 <__sfputc_r+0x1e>
 8004054:	6994      	ldr	r4, [r2, #24]
 8004056:	42a3      	cmp	r3, r4
 8004058:	db01      	blt.n	800405e <__sfputc_r+0x16>
 800405a:	290a      	cmp	r1, #10
 800405c:	d103      	bne.n	8004066 <__sfputc_r+0x1e>
 800405e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004062:	f7ff bbc2 	b.w	80037ea <__swbuf_r>
 8004066:	6813      	ldr	r3, [r2, #0]
 8004068:	1c58      	adds	r0, r3, #1
 800406a:	6010      	str	r0, [r2, #0]
 800406c:	7019      	strb	r1, [r3, #0]
 800406e:	4608      	mov	r0, r1
 8004070:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004074:	4770      	bx	lr

08004076 <__sfputs_r>:
 8004076:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004078:	4606      	mov	r6, r0
 800407a:	460f      	mov	r7, r1
 800407c:	4614      	mov	r4, r2
 800407e:	18d5      	adds	r5, r2, r3
 8004080:	42ac      	cmp	r4, r5
 8004082:	d101      	bne.n	8004088 <__sfputs_r+0x12>
 8004084:	2000      	movs	r0, #0
 8004086:	e007      	b.n	8004098 <__sfputs_r+0x22>
 8004088:	f814 1b01 	ldrb.w	r1, [r4], #1
 800408c:	463a      	mov	r2, r7
 800408e:	4630      	mov	r0, r6
 8004090:	f7ff ffda 	bl	8004048 <__sfputc_r>
 8004094:	1c43      	adds	r3, r0, #1
 8004096:	d1f3      	bne.n	8004080 <__sfputs_r+0xa>
 8004098:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800409c <_vfiprintf_r>:
 800409c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040a0:	460d      	mov	r5, r1
 80040a2:	b09d      	sub	sp, #116	@ 0x74
 80040a4:	4614      	mov	r4, r2
 80040a6:	4698      	mov	r8, r3
 80040a8:	4606      	mov	r6, r0
 80040aa:	b118      	cbz	r0, 80040b4 <_vfiprintf_r+0x18>
 80040ac:	6a03      	ldr	r3, [r0, #32]
 80040ae:	b90b      	cbnz	r3, 80040b4 <_vfiprintf_r+0x18>
 80040b0:	f7ff fa8a 	bl	80035c8 <__sinit>
 80040b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80040b6:	07d9      	lsls	r1, r3, #31
 80040b8:	d405      	bmi.n	80040c6 <_vfiprintf_r+0x2a>
 80040ba:	89ab      	ldrh	r3, [r5, #12]
 80040bc:	059a      	lsls	r2, r3, #22
 80040be:	d402      	bmi.n	80040c6 <_vfiprintf_r+0x2a>
 80040c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80040c2:	f7ff fd32 	bl	8003b2a <__retarget_lock_acquire_recursive>
 80040c6:	89ab      	ldrh	r3, [r5, #12]
 80040c8:	071b      	lsls	r3, r3, #28
 80040ca:	d501      	bpl.n	80040d0 <_vfiprintf_r+0x34>
 80040cc:	692b      	ldr	r3, [r5, #16]
 80040ce:	b99b      	cbnz	r3, 80040f8 <_vfiprintf_r+0x5c>
 80040d0:	4629      	mov	r1, r5
 80040d2:	4630      	mov	r0, r6
 80040d4:	f7ff fbc8 	bl	8003868 <__swsetup_r>
 80040d8:	b170      	cbz	r0, 80040f8 <_vfiprintf_r+0x5c>
 80040da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80040dc:	07dc      	lsls	r4, r3, #31
 80040de:	d504      	bpl.n	80040ea <_vfiprintf_r+0x4e>
 80040e0:	f04f 30ff 	mov.w	r0, #4294967295
 80040e4:	b01d      	add	sp, #116	@ 0x74
 80040e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040ea:	89ab      	ldrh	r3, [r5, #12]
 80040ec:	0598      	lsls	r0, r3, #22
 80040ee:	d4f7      	bmi.n	80040e0 <_vfiprintf_r+0x44>
 80040f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80040f2:	f7ff fd1b 	bl	8003b2c <__retarget_lock_release_recursive>
 80040f6:	e7f3      	b.n	80040e0 <_vfiprintf_r+0x44>
 80040f8:	2300      	movs	r3, #0
 80040fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80040fc:	2320      	movs	r3, #32
 80040fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004102:	f8cd 800c 	str.w	r8, [sp, #12]
 8004106:	2330      	movs	r3, #48	@ 0x30
 8004108:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80042b8 <_vfiprintf_r+0x21c>
 800410c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004110:	f04f 0901 	mov.w	r9, #1
 8004114:	4623      	mov	r3, r4
 8004116:	469a      	mov	sl, r3
 8004118:	f813 2b01 	ldrb.w	r2, [r3], #1
 800411c:	b10a      	cbz	r2, 8004122 <_vfiprintf_r+0x86>
 800411e:	2a25      	cmp	r2, #37	@ 0x25
 8004120:	d1f9      	bne.n	8004116 <_vfiprintf_r+0x7a>
 8004122:	ebba 0b04 	subs.w	fp, sl, r4
 8004126:	d00b      	beq.n	8004140 <_vfiprintf_r+0xa4>
 8004128:	465b      	mov	r3, fp
 800412a:	4622      	mov	r2, r4
 800412c:	4629      	mov	r1, r5
 800412e:	4630      	mov	r0, r6
 8004130:	f7ff ffa1 	bl	8004076 <__sfputs_r>
 8004134:	3001      	adds	r0, #1
 8004136:	f000 80a7 	beq.w	8004288 <_vfiprintf_r+0x1ec>
 800413a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800413c:	445a      	add	r2, fp
 800413e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004140:	f89a 3000 	ldrb.w	r3, [sl]
 8004144:	2b00      	cmp	r3, #0
 8004146:	f000 809f 	beq.w	8004288 <_vfiprintf_r+0x1ec>
 800414a:	2300      	movs	r3, #0
 800414c:	f04f 32ff 	mov.w	r2, #4294967295
 8004150:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004154:	f10a 0a01 	add.w	sl, sl, #1
 8004158:	9304      	str	r3, [sp, #16]
 800415a:	9307      	str	r3, [sp, #28]
 800415c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004160:	931a      	str	r3, [sp, #104]	@ 0x68
 8004162:	4654      	mov	r4, sl
 8004164:	2205      	movs	r2, #5
 8004166:	f814 1b01 	ldrb.w	r1, [r4], #1
 800416a:	4853      	ldr	r0, [pc, #332]	@ (80042b8 <_vfiprintf_r+0x21c>)
 800416c:	f7fc f850 	bl	8000210 <memchr>
 8004170:	9a04      	ldr	r2, [sp, #16]
 8004172:	b9d8      	cbnz	r0, 80041ac <_vfiprintf_r+0x110>
 8004174:	06d1      	lsls	r1, r2, #27
 8004176:	bf44      	itt	mi
 8004178:	2320      	movmi	r3, #32
 800417a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800417e:	0713      	lsls	r3, r2, #28
 8004180:	bf44      	itt	mi
 8004182:	232b      	movmi	r3, #43	@ 0x2b
 8004184:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004188:	f89a 3000 	ldrb.w	r3, [sl]
 800418c:	2b2a      	cmp	r3, #42	@ 0x2a
 800418e:	d015      	beq.n	80041bc <_vfiprintf_r+0x120>
 8004190:	9a07      	ldr	r2, [sp, #28]
 8004192:	4654      	mov	r4, sl
 8004194:	2000      	movs	r0, #0
 8004196:	f04f 0c0a 	mov.w	ip, #10
 800419a:	4621      	mov	r1, r4
 800419c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80041a0:	3b30      	subs	r3, #48	@ 0x30
 80041a2:	2b09      	cmp	r3, #9
 80041a4:	d94b      	bls.n	800423e <_vfiprintf_r+0x1a2>
 80041a6:	b1b0      	cbz	r0, 80041d6 <_vfiprintf_r+0x13a>
 80041a8:	9207      	str	r2, [sp, #28]
 80041aa:	e014      	b.n	80041d6 <_vfiprintf_r+0x13a>
 80041ac:	eba0 0308 	sub.w	r3, r0, r8
 80041b0:	fa09 f303 	lsl.w	r3, r9, r3
 80041b4:	4313      	orrs	r3, r2
 80041b6:	9304      	str	r3, [sp, #16]
 80041b8:	46a2      	mov	sl, r4
 80041ba:	e7d2      	b.n	8004162 <_vfiprintf_r+0xc6>
 80041bc:	9b03      	ldr	r3, [sp, #12]
 80041be:	1d19      	adds	r1, r3, #4
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	9103      	str	r1, [sp, #12]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	bfbb      	ittet	lt
 80041c8:	425b      	neglt	r3, r3
 80041ca:	f042 0202 	orrlt.w	r2, r2, #2
 80041ce:	9307      	strge	r3, [sp, #28]
 80041d0:	9307      	strlt	r3, [sp, #28]
 80041d2:	bfb8      	it	lt
 80041d4:	9204      	strlt	r2, [sp, #16]
 80041d6:	7823      	ldrb	r3, [r4, #0]
 80041d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80041da:	d10a      	bne.n	80041f2 <_vfiprintf_r+0x156>
 80041dc:	7863      	ldrb	r3, [r4, #1]
 80041de:	2b2a      	cmp	r3, #42	@ 0x2a
 80041e0:	d132      	bne.n	8004248 <_vfiprintf_r+0x1ac>
 80041e2:	9b03      	ldr	r3, [sp, #12]
 80041e4:	1d1a      	adds	r2, r3, #4
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	9203      	str	r2, [sp, #12]
 80041ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80041ee:	3402      	adds	r4, #2
 80041f0:	9305      	str	r3, [sp, #20]
 80041f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80042c8 <_vfiprintf_r+0x22c>
 80041f6:	7821      	ldrb	r1, [r4, #0]
 80041f8:	2203      	movs	r2, #3
 80041fa:	4650      	mov	r0, sl
 80041fc:	f7fc f808 	bl	8000210 <memchr>
 8004200:	b138      	cbz	r0, 8004212 <_vfiprintf_r+0x176>
 8004202:	9b04      	ldr	r3, [sp, #16]
 8004204:	eba0 000a 	sub.w	r0, r0, sl
 8004208:	2240      	movs	r2, #64	@ 0x40
 800420a:	4082      	lsls	r2, r0
 800420c:	4313      	orrs	r3, r2
 800420e:	3401      	adds	r4, #1
 8004210:	9304      	str	r3, [sp, #16]
 8004212:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004216:	4829      	ldr	r0, [pc, #164]	@ (80042bc <_vfiprintf_r+0x220>)
 8004218:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800421c:	2206      	movs	r2, #6
 800421e:	f7fb fff7 	bl	8000210 <memchr>
 8004222:	2800      	cmp	r0, #0
 8004224:	d03f      	beq.n	80042a6 <_vfiprintf_r+0x20a>
 8004226:	4b26      	ldr	r3, [pc, #152]	@ (80042c0 <_vfiprintf_r+0x224>)
 8004228:	bb1b      	cbnz	r3, 8004272 <_vfiprintf_r+0x1d6>
 800422a:	9b03      	ldr	r3, [sp, #12]
 800422c:	3307      	adds	r3, #7
 800422e:	f023 0307 	bic.w	r3, r3, #7
 8004232:	3308      	adds	r3, #8
 8004234:	9303      	str	r3, [sp, #12]
 8004236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004238:	443b      	add	r3, r7
 800423a:	9309      	str	r3, [sp, #36]	@ 0x24
 800423c:	e76a      	b.n	8004114 <_vfiprintf_r+0x78>
 800423e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004242:	460c      	mov	r4, r1
 8004244:	2001      	movs	r0, #1
 8004246:	e7a8      	b.n	800419a <_vfiprintf_r+0xfe>
 8004248:	2300      	movs	r3, #0
 800424a:	3401      	adds	r4, #1
 800424c:	9305      	str	r3, [sp, #20]
 800424e:	4619      	mov	r1, r3
 8004250:	f04f 0c0a 	mov.w	ip, #10
 8004254:	4620      	mov	r0, r4
 8004256:	f810 2b01 	ldrb.w	r2, [r0], #1
 800425a:	3a30      	subs	r2, #48	@ 0x30
 800425c:	2a09      	cmp	r2, #9
 800425e:	d903      	bls.n	8004268 <_vfiprintf_r+0x1cc>
 8004260:	2b00      	cmp	r3, #0
 8004262:	d0c6      	beq.n	80041f2 <_vfiprintf_r+0x156>
 8004264:	9105      	str	r1, [sp, #20]
 8004266:	e7c4      	b.n	80041f2 <_vfiprintf_r+0x156>
 8004268:	fb0c 2101 	mla	r1, ip, r1, r2
 800426c:	4604      	mov	r4, r0
 800426e:	2301      	movs	r3, #1
 8004270:	e7f0      	b.n	8004254 <_vfiprintf_r+0x1b8>
 8004272:	ab03      	add	r3, sp, #12
 8004274:	9300      	str	r3, [sp, #0]
 8004276:	462a      	mov	r2, r5
 8004278:	4b12      	ldr	r3, [pc, #72]	@ (80042c4 <_vfiprintf_r+0x228>)
 800427a:	a904      	add	r1, sp, #16
 800427c:	4630      	mov	r0, r6
 800427e:	f3af 8000 	nop.w
 8004282:	4607      	mov	r7, r0
 8004284:	1c78      	adds	r0, r7, #1
 8004286:	d1d6      	bne.n	8004236 <_vfiprintf_r+0x19a>
 8004288:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800428a:	07d9      	lsls	r1, r3, #31
 800428c:	d405      	bmi.n	800429a <_vfiprintf_r+0x1fe>
 800428e:	89ab      	ldrh	r3, [r5, #12]
 8004290:	059a      	lsls	r2, r3, #22
 8004292:	d402      	bmi.n	800429a <_vfiprintf_r+0x1fe>
 8004294:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004296:	f7ff fc49 	bl	8003b2c <__retarget_lock_release_recursive>
 800429a:	89ab      	ldrh	r3, [r5, #12]
 800429c:	065b      	lsls	r3, r3, #25
 800429e:	f53f af1f 	bmi.w	80040e0 <_vfiprintf_r+0x44>
 80042a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80042a4:	e71e      	b.n	80040e4 <_vfiprintf_r+0x48>
 80042a6:	ab03      	add	r3, sp, #12
 80042a8:	9300      	str	r3, [sp, #0]
 80042aa:	462a      	mov	r2, r5
 80042ac:	4b05      	ldr	r3, [pc, #20]	@ (80042c4 <_vfiprintf_r+0x228>)
 80042ae:	a904      	add	r1, sp, #16
 80042b0:	4630      	mov	r0, r6
 80042b2:	f000 f879 	bl	80043a8 <_printf_i>
 80042b6:	e7e4      	b.n	8004282 <_vfiprintf_r+0x1e6>
 80042b8:	080050d9 	.word	0x080050d9
 80042bc:	080050e3 	.word	0x080050e3
 80042c0:	00000000 	.word	0x00000000
 80042c4:	08004077 	.word	0x08004077
 80042c8:	080050df 	.word	0x080050df

080042cc <_printf_common>:
 80042cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042d0:	4616      	mov	r6, r2
 80042d2:	4698      	mov	r8, r3
 80042d4:	688a      	ldr	r2, [r1, #8]
 80042d6:	690b      	ldr	r3, [r1, #16]
 80042d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80042dc:	4293      	cmp	r3, r2
 80042de:	bfb8      	it	lt
 80042e0:	4613      	movlt	r3, r2
 80042e2:	6033      	str	r3, [r6, #0]
 80042e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80042e8:	4607      	mov	r7, r0
 80042ea:	460c      	mov	r4, r1
 80042ec:	b10a      	cbz	r2, 80042f2 <_printf_common+0x26>
 80042ee:	3301      	adds	r3, #1
 80042f0:	6033      	str	r3, [r6, #0]
 80042f2:	6823      	ldr	r3, [r4, #0]
 80042f4:	0699      	lsls	r1, r3, #26
 80042f6:	bf42      	ittt	mi
 80042f8:	6833      	ldrmi	r3, [r6, #0]
 80042fa:	3302      	addmi	r3, #2
 80042fc:	6033      	strmi	r3, [r6, #0]
 80042fe:	6825      	ldr	r5, [r4, #0]
 8004300:	f015 0506 	ands.w	r5, r5, #6
 8004304:	d106      	bne.n	8004314 <_printf_common+0x48>
 8004306:	f104 0a19 	add.w	sl, r4, #25
 800430a:	68e3      	ldr	r3, [r4, #12]
 800430c:	6832      	ldr	r2, [r6, #0]
 800430e:	1a9b      	subs	r3, r3, r2
 8004310:	42ab      	cmp	r3, r5
 8004312:	dc26      	bgt.n	8004362 <_printf_common+0x96>
 8004314:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004318:	6822      	ldr	r2, [r4, #0]
 800431a:	3b00      	subs	r3, #0
 800431c:	bf18      	it	ne
 800431e:	2301      	movne	r3, #1
 8004320:	0692      	lsls	r2, r2, #26
 8004322:	d42b      	bmi.n	800437c <_printf_common+0xb0>
 8004324:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004328:	4641      	mov	r1, r8
 800432a:	4638      	mov	r0, r7
 800432c:	47c8      	blx	r9
 800432e:	3001      	adds	r0, #1
 8004330:	d01e      	beq.n	8004370 <_printf_common+0xa4>
 8004332:	6823      	ldr	r3, [r4, #0]
 8004334:	6922      	ldr	r2, [r4, #16]
 8004336:	f003 0306 	and.w	r3, r3, #6
 800433a:	2b04      	cmp	r3, #4
 800433c:	bf02      	ittt	eq
 800433e:	68e5      	ldreq	r5, [r4, #12]
 8004340:	6833      	ldreq	r3, [r6, #0]
 8004342:	1aed      	subeq	r5, r5, r3
 8004344:	68a3      	ldr	r3, [r4, #8]
 8004346:	bf0c      	ite	eq
 8004348:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800434c:	2500      	movne	r5, #0
 800434e:	4293      	cmp	r3, r2
 8004350:	bfc4      	itt	gt
 8004352:	1a9b      	subgt	r3, r3, r2
 8004354:	18ed      	addgt	r5, r5, r3
 8004356:	2600      	movs	r6, #0
 8004358:	341a      	adds	r4, #26
 800435a:	42b5      	cmp	r5, r6
 800435c:	d11a      	bne.n	8004394 <_printf_common+0xc8>
 800435e:	2000      	movs	r0, #0
 8004360:	e008      	b.n	8004374 <_printf_common+0xa8>
 8004362:	2301      	movs	r3, #1
 8004364:	4652      	mov	r2, sl
 8004366:	4641      	mov	r1, r8
 8004368:	4638      	mov	r0, r7
 800436a:	47c8      	blx	r9
 800436c:	3001      	adds	r0, #1
 800436e:	d103      	bne.n	8004378 <_printf_common+0xac>
 8004370:	f04f 30ff 	mov.w	r0, #4294967295
 8004374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004378:	3501      	adds	r5, #1
 800437a:	e7c6      	b.n	800430a <_printf_common+0x3e>
 800437c:	18e1      	adds	r1, r4, r3
 800437e:	1c5a      	adds	r2, r3, #1
 8004380:	2030      	movs	r0, #48	@ 0x30
 8004382:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004386:	4422      	add	r2, r4
 8004388:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800438c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004390:	3302      	adds	r3, #2
 8004392:	e7c7      	b.n	8004324 <_printf_common+0x58>
 8004394:	2301      	movs	r3, #1
 8004396:	4622      	mov	r2, r4
 8004398:	4641      	mov	r1, r8
 800439a:	4638      	mov	r0, r7
 800439c:	47c8      	blx	r9
 800439e:	3001      	adds	r0, #1
 80043a0:	d0e6      	beq.n	8004370 <_printf_common+0xa4>
 80043a2:	3601      	adds	r6, #1
 80043a4:	e7d9      	b.n	800435a <_printf_common+0x8e>
	...

080043a8 <_printf_i>:
 80043a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80043ac:	7e0f      	ldrb	r7, [r1, #24]
 80043ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80043b0:	2f78      	cmp	r7, #120	@ 0x78
 80043b2:	4691      	mov	r9, r2
 80043b4:	4680      	mov	r8, r0
 80043b6:	460c      	mov	r4, r1
 80043b8:	469a      	mov	sl, r3
 80043ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80043be:	d807      	bhi.n	80043d0 <_printf_i+0x28>
 80043c0:	2f62      	cmp	r7, #98	@ 0x62
 80043c2:	d80a      	bhi.n	80043da <_printf_i+0x32>
 80043c4:	2f00      	cmp	r7, #0
 80043c6:	f000 80d2 	beq.w	800456e <_printf_i+0x1c6>
 80043ca:	2f58      	cmp	r7, #88	@ 0x58
 80043cc:	f000 80b9 	beq.w	8004542 <_printf_i+0x19a>
 80043d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80043d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80043d8:	e03a      	b.n	8004450 <_printf_i+0xa8>
 80043da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80043de:	2b15      	cmp	r3, #21
 80043e0:	d8f6      	bhi.n	80043d0 <_printf_i+0x28>
 80043e2:	a101      	add	r1, pc, #4	@ (adr r1, 80043e8 <_printf_i+0x40>)
 80043e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80043e8:	08004441 	.word	0x08004441
 80043ec:	08004455 	.word	0x08004455
 80043f0:	080043d1 	.word	0x080043d1
 80043f4:	080043d1 	.word	0x080043d1
 80043f8:	080043d1 	.word	0x080043d1
 80043fc:	080043d1 	.word	0x080043d1
 8004400:	08004455 	.word	0x08004455
 8004404:	080043d1 	.word	0x080043d1
 8004408:	080043d1 	.word	0x080043d1
 800440c:	080043d1 	.word	0x080043d1
 8004410:	080043d1 	.word	0x080043d1
 8004414:	08004555 	.word	0x08004555
 8004418:	0800447f 	.word	0x0800447f
 800441c:	0800450f 	.word	0x0800450f
 8004420:	080043d1 	.word	0x080043d1
 8004424:	080043d1 	.word	0x080043d1
 8004428:	08004577 	.word	0x08004577
 800442c:	080043d1 	.word	0x080043d1
 8004430:	0800447f 	.word	0x0800447f
 8004434:	080043d1 	.word	0x080043d1
 8004438:	080043d1 	.word	0x080043d1
 800443c:	08004517 	.word	0x08004517
 8004440:	6833      	ldr	r3, [r6, #0]
 8004442:	1d1a      	adds	r2, r3, #4
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	6032      	str	r2, [r6, #0]
 8004448:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800444c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004450:	2301      	movs	r3, #1
 8004452:	e09d      	b.n	8004590 <_printf_i+0x1e8>
 8004454:	6833      	ldr	r3, [r6, #0]
 8004456:	6820      	ldr	r0, [r4, #0]
 8004458:	1d19      	adds	r1, r3, #4
 800445a:	6031      	str	r1, [r6, #0]
 800445c:	0606      	lsls	r6, r0, #24
 800445e:	d501      	bpl.n	8004464 <_printf_i+0xbc>
 8004460:	681d      	ldr	r5, [r3, #0]
 8004462:	e003      	b.n	800446c <_printf_i+0xc4>
 8004464:	0645      	lsls	r5, r0, #25
 8004466:	d5fb      	bpl.n	8004460 <_printf_i+0xb8>
 8004468:	f9b3 5000 	ldrsh.w	r5, [r3]
 800446c:	2d00      	cmp	r5, #0
 800446e:	da03      	bge.n	8004478 <_printf_i+0xd0>
 8004470:	232d      	movs	r3, #45	@ 0x2d
 8004472:	426d      	negs	r5, r5
 8004474:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004478:	4859      	ldr	r0, [pc, #356]	@ (80045e0 <_printf_i+0x238>)
 800447a:	230a      	movs	r3, #10
 800447c:	e011      	b.n	80044a2 <_printf_i+0xfa>
 800447e:	6821      	ldr	r1, [r4, #0]
 8004480:	6833      	ldr	r3, [r6, #0]
 8004482:	0608      	lsls	r0, r1, #24
 8004484:	f853 5b04 	ldr.w	r5, [r3], #4
 8004488:	d402      	bmi.n	8004490 <_printf_i+0xe8>
 800448a:	0649      	lsls	r1, r1, #25
 800448c:	bf48      	it	mi
 800448e:	b2ad      	uxthmi	r5, r5
 8004490:	2f6f      	cmp	r7, #111	@ 0x6f
 8004492:	4853      	ldr	r0, [pc, #332]	@ (80045e0 <_printf_i+0x238>)
 8004494:	6033      	str	r3, [r6, #0]
 8004496:	bf14      	ite	ne
 8004498:	230a      	movne	r3, #10
 800449a:	2308      	moveq	r3, #8
 800449c:	2100      	movs	r1, #0
 800449e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80044a2:	6866      	ldr	r6, [r4, #4]
 80044a4:	60a6      	str	r6, [r4, #8]
 80044a6:	2e00      	cmp	r6, #0
 80044a8:	bfa2      	ittt	ge
 80044aa:	6821      	ldrge	r1, [r4, #0]
 80044ac:	f021 0104 	bicge.w	r1, r1, #4
 80044b0:	6021      	strge	r1, [r4, #0]
 80044b2:	b90d      	cbnz	r5, 80044b8 <_printf_i+0x110>
 80044b4:	2e00      	cmp	r6, #0
 80044b6:	d04b      	beq.n	8004550 <_printf_i+0x1a8>
 80044b8:	4616      	mov	r6, r2
 80044ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80044be:	fb03 5711 	mls	r7, r3, r1, r5
 80044c2:	5dc7      	ldrb	r7, [r0, r7]
 80044c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80044c8:	462f      	mov	r7, r5
 80044ca:	42bb      	cmp	r3, r7
 80044cc:	460d      	mov	r5, r1
 80044ce:	d9f4      	bls.n	80044ba <_printf_i+0x112>
 80044d0:	2b08      	cmp	r3, #8
 80044d2:	d10b      	bne.n	80044ec <_printf_i+0x144>
 80044d4:	6823      	ldr	r3, [r4, #0]
 80044d6:	07df      	lsls	r7, r3, #31
 80044d8:	d508      	bpl.n	80044ec <_printf_i+0x144>
 80044da:	6923      	ldr	r3, [r4, #16]
 80044dc:	6861      	ldr	r1, [r4, #4]
 80044de:	4299      	cmp	r1, r3
 80044e0:	bfde      	ittt	le
 80044e2:	2330      	movle	r3, #48	@ 0x30
 80044e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80044e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80044ec:	1b92      	subs	r2, r2, r6
 80044ee:	6122      	str	r2, [r4, #16]
 80044f0:	f8cd a000 	str.w	sl, [sp]
 80044f4:	464b      	mov	r3, r9
 80044f6:	aa03      	add	r2, sp, #12
 80044f8:	4621      	mov	r1, r4
 80044fa:	4640      	mov	r0, r8
 80044fc:	f7ff fee6 	bl	80042cc <_printf_common>
 8004500:	3001      	adds	r0, #1
 8004502:	d14a      	bne.n	800459a <_printf_i+0x1f2>
 8004504:	f04f 30ff 	mov.w	r0, #4294967295
 8004508:	b004      	add	sp, #16
 800450a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800450e:	6823      	ldr	r3, [r4, #0]
 8004510:	f043 0320 	orr.w	r3, r3, #32
 8004514:	6023      	str	r3, [r4, #0]
 8004516:	4833      	ldr	r0, [pc, #204]	@ (80045e4 <_printf_i+0x23c>)
 8004518:	2778      	movs	r7, #120	@ 0x78
 800451a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800451e:	6823      	ldr	r3, [r4, #0]
 8004520:	6831      	ldr	r1, [r6, #0]
 8004522:	061f      	lsls	r7, r3, #24
 8004524:	f851 5b04 	ldr.w	r5, [r1], #4
 8004528:	d402      	bmi.n	8004530 <_printf_i+0x188>
 800452a:	065f      	lsls	r7, r3, #25
 800452c:	bf48      	it	mi
 800452e:	b2ad      	uxthmi	r5, r5
 8004530:	6031      	str	r1, [r6, #0]
 8004532:	07d9      	lsls	r1, r3, #31
 8004534:	bf44      	itt	mi
 8004536:	f043 0320 	orrmi.w	r3, r3, #32
 800453a:	6023      	strmi	r3, [r4, #0]
 800453c:	b11d      	cbz	r5, 8004546 <_printf_i+0x19e>
 800453e:	2310      	movs	r3, #16
 8004540:	e7ac      	b.n	800449c <_printf_i+0xf4>
 8004542:	4827      	ldr	r0, [pc, #156]	@ (80045e0 <_printf_i+0x238>)
 8004544:	e7e9      	b.n	800451a <_printf_i+0x172>
 8004546:	6823      	ldr	r3, [r4, #0]
 8004548:	f023 0320 	bic.w	r3, r3, #32
 800454c:	6023      	str	r3, [r4, #0]
 800454e:	e7f6      	b.n	800453e <_printf_i+0x196>
 8004550:	4616      	mov	r6, r2
 8004552:	e7bd      	b.n	80044d0 <_printf_i+0x128>
 8004554:	6833      	ldr	r3, [r6, #0]
 8004556:	6825      	ldr	r5, [r4, #0]
 8004558:	6961      	ldr	r1, [r4, #20]
 800455a:	1d18      	adds	r0, r3, #4
 800455c:	6030      	str	r0, [r6, #0]
 800455e:	062e      	lsls	r6, r5, #24
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	d501      	bpl.n	8004568 <_printf_i+0x1c0>
 8004564:	6019      	str	r1, [r3, #0]
 8004566:	e002      	b.n	800456e <_printf_i+0x1c6>
 8004568:	0668      	lsls	r0, r5, #25
 800456a:	d5fb      	bpl.n	8004564 <_printf_i+0x1bc>
 800456c:	8019      	strh	r1, [r3, #0]
 800456e:	2300      	movs	r3, #0
 8004570:	6123      	str	r3, [r4, #16]
 8004572:	4616      	mov	r6, r2
 8004574:	e7bc      	b.n	80044f0 <_printf_i+0x148>
 8004576:	6833      	ldr	r3, [r6, #0]
 8004578:	1d1a      	adds	r2, r3, #4
 800457a:	6032      	str	r2, [r6, #0]
 800457c:	681e      	ldr	r6, [r3, #0]
 800457e:	6862      	ldr	r2, [r4, #4]
 8004580:	2100      	movs	r1, #0
 8004582:	4630      	mov	r0, r6
 8004584:	f7fb fe44 	bl	8000210 <memchr>
 8004588:	b108      	cbz	r0, 800458e <_printf_i+0x1e6>
 800458a:	1b80      	subs	r0, r0, r6
 800458c:	6060      	str	r0, [r4, #4]
 800458e:	6863      	ldr	r3, [r4, #4]
 8004590:	6123      	str	r3, [r4, #16]
 8004592:	2300      	movs	r3, #0
 8004594:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004598:	e7aa      	b.n	80044f0 <_printf_i+0x148>
 800459a:	6923      	ldr	r3, [r4, #16]
 800459c:	4632      	mov	r2, r6
 800459e:	4649      	mov	r1, r9
 80045a0:	4640      	mov	r0, r8
 80045a2:	47d0      	blx	sl
 80045a4:	3001      	adds	r0, #1
 80045a6:	d0ad      	beq.n	8004504 <_printf_i+0x15c>
 80045a8:	6823      	ldr	r3, [r4, #0]
 80045aa:	079b      	lsls	r3, r3, #30
 80045ac:	d413      	bmi.n	80045d6 <_printf_i+0x22e>
 80045ae:	68e0      	ldr	r0, [r4, #12]
 80045b0:	9b03      	ldr	r3, [sp, #12]
 80045b2:	4298      	cmp	r0, r3
 80045b4:	bfb8      	it	lt
 80045b6:	4618      	movlt	r0, r3
 80045b8:	e7a6      	b.n	8004508 <_printf_i+0x160>
 80045ba:	2301      	movs	r3, #1
 80045bc:	4632      	mov	r2, r6
 80045be:	4649      	mov	r1, r9
 80045c0:	4640      	mov	r0, r8
 80045c2:	47d0      	blx	sl
 80045c4:	3001      	adds	r0, #1
 80045c6:	d09d      	beq.n	8004504 <_printf_i+0x15c>
 80045c8:	3501      	adds	r5, #1
 80045ca:	68e3      	ldr	r3, [r4, #12]
 80045cc:	9903      	ldr	r1, [sp, #12]
 80045ce:	1a5b      	subs	r3, r3, r1
 80045d0:	42ab      	cmp	r3, r5
 80045d2:	dcf2      	bgt.n	80045ba <_printf_i+0x212>
 80045d4:	e7eb      	b.n	80045ae <_printf_i+0x206>
 80045d6:	2500      	movs	r5, #0
 80045d8:	f104 0619 	add.w	r6, r4, #25
 80045dc:	e7f5      	b.n	80045ca <_printf_i+0x222>
 80045de:	bf00      	nop
 80045e0:	080050ea 	.word	0x080050ea
 80045e4:	080050fb 	.word	0x080050fb

080045e8 <__sflush_r>:
 80045e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80045ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045f0:	0716      	lsls	r6, r2, #28
 80045f2:	4605      	mov	r5, r0
 80045f4:	460c      	mov	r4, r1
 80045f6:	d454      	bmi.n	80046a2 <__sflush_r+0xba>
 80045f8:	684b      	ldr	r3, [r1, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	dc02      	bgt.n	8004604 <__sflush_r+0x1c>
 80045fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004600:	2b00      	cmp	r3, #0
 8004602:	dd48      	ble.n	8004696 <__sflush_r+0xae>
 8004604:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004606:	2e00      	cmp	r6, #0
 8004608:	d045      	beq.n	8004696 <__sflush_r+0xae>
 800460a:	2300      	movs	r3, #0
 800460c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004610:	682f      	ldr	r7, [r5, #0]
 8004612:	6a21      	ldr	r1, [r4, #32]
 8004614:	602b      	str	r3, [r5, #0]
 8004616:	d030      	beq.n	800467a <__sflush_r+0x92>
 8004618:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800461a:	89a3      	ldrh	r3, [r4, #12]
 800461c:	0759      	lsls	r1, r3, #29
 800461e:	d505      	bpl.n	800462c <__sflush_r+0x44>
 8004620:	6863      	ldr	r3, [r4, #4]
 8004622:	1ad2      	subs	r2, r2, r3
 8004624:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004626:	b10b      	cbz	r3, 800462c <__sflush_r+0x44>
 8004628:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800462a:	1ad2      	subs	r2, r2, r3
 800462c:	2300      	movs	r3, #0
 800462e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004630:	6a21      	ldr	r1, [r4, #32]
 8004632:	4628      	mov	r0, r5
 8004634:	47b0      	blx	r6
 8004636:	1c43      	adds	r3, r0, #1
 8004638:	89a3      	ldrh	r3, [r4, #12]
 800463a:	d106      	bne.n	800464a <__sflush_r+0x62>
 800463c:	6829      	ldr	r1, [r5, #0]
 800463e:	291d      	cmp	r1, #29
 8004640:	d82b      	bhi.n	800469a <__sflush_r+0xb2>
 8004642:	4a2a      	ldr	r2, [pc, #168]	@ (80046ec <__sflush_r+0x104>)
 8004644:	410a      	asrs	r2, r1
 8004646:	07d6      	lsls	r6, r2, #31
 8004648:	d427      	bmi.n	800469a <__sflush_r+0xb2>
 800464a:	2200      	movs	r2, #0
 800464c:	6062      	str	r2, [r4, #4]
 800464e:	04d9      	lsls	r1, r3, #19
 8004650:	6922      	ldr	r2, [r4, #16]
 8004652:	6022      	str	r2, [r4, #0]
 8004654:	d504      	bpl.n	8004660 <__sflush_r+0x78>
 8004656:	1c42      	adds	r2, r0, #1
 8004658:	d101      	bne.n	800465e <__sflush_r+0x76>
 800465a:	682b      	ldr	r3, [r5, #0]
 800465c:	b903      	cbnz	r3, 8004660 <__sflush_r+0x78>
 800465e:	6560      	str	r0, [r4, #84]	@ 0x54
 8004660:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004662:	602f      	str	r7, [r5, #0]
 8004664:	b1b9      	cbz	r1, 8004696 <__sflush_r+0xae>
 8004666:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800466a:	4299      	cmp	r1, r3
 800466c:	d002      	beq.n	8004674 <__sflush_r+0x8c>
 800466e:	4628      	mov	r0, r5
 8004670:	f7ff fa92 	bl	8003b98 <_free_r>
 8004674:	2300      	movs	r3, #0
 8004676:	6363      	str	r3, [r4, #52]	@ 0x34
 8004678:	e00d      	b.n	8004696 <__sflush_r+0xae>
 800467a:	2301      	movs	r3, #1
 800467c:	4628      	mov	r0, r5
 800467e:	47b0      	blx	r6
 8004680:	4602      	mov	r2, r0
 8004682:	1c50      	adds	r0, r2, #1
 8004684:	d1c9      	bne.n	800461a <__sflush_r+0x32>
 8004686:	682b      	ldr	r3, [r5, #0]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d0c6      	beq.n	800461a <__sflush_r+0x32>
 800468c:	2b1d      	cmp	r3, #29
 800468e:	d001      	beq.n	8004694 <__sflush_r+0xac>
 8004690:	2b16      	cmp	r3, #22
 8004692:	d11e      	bne.n	80046d2 <__sflush_r+0xea>
 8004694:	602f      	str	r7, [r5, #0]
 8004696:	2000      	movs	r0, #0
 8004698:	e022      	b.n	80046e0 <__sflush_r+0xf8>
 800469a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800469e:	b21b      	sxth	r3, r3
 80046a0:	e01b      	b.n	80046da <__sflush_r+0xf2>
 80046a2:	690f      	ldr	r7, [r1, #16]
 80046a4:	2f00      	cmp	r7, #0
 80046a6:	d0f6      	beq.n	8004696 <__sflush_r+0xae>
 80046a8:	0793      	lsls	r3, r2, #30
 80046aa:	680e      	ldr	r6, [r1, #0]
 80046ac:	bf08      	it	eq
 80046ae:	694b      	ldreq	r3, [r1, #20]
 80046b0:	600f      	str	r7, [r1, #0]
 80046b2:	bf18      	it	ne
 80046b4:	2300      	movne	r3, #0
 80046b6:	eba6 0807 	sub.w	r8, r6, r7
 80046ba:	608b      	str	r3, [r1, #8]
 80046bc:	f1b8 0f00 	cmp.w	r8, #0
 80046c0:	dde9      	ble.n	8004696 <__sflush_r+0xae>
 80046c2:	6a21      	ldr	r1, [r4, #32]
 80046c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80046c6:	4643      	mov	r3, r8
 80046c8:	463a      	mov	r2, r7
 80046ca:	4628      	mov	r0, r5
 80046cc:	47b0      	blx	r6
 80046ce:	2800      	cmp	r0, #0
 80046d0:	dc08      	bgt.n	80046e4 <__sflush_r+0xfc>
 80046d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046da:	81a3      	strh	r3, [r4, #12]
 80046dc:	f04f 30ff 	mov.w	r0, #4294967295
 80046e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046e4:	4407      	add	r7, r0
 80046e6:	eba8 0800 	sub.w	r8, r8, r0
 80046ea:	e7e7      	b.n	80046bc <__sflush_r+0xd4>
 80046ec:	dfbffffe 	.word	0xdfbffffe

080046f0 <_fflush_r>:
 80046f0:	b538      	push	{r3, r4, r5, lr}
 80046f2:	690b      	ldr	r3, [r1, #16]
 80046f4:	4605      	mov	r5, r0
 80046f6:	460c      	mov	r4, r1
 80046f8:	b913      	cbnz	r3, 8004700 <_fflush_r+0x10>
 80046fa:	2500      	movs	r5, #0
 80046fc:	4628      	mov	r0, r5
 80046fe:	bd38      	pop	{r3, r4, r5, pc}
 8004700:	b118      	cbz	r0, 800470a <_fflush_r+0x1a>
 8004702:	6a03      	ldr	r3, [r0, #32]
 8004704:	b90b      	cbnz	r3, 800470a <_fflush_r+0x1a>
 8004706:	f7fe ff5f 	bl	80035c8 <__sinit>
 800470a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d0f3      	beq.n	80046fa <_fflush_r+0xa>
 8004712:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004714:	07d0      	lsls	r0, r2, #31
 8004716:	d404      	bmi.n	8004722 <_fflush_r+0x32>
 8004718:	0599      	lsls	r1, r3, #22
 800471a:	d402      	bmi.n	8004722 <_fflush_r+0x32>
 800471c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800471e:	f7ff fa04 	bl	8003b2a <__retarget_lock_acquire_recursive>
 8004722:	4628      	mov	r0, r5
 8004724:	4621      	mov	r1, r4
 8004726:	f7ff ff5f 	bl	80045e8 <__sflush_r>
 800472a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800472c:	07da      	lsls	r2, r3, #31
 800472e:	4605      	mov	r5, r0
 8004730:	d4e4      	bmi.n	80046fc <_fflush_r+0xc>
 8004732:	89a3      	ldrh	r3, [r4, #12]
 8004734:	059b      	lsls	r3, r3, #22
 8004736:	d4e1      	bmi.n	80046fc <_fflush_r+0xc>
 8004738:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800473a:	f7ff f9f7 	bl	8003b2c <__retarget_lock_release_recursive>
 800473e:	e7dd      	b.n	80046fc <_fflush_r+0xc>

08004740 <fiprintf>:
 8004740:	b40e      	push	{r1, r2, r3}
 8004742:	b503      	push	{r0, r1, lr}
 8004744:	4601      	mov	r1, r0
 8004746:	ab03      	add	r3, sp, #12
 8004748:	4805      	ldr	r0, [pc, #20]	@ (8004760 <fiprintf+0x20>)
 800474a:	f853 2b04 	ldr.w	r2, [r3], #4
 800474e:	6800      	ldr	r0, [r0, #0]
 8004750:	9301      	str	r3, [sp, #4]
 8004752:	f7ff fca3 	bl	800409c <_vfiprintf_r>
 8004756:	b002      	add	sp, #8
 8004758:	f85d eb04 	ldr.w	lr, [sp], #4
 800475c:	b003      	add	sp, #12
 800475e:	4770      	bx	lr
 8004760:	20000018 	.word	0x20000018

08004764 <__swhatbuf_r>:
 8004764:	b570      	push	{r4, r5, r6, lr}
 8004766:	460c      	mov	r4, r1
 8004768:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800476c:	2900      	cmp	r1, #0
 800476e:	b096      	sub	sp, #88	@ 0x58
 8004770:	4615      	mov	r5, r2
 8004772:	461e      	mov	r6, r3
 8004774:	da0d      	bge.n	8004792 <__swhatbuf_r+0x2e>
 8004776:	89a3      	ldrh	r3, [r4, #12]
 8004778:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800477c:	f04f 0100 	mov.w	r1, #0
 8004780:	bf14      	ite	ne
 8004782:	2340      	movne	r3, #64	@ 0x40
 8004784:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004788:	2000      	movs	r0, #0
 800478a:	6031      	str	r1, [r6, #0]
 800478c:	602b      	str	r3, [r5, #0]
 800478e:	b016      	add	sp, #88	@ 0x58
 8004790:	bd70      	pop	{r4, r5, r6, pc}
 8004792:	466a      	mov	r2, sp
 8004794:	f000 f896 	bl	80048c4 <_fstat_r>
 8004798:	2800      	cmp	r0, #0
 800479a:	dbec      	blt.n	8004776 <__swhatbuf_r+0x12>
 800479c:	9901      	ldr	r1, [sp, #4]
 800479e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80047a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80047a6:	4259      	negs	r1, r3
 80047a8:	4159      	adcs	r1, r3
 80047aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80047ae:	e7eb      	b.n	8004788 <__swhatbuf_r+0x24>

080047b0 <__smakebuf_r>:
 80047b0:	898b      	ldrh	r3, [r1, #12]
 80047b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047b4:	079d      	lsls	r5, r3, #30
 80047b6:	4606      	mov	r6, r0
 80047b8:	460c      	mov	r4, r1
 80047ba:	d507      	bpl.n	80047cc <__smakebuf_r+0x1c>
 80047bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80047c0:	6023      	str	r3, [r4, #0]
 80047c2:	6123      	str	r3, [r4, #16]
 80047c4:	2301      	movs	r3, #1
 80047c6:	6163      	str	r3, [r4, #20]
 80047c8:	b003      	add	sp, #12
 80047ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047cc:	ab01      	add	r3, sp, #4
 80047ce:	466a      	mov	r2, sp
 80047d0:	f7ff ffc8 	bl	8004764 <__swhatbuf_r>
 80047d4:	9f00      	ldr	r7, [sp, #0]
 80047d6:	4605      	mov	r5, r0
 80047d8:	4639      	mov	r1, r7
 80047da:	4630      	mov	r0, r6
 80047dc:	f7ff fa50 	bl	8003c80 <_malloc_r>
 80047e0:	b948      	cbnz	r0, 80047f6 <__smakebuf_r+0x46>
 80047e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047e6:	059a      	lsls	r2, r3, #22
 80047e8:	d4ee      	bmi.n	80047c8 <__smakebuf_r+0x18>
 80047ea:	f023 0303 	bic.w	r3, r3, #3
 80047ee:	f043 0302 	orr.w	r3, r3, #2
 80047f2:	81a3      	strh	r3, [r4, #12]
 80047f4:	e7e2      	b.n	80047bc <__smakebuf_r+0xc>
 80047f6:	89a3      	ldrh	r3, [r4, #12]
 80047f8:	6020      	str	r0, [r4, #0]
 80047fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047fe:	81a3      	strh	r3, [r4, #12]
 8004800:	9b01      	ldr	r3, [sp, #4]
 8004802:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004806:	b15b      	cbz	r3, 8004820 <__smakebuf_r+0x70>
 8004808:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800480c:	4630      	mov	r0, r6
 800480e:	f000 f86b 	bl	80048e8 <_isatty_r>
 8004812:	b128      	cbz	r0, 8004820 <__smakebuf_r+0x70>
 8004814:	89a3      	ldrh	r3, [r4, #12]
 8004816:	f023 0303 	bic.w	r3, r3, #3
 800481a:	f043 0301 	orr.w	r3, r3, #1
 800481e:	81a3      	strh	r3, [r4, #12]
 8004820:	89a3      	ldrh	r3, [r4, #12]
 8004822:	431d      	orrs	r5, r3
 8004824:	81a5      	strh	r5, [r4, #12]
 8004826:	e7cf      	b.n	80047c8 <__smakebuf_r+0x18>

08004828 <_putc_r>:
 8004828:	b570      	push	{r4, r5, r6, lr}
 800482a:	460d      	mov	r5, r1
 800482c:	4614      	mov	r4, r2
 800482e:	4606      	mov	r6, r0
 8004830:	b118      	cbz	r0, 800483a <_putc_r+0x12>
 8004832:	6a03      	ldr	r3, [r0, #32]
 8004834:	b90b      	cbnz	r3, 800483a <_putc_r+0x12>
 8004836:	f7fe fec7 	bl	80035c8 <__sinit>
 800483a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800483c:	07d8      	lsls	r0, r3, #31
 800483e:	d405      	bmi.n	800484c <_putc_r+0x24>
 8004840:	89a3      	ldrh	r3, [r4, #12]
 8004842:	0599      	lsls	r1, r3, #22
 8004844:	d402      	bmi.n	800484c <_putc_r+0x24>
 8004846:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004848:	f7ff f96f 	bl	8003b2a <__retarget_lock_acquire_recursive>
 800484c:	68a3      	ldr	r3, [r4, #8]
 800484e:	3b01      	subs	r3, #1
 8004850:	2b00      	cmp	r3, #0
 8004852:	60a3      	str	r3, [r4, #8]
 8004854:	da05      	bge.n	8004862 <_putc_r+0x3a>
 8004856:	69a2      	ldr	r2, [r4, #24]
 8004858:	4293      	cmp	r3, r2
 800485a:	db12      	blt.n	8004882 <_putc_r+0x5a>
 800485c:	b2eb      	uxtb	r3, r5
 800485e:	2b0a      	cmp	r3, #10
 8004860:	d00f      	beq.n	8004882 <_putc_r+0x5a>
 8004862:	6823      	ldr	r3, [r4, #0]
 8004864:	1c5a      	adds	r2, r3, #1
 8004866:	6022      	str	r2, [r4, #0]
 8004868:	701d      	strb	r5, [r3, #0]
 800486a:	b2ed      	uxtb	r5, r5
 800486c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800486e:	07da      	lsls	r2, r3, #31
 8004870:	d405      	bmi.n	800487e <_putc_r+0x56>
 8004872:	89a3      	ldrh	r3, [r4, #12]
 8004874:	059b      	lsls	r3, r3, #22
 8004876:	d402      	bmi.n	800487e <_putc_r+0x56>
 8004878:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800487a:	f7ff f957 	bl	8003b2c <__retarget_lock_release_recursive>
 800487e:	4628      	mov	r0, r5
 8004880:	bd70      	pop	{r4, r5, r6, pc}
 8004882:	4629      	mov	r1, r5
 8004884:	4622      	mov	r2, r4
 8004886:	4630      	mov	r0, r6
 8004888:	f7fe ffaf 	bl	80037ea <__swbuf_r>
 800488c:	4605      	mov	r5, r0
 800488e:	e7ed      	b.n	800486c <_putc_r+0x44>

08004890 <memmove>:
 8004890:	4288      	cmp	r0, r1
 8004892:	b510      	push	{r4, lr}
 8004894:	eb01 0402 	add.w	r4, r1, r2
 8004898:	d902      	bls.n	80048a0 <memmove+0x10>
 800489a:	4284      	cmp	r4, r0
 800489c:	4623      	mov	r3, r4
 800489e:	d807      	bhi.n	80048b0 <memmove+0x20>
 80048a0:	1e43      	subs	r3, r0, #1
 80048a2:	42a1      	cmp	r1, r4
 80048a4:	d008      	beq.n	80048b8 <memmove+0x28>
 80048a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80048aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80048ae:	e7f8      	b.n	80048a2 <memmove+0x12>
 80048b0:	4402      	add	r2, r0
 80048b2:	4601      	mov	r1, r0
 80048b4:	428a      	cmp	r2, r1
 80048b6:	d100      	bne.n	80048ba <memmove+0x2a>
 80048b8:	bd10      	pop	{r4, pc}
 80048ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80048be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80048c2:	e7f7      	b.n	80048b4 <memmove+0x24>

080048c4 <_fstat_r>:
 80048c4:	b538      	push	{r3, r4, r5, lr}
 80048c6:	4d07      	ldr	r5, [pc, #28]	@ (80048e4 <_fstat_r+0x20>)
 80048c8:	2300      	movs	r3, #0
 80048ca:	4604      	mov	r4, r0
 80048cc:	4608      	mov	r0, r1
 80048ce:	4611      	mov	r1, r2
 80048d0:	602b      	str	r3, [r5, #0]
 80048d2:	f7fc fc8d 	bl	80011f0 <_fstat>
 80048d6:	1c43      	adds	r3, r0, #1
 80048d8:	d102      	bne.n	80048e0 <_fstat_r+0x1c>
 80048da:	682b      	ldr	r3, [r5, #0]
 80048dc:	b103      	cbz	r3, 80048e0 <_fstat_r+0x1c>
 80048de:	6023      	str	r3, [r4, #0]
 80048e0:	bd38      	pop	{r3, r4, r5, pc}
 80048e2:	bf00      	nop
 80048e4:	20000ae8 	.word	0x20000ae8

080048e8 <_isatty_r>:
 80048e8:	b538      	push	{r3, r4, r5, lr}
 80048ea:	4d06      	ldr	r5, [pc, #24]	@ (8004904 <_isatty_r+0x1c>)
 80048ec:	2300      	movs	r3, #0
 80048ee:	4604      	mov	r4, r0
 80048f0:	4608      	mov	r0, r1
 80048f2:	602b      	str	r3, [r5, #0]
 80048f4:	f7fc fc8c 	bl	8001210 <_isatty>
 80048f8:	1c43      	adds	r3, r0, #1
 80048fa:	d102      	bne.n	8004902 <_isatty_r+0x1a>
 80048fc:	682b      	ldr	r3, [r5, #0]
 80048fe:	b103      	cbz	r3, 8004902 <_isatty_r+0x1a>
 8004900:	6023      	str	r3, [r4, #0]
 8004902:	bd38      	pop	{r3, r4, r5, pc}
 8004904:	20000ae8 	.word	0x20000ae8

08004908 <_sbrk_r>:
 8004908:	b538      	push	{r3, r4, r5, lr}
 800490a:	4d06      	ldr	r5, [pc, #24]	@ (8004924 <_sbrk_r+0x1c>)
 800490c:	2300      	movs	r3, #0
 800490e:	4604      	mov	r4, r0
 8004910:	4608      	mov	r0, r1
 8004912:	602b      	str	r3, [r5, #0]
 8004914:	f7fc fc94 	bl	8001240 <_sbrk>
 8004918:	1c43      	adds	r3, r0, #1
 800491a:	d102      	bne.n	8004922 <_sbrk_r+0x1a>
 800491c:	682b      	ldr	r3, [r5, #0]
 800491e:	b103      	cbz	r3, 8004922 <_sbrk_r+0x1a>
 8004920:	6023      	str	r3, [r4, #0]
 8004922:	bd38      	pop	{r3, r4, r5, pc}
 8004924:	20000ae8 	.word	0x20000ae8

08004928 <abort>:
 8004928:	b508      	push	{r3, lr}
 800492a:	2006      	movs	r0, #6
 800492c:	f000 f85a 	bl	80049e4 <raise>
 8004930:	2001      	movs	r0, #1
 8004932:	f7fc fc0d 	bl	8001150 <_exit>

08004936 <_realloc_r>:
 8004936:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800493a:	4680      	mov	r8, r0
 800493c:	4615      	mov	r5, r2
 800493e:	460c      	mov	r4, r1
 8004940:	b921      	cbnz	r1, 800494c <_realloc_r+0x16>
 8004942:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004946:	4611      	mov	r1, r2
 8004948:	f7ff b99a 	b.w	8003c80 <_malloc_r>
 800494c:	b92a      	cbnz	r2, 800495a <_realloc_r+0x24>
 800494e:	f7ff f923 	bl	8003b98 <_free_r>
 8004952:	2400      	movs	r4, #0
 8004954:	4620      	mov	r0, r4
 8004956:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800495a:	f000 f85f 	bl	8004a1c <_malloc_usable_size_r>
 800495e:	4285      	cmp	r5, r0
 8004960:	4606      	mov	r6, r0
 8004962:	d802      	bhi.n	800496a <_realloc_r+0x34>
 8004964:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004968:	d8f4      	bhi.n	8004954 <_realloc_r+0x1e>
 800496a:	4629      	mov	r1, r5
 800496c:	4640      	mov	r0, r8
 800496e:	f7ff f987 	bl	8003c80 <_malloc_r>
 8004972:	4607      	mov	r7, r0
 8004974:	2800      	cmp	r0, #0
 8004976:	d0ec      	beq.n	8004952 <_realloc_r+0x1c>
 8004978:	42b5      	cmp	r5, r6
 800497a:	462a      	mov	r2, r5
 800497c:	4621      	mov	r1, r4
 800497e:	bf28      	it	cs
 8004980:	4632      	movcs	r2, r6
 8004982:	f7ff f8dc 	bl	8003b3e <memcpy>
 8004986:	4621      	mov	r1, r4
 8004988:	4640      	mov	r0, r8
 800498a:	f7ff f905 	bl	8003b98 <_free_r>
 800498e:	463c      	mov	r4, r7
 8004990:	e7e0      	b.n	8004954 <_realloc_r+0x1e>

08004992 <_raise_r>:
 8004992:	291f      	cmp	r1, #31
 8004994:	b538      	push	{r3, r4, r5, lr}
 8004996:	4605      	mov	r5, r0
 8004998:	460c      	mov	r4, r1
 800499a:	d904      	bls.n	80049a6 <_raise_r+0x14>
 800499c:	2316      	movs	r3, #22
 800499e:	6003      	str	r3, [r0, #0]
 80049a0:	f04f 30ff 	mov.w	r0, #4294967295
 80049a4:	bd38      	pop	{r3, r4, r5, pc}
 80049a6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80049a8:	b112      	cbz	r2, 80049b0 <_raise_r+0x1e>
 80049aa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80049ae:	b94b      	cbnz	r3, 80049c4 <_raise_r+0x32>
 80049b0:	4628      	mov	r0, r5
 80049b2:	f000 f831 	bl	8004a18 <_getpid_r>
 80049b6:	4622      	mov	r2, r4
 80049b8:	4601      	mov	r1, r0
 80049ba:	4628      	mov	r0, r5
 80049bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80049c0:	f000 b818 	b.w	80049f4 <_kill_r>
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d00a      	beq.n	80049de <_raise_r+0x4c>
 80049c8:	1c59      	adds	r1, r3, #1
 80049ca:	d103      	bne.n	80049d4 <_raise_r+0x42>
 80049cc:	2316      	movs	r3, #22
 80049ce:	6003      	str	r3, [r0, #0]
 80049d0:	2001      	movs	r0, #1
 80049d2:	e7e7      	b.n	80049a4 <_raise_r+0x12>
 80049d4:	2100      	movs	r1, #0
 80049d6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80049da:	4620      	mov	r0, r4
 80049dc:	4798      	blx	r3
 80049de:	2000      	movs	r0, #0
 80049e0:	e7e0      	b.n	80049a4 <_raise_r+0x12>
	...

080049e4 <raise>:
 80049e4:	4b02      	ldr	r3, [pc, #8]	@ (80049f0 <raise+0xc>)
 80049e6:	4601      	mov	r1, r0
 80049e8:	6818      	ldr	r0, [r3, #0]
 80049ea:	f7ff bfd2 	b.w	8004992 <_raise_r>
 80049ee:	bf00      	nop
 80049f0:	20000018 	.word	0x20000018

080049f4 <_kill_r>:
 80049f4:	b538      	push	{r3, r4, r5, lr}
 80049f6:	4d07      	ldr	r5, [pc, #28]	@ (8004a14 <_kill_r+0x20>)
 80049f8:	2300      	movs	r3, #0
 80049fa:	4604      	mov	r4, r0
 80049fc:	4608      	mov	r0, r1
 80049fe:	4611      	mov	r1, r2
 8004a00:	602b      	str	r3, [r5, #0]
 8004a02:	f7fc fb95 	bl	8001130 <_kill>
 8004a06:	1c43      	adds	r3, r0, #1
 8004a08:	d102      	bne.n	8004a10 <_kill_r+0x1c>
 8004a0a:	682b      	ldr	r3, [r5, #0]
 8004a0c:	b103      	cbz	r3, 8004a10 <_kill_r+0x1c>
 8004a0e:	6023      	str	r3, [r4, #0]
 8004a10:	bd38      	pop	{r3, r4, r5, pc}
 8004a12:	bf00      	nop
 8004a14:	20000ae8 	.word	0x20000ae8

08004a18 <_getpid_r>:
 8004a18:	f7fc bb82 	b.w	8001120 <_getpid>

08004a1c <_malloc_usable_size_r>:
 8004a1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a20:	1f18      	subs	r0, r3, #4
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	bfbc      	itt	lt
 8004a26:	580b      	ldrlt	r3, [r1, r0]
 8004a28:	18c0      	addlt	r0, r0, r3
 8004a2a:	4770      	bx	lr

08004a2c <_init>:
 8004a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a2e:	bf00      	nop
 8004a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a32:	bc08      	pop	{r3}
 8004a34:	469e      	mov	lr, r3
 8004a36:	4770      	bx	lr

08004a38 <_fini>:
 8004a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a3a:	bf00      	nop
 8004a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a3e:	bc08      	pop	{r3}
 8004a40:	469e      	mov	lr, r3
 8004a42:	4770      	bx	lr
