{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@166:184@HdlStmProcess", "    .din (dma_waddr),\n    .dout (dma_waddr_b2g_s));\n\n  // save the last write address\n\n  always @(posedge dma_clk) begin\n    if (dma_rst == 1'b1) begin\n      dma_lastaddr_g <= 'b0;\n    end else begin\n      if (dma_bypass == 1'b0) begin\n        dma_lastaddr_g <= (dma_xfer_last == 1'b1)? dma_waddr_b2g_s : dma_lastaddr_g;\n      end\n    end\n  end\n\n  // DAC / Read interface\n\n  // The memory module is ready if it's not empty\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[172, "    if (dma_rst == 1'b1) begin\n"]], "Add": [[172, "    if (dma_rst_int_s == 1'b1) begin\n"]]}}