
ubuntu-preinstalled/flock:     file format elf32-littlearm


Disassembly of section .init:

00000dd4 <.init>:
 dd4:	push	{r3, lr}
 dd8:	bl	196c <strspn@plt+0x874>
 ddc:	pop	{r3, pc}

Disassembly of section .plt:

00000de0 <raise@plt-0x14>:
     de0:	push	{lr}		; (str lr, [sp, #-4]!)
     de4:	ldr	lr, [pc, #4]	; df0 <raise@plt-0x4>
     de8:	add	lr, pc, lr
     dec:	ldr	pc, [lr, #8]!
     df0:	andeq	r3, r1, ip, asr #1

00000df4 <raise@plt>:
     df4:	add	ip, pc, #0, 12
     df8:	add	ip, ip, #77824	; 0x13000
     dfc:	ldr	pc, [ip, #204]!	; 0xcc

00000e00 <strcmp@plt>:
     e00:	add	ip, pc, #0, 12
     e04:	add	ip, ip, #77824	; 0x13000
     e08:	ldr	pc, [ip, #196]!	; 0xc4

00000e0c <__cxa_finalize@plt>:
     e0c:	add	ip, pc, #0, 12
     e10:	add	ip, ip, #77824	; 0x13000
     e14:	ldr	pc, [ip, #188]!	; 0xbc

00000e18 <strtol@plt>:
     e18:	add	ip, pc, #0, 12
     e1c:	add	ip, ip, #77824	; 0x13000
     e20:	ldr	pc, [ip, #180]!	; 0xb4

00000e24 <strcspn@plt>:
     e24:	add	ip, pc, #0, 12
     e28:	add	ip, ip, #77824	; 0x13000
     e2c:	ldr	pc, [ip, #172]!	; 0xac

00000e30 <free@plt>:
     e30:	add	ip, pc, #0, 12
     e34:	add	ip, ip, #77824	; 0x13000
     e38:	ldr	pc, [ip, #164]!	; 0xa4

00000e3c <ferror@plt>:
     e3c:	add	ip, pc, #0, 12
     e40:	add	ip, ip, #77824	; 0x13000
     e44:	ldr	pc, [ip, #156]!	; 0x9c

00000e48 <strndup@plt>:
     e48:			; <UNDEFINED> instruction: 0xe7fd4778
     e4c:	add	ip, pc, #0, 12
     e50:	add	ip, ip, #77824	; 0x13000
     e54:	ldr	pc, [ip, #144]!	; 0x90

00000e58 <clock_gettime@plt>:
     e58:	add	ip, pc, #0, 12
     e5c:	add	ip, ip, #77824	; 0x13000
     e60:	ldr	pc, [ip, #136]!	; 0x88

00000e64 <_exit@plt>:
     e64:	add	ip, pc, #0, 12
     e68:	add	ip, ip, #77824	; 0x13000
     e6c:	ldr	pc, [ip, #128]!	; 0x80

00000e70 <memcpy@plt>:
     e70:	add	ip, pc, #0, 12
     e74:	add	ip, ip, #77824	; 0x13000
     e78:	ldr	pc, [ip, #120]!	; 0x78

00000e7c <execvp@plt>:
     e7c:	add	ip, pc, #0, 12
     e80:	add	ip, ip, #77824	; 0x13000
     e84:	ldr	pc, [ip, #112]!	; 0x70

00000e88 <__strtoull_internal@plt>:
     e88:	add	ip, pc, #0, 12
     e8c:	add	ip, ip, #77824	; 0x13000
     e90:	ldr	pc, [ip, #104]!	; 0x68

00000e94 <signal@plt>:
     e94:	add	ip, pc, #0, 12
     e98:	add	ip, ip, #77824	; 0x13000
     e9c:	ldr	pc, [ip, #96]!	; 0x60

00000ea0 <dcgettext@plt>:
     ea0:	add	ip, pc, #0, 12
     ea4:	add	ip, ip, #77824	; 0x13000
     ea8:	ldr	pc, [ip, #88]!	; 0x58

00000eac <strdup@plt>:
     eac:			; <UNDEFINED> instruction: 0xe7fd4778
     eb0:	add	ip, pc, #0, 12
     eb4:	add	ip, ip, #77824	; 0x13000
     eb8:	ldr	pc, [ip, #76]!	; 0x4c

00000ebc <__stack_chk_fail@plt>:
     ebc:	add	ip, pc, #0, 12
     ec0:	add	ip, ip, #77824	; 0x13000
     ec4:	ldr	pc, [ip, #68]!	; 0x44

00000ec8 <timer_create@plt>:
     ec8:	add	ip, pc, #0, 12
     ecc:	add	ip, ip, #77824	; 0x13000
     ed0:	ldr	pc, [ip, #60]!	; 0x3c

00000ed4 <textdomain@plt>:
     ed4:	add	ip, pc, #0, 12
     ed8:	add	ip, ip, #77824	; 0x13000
     edc:	ldr	pc, [ip, #52]!	; 0x34

00000ee0 <err@plt>:
     ee0:	add	ip, pc, #0, 12
     ee4:	add	ip, ip, #77824	; 0x13000
     ee8:	ldr	pc, [ip, #44]!	; 0x2c

00000eec <timer_settime@plt>:
     eec:	add	ip, pc, #0, 12
     ef0:	add	ip, ip, #77824	; 0x13000
     ef4:	ldr	pc, [ip, #36]!	; 0x24

00000ef8 <sigaction@plt>:
     ef8:	add	ip, pc, #0, 12
     efc:	add	ip, ip, #77824	; 0x13000
     f00:	ldr	pc, [ip, #28]!

00000f04 <waitpid@plt>:
     f04:	add	ip, pc, #0, 12
     f08:	add	ip, ip, #77824	; 0x13000
     f0c:	ldr	pc, [ip, #20]!

00000f10 <gettimeofday@plt>:
     f10:	add	ip, pc, #0, 12
     f14:	add	ip, ip, #77824	; 0x13000
     f18:	ldr	pc, [ip, #12]!

00000f1c <__fpending@plt>:
     f1c:	add	ip, pc, #0, 12
     f20:	add	ip, ip, #77824	; 0x13000
     f24:	ldr	pc, [ip, #4]!

00000f28 <timer_delete@plt>:
     f28:			; <UNDEFINED> instruction: 0xe7fd4778
     f2c:	add	ip, pc, #0, 12
     f30:	add	ip, ip, #73728	; 0x12000
     f34:	ldr	pc, [ip, #4088]!	; 0xff8

00000f38 <open64@plt>:
     f38:	add	ip, pc, #0, 12
     f3c:	add	ip, ip, #73728	; 0x12000
     f40:	ldr	pc, [ip, #4080]!	; 0xff0

00000f44 <getenv@plt>:
     f44:	add	ip, pc, #0, 12
     f48:	add	ip, ip, #73728	; 0x12000
     f4c:	ldr	pc, [ip, #4072]!	; 0xfe8

00000f50 <sysinfo@plt>:
     f50:	add	ip, pc, #0, 12
     f54:	add	ip, ip, #73728	; 0x12000
     f58:	ldr	pc, [ip, #4064]!	; 0xfe0

00000f5c <malloc@plt>:
     f5c:	add	ip, pc, #0, 12
     f60:	add	ip, ip, #73728	; 0x12000
     f64:	ldr	pc, [ip, #4056]!	; 0xfd8

00000f68 <__libc_start_main@plt>:
     f68:	add	ip, pc, #0, 12
     f6c:	add	ip, ip, #73728	; 0x12000
     f70:	ldr	pc, [ip, #4048]!	; 0xfd0

00000f74 <__gmon_start__@plt>:
     f74:	add	ip, pc, #0, 12
     f78:	add	ip, ip, #73728	; 0x12000
     f7c:	ldr	pc, [ip, #4040]!	; 0xfc8

00000f80 <getopt_long@plt>:
     f80:	add	ip, pc, #0, 12
     f84:	add	ip, ip, #73728	; 0x12000
     f88:	ldr	pc, [ip, #4032]!	; 0xfc0

00000f8c <__ctype_b_loc@plt>:
     f8c:	add	ip, pc, #0, 12
     f90:	add	ip, ip, #73728	; 0x12000
     f94:	ldr	pc, [ip, #4024]!	; 0xfb8

00000f98 <exit@plt>:
     f98:	add	ip, pc, #0, 12
     f9c:	add	ip, ip, #73728	; 0x12000
     fa0:	ldr	pc, [ip, #4016]!	; 0xfb0

00000fa4 <flock@plt>:
     fa4:	add	ip, pc, #0, 12
     fa8:	add	ip, ip, #73728	; 0x12000
     fac:	ldr	pc, [ip, #4008]!	; 0xfa8

00000fb0 <strtoul@plt>:
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #73728	; 0x12000
     fb8:	ldr	pc, [ip, #4000]!	; 0xfa0

00000fbc <strlen@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #73728	; 0x12000
     fc4:	ldr	pc, [ip, #3992]!	; 0xf98

00000fc8 <strchr@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #73728	; 0x12000
     fd0:	ldr	pc, [ip, #3984]!	; 0xf90

00000fd4 <warnx@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #73728	; 0x12000
     fdc:	ldr	pc, [ip, #3976]!	; 0xf88

00000fe0 <__errno_location@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #73728	; 0x12000
     fe8:	ldr	pc, [ip, #3968]!	; 0xf80

00000fec <__cxa_atexit@plt>:
     fec:			; <UNDEFINED> instruction: 0xe7fd4778
     ff0:	add	ip, pc, #0, 12
     ff4:	add	ip, ip, #73728	; 0x12000
     ff8:	ldr	pc, [ip, #3956]!	; 0xf74

00000ffc <__vasprintf_chk@plt>:
     ffc:	add	ip, pc, #0, 12
    1000:	add	ip, ip, #73728	; 0x12000
    1004:	ldr	pc, [ip, #3948]!	; 0xf6c

00001008 <fgetc@plt>:
    1008:	add	ip, pc, #0, 12
    100c:	add	ip, ip, #73728	; 0x12000
    1010:	ldr	pc, [ip, #3940]!	; 0xf64

00001014 <__printf_chk@plt>:
    1014:	add	ip, pc, #0, 12
    1018:	add	ip, ip, #73728	; 0x12000
    101c:	ldr	pc, [ip, #3932]!	; 0xf5c

00001020 <strtod@plt>:
    1020:	add	ip, pc, #0, 12
    1024:	add	ip, ip, #73728	; 0x12000
    1028:	ldr	pc, [ip, #3924]!	; 0xf54

0000102c <__fprintf_chk@plt>:
    102c:	add	ip, pc, #0, 12
    1030:	add	ip, ip, #73728	; 0x12000
    1034:	ldr	pc, [ip, #3916]!	; 0xf4c

00001038 <access@plt>:
    1038:	add	ip, pc, #0, 12
    103c:	add	ip, ip, #73728	; 0x12000
    1040:	ldr	pc, [ip, #3908]!	; 0xf44

00001044 <fclose@plt>:
    1044:	add	ip, pc, #0, 12
    1048:	add	ip, ip, #73728	; 0x12000
    104c:	ldr	pc, [ip, #3900]!	; 0xf3c

00001050 <setlocale@plt>:
    1050:	add	ip, pc, #0, 12
    1054:	add	ip, ip, #73728	; 0x12000
    1058:	ldr	pc, [ip, #3892]!	; 0xf34

0000105c <sigemptyset@plt>:
    105c:	add	ip, pc, #0, 12
    1060:	add	ip, ip, #73728	; 0x12000
    1064:	ldr	pc, [ip, #3884]!	; 0xf2c

00001068 <fork@plt>:
    1068:	add	ip, pc, #0, 12
    106c:	add	ip, ip, #73728	; 0x12000
    1070:	ldr	pc, [ip, #3876]!	; 0xf24

00001074 <errx@plt>:
    1074:	add	ip, pc, #0, 12
    1078:	add	ip, ip, #73728	; 0x12000
    107c:	ldr	pc, [ip, #3868]!	; 0xf1c

00001080 <warn@plt>:
    1080:	add	ip, pc, #0, 12
    1084:	add	ip, ip, #73728	; 0x12000
    1088:	ldr	pc, [ip, #3860]!	; 0xf14

0000108c <fputc@plt>:
    108c:	add	ip, pc, #0, 12
    1090:	add	ip, ip, #73728	; 0x12000
    1094:	ldr	pc, [ip, #3852]!	; 0xf0c

00001098 <localeconv@plt>:
    1098:	add	ip, pc, #0, 12
    109c:	add	ip, ip, #73728	; 0x12000
    10a0:	ldr	pc, [ip, #3844]!	; 0xf04

000010a4 <__strtoll_internal@plt>:
    10a4:	add	ip, pc, #0, 12
    10a8:	add	ip, ip, #73728	; 0x12000
    10ac:	ldr	pc, [ip, #3836]!	; 0xefc

000010b0 <bindtextdomain@plt>:
    10b0:	add	ip, pc, #0, 12
    10b4:	add	ip, ip, #73728	; 0x12000
    10b8:	ldr	pc, [ip, #3828]!	; 0xef4

000010bc <fputs@plt>:
    10bc:	add	ip, pc, #0, 12
    10c0:	add	ip, ip, #73728	; 0x12000
    10c4:	ldr	pc, [ip, #3820]!	; 0xeec

000010c8 <strncmp@plt>:
    10c8:	add	ip, pc, #0, 12
    10cc:	add	ip, ip, #73728	; 0x12000
    10d0:	ldr	pc, [ip, #3812]!	; 0xee4

000010d4 <abort@plt>:
    10d4:	add	ip, pc, #0, 12
    10d8:	add	ip, ip, #73728	; 0x12000
    10dc:	ldr	pc, [ip, #3804]!	; 0xedc

000010e0 <close@plt>:
    10e0:	add	ip, pc, #0, 12
    10e4:	add	ip, ip, #73728	; 0x12000
    10e8:	ldr	pc, [ip, #3796]!	; 0xed4

000010ec <__snprintf_chk@plt>:
    10ec:	add	ip, pc, #0, 12
    10f0:	add	ip, ip, #73728	; 0x12000
    10f4:	ldr	pc, [ip, #3788]!	; 0xecc

000010f8 <strspn@plt>:
    10f8:	add	ip, pc, #0, 12
    10fc:	add	ip, ip, #73728	; 0x12000
    1100:	ldr	pc, [ip, #3780]!	; 0xec4

Disassembly of section .text:

00001108 <.text>:
    1108:			; <UNDEFINED> instruction: 0x2718f8df
    110c:			; <UNDEFINED> instruction: 0x3718f8df
    1110:	push	{r1, r3, r4, r5, r6, sl, lr}
    1114:			; <UNDEFINED> instruction: 0x460e4ff0
    1118:			; <UNDEFINED> instruction: 0x1710f8df
    111c:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
    1120:			; <UNDEFINED> instruction: 0xf8df4605
    1124:	ldrbtmi	r4, [r9], #-1804	; 0xfffff8f4
    1128:	ldmdavs	fp, {r1, r2, sp}
    112c:			; <UNDEFINED> instruction: 0xf04f931b
    1130:	ldrbtmi	r0, [ip], #-768	; 0xfffffd00
    1134:	strls	r2, [ip, -r0, lsl #14]
    1138:	svc	0x008af7ff
    113c:	usatne	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    1140:			; <UNDEFINED> instruction: 0xf8df4620
    1144:	ldrbtmi	r9, [r9], #-1780	; 0xfffff90c
    1148:	svc	0x00b2f7ff
    114c:			; <UNDEFINED> instruction: 0xf7ff4620
    1150:			; <UNDEFINED> instruction: 0xf8dfeec2
    1154:	ldrbtmi	r0, [r9], #1768	; 0x6e8
    1158:			; <UNDEFINED> instruction: 0xf0024478
    115c:	subcs	pc, r0, r1, lsr #20
    1160:	cdp2	0, 14, cr15, cr6, cr0, {0}
    1164:	vpadd.f32	d18, d0, d1
    1168:			; <UNDEFINED> instruction: 0xf8df8321
    116c:	bge	4cecc4 <strspn@plt+0x4cdbcc>
    1170:	ssatmi	r9, #28, r3, lsl #14
    1174:			; <UNDEFINED> instruction: 0xf10d6057
    1178:	addsvs	r0, r7, r4, lsr r8
    117c:	andls	r2, r9, #33554432	; 0x2000000
    1180:	strls	r2, [r3, -r1, lsl #4]
    1184:	ldrls	r9, [r6, -r5, lsl #14]
    1188:			; <UNDEFINED> instruction: 0xf8599704
    118c:			; <UNDEFINED> instruction: 0xf8df3003
    1190:			; <UNDEFINED> instruction: 0x9702a6b4
    1194:	ldrbtmi	r6, [sl], #31
    1198:	ssatvc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    119c:	ssatcc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    11a0:	andls	r4, r6, #2130706432	; 0x7f000000
    11a4:	movwls	r4, #29819	; 0x747b
    11a8:			; <UNDEFINED> instruction: 0x463a4653
    11ac:			; <UNDEFINED> instruction: 0x46284631
    11b0:	andhi	pc, r0, sp, asr #17
    11b4:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    11b8:			; <UNDEFINED> instruction: 0xf0001c43
    11bc:	stmdacc	r5, {r1, r4, r7, pc}^
    11c0:	vtst.8	d2, d0, d27
    11c4:	ldm	pc, {r2, r5, r7, r9, pc}^	; <UNPREDICTABLE>
    11c8:	rsbeq	pc, r1, r0, lsl r0	; <UNPREDICTABLE>
    11cc:	adceq	r0, r2, #94	; 0x5e
    11d0:	adceq	r0, r2, #536870922	; 0x2000000a
    11d4:	adceq	r0, r2, #536870922	; 0x2000000a
    11d8:	adceq	r0, r2, #536870922	; 0x2000000a
    11dc:	adceq	r0, r2, #536870922	; 0x2000000a
    11e0:	adceq	r0, r2, #536870922	; 0x2000000a
    11e4:	adceq	r0, r2, #536870922	; 0x2000000a
    11e8:	adceq	r0, r2, #536870922	; 0x2000000a
    11ec:	adceq	r0, r2, #66	; 0x42
    11f0:	adceq	r0, r2, #536870922	; 0x2000000a
    11f4:	adceq	r0, r2, #536870922	; 0x2000000a
    11f8:	adceq	r0, r2, #536870922	; 0x2000000a
    11fc:	adceq	r0, r2, #536870922	; 0x2000000a
    1200:	adceq	r0, r2, #536870922	; 0x2000000a
    1204:	adceq	r0, r2, #536870922	; 0x2000000a
    1208:	eorseq	r0, lr, r2, lsr #5
    120c:	adceq	r0, r2, #536870922	; 0x2000000a
    1210:	adceq	r0, r2, #-1073741766	; 0xc000003a
    1214:	adceq	r0, r2, #536870922	; 0x2000000a
    1218:	adceq	r0, r2, #536870922	; 0x2000000a
    121c:	subseq	r0, r8, fp, asr r0
    1220:	adceq	r0, r2, #536870922	; 0x2000000a
    1224:	subeq	r0, r0, r2, lsr #5
    1228:	eorseq	r0, ip, r2, lsr #5
    122c:	rsbseq	r0, r6, r2, lsr #5
    1230:	adceq	r0, r2, #62	; 0x3e
    1234:	adceq	r0, r2, #536870922	; 0x2000000a
    1238:	adceq	r0, r2, #536870922	; 0x2000000a
    123c:	adceq	r0, r2, #536870922	; 0x2000000a
    1240:	strcs	r0, [r8], #-115	; 0xffffff8d
    1244:	strcs	lr, [r2], #-1968	; 0xfffff850
    1248:	strcs	lr, [r1], #-1966	; 0xfffff852
    124c:			; <UNDEFINED> instruction: 0xf8dfe7ac
    1250:	andcs	r1, r5, #0, 12
    1254:	ldrbtmi	r2, [r9], #-0
    1258:	mcr	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    125c:	ldrbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1260:	ldrbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1264:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    1268:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    126c:	andcs	r4, r1, r1, lsl #12
    1270:	mrc	7, 6, APSR_nzcv, cr0, cr15, {7}
    1274:			; <UNDEFINED> instruction: 0xf7ff2000
    1278:	movwcs	lr, #7824	; 0x1e90
    127c:	ldr	r9, [r3, r5, lsl #6]
    1280:	movwls	r2, #17156	; 0x4304
    1284:	movwcs	lr, #6032	; 0x1790
    1288:	str	r9, [sp, r3, lsl #6]
    128c:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    1290:	stmdbls	r7, {r0, r2, r9, sp}
    1294:			; <UNDEFINED> instruction: 0xf8592000
    1298:	ldmdavs	fp, {r0, r1, ip, sp}
    129c:			; <UNDEFINED> instruction: 0xf7ff9306
    12a0:	blls	1bcaa8 <strspn@plt+0x1bb9b0>
    12a4:	ldrmi	r4, [r8], -r1, lsl #12
    12a8:			; <UNDEFINED> instruction: 0xf9e6f001
    12ac:	ldrb	r9, [fp, -r6]!
    12b0:	bleq	7d3f4 <strspn@plt+0x7c2fc>
    12b4:			; <UNDEFINED> instruction: 0xf8dfe778
    12b8:	movwcs	ip, #5540	; 0x15a4
    12bc:	andcs	r9, r5, #134217728	; 0x8000000
    12c0:	ldrne	pc, [ip, #2271]	; 0x8df
    12c4:			; <UNDEFINED> instruction: 0xf8592000
    12c8:	ldrbtmi	r3, [r9], #-12
    12cc:	movwls	r6, #34843	; 0x881b
    12d0:	stcl	7, cr15, [r6, #1020]!	; 0x3fc
    12d4:	ldmdbge	r5, {r3, r8, r9, fp, ip, pc}
    12d8:	ldrmi	r4, [r8], -r2, lsl #12
    12dc:	blx	12bd2ea <strspn@plt+0x12bc1f2>
    12e0:	blls	17b070 <strspn@plt+0x179f78>
    12e4:	b	4e7af8 <strspn@plt+0x4e6a00>
    12e8:			; <UNDEFINED> instruction: 0xf0400702
    12ec:			; <UNDEFINED> instruction: 0xf8df8255
    12f0:			; <UNDEFINED> instruction: 0xf8593574
    12f4:			; <UNDEFINED> instruction: 0xf8d88003
    12f8:			; <UNDEFINED> instruction: 0xf10aa000
    12fc:	adcmi	r0, fp, #67108864	; 0x4000000
    1300:	strmi	sp, [sl, #2877]!	; 0xb3d
    1304:	rsbhi	pc, r9, #128, 4
    1308:	ldrbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    130c:	ldrtmi	r2, [r8], -r5, lsl #4
    1310:	eorpl	pc, sl, r6, asr r8	; <UNPREDICTABLE>
    1314:			; <UNDEFINED> instruction: 0x463e4479
    1318:	stcl	7, cr15, [r2, #1020]	; 0x3fc
    131c:	strtmi	r4, [r8], -r1, lsl #12
    1320:			; <UNDEFINED> instruction: 0xf9aaf001
    1324:	strmi	r9, [r5], -r7, lsl #14
    1328:	teqlt	fp, r2, lsl #22
    132c:	andscc	lr, r5, #3620864	; 0x374000
    1330:			; <UNDEFINED> instruction: 0xf0404313
    1334:	movwls	r8, #8420	; 0x20e4
    1338:	movwls	r2, #17156	; 0x4304
    133c:	svceq	0x0000f1bb
    1340:	rscshi	pc, r0, r0, asr #32
    1344:			; <UNDEFINED> instruction: 0xf8df9f04
    1348:			; <UNDEFINED> instruction: 0x43278524
    134c:			; <UNDEFINED> instruction: 0x463944f8
    1350:			; <UNDEFINED> instruction: 0xf7ff4628
    1354:	stmdacs	r0, {r3, r5, r9, sl, fp, sp, lr, pc}
    1358:			; <UNDEFINED> instruction: 0xf7ffd073
    135c:	stmdavs	r3, {r1, r6, r9, sl, fp, sp, lr, pc}
    1360:	blcc	112d70 <strspn@plt+0x111c78>
    1364:	vqdmulh.s<illegal width 8>	d2, d0, d7
    1368:	ldm	pc, {r3, r5, r6, r7, r8, pc}^	; <UNPREDICTABLE>
    136c:	adceq	pc, r2, r3, lsl r0	; <UNPREDICTABLE>
    1370:	mvneq	r0, r6, asr #32
    1374:	mvneq	r0, r6, ror #3
    1378:	mvneq	r0, r6, asr #32
    137c:			; <UNDEFINED> instruction: 0xf85601f4
    1380:	bl	19d414 <strspn@plt+0x19c31c>
    1384:			; <UNDEFINED> instruction: 0xf8df0383
    1388:	movwls	r1, #29928	; 0x74e8
    138c:			; <UNDEFINED> instruction: 0x46384479
    1390:	ldc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1394:			; <UNDEFINED> instruction: 0xf8dfb130
    1398:			; <UNDEFINED> instruction: 0x463814dc
    139c:			; <UNDEFINED> instruction: 0xf7ff4479
    13a0:	bllt	3c868 <strspn@plt+0x3b770>
    13a4:	beq	fd7d4 <strspn@plt+0xfc6dc>
    13a8:			; <UNDEFINED> instruction: 0xf04045aa
    13ac:			; <UNDEFINED> instruction: 0xf8df822c
    13b0:	ldrbtmi	r0, [r8], #-1224	; 0xfffffb38
    13b4:	stcl	7, cr15, [r6, #1020]	; 0x3fc
    13b8:	tstlt	r0, r7, lsl r0
    13bc:	mulcc	r0, r0, r9
    13c0:			; <UNDEFINED> instruction: 0xf8dfb91b
    13c4:	ldrbtmi	r3, [fp], #-1208	; 0xfffffb48
    13c8:			; <UNDEFINED> instruction: 0xf8d89317
    13cc:	bge	5cd3d4 <strspn@plt+0x5cc2dc>
    13d0:	lfmne	f1, 1, [sl], {7}
    13d4:	strtcc	pc, [r8], #2271	; 0x8df
    13d8:	eorcs	pc, r2, r6, asr r8	; <UNPREDICTABLE>
    13dc:	tstls	r8, #2063597568	; 0x7b000000
    13e0:	stmib	sp, {r8, r9, sp}^
    13e4:			; <UNDEFINED> instruction: 0xf8d82319
    13e8:	stmdbge	ip, {ip, sp}
    13ec:	eorvs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    13f0:			; <UNDEFINED> instruction: 0xf0004630
    13f4:	strmi	pc, [r5], -r9, lsr #22
    13f8:	blls	33b258 <strspn@plt+0x33a160>
    13fc:			; <UNDEFINED> instruction: 0xf1000799
    1400:	stfcsd	f0, [r1], {156}	; 0x9c
    1404:	mcrcs	15, 0, fp, cr0, cr8, {0}
    1408:	orrshi	pc, r7, r0
    140c:	ldrtmi	r2, [r0], -r6, lsl #2
    1410:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
    1414:			; <UNDEFINED> instruction: 0xf0402800
    1418:			; <UNDEFINED> instruction: 0x46288191
    141c:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1420:	ldrtmi	sl, [r0], -ip, lsl #18
    1424:	movwls	r2, #49922	; 0xc302
    1428:	blx	3bd432 <strspn@plt+0x3bc33a>
    142c:	ldreq	r9, [sl, ip, lsl #22]
    1430:			; <UNDEFINED> instruction: 0xf1404605
    1434:	ldrtmi	r8, [r9], -r3, lsl #3
    1438:			; <UNDEFINED> instruction: 0xf7ff4628
    143c:	stmdacs	r0, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    1440:	blls	b5a74 <strspn@plt+0xb497c>
    1444:	cmple	r6, r0, lsl #22
    1448:	svceq	0x0000f1bb
    144c:	blls	1f5a0c <strspn@plt+0x1f4914>
    1450:	eorslt	pc, r8, sp, asr #17
    1454:	ldrbmi	fp, [r9], -r3, lsl #6
    1458:			; <UNDEFINED> instruction: 0xf7ff2011
    145c:	blls	fc8d4 <strspn@plt+0xfb7dc>
    1460:			; <UNDEFINED> instruction: 0xf0402b00
    1464:			; <UNDEFINED> instruction: 0xf7ff81b3
    1468:	cdpne	14, 0, cr14, cr4, cr0, {0}
    146c:	bichi	pc, r1, r0, asr #5
    1470:			; <UNDEFINED> instruction: 0x81aaf000
    1474:	andcs	sl, r0, #896	; 0x380
    1478:	strtmi	r4, [r0], -r9, lsr #12
    147c:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    1480:	eorle	r1, ip, r3, asr #24
    1484:	mvnsle	r4, r4, lsl #5
    1488:			; <UNDEFINED> instruction: 0xf0139b0e
    148c:			; <UNDEFINED> instruction: 0xf040027f
    1490:	vmla.f<illegal width 8>	q12, <illegal reg q1.5>, d0[6]
    1494:	movwls	r2, #58119	; 0xe307
    1498:	blmi	ff8d4088 <strspn@plt+0xff8d2f90>
    149c:	stmdals	lr, {r1, r3, r4, r5, r6, sl, lr}
    14a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    14a4:	subsmi	r9, sl, fp, lsl fp
    14a8:			; <UNDEFINED> instruction: 0x81a1f040
    14ac:	pop	{r0, r2, r3, r4, ip, sp, pc}
    14b0:			; <UNDEFINED> instruction: 0xf8d88ff0
    14b4:	blcs	d4bc <strspn@plt+0xc3c4>
    14b8:	svcge	0x0049f43f
    14bc:	svceq	0x0000f1bb
    14c0:	mrshi	pc, (UNDEF: 76)	; <UNPREDICTABLE>
    14c4:	andcs	r4, r5, #240, 18	; 0x3c0000
    14c8:	ldrbtmi	r2, [r9], #-0
    14cc:	stcl	7, cr15, [r8], #1020	; 0x3fc
    14d0:	stc	7, cr15, [r0, #1020]	; 0x3fc
    14d4:	stmdage	fp, {r1, r6, r8, sp, lr, pc}
    14d8:	mrrc2	0, 0, pc, lr, cr0	; <UNPREDICTABLE>
    14dc:			; <UNDEFINED> instruction: 0xf7ffe7b4
    14e0:	stmdavs	r3, {r7, r8, sl, fp, sp, lr, pc}
    14e4:	sbcle	r2, r6, r4, lsl #22
    14e8:	andcs	r4, r5, #232, 18	; 0x3a0000
    14ec:	movwcs	r2, #4096	; 0x1000
    14f0:	movwls	r4, #58489	; 0xe479
    14f4:	ldcl	7, cr15, [r4], {255}	; 0xff
    14f8:	stcl	7, cr15, [r2, #1020]	; 0x3fc
    14fc:	bmi	ff93b434 <strspn@plt+0xff93a33c>
    1500:	stmdbls	r9, {r0, r1, r3, fp, sp, pc}
    1504:			; <UNDEFINED> instruction: 0xf000447a
    1508:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    150c:	svcge	0x0016f43f
    1510:	andcs	r4, r5, #224, 18	; 0x380000
    1514:	ldrbtmi	r2, [r9], #-0
    1518:	stcl	7, cr15, [r2], {255}	; 0xff
    151c:	subcs	r4, r7, r1, lsl #12
    1520:	ldcl	7, cr15, [lr], {255}	; 0xff
    1524:			; <UNDEFINED> instruction: 0xf000a80f
    1528:	str	pc, [fp, -r3, lsr #23]
    152c:			; <UNDEFINED> instruction: 0xf000a811
    1530:	blls	4403b4 <strspn@plt+0x43f2bc>
    1534:	andcs	r9, r0, r2, lsl ip
    1538:	strmi	r9, [r7], -pc, lsl #20
    153c:	bne	ff928d88 <strspn@plt+0xff927c90>
    1540:	svclt	0x004849d5
    1544:	ldrbtcs	pc, [r4], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    1548:	streq	lr, [r2], -r6, lsr #23
    154c:	andeq	pc, r5, #79	; 0x4f
    1550:	svclt	0x00444479
    1554:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
    1558:	ldrvc	pc, [r0], #-1284	; 0xfffffafc
    155c:	stc	7, cr15, [r0], #1020	; 0x3fc
    1560:			; <UNDEFINED> instruction: 0x46334abc
    1564:	andvs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    1568:	ldmdavs	r2!, {sl, ip, pc}
    156c:	andcs	r4, r1, r1, lsl #12
    1570:	ldcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    1574:	strls	r9, [lr, -r7, lsl #22]
    1578:	addle	r2, sp, r0, lsl #22
    157c:	andscs	r4, r1, r9, lsr r6
    1580:	stc	7, cr15, [r8], {255}	; 0xff
    1584:	ldrtmi	r4, [r8], -r5, asr #19
    1588:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    158c:	stc	7, cr15, [r8], {255}	; 0xff
    1590:	ldmdavs	r2!, {r0, r1, r2, r8, r9, fp, ip, pc}
    1594:			; <UNDEFINED> instruction: 0x4601681b
    1598:			; <UNDEFINED> instruction: 0xf7ff2001
    159c:	smmlar	lr, ip, sp, lr
    15a0:	andcs	r4, r5, #3129344	; 0x2fc000
    15a4:	ldrbtmi	r2, [r9], #-0
    15a8:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    15ac:			; <UNDEFINED> instruction: 0xf8594bbd
    15b0:	stmdavs	r1!, {r0, r1, lr}
    15b4:	stc	7, cr15, [r2, #1020]	; 0x3fc
    15b8:	andcs	r4, r5, #3063808	; 0x2ec000
    15bc:	ldrbtmi	r2, [r9], #-0
    15c0:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    15c4:			; <UNDEFINED> instruction: 0xf8594ba3
    15c8:	ldmdavs	sl, {r0, r1, ip, sp}
    15cc:	andcs	r4, r1, r1, lsl #12
    15d0:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    15d4:	andcs	r6, sl, r1, lsr #16
    15d8:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    15dc:	andcs	r4, r5, #2932736	; 0x2cc000
    15e0:	ldrbtmi	r2, [r9], #-0
    15e4:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    15e8:			; <UNDEFINED> instruction: 0xf7ff6821
    15ec:	ldmibmi	r0!, {r3, r5, r6, r8, sl, fp, sp, lr, pc}
    15f0:	andcs	r2, r0, r5, lsl #4
    15f4:			; <UNDEFINED> instruction: 0xf7ff4479
    15f8:	stmdavs	r1!, {r2, r4, r6, sl, fp, sp, lr, pc}
    15fc:	ldcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    1600:	andcs	r4, r5, #172, 18	; 0x2b0000
    1604:	ldrbtmi	r2, [r9], #-0
    1608:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    160c:			; <UNDEFINED> instruction: 0xf7ff6821
    1610:	stmibmi	r9!, {r1, r2, r4, r6, r8, sl, fp, sp, lr, pc}
    1614:	andcs	r2, r0, r5, lsl #4
    1618:			; <UNDEFINED> instruction: 0xf7ff4479
    161c:	stmdavs	r1!, {r1, r6, sl, fp, sp, lr, pc}
    1620:	stcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    1624:	andcs	r4, r5, #2703360	; 0x294000
    1628:	ldrbtmi	r2, [r9], #-0
    162c:	ldc	7, cr15, [r8], #-1020	; 0xfffffc04
    1630:			; <UNDEFINED> instruction: 0xf7ff6821
    1634:	stmibmi	r2!, {r2, r6, r8, sl, fp, sp, lr, pc}
    1638:	andcs	r2, r0, r5, lsl #4
    163c:			; <UNDEFINED> instruction: 0xf7ff4479
    1640:	stmdavs	r1!, {r4, r5, sl, fp, sp, lr, pc}
    1644:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1648:	andcs	r4, r5, #2588672	; 0x278000
    164c:	ldrbtmi	r2, [r9], #-0
    1650:	stc	7, cr15, [r6], #-1020	; 0xfffffc04
    1654:			; <UNDEFINED> instruction: 0xf7ff6821
    1658:	ldmibmi	fp, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
    165c:	andcs	r2, r0, r5, lsl #4
    1660:			; <UNDEFINED> instruction: 0xf7ff4479
    1664:	stmdavs	r1!, {r1, r2, r3, r4, sl, fp, sp, lr, pc}
    1668:	stc	7, cr15, [r8, #-1020]!	; 0xfffffc04
    166c:	andcs	r4, r5, #2473984	; 0x25c000
    1670:	ldrbtmi	r2, [r9], #-0
    1674:	ldc	7, cr15, [r4], {255}	; 0xff
    1678:			; <UNDEFINED> instruction: 0xf7ff6821
    167c:	ldmibmi	r4, {r5, r8, sl, fp, sp, lr, pc}
    1680:	andcs	r2, r0, r5, lsl #4
    1684:			; <UNDEFINED> instruction: 0xf7ff4479
    1688:	stmdavs	r1!, {r2, r3, sl, fp, sp, lr, pc}
    168c:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1690:	andcs	r4, r5, #144, 18	; 0x240000
    1694:	ldrbtmi	r2, [r9], #-0
    1698:	stc	7, cr15, [r2], {255}	; 0xff
    169c:			; <UNDEFINED> instruction: 0xf7ff6821
    16a0:	stmibmi	sp, {r1, r2, r3, r8, sl, fp, sp, lr, pc}
    16a4:	andcs	r2, r0, r5, lsl #4
    16a8:			; <UNDEFINED> instruction: 0xf7ff4479
    16ac:	stmdavs	r1!, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    16b0:	stc	7, cr15, [r4, #-1020]	; 0xfffffc04
    16b4:	andcs	r6, sl, r1, lsr #16
    16b8:	stcl	7, cr15, [r8], #1020	; 0x3fc
    16bc:	andcs	r4, r5, #2211840	; 0x21c000
    16c0:	ldrbtmi	r2, [r9], #-0
    16c4:	bl	ffb3f6c8 <strspn@plt+0xffb3e5d0>
    16c8:	andcs	r4, r5, #2179072	; 0x214000
    16cc:			; <UNDEFINED> instruction: 0x46034479
    16d0:	movwls	r2, #8192	; 0x2000
    16d4:	bl	ff93f6d8 <strspn@plt+0xff93e5e0>
    16d8:	bmi	fe0d3ce8 <strspn@plt+0xfe0d2bf0>
    16dc:	tstls	r0, r9, ror r4
    16e0:	ldrbtmi	r4, [sl], #-2434	; 0xfffff67e
    16e4:	ldrbtmi	r9, [r9], #-2818	; 0xfffff4fe
    16e8:	andcs	r9, r1, r1
    16ec:	ldc	7, cr15, [r2], {255}	; 0xff
    16f0:	andcs	r4, r5, #2080768	; 0x1fc000
    16f4:	ldrbtmi	r2, [r9], #-0
    16f8:	bl	ff4bf6fc <strspn@plt+0xff4be604>
    16fc:	ldrbtmi	r4, [sl], #-2685	; 0xfffff583
    1700:	andcs	r4, r1, r1, lsl #12
    1704:	stc	7, cr15, [r6], {255}	; 0xff
    1708:			; <UNDEFINED> instruction: 0xf7ff2000
    170c:	ldmdbmi	sl!, {r1, r2, r6, sl, fp, sp, lr, pc}^
    1710:	blmi	1e89f2c <strspn@plt+0x1e88e34>
    1714:	ldrbtmi	r2, [r9], #-0
    1718:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    171c:			; <UNDEFINED> instruction: 0xf7ff681c
    1720:	blmi	133c628 <strspn@plt+0x133b530>
    1724:			; <UNDEFINED> instruction: 0xf8592101
    1728:	ldmdavs	fp, {r0, r1, ip, sp}
    172c:	strtmi	r4, [r0], -r2, lsl #12
    1730:	ldcl	7, cr15, [ip], #-1020	; 0xfffffc04
    1734:			; <UNDEFINED> instruction: 0xf7ff2040
    1738:	mvnslt	lr, r0, lsr ip
    173c:			; <UNDEFINED> instruction: 0x46314870
    1740:			; <UNDEFINED> instruction: 0xf7ff4478
    1744:			; <UNDEFINED> instruction: 0xf8daec9e
    1748:	blcs	94d750 <strspn@plt+0x94c658>
    174c:	blcs	3357a0 <strspn@plt+0x3346a8>
    1750:	subcs	sp, r1, r1, lsl r0
    1754:			; <UNDEFINED> instruction: 0xf1bbe7ef
    1758:	tstle	r4, r0, lsl #30
    175c:			; <UNDEFINED> instruction: 0xf7ff9806
    1760:	mrrcne	12, 1, lr, r3, cr12
    1764:	movteq	pc, #25411	; 0x6343	; <UNPREDICTABLE>
    1768:	svclt	0x00c72b00
    176c:	andls	r3, lr, #128, 4
    1770:	movwls	r2, #58183	; 0xe347
    1774:	umaalcs	lr, r7, r0, r6
    1778:	stmdami	r2!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    177c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    1780:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    1784:	stmdbmi	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    1788:	andcs	r2, r0, r5, lsl #4
    178c:			; <UNDEFINED> instruction: 0xf7ff4479
    1790:			; <UNDEFINED> instruction: 0xf7ffeb88
    1794:	strb	lr, [r1, r0, lsr #24]!
    1798:	andcs	r4, r5, #92, 18	; 0x170000
    179c:	ldrbtmi	r2, [r9], #-0
    17a0:	bl	1fbf7a4 <strspn@plt+0x1fbe6ac>
    17a4:	subcs	r4, r0, r1, lsl #12
    17a8:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    17ac:	andcs	r4, r5, #88, 18	; 0x160000
    17b0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    17b4:	bl	1d3f7b8 <strspn@plt+0x1d3e6c0>
    17b8:	stc	7, cr15, [ip], {255}	; 0xff
    17bc:	blmi	13d3d18 <strspn@plt+0x13d2c20>
    17c0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    17c4:	str	r2, [r7, r5, lsl #4]!
    17c8:	ldmdblt	r3, {r0, r2, r8, r9, fp, ip, pc}
    17cc:			; <UNDEFINED> instruction: 0xf0009807
    17d0:			; <UNDEFINED> instruction: 0x4628f97d
    17d4:	stc	7, cr15, [r4], {255}	; 0xff
    17d8:	stmdbmi	pc, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    17dc:	andcs	r4, r5, #56, 12	; 0x3800000
    17e0:			; <UNDEFINED> instruction: 0xf7ff4479
    17e4:			; <UNDEFINED> instruction: 0x4601eb5e
    17e8:			; <UNDEFINED> instruction: 0xf7ff2040
    17ec:			; <UNDEFINED> instruction: 0xf7ffec44
    17f0:	stmdbmi	sl, {r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}^
    17f4:	stmdals	r3, {r0, r2, r9, sp}
    17f8:			; <UNDEFINED> instruction: 0xf7ff4479
    17fc:			; <UNDEFINED> instruction: 0x4601eb52
    1800:			; <UNDEFINED> instruction: 0xf7ff2047
    1804:	stmdbmi	r6, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}^
    1808:	andcs	r2, r0, r5, lsl #4
    180c:			; <UNDEFINED> instruction: 0xf7ff4479
    1810:			; <UNDEFINED> instruction: 0xf8d8eb48
    1814:	movwcc	r3, #4096	; 0x1000
    1818:	eorcs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    181c:	subcs	r4, r0, r1, lsl #12
    1820:	stc	7, cr15, [r8], #-1020	; 0xfffffc04
    1824:	andeq	r2, r1, r8, lsr #27
    1828:	andeq	r0, r0, r8, lsl r1
    182c:	andeq	r2, r0, r2, lsl #11
    1830:	ldrdeq	r2, [r0], -sl
    1834:			; <UNDEFINED> instruction: 0x000024b2
    1838:	andeq	r2, r1, r2, ror #26
    183c:	andeq	r0, r0, r5, lsr #19
    1840:	andeq	r0, r0, r0, lsr #2
    1844:	andeq	r2, r1, sl, lsr fp
    1848:	andeq	r2, r0, ip, lsr #17
    184c:	andeq	r2, r0, ip, asr #9
    1850:	andeq	r2, r0, lr, lsr #8
    1854:	andeq	r0, r0, r8, lsr r1
    1858:	andeq	r2, r0, r8, lsr #8
    185c:	andeq	r0, r0, r0, asr #2
    1860:	andeq	r2, r0, lr, lsl #7
    1864:	andeq	r0, r0, ip, lsl r1
    1868:	andeq	r2, r0, r8, asr #15
    186c:	andeq	r2, r1, r0, lsl #26
    1870:	andeq	r2, r0, r4, lsl #14
    1874:	strdeq	r2, [r0], -r8
    1878:	andeq	r2, r0, sl, lsl r7
    187c:	andeq	r2, r0, lr, lsl #14
    1880:			; <UNDEFINED> instruction: 0x000026b4
    1884:	andeq	r2, r1, ip, lsl sl
    1888:	andeq	r2, r0, sl, ror r6
    188c:			; <UNDEFINED> instruction: 0x000026b4
    1890:	andeq	r0, r0, sp, lsr #10
    1894:	andeq	r2, r0, r6, lsl #12
    1898:	andeq	r2, r0, ip, lsl r6
    189c:	andeq	r2, r0, sl, lsr #12
    18a0:	strdeq	r2, [r0], -sl
    18a4:	andeq	r0, r0, r0, lsr r1
    18a8:	andeq	r2, r0, lr, ror #1
    18ac:	andeq	r2, r0, r2, ror #2
    18b0:	andeq	r2, r0, r8, ror r1
    18b4:	andeq	r2, r0, r2, ror r1
    18b8:	muleq	r0, r0, r1
    18bc:			; <UNDEFINED> instruction: 0x000021ba
    18c0:	ldrdeq	r2, [r0], -r4
    18c4:	strdeq	r2, [r0], -r6
    18c8:	andeq	r2, r0, r4, lsr #4
    18cc:	andeq	r2, r0, lr, asr r2
    18d0:	muleq	r0, r4, r2
    18d4:	andeq	r2, r0, lr, asr #5
    18d8:	strdeq	r2, [r0], -r8
    18dc:	andeq	r2, r0, lr, lsl #6
    18e0:	andeq	r2, r0, r8, lsl r3
    18e4:	andeq	r2, r0, r8, lsr r3
    18e8:	andeq	r2, r0, r2, lsl r3
    18ec:	andeq	r2, r0, sl, lsl r3
    18f0:	andeq	r2, r0, lr, lsr #6
    18f4:	andeq	r2, r0, r2, asr #6
    18f8:	andeq	r1, r0, sl, lsl pc
    18fc:	andeq	r0, r0, r4, lsr #2
    1900:	andeq	r2, r0, r0, lsr r5
    1904:	andeq	r2, r0, sl, ror #7
    1908:	andeq	r2, r0, r4, lsr #7
    190c:			; <UNDEFINED> instruction: 0x000022be
    1910:	andeq	r1, r0, r6, ror #28
    1914:	andeq	r1, r0, lr, ror #28
    1918:	andeq	r2, r0, r0, lsl r3
    191c:	andeq	r2, r0, r0, lsr #7
    1920:	muleq	r0, r4, r2
    1924:	bleq	3da68 <strspn@plt+0x3c970>
    1928:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    192c:	strbtmi	fp, [sl], -r2, lsl #24
    1930:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1934:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1938:	ldrmi	sl, [sl], #776	; 0x308
    193c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1940:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1944:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1948:			; <UNDEFINED> instruction: 0xf85a4b06
    194c:	stmdami	r6, {r0, r1, ip, sp}
    1950:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1954:	bl	23f958 <strspn@plt+0x23e860>
    1958:	bl	fef3f95c <strspn@plt+0xfef3e864>
    195c:	andeq	r2, r1, r0, ror #10
    1960:	andeq	r0, r0, ip, lsl #2
    1964:	andeq	r0, r0, ip, lsr #2
    1968:	andeq	r0, r0, r4, lsr r1
    196c:	ldr	r3, [pc, #20]	; 1988 <strspn@plt+0x890>
    1970:	ldr	r2, [pc, #20]	; 198c <strspn@plt+0x894>
    1974:	add	r3, pc, r3
    1978:	ldr	r2, [r3, r2]
    197c:	cmp	r2, #0
    1980:	bxeq	lr
    1984:	b	f74 <__gmon_start__@plt>
    1988:	andeq	r2, r1, r0, asr #10
    198c:	andeq	r0, r0, r8, lsr #2
    1990:	blmi	1d39b0 <strspn@plt+0x1d28b8>
    1994:	bmi	1d2b7c <strspn@plt+0x1d1a84>
    1998:	addmi	r4, r3, #2063597568	; 0x7b000000
    199c:	andle	r4, r3, sl, ror r4
    19a0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    19a4:	ldrmi	fp, [r8, -r3, lsl #2]
    19a8:	svclt	0x00004770
    19ac:			; <UNDEFINED> instruction: 0x000126b4
    19b0:			; <UNDEFINED> instruction: 0x000126b0
    19b4:	andeq	r2, r1, ip, lsl r5
    19b8:	andeq	r0, r0, r4, lsl r1
    19bc:	stmdbmi	r9, {r3, fp, lr}
    19c0:	bmi	252ba8 <strspn@plt+0x251ab0>
    19c4:	bne	252bb0 <strspn@plt+0x251ab8>
    19c8:	svceq	0x00cb447a
    19cc:			; <UNDEFINED> instruction: 0x01a1eb03
    19d0:	andle	r1, r3, r9, asr #32
    19d4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    19d8:	ldrmi	fp, [r8, -r3, lsl #2]
    19dc:	svclt	0x00004770
    19e0:	andeq	r2, r1, r8, lsl #13
    19e4:	andeq	r2, r1, r4, lsl #13
    19e8:	strdeq	r2, [r1], -r0
    19ec:	andeq	r0, r0, ip, lsr r1
    19f0:	blmi	2aee18 <strspn@plt+0x2add20>
    19f4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    19f8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    19fc:	blmi	26ffb0 <strspn@plt+0x26eeb8>
    1a00:	ldrdlt	r5, [r3, -r3]!
    1a04:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1a08:			; <UNDEFINED> instruction: 0xf7ff6818
    1a0c:			; <UNDEFINED> instruction: 0xf7ffea00
    1a10:	blmi	1c1914 <strspn@plt+0x1c081c>
    1a14:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1a18:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1a1c:	andeq	r2, r1, r2, asr r6
    1a20:	andeq	r2, r1, r0, asr #9
    1a24:	andeq	r0, r0, r0, lsl r1
    1a28:	strdeq	r2, [r1], -sl
    1a2c:	andeq	r2, r1, r2, lsr r6
    1a30:	svclt	0x0000e7c4
    1a34:	movwcc	r6, #10379	; 0x288b
    1a38:	blmi	b5e4c <strspn@plt+0xb4d54>
    1a3c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1a40:			; <UNDEFINED> instruction: 0x4770601a
    1a44:	andeq	r2, r1, lr, lsl #12
    1a48:			; <UNDEFINED> instruction: 0x460db5f8
    1a4c:	strmi	r6, [r7], -ip, lsl #16
    1a50:	b	ff1bfa54 <strspn@plt+0xff1be95c>
    1a54:	vst2.8	{d18-d21}, [r4], r0
    1a58:	vst3.32	{d23-d25}, [pc :128], r0
    1a5c:			; <UNDEFINED> instruction: 0x462172db
    1a60:	strmi	r6, [r6], -r3
    1a64:			; <UNDEFINED> instruction: 0xf7ff4638
    1a68:	stmdacs	r0, {r3, r5, r6, r9, fp, sp, lr, pc}
    1a6c:	eorvs	sp, ip, r1, lsl #22
    1a70:	ldmdavs	r3!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    1a74:	andsle	r2, r9, r5, lsl fp
    1a78:	andcs	r4, r5, #311296	; 0x4c000
    1a7c:	ldrbtmi	r2, [r9], #-0
    1a80:	b	3bfa84 <strspn@plt+0x3be98c>
    1a84:			; <UNDEFINED> instruction: 0xf7ff4639
    1a88:	ldmdavs	r3!, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    1a8c:	andseq	pc, r7, #-1073741784	; 0xc0000028
    1a90:	svclt	0x00182b0c
    1a94:	ldmdble	r4, {r0, r9, fp, sp}
    1a98:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    1a9c:	tstle	r2, ip, lsl fp
    1aa0:			; <UNDEFINED> instruction: 0xf7ff2049
    1aa4:	subcs	lr, r2, sl, ror sl
    1aa8:	b	1dbfaac <strspn@plt+0x1dbe9b4>
    1aac:	orrvc	pc, r0, pc, asr #8
    1ab0:			; <UNDEFINED> instruction: 0xf7ff4638
    1ab4:	stmdacs	r0, {r1, r6, r9, fp, sp, lr, pc}
    1ab8:			; <UNDEFINED> instruction: 0xf44fdbde
    1abc:	eorvs	r7, ip, r0, lsl #9
    1ac0:	strdcs	fp, [r7], #-216	; 0xffffff28
    1ac4:	b	1a3fac8 <strspn@plt+0x1a3e9d0>
    1ac8:	andeq	r1, r0, sl, lsr fp
    1acc:	strmi	fp, [r1], -r8, lsl #10
    1ad0:	stmdavs	r0, {r2, r9, sl, lr}
    1ad4:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ad8:	andcs	r4, r5, #8, 18	; 0x20000
    1adc:	ldrbtmi	r2, [r9], #-0
    1ae0:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ae4:			; <UNDEFINED> instruction: 0xf7ff6821
    1ae8:			; <UNDEFINED> instruction: 0xf7ffeacc
    1aec:	stmdavs	r3, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    1af0:	svclt	0x000c2b0c
    1af4:	subcs	r2, r5, r7, asr #32
    1af8:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1afc:	strdeq	r1, [r0], -r6
    1b00:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1b04:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    1b08:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1b0c:			; <UNDEFINED> instruction: 0xf7ff4620
    1b10:	strmi	lr, [r7], -r6, lsl #20
    1b14:			; <UNDEFINED> instruction: 0xf7ff4620
    1b18:			; <UNDEFINED> instruction: 0x4606e992
    1b1c:			; <UNDEFINED> instruction: 0xf7ff4620
    1b20:			; <UNDEFINED> instruction: 0x4604ea92
    1b24:			; <UNDEFINED> instruction: 0xb128bb66
    1b28:	b	16bfb2c <strspn@plt+0x16bea34>
    1b2c:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    1b30:	tstle	r7, r9, lsl #22
    1b34:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    1b38:			; <UNDEFINED> instruction: 0x4620681c
    1b3c:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b40:	strtmi	r4, [r0], -r6, lsl #12
    1b44:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b48:	strtmi	r4, [r0], -r5, lsl #12
    1b4c:	b	1ebfb50 <strspn@plt+0x1ebea58>
    1b50:	bllt	f53368 <strspn@plt+0xf52270>
    1b54:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1b58:	b	10bfb5c <strspn@plt+0x10bea64>
    1b5c:	blcs	25bb70 <strspn@plt+0x25aa78>
    1b60:	ldfltp	f5, [r8, #44]!	; 0x2c
    1b64:	rscle	r2, r5, r0, lsr #22
    1b68:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    1b6c:	andcs	r2, r0, r5, lsl #4
    1b70:			; <UNDEFINED> instruction: 0xf7ff4479
    1b74:			; <UNDEFINED> instruction: 0xf7ffe996
    1b78:	andcs	lr, r1, r4, lsl #21
    1b7c:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b80:	b	bbfb84 <strspn@plt+0xbbea8c>
    1b84:	stccs	8, cr6, [r0], {3}
    1b88:	blcs	836340 <strspn@plt+0x835248>
    1b8c:	andvs	fp, r4, r8, lsl pc
    1b90:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    1b94:	andcs	r2, r0, r5, lsl #4
    1b98:			; <UNDEFINED> instruction: 0xf7ff4479
    1b9c:			; <UNDEFINED> instruction: 0xf7ffe982
    1ba0:			; <UNDEFINED> instruction: 0xe7eaea1a
    1ba4:	mvnle	r2, r0, lsl #16
    1ba8:	b	6bfbac <strspn@plt+0x6beab4>
    1bac:	blcs	81bbc0 <strspn@plt+0x81aac8>
    1bb0:	andvs	fp, r4, r8, lsl pc
    1bb4:	svclt	0x0000e7e1
    1bb8:			; <UNDEFINED> instruction: 0x000123b2
    1bbc:	andeq	r0, r0, r0, lsr r1
    1bc0:	andeq	r0, r0, r4, lsr #2
    1bc4:	andeq	r1, r0, ip, ror sl
    1bc8:	andeq	r1, r0, r4, asr sl
    1bcc:	tstcs	r0, r5, lsr #20
    1bd0:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
    1bd4:	addslt	fp, r6, r0, ror r5
    1bd8:			; <UNDEFINED> instruction: 0x460458d3
    1bdc:	ldmdavs	fp, {r0, r1, fp, sp, pc}
    1be0:			; <UNDEFINED> instruction: 0xf04f9315
    1be4:			; <UNDEFINED> instruction: 0xf7ff0300
    1be8:			; <UNDEFINED> instruction: 0xb168e994
    1bec:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bf0:	submi	r6, r0, #0, 16
    1bf4:	blmi	714470 <strspn@plt+0x713378>
    1bf8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1bfc:	blls	55bc6c <strspn@plt+0x55ab74>
    1c00:	qsuble	r4, sl, ip
    1c04:	ldcllt	0, cr11, [r0, #-88]!	; 0xffffffa8
    1c08:	andcs	sl, r7, r1, lsl #18
    1c0c:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c10:	bls	b0358 <strspn@plt+0xaf260>
    1c14:	ldrbpl	pc, [r3, #1604]	; 0x644	; <UNPREDICTABLE>
    1c18:	strbeq	pc, [r2, #-705]!	; 0xfffffd3f	; <UNPREDICTABLE>
    1c1c:	movwne	lr, #14813	; 0x39dd
    1c20:	strvs	pc, [r2, #-2949]	; 0xfffff47b
    1c24:	mcrls	7, 0, r1, cr1, cr2, {6}
    1c28:	eorvs	r1, r1, r9, lsl #23
    1c2c:	adcne	lr, r5, #198656	; 0x30800
    1c30:	mlsvs	r3, fp, sl, r1
    1c34:	ble	ff74c83c <strspn@plt+0xff74b744>
    1c38:	cmncs	r4, #12582912	; 0xc00000	; <UNPREDICTABLE>
    1c3c:			; <UNDEFINED> instruction: 0xf5033901
    1c40:	stmib	r4, {r4, r8, r9, ip, sp, lr}^
    1c44:	ldrb	r1, [r5, r0, lsl #6]
    1c48:			; <UNDEFINED> instruction: 0xf7ffa805
    1c4c:	stmdacs	r0, {r1, r7, r8, fp, sp, lr, pc}
    1c50:	blls	f6388 <strspn@plt+0xf5290>
    1c54:	rsbvs	r9, r0, r5, lsl #20
    1c58:	mlavs	r3, fp, sl, r1
    1c5c:			; <UNDEFINED> instruction: 0xf7ffe7ca
    1c60:	svclt	0x0000e92e
    1c64:	andeq	r2, r1, r6, ror #5
    1c68:	andeq	r0, r0, r8, lsl r1
    1c6c:	andeq	r2, r1, r0, asr #5
    1c70:	blmi	5544c8 <strspn@plt+0x5533d0>
    1c74:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    1c78:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    1c7c:	stmdbge	r1, {r2, r9, sl, lr}
    1c80:	ldmdavs	fp, {r2, sp}
    1c84:			; <UNDEFINED> instruction: 0xf04f9303
    1c88:			; <UNDEFINED> instruction: 0xf7ff0300
    1c8c:	stmdblt	r0!, {r1, r2, r5, r6, r7, fp, sp, lr, pc}^
    1c90:			; <UNDEFINED> instruction: 0xf6449b02
    1c94:	vrshr.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    1c98:	stmdbls	r1, {r1, r5, r6, r9}
    1c9c:	andgt	pc, r3, #133120	; 0x20800
    1ca0:	ldrdvs	r1, [r1], -fp	; <UNPREDICTABLE>
    1ca4:			; <UNDEFINED> instruction: 0x13a2ebc3
    1ca8:	bmi	219e3c <strspn@plt+0x218d44>
    1cac:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    1cb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1cb4:	subsmi	r9, sl, r3, lsl #22
    1cb8:	andlt	sp, r4, r1, lsl #2
    1cbc:			; <UNDEFINED> instruction: 0xf7ffbd10
    1cc0:	svclt	0x0000e8fe
    1cc4:	andeq	r2, r1, r4, asr #4
    1cc8:	andeq	r0, r0, r8, lsl r1
    1ccc:	andeq	r2, r1, sl, lsl #4
    1cd0:			; <UNDEFINED> instruction: 0x4607b5f0
    1cd4:	ldrmi	r4, [r6], -ip, lsr #16
    1cd8:	vpmax.s8	d20, d8, d28
    1cdc:	ldrbtmi	r5, [r8], #-1055	; 0xfffffbe1
    1ce0:	vmlal.s8	q11, d21, d11
    1ce4:	adclt	r1, r9, fp, ror #9
    1ce8:			; <UNDEFINED> instruction: 0xf8d15882
    1cec:	vhadd.s8	d28, d9, d12
    1cf0:	ldmdavs	r2, {r7, r8, sp, lr}
    1cf4:			; <UNDEFINED> instruction: 0xf04f9227
    1cf8:	vsubl.s8	q8, d0, d0
    1cfc:	blx	fe102366 <strspn@plt+0xfe10126e>
    1d00:	ldrbne	r2, [ip, r3, lsl #10]
    1d04:	strbtne	lr, [r5], #-3012	; 0xfffff43c
    1d08:	cmplt	r3, r0, lsl #8
    1d0c:	vhsub.s8	q9, <illegal reg q4.5>, q10
    1d10:	blx	99f1a <strspn@plt+0x98e22>
    1d14:	vorr.i32	d19, #4	; 0x00000004
    1d18:	blx	1f82 <strspn@plt+0xe8a>
    1d1c:	vst4.8	{d31,d33,d35,d37}, [pc], r1
    1d20:	blx	9e712 <strspn@plt+0x9d61a>
    1d24:	stmdage	r5, {r2, r3, r9, ip, sp, lr, pc}
    1d28:	tstls	r1, r4, lsl #24
    1d2c:	andls	r9, r3, #134217728	; 0x8000000
    1d30:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d34:	andcs	fp, r1, r0, asr r1
    1d38:	blmi	514594 <strspn@plt+0x51349c>
    1d3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1d40:	blls	9dbdb0 <strspn@plt+0x9dacb8>
    1d44:	tstle	sp, sl, asr r0
    1d48:	ldcllt	0, cr11, [r0, #164]!	; 0xa4
    1d4c:	strtmi	r4, [r1], -r2, lsl #12
    1d50:	movwcs	r2, #16398	; 0x400e
    1d54:			; <UNDEFINED> instruction: 0x93259604
    1d58:	stmia	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d5c:	mvnle	r2, r0, lsl #16
    1d60:	ldrtmi	r4, [sl], -ip, lsl #18
    1d64:	ldrbtmi	r2, [r9], #-1
    1d68:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d6c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    1d70:	ldmdavs	r8!, {r0, r5, r6, r7, r8, ip, lr, pc}
    1d74:			; <UNDEFINED> instruction: 0x466a4619
    1d78:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d7c:	svclt	0x00183800
    1d80:	ldrb	r2, [r9, r1]
    1d84:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d88:	ldrdeq	r2, [r1], -sl
    1d8c:	andeq	r0, r0, r8, lsl r1
    1d90:	andeq	r2, r1, ip, ror r1
    1d94:	muleq	r1, lr, r2
    1d98:			; <UNDEFINED> instruction: 0xf7ff6800
    1d9c:	svclt	0x0000b8c5
    1da0:	andvs	r2, fp, r0, lsl #6
    1da4:			; <UNDEFINED> instruction: 0xb328b410
    1da8:	mulmi	r0, r0, r9
    1dac:	tstle	ip, pc, lsr #24
    1db0:	mulcc	r1, r0, r9
    1db4:	andcc	r4, r1, r4, lsl #12
    1db8:	rscsle	r2, r9, pc, lsr #22
    1dbc:	andvs	r2, fp, r1, lsl #6
    1dc0:	mulcc	r1, r4, r9
    1dc4:	svclt	0x00182b2f
    1dc8:	andle	r2, sl, r0, lsl #22
    1dcc:			; <UNDEFINED> instruction: 0xf1c04603
    1dd0:	ldmdane	sl, {r1}
    1dd4:			; <UNDEFINED> instruction: 0xf913600a
    1dd8:	bcs	d9e4 <strspn@plt+0xc8ec>
    1ddc:	bcs	bf1a44 <strspn@plt+0xbf094c>
    1de0:			; <UNDEFINED> instruction: 0x4620d1f7
    1de4:	blmi	13ff60 <strspn@plt+0x13ee68>
    1de8:	stccs	7, cr4, [r0], {112}	; 0x70
    1dec:			; <UNDEFINED> instruction: 0x4604d0f9
    1df0:	strb	r3, [r3, r1]!
    1df4:	ldrb	r4, [r4, r4, lsl #12]!
    1df8:			; <UNDEFINED> instruction: 0x460eb570
    1dfc:	mulne	r0, r0, r9
    1e00:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    1e04:	cmplt	r1, r8, lsl #12
    1e08:			; <UNDEFINED> instruction: 0x4630295c
    1e0c:			; <UNDEFINED> instruction: 0xf7ffd008
    1e10:	ldmdblt	r8!, {r2, r3, r4, r6, r7, fp, sp, lr, pc}^
    1e14:	strpl	r3, [r9, -r1, lsl #8]!
    1e18:	stmdbcs	r0, {r5, r9, sl, lr}
    1e1c:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    1e20:			; <UNDEFINED> instruction: 0xf993192b
    1e24:			; <UNDEFINED> instruction: 0xb12b3001
    1e28:	strpl	r3, [r9, -r2, lsl #8]!
    1e2c:	stmdbcs	r0, {r5, r9, sl, lr}
    1e30:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    1e34:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1e38:	mvnsmi	lr, sp, lsr #18
    1e3c:	bmi	8d369c <strspn@plt+0x8d25a4>
    1e40:	blmi	8ee050 <strspn@plt+0x8ecf58>
    1e44:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    1e48:	strmi	r4, [r8], r4, lsl #12
    1e4c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1e50:			; <UNDEFINED> instruction: 0xf04f9301
    1e54:	strls	r0, [r0, -r0, lsl #6]
    1e58:	stmia	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e5c:	tstlt	r4, r7
    1e60:	mulcc	r0, r4, r9
    1e64:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    1e68:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    1e6c:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    1e70:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    1e74:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e78:	ldrtmi	r4, [fp], -r5, lsl #12
    1e7c:			; <UNDEFINED> instruction: 0x46694632
    1e80:			; <UNDEFINED> instruction: 0xf7ff4620
    1e84:	stmdavs	fp!, {r1, fp, sp, lr, pc}
    1e88:	blls	304dc <strspn@plt+0x2f3e4>
    1e8c:	rscle	r4, sl, r3, lsr #5
    1e90:			; <UNDEFINED> instruction: 0xf993b11b
    1e94:	blcs	de9c <strspn@plt+0xcda4>
    1e98:	bmi	436634 <strspn@plt+0x43553c>
    1e9c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    1ea0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1ea4:	subsmi	r9, sl, r1, lsl #22
    1ea8:	andlt	sp, r2, sp, lsl #2
    1eac:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1eb0:	blcs	8946e4 <strspn@plt+0x8935ec>
    1eb4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1eb8:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    1ebc:	strbmi	r4, [r2], -r3, lsr #12
    1ec0:			; <UNDEFINED> instruction: 0xf7ff4479
    1ec4:			; <UNDEFINED> instruction: 0xf7fee80e
    1ec8:	svclt	0x0000effa
    1ecc:	andeq	r2, r1, r2, ror r0
    1ed0:	andeq	r0, r0, r8, lsl r1
    1ed4:	ldrdeq	r2, [r1], -r6
    1ed8:	andeq	r1, r0, r8, asr #27
    1edc:	andeq	r2, r1, sl, lsl r0
    1ee0:	muleq	r1, r0, r1
    1ee4:	andeq	r1, r0, r8, ror sp
    1ee8:	addlt	fp, r3, r0, lsl #10
    1eec:	tstls	r0, r7, lsl #24
    1ef0:			; <UNDEFINED> instruction: 0xf7ff9001
    1ef4:	ldrbtmi	lr, [ip], #-2166	; 0xfffff78a
    1ef8:	ldmib	sp, {r1, r5, r8, sp}^
    1efc:	andvs	r2, r1, r0, lsl #6
    1f00:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    1f04:			; <UNDEFINED> instruction: 0xf7fe4479
    1f08:	svclt	0x0000efec
    1f0c:	andeq	r2, r1, lr, asr #2
    1f10:	andeq	r1, r0, r4, lsr sp
    1f14:			; <UNDEFINED> instruction: 0x4604b538
    1f18:			; <UNDEFINED> instruction: 0xf7ff460d
    1f1c:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1f20:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    1f24:	lfmlt	f5, 1, [r8, #-0]
    1f28:	strtmi	r4, [r0], -r9, lsr #12
    1f2c:			; <UNDEFINED> instruction: 0xffdcf7ff
    1f30:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1f34:			; <UNDEFINED> instruction: 0x47706018
    1f38:	andeq	r2, r1, r2, lsl r1
    1f3c:	svcmi	0x00f0e92d
    1f40:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    1f44:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    1f48:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1f4c:			; <UNDEFINED> instruction: 0xf8df2500
    1f50:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    1f54:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    1f58:	movwls	r6, #55323	; 0xd81b
    1f5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1f60:	strmi	lr, [r0, #-2505]	; 0xfffff637
    1f64:	strmi	r9, [r5], -r2, lsl #4
    1f68:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f6c:	stccs	6, cr4, [r0, #-16]
    1f70:	adchi	pc, r9, r0
    1f74:	mulvs	r0, r5, r9
    1f78:			; <UNDEFINED> instruction: 0xf0002e00
    1f7c:			; <UNDEFINED> instruction: 0xf7ff80a4
    1f80:	strtmi	lr, [sl], -r6, lsl #16
    1f84:	strmi	r6, [r2], r1, lsl #16
    1f88:			; <UNDEFINED> instruction: 0xf912e001
    1f8c:	rscslt	r6, r3, #1, 30
    1f90:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    1f94:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    1f98:	mcrcs	1, 1, sp, cr13, cr7, {7}
    1f9c:	addshi	pc, r3, r0
    1fa0:	bleq	c3e3dc <strspn@plt+0xc3d2e4>
    1fa4:	ldrmi	r4, [sl], -r8, lsr #12
    1fa8:	ldrbmi	r6, [r9], -r3, lsr #32
    1fac:			; <UNDEFINED> instruction: 0xf7fe930c
    1fb0:	cdpls	15, 0, cr14, cr12, cr12, {3}
    1fb4:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    1fb8:	smlabteq	r0, sp, r9, lr
    1fbc:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    1fc0:			; <UNDEFINED> instruction: 0xf0402d00
    1fc4:	mcrcs	0, 0, r8, cr0, cr3, {4}
    1fc8:	tsthi	r6, r0	; <UNPREDICTABLE>
    1fcc:	mulpl	r0, r6, r9
    1fd0:			; <UNDEFINED> instruction: 0xf0002d00
    1fd4:	andcs	r8, r0, #12, 2
    1fd8:	cdp	3, 0, cr2, cr8, cr0, {0}
    1fdc:			; <UNDEFINED> instruction: 0x4657ba10
    1fe0:	andsls	pc, r8, sp, asr #17
    1fe4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1fe8:			; <UNDEFINED> instruction: 0x469246b1
    1fec:			; <UNDEFINED> instruction: 0xf999469b
    1ff0:	bcs	1a49ffc <strspn@plt+0x1a48f04>
    1ff4:	addhi	pc, sp, r0
    1ff8:	msreq	CPSR_, r2, lsr #32
    1ffc:			; <UNDEFINED> instruction: 0xf0402942
    2000:			; <UNDEFINED> instruction: 0xf99980e9
    2004:	bcs	a014 <strspn@plt+0x8f1c>
    2008:	bicshi	pc, r3, r0
    200c:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2010:	subsle	r2, r8, r0, lsl #16
    2014:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    2018:			; <UNDEFINED> instruction: 0x4630d055
    201c:	svc	0x00cef7fe
    2020:	movweq	lr, #47706	; 0xba5a
    2024:	cmple	lr, r5, lsl #12
    2028:	mulne	r0, r9, r9
    202c:	suble	r2, sl, r0, lsl #18
    2030:			; <UNDEFINED> instruction: 0x462a4630
    2034:			; <UNDEFINED> instruction: 0xf7ff4649
    2038:	stmdacs	r0, {r3, r6, fp, sp, lr, pc}
    203c:			; <UNDEFINED> instruction: 0xf919d143
    2040:	strbmi	ip, [sp], #-5
    2044:	svceq	0x0030f1bc
    2048:			; <UNDEFINED> instruction: 0xf108d10a
    204c:	bl	fea04058 <strspn@plt+0xfea02f60>
    2050:	bl	142c6c <strspn@plt+0x141b74>
    2054:			; <UNDEFINED> instruction: 0xf9150803
    2058:			; <UNDEFINED> instruction: 0xf1bccf01
    205c:	rscsle	r0, r8, r0, lsr pc
    2060:			; <UNDEFINED> instruction: 0xf833683b
    2064:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    2068:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    206c:	ldrle	r4, [lr, #1705]!	; 0x6a9
    2070:	strtmi	r2, [r8], -r0, lsl #6
    2074:	bne	43d8dc <strspn@plt+0x43c7e4>
    2078:	eorvs	r4, r3, sl, lsl r6
    207c:			; <UNDEFINED> instruction: 0xf7fe930c
    2080:			; <UNDEFINED> instruction: 0xf8ddef04
    2084:	strmi	r9, [r9, #48]!	; 0x30
    2088:	strmi	r6, [r2], r5, lsr #16
    208c:			; <UNDEFINED> instruction: 0xf000468b
    2090:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    2094:	adchi	pc, r6, r0
    2098:	mvnscc	pc, #16, 2
    209c:			; <UNDEFINED> instruction: 0xf1419304
    20a0:	movwls	r3, #21503	; 0x53ff
    20a4:	ldrdeq	lr, [r4, -sp]
    20a8:	mvnscc	pc, #79	; 0x4f
    20ac:	andeq	pc, r2, #111	; 0x6f
    20b0:	svclt	0x0008428b
    20b4:			; <UNDEFINED> instruction: 0xd3274282
    20b8:	svceq	0x0000f1b9
    20bc:			; <UNDEFINED> instruction: 0xf999d003
    20c0:	bcs	a0c8 <strspn@plt+0x8fd0>
    20c4:	tstcs	r6, #-1073741788	; 0xc0000024
    20c8:	ldreq	pc, [r5, #-111]	; 0xffffff91
    20cc:	bmi	ff49a160 <strspn@plt+0xff499068>
    20d0:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    20d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    20d8:	subsmi	r9, sl, sp, lsl #22
    20dc:	orrshi	pc, r6, r0, asr #32
    20e0:	andlt	r4, pc, r8, lsr #12
    20e4:	blhi	bd3e0 <strspn@plt+0xbc2e8>
    20e8:	svchi	0x00f0e8bd
    20ec:			; <UNDEFINED> instruction: 0xf1109b01
    20f0:			; <UNDEFINED> instruction: 0xf04f37ff
    20f4:			; <UNDEFINED> instruction: 0xf06f31ff
    20f8:			; <UNDEFINED> instruction: 0xf1430002
    20fc:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    2100:	adcsmi	fp, r8, #8, 30
    2104:	svcge	0x005ff4bf
    2108:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    210c:	rsbmi	sp, fp, #913408	; 0xdf000
    2110:			; <UNDEFINED> instruction: 0xf999e7dc
    2114:			; <UNDEFINED> instruction: 0xf0222002
    2118:	bcs	10829a0 <strspn@plt+0x10818a8>
    211c:	svcge	0x0076f47f
    2120:	mulcs	r3, r9, r9
    2124:			; <UNDEFINED> instruction: 0xf47f2a00
    2128:			; <UNDEFINED> instruction: 0x464eaf71
    212c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    2130:			; <UNDEFINED> instruction: 0x9018f8dd
    2134:	blge	13c870 <strspn@plt+0x13b778>
    2138:	ldcmi	3, cr9, [r8, #24]!
    213c:	mulne	r0, r6, r9
    2140:			; <UNDEFINED> instruction: 0x4628447d
    2144:			; <UNDEFINED> instruction: 0xf7fe9109
    2148:	stmdbls	r9, {r6, r8, r9, sl, fp, sp, lr, pc}
    214c:			; <UNDEFINED> instruction: 0xf0002800
    2150:	blne	10e263c <strspn@plt+0x10e1544>
    2154:			; <UNDEFINED> instruction: 0xf1039309
    2158:			; <UNDEFINED> instruction: 0xf1be0e01
    215c:			; <UNDEFINED> instruction: 0xf0000f00
    2160:	blls	1a2690 <strspn@plt+0x1a1598>
    2164:	mrscs	r2, (UNDEF: 0)
    2168:	blvc	ff8fcaac <strspn@plt+0xff8fb9b4>
    216c:	blls	53bdc <strspn@plt+0x52ae4>
    2170:			; <UNDEFINED> instruction: 0xf0402b00
    2174:	b	142263c <strspn@plt+0x1421544>
    2178:	cmple	r7, r1, lsl #6
    217c:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    2180:	rdfnee	f0, f5, f0
    2184:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    2188:	and	r4, r4, ip, lsr #13
    218c:	movweq	lr, #23124	; 0x5a54
    2190:	ldfccp	f7, [pc], #48	; 21c8 <strspn@plt+0x10d0>
    2194:	blx	36676 <strspn@plt+0x3557e>
    2198:			; <UNDEFINED> instruction: 0xf1bcf20b
    219c:	blx	2921a2 <strspn@plt+0x2910aa>
    21a0:	blx	fe80a9ae <strspn@plt+0xfe8098b6>
    21a4:	strmi	r0, [sl], #-266	; 0xfffffef6
    21a8:			; <UNDEFINED> instruction: 0xf0004611
    21ac:	strcs	r8, [r0], #-252	; 0xffffff04
    21b0:	bcs	b5b8 <strspn@plt+0xa4c0>
    21b4:	blx	fe836566 <strspn@plt+0xfe83546e>
    21b8:			; <UNDEFINED> instruction: 0xf04f670a
    21bc:	blx	fea859c6 <strspn@plt+0xfea848ce>
    21c0:	ldrtmi	r2, [lr], -r2, lsl #6
    21c4:	bl	10c8824 <strspn@plt+0x10c772c>
    21c8:	blcs	2e08 <strspn@plt+0x1d10>
    21cc:	strcs	sp, [r1], #-222	; 0xffffff22
    21d0:	ldrb	r2, [fp, r0, lsl #10]
    21d4:			; <UNDEFINED> instruction: 0xf47f2a00
    21d8:			; <UNDEFINED> instruction: 0xe7a6af19
    21dc:			; <UNDEFINED> instruction: 0xf43f2d00
    21e0:			; <UNDEFINED> instruction: 0xe791af72
    21e4:	movweq	lr, #47706	; 0xba5a
    21e8:	svcge	0x0066f47f
    21ec:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    21f0:	stmib	r9, {sl, ip, sp}^
    21f4:	strb	r3, [sl, -r0, lsl #8]!
    21f8:	strcc	lr, [r0], #-2525	; 0xfffff623
    21fc:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    2200:	strb	r3, [r4, -r0, lsl #8]!
    2204:			; <UNDEFINED> instruction: 0x4e0ae9dd
    2208:	smlabteq	r0, sp, r9, lr
    220c:	streq	pc, [r1, #-111]!	; 0xffffff91
    2210:	tstlt	r3, r2, lsl #22
    2214:			; <UNDEFINED> instruction: 0xf8c39b02
    2218:	ldmib	sp, {sp, lr, pc}^
    221c:	strmi	r1, [fp], -r4, lsl #4
    2220:	svclt	0x00144313
    2224:	movwcs	r2, #769	; 0x301
    2228:	svceq	0x0000f1be
    222c:	movwcs	fp, #3848	; 0xf08
    2230:			; <UNDEFINED> instruction: 0xf0002b00
    2234:	blls	262508 <strspn@plt+0x261410>
    2238:			; <UNDEFINED> instruction: 0xf8cd2001
    223c:	tstcs	r0, r4, lsr #32
    2240:	ldfccp	f7, [pc], #12	; 2254 <strspn@plt+0x115c>
    2244:	strtmi	r9, [r8], r6, lsl #22
    2248:	b	13e7258 <strspn@plt+0x13e6160>
    224c:	ldrmi	r7, [sl], r3, ror #23
    2250:	b	153a268 <strspn@plt+0x1539170>
    2254:			; <UNDEFINED> instruction: 0xf10c0305
    2258:			; <UNDEFINED> instruction: 0xd11d3cff
    225c:	vqdmulh.s<illegal width 8>	d15, d11, d0
    2260:	svccc	0x00fff1bc
    2264:	andcs	pc, r1, #10240	; 0x2800
    2268:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    226c:	ldrmi	r4, [r1], -sl, lsl #8
    2270:	strcs	sp, [r0], #-18	; 0xffffffee
    2274:	bcs	b67c <strspn@plt+0xa584>
    2278:	blx	fe83662e <strspn@plt+0xfe835536>
    227c:			; <UNDEFINED> instruction: 0xf04f670a
    2280:	blx	fea85a8a <strspn@plt+0xfea84992>
    2284:	ldrtmi	r2, [lr], -r2, lsl #6
    2288:	bl	10c88e8 <strspn@plt+0x10c77f0>
    228c:	blcs	2ecc <strspn@plt+0x1dd4>
    2290:	strcs	sp, [r1], #-223	; 0xffffff21
    2294:	ldrb	r2, [ip, r0, lsl #10]
    2298:	smlabteq	r6, sp, r9, lr
    229c:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    22a0:			; <UNDEFINED> instruction: 0xf04f0104
    22a4:			; <UNDEFINED> instruction: 0x9c020a0a
    22a8:	bleq	3e3ec <strspn@plt+0x3d2f4>
    22ac:			; <UNDEFINED> instruction: 0xf8dd2900
    22b0:	svclt	0x00088024
    22b4:	tstle	r1, #720896	; 0xb0000
    22b8:	movweq	lr, #43802	; 0xab1a
    22bc:	andeq	lr, fp, #76800	; 0x12c00
    22c0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    22c4:	movweq	lr, #43795	; 0xab13
    22c8:	andeq	lr, fp, #67584	; 0x10800
    22cc:	beq	fcf20 <strspn@plt+0xfbe28>
    22d0:	bleq	bcfe0 <strspn@plt+0xbbee8>
    22d4:	svclt	0x0008458b
    22d8:	mvnle	r4, #545259520	; 0x20800000
    22dc:	svceq	0x0000f1b8
    22e0:	tstcs	r0, r2, lsl r0
    22e4:	movweq	lr, #43802	; 0xab1a
    22e8:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    22ec:	andeq	lr, fp, #76800	; 0x12c00
    22f0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    22f4:	movweq	lr, #43795	; 0xab13
    22f8:	andeq	lr, fp, #67584	; 0x10800
    22fc:	beq	fcf50 <strspn@plt+0xfbe58>
    2300:	bleq	bd010 <strspn@plt+0xbbf18>
    2304:	mvnle	r4, r8, lsl #11
    2308:	strcs	r2, [r0, -r1, lsl #12]
    230c:	strmi	lr, [r9, #-2509]	; 0xfffff633
    2310:	strmi	lr, [r4, #-2525]	; 0xfffff623
    2314:	andsls	pc, r0, sp, asr #17
    2318:	strtmi	r4, [r9], -r0, lsr #12
    231c:	movwcs	r2, #522	; 0x20a
    2320:			; <UNDEFINED> instruction: 0xf870f001
    2324:	strtmi	r4, [r9], -r0, lsr #12
    2328:	strmi	lr, [r2, #-2509]	; 0xfffff633
    232c:			; <UNDEFINED> instruction: 0x46994690
    2330:	movwcs	r2, #522	; 0x20a
    2334:			; <UNDEFINED> instruction: 0xf866f001
    2338:	bl	11c8a0c <strspn@plt+0x11c7914>
    233c:	ldmne	fp, {r0, r1, r2, sl, fp}^
    2340:			; <UNDEFINED> instruction: 0x0c0ceb4c
    2344:	bl	13089b8 <strspn@plt+0x13078c0>
    2348:	ldrtmi	r0, [r2], -r7, lsl #24
    234c:			; <UNDEFINED> instruction: 0x463b18de
    2350:	streq	lr, [ip, -ip, asr #22]
    2354:	strmi	r4, [sp], -r4, lsl #12
    2358:	svceq	0x0000f1b8
    235c:			; <UNDEFINED> instruction: 0x4650d014
    2360:			; <UNDEFINED> instruction: 0xf0014659
    2364:	strbmi	pc, [r2], -pc, asr #16	; <UNPREDICTABLE>
    2368:			; <UNDEFINED> instruction: 0xf001464b
    236c:	strmi	pc, [fp], -fp, asr #16
    2370:	ldmib	sp, {r1, r9, sl, lr}^
    2374:			; <UNDEFINED> instruction: 0xf0010106
    2378:	blls	40494 <strspn@plt+0x3f39c>
    237c:	movwls	r1, #2075	; 0x81b
    2380:	bl	1068f8c <strspn@plt+0x1067e94>
    2384:	movwls	r0, #4867	; 0x1303
    2388:	movwcs	lr, #10717	; 0x29dd
    238c:	svclt	0x00082b00
    2390:	sbcle	r2, r1, #40960	; 0xa000
    2394:	strmi	lr, [r9, #-2525]	; 0xfffff623
    2398:			; <UNDEFINED> instruction: 0x9010f8dd
    239c:	movwcs	lr, #2525	; 0x9dd
    23a0:	movwcs	lr, #2505	; 0x9c9
    23a4:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    23a8:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    23ac:	smlabteq	r0, sp, r9, lr
    23b0:	strbmi	lr, [lr], -lr, lsr #14
    23b4:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    23b8:			; <UNDEFINED> instruction: 0x9018f8dd
    23bc:	blge	13caf8 <strspn@plt+0x13ba00>
    23c0:	ldrt	r9, [sl], r6, lsl #6
    23c4:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    23c8:			; <UNDEFINED> instruction: 0xf7fe4628
    23cc:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    23d0:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    23d4:	blls	3bdb8 <strspn@plt+0x3acc0>
    23d8:	stcls	7, cr2, [r6, #-0]
    23dc:	blx	fe893c4e <strspn@plt+0xfe892b56>
    23e0:	ldrmi	r2, [lr], -r5, lsl #6
    23e4:	blx	ff8e8ff2 <strspn@plt+0xff8e7efa>
    23e8:	svccs	0x00006705
    23ec:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    23f0:	tstcs	r0, r1
    23f4:	blls	bbef8 <strspn@plt+0xbae00>
    23f8:	blcs	13dd4 <strspn@plt+0x12cdc>
    23fc:	svcge	0x000af47f
    2400:	strcc	lr, [r0], #-2525	; 0xfffff623
    2404:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    2408:	strbt	r3, [r0], -r0, lsl #8
    240c:	ldcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    2410:	andeq	r1, r1, r6, ror #30
    2414:	andeq	r0, r0, r8, lsl r1
    2418:	andeq	r1, r1, r6, ror #27
    241c:	andeq	r1, r0, r4, lsl #22
    2420:	andeq	r1, r0, sl, lsl #17
    2424:			; <UNDEFINED> instruction: 0xf7ff2200
    2428:	svclt	0x0000bd89
    242c:	mvnsmi	lr, sp, lsr #18
    2430:	strmi	r4, [r7], -r8, lsl #13
    2434:			; <UNDEFINED> instruction: 0x4605b1d8
    2438:			; <UNDEFINED> instruction: 0xf7fee007
    243c:	rsclt	lr, r4, #168, 26	; 0x2a00
    2440:			; <UNDEFINED> instruction: 0xf8336803
    2444:	ldreq	r3, [fp, #-20]	; 0xffffffec
    2448:	strtmi	sp, [lr], -r4, lsl #10
    244c:	blmi	808a8 <strspn@plt+0x7f7b0>
    2450:	mvnsle	r2, r0, lsl #24
    2454:	svceq	0x0000f1b8
    2458:			; <UNDEFINED> instruction: 0xf8c8d001
    245c:	adcsmi	r6, lr, #0
    2460:			; <UNDEFINED> instruction: 0xf996d908
    2464:	andcs	r3, r1, r0
    2468:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    246c:	strdlt	r8, [r9, -r0]
    2470:	andeq	pc, r0, r8, asr #17
    2474:	ldmfd	sp!, {sp}
    2478:	svclt	0x000081f0
    247c:	mvnsmi	lr, sp, lsr #18
    2480:	strmi	r4, [r7], -r8, lsl #13
    2484:			; <UNDEFINED> instruction: 0x4605b1d8
    2488:			; <UNDEFINED> instruction: 0xf7fee007
    248c:	rsclt	lr, r4, #128, 26	; 0x2000
    2490:			; <UNDEFINED> instruction: 0xf8336803
    2494:	ldrbeq	r3, [fp], #20
    2498:	strtmi	sp, [lr], -r4, lsl #10
    249c:	blmi	808f8 <strspn@plt+0x7f800>
    24a0:	mvnsle	r2, r0, lsl #24
    24a4:	svceq	0x0000f1b8
    24a8:			; <UNDEFINED> instruction: 0xf8c8d001
    24ac:	adcsmi	r6, lr, #0
    24b0:			; <UNDEFINED> instruction: 0xf996d908
    24b4:	andcs	r3, r1, r0
    24b8:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    24bc:	strdlt	r8, [r9, -r0]
    24c0:	andeq	pc, r0, r8, asr #17
    24c4:	ldmfd	sp!, {sp}
    24c8:	svclt	0x000081f0
    24cc:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    24d0:	strdlt	fp, [r2], r0
    24d4:	bmi	76d0f8 <strspn@plt+0x76c000>
    24d8:	cfstrsge	mvf4, [sl], {121}	; 0x79
    24dc:	blvc	140630 <strspn@plt+0x13f538>
    24e0:	stmpl	sl, {r1, r2, r9, sl, lr}
    24e4:	andls	r6, r1, #1179648	; 0x120000
    24e8:	andeq	pc, r0, #79	; 0x4f
    24ec:	and	r9, r5, r0, lsl #6
    24f0:	ldrtmi	r4, [r0], -r9, lsr #12
    24f4:	stc	7, cr15, [r4], {254}	; 0xfe
    24f8:	cmnlt	r0, r8, lsl #8
    24fc:	stcne	8, cr15, [r8], {84}	; 0x54
    2500:			; <UNDEFINED> instruction: 0xf854b1b1
    2504:	strls	r5, [r0], #-3076	; 0xfffff3fc
    2508:			; <UNDEFINED> instruction: 0x4630b195
    250c:	ldcl	7, cr15, [r8], #-1016	; 0xfffffc08
    2510:	mvnle	r2, r0, lsl #16
    2514:	bmi	38a520 <strspn@plt+0x389428>
    2518:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    251c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2520:	subsmi	r9, sl, r1, lsl #22
    2524:	andlt	sp, r2, sp, lsl #2
    2528:	ldrhtmi	lr, [r0], #141	; 0x8d
    252c:	ldrbmi	fp, [r0, -r3]!
    2530:	ldrtmi	r4, [r3], -r8, lsl #16
    2534:	ldrtmi	r4, [sl], -r8, lsl #18
    2538:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    253c:			; <UNDEFINED> instruction: 0xf7fe6800
    2540:			; <UNDEFINED> instruction: 0xf7feed9a
    2544:	svclt	0x0000ecbc
    2548:	andeq	r1, r1, r0, ror #19
    254c:	andeq	r0, r0, r8, lsl r1
    2550:	muleq	r1, lr, r9
    2554:	andeq	r1, r1, ip, lsl #22
    2558:	strdeq	r1, [r0], -lr
    255c:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    2560:	subslt	r4, r4, #16777216	; 0x1000000
    2564:	and	r4, r3, r3, lsl #12
    2568:	mulle	r8, r4, r2
    256c:	andle	r4, r5, fp, lsl #5
    2570:	mulcs	r0, r3, r9
    2574:	movwcc	r4, #5656	; 0x1618
    2578:	mvnsle	r2, r0, lsl #20
    257c:			; <UNDEFINED> instruction: 0xf85d2000
    2580:	ldrbmi	r4, [r0, -r4, lsl #22]!
    2584:	ldrbmi	r4, [r0, -r8, lsl #12]!
    2588:	andcs	fp, sl, #56, 10	; 0xe000000
    258c:	strmi	r4, [sp], -r4, lsl #12
    2590:	stc2l	7, cr15, [r0], {255}	; 0xff
    2594:	svccc	0x0080f5b0
    2598:	addlt	sp, r0, #268435456	; 0x10000000
    259c:			; <UNDEFINED> instruction: 0x4629bd38
    25a0:			; <UNDEFINED> instruction: 0xf7ff4620
    25a4:	svclt	0x0000fca1
    25a8:	andscs	fp, r0, #56, 10	; 0xe000000
    25ac:	strmi	r4, [sp], -r4, lsl #12
    25b0:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    25b4:	svccc	0x0080f5b0
    25b8:	addlt	sp, r0, #268435456	; 0x10000000
    25bc:			; <UNDEFINED> instruction: 0x4629bd38
    25c0:			; <UNDEFINED> instruction: 0xf7ff4620
    25c4:	svclt	0x0000fc91
    25c8:	strt	r2, [r3], #522	; 0x20a
    25cc:	strt	r2, [r1], #528	; 0x210
    25d0:	blmi	8d4e60 <strspn@plt+0x8d3d68>
    25d4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    25d8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    25dc:	strmi	r2, [r4], -r0, lsl #12
    25e0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    25e4:			; <UNDEFINED> instruction: 0xf04f9301
    25e8:	strls	r0, [r0], -r0, lsl #6
    25ec:	ldcl	7, cr15, [r8], #1016	; 0x3f8
    25f0:	tstlt	r4, r6
    25f4:	mulcc	r0, r4, r9
    25f8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    25fc:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2600:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2604:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2608:	ldc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    260c:	ldrtmi	r4, [r3], -r5, lsl #12
    2610:	strbtmi	r2, [r9], -sl, lsl #4
    2614:			; <UNDEFINED> instruction: 0xf7fe4620
    2618:	stmdavs	fp!, {r1, r2, r6, r8, sl, fp, sp, lr, pc}
    261c:	blls	30c50 <strspn@plt+0x2fb58>
    2620:	rscle	r4, sl, r3, lsr #5
    2624:			; <UNDEFINED> instruction: 0xf993b11b
    2628:	blcs	e630 <strspn@plt+0xd538>
    262c:	bmi	3f6dc8 <strspn@plt+0x3f5cd0>
    2630:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2634:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2638:	subsmi	r9, sl, r1, lsl #22
    263c:	andlt	sp, r3, ip, lsl #2
    2640:	bmi	2f1e08 <strspn@plt+0x2f0d10>
    2644:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2648:	bicsle	r6, r6, r0, lsl r8
    264c:	strtmi	r4, [r3], -r9, lsl #18
    2650:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2654:	mcrr	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    2658:	ldc	7, cr15, [r0], #-1016	; 0xfffffc08
    265c:	andeq	r1, r1, r4, ror #17
    2660:	andeq	r0, r0, r8, lsl r1
    2664:	andeq	r1, r1, r2, asr #20
    2668:	andeq	r1, r0, r4, lsr r6
    266c:	andeq	r1, r1, r6, lsl #17
    2670:	strdeq	r1, [r1], -lr
    2674:	andeq	r1, r0, r6, ror #11
    2678:			; <UNDEFINED> instruction: 0x4606b5f8
    267c:			; <UNDEFINED> instruction: 0xf7ff460f
    2680:			; <UNDEFINED> instruction: 0xf110ffa7
    2684:			; <UNDEFINED> instruction: 0xf1414400
    2688:	cfstr32cs	mvfx0, [r1, #-0]
    268c:	stccs	15, cr11, [r0], {8}
    2690:	lfmlt	f5, 3, [r8]
    2694:	stc	7, cr15, [r4], #1016	; 0x3f8
    2698:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    269c:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    26a0:	andvs	r4, r4, sl, lsr r6
    26a4:	stmdbmi	r3, {r3, fp, sp, lr}
    26a8:			; <UNDEFINED> instruction: 0xf7fe4479
    26ac:	svclt	0x0000ec1a
    26b0:	andeq	r1, r1, r6, lsr #19
    26b4:	muleq	r0, r0, r5
    26b8:			; <UNDEFINED> instruction: 0x4605b538
    26bc:			; <UNDEFINED> instruction: 0xf7ff460c
    26c0:			; <UNDEFINED> instruction: 0xf500ffdb
    26c4:			; <UNDEFINED> instruction: 0xf5b34300
    26c8:	andle	r3, r1, #128, 30	; 0x200
    26cc:	lfmlt	f3, 1, [r8, #-0]
    26d0:	stc	7, cr15, [r6], {254}	; 0xfe
    26d4:	strtmi	r4, [r2], -r5, lsl #18
    26d8:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    26dc:	andvs	r4, r4, fp, lsr #12
    26e0:	stmdbmi	r3, {r3, fp, sp, lr}
    26e4:			; <UNDEFINED> instruction: 0xf7fe4479
    26e8:	svclt	0x0000ebfc
    26ec:	andeq	r1, r1, sl, ror #18
    26f0:	andeq	r1, r0, r4, asr r5
    26f4:			; <UNDEFINED> instruction: 0xf7ff220a
    26f8:	svclt	0x0000bb9f
    26fc:			; <UNDEFINED> instruction: 0xf7ff2210
    2700:	svclt	0x0000bb9b
    2704:	blmi	894f90 <strspn@plt+0x893e98>
    2708:	ldrblt	r4, [r0, #1146]!	; 0x47a
    270c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2710:	strmi	r2, [r4], -r0, lsl #12
    2714:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2718:			; <UNDEFINED> instruction: 0xf04f9301
    271c:	strls	r0, [r0], -r0, lsl #6
    2720:	mrrc	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    2724:	tstlt	r4, r6
    2728:	mulcc	r0, r4, r9
    272c:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    2730:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    2734:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2738:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    273c:	ldc	7, cr15, [sl], {254}	; 0xfe
    2740:	strbtmi	r4, [r9], -r5, lsl #12
    2744:			; <UNDEFINED> instruction: 0xf7fe4620
    2748:	stmdavs	fp!, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
    274c:	blls	30d80 <strspn@plt+0x2fc88>
    2750:	rscle	r4, ip, r3, lsr #5
    2754:			; <UNDEFINED> instruction: 0xf993b11b
    2758:	blcs	e760 <strspn@plt+0xd668>
    275c:	bmi	3f6f00 <strspn@plt+0x3f5e08>
    2760:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2764:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2768:	subsmi	r9, sl, r1, lsl #22
    276c:	andlt	sp, r3, ip, lsl #2
    2770:	bmi	2f1f38 <strspn@plt+0x2f0e40>
    2774:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2778:	bicsle	r6, r8, r0, lsl r8
    277c:	strtmi	r4, [r3], -r9, lsl #18
    2780:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2784:	bl	feb40784 <strspn@plt+0xfeb3f68c>
    2788:	bl	fe640788 <strspn@plt+0xfe63f690>
    278c:			; <UNDEFINED> instruction: 0x000117b0
    2790:	andeq	r0, r0, r8, lsl r1
    2794:	andeq	r1, r1, lr, lsl #18
    2798:	andeq	r1, r0, r0, lsl #10
    279c:	andeq	r1, r1, r6, asr r7
    27a0:	andeq	r1, r1, lr, asr #17
    27a4:			; <UNDEFINED> instruction: 0x000014b6
    27a8:	blmi	8d5038 <strspn@plt+0x8d3f40>
    27ac:	ldrblt	r4, [r0, #1146]!	; 0x47a
    27b0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    27b4:	strmi	r2, [r4], -r0, lsl #12
    27b8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    27bc:			; <UNDEFINED> instruction: 0xf04f9301
    27c0:	strls	r0, [r0], -r0, lsl #6
    27c4:	stc	7, cr15, [ip], {254}	; 0xfe
    27c8:	tstlt	r4, r6
    27cc:	mulcc	r0, r4, r9
    27d0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    27d4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    27d8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    27dc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    27e0:	mcrr	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    27e4:	andcs	r4, sl, #5242880	; 0x500000
    27e8:	strtmi	r4, [r0], -r9, ror #12
    27ec:	bl	5407ec <strspn@plt+0x53f6f4>
    27f0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    27f4:	adcmi	r9, r3, #0, 22
    27f8:	tstlt	fp, fp, ror #1
    27fc:	mulcc	r0, r3, r9
    2800:	mvnle	r2, r0, lsl #22
    2804:	blmi	315048 <strspn@plt+0x313f50>
    2808:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    280c:	blls	5c87c <strspn@plt+0x5b784>
    2810:	qaddle	r4, sl, ip
    2814:	ldcllt	0, cr11, [r0, #12]!
    2818:	blcs	89504c <strspn@plt+0x893f54>
    281c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2820:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2824:	ldrtmi	r4, [sl], -r3, lsr #12
    2828:			; <UNDEFINED> instruction: 0xf7fe4479
    282c:			; <UNDEFINED> instruction: 0xf7feeb5a
    2830:	svclt	0x0000eb46
    2834:	andeq	r1, r1, ip, lsl #14
    2838:	andeq	r0, r0, r8, lsl r1
    283c:	andeq	r1, r1, sl, ror #16
    2840:	andeq	r1, r0, ip, asr r4
    2844:			; <UNDEFINED> instruction: 0x000116b0
    2848:	andeq	r1, r1, r8, lsr #16
    284c:	andeq	r1, r0, r0, lsl r4
    2850:	blmi	8d50e0 <strspn@plt+0x8d3fe8>
    2854:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2858:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    285c:	strmi	r2, [r4], -r0, lsl #12
    2860:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2864:			; <UNDEFINED> instruction: 0xf04f9301
    2868:	strls	r0, [r0], -r0, lsl #6
    286c:	bl	fee4086c <strspn@plt+0xfee3f774>
    2870:	tstlt	r4, r6
    2874:	mulcc	r0, r4, r9
    2878:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    287c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2880:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2884:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2888:	bl	ffd40888 <strspn@plt+0xffd3f790>
    288c:	andcs	r4, sl, #5242880	; 0x500000
    2890:	strtmi	r4, [r0], -r9, ror #12
    2894:	bl	fe340894 <strspn@plt+0xfe33f79c>
    2898:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    289c:	adcmi	r9, r3, #0, 22
    28a0:	tstlt	fp, fp, ror #1
    28a4:	mulcc	r0, r3, r9
    28a8:	mvnle	r2, r0, lsl #22
    28ac:	blmi	3150f0 <strspn@plt+0x313ff8>
    28b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    28b4:	blls	5c924 <strspn@plt+0x5b82c>
    28b8:	qaddle	r4, sl, ip
    28bc:	ldcllt	0, cr11, [r0, #12]!
    28c0:	blcs	8950f4 <strspn@plt+0x893ffc>
    28c4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    28c8:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    28cc:	ldrtmi	r4, [sl], -r3, lsr #12
    28d0:			; <UNDEFINED> instruction: 0xf7fe4479
    28d4:			; <UNDEFINED> instruction: 0xf7feeb06
    28d8:	svclt	0x0000eaf2
    28dc:	andeq	r1, r1, r4, ror #12
    28e0:	andeq	r0, r0, r8, lsl r1
    28e4:	andeq	r1, r1, r2, asr #15
    28e8:			; <UNDEFINED> instruction: 0x000013b4
    28ec:	andeq	r1, r1, r8, lsl #12
    28f0:	andeq	r1, r1, r0, lsl #15
    28f4:	andeq	r1, r0, r8, ror #6
    28f8:	blmi	655160 <strspn@plt+0x654068>
    28fc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2900:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    2904:	strbtmi	r4, [r9], -ip, lsl #12
    2908:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    290c:			; <UNDEFINED> instruction: 0xf04f9303
    2910:			; <UNDEFINED> instruction: 0xf7ff0300
    2914:	orrslt	pc, r0, r7, lsl #27
    2918:	bl	18c0918 <strspn@plt+0x18bf820>
    291c:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    2920:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    2924:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    2928:	strtmi	r4, [r2], -fp, lsr #12
    292c:			; <UNDEFINED> instruction: 0xf7fe4479
    2930:	stmdbmi	lr, {r3, r4, r6, r7, r9, fp, sp, lr, pc}
    2934:	strtmi	r4, [r2], -fp, lsr #12
    2938:			; <UNDEFINED> instruction: 0xf7fe4479
    293c:	bmi	33d7b4 <strspn@plt+0x33c6bc>
    2940:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    2944:	ldrdeq	lr, [r0, -sp]
    2948:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    294c:	subsmi	r9, sl, r3, lsl #22
    2950:	andlt	sp, r5, r1, lsl #2
    2954:			; <UNDEFINED> instruction: 0xf7febd30
    2958:	svclt	0x0000eab2
    295c:			; <UNDEFINED> instruction: 0x000115bc
    2960:	andeq	r0, r0, r8, lsl r1
    2964:	andeq	r1, r1, r6, lsr #14
    2968:	andeq	r1, r0, ip, lsl #6
    296c:	andeq	r1, r0, r0, lsl #6
    2970:	andeq	r1, r1, r6, ror r5
    2974:			; <UNDEFINED> instruction: 0x460cb510
    2978:			; <UNDEFINED> instruction: 0xf7ff4611
    297c:	ldc	14, cr15, [pc, #780]	; 2c90 <strspn@plt+0x1b98>
    2980:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    2984:	vcvt.f64.s32	d7, s0
    2988:	vstr	d21, [r4, #924]	; 0x39c
    298c:	vadd.f32	s14, s0, s0
    2990:	vnmul.f64	d0, d0, d5
    2994:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    2998:	vstr	d0, [r4, #768]	; 0x300
    299c:	vldrlt	s0, [r0, #-4]
    29a0:	andeq	r0, r0, r0
    29a4:	smlawbmi	lr, r0, r4, r8
    29a8:	rsbsmi	pc, r0, #0, 8
    29ac:			; <UNDEFINED> instruction: 0xf5b24603
    29b0:			; <UNDEFINED> instruction: 0xf1014f80
    29b4:	push	{r2, sl, fp}
    29b8:	svclt	0x00044ff0
    29bc:			; <UNDEFINED> instruction: 0xf04f460a
    29c0:			; <UNDEFINED> instruction: 0xf1010a64
    29c4:			; <UNDEFINED> instruction: 0xf1010901
    29c8:			; <UNDEFINED> instruction: 0xf1010802
    29cc:			; <UNDEFINED> instruction: 0xf1010e03
    29d0:			; <UNDEFINED> instruction: 0xf1010705
    29d4:			; <UNDEFINED> instruction: 0xf1010606
    29d8:			; <UNDEFINED> instruction: 0xf1010507
    29dc:			; <UNDEFINED> instruction: 0xf1010408
    29e0:	svclt	0x00080009
    29e4:	blge	2c09f4 <strspn@plt+0x2bf8fc>
    29e8:			; <UNDEFINED> instruction: 0xf5b2d03f
    29ec:	svclt	0x00024f20
    29f0:			; <UNDEFINED> instruction: 0xf04f460a
    29f4:			; <UNDEFINED> instruction: 0xf8020a6c
    29f8:	eorsle	sl, r6, sl, lsl #22
    29fc:	svcpl	0x0000f5b2
    2a00:	strmi	fp, [sl], -r2, lsl #30
    2a04:	beq	18feb48 <strspn@plt+0x18fda50>
    2a08:	blge	2c0a18 <strspn@plt+0x2bf920>
    2a0c:			; <UNDEFINED> instruction: 0xf5b2d02d
    2a10:	svclt	0x00024fc0
    2a14:			; <UNDEFINED> instruction: 0xf04f460a
    2a18:			; <UNDEFINED> instruction: 0xf8020a62
    2a1c:	eorle	sl, r4, sl, lsl #22
    2a20:	svcmi	0x0040f5b2
    2a24:	strmi	fp, [sl], -r2, lsl #30
    2a28:	beq	1cfeb6c <strspn@plt+0x1cfda74>
    2a2c:	blge	2c0a3c <strspn@plt+0x2bf944>
    2a30:			; <UNDEFINED> instruction: 0xf5b2d01b
    2a34:	svclt	0x00025f80
    2a38:			; <UNDEFINED> instruction: 0xf04f460a
    2a3c:			; <UNDEFINED> instruction: 0xf8020a70
    2a40:	andsle	sl, r2, sl, lsl #22
    2a44:	svcmi	0x0000f5b2
    2a48:	strmi	fp, [sl], -r2, lsl #30
    2a4c:	beq	b7eb90 <strspn@plt+0xb7da98>
    2a50:	blge	2c0a60 <strspn@plt+0x2bf968>
    2a54:	strmi	sp, [r2], -r9
    2a58:	strtmi	r4, [ip], -r0, lsr #12
    2a5c:			; <UNDEFINED> instruction: 0x463e4635
    2a60:	ldrbtmi	r4, [r4], r7, ror #12
    2a64:	strbmi	r4, [r8], r6, asr #13
    2a68:			; <UNDEFINED> instruction: 0xf4134689
    2a6c:			; <UNDEFINED> instruction: 0xf0037f80
    2a70:	svclt	0x00140a40
    2a74:	bleq	1cbebb8 <strspn@plt+0x1cbdac0>
    2a78:	bleq	b7ebbc <strspn@plt+0xb7dac4>
    2a7c:	svceq	0x0080f013
    2a80:	andlt	pc, r0, r9, lsl #17
    2a84:			; <UNDEFINED> instruction: 0xf04fbf14
    2a88:			; <UNDEFINED> instruction: 0xf04f0977
    2a8c:			; <UNDEFINED> instruction: 0xf413092d
    2a90:			; <UNDEFINED> instruction: 0xf8886f00
    2a94:	eorsle	r9, pc, r0
    2a98:	svceq	0x0000f1ba
    2a9c:			; <UNDEFINED> instruction: 0xf04fbf14
    2aa0:			; <UNDEFINED> instruction: 0xf04f0873
    2aa4:			; <UNDEFINED> instruction: 0xf0130853
    2aa8:			; <UNDEFINED> instruction: 0xf88e0f20
    2aac:	svclt	0x00148000
    2ab0:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    2ab4:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    2ab8:	svceq	0x0010f013
    2abc:	and	pc, r0, ip, lsl #17
    2ac0:	stceq	0, cr15, [r8], {3}
    2ac4:			; <UNDEFINED> instruction: 0xf04fbf14
    2ac8:			; <UNDEFINED> instruction: 0xf04f0e77
    2acc:			; <UNDEFINED> instruction: 0xf4130e2d
    2ad0:			; <UNDEFINED> instruction: 0xf8876f80
    2ad4:	eorsle	lr, r1, r0
    2ad8:	svceq	0x0000f1bc
    2adc:			; <UNDEFINED> instruction: 0x2773bf14
    2ae0:			; <UNDEFINED> instruction: 0xf0132753
    2ae4:	eorsvc	r0, r7, r4, lsl #30
    2ae8:	uhadd16cs	fp, r2, r4
    2aec:			; <UNDEFINED> instruction: 0xf013262d
    2af0:	eorvc	r0, lr, r2, lsl #30
    2af4:	streq	pc, [r1, #-3]
    2af8:	uhadd16cs	fp, r7, r4
    2afc:	eorvc	r2, r6, sp, lsr #12
    2b00:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    2b04:	svclt	0x00142d00
    2b08:	cmpcs	r4, #116, 6	; 0xd0000001
    2b0c:	movwcs	r7, #3
    2b10:	andsvc	r4, r3, r8, lsl #12
    2b14:	svchi	0x00f0e8bd
    2b18:	svceq	0x0000f1ba
    2b1c:			; <UNDEFINED> instruction: 0xf04fbf14
    2b20:			; <UNDEFINED> instruction: 0xf04f0878
    2b24:	ldr	r0, [lr, sp, lsr #16]!
    2b28:	svclt	0x00142d00
    2b2c:			; <UNDEFINED> instruction: 0x232d2378
    2b30:	movwcs	r7, #3
    2b34:	andsvc	r4, r3, r8, lsl #12
    2b38:	svchi	0x00f0e8bd
    2b3c:	svceq	0x0000f1bc
    2b40:			; <UNDEFINED> instruction: 0x2778bf14
    2b44:	strb	r2, [ip, sp, lsr #14]
    2b48:	svcmi	0x00f0e92d
    2b4c:			; <UNDEFINED> instruction: 0xf04fb097
    2b50:	stmib	sp, {r0, sl, fp}^
    2b54:	bmi	1f8b77c <strspn@plt+0x1f8a684>
    2b58:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    2b5c:			; <UNDEFINED> instruction: 0x078258d3
    2b60:			; <UNDEFINED> instruction: 0xf10dbf54
    2b64:			; <UNDEFINED> instruction: 0xf10d082c
    2b68:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    2b6c:			; <UNDEFINED> instruction: 0xf04f9315
    2b70:	svclt	0x00450300
    2b74:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2b78:	strbmi	r2, [r6], r0, lsr #6
    2b7c:	eorcc	pc, ip, sp, lsl #17
    2b80:			; <UNDEFINED> instruction: 0xf1a3230a
    2b84:			; <UNDEFINED> instruction: 0xf1c30120
    2b88:	blx	b03410 <strspn@plt+0xb02318>
    2b8c:	blx	33f39c <strspn@plt+0x33e2a4>
    2b90:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    2b94:	andne	lr, r8, #3620864	; 0x374000
    2b98:	vst1.8	{d15-d16}, [r3], ip
    2b9c:	svclt	0x000842aa
    2ba0:			; <UNDEFINED> instruction: 0xf0c042a1
    2ba4:	movwcc	r8, #41099	; 0xa08b
    2ba8:	mvnle	r2, r6, asr #22
    2bac:			; <UNDEFINED> instruction: 0xf64c223c
    2bb0:			; <UNDEFINED> instruction: 0xf6cc45cd
    2bb4:			; <UNDEFINED> instruction: 0xf04f45cc
    2bb8:			; <UNDEFINED> instruction: 0xf1a231ff
    2bbc:	blx	fe945046 <strspn@plt+0xfe943f4e>
    2bc0:	blx	5bfd0 <strspn@plt+0x5aed8>
    2bc4:	blx	81bd4 <strspn@plt+0x80adc>
    2bc8:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    2bcc:			; <UNDEFINED> instruction: 0x0c09ea4c
    2bd0:			; <UNDEFINED> instruction: 0xf1c24c61
    2bd4:	svcls	0x00090920
    2bd8:			; <UNDEFINED> instruction: 0xf909fa21
    2bdc:	b	1313dd4 <strspn@plt+0x1312cdc>
    2be0:	stmiaeq	sp!, {r0, r3, sl, fp}^
    2be4:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    2be8:	blx	192e34 <strspn@plt+0x191d3c>
    2bec:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    2bf0:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    2bf4:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    2bf8:	streq	lr, [r1], #-2598	; 0xfffff5da
    2bfc:			; <UNDEFINED> instruction: 0xf1ba40d6
    2c00:	svclt	0x000c0f42
    2c04:			; <UNDEFINED> instruction: 0xf0002100
    2c08:	bcc	803014 <strspn@plt+0x801f1c>
    2c0c:	streq	lr, [r9], -r6, asr #20
    2c10:	vpmax.s8	d15, d2, d23
    2c14:	andge	pc, r0, lr, lsl #17
    2c18:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    2c1c:	addhi	pc, r4, r0
    2c20:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    2c24:			; <UNDEFINED> instruction: 0xf88e2269
    2c28:	subcs	r2, r2, #1
    2c2c:	andcs	pc, r2, lr, lsl #17
    2c30:	andvc	r2, sl, r0, lsl #4
    2c34:	andeq	lr, r5, #84, 20	; 0x54000
    2c38:			; <UNDEFINED> instruction: 0xf1a3d04a
    2c3c:			; <UNDEFINED> instruction: 0xf1c30114
    2c40:	blx	904918 <strspn@plt+0x903820>
    2c44:	blx	17f450 <strspn@plt+0x17e358>
    2c48:	blcc	d4086c <strspn@plt+0xd3f774>
    2c4c:	blx	95393c <strspn@plt+0x952844>
    2c50:	blx	97f864 <strspn@plt+0x97e76c>
    2c54:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    2c58:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    2c5c:			; <UNDEFINED> instruction: 0xf04f1d50
    2c60:			; <UNDEFINED> instruction: 0xf1410300
    2c64:	andcs	r0, sl, #0, 2
    2c68:	blx	ff33ec72 <strspn@plt+0xff33db7a>
    2c6c:	movwcs	r2, #522	; 0x20a
    2c70:	strmi	r4, [fp], r2, lsl #13
    2c74:	blx	ff1bec7e <strspn@plt+0xff1bdb86>
    2c78:	subsle	r4, r8, r3, lsl r3
    2c7c:	movweq	lr, #47706	; 0xba5a
    2c80:			; <UNDEFINED> instruction: 0xf7fed026
    2c84:	stmdacs	r0, {r1, r3, r9, fp, sp, lr, pc}
    2c88:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    2c8c:	subsle	r2, r7, r0, lsl #20
    2c90:	mulcc	r0, r2, r9
    2c94:	bmi	c710c8 <strspn@plt+0xc6ffd0>
    2c98:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    2c9c:			; <UNDEFINED> instruction: 0x23204d30
    2ca0:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    2ca4:	ldrmi	r4, [r9], -r0, lsr #12
    2ca8:			; <UNDEFINED> instruction: 0xf8cd2201
    2cac:	stmib	sp, {r3, r4, pc}^
    2cb0:	strls	sl, [r1], -r4, lsl #22
    2cb4:			; <UNDEFINED> instruction: 0xf7fe9500
    2cb8:	ands	lr, r5, sl, lsl sl
    2cbc:	andeq	pc, sl, #-1073741780	; 0xc000002c
    2cc0:	svcge	0x0075f47f
    2cc4:	movtcs	r9, #11784	; 0x2e08
    2cc8:	andcs	pc, r1, lr, lsl #17
    2ccc:	andcc	pc, r0, lr, lsl #17
    2cd0:			; <UNDEFINED> instruction: 0xac0d4a24
    2cd4:	stmib	sp, {r5, r8, r9, sp}^
    2cd8:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    2cdc:	andls	r4, r0, #32, 12	; 0x2000000
    2ce0:	andcs	r4, r1, #26214400	; 0x1900000
    2ce4:	b	c0ce4 <strspn@plt+0xbfbec>
    2ce8:			; <UNDEFINED> instruction: 0xf7fe4620
    2cec:	bmi	7bd07c <strspn@plt+0x7bbf84>
    2cf0:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    2cf4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2cf8:	subsmi	r9, sl, r5, lsl fp
    2cfc:	andslt	sp, r7, r6, lsr #2
    2d00:	svchi	0x00f0e8bd
    2d04:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    2d08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2d0c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    2d10:			; <UNDEFINED> instruction: 0xf0002264
    2d14:	stmdbcs	r0, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    2d18:	svclt	0x00084682
    2d1c:	strmi	r2, [fp], sl, lsl #16
    2d20:	strcc	fp, [r1], -r8, lsl #30
    2d24:	ldrb	sp, [r3, sl, lsr #3]
    2d28:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    2d2c:	ldrbmi	lr, [r0], -r0, lsl #15
    2d30:	andcs	r4, sl, #93323264	; 0x5900000
    2d34:			; <UNDEFINED> instruction: 0xf0002300
    2d38:	strmi	pc, [r2], r5, ror #22
    2d3c:	ldr	r4, [sp, fp, lsl #13]
    2d40:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    2d44:	bmi	2bcbf0 <strspn@plt+0x2bbaf8>
    2d48:			; <UNDEFINED> instruction: 0xe7a6447a
    2d4c:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d50:	andeq	r1, r1, lr, asr r3
    2d54:	andeq	r0, r0, r8, lsl r1
    2d58:	andeq	r1, r0, r4, lsl #1
    2d5c:	andeq	r0, r0, r4, asr #31
    2d60:	andeq	r0, r0, r6, asr #31
    2d64:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    2d68:	andeq	r1, r1, r6, asr #3
    2d6c:	andeq	r0, r0, sl, lsl pc
    2d70:	andeq	r0, r0, r4, lsl pc
    2d74:	suble	r2, r5, r0, lsl #16
    2d78:	mvnsmi	lr, #737280	; 0xb4000
    2d7c:			; <UNDEFINED> instruction: 0xf9904698
    2d80:	orrlt	r3, r3, #0
    2d84:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    2d88:	ldrmi	r4, [r7], -r9, lsl #13
    2d8c:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    2d90:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2d94:	svceq	0x0000f1b8
    2d98:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2d9c:			; <UNDEFINED> instruction: 0x4605bb1c
    2da0:	strtmi	r2, [lr], -ip, lsr #22
    2da4:	svccs	0x0001f915
    2da8:	bllt	b6e10 <strspn@plt+0xb5d18>
    2dac:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2db0:	bne	c7761c <strspn@plt+0xc76524>
    2db4:	mcrrne	7, 12, r4, r3, cr0
    2db8:			; <UNDEFINED> instruction: 0xf849d015
    2dbc:	strcc	r0, [r1], #-36	; 0xffffffdc
    2dc0:	mulcc	r0, r6, r9
    2dc4:			; <UNDEFINED> instruction: 0xf995b1bb
    2dc8:			; <UNDEFINED> instruction: 0xb1a33000
    2dcc:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    2dd0:	strtmi	r2, [r8], -ip, lsr #22
    2dd4:			; <UNDEFINED> instruction: 0xf915462e
    2dd8:	mvnle	r2, r1, lsl #30
    2ddc:	svclt	0x00082a00
    2de0:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2de4:			; <UNDEFINED> instruction: 0xf04fd3e5
    2de8:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2dec:	adcmi	r8, r7, #248, 6	; 0xe0000003
    2df0:	ldrmi	sp, [r3], -r4, lsl #18
    2df4:			; <UNDEFINED> instruction: 0x4620e7d4
    2df8:	mvnshi	lr, #12386304	; 0xbd0000
    2dfc:	andeq	pc, r1, pc, rrx
    2e00:	mvnshi	lr, #12386304	; 0xbd0000
    2e04:	rscscc	pc, pc, pc, asr #32
    2e08:	svclt	0x00004770
    2e0c:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    2e10:			; <UNDEFINED> instruction: 0xf990461c
    2e14:	blx	fed56e1c <strspn@plt+0xfed55d24>
    2e18:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    2e1c:	svclt	0x00082c00
    2e20:	ldmiblt	r3, {r0, r8, r9, sp}
    2e24:	addsmi	r6, r6, #2490368	; 0x260000
    2e28:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    2e2c:	eorvs	fp, r3, r1, lsl pc
    2e30:	bl	4ee3c <strspn@plt+0x4dd44>
    2e34:	blne	fe483454 <strspn@plt+0xfe48235c>
    2e38:			; <UNDEFINED> instruction: 0xf7ff9b04
    2e3c:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2e40:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    2e44:	eorvs	r4, r3, r3, lsl #8
    2e48:			; <UNDEFINED> instruction: 0xf04fbd70
    2e4c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    2e50:	rscscc	pc, pc, pc, asr #32
    2e54:	svclt	0x00004770
    2e58:	mvnsmi	lr, #737280	; 0xb4000
    2e5c:			; <UNDEFINED> instruction: 0xf381fab1
    2e60:	bcs	53d4 <strspn@plt+0x42dc>
    2e64:	movwcs	fp, #7944	; 0x1f08
    2e68:	svclt	0x00082800
    2e6c:	blcs	ba78 <strspn@plt+0xa980>
    2e70:			; <UNDEFINED> instruction: 0xf990d13d
    2e74:	strmi	r3, [r0], r0
    2e78:	pkhbtmi	r4, r9, r6, lsl #12
    2e7c:	strcs	r4, [r1, -r4, lsl #12]
    2e80:			; <UNDEFINED> instruction: 0x4625b31b
    2e84:			; <UNDEFINED> instruction: 0xf1042b2c
    2e88:	strbmi	r0, [r0], -r1, lsl #8
    2e8c:	mulcs	r0, r4, r9
    2e90:	eorle	r4, r1, r0, lsr #13
    2e94:	strtmi	fp, [r5], -r2, ror #19
    2e98:	bl	fe953940 <strspn@plt+0xfe952848>
    2e9c:	eorle	r0, r2, #0, 2
    2ea0:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    2ea4:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    2ea8:	rsceq	lr, r0, #323584	; 0x4f000
    2eac:	vpmax.u8	d15, d3, d7
    2eb0:			; <UNDEFINED> instruction: 0xf819db0c
    2eb4:	movwmi	r1, #45058	; 0xb002
    2eb8:	andcc	pc, r2, r9, lsl #16
    2ebc:	mulcc	r0, r5, r9
    2ec0:			; <UNDEFINED> instruction: 0xf994b11b
    2ec4:	blcs	eecc <strspn@plt+0xddd4>
    2ec8:	ldrdcs	sp, [r0], -fp
    2ecc:	mvnshi	lr, #12386304	; 0xbd0000
    2ed0:	ldrmi	r1, [r3], -ip, ror #24
    2ed4:	ldrb	r4, [r4, r0, lsl #13]
    2ed8:	svclt	0x00082a00
    2edc:	adcmi	r4, r8, #38797312	; 0x2500000
    2ee0:	smlatbeq	r0, r5, fp, lr
    2ee4:			; <UNDEFINED> instruction: 0xf04fd3dc
    2ee8:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2eec:			; <UNDEFINED> instruction: 0xf06f83f8
    2ef0:			; <UNDEFINED> instruction: 0xe7eb0015
    2ef4:			; <UNDEFINED> instruction: 0xf381fab1
    2ef8:	bcs	546c <strspn@plt+0x4374>
    2efc:	movwcs	fp, #7944	; 0x1f08
    2f00:	svclt	0x00082800
    2f04:	bllt	ff0cbb10 <strspn@plt+0xff0caa18>
    2f08:	mvnsmi	lr, sp, lsr #18
    2f0c:			; <UNDEFINED> instruction: 0xf9904606
    2f10:	ldrmi	r3, [r7], -r0
    2f14:	strmi	r4, [r4], -r8, lsl #13
    2f18:	strtmi	fp, [r5], -fp, ror #3
    2f1c:			; <UNDEFINED> instruction: 0xf1042b2c
    2f20:	ldrtmi	r0, [r0], -r1, lsl #8
    2f24:	mulcs	r0, r4, r9
    2f28:	andsle	r4, fp, r6, lsr #12
    2f2c:			; <UNDEFINED> instruction: 0x4625b9b2
    2f30:	bl	fe9539d8 <strspn@plt+0xfe9528e0>
    2f34:	andsle	r0, ip, #0, 2
    2f38:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    2f3c:			; <UNDEFINED> instruction: 0xf8d8db0c
    2f40:	tstmi	r8, #0
    2f44:	andeq	pc, r0, r8, asr #17
    2f48:	mulcc	r0, r5, r9
    2f4c:			; <UNDEFINED> instruction: 0xf994b11b
    2f50:	blcs	ef58 <strspn@plt+0xde60>
    2f54:	andcs	sp, r0, r1, ror #3
    2f58:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2f5c:	ldrmi	r1, [r3], -ip, ror #24
    2f60:	ldrb	r4, [sl, r6, lsl #12]
    2f64:	svclt	0x00082a00
    2f68:	adcmi	r4, r8, #38797312	; 0x2500000
    2f6c:	smlatbeq	r0, r5, fp, lr
    2f70:			; <UNDEFINED> instruction: 0xf04fd3e2
    2f74:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2f78:			; <UNDEFINED> instruction: 0xf06f81f0
    2f7c:			; <UNDEFINED> instruction: 0x47700015
    2f80:	mvnsmi	lr, #737280	; 0xb4000
    2f84:	bmi	f547e0 <strspn@plt+0xf536e8>
    2f88:	blmi	f54808 <strspn@plt+0xf53710>
    2f8c:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    2f90:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2f94:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2f98:			; <UNDEFINED> instruction: 0xf04f9303
    2f9c:			; <UNDEFINED> instruction: 0xf8cd0300
    2fa0:	tstlt	r8, #8
    2fa4:	strmi	r6, [r4], -lr
    2fa8:	strmi	r6, [r8], lr, lsr #32
    2fac:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fb0:	andls	pc, r0, r0, asr #17
    2fb4:			; <UNDEFINED> instruction: 0xf9944607
    2fb8:	blcs	e8efc0 <strspn@plt+0xe8dec8>
    2fbc:	stmdbge	r2, {r1, r5, ip, lr, pc}
    2fc0:	strtmi	r2, [r0], -sl, lsl #4
    2fc4:			; <UNDEFINED> instruction: 0xf7fd9101
    2fc8:			; <UNDEFINED> instruction: 0xf8c8ef28
    2fcc:	eorvs	r0, r8, r0
    2fd0:	bllt	1a1d0b8 <strspn@plt+0x1a1bfc0>
    2fd4:	blcs	29be4 <strspn@plt+0x28aec>
    2fd8:	adcmi	fp, r3, #24, 30	; 0x60
    2fdc:			; <UNDEFINED> instruction: 0xf993d028
    2fe0:	stmdbls	r1, {sp}
    2fe4:	eorle	r2, r6, sl, lsr sl
    2fe8:	eorle	r2, r9, sp, lsr #20
    2fec:	bmi	94aff4 <strspn@plt+0x949efc>
    2ff0:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    2ff4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2ff8:	subsmi	r9, sl, r3, lsl #22
    2ffc:	andlt	sp, r5, fp, lsr r1
    3000:	mvnshi	lr, #12386304	; 0xbd0000
    3004:	stmdbge	r2, {r0, sl, ip, sp}
    3008:	strtmi	r2, [r0], -sl, lsl #4
    300c:	svc	0x0004f7fd
    3010:	ldmdavs	fp!, {r3, r5, sp, lr}
    3014:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    3018:			; <UNDEFINED> instruction: 0xf990b150
    301c:	blne	f024 <strspn@plt+0xdf2c>
    3020:			; <UNDEFINED> instruction: 0xf080fab0
    3024:	blcs	552c <strspn@plt+0x4434>
    3028:	andcs	fp, r1, r8, lsl pc
    302c:	sbcsle	r2, sp, r0, lsl #16
    3030:	rscscc	pc, pc, pc, asr #32
    3034:			; <UNDEFINED> instruction: 0xf993e7db
    3038:	stmdblt	sl, {r0, sp}
    303c:	ldrb	r6, [r6, lr, lsr #32]
    3040:	andcs	r1, sl, #92, 24	; 0x5c00
    3044:	eorsvs	r2, fp, r0, lsl #6
    3048:	movwls	r4, #9760	; 0x2620
    304c:	mcr	7, 7, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    3050:	ldmdavs	fp!, {r3, r5, sp, lr}
    3054:	mvnle	r2, r0, lsl #22
    3058:	blcs	29c68 <strspn@plt+0x28b70>
    305c:			; <UNDEFINED> instruction: 0xf993d0e8
    3060:	blne	6cb068 <strspn@plt+0x6c9f70>
    3064:			; <UNDEFINED> instruction: 0xf383fab3
    3068:	bcs	55dc <strspn@plt+0x44e4>
    306c:	movwcs	fp, #7960	; 0x1f18
    3070:	adcsle	r2, fp, r0, lsl #22
    3074:			; <UNDEFINED> instruction: 0xf7fde7dc
    3078:	svclt	0x0000ef22
    307c:	andeq	r0, r1, sl, lsr #30
    3080:	andeq	r0, r0, r8, lsl r1
    3084:	andeq	r0, r1, r6, asr #29
    3088:	mvnsmi	lr, #737280	; 0xb4000
    308c:	stcmi	14, cr1, [sl], #-12
    3090:	bmi	aaf2ac <strspn@plt+0xaae1b4>
    3094:	movwcs	fp, #7960	; 0x1f18
    3098:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    309c:	movwcs	fp, #3848	; 0xf08
    30a0:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    30a4:			; <UNDEFINED> instruction: 0xf04f9203
    30a8:	blcs	38b0 <strspn@plt+0x27b8>
    30ac:	svcge	0x0001d03f
    30b0:	strmi	sl, [sp], -r2, lsl #28
    30b4:	blx	fed7b108 <strspn@plt+0xfed7a010>
    30b8:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    30bc:	svclt	0x00082c00
    30c0:	strbmi	r2, [r1, #769]	; 0x301
    30c4:			; <UNDEFINED> instruction: 0xf043bf18
    30c8:	bllt	8c3cd4 <strspn@plt+0x8c2bdc>
    30cc:	strtmi	r4, [r9], -sl, asr #12
    30d0:			; <UNDEFINED> instruction: 0xf7fd4620
    30d4:	ldmiblt	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    30d8:	andeq	lr, r9, r4, lsl #22
    30dc:	ldrtmi	r4, [r9], -r5, asr #8
    30e0:	mrc2	7, 2, pc, cr14, cr14, {7}
    30e4:			; <UNDEFINED> instruction: 0x46044631
    30e8:			; <UNDEFINED> instruction: 0xf7fe4628
    30ec:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    30f0:	bl	6690fc <strspn@plt+0x668004>
    30f4:	strmi	r0, [r5], -r8, lsl #6
    30f8:	blcs	7712c <strspn@plt+0x76034>
    30fc:			; <UNDEFINED> instruction: 0xb11cd1db
    3100:	mulcc	r0, r4, r9
    3104:	andle	r2, r4, pc, lsr #22
    3108:			; <UNDEFINED> instruction: 0xf995b12d
    310c:	blcs	bcf114 <strspn@plt+0xbce01c>
    3110:	ldrdcs	sp, [r1], -r1
    3114:	andcs	lr, r0, r0
    3118:	blmi	215944 <strspn@plt+0x21484c>
    311c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3120:	blls	dd190 <strspn@plt+0xdc098>
    3124:	qaddle	r4, sl, r4
    3128:	pop	{r0, r2, ip, sp, pc}
    312c:			; <UNDEFINED> instruction: 0x461883f0
    3130:			; <UNDEFINED> instruction: 0xf7fde7f2
    3134:	svclt	0x0000eec4
    3138:	andeq	r0, r1, r0, lsr #28
    313c:	andeq	r0, r0, r8, lsl r1
    3140:	muleq	r1, ip, sp
    3144:	mvnsmi	lr, #737280	; 0xb4000
    3148:	movweq	lr, #6736	; 0x1a50
    314c:	strmi	sp, [ip], -r5, lsr #32
    3150:			; <UNDEFINED> instruction: 0x46054616
    3154:	cmnlt	r1, #56, 6	; 0xe0000000
    3158:	svc	0x0030f7fd
    315c:	addsmi	r4, lr, #201326595	; 0xc000003
    3160:	svclt	0x00884607
    3164:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3168:	bl	1b91c0 <strspn@plt+0x1b80c8>
    316c:			; <UNDEFINED> instruction: 0xf1090900
    3170:			; <UNDEFINED> instruction: 0xf7fd0001
    3174:			; <UNDEFINED> instruction: 0x4680eef4
    3178:	strtmi	fp, [r9], -r0, ror #2
    317c:			; <UNDEFINED> instruction: 0xf7fd463a
    3180:	bl	23eb68 <strspn@plt+0x23da70>
    3184:	ldrtmi	r0, [r2], -r7
    3188:			; <UNDEFINED> instruction: 0xf7fd4621
    318c:	movwcs	lr, #3698	; 0xe72
    3190:	andcc	pc, r9, r8, lsl #16
    3194:	pop	{r6, r9, sl, lr}
    3198:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    319c:	mvnsmi	lr, #12386304	; 0xbd0000
    31a0:			; <UNDEFINED> instruction: 0xf7fd4478
    31a4:	strtmi	fp, [r0], -r3, lsl #29
    31a8:	pop	{r0, r4, r9, sl, lr}
    31ac:			; <UNDEFINED> instruction: 0xf7fd43f8
    31b0:	pop	{r0, r1, r3, r6, r9, sl, fp, ip, sp, pc}
    31b4:			; <UNDEFINED> instruction: 0xf7fd43f8
    31b8:	svclt	0x0000be79
    31bc:	andeq	r0, r0, r8, lsl #10
    31c0:			; <UNDEFINED> instruction: 0x460ab538
    31c4:	strmi	r4, [ip], -r5, lsl #12
    31c8:			; <UNDEFINED> instruction: 0x4608b119
    31cc:	mrc	7, 7, APSR_nzcv, cr6, cr13, {7}
    31d0:	strtmi	r4, [r1], -r2, lsl #12
    31d4:	pop	{r3, r5, r9, sl, lr}
    31d8:			; <UNDEFINED> instruction: 0xf7ff4038
    31dc:	svclt	0x0000bfb3
    31e0:	tstcs	r1, lr, lsl #8
    31e4:	addlt	fp, r5, r0, lsl r5
    31e8:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    31ec:			; <UNDEFINED> instruction: 0xf8dfab07
    31f0:	strmi	ip, [r4], -r0, rrx
    31f4:			; <UNDEFINED> instruction: 0xf85344fe
    31f8:	stmdage	r2, {r2, r8, r9, fp, sp}
    31fc:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3200:	ldrdgt	pc, [r0], -ip
    3204:	andgt	pc, ip, sp, asr #17
    3208:	stceq	0, cr15, [r0], {79}	; 0x4f
    320c:			; <UNDEFINED> instruction: 0xf7fd9301
    3210:	mcrne	14, 0, lr, cr2, cr6, {7}
    3214:	strcs	fp, [r0], #-4024	; 0xfffff048
    3218:	strtmi	sp, [r0], -r7, lsl #22
    321c:			; <UNDEFINED> instruction: 0xf7ff9902
    3220:			; <UNDEFINED> instruction: 0x4604ff91
    3224:			; <UNDEFINED> instruction: 0xf7fd9802
    3228:	bmi	2bea40 <strspn@plt+0x2bd948>
    322c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    3230:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3234:	subsmi	r9, sl, r3, lsl #22
    3238:	strtmi	sp, [r0], -r5, lsl #2
    323c:	pop	{r0, r2, ip, sp, pc}
    3240:	andlt	r4, r3, r0, lsl r0
    3244:			; <UNDEFINED> instruction: 0xf7fd4770
    3248:	svclt	0x0000ee3a
    324c:	andeq	r0, r1, r4, asr #25
    3250:	andeq	r0, r0, r8, lsl r1
    3254:	andeq	r0, r1, sl, lsl #25
    3258:	mvnsmi	lr, #737280	; 0xb4000
    325c:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    3260:	bmi	d54ccc <strspn@plt+0xd53bd4>
    3264:	blmi	d6f478 <strspn@plt+0xd6e380>
    3268:			; <UNDEFINED> instruction: 0xf996447a
    326c:	ldmpl	r3, {lr}^
    3270:	movwls	r6, #6171	; 0x181b
    3274:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3278:	eorsle	r2, r4, r0, lsl #24
    327c:	strmi	r4, [r8], r5, lsl #12
    3280:			; <UNDEFINED> instruction: 0x46394630
    3284:	svc	0x0038f7fd
    3288:			; <UNDEFINED> instruction: 0x56361834
    328c:	suble	r2, ip, r0, lsl #28
    3290:	svceq	0x0000f1b9
    3294:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    3298:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    329c:	mrc	7, 4, APSR_nzcv, cr4, cr13, {7}
    32a0:	eorsle	r2, r5, r0, lsl #16
    32a4:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    32a8:	movwcs	r4, #1641	; 0x669
    32ac:	andvs	pc, r0, sp, lsl #17
    32b0:			; <UNDEFINED> instruction: 0xf88d4648
    32b4:			; <UNDEFINED> instruction: 0xf7fe3001
    32b8:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    32bc:	andeq	pc, r0, r8, asr #17
    32c0:	mulcc	r1, r3, r9
    32c4:	svclt	0x00181af6
    32c8:	blcs	cad4 <strspn@plt+0xb9dc>
    32cc:	strcs	fp, [r1], -r8, lsl #30
    32d0:	andcc	fp, r2, lr, asr fp
    32d4:	strtpl	r1, [r1], -r6, lsr #16
    32d8:			; <UNDEFINED> instruction: 0x4638b119
    32dc:	mrc	7, 3, APSR_nzcv, cr4, cr13, {7}
    32e0:			; <UNDEFINED> instruction: 0x464cb318
    32e4:	bmi	5db3a4 <strspn@plt+0x5da2ac>
    32e8:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    32ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    32f0:	subsmi	r9, sl, r1, lsl #22
    32f4:			; <UNDEFINED> instruction: 0x4620d11e
    32f8:	pop	{r0, r1, ip, sp, pc}
    32fc:			; <UNDEFINED> instruction: 0x463983f0
    3300:			; <UNDEFINED> instruction: 0xf7fd4620
    3304:			; <UNDEFINED> instruction: 0xf8c8ed90
    3308:	strtmi	r0, [r0], #-0
    330c:	strb	r6, [sl, r8, lsr #32]!
    3310:			; <UNDEFINED> instruction: 0x46204639
    3314:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    3318:	andeq	pc, r0, r8, asr #17
    331c:	strtpl	r1, [r1], -r6, lsr #16
    3320:			; <UNDEFINED> instruction: 0x4638b131
    3324:	mrc	7, 2, APSR_nzcv, cr0, cr13, {7}
    3328:	eorvs	fp, ip, r0, lsl r9
    332c:	ldrb	r2, [sl, r0, lsl #8]
    3330:	ldrb	r6, [r8, lr, lsr #32]
    3334:	stcl	7, cr15, [r2, #1012]	; 0x3f4
    3338:	andeq	r0, r1, r0, asr ip
    333c:	andeq	r0, r0, r8, lsl r1
    3340:	andeq	r0, r0, r2, ror #19
    3344:	andeq	r0, r1, lr, asr #23
    3348:			; <UNDEFINED> instruction: 0x4604b510
    334c:	stmdacs	sl, {r0, sp, lr, pc}
    3350:	strtmi	sp, [r0], -r6
    3354:	mrc	7, 2, APSR_nzcv, cr8, cr13, {7}
    3358:	mvnsle	r1, r3, asr #24
    335c:	ldclt	0, cr2, [r0, #-4]
    3360:	ldclt	0, cr2, [r0, #-0]
    3364:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    3368:	svclt	0x00be2900
    336c:			; <UNDEFINED> instruction: 0xf04f2000
    3370:	and	r4, r6, r0, lsl #2
    3374:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    3378:			; <UNDEFINED> instruction: 0xf06fbf1c
    337c:			; <UNDEFINED> instruction: 0xf04f4100
    3380:			; <UNDEFINED> instruction: 0xf00030ff
    3384:			; <UNDEFINED> instruction: 0xf1adb857
    3388:	stmdb	sp!, {r3, sl, fp}^
    338c:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    3390:	blcs	39fbc <strspn@plt+0x38ec4>
    3394:			; <UNDEFINED> instruction: 0xf000db1a
    3398:			; <UNDEFINED> instruction: 0xf8ddf853
    339c:	ldmib	sp, {r2, sp, lr, pc}^
    33a0:	andlt	r2, r4, r2, lsl #6
    33a4:	submi	r4, r0, #112, 14	; 0x1c00000
    33a8:	cmpeq	r1, r1, ror #22
    33ac:	blle	6cdfb4 <strspn@plt+0x6ccebc>
    33b0:			; <UNDEFINED> instruction: 0xf846f000
    33b4:	ldrd	pc, [r4], -sp
    33b8:	movwcs	lr, #10717	; 0x29dd
    33bc:	submi	fp, r0, #4
    33c0:	cmpeq	r1, r1, ror #22
    33c4:	bl	18d3d14 <strspn@plt+0x18d2c1c>
    33c8:	ldrbmi	r0, [r0, -r3, asr #6]!
    33cc:	bl	18d3d1c <strspn@plt+0x18d2c24>
    33d0:			; <UNDEFINED> instruction: 0xf0000343
    33d4:			; <UNDEFINED> instruction: 0xf8ddf835
    33d8:	ldmib	sp, {r2, sp, lr, pc}^
    33dc:	andlt	r2, r4, r2, lsl #6
    33e0:	bl	1853ce8 <strspn@plt+0x1852bf0>
    33e4:	ldrbmi	r0, [r0, -r1, asr #2]!
    33e8:	bl	18d3d38 <strspn@plt+0x18d2c40>
    33ec:			; <UNDEFINED> instruction: 0xf0000343
    33f0:			; <UNDEFINED> instruction: 0xf8ddf827
    33f4:	ldmib	sp, {r2, sp, lr, pc}^
    33f8:	andlt	r2, r4, r2, lsl #6
    33fc:	bl	18d3d4c <strspn@plt+0x18d2c54>
    3400:	ldrbmi	r0, [r0, -r3, asr #6]!
    3404:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    3408:	svclt	0x00082900
    340c:	svclt	0x001c2800
    3410:	mvnscc	pc, pc, asr #32
    3414:	rscscc	pc, pc, pc, asr #32
    3418:	stmdalt	ip, {ip, sp, lr, pc}
    341c:	stfeqd	f7, [r8], {173}	; 0xad
    3420:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    3424:			; <UNDEFINED> instruction: 0xf80cf000
    3428:	ldrd	pc, [r4], -sp
    342c:	movwcs	lr, #10717	; 0x29dd
    3430:	ldrbmi	fp, [r0, -r4]!
    3434:			; <UNDEFINED> instruction: 0xf04fb502
    3438:			; <UNDEFINED> instruction: 0xf7fd0008
    343c:	stclt	12, cr14, [r2, #-880]	; 0xfffffc90
    3440:	svclt	0x00084299
    3444:	push	{r4, r7, r9, lr}
    3448:			; <UNDEFINED> instruction: 0x46044ff0
    344c:	andcs	fp, r0, r8, lsr pc
    3450:			; <UNDEFINED> instruction: 0xf8dd460d
    3454:	svclt	0x0038c024
    3458:	cmnle	fp, #1048576	; 0x100000
    345c:			; <UNDEFINED> instruction: 0x46994690
    3460:			; <UNDEFINED> instruction: 0xf283fab3
    3464:	rsbsle	r2, r0, r0, lsl #22
    3468:			; <UNDEFINED> instruction: 0xf385fab5
    346c:	rsble	r2, r8, r0, lsl #26
    3470:			; <UNDEFINED> instruction: 0xf1a21ad2
    3474:	blx	246cfc <strspn@plt+0x245c04>
    3478:	blx	242088 <strspn@plt+0x240f90>
    347c:			; <UNDEFINED> instruction: 0xf1c2f30e
    3480:	b	12c5108 <strspn@plt+0x12c4010>
    3484:	blx	a06098 <strspn@plt+0xa04fa0>
    3488:	b	13000ac <strspn@plt+0x12fefb4>
    348c:	blx	2060a0 <strspn@plt+0x204fa8>
    3490:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    3494:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3498:	andcs	fp, r0, ip, lsr pc
    349c:	movwle	r4, #42497	; 0xa601
    34a0:	bl	fed0b4ac <strspn@plt+0xfed0a3b4>
    34a4:	blx	44d4 <strspn@plt+0x33dc>
    34a8:	blx	83f8e8 <strspn@plt+0x83e7f0>
    34ac:	bl	19800d0 <strspn@plt+0x197efd8>
    34b0:	tstmi	r9, #46137344	; 0x2c00000
    34b4:	bcs	136fc <strspn@plt+0x12604>
    34b8:	b	13f75b0 <strspn@plt+0x13f64b8>
    34bc:	b	13c562c <strspn@plt+0x13c4534>
    34c0:	b	1205a34 <strspn@plt+0x120493c>
    34c4:	ldrmi	r7, [r6], -fp, asr #17
    34c8:	bl	fed3b4fc <strspn@plt+0xfed3a404>
    34cc:	bl	19440f4 <strspn@plt+0x1942ffc>
    34d0:	ldmne	fp, {r0, r3, r9, fp}^
    34d4:	beq	2be204 <strspn@plt+0x2bd10c>
    34d8:			; <UNDEFINED> instruction: 0xf14a1c5c
    34dc:	cfsh32cc	mvfx0, mvfx1, #0
    34e0:	strbmi	sp, [sp, #-7]
    34e4:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    34e8:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    34ec:	adfccsz	f4, f1, #5.0
    34f0:	blx	177cd4 <strspn@plt+0x176bdc>
    34f4:	blx	941118 <strspn@plt+0x940020>
    34f8:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    34fc:	vseleq.f32	s30, s28, s11
    3500:	blx	949908 <strspn@plt+0x948810>
    3504:	b	1101514 <strspn@plt+0x110041c>
    3508:			; <UNDEFINED> instruction: 0xf1a2040e
    350c:			; <UNDEFINED> instruction: 0xf1c20720
    3510:	blx	204d98 <strspn@plt+0x203ca0>
    3514:	blx	140124 <strspn@plt+0x13f02c>
    3518:	blx	14113c <strspn@plt+0x140044>
    351c:	b	10ffd2c <strspn@plt+0x10fec34>
    3520:	blx	904144 <strspn@plt+0x90304c>
    3524:	bl	1180d44 <strspn@plt+0x117fc4c>
    3528:	teqmi	r3, #1073741824	; 0x40000000
    352c:	strbmi	r1, [r5], -r0, lsl #21
    3530:	tsteq	r3, r1, ror #22
    3534:	svceq	0x0000f1bc
    3538:	stmib	ip, {r0, ip, lr, pc}^
    353c:	pop	{r8, sl, lr}
    3540:	blx	fed27508 <strspn@plt+0xfed26410>
    3544:	msrcc	CPSR_, #132, 6	; 0x10000002
    3548:	blx	fee3d398 <strspn@plt+0xfee3c2a0>
    354c:	blx	fed7ff74 <strspn@plt+0xfed7ee7c>
    3550:	eorcc	pc, r0, #335544322	; 0x14000002
    3554:	orrle	r2, fp, r0, lsl #26
    3558:	svclt	0x0000e7f3
    355c:	mvnsmi	lr, #737280	; 0xb4000
    3560:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3564:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3568:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    356c:	ldc	7, cr15, [r2], #-1012	; 0xfffffc0c
    3570:	blne	1d9476c <strspn@plt+0x1d93674>
    3574:	strhle	r1, [sl], -r6
    3578:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    357c:	svccc	0x0004f855
    3580:	strbmi	r3, [sl], -r1, lsl #8
    3584:	ldrtmi	r4, [r8], -r1, asr #12
    3588:	adcmi	r4, r6, #152, 14	; 0x2600000
    358c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3590:	svclt	0x000083f8
    3594:	andeq	r0, r1, r2, ror #14
    3598:	andeq	r0, r1, r8, asr r7
    359c:	svclt	0x00004770
    35a0:	tstcs	r0, r2, lsl #22
    35a4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    35a8:	stclt	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    35ac:	andeq	r0, r1, ip, asr sl

Disassembly of section .fini:

000035b0 <.fini>:
    35b0:	push	{r3, lr}
    35b4:	pop	{r3, pc}
