<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_zynq_ultra_ps_e_0_0_synth_1" LaunchDir="/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_zynq_ultra_ps_e_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_0_synth_1" LaunchDir="/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_1_synth_1" LaunchDir="/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_axi_bram_ctrl_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_perf_mon_0_0_synth_1" LaunchDir="/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_axi_perf_mon_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_smartconnect_0_0_synth_1" LaunchDir="/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_smartconnect_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_0_synth_1" LaunchDir="/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_axi_dma_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_subset_converter_0_synth_1" LaunchDir="/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_axis_subset_converter_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps8_0_96M_0_synth_1" LaunchDir="/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_rst_ps8_0_96M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_bram_0_synth_1" LaunchDir="/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_axi_bram_ctrl_0_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_1_bram_0_synth_1" LaunchDir="/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_axi_bram_ctrl_1_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_system_ila_0_0_synth_1" LaunchDir="/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_system_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_0_synth_1" LaunchDir="/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/design_1_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_1_synth_1"/>
		<Parent Id="design_1_axi_perf_mon_0_0_synth_1"/>
		<Parent Id="design_1_smartconnect_0_0_synth_1"/>
		<Parent Id="design_1_axi_dma_0_synth_1"/>
		<Parent Id="design_1_axis_subset_converter_0_synth_1"/>
		<Parent Id="design_1_rst_ps8_0_96M_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_bram_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_1_bram_0_synth_1"/>
		<Parent Id="design_1_system_ila_0_0_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/renato/MemorEDF_old/Vivado_Projects/APM_TRACE/APM_TRACE.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_1_synth_1"/>
		<Parent Id="design_1_axi_perf_mon_0_0_synth_1"/>
		<Parent Id="design_1_smartconnect_0_0_synth_1"/>
		<Parent Id="design_1_axi_dma_0_synth_1"/>
		<Parent Id="design_1_axis_subset_converter_0_synth_1"/>
		<Parent Id="design_1_rst_ps8_0_96M_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_bram_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_1_bram_0_synth_1"/>
		<Parent Id="design_1_system_ila_0_0_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
	</Run>
</Runs>

