
*** Running vivado
    with args -log mainInstantiation.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mainInstantiation.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mainInstantiation.tcl -notrace
Command: synth_design -top mainInstantiation -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7808
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1178.605 ; gain = 89.711
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mainInstantiation' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/mainInst.vhd:46]
INFO: [Synth 8-3491] module 'diffBuff' declared at 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/diffBuff.vhd:37' bound to instance 'DfBfCLK_inst' of component 'diffBuff' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/mainInst.vhd:187]
INFO: [Synth 8-638] synthesizing module 'diffBuff' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/diffBuff.vhd:43]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/diffBuff.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'diffBuff' (1#1) [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/diffBuff.vhd:43]
INFO: [Synth 8-3491] module 'diffBuff' declared at 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/diffBuff.vhd:37' bound to instance 'DfBfFrame_inst' of component 'diffBuff' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/mainInst.vhd:192]
INFO: [Synth 8-3491] module 'diffBuff' declared at 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/diffBuff.vhd:37' bound to instance 'DfBfData_inst' of component 'diffBuff' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/mainInst.vhd:197]
INFO: [Synth 8-3491] module 'CLK_RETRIEVER' declared at 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/CLK_RETRIEVER.vhd:34' bound to instance 'Retriever_inst' of component 'CLK_RETRIEVER' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/mainInst.vhd:213]
INFO: [Synth 8-638] synthesizing module 'CLK_RETRIEVER' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/CLK_RETRIEVER.vhd:42]
INFO: [Synth 8-3491] module 'Buff' declared at 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/Buff.vhd:37' bound to instance 'BuffFB_inst' of component 'Buff' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/CLK_RETRIEVER.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Buff' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/Buff.vhd:42]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/Buff.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Buff' (2#1) [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/Buff.vhd:42]
INFO: [Synth 8-3491] module 'PLL' declared at 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/PLL.vhd:36' bound to instance 'PLL_inst' of component 'PLL' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/CLK_RETRIEVER.vhd:74]
INFO: [Synth 8-638] synthesizing module 'PLL' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/PLL.vhd:46]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 3 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 3.571000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 180.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 270.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'PLLE2_BASE_inst' to cell 'PLLE2_BASE' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/PLL.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'PLL' (3#1) [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/PLL.vhd:46]
INFO: [Synth 8-3491] module 'Buff' declared at 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/Buff.vhd:37' bound to instance 'BuffPhase0_inst' of component 'Buff' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/CLK_RETRIEVER.vhd:83]
INFO: [Synth 8-3491] module 'Buff' declared at 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/Buff.vhd:37' bound to instance 'BuffPhase1_inst' of component 'Buff' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/CLK_RETRIEVER.vhd:84]
INFO: [Synth 8-3491] module 'Buff' declared at 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/Buff.vhd:37' bound to instance 'BuffPhase2_inst' of component 'Buff' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/CLK_RETRIEVER.vhd:85]
INFO: [Synth 8-3491] module 'Buff' declared at 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/Buff.vhd:37' bound to instance 'BuffPhase3_inst' of component 'Buff' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/CLK_RETRIEVER.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'CLK_RETRIEVER' (4#1) [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/CLK_RETRIEVER.vhd:42]
INFO: [Synth 8-3491] module 'MUX4' declared at 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/MUX4.vhd:33' bound to instance 'Mux_inst' of component 'MUX4' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/mainInst.vhd:220]
INFO: [Synth 8-638] synthesizing module 'MUX4' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/MUX4.vhd:42]
INFO: [Synth 8-3491] module 'MUX2' declared at 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/MUX2.vhd:34' bound to instance 'MuxA_ints' of component 'MUX2' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/MUX4.vhd:56]
INFO: [Synth 8-638] synthesizing module 'MUX2' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/MUX2.vhd:41]
INFO: [Synth 8-113] binding component instance 'BUFGMUX_CTRL_inst' to cell 'BUFGMUX_CTRL' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/MUX2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'MUX2' (5#1) [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/MUX2.vhd:41]
INFO: [Synth 8-3491] module 'MUX2' declared at 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/MUX2.vhd:34' bound to instance 'MuxB_ints' of component 'MUX2' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/MUX4.vhd:57]
INFO: [Synth 8-3491] module 'MUX2' declared at 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/MUX2.vhd:34' bound to instance 'MuxC_ints' of component 'MUX2' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/MUX4.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'MUX4' (6#1) [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/MUX4.vhd:42]
INFO: [Synth 8-3491] module 'S2P' declared at 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/S2P.vhd:37' bound to instance 'SERDES_inst' of component 'S2P' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/mainInst.vhd:227]
INFO: [Synth 8-638] synthesizing module 'S2P' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/S2P.vhd:60]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_ClkDiv_inst' to cell 'BUFR' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/S2P.vhd:134]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_Master_inst' to cell 'ISERDESE2' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/S2P.vhd:164]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_Slave_inst' to cell 'ISERDESE2' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/S2P.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'S2P' (7#1) [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/S2P.vhd:60]
INFO: [Synth 8-3491] module 'FSM_Bit' declared at 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/FSM_Bit.vhd:34' bound to instance 'FiniteStateMachine_BitAllign' of component 'FSM_Bit' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/mainInst.vhd:248]
INFO: [Synth 8-638] synthesizing module 'FSM_Bit' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/FSM_Bit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'FSM_Bit' (8#1) [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/FSM_Bit.vhd:57]
INFO: [Synth 8-3491] module 'FSM_Frame' declared at 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/FSM_Frame.vhd:34' bound to instance 'FiniteStateMachine_FrameAllign' of component 'FSM_Frame' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/mainInst.vhd:269]
INFO: [Synth 8-638] synthesizing module 'FSM_Frame' [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/FSM_Frame.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FSM_Frame' (9#1) [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/FSM_Frame.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'mainInstantiation' (10#1) [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/sources_1/new/mainInst.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1232.660 ; gain = 143.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1232.660 ; gain = 143.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1232.660 ; gain = 143.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1232.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contraints.xdc]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: Mux_inst/OA). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contraints.xdc:20]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: Mux_inst/OB). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contraints.xdc:21]
Finished Parsing XDC File [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mainInstantiation_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mainInstantiation_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1334.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 3 instances
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1334.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1334.672 ; gain = 245.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1334.672 ; gain = 245.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1334.672 ; gain = 245.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1334.672 ; gain = 245.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   14 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1334.672 ; gain = 245.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1334.672 ; gain = 245.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1334.672 ; gain = 245.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1354.523 ; gain = 265.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1354.523 ; gain = 265.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1354.523 ; gain = 265.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1354.523 ; gain = 265.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1354.523 ; gain = 265.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1354.523 ; gain = 265.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1354.523 ; gain = 265.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |BUFG         |     6|
|2     |BUFGMUX_CTRL |     3|
|3     |BUFR         |     1|
|4     |ISERDESE2    |     2|
|6     |LUT1         |     2|
|7     |LUT2         |    33|
|8     |LUT3         |    18|
|9     |LUT4         |    20|
|10    |LUT5         |     3|
|11    |LUT6         |    14|
|12    |PLLE2_BASE   |     1|
|13    |FDCE         |     5|
|14    |FDPE         |    23|
|15    |FDRE         |    34|
|16    |LDC          |    22|
|17    |IBUF         |     1|
|18    |IBUFDS       |     3|
|19    |OBUF         |     8|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1354.523 ; gain = 265.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1354.523 ; gain = 163.617
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1354.523 ; gain = 265.629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1358.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1376.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 3 instances
  LDC => LDCE: 22 instances
  PLLE2_BASE => PLLE2_ADV: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1376.285 ; gain = 287.391
INFO: [Common 17-1381] The checkpoint 'C:/Tesis/Versiones/TesisV3/SERDES_EM/SERDES_EM.runs/synth_1/mainInstantiation.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mainInstantiation_utilization_synth.rpt -pb mainInstantiation_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug  2 15:41:52 2021...
