[{"DBLP title": "A Framework for Evaluating and Optimizing FPGA-Based SoCs for Aerospace Computing.", "DBLP authors": ["Nicholas Wulf", "Alan D. George", "Ann Gordon-Ross"], "year": 2016, "MAG papers": [{"PaperId": 2524004831, "PaperTitle": "a framework for evaluating and optimizing fpga based socs for aerospace computing", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Analysis of Fixed, Reconfigurable, and Hybrid Devices with Computational, Memory, I/O, & Realizable-Utilization Metrics.", "DBLP authors": ["Justin Richardson", "Alan D. George", "Kevin Cheng", "Herman Lam"], "year": 2016, "MAG papers": [{"PaperId": 2527614115, "PaperTitle": "analysis of fixed reconfigurable and hybrid devices with computational memory i o realizable utilization metrics", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of florida": 4.0}}], "source": "ES"}, {"DBLP title": "Dynamic Task Mapping with Congestion Speculation for Reconfigurable Network-on-Chip.", "DBLP authors": ["Hung-Lin Chao", "Sheng-Ya Tung", "Pao-Ann Hsiung"], "year": 2016, "MAG papers": [{"PaperId": 2525888813, "PaperTitle": "dynamic task mapping with congestion speculation for reconfigurable network on chip", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national chung cheng university": 3.0}}], "source": "ES"}, {"DBLP title": "A Flexible SoC and Its Methodology for Parser-Based Applications.", "DBLP authors": ["Bertrand Le Gal", "Y\u00e9rom-David Bromberg", "Laurent R\u00e9veill\u00e8re", "Jigar Solanki"], "year": 2016, "MAG papers": [{"PaperId": 2527089770, "PaperTitle": "a flexible soc and its methodology for parser based applications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bordeaux": 3.0, "university of rennes": 1.0}}], "source": "ES"}, {"DBLP title": "A Microcoded Kernel Recursive Least Squares Processor Using FPGA Technology.", "DBLP authors": ["Yeyong Pang", "Shaojun Wang", "Yu Peng", "Xiyuan Peng", "Nicholas J. Fraser", "Philip Heng Wai Leong"], "year": 2016, "MAG papers": [{"PaperId": 2524048463, "PaperTitle": "a microcoded kernel recursive least squares processor using fpga technology", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"harbin institute of technology": 4.0, "university of sydney": 2.0}}], "source": "ES"}, {"DBLP title": "Acceleration of k-Means Algorithm Using Altera SDK for OpenCL.", "DBLP authors": ["Qing Y. Tang", "Mohammed A. S. Khalid"], "year": 2016, "MAG papers": [{"PaperId": 2524901373, "PaperTitle": "acceleration of k means algorithm using altera sdk for opencl", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of windsor": 2.0}}], "source": "ES"}, {"DBLP title": "Microarchitecture and Circuits for a 200 MHz Out-of-Order Soft Processor Memory System.", "DBLP authors": ["Henry Wong", "Vaughn Betz", "Jonathan Rose"], "year": 2016, "MAG papers": [{"PaperId": 2559901034, "PaperTitle": "microarchitecture and circuits for a 200 mhz out of order soft processor memory system", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Automated Real-Time Analysis of Streaming Big and Dense Data on Reconfigurable Platforms.", "DBLP authors": ["Bita Darvish Rouhani", "Azalia Mirhoseini", "Ebrahim M. Songhori", "Farinaz Koushanfar"], "year": 2016, "MAG papers": [{"PaperId": 2565558006, "PaperTitle": "automated real time analysis of streaming big and dense data on reconfigurable platforms", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california san diego": 2.0, "rice university": 2.0}}], "source": "ES"}, {"DBLP title": "Generating Efficient Context-Switch Capable Circuits through Autonomous Design Flow.", "DBLP authors": ["Alban Bourge", "Olivier Muller", "Fr\u00e9d\u00e9ric Rousseau"], "year": 2016, "MAG papers": [{"PaperId": 2559960820, "PaperTitle": "generating efficient context switch capable circuits through autonomous design flow", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of grenoble": 3.0}}], "source": "ES"}, {"DBLP title": "CORDIC-Based Enhanced Systolic Array Architecture for QR Decomposition.", "DBLP authors": ["Jianfeng Zhang", "Paul Chow", "Hengzhu Liu"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Separation Logic for High-Level Synthesis.", "DBLP authors": ["Felix J. Winterstein", "Samuel R. Bayliss", "George A. Constantinides"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Compact and On-the-Fly Secure Dynamic Reconfiguration for Volatile FPGAs.", "DBLP authors": ["Hirak J. Kashyap", "Ricardo Chaves"], "year": 2016, "MAG papers": [{"PaperId": 2296779301, "PaperTitle": "compact and on the fly secure dynamic reconfiguration for volatile fpgas", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of lisbon": 2.0}}], "source": "ES"}, {"DBLP title": "Coarse-Grained Architecture for Fingerprint Matching.", "DBLP authors": ["Jinwei Xu", "Jingfei Jiang", "Yong Dou", "Xiaolong Shen", "Zhiqiang Liu"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Value State Flow Graph: A Dataflow Compiler IR for Accelerating Control-Intensive Code in Spatial Hardware.", "DBLP authors": ["Ali Mustafa Zaidi", "David J. Greaves"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "RAW 2014: Random Number Generators on FPGAs.", "DBLP authors": ["Michael Raitza", "Markus Vogt", "Christian Hochberger", "Thilo Pionteck"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "A Reconfigurable Architecture for the Detection of Strongly Connected Components.", "DBLP authors": ["Osama G. Attia", "Kevin R. Townsend", "Phillip H. Jones", "Joseph Zambreno"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Optimizing Soft Vector Processing in FPGA-Based Embedded Systems.", "DBLP authors": ["Nachiket Kapre"], "year": 2016, "MAG papers": [{"PaperId": 2407650548, "PaperTitle": "optimizing soft vector processing in fpga based embedded systems", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Open-Source Variable-Precision Floating-Point Library for Major Commercial FPGAs.", "DBLP authors": ["Xin Fang", "Miriam Leeser"], "year": 2016, "MAG papers": [{"PaperId": 2482880624, "PaperTitle": "open source variable precision floating point library for major commercial fpgas", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"northeastern university": 2.0}}], "source": "ES"}, {"DBLP title": "The Unified Accumulator Architecture: A Configurable, Portable, and Extensible Floating-Point Accumulator.", "DBLP authors": ["David Wilson", "Greg Stitt"], "year": 2016, "MAG papers": [{"PaperId": 2395134749, "PaperTitle": "the unified accumulator architecture a configurable portable and extensible floating point accumulator", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Modular Switched Multiported SRAM-Based Memories.", "DBLP authors": ["Ameer M. S. Abdelhadi", "Guy G. F. Lemieux"], "year": 2016, "MAG papers": [{"PaperId": 2469520437, "PaperTitle": "modular switched multiported sram based memories", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "A Parallel Sliding-Window Generator for High-Performance Digital-Signal Processing on FPGAs.", "DBLP authors": ["Greg Stitt", "Eric Schwartz", "Patrick Cooke"], "year": 2016, "MAG papers": [{"PaperId": 2397292334, "PaperTitle": "a parallel sliding window generator for high performance digital signal processing on fpgas", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "A Retargetable Compilation Framework for Heterogeneous Reconfigurable Computing.", "DBLP authors": ["Zain-ul-Abdin", "Bertil Svensson"], "year": 2016, "MAG papers": [{"PaperId": 2511035207, "PaperTitle": "a retargetable compilation framework for heterogeneous reconfigurable computing", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"halmstad university": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA-Based Dynamically Reconfigurable SQL Query Processing.", "DBLP authors": ["Daniel Ziener", "Florian Bauer", "Andreas Becher", "Christopher Dennl", "Klaus Meyer-Wegener", "Ute Sch\u00fcrfeld", "J\u00fcrgen Teich", "J\u00f6rg-Stephan Vogt", "Helmut Weber"], "year": 2016, "MAG papers": [{"PaperId": 2512638702, "PaperTitle": "fpga based dynamically reconfigurable sql query processing", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of erlangen nuremberg": 6.0, "ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Shared Memory Multicore MicroBlaze System with SMP Linux Support.", "DBLP authors": ["Eric Matthews", "Lesley Shannon", "Alexandra Fedorova"], "year": 2016, "MAG papers": [{"PaperId": 2505954124, "PaperTitle": "shared memory multicore microblaze system with smp linux support", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of british columbia": 2.0, "simon fraser university": 1.0}}], "source": "ES"}, {"DBLP title": "ODoST: Automatic Hardware Acceleration for Biomedical Model Integration.", "DBLP authors": ["Ting Yu", "Chris P. Bradley", "Oliver Sinnen"], "year": 2016, "MAG papers": [{"PaperId": 2513140321, "PaperTitle": "odost automatic hardware acceleration for biomedical model integration", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of auckland": 3.0}}], "source": "ES"}, {"DBLP title": "Application of Specific Delay Window Routing for Timing Optimization in FPGA Designs.", "DBLP authors": ["Evan Wegley", "Yanhua Yi", "Qinhai Zhang"], "year": 2016, "MAG papers": [{"PaperId": 3086650877, "PaperTitle": "application of specific delay window routing for timing optimization in fpga designs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Impact of Parallelism and Memory Architecture on FPGA Communication Energy.", "DBLP authors": ["Edin Kadric", "David Lakata", "Andr\u00e9 DeHon"], "year": 2016, "MAG papers": [{"PaperId": 2507742534, "PaperTitle": "impact of parallelism and memory architecture on fpga communication energy", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of pennsylvania": 3.0}}], "source": "ES"}, {"DBLP title": "Fine-Grained Interconnect Synthesis.", "DBLP authors": ["Alex Rodionov", "David Biancolin", "Jonathan Rose"], "year": 2016, "MAG papers": [{"PaperId": 3004351771, "PaperTitle": "fine grained interconnect synthesis", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}]