<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="pipelined_core_TB_VHDL_behav.wdb" id="1">
         <top_modules>
            <top_module name="pipelined_core_TB_VHDL" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="13520fs"></ZoomStartTime>
      <ZoomEndTime time="48071fs"></ZoomEndTime>
      <Cursor1Time time="26020fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="232"></NameColumnWidth>
      <ValueColumnWidth column_width="105"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="19" />
   <wvobject fp_name="/pipelined_core_TB_VHDL/r_reset" type="logic">
      <obj_property name="ElementShortName">r_reset</obj_property>
      <obj_property name="ObjectShortName">r_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="group55" type="group">
      <obj_property name="label">PC</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pc/addr_out" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">addr_out[3:0]</obj_property>
         <obj_property name="ObjectShortName">addr_out[3:0]</obj_property>
         <obj_property name="label">Current PC</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/next_pc_standard/sum" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">sum[3:0]</obj_property>
         <obj_property name="ObjectShortName">sum[3:0]</obj_property>
         <obj_property name="label">PC + 1</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/next_pc_hold/data_out" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">data_out[3:0]</obj_property>
         <obj_property name="ObjectShortName">data_out[3:0]</obj_property>
         <obj_property name="label">Next / Hold</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/next_pc/data_out" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">data_out[3:0]</obj_property>
         <obj_property name="ObjectShortName">data_out[3:0]</obj_property>
         <obj_property name="label">Final Next</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/sig_freeze" type="logic">
      <obj_property name="ElementShortName">sig_freeze</obj_property>
      <obj_property name="ObjectShortName">sig_freeze</obj_property>
   </wvobject>
   <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/sig_use_jump_pc" type="logic">
      <obj_property name="ElementShortName">sig_use_jump_pc</obj_property>
      <obj_property name="ObjectShortName">sig_use_jump_pc</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider205">
      <obj_property name="label">--------------------------</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group331" type="group">
      <obj_property name="label">ctrl_unit</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/ctrl_unit/opcode" type="array">
         <obj_property name="ElementShortName">opcode[3:0]</obj_property>
         <obj_property name="ObjectShortName">opcode[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/ctrl_unit/reg_dst" type="logic">
         <obj_property name="ElementShortName">reg_dst</obj_property>
         <obj_property name="ObjectShortName">reg_dst</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/ctrl_unit/reg_write" type="logic">
         <obj_property name="ElementShortName">reg_write</obj_property>
         <obj_property name="ObjectShortName">reg_write</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/ctrl_unit/alu_src" type="logic">
         <obj_property name="ElementShortName">alu_src</obj_property>
         <obj_property name="ObjectShortName">alu_src</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/ctrl_unit/mem_write" type="logic">
         <obj_property name="ElementShortName">mem_write</obj_property>
         <obj_property name="ObjectShortName">mem_write</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/ctrl_unit/mem_to_reg" type="logic">
         <obj_property name="ElementShortName">mem_to_reg</obj_property>
         <obj_property name="ObjectShortName">mem_to_reg</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/ctrl_unit/alu_operation" type="logic">
         <obj_property name="ElementShortName">alu_operation</obj_property>
         <obj_property name="ObjectShortName">alu_operation</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/ctrl_unit/enable_jump_pc" type="logic">
         <obj_property name="ElementShortName">enable_jump_pc</obj_property>
         <obj_property name="ObjectShortName">enable_jump_pc</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group215" type="group">
      <obj_property name="label">pc</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pc/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pc/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pc/addr_in" type="array">
         <obj_property name="ElementShortName">addr_in[3:0]</obj_property>
         <obj_property name="ObjectShortName">addr_in[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pc/addr_out" type="array">
         <obj_property name="ElementShortName">addr_out[3:0]</obj_property>
         <obj_property name="ObjectShortName">addr_out[3:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group216" type="group">
      <obj_property name="label">next_pc_standard</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/next_pc_standard/src_a" type="array">
         <obj_property name="ElementShortName">src_a[3:0]</obj_property>
         <obj_property name="ObjectShortName">src_a[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/next_pc_standard/src_b" type="array">
         <obj_property name="ElementShortName">src_b[3:0]</obj_property>
         <obj_property name="ObjectShortName">src_b[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/next_pc_standard/sum" type="array">
         <obj_property name="ElementShortName">sum[3:0]</obj_property>
         <obj_property name="ObjectShortName">sum[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/next_pc_standard/carry_out" type="logic">
         <obj_property name="ElementShortName">carry_out</obj_property>
         <obj_property name="ObjectShortName">carry_out</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/next_pc_standard/sig_result" type="array">
         <obj_property name="ElementShortName">sig_result[4:0]</obj_property>
         <obj_property name="ObjectShortName">sig_result[4:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group217" type="group">
      <obj_property name="label">next_pc_hold</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/next_pc_hold/mux_select" type="logic">
         <obj_property name="ElementShortName">mux_select</obj_property>
         <obj_property name="ObjectShortName">mux_select</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/next_pc_hold/data_a" type="array">
         <obj_property name="ElementShortName">data_a[3:0]</obj_property>
         <obj_property name="ObjectShortName">data_a[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/next_pc_hold/data_b" type="array">
         <obj_property name="ElementShortName">data_b[3:0]</obj_property>
         <obj_property name="ObjectShortName">data_b[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/next_pc_hold/data_out" type="array">
         <obj_property name="ElementShortName">data_out[3:0]</obj_property>
         <obj_property name="ObjectShortName">data_out[3:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group210" type="group">
      <obj_property name="label">next_pc</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/next_pc/mux_select" type="logic">
         <obj_property name="ElementShortName">mux_select</obj_property>
         <obj_property name="ObjectShortName">mux_select</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/next_pc/data_a" type="array">
         <obj_property name="ElementShortName">data_a[3:0]</obj_property>
         <obj_property name="ObjectShortName">data_a[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/next_pc/data_b" type="array">
         <obj_property name="ElementShortName">data_b[3:0]</obj_property>
         <obj_property name="ObjectShortName">data_b[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/next_pc/data_out" type="array">
         <obj_property name="ElementShortName">data_out[3:0]</obj_property>
         <obj_property name="ObjectShortName">data_out[3:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider63">
      <obj_property name="label">--------------------------</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group67" type="group">
      <obj_property name="label">IF.ID</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_if_id/rst" type="logic">
         <obj_property name="ElementShortName">rst</obj_property>
         <obj_property name="ObjectShortName">rst</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_if_id/writeDisable" type="logic">
         <obj_property name="ElementShortName">writeDisable</obj_property>
         <obj_property name="ObjectShortName">writeDisable</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_if_id/instrIn" type="array">
         <obj_property name="ElementShortName">instrIn[15:0]</obj_property>
         <obj_property name="ObjectShortName">instrIn[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_if_id/instr" type="array">
         <obj_property name="ElementShortName">instr[15:0]</obj_property>
         <obj_property name="ObjectShortName">instr[15:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group66" type="group">
      <obj_property name="label">ID.EX</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_id_ex/rst" type="logic">
         <obj_property name="ElementShortName">rst</obj_property>
         <obj_property name="ObjectShortName">rst</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_id_ex/ctrl_MemToReg" type="logic">
         <obj_property name="ElementShortName">ctrl_MemToReg</obj_property>
         <obj_property name="ObjectShortName">ctrl_MemToReg</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_id_ex/ctrl_RegWrite" type="logic">
         <obj_property name="ElementShortName">ctrl_RegWrite</obj_property>
         <obj_property name="ObjectShortName">ctrl_RegWrite</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_id_ex/ctrl_EnableJumpPC" type="logic">
         <obj_property name="ElementShortName">ctrl_EnableJumpPC</obj_property>
         <obj_property name="ObjectShortName">ctrl_EnableJumpPC</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_id_ex/ctrl_MemWrite" type="logic">
         <obj_property name="ElementShortName">ctrl_MemWrite</obj_property>
         <obj_property name="ObjectShortName">ctrl_MemWrite</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_id_ex/ctrl_ALUSrc" type="logic">
         <obj_property name="ElementShortName">ctrl_ALUSrc</obj_property>
         <obj_property name="ObjectShortName">ctrl_ALUSrc</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_id_ex/ctrl_ALUOperation" type="logic">
         <obj_property name="ElementShortName">ctrl_ALUOperation</obj_property>
         <obj_property name="ObjectShortName">ctrl_ALUOperation</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_id_ex/WBAddr" type="array">
         <obj_property name="ElementShortName">WBAddr[3:0]</obj_property>
         <obj_property name="ObjectShortName">WBAddr[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_id_ex/PotentialPC" type="array">
         <obj_property name="ElementShortName">PotentialPC[3:0]</obj_property>
         <obj_property name="ObjectShortName">PotentialPC[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_id_ex/RegData1" type="array">
         <obj_property name="ElementShortName">RegData1[15:0]</obj_property>
         <obj_property name="ObjectShortName">RegData1[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_id_ex/RegData2" type="array">
         <obj_property name="ElementShortName">RegData2[15:0]</obj_property>
         <obj_property name="ObjectShortName">RegData2[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_id_ex/SignExtendData" type="array">
         <obj_property name="ElementShortName">SignExtendData[15:0]</obj_property>
         <obj_property name="ObjectShortName">SignExtendData[15:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group65" type="group">
      <obj_property name="label">EX.MEM</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_ex_mem/rst" type="logic">
         <obj_property name="ElementShortName">rst</obj_property>
         <obj_property name="ObjectShortName">rst</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_ex_mem/ctrl_MemToReg" type="logic">
         <obj_property name="ElementShortName">ctrl_MemToReg</obj_property>
         <obj_property name="ObjectShortName">ctrl_MemToReg</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_ex_mem/ctrl_RegWrite" type="logic">
         <obj_property name="ElementShortName">ctrl_RegWrite</obj_property>
         <obj_property name="ObjectShortName">ctrl_RegWrite</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_ex_mem/ctrl_EnableJumpPC" type="logic">
         <obj_property name="ElementShortName">ctrl_EnableJumpPC</obj_property>
         <obj_property name="ObjectShortName">ctrl_EnableJumpPC</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_ex_mem/ctrl_MemWrite" type="logic">
         <obj_property name="ElementShortName">ctrl_MemWrite</obj_property>
         <obj_property name="ObjectShortName">ctrl_MemWrite</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_ex_mem/ctrl_ALUFlag" type="logic">
         <obj_property name="ElementShortName">ctrl_ALUFlag</obj_property>
         <obj_property name="ObjectShortName">ctrl_ALUFlag</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_ex_mem/WBAddrIN" type="array">
         <obj_property name="ElementShortName">WBAddrIN[3:0]</obj_property>
         <obj_property name="ObjectShortName">WBAddrIN[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_ex_mem/WBAddr" type="array">
         <obj_property name="ElementShortName">WBAddr[3:0]</obj_property>
         <obj_property name="ObjectShortName">WBAddr[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_ex_mem/PotentialPCIN" type="array">
         <obj_property name="ElementShortName">PotentialPCIN[3:0]</obj_property>
         <obj_property name="ObjectShortName">PotentialPCIN[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_ex_mem/PotentialPC" type="array">
         <obj_property name="ElementShortName">PotentialPC[3:0]</obj_property>
         <obj_property name="ObjectShortName">PotentialPC[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_ex_mem/ALUResultIN" type="array">
         <obj_property name="ElementShortName">ALUResultIN[15:0]</obj_property>
         <obj_property name="ObjectShortName">ALUResultIN[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_ex_mem/ALUResult" type="array">
         <obj_property name="ElementShortName">ALUResult[15:0]</obj_property>
         <obj_property name="ObjectShortName">ALUResult[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_ex_mem/dataMemoryWriteIN" type="array">
         <obj_property name="ElementShortName">dataMemoryWriteIN[15:0]</obj_property>
         <obj_property name="ObjectShortName">dataMemoryWriteIN[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_ex_mem/dataMemoryWrite" type="array">
         <obj_property name="ElementShortName">dataMemoryWrite[15:0]</obj_property>
         <obj_property name="ObjectShortName">dataMemoryWrite[15:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group64" type="group">
      <obj_property name="label">MEM.WB</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_mem_wb/ctrl_MemToReg" type="logic">
         <obj_property name="ElementShortName">ctrl_MemToReg</obj_property>
         <obj_property name="ObjectShortName">ctrl_MemToReg</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_mem_wb/ctrl_RegWrite" type="logic">
         <obj_property name="ElementShortName">ctrl_RegWrite</obj_property>
         <obj_property name="ObjectShortName">ctrl_RegWrite</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_mem_wb/ALUResult" type="array">
         <obj_property name="ElementShortName">ALUResult[15:0]</obj_property>
         <obj_property name="ObjectShortName">ALUResult[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_mem_wb/WBAddr" type="array">
         <obj_property name="ElementShortName">WBAddr[3:0]</obj_property>
         <obj_property name="ObjectShortName">WBAddr[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_mem_wb/dataMemory" type="array">
         <obj_property name="ElementShortName">dataMemory[15:0]</obj_property>
         <obj_property name="ObjectShortName">dataMemory[15:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group638" type="group">
      <obj_property name="label">ALU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/alu/src_a" type="array">
         <obj_property name="ElementShortName">src_a[15:0]</obj_property>
         <obj_property name="ObjectShortName">src_a[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/alu/src_b" type="array">
         <obj_property name="ElementShortName">src_b[15:0]</obj_property>
         <obj_property name="ObjectShortName">src_b[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/alu/result" type="array">
         <obj_property name="ElementShortName">result[15:0]</obj_property>
         <obj_property name="ObjectShortName">result[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/alu/flag" type="logic">
         <obj_property name="ElementShortName">flag</obj_property>
         <obj_property name="ObjectShortName">flag</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/alu/operation" type="logic">
         <obj_property name="ElementShortName">operation</obj_property>
         <obj_property name="ObjectShortName">operation</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/alu/add_result" type="array">
         <obj_property name="ElementShortName">add_result[15:0]</obj_property>
         <obj_property name="ObjectShortName">add_result[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/alu/add_flag" type="logic">
         <obj_property name="ElementShortName">add_flag</obj_property>
         <obj_property name="ObjectShortName">add_flag</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/alu/sll_result" type="array">
         <obj_property name="ElementShortName">sll_result[15:0]</obj_property>
         <obj_property name="ObjectShortName">sll_result[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/alu/comparator_result" type="logic">
         <obj_property name="ElementShortName">comparator_result</obj_property>
         <obj_property name="ObjectShortName">comparator_result</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group918" type="group">
      <obj_property name="label">Memory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/data_mem/write_enable" type="logic">
         <obj_property name="ElementShortName">write_enable</obj_property>
         <obj_property name="ObjectShortName">write_enable</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/data_mem/write_data" type="array">
         <obj_property name="ElementShortName">write_data[15:0]</obj_property>
         <obj_property name="ObjectShortName">write_data[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/data_mem/addr_in" type="array">
         <obj_property name="ElementShortName">addr_in[3:0]</obj_property>
         <obj_property name="ObjectShortName">addr_in[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/data_mem/data_out" type="array">
         <obj_property name="ElementShortName">data_out[15:0]</obj_property>
         <obj_property name="ObjectShortName">data_out[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/data_mem/sig_data_mem" type="array">
         <obj_property name="ElementShortName">sig_data_mem[0:15][15:0]</obj_property>
         <obj_property name="ObjectShortName">sig_data_mem[0:15][15:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group919" type="group">
      <obj_property name="label">Registers</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/reg_file/read_register_a" type="array">
         <obj_property name="ElementShortName">read_register_a[3:0]</obj_property>
         <obj_property name="ObjectShortName">read_register_a[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/reg_file/read_register_b" type="array">
         <obj_property name="ElementShortName">read_register_b[3:0]</obj_property>
         <obj_property name="ObjectShortName">read_register_b[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/reg_file/write_enable" type="logic">
         <obj_property name="ElementShortName">write_enable</obj_property>
         <obj_property name="ObjectShortName">write_enable</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/reg_file/write_register" type="array">
         <obj_property name="ElementShortName">write_register[3:0]</obj_property>
         <obj_property name="ObjectShortName">write_register[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/reg_file/write_data" type="array">
         <obj_property name="ElementShortName">write_data[15:0]</obj_property>
         <obj_property name="ObjectShortName">write_data[15:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/reg_file/read_data_a" type="array">
         <obj_property name="ElementShortName">read_data_a[15:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_a[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/reg_file/read_data_b" type="array">
         <obj_property name="ElementShortName">read_data_b[15:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_b[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/reg_file/sig_regfile" type="array">
         <obj_property name="ElementShortName">sig_regfile[0:15][15:0]</obj_property>
         <obj_property name="ObjectShortName">sig_regfile[0:15][15:0]</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
