#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Nov 20 09:34:29 2024
# Process ID: 700371
# Current directory: /home/charlielinux/Workspace/hwpq_qw2246/BRAM_tree/vivado_bram_tree/vivado_bram_tree.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/charlielinux/Workspace/hwpq_qw2246/BRAM_tree/vivado_bram_tree/vivado_bram_tree.runs/synth_1/top.vds
# Journal file: /home/charlielinux/Workspace/hwpq_qw2246/BRAM_tree/vivado_bram_tree/vivado_bram_tree.runs/synth_1/vivado.jou
# Running On        :charliePC
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :12th Gen Intel(R) Core(TM) i9-12900KF
# CPU Frequency     :3187.197 MHz
# CPU Physical cores:12
# CPU Logical cores :24
# Host memory       :16682 MB
# Swap memory       :4294 MB
# Total Virtual     :20977 MB
# Available Virtual :13080 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/charlielinux/Workspace/hwpq_qw2246/BRAM_tree/vivado_bram_tree/vivado_bram_tree.srcs/utils_1/imports/synth_1/bram_tree.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/charlielinux/Workspace/hwpq_qw2246/BRAM_tree/vivado_bram_tree/vivado_bram_tree.srcs/utils_1/imports/synth_1/bram_tree.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xcvu19p-fsva3824-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu19p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu19p'
INFO: [Common 17-86] Your Synthesis license expires in 13 day(s)
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 700411
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1898.441 ; gain = 419.684 ; free physical = 6541 ; free virtual = 11309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/charlielinux/Workspace/hwpq_qw2246/BRAM_tree/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/charlielinux/Workspace/hwpq_qw2246/BRAM_tree/counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/charlielinux/Workspace/hwpq_qw2246/BRAM_tree/counter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'maybe_bram' [/home/charlielinux/Workspace/hwpq_qw2246/BRAM_tree/maybe_bram.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'maybe_bram' (0#1) [/home/charlielinux/Workspace/hwpq_qw2246/BRAM_tree/maybe_bram.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/charlielinux/Workspace/hwpq_qw2246/BRAM_tree/top.sv:1]
WARNING: [Synth 8-7129] Port led[1] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1974.410 ; gain = 495.652 ; free physical = 6461 ; free virtual = 11229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1992.223 ; gain = 513.465 ; free physical = 6453 ; free virtual = 11221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu19p-fsva3824-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu19p-fsva3824-1-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2009.133 ; gain = 530.375 ; free physical = 6445 ; free virtual = 11213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint /home/charlielinux/Workspace/hwpq_qw2246/BRAM_tree/vivado_bram_tree/vivado_bram_tree.srcs/utils_1/imports/synth_1/bram_tree.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2009.133 ; gain = 530.375 ; free physical = 6442 ; free virtual = 11212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2009.133 ; gain = 530.375 ; free physical = 6442 ; free virtual = 11212
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "maybe_bram:/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2009.133 ; gain = 530.375 ; free physical = 6438 ; free virtual = 11207
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	               2K Bit	(256 X 8 bit)          RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3840 (col length:120)
BRAMs: 4320 (col length: RAMB18 480 RAMB36 240)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "top/maybe_bram/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-7129] Port led[1] in module top is either unconnected or has no load
INFO: [Synth 8-6904] The RAM "top/maybe_bram/ram_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3042.648 ; gain = 1563.891 ; free physical = 5378 ; free virtual = 10151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------+-----------+----------------------+--------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------+-----------+----------------------+--------------+
|top         | maybe_bram/ram_reg | Implied   | 256 x 8              | RAM64M8 x 8  | 
+------------+--------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3042.648 ; gain = 1563.891 ; free physical = 5378 ; free virtual = 10151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------------+-----------+----------------------+--------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------+-----------+----------------------+--------------+
|top         | maybe_bram/ram_reg | Implied   | 256 x 8              | RAM64M8 x 8  | 
+------------+--------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3042.648 ; gain = 1563.891 ; free physical = 5378 ; free virtual = 10151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3042.648 ; gain = 1563.891 ; free physical = 5376 ; free virtual = 10150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3042.648 ; gain = 1563.891 ; free physical = 5376 ; free virtual = 10150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3042.648 ; gain = 1563.891 ; free physical = 5376 ; free virtual = 10150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3042.648 ; gain = 1563.891 ; free physical = 5376 ; free virtual = 10150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3042.648 ; gain = 1563.891 ; free physical = 5376 ; free virtual = 10150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3042.648 ; gain = 1563.891 ; free physical = 5376 ; free virtual = 10150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     3|
|3     |LUT2     |     6|
|4     |LUT3     |    14|
|5     |LUT4     |     3|
|6     |LUT5     |     3|
|7     |LUT6     |    15|
|8     |RAM64M8  |     4|
|9     |RAM64X1D |     4|
|10    |FDRE     |    32|
|11    |IBUF     |     3|
|12    |OBUF     |     1|
|13    |OBUFT    |     1|
+------+---------+------+

Report Instance Areas: 
+------+-------------+-----------+------+
|      |Instance     |Module     |Cells |
+------+-------------+-----------+------+
|1     |top          |           |    90|
|2     |  counter    |counter    |    58|
|3     |  maybe_bram |maybe_bram |    26|
+------+-------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3042.648 ; gain = 1563.891 ; free physical = 5376 ; free virtual = 10150
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3042.648 ; gain = 1563.891 ; free physical = 5376 ; free virtual = 10150
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3042.656 ; gain = 1563.891 ; free physical = 5378 ; free virtual = 10152
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.656 ; gain = 0.000 ; free physical = 5667 ; free virtual = 10441
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3248.543 ; gain = 0.000 ; free physical = 5513 ; free virtual = 10287
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

Synth Design complete | Checksum: 7287bb4
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3248.543 ; gain = 1785.727 ; free physical = 5513 ; free virtual = 10287
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2638.437; main = 2481.896; forked = 398.227
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4052.297; main = 3248.543; forked = 1033.672
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3272.555 ; gain = 0.000 ; free physical = 5515 ; free virtual = 10289
INFO: [Common 17-1381] The checkpoint '/home/charlielinux/Workspace/hwpq_qw2246/BRAM_tree/vivado_bram_tree/vivado_bram_tree.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 09:34:50 2024...
