msgid ""
msgstr ""
"Project-Id-Version: \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2023-02-09 11:04+0000\n"
"PO-Revision-Date: \n"
"Last-Translator: \n"
"Language-Team: \n"
"Language: es_ES\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Plural-Forms: nplurals=2; plural=(n != 1);\n"
"X-Generator: Poedit 3.0.1\n"
"X-Poedit-Basepath: ..\n"
"X-Poedit-SearchPath-0: translation.js\n"

#: translation.js:10 translation.js:445
msgid "Regs"
msgstr "Regs"

#: translation.js:11
msgid "SRegs"
msgstr "SRegs"

#: translation.js:12
msgid "SRegs-ld"
msgstr "SRegs-ld"

#: translation.js:13 translation.js:448
msgid "02-bits"
msgstr "02-bits"

#: translation.js:14 translation.js:449
#, fuzzy
msgid "03-bits"
msgstr "02-bits"

#: translation.js:15 translation.js:450
msgid "04-bits"
msgstr "04-bits"

#: translation.js:16 translation.js:451
#, fuzzy
msgid "05-bits"
msgstr "02-bits"

#: translation.js:17 translation.js:452
#, fuzzy
msgid "06-bits"
msgstr "16-bits"

#: translation.js:18 translation.js:453
#, fuzzy
msgid "07-bits"
msgstr "02-bits"

#: translation.js:19 translation.js:454
msgid "08-bits"
msgstr "08-bits"

#: translation.js:20 translation.js:455
#, fuzzy
msgid "09-bits"
msgstr "02-bits"

#: translation.js:21 translation.js:456
#, fuzzy
msgid "10-bits"
msgstr "02-bits"

#: translation.js:22 translation.js:457
#, fuzzy
msgid "11-bits"
msgstr "02-bits"

#: translation.js:23 translation.js:458
#, fuzzy
msgid "12-bits"
msgstr "02-bits"

#: translation.js:24 translation.js:459
#, fuzzy
msgid "13-bits"
msgstr "02-bits"

#: translation.js:25 translation.js:460
#, fuzzy
msgid "14-bits"
msgstr "04-bits"

#: translation.js:26 translation.js:461
#, fuzzy
msgid "15-bits"
msgstr "02-bits"

#: translation.js:27 translation.js:462
msgid "16-bits"
msgstr "16-bits"

#: translation.js:28 translation.js:463
#, fuzzy
msgid "17-bits"
msgstr "02-bits"

#: translation.js:29 translation.js:464
#, fuzzy
msgid "18-bits"
msgstr "08-bits"

#: translation.js:30 translation.js:465
#, fuzzy
msgid "19-bits"
msgstr "02-bits"

#: translation.js:31 translation.js:466
#, fuzzy
msgid "20-bits"
msgstr "02-bits"

#: translation.js:32 translation.js:467
#, fuzzy
msgid "21-bits"
msgstr "02-bits"

#: translation.js:33 translation.js:468
#, fuzzy
msgid "22-bits"
msgstr "02-bits"

#: translation.js:34 translation.js:469
#, fuzzy
msgid "23-bits"
msgstr "02-bits"

#: translation.js:35 translation.js:470
#, fuzzy
msgid "24-bits"
msgstr "04-bits"

#: translation.js:36 translation.js:471
#, fuzzy
msgid "25-bits"
msgstr "02-bits"

#: translation.js:37 translation.js:472
#, fuzzy
msgid "26-bits"
msgstr "16-bits"

#: translation.js:38 translation.js:473
#, fuzzy
msgid "27-bits"
msgstr "02-bits"

#: translation.js:39 translation.js:474
#, fuzzy
msgid "28-bits"
msgstr "08-bits"

#: translation.js:40 translation.js:475
#, fuzzy
msgid "29-bits"
msgstr "02-bits"

#: translation.js:41 translation.js:476
#, fuzzy
msgid "30-bits"
msgstr "02-bits"

#: translation.js:42 translation.js:477
#, fuzzy
msgid "31-bits"
msgstr "02-bits"

#: translation.js:43 translation.js:478
msgid "32-bits"
msgstr "32-bits"

#: translation.js:44 translation.js:84 translation.js:104 translation.js:132
#: translation.js:176
msgid "Blocks"
msgstr ""

#: translation.js:45
msgid "Reg-rst-verilog"
msgstr ""

#: translation.js:46
msgid ""
"Reg-rst-02-verilog: Two bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""

#: translation.js:47
msgid "Reg-verilog"
msgstr ""

#: translation.js:48
msgid ""
"Reg-02-verilog: Two bits Register with load input. Verilog implementation"
msgstr ""

#: translation.js:49 translation.js:78 translation.js:80 translation.js:85
#: translation.js:94 translation.js:105 translation.js:114 translation.js:133
#: translation.js:142 translation.js:177 translation.js:190 translation.js:483
#: translation.js:758
msgid "Sys-reg-rst"
msgstr ""

#: translation.js:50
msgid ""
"Sys-reg-rst-02-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""

#: translation.js:51 translation.js:82 translation.js:87 translation.js:98
#: translation.js:100 translation.js:102 translation.js:107 translation.js:118
#: translation.js:120 translation.js:122 translation.js:124 translation.js:126
#: translation.js:128 translation.js:130 translation.js:135 translation.js:146
#: translation.js:148 translation.js:150 translation.js:152 translation.js:154
#: translation.js:156 translation.js:158 translation.js:160 translation.js:162
#: translation.js:164 translation.js:166 translation.js:168 translation.js:170
#: translation.js:172 translation.js:174 translation.js:179 translation.js:481
#: translation.js:734 translation.js:741 translation.js:748 translation.js:757
msgid "Sys-reg"
msgstr ""

#: translation.js:52
msgid "Sys-reg-02: Two bits system register"
msgstr ""

#: translation.js:53 translation.js:181 translation.js:480 translation.js:756
msgid "Reg-rst"
msgstr "Reg-rst"

#: translation.js:54
msgid "Reg-rst-02: Two bits Register with load and reset inputs"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:55
msgid "2-to-1 Multplexer (2-bit channels)"
msgstr ""

#: translation.js:56
msgid "2-to-1 Multplexer (1-bit channels)"
msgstr ""

#: translation.js:57
msgid "OR2: Two bits input OR gate"
msgstr ""

#: translation.js:58
msgid "Two bits input And gate"
msgstr ""

#: translation.js:59
msgid "NOT gate (Verilog implementation)"
msgstr ""

#: translation.js:60
msgid "Bus2-Join-all: Joint two wires into a 2-bits Bus"
msgstr ""

#: translation.js:61
msgid "Bus2-Split-all: Split the 2-bits bus into two wires"
msgstr ""

#: translation.js:62
msgid "Sys-reg-rst-02: Two bits system register with reset"
msgstr ""

#: translation.js:63
msgid "Generic: 2-bits generic constant (0,1,2,3)"
msgstr ""

#: translation.js:64
msgid "Channel A"
msgstr ""

#: translation.js:65
msgid "Channel B"
msgstr ""

#: translation.js:66
msgid "Input"
msgstr ""

#: translation.js:67
msgid "Output"
msgstr ""

#: translation.js:68 translation.js:89 translation.js:109 translation.js:137
#: translation.js:188 translation.js:479 translation.js:525 translation.js:559
#: translation.js:626 translation.js:755
msgid "Reg"
msgstr ""

#: translation.js:69
msgid "Reg-02: Two bits Register with load input"
msgstr ""

#: translation.js:70 translation.js:482
msgid "Sys-reg-dff"
msgstr ""

#: translation.js:71
msgid ""
"Sys-reg-dff-02: Two bits system register implemented directly from two D "
"Flip-Flops"
msgstr ""

#: translation.js:72
msgid ""
"System - D Flip-flop. Capture data every system clock cycle. Verilog "
"implementation"
msgstr ""

#: translation.js:73
msgid "Parameter: Initial value"
msgstr ""

#: translation.js:74
msgid "System clock"
msgstr ""

#: translation.js:75
msgid "Input data"
msgstr ""

#: translation.js:76
msgid ""
"# D Flip-Flop  (system)\n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""

#: translation.js:77
msgid "Not connected"
msgstr ""

#: translation.js:79
msgid "2-to-1 Multplexer (2-bit channels). Verilog implementation"
msgstr ""

#: translation.js:81
msgid ""
"Sys-reg-rst-03-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""

#: translation.js:83
msgid "Sys-reg-3: 3 bits system register"
msgstr ""

#: translation.js:86
msgid ""
"Sys-reg-rst-04-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""

#: translation.js:88
msgid "Sys-reg-4: 4 bits system register"
msgstr ""

#: translation.js:90
msgid "Reg-4: 4 bits Register with load input"
msgstr ""

#: translation.js:91
msgid "2-to-1 Multplexer (4-bit channels)"
msgstr ""

#: translation.js:92
msgid "Bus4-Join-all: Join all the wires into a 4-bits Bus"
msgstr ""

#: translation.js:93
msgid "Bus4-Split-all: Split the 4-bits bus into its wires"
msgstr ""

#: translation.js:95
#, fuzzy
msgid "Sys-reg-rst-04: Two bits system register with reset"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:96
msgid "2-to-1 Multplexer (4-bit channels). Verilog implementation"
msgstr ""

#: translation.js:97
msgid "Generic: 4-bits generic constant (0-15)"
msgstr ""

#: translation.js:99
msgid "Sys-reg-5: 5 bits system register"
msgstr ""

#: translation.js:101
msgid "Sys-reg-6: 6 bits system register"
msgstr ""

#: translation.js:103
msgid "Sys-reg-7: 7 bits system register"
msgstr ""

#: translation.js:106
#, fuzzy
msgid ""
"Sys-reg-rst-08-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:108
msgid "Sys-reg-8: 8 bits system register"
msgstr ""

#: translation.js:110
msgid "Reg-8: 8 bits Register with load input"
msgstr ""

#: translation.js:111
msgid "2-to-1 Multplexer (8-bit channels)"
msgstr ""

#: translation.js:112
msgid "Bus8-Join-half: Join the two same halves into an 8-bits Bus"
msgstr ""

#: translation.js:113
msgid "Bus8-Split-half: Split the 8-bits bus into two buses of the same size"
msgstr ""

#: translation.js:115
#, fuzzy
msgid "Sys-reg-rst-8: 8 bits system register with reset"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:116
msgid "2-to-1 Multplexer (8-bit channels). Verilog implementation"
msgstr ""

#: translation.js:117
msgid "Generic: 8-bits generic constant (0-255)"
msgstr ""

#: translation.js:119
msgid "Sys-reg-9: 9 bits system register"
msgstr ""

#: translation.js:121
msgid "Sys-reg-10: 10 bits system register"
msgstr ""

#: translation.js:123
msgid "Sys-reg-11: 11 bits system register"
msgstr ""

#: translation.js:125
msgid "Sys-reg-12: 12 bits system register"
msgstr ""

#: translation.js:127
msgid "Sys-reg-13: 13 bits system register"
msgstr ""

#: translation.js:129
msgid "Sys-reg-14: 14 bits system register"
msgstr ""

#: translation.js:131
msgid "Sys-reg-15: 15 bits system register"
msgstr ""

#: translation.js:134
#, fuzzy
msgid ""
"Sys-reg-rst-16-verilog: 16 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:136
msgid "Sys-reg-16: 16 bits system register"
msgstr ""

#: translation.js:138
msgid "Reg-16: 16 bits Register with load input"
msgstr ""

#: translation.js:139
msgid "2-to-1 Multplexer (16-bit channels)"
msgstr ""

#: translation.js:140
msgid "Bus16-Split-half: Split the 16-bits bus into two buses of the same size"
msgstr ""

#: translation.js:141
msgid "Bus16-Join-half: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:143
#, fuzzy
msgid "Sys-reg-rst-16: 16 bits system register with reset"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:144
msgid "2-to-1 Multplexer (16-bit channels). Verilog implementation"
msgstr ""

#: translation.js:145
msgid "Generic: 16-bits generic constant"
msgstr ""

#: translation.js:147
msgid "Sys-reg-17: 17 bits system register"
msgstr ""

#: translation.js:149
msgid "Sys-reg-18: 18 bits system register"
msgstr ""

#: translation.js:151
msgid "Sys-reg-19: 19 bits system register"
msgstr ""

#: translation.js:153
msgid "Sys-reg-20: 20 bits system register"
msgstr ""

#: translation.js:155
msgid "Sys-reg-21: 21 bits system register"
msgstr ""

#: translation.js:157
msgid "Sys-reg-22: 22 bits system register"
msgstr ""

#: translation.js:159
msgid "Sys-reg-23: 23 bits system register"
msgstr ""

#: translation.js:161
msgid "Sys-reg-24: 24 bits system register"
msgstr ""

#: translation.js:163
msgid "Sys-reg-25: 25 bits system register"
msgstr ""

#: translation.js:165
msgid "Sys-reg-26: 26 bits system register"
msgstr ""

#: translation.js:167
msgid "Sys-reg-27: 27 bits system register"
msgstr ""

#: translation.js:169
msgid "Sys-reg-28: 28 bits system register"
msgstr ""

#: translation.js:171
msgid "Sys-reg-29: 29 bits system register"
msgstr ""

#: translation.js:173
msgid "Sys-reg-30: 30 bits system register"
msgstr ""

#: translation.js:175
msgid "Sys-reg-31: 31 bits system register"
msgstr ""

#: translation.js:178
#, fuzzy
msgid ""
"Sys-reg-rst-32-verilog: 32 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:180
msgid "Sys-reg-32: 32 bits system register"
msgstr ""

#: translation.js:182
msgid "Reg-rst-32: 32 bits Register with load and reset inputs"
msgstr ""

#: translation.js:183
msgid "Sys-reg-rst-32: 32 bits system register with reset"
msgstr ""

#: translation.js:184
msgid "2-to-1 Multplexer (32-bit channels)"
msgstr ""

#: translation.js:185
msgid "Bus32-Join-quarter: Join the four buses into an 32-bits Bus"
msgstr ""

#: translation.js:186
msgid "Bus32-Split-quarter: Split the 32-bits bus into four buses of 8 wires"
msgstr ""

#: translation.js:187
msgid "Generic: 32-bits generic constant"
msgstr ""

#: translation.js:189
msgid "Reg-32: 32 bits Register with load input"
msgstr ""

#: translation.js:191
msgid "2-to-1 Multplexer (32-bit channels). Verilog implementation"
msgstr ""

#: translation.js:192 translation.js:193 translation.js:772 translation.js:773
msgid "02-Bits"
msgstr ""

#: translation.js:194 translation.js:241 translation.js:774 translation.js:818
msgid "Left"
msgstr ""

#: translation.js:195 translation.js:242 translation.js:775 translation.js:819
msgid "Right"
msgstr ""

#: translation.js:196 translation.js:223 translation.js:243 translation.js:260
msgid "Verilog"
msgstr "Verilog"

#: translation.js:197 translation.js:777
msgid "SregL-ld-rst"
msgstr ""

#: translation.js:198
msgid ""
"SregL-ld-rst-02: Two bits Shift register to the left with load and reset "
"inputs"
msgstr ""

#: translation.js:199
msgid "SL1: Shift  a 2-bit value one bit left. LSB is filled with "
msgstr ""

#: translation.js:200
msgid ""
"Combinational  \n"
"Shift-right"
msgstr ""

#: translation.js:201 translation.js:776
msgid "SregL-ld"
msgstr ""

#: translation.js:202
msgid "SregL-ld-02: Two bits Shift register to the left with load input"
msgstr ""

#: translation.js:203
msgid ""
"Combinational  \n"
"Shift-left"
msgstr ""

#: translation.js:204 translation.js:779
msgid "Sys-SregL-ld-rst"
msgstr ""

#: translation.js:205
msgid ""
"Sys-SregL-ld-rst-02: Two bits System Shift register to the left, with load "
"and reset"
msgstr ""

#: translation.js:206
msgid ""
"Data to load from the  \n"
"outside"
msgstr ""

#: translation.js:207
msgid "Shifted internal data"
msgstr ""

#: translation.js:208
msgid "Mux-2-1"
msgstr ""

#: translation.js:209
msgid ""
"Selects which data to load  \n"
"into the register:  \n"
"* load=0: Shifted data\n"
"* load=1: External data"
msgstr ""

#: translation.js:210
msgid "Load external data"
msgstr ""

#: translation.js:211
msgid "External data"
msgstr ""

#: translation.js:212
msgid "Serial input"
msgstr ""

#: translation.js:213 translation.js:778
msgid "Sys-SregL-ld"
msgstr ""

#: translation.js:214
msgid "Sys-SregL-ld-02: Two bits System Shift register to the left, with load"
msgstr ""

#: translation.js:215
msgid "SregL-ld-rst-verilog"
msgstr ""

#: translation.js:216
msgid ""
"SregL-ld-rst-02-verilog: Two bits Shift register to the left with load and "
"reset inputs. Verilog implementation"
msgstr ""

#: translation.js:217
msgid "SregL-ld-verilog"
msgstr ""

#: translation.js:218
msgid ""
"SregL-ld-02-verilog: Two bits Shift register to the left with load input. "
"Verilog implementation"
msgstr ""

#: translation.js:219
msgid "Sys-SregL-ld-rst-verilog"
msgstr ""

#: translation.js:220
msgid ""
"Sys-SregL-ld-02-verilog: Two bits System Shift register to the left, with "
"load and reset. Verilog implementation"
msgstr ""

#: translation.js:221
msgid "Sys-SregL-ld-verilog"
msgstr ""

#: translation.js:222
msgid ""
"Sys-SregL-ld-02-verilog: Two bits System Shift register to the left, with "
"load. Verilog implementation"
msgstr ""

#: translation.js:224 translation.js:802
msgid "SregR-ld-rst"
msgstr ""

#: translation.js:225
msgid ""
"SregR-ld-rst-02: Two bits Shift register to the right with load and reset "
"inputs"
msgstr ""

#: translation.js:226
msgid "SR1: Shift  a 2-bit value one bit right. MSB is filled with in"
msgstr ""

#: translation.js:227 translation.js:801
msgid "SregR-ld"
msgstr ""

#: translation.js:228
msgid "SregR-ld-02: Two bits Shift register to the right with load input"
msgstr ""

#: translation.js:229 translation.js:804
msgid "Sys-SregR-ld-rst"
msgstr ""

#: translation.js:230
msgid ""
"Sys-SregR-ld-rst-02: Two bits System Shift register to the right, with reset "
"and load"
msgstr ""

#: translation.js:231 translation.js:803
msgid "Sys-SregR-ld"
msgstr ""

#: translation.js:232
msgid "Sys-SregR-ld-02: Two bits System Shift register to the right, with load"
msgstr ""

#: translation.js:233
msgid "SregR-ld-rst-verilog"
msgstr ""

#: translation.js:234
msgid ""
"SregR-ld-rst-02-verilog: Two bits Shift register to the right with load and "
"reset inputs. Verilog implementation"
msgstr ""

#: translation.js:235
msgid "SregR-ld-verilog"
msgstr ""

#: translation.js:236
msgid ""
"SregR-ld-rst-02-verilog: Two bits Shift register to the right with load "
"input. Verilog implementation"
msgstr ""

#: translation.js:237
msgid "Sys-SregR-ld-rst-verilog"
msgstr ""

#: translation.js:238
msgid ""
"Sys-SregR-ld-rst-02-verilog: Two bits System Shift register to the right, "
"with reset and load. Verilog implementation"
msgstr ""

#: translation.js:239
msgid "Sys-SregR-ld-verilog"
msgstr ""

#: translation.js:240
msgid ""
"Sys-SregR-ld-02-verilog: Two bits System Shift register to the right, with "
"load. Verilog implementation"
msgstr ""

#: translation.js:244 translation.js:821
msgid "SregL-rst"
msgstr ""

#: translation.js:245
msgid "SregL-rst-02: Two bits Shift register to the left, with reset"
msgstr ""

#: translation.js:246 translation.js:820
msgid "SregL"
msgstr ""

#: translation.js:247
msgid "SregL-02: Two bits Shift register to the left"
msgstr ""

#: translation.js:248
msgid "Sys-SregL-rst"
msgstr ""

#: translation.js:249
msgid ""
"Sys-SregL-rst-02: Two bits System Shift register to the left, with reset"
msgstr ""

#: translation.js:250
msgid "Sys-SregL"
msgstr ""

#: translation.js:251
msgid "Sys-SregL-02: Two bits System Shift register to the left"
msgstr ""

#: translation.js:252
msgid "SregL-rst-verilog"
msgstr ""

#: translation.js:253
msgid ""
"SregL-rst-02-verilog: Two bits Shift register to the left, with reset. "
"Verilog implementation"
msgstr ""

#: translation.js:254
msgid "SregL-verilog"
msgstr ""

#: translation.js:255
msgid ""
"SregL-02-verilog: Two bits Shift register to the left. Verilog iplementation"
msgstr ""

#: translation.js:256
msgid "Sys-SregL-rst-verilog"
msgstr ""

#: translation.js:257
msgid ""
"Sys-SregL-rst-02-verilog: Two bits System Shift register to the left, with "
"reset. Verilog implementation"
msgstr ""

#: translation.js:258
msgid "Sys-SregL-verilog"
msgstr ""

#: translation.js:259
msgid ""
"Sys-SregL-02: Two bits System Shift register to the left. Verilog "
"implementation"
msgstr ""

#: translation.js:261 translation.js:837
msgid "SregR-rst"
msgstr ""

#: translation.js:262
msgid "SregR-rst-02: Two bits Shift register to the right, with reset"
msgstr ""

#: translation.js:263 translation.js:836
msgid "SregR"
msgstr ""

#: translation.js:264
msgid "SregR-02: Two bits Shift register to the right"
msgstr ""

#: translation.js:265
msgid "Sys-SregR-rst"
msgstr ""

#: translation.js:266
msgid ""
"Sys-SregR-rst-02: Two bits System Shift register to the right, with reset"
msgstr ""

#: translation.js:267
msgid "Sys-SregR"
msgstr ""

#: translation.js:268
msgid "Sys-SregR-02: Two bits System Shift register to the right"
msgstr ""

#: translation.js:269
msgid "SregR-rst-verilog"
msgstr ""

#: translation.js:270
msgid ""
"SregR-rst-02-verilog: Two bits Shift register to the right, with reset. "
"Verilog implementation"
msgstr ""

#: translation.js:271
msgid "SregR-verilog"
msgstr ""

#: translation.js:272
msgid ""
"SregR-02-verilog: Two bits Shift register to the right. Verilog "
"implementation"
msgstr ""

#: translation.js:273
msgid "Sys-SregR-rst-verilog"
msgstr ""

#: translation.js:274
msgid ""
"Sys-SregR-rst-02-verilog: Two bits System Shift register to the right, with "
"reset. Verilog implementation"
msgstr ""

#: translation.js:275
msgid "Sys-SregR-verilog"
msgstr ""

#: translation.js:276
msgid ""
"Sys-SregR-02-verilog: Two bits System Shift register to the right. Verilog "
"implementation"
msgstr ""

#: translation.js:277
msgid "TESTs"
msgstr ""

#: translation.js:278
msgid "00-Index"
msgstr ""

#: translation.js:279
msgid "System - D Flip-flop. Capture data every system clock cycle"
msgstr ""

#: translation.js:280
msgid "# INDEX: IceRegs Collection"
msgstr ""

#: translation.js:281
msgid "## Regs"
msgstr ""

#: translation.js:282
msgid "### 2-bits"
msgstr ""

#: translation.js:283
msgid "## SRegs"
msgstr ""

#: translation.js:284
msgid "### 3-bits"
msgstr ""

#: translation.js:285
msgid "### 4-bits"
msgstr ""

#: translation.js:286
msgid "### 5-bits"
msgstr ""

#: translation.js:287
msgid "### 6-bits"
msgstr ""

#: translation.js:288
msgid "### 7-bits"
msgstr ""

#: translation.js:289
msgid "### 16-bits"
msgstr ""

#: translation.js:290
msgid "### 8-bits"
msgstr ""

#: translation.js:291
msgid "### 32-bits"
msgstr ""

#: translation.js:292
msgid ""
"Sys-reg-dff  \n"
"(Didactic purposes)"
msgstr ""

#: translation.js:293
msgid "## SRegs-ld"
msgstr ""

#: translation.js:294
#, fuzzy
msgid "### 12-bits"
msgstr "02-bits"

#: translation.js:295
#, fuzzy
msgid "### 20-bits"
msgstr "02-bits"

#: translation.js:296
#, fuzzy
msgid "### 24-bits"
msgstr "02-bits"

#: translation.js:297
#, fuzzy
msgid "### 28-bits"
msgstr "02-bits"

#: translation.js:298
#, fuzzy
msgid "### 31-bits"
msgstr "02-bits"

#: translation.js:299
#, fuzzy
msgid "### 30-bits"
msgstr "02-bits"

#: translation.js:300
#, fuzzy
msgid "### 29-bits"
msgstr "02-bits"

#: translation.js:301
#, fuzzy
msgid "### 27-bits"
msgstr "02-bits"

#: translation.js:302
#, fuzzy
msgid "### 26-bits"
msgstr "02-bits"

#: translation.js:303
#, fuzzy
msgid "### 25-bits"
msgstr "02-bits"

#: translation.js:304
#, fuzzy
msgid "### 23-bits"
msgstr "02-bits"

#: translation.js:305
#, fuzzy
msgid "### 22-bits"
msgstr "02-bits"

#: translation.js:306
#, fuzzy
msgid "### 21-bits"
msgstr "02-bits"

#: translation.js:307
#, fuzzy
msgid "### 19-bits"
msgstr "02-bits"

#: translation.js:308
#, fuzzy
msgid "### 18-bits"
msgstr "02-bits"

#: translation.js:309
#, fuzzy
msgid "### 17-bits"
msgstr "02-bits"

#: translation.js:310
#, fuzzy
msgid "### 15-bits"
msgstr "02-bits"

#: translation.js:311
#, fuzzy
msgid "### 14-bits"
msgstr "02-bits"

#: translation.js:312
#, fuzzy
msgid "### 13-bits"
msgstr "02-bits"

#: translation.js:313
#, fuzzy
msgid "### 11-bits"
msgstr "02-bits"

#: translation.js:314
#, fuzzy
msgid "### 10-bits"
msgstr "02-bits"

#: translation.js:315
#, fuzzy
msgid "### 9-bits"
msgstr "02-bits"

#: translation.js:316
msgid "01-Sys-Regs-two-values"
msgstr ""

#: translation.js:317
msgid "Button-tic: Configurable button that emits a tic when it is pressed"
msgstr ""

#: translation.js:318
msgid ""
"Rising-edge detector. It generates a 1-period pulse (tic) when a rising edge "
"is detected on the input"
msgstr ""

#: translation.js:319
msgid "D Flip-flop (verilog implementation)"
msgstr ""

#: translation.js:320
msgid "Configurable button (pull-up on/off. Not on/off)"
msgstr ""

#: translation.js:321
msgid "FPGA internal pull-up configuration on the input port"
msgstr ""

#: translation.js:322
msgid "Remove the rebound on a mechanical switch"
msgstr ""

#: translation.js:323
msgid "1bit register (implemented in verilog)"
msgstr ""

#: translation.js:324
msgid "16-bits Syscounter with reset"
msgstr ""

#: translation.js:325
msgid "DFF-rst-x16: 16 D flip-flops in paralell with reset"
msgstr ""

#: translation.js:326
msgid "DFF-rst-x04: Three D flip-flops in paralell with reset"
msgstr ""

#: translation.js:327
msgid "DFF-rst-x01: D Flip flop with reset input. When rst=1, the DFF is 0"
msgstr ""

#: translation.js:328
msgid ""
"Bus16-Split-quarter: Split the 16-bits bus into four buses of the same size"
msgstr ""

#: translation.js:329
msgid "Bus16-Join-quarter: Join the four same buses into an 16-bits Bus"
msgstr ""

#: translation.js:330
msgid "Inc1-16bit: Increment a 16-bits number by one"
msgstr ""

#: translation.js:331
msgid "AdderK-16bit: Adder of 16-bit operand and 16-bit constant"
msgstr ""

#: translation.js:332
msgid "Adder-16bits: Adder of two operands of 16 bits"
msgstr ""

#: translation.js:333
msgid "Adder-8bits: Adder of two operands of 8 bits"
msgstr ""

#: translation.js:334
msgid "Adder-4bits: Adder of two operands of 4 bits"
msgstr ""

#: translation.js:335
msgid "Adder-1bit: Adder of two operands of 1 bit"
msgstr ""

#: translation.js:336
msgid "AdderC-1bit: Adder of two operands of 1 bit plus the carry in"
msgstr ""

#: translation.js:337
msgid "XOR gate: two bits input xor gate"
msgstr ""

#: translation.js:338
msgid "Constant bit 0"
msgstr ""

#: translation.js:339
msgid "AdderC-4bits: Adder of two operands of 4 bits and Carry in"
msgstr ""

#: translation.js:340
msgid "AdderC-8bits: Adder of two operands of 8 bits and Carry in"
msgstr ""

#: translation.js:341
msgid ""
"Edges detector. It generates a 1-period pulse (tic) when either a rising "
"edge or a falling edge is detected on the input"
msgstr ""

#: translation.js:342
msgid "Sync 1-bit input with the system clock domain"
msgstr ""

#: translation.js:343
msgid ""
"Select positive or negative logic for the input (0=positive, 1=negative)"
msgstr ""

#: translation.js:344
msgid "1-bit generic constant (0/1)"
msgstr ""

#: translation.js:345
msgid ""
"Data Ledoscope. 2 samples of 2bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:346
msgid "Generic component with clk input"
msgstr ""

#: translation.js:347
msgid "Reg: 1-Bit register"
msgstr ""

#: translation.js:348
msgid "2-to-1 Multplexer (1-bit channels). Fippled version"
msgstr ""

#: translation.js:349
msgid ""
"System TFF with toggle input: It toogles on every system cycle if the input "
"is active"
msgstr ""

#: translation.js:350
msgid "RS-FF-set. RS Flip-flop with priority set"
msgstr ""

#: translation.js:351
msgid "Constant bit 1"
msgstr ""

#: translation.js:352
msgid ""
"## Example. Sys-Reg: Two values\n"
"\n"
"This circuit generates two values of 2-bts: 2 and 1. The first value (1)  is "
"generated at cycle 0 and the  \n"
"second value (2) at cycle 1 \n"
"The two captured values can be observed with the Data LEDOscope"
msgstr ""

#: translation.js:353
msgid "Initial value: cycle 0"
msgstr ""

#: translation.js:354
msgid "2-bits Sys-Reg"
msgstr ""

#: translation.js:355
msgid ""
"## Meassure with LEDOSCOPE-data\n"
"\n"
"It stores two samples taken at the first two cycles  \n"
"(cycle 0 and cycle 1)"
msgstr ""

#: translation.js:356
msgid ""
"Select the 2-bit sample to show  \n"
"on the LEDs (sample 0 or sample 1)"
msgstr ""

#: translation.js:357
msgid "Showing the sample 0"
msgstr ""

#: translation.js:358
msgid "Value for cycles >= 1"
msgstr ""

#: translation.js:359
msgid "Button state signal"
msgstr ""

#: translation.js:360
msgid "Tic: button pressed"
msgstr ""

#: translation.js:361
msgid "Rising edge detector"
msgstr ""

#: translation.js:362
msgid "Pull up on/off"
msgstr ""

#: translation.js:363
msgid "Not on/off"
msgstr ""

#: translation.js:364
msgid ""
"## Rising edge detector\n"
"\n"
"It generates a 1-period pulse (tic) when a rising edge is detected on the  \n"
"input signal"
msgstr ""

#: translation.js:365
msgid "Input signal"
msgstr ""

#: translation.js:366
msgid ""
"Current signal  \n"
"state"
msgstr ""

#: translation.js:367
msgid ""
"Signal state in the previous  \n"
"clock cycle"
msgstr ""

#: translation.js:368
msgid ""
"If the current signal is 1 and its value in  \n"
"the previous clock cycle was 0, it means  \n"
"that a rising edge has been detected!  \n"
"The output es 1\n"
"\n"
"In any other case the output is 0"
msgstr ""

#: translation.js:369
msgid ""
"**Delay**: 0 clock cycles \n"
"\n"
"There is no delay between the arrival of a rising edge  \n"
"and its detection"
msgstr ""

#: translation.js:370
msgid ""
"# D Flip-Flop  \n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""

#: translation.js:371
msgid ""
"Internal pull-up  \n"
"* 0: OFF\n"
"* 1: ON"
msgstr ""

#: translation.js:372
msgid "Synchronization stage"
msgstr ""

#: translation.js:373
msgid ""
"Normalization stage\n"
"\n"
"* 0: Wire\n"
"* 1: signal inverted"
msgstr ""

#: translation.js:374
msgid "Debouncing stage"
msgstr ""

#: translation.js:375
msgid ""
"### Pull-up parameter:\n"
"\n"
"0: No pull-up  \n"
"1: Pull-up activated"
msgstr ""

#: translation.js:376
msgid ""
"Only an FPGA pin can  \n"
"be connected here!!!"
msgstr ""

#: translation.js:377
msgid ""
"The pull-up is connected  \n"
"by default"
msgstr ""

#: translation.js:378
msgid "Edge detector"
msgstr ""

#: translation.js:379
msgid ""
"Whenever there is a change in  \n"
"the input, the counter is started"
msgstr ""

#: translation.js:380
msgid ""
"If the counter reaches it maximum  \n"
"value, the input is considered stable  \n"
"and it is captured"
msgstr ""

#: translation.js:381
msgid ""
"### Time calculation\n"
"\n"
"For CLK=12MHZ, a 16-bit counter reaches its  \n"
"maximum every 2 ** 16 * 1/F = 5.5ms aprox  \n"
"IF more time is needed for debouncing,  \n"
"use a counter with more bits (17, 18...)"
msgstr ""

#: translation.js:382
msgid ""
"## Debouncer  \n"
"\n"
"A value is considered stable when  \n"
"there is no changes during 5.5ms  \n"
"aprox. When a value is stable it is  \n"
"captured on the output flip-flop"
msgstr ""

#: translation.js:383
msgid "Stable output"
msgstr ""

#: translation.js:384
msgid "Counter"
msgstr ""

#: translation.js:385
msgid "Initial value"
msgstr ""

#: translation.js:386
msgid ""
"Reset input: Active high  \n"
"When rst = 1, the DFF is reset to 0"
msgstr ""

#: translation.js:387
msgid "Data input"
msgstr ""

#: translation.js:388
msgid ""
"Initial default  \n"
"value: 0"
msgstr ""

#: translation.js:389
msgid ""
"## Edges detector\n"
"\n"
"It generates a 1-period pulse (tic) when an edge (Rising or falling) is "
"detected on the  \n"
"input signal"
msgstr ""

#: translation.js:390
msgid ""
"The output is 1 if the current value is 1 and the  \n"
"previous 0, or if the current value is 0 and the  \n"
"previous 1\n"
msgstr ""

#: translation.js:391
msgid "In any other case the output is 0"
msgstr ""

#: translation.js:392
msgid ""
"When k=0, it works like a wire  \n"
"(The output is equal to the input)  \n"
"When k=1, it act as a not gate\n"
"(The output is the inverse of the input)"
msgstr ""

#: translation.js:393
msgid ""
"### Truth table for XOR\n"
"\n"
"| k | input | output | function |\n"
"|---|-------|--------|----------|\n"
"| 0 | 0     |  0     | wire     |\n"
"| 0 | 1     |  1     | wire     |\n"
"| 1 | 0     |  1     | Not      |\n"
"| 1 | 1     |  0     | Not      |"
msgstr ""

#: translation.js:394
msgid ""
"Select which sample is shown  \n"
"on the LEDs"
msgstr ""

#: translation.js:395
msgid "Sample 0"
msgstr ""

#: translation.js:396
msgid ""
"The first two samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 to 1)"
msgstr ""

#: translation.js:397
msgid "Enable the capture "
msgstr ""

#: translation.js:398
msgid "This signal is 1 initially"
msgstr ""

#: translation.js:399
msgid "RS-flip-flop"
msgstr ""

#: translation.js:400
msgid "Cycle number: 0-1"
msgstr ""

#: translation.js:401
msgid ""
"The Flip-flips is reset  \n"
"at the end of cycle 3"
msgstr ""

#: translation.js:402
msgid "4-cycles with pulse"
msgstr ""

#: translation.js:403
msgid "Sample 1"
msgstr ""

#: translation.js:404
msgid ""
"Sample number currently  \n"
"displayed"
msgstr ""

#: translation.js:405
msgid "Mux 2-1"
msgstr ""

#: translation.js:406
msgid ""
"D Flip-flip\n"
"(System)"
msgstr ""

#: translation.js:407
msgid "Priority on set"
msgstr ""

#: translation.js:408
msgid "02-Sys-Regs-four-values"
msgstr ""

#: translation.js:409
msgid ""
"Data Ledoscope. 4 samples of 8bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:410
msgid "Reg-x08: 8-bits register"
msgstr ""

#: translation.js:411
msgid "Reg-x04: 4-bits register"
msgstr ""

#: translation.js:412
msgid "2-bits Syscounter"
msgstr ""

#: translation.js:413
msgid "Inc1-2bit: Increment a 2-bits number by one"
msgstr ""

#: translation.js:414
msgid "AdderK-2bit: Adder of 2-bit operand and 2-bit constant"
msgstr ""

#: translation.js:415
msgid "Adder-2bits: Adder of two operands of 2 bits"
msgstr ""

#: translation.js:416
msgid "DFF-02: Two D flip-flops in paralell"
msgstr ""

#: translation.js:417
msgid "4-to-1 Multplexer (8-bit channels)"
msgstr ""

#: translation.js:418
msgid "Counter-x02: 2-bits counter"
msgstr ""

#: translation.js:419
msgid "OR-BUS2: OR gate with 2-bits bus input"
msgstr ""

#: translation.js:420
msgid ""
"## Example. Sys-Reg: Four values\n"
"\n"
"This circuit generates four values of 8-bts: 0x80, 0x20, 0x08, and 0x02 in "
"the cycles 0,1,2 and 3 respectivelly\n"
"The four captured values can be observed with the Data LEDOscope block"
msgstr ""

#: translation.js:421
msgid "8-bits Sys-Reg"
msgstr ""

#: translation.js:422
msgid ""
"## Meassure with LEDOSCOPE-data\n"
"\n"
"It stores four samples taken at the first four cycles  \n"
"(cycle 0 - cycle 3)"
msgstr ""

#: translation.js:423
msgid ""
"Select the 8-bit sample to show  \n"
"on the LEDs"
msgstr ""

#: translation.js:424
msgid "Value for cycles >= 3"
msgstr ""

#: translation.js:425
msgid ""
"Show the stable value  \n"
"(permanent regime)"
msgstr ""

#: translation.js:426
msgid ""
"The first four samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 to 3)"
msgstr ""

#: translation.js:427
msgid "Cycle number: 0-3"
msgstr ""

#: translation.js:428
msgid "Sample 2"
msgstr ""

#: translation.js:429
msgid "Sample 3"
msgstr ""

#: translation.js:430
msgid "Priority for the set"
msgstr ""

#: translation.js:431
msgid "03-Sys-Regs-rst-two-values"
msgstr ""

#: translation.js:432
msgid ""
"start: Start signal: It goes from 1 to 0 when the system clock starts. 1 "
"cycle pulse witch"
msgstr ""

#: translation.js:433
msgid ""
"## Example 3: Stream of two 8-bit values with reset\n"
"\n"
"A string of two values, 0x55 and 0xAA is generated. Then the register  \n"
"is **reset** to its initial value (0x55) and the sequence is generated again"
msgstr ""

#: translation.js:434
msgid "Cycle 1"
msgstr ""

#: translation.js:435
msgid "Cycle 0"
msgstr ""

#: translation.js:436
msgid "Rst=1 in cycle 1"
msgstr ""

#: translation.js:437
msgid ""
"LEDOscope  \n"
"(4 samples)"
msgstr ""

#: translation.js:438
msgid ""
"Showing sample 0  \n"
"on the LEDs"
msgstr ""

#: translation.js:439
msgid ""
"The sequence is restared  \n"
"in cycle 2"
msgstr ""

#: translation.js:440
msgid ""
"| cycle 0 | cycle 1 | cycle 2 | cycle 3 |\n"
"|---------|---------|---------|---------|\n"
"|  55     |   AA    |   55    |   AA    |"
msgstr ""

#: translation.js:441
msgid "Reset"
msgstr ""

#: translation.js:442
msgid "Initial value: 1"
msgstr ""

#: translation.js:443
msgid "Initial value: 0"
msgstr ""

#: translation.js:444
msgid "Falling edge"
msgstr ""

#: translation.js:446
msgid "SReg"
msgstr ""

#: translation.js:447
msgid "SReg-ld"
msgstr ""

#: translation.js:484 translation.js:485 translation.js:491 translation.js:492
#: translation.js:496 translation.js:504 translation.js:505 translation.js:528
#: translation.js:531 translation.js:532 translation.js:538 translation.js:553
#: translation.js:562 translation.js:565 translation.js:566 translation.js:572
#: translation.js:584 translation.js:591 translation.js:599 translation.js:606
#: translation.js:613 translation.js:620 translation.js:629 translation.js:632
#: translation.js:633 translation.js:639 translation.js:651 translation.js:659
#: translation.js:667 translation.js:675 translation.js:683 translation.js:691
#: translation.js:699 translation.js:707 translation.js:714 translation.js:721
#: translation.js:728 translation.js:735 translation.js:742 translation.js:749
#: translation.js:759 translation.js:760 translation.js:766 translation.js:767
#: translation.js:780 translation.js:781 translation.js:786 translation.js:787
#: translation.js:805 translation.js:806 translation.js:811 translation.js:812
#: translation.js:824 translation.js:825 translation.js:830 translation.js:831
#: translation.js:840 translation.js:841
msgid "Alhambra-II"
msgstr ""

#: translation.js:486 translation.js:489 translation.js:493 translation.js:497
#: translation.js:500 translation.js:506 translation.js:522 translation.js:529
#: translation.js:533 translation.js:535 translation.js:539 translation.js:547
#: translation.js:554 translation.js:563 translation.js:567 translation.js:569
#: translation.js:573 translation.js:585 translation.js:592 translation.js:600
#: translation.js:607 translation.js:614 translation.js:621 translation.js:630
#: translation.js:634 translation.js:636 translation.js:640 translation.js:652
#: translation.js:660 translation.js:668 translation.js:676 translation.js:684
#: translation.js:692 translation.js:700 translation.js:708 translation.js:715
#: translation.js:722 translation.js:729 translation.js:736 translation.js:743
#: translation.js:750 translation.js:761 translation.js:764 translation.js:768
#: translation.js:770 translation.js:782 translation.js:784 translation.js:788
#: translation.js:799 translation.js:807 translation.js:809 translation.js:813
#: translation.js:816 translation.js:826 translation.js:828 translation.js:832
#: translation.js:834 translation.js:842 translation.js:844 translation.js:846
#: translation.js:848
msgid "01-manual-test"
msgstr ""

#: translation.js:487
msgid ""
"# TEST: 2-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:488
msgid "Next"
msgstr ""

#: translation.js:490
msgid ""
"# TEST: 2-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:494
msgid "2bits constant value: 0"
msgstr ""

#: translation.js:495
msgid ""
"# TEST: 2-bits Sys-reg-dff: Manual testing\n"
"\n"
msgstr ""

#: translation.js:498
msgid "2bits constant value: 3"
msgstr ""

#: translation.js:499
msgid ""
"# TEST: 2-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:501
msgid ""
"# TEST: 2-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:502 translation.js:526 translation.js:537 translation.js:546
#: translation.js:552 translation.js:560 translation.js:571 translation.js:583
#: translation.js:590 translation.js:598 translation.js:605 translation.js:612
#: translation.js:619 translation.js:627 translation.js:638 translation.js:650
#: translation.js:658 translation.js:666 translation.js:674 translation.js:682
#: translation.js:690 translation.js:698 translation.js:706 translation.js:713
#: translation.js:720 translation.js:727
msgid "Sys-Reg"
msgstr ""

#: translation.js:503 translation.js:527 translation.js:628
#, fuzzy
msgid "Sys-Reg-rst"
msgstr "Reg-rst"

#: translation.js:507
msgid ""
"Data Ledoscope. 2 samples of 4bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:508
msgid "System TFF: It toogles its output on every system cycle"
msgstr ""

#: translation.js:509
msgid "Counter-x01: 1-bit counter"
msgstr ""

#: translation.js:510
msgid "UINT8-4bits:  Extend a 4-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:511
msgid "4bits constant value: 0"
msgstr ""

#: translation.js:512
msgid "UINT4-3bit:  Extend a 3-bit unsigned integer to 4-bits "
msgstr ""

#: translation.js:513
msgid "Bus4-Join-1-3: Join the two buses into a 4-bits Bus"
msgstr ""

#: translation.js:514
msgid "3bits constant value: 7"
msgstr ""

#: translation.js:515
msgid "Generic: 3-bits generic constant (0-7)"
msgstr ""

#: translation.js:516
msgid ""
"# TEST: 3-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:517
msgid ""
"The first two samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 and 1)"
msgstr ""

#: translation.js:518
msgid "T flip-flop"
msgstr ""

#: translation.js:519
msgid "Cycle number: 0 and 1"
msgstr ""

#: translation.js:520
msgid ""
"The Flip-flips is reset  \n"
"at the end of cycle 1"
msgstr ""

#: translation.js:521
msgid "2-cycles with pulse"
msgstr ""

#: translation.js:523
msgid "Bus4-Split-1-3: Split the 4-bits bus into two: 1-bit and 3-bits buses"
msgstr ""

#: translation.js:524
msgid ""
"# TEST: 3-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:530
msgid ""
"# TEST: 4-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:534
msgid ""
"# TEST: 4-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:536
msgid ""
"# TEST: 4-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:540
msgid ""
"Data Ledoscope. 2 samples of 8bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:541
msgid "Generic: 5-bits generic constant (0-31)"
msgstr ""

#: translation.js:542
msgid "UINT8-5bits:  Extend a 5-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:543
msgid "Bus8-Join-3-5: Join the two buses into an 8-bits Bus"
msgstr ""

#: translation.js:544
msgid "3bits constant value: 0"
msgstr ""

#: translation.js:545
msgid ""
"# TEST: 5-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:548
msgid "Generic: 6-bits generic constant (0-63)"
msgstr ""

#: translation.js:549
msgid "UINT8-6bits:  Extend a 6-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:550
msgid "Bus8-Join-2-6: Join the two buses into an 8-bits Bus"
msgstr ""

#: translation.js:551
msgid ""
"# TEST: 6-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:555
msgid "Generic: 7-bits generic constant (0-127)"
msgstr ""

#: translation.js:556
msgid "UINT8-7bits:  Extend a 7-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:557
msgid "Bus7-Join-1-7: Join the two buses into an 8-bits Bus"
msgstr ""

#: translation.js:558
msgid ""
"# TEST: 7-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:561
#, fuzzy
msgid "Sys-Reg-Rst"
msgstr "Reg-rst"

#: translation.js:564
msgid ""
"# TEST: 8-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:568
msgid ""
"# TEST: 8-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:570
msgid ""
"# TEST: 8-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:574
msgid ""
"Data Ledoscope. 2 samples of 16bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:575
msgid "Reg-x16: 16bits register"
msgstr ""

#: translation.js:576
msgid ""
"Display16-8: Display a 16-bits value on an  8-LEDs. The sel input selects "
"the byte to display "
msgstr ""

#: translation.js:577
msgid "Generic: 9-bits generic constant"
msgstr ""

#: translation.js:578
msgid "UINT16-9bits:  Extend a 9-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:579
msgid "7bits constant value: 0"
msgstr ""

#: translation.js:580
msgid "Bus16-Join-7-9: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:581
msgid ""
"# TEST: 9-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:582
msgid ""
"Byte 0  \n"
"(least significant)  "
msgstr ""

#: translation.js:586
msgid "UINT16-10bits:  Extend a 10-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:587
msgid "6bits constant value: 0"
msgstr ""

#: translation.js:588
msgid "Bus16-Join-6-10: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:589
msgid ""
"# TEST: 10-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:593
msgid "Generic: 11-bits generic constant"
msgstr ""

#: translation.js:594
msgid "UINT16-11bits:  Extend a 11-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:595
msgid "Bus16-Join-5-11: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:596
msgid "5bits constant value: 0"
msgstr ""

#: translation.js:597
msgid ""
"# TEST: 11-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:601
msgid "Generic: 12-bits generic constant (0-4095)"
msgstr ""

#: translation.js:602
msgid "UINT16-12bits:  Extend a 12-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:603
msgid "Bus16-Join-4-12: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:604
msgid ""
"# TEST: 12-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:608
msgid "Generic: 13-bits generic constant"
msgstr ""

#: translation.js:609
msgid "UINT16-13bits:  Extend a 13-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:610
msgid "Bus16-Join-3-13: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:611
msgid ""
"# TEST: 13-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:615
msgid "Generic: 14-bits generic constant"
msgstr ""

#: translation.js:616
msgid "UINT16-14bits:  Extend a 14-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:617
msgid "Bus16-Join-2-14: Join the two buses into a 16-bits Bus"
msgstr ""

#: translation.js:618
msgid ""
"# TEST: 14-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:622
msgid "Generic: 15-bits generic constant"
msgstr ""

#: translation.js:623
msgid "UINT16-15bits:  Extend a 12-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:624
msgid "Bus16-Join-1-15: Join the two buses into a 16-bits Bus"
msgstr ""

#: translation.js:625
msgid ""
"# TEST: 15-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:631
msgid ""
"# TEST: 16-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:635
msgid ""
"# TEST: 16-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:637
msgid ""
"# TEST: 16-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:641
msgid ""
"Data Ledoscope. 2 samples of 32bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:642
msgid "Reg-x32: 32bits register"
msgstr ""

#: translation.js:643
msgid ""
"Display32-8: Display a 32-bits value on an  8-LEDs. The sel input selects "
"the byte to display "
msgstr ""

#: translation.js:644
msgid "Generic: 17-bits generic constant"
msgstr ""

#: translation.js:645
msgid "UINT32-17bits:  Extend a 17-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:646
msgid "Bus32-Join-15-17: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:647
msgid "15bits constant value: 0"
msgstr ""

#: translation.js:648
msgid ""
"# TEST: 17-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:649
msgid ""
"It is 1 if the sample 0 is  \n"
"the current sample"
msgstr ""

#: translation.js:653
msgid "Generic: 18-bits generic constant"
msgstr ""

#: translation.js:654
msgid "UINT32-18bits:  Extend a 18-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:655
msgid "Bus32-Join-14-18: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:656
msgid "14bits constant value: 0"
msgstr ""

#: translation.js:657
msgid ""
"# TEST: 18-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:661
msgid "Generic: 19-bits generic constant"
msgstr ""

#: translation.js:662
msgid "UINT32-19bits:  Extend a 19-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:663
msgid "Bus32-Join-13-19: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:664
msgid "13bits constant value: 0"
msgstr ""

#: translation.js:665
msgid ""
"# TEST: 19-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:669
msgid "Generic: 20-bits generic constant"
msgstr ""

#: translation.js:670
msgid "UINT32-20bits:  Extend a 20-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:671
msgid "Bus32-Join-12-20: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:672
msgid "12bits constant value: 0"
msgstr ""

#: translation.js:673
msgid ""
"# TEST: 20-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:677
msgid "Generic: 21-bits generic constant"
msgstr ""

#: translation.js:678
msgid "UINT32-21bits:  Extend a 21-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:679
msgid "Bus32-Join-11-21: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:680
msgid "11bits constant value: 0"
msgstr ""

#: translation.js:681
msgid ""
"# TEST: 21-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:685
msgid "Generic: 22-bits generic constant"
msgstr ""

#: translation.js:686
msgid "UINT32-22bits:  Extend a 22-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:687
msgid "Bus32-Join-10-22: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:688
msgid "10bits constant value: 0"
msgstr ""

#: translation.js:689
msgid ""
"# TEST: 22-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:693
msgid "Generic: 23-bits generic constant"
msgstr ""

#: translation.js:694
msgid "UINT32-23bits:  Extend a 23-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:695
msgid "Bus32-Join-9-23: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:696
msgid "9bits constant value: 0"
msgstr ""

#: translation.js:697
msgid ""
"# TEST: 23-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:701
msgid "Generic: 24-bits generic constant"
msgstr ""

#: translation.js:702
msgid "UINT32-24bits:  Extend a 24-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:703
msgid "Bus32-Join-8-24: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:704
msgid "8bits constant value: 0"
msgstr ""

#: translation.js:705
msgid ""
"# TEST: 24-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:709
msgid "Generic: 25-bits generic constant"
msgstr ""

#: translation.js:710
msgid "UINT32-25bits:  Extend a 25-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:711
msgid "Bus32-Join-7-25: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:712
msgid ""
"# TEST: 25-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:716
msgid "Generic: 26-bits generic constant"
msgstr ""

#: translation.js:717
msgid "UINT32-26bits:  Extend a 26-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:718
msgid "Bus32-Join-6-26: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:719
msgid ""
"# TEST: 26-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:723
msgid "Generic: 27-bits generic constant"
msgstr ""

#: translation.js:724
msgid "UINT32-27bits:  Extend a 27-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:725
msgid "Bus32-Join-5-27: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:726
msgid ""
"# TEST: 27-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:730
msgid "Generic: 28-bits generic constant"
msgstr ""

#: translation.js:731
msgid "UINT32-28bits:  Extend a 28-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:732
msgid "Bus32-Join-4-28: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:733
msgid ""
"# TEST: 28-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:737
msgid "Generic: 29-bits generic constant"
msgstr ""

#: translation.js:738
msgid "UINT32-29bits:  Extend a 29-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:739
msgid "Bus32-Join-3-29: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:740
msgid ""
"# TEST: 29-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:744
msgid "Generic: 30-bits generic constant"
msgstr ""

#: translation.js:745
msgid "UINT32-30bits:  Extend a 30-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:746
msgid "Bus32-Join-2-30: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:747
msgid ""
"# TEST: 30-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:751
msgid "Generic: 31-bits generic constant"
msgstr ""

#: translation.js:752
msgid "UINT32-31bits:  Extend a 31-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:753
msgid "Bus32-Join-1-31: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:754
msgid ""
"# TEST: 31-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:762
msgid ""
"Direct connection of a button. The button should not have any external "
"circuit"
msgstr ""

#: translation.js:763
msgid ""
"# TEST: 32-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:765
msgid ""
"# TEST: 32-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:769
msgid ""
"# TEST: 32-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:771
msgid ""
"# TEST: 32-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:783
msgid ""
"# TEST: 2-bits SRegL-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:785
msgid ""
"# TEST: 2-bits SRegL-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:789
msgid ""
"Ledoscope. Capture the input signal during the first 4 cycles after circuit "
"initialization"
msgstr ""

#: translation.js:790
msgid "SReg-right-x4: 4 bits Shift register (to the right)"
msgstr ""

#: translation.js:791
msgid ""
"# TEST: 2-bits Sys-SRegL-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:792
msgid "4-bits Shift register"
msgstr ""

#: translation.js:793
msgid ""
"The input channel is captured  \n"
"on the register. One bit per  \n"
"system clock"
msgstr ""

#: translation.js:794
msgid "RS FlipFlop initialized to 1"
msgstr ""

#: translation.js:795
msgid ""
"while 1, the shift register  \n"
"is capturing"
msgstr ""

#: translation.js:796
msgid "2-bits counter"
msgstr ""

#: translation.js:797
msgid ""
"After 4 cycles the Flip-Flop is  \n"
"reset and it stops capturing  \n"
"bits"
msgstr ""

#: translation.js:798
msgid ""
"As the 2-bits system counter is counting  \n"
"all the time, the done signal is only  \n"
"generated when the counter reaches the maximum  \n"
"value and the Ledoscope is on (busy)"
msgstr ""

#: translation.js:800
msgid ""
"# TEST: 2-bits Sys-SRegL-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:808
msgid ""
"# TEST: 2-bits SRegR-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:810
msgid ""
"# TEST: 2-bits SRegR-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:814
msgid ""
"Sys-SregR-load-02: Two bits System Shift register to the right, with reset "
"and load"
msgstr ""

#: translation.js:815
msgid ""
"# TEST: 2-bits Sys-SRegR-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:817
msgid ""
"# TEST: 2-bits Sys-SRegR-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:822
msgid "Sys-sregL"
msgstr ""

#: translation.js:823
msgid "Sys-sregL-rst"
msgstr ""

#: translation.js:827
msgid ""
"# TEST: 2-bits SRegL-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:829
msgid ""
"# TEST: 2-bits SRegL: Manual testing\n"
"\n"
msgstr ""

#: translation.js:833
msgid ""
"# TEST: 2-bits Sys-SRegL-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:835
msgid ""
"# TEST: 2-bits Sys-SRegL: Manual testing\n"
"\n"
msgstr ""

#: translation.js:838
msgid "Sys-sregR"
msgstr ""

#: translation.js:839
msgid "Sys-sregR-rst"
msgstr ""

#: translation.js:843
msgid ""
"# TEST: 2-bits SRegR-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:845
msgid ""
"# TEST: 2-bits SRegR: Manual testing\n"
"\n"
msgstr ""

#: translation.js:847
msgid ""
"# TEST: 2-bits Sys-SRegR: Manual testing\n"
"\n"
msgstr ""

#: translation.js:849
msgid ""
"# TEST: 2-bits Sys-SRegR-rst: Manual testing\n"
"\n"
msgstr ""
