read_verilog ../../rams_sp_rf.v
synth_design -top rams_sp_rf -generic A=14 -generic D=30
q 
