// Seed: 3807385808
module module_0 (
    output tri1 id_0,
    input tri1 id_1
    , id_13,
    output supply1 id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    input wor id_8,
    output uwire id_9,
    input tri1 id_10,
    output tri id_11
);
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wor id_3
);
  wire id_5, id_6 = id_6;
  module_0(
      id_2, id_0, id_2, id_1, id_0, id_3, id_3, id_3, id_3, id_2, id_3, id_2
  );
  wire id_7;
  wire id_8;
endmodule
